
testpwm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a80  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08008b90  08008b90  00018b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008bf4  08008bf4  000200bc  2**0
                  CONTENTS
  4 .ARM          00000000  08008bf4  08008bf4  000200bc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008bf4  08008bf4  000200bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008bf4  08008bf4  00018bf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008bf8  08008bf8  00018bf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000bc  20000000  08008bfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000304  200000c0  08008cb8  000200c0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200003c4  08008cb8  000203c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000da34  00000000  00000000  000200e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b51  00000000  00000000  0002db19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ee0  00000000  00000000  0002f670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e30  00000000  00000000  00030550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001804f  00000000  00000000  00031380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010263  00000000  00000000  000493cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c530  00000000  00000000  00059632  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e5b62  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000464c  00000000  00000000  000e5bb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000c0 	.word	0x200000c0
 800012c:	00000000 	.word	0x00000000
 8000130:	08008b78 	.word	0x08008b78

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000c4 	.word	0x200000c4
 800014c:	08008b78 	.word	0x08008b78

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2iz>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a30:	d215      	bcs.n	8000a5e <__aeabi_d2iz+0x36>
 8000a32:	d511      	bpl.n	8000a58 <__aeabi_d2iz+0x30>
 8000a34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d912      	bls.n	8000a64 <__aeabi_d2iz+0x3c>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	bf18      	it	ne
 8000a54:	4240      	negne	r0, r0
 8000a56:	4770      	bx	lr
 8000a58:	f04f 0000 	mov.w	r0, #0
 8000a5c:	4770      	bx	lr
 8000a5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a62:	d105      	bne.n	8000a70 <__aeabi_d2iz+0x48>
 8000a64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	bf08      	it	eq
 8000a6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a6e:	4770      	bx	lr
 8000a70:	f04f 0000 	mov.w	r0, #0
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_d2f>:
 8000a78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a7c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a80:	bf24      	itt	cs
 8000a82:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a86:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a8a:	d90d      	bls.n	8000aa8 <__aeabi_d2f+0x30>
 8000a8c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a90:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a94:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a98:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a9c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa0:	bf08      	it	eq
 8000aa2:	f020 0001 	biceq.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aac:	d121      	bne.n	8000af2 <__aeabi_d2f+0x7a>
 8000aae:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ab2:	bfbc      	itt	lt
 8000ab4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ab8:	4770      	bxlt	lr
 8000aba:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000abe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac2:	f1c2 0218 	rsb	r2, r2, #24
 8000ac6:	f1c2 0c20 	rsb	ip, r2, #32
 8000aca:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ace:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	f040 0001 	orrne.w	r0, r0, #1
 8000ad8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000adc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae4:	ea40 000c 	orr.w	r0, r0, ip
 8000ae8:	fa23 f302 	lsr.w	r3, r3, r2
 8000aec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af0:	e7cc      	b.n	8000a8c <__aeabi_d2f+0x14>
 8000af2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af6:	d107      	bne.n	8000b08 <__aeabi_d2f+0x90>
 8000af8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000afc:	bf1e      	ittt	ne
 8000afe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b02:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b06:	4770      	bxne	lr
 8000b08:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_frsub>:
 8000b18:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b1c:	e002      	b.n	8000b24 <__addsf3>
 8000b1e:	bf00      	nop

08000b20 <__aeabi_fsub>:
 8000b20:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b24 <__addsf3>:
 8000b24:	0042      	lsls	r2, r0, #1
 8000b26:	bf1f      	itttt	ne
 8000b28:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b2c:	ea92 0f03 	teqne	r2, r3
 8000b30:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b34:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b38:	d06a      	beq.n	8000c10 <__addsf3+0xec>
 8000b3a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b3e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b42:	bfc1      	itttt	gt
 8000b44:	18d2      	addgt	r2, r2, r3
 8000b46:	4041      	eorgt	r1, r0
 8000b48:	4048      	eorgt	r0, r1
 8000b4a:	4041      	eorgt	r1, r0
 8000b4c:	bfb8      	it	lt
 8000b4e:	425b      	neglt	r3, r3
 8000b50:	2b19      	cmp	r3, #25
 8000b52:	bf88      	it	hi
 8000b54:	4770      	bxhi	lr
 8000b56:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b5e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b62:	bf18      	it	ne
 8000b64:	4240      	negne	r0, r0
 8000b66:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b6e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4249      	negne	r1, r1
 8000b76:	ea92 0f03 	teq	r2, r3
 8000b7a:	d03f      	beq.n	8000bfc <__addsf3+0xd8>
 8000b7c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b80:	fa41 fc03 	asr.w	ip, r1, r3
 8000b84:	eb10 000c 	adds.w	r0, r0, ip
 8000b88:	f1c3 0320 	rsb	r3, r3, #32
 8000b8c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b90:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b94:	d502      	bpl.n	8000b9c <__addsf3+0x78>
 8000b96:	4249      	negs	r1, r1
 8000b98:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b9c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ba0:	d313      	bcc.n	8000bca <__addsf3+0xa6>
 8000ba2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ba6:	d306      	bcc.n	8000bb6 <__addsf3+0x92>
 8000ba8:	0840      	lsrs	r0, r0, #1
 8000baa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bae:	f102 0201 	add.w	r2, r2, #1
 8000bb2:	2afe      	cmp	r2, #254	; 0xfe
 8000bb4:	d251      	bcs.n	8000c5a <__addsf3+0x136>
 8000bb6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bbe:	bf08      	it	eq
 8000bc0:	f020 0001 	biceq.w	r0, r0, #1
 8000bc4:	ea40 0003 	orr.w	r0, r0, r3
 8000bc8:	4770      	bx	lr
 8000bca:	0049      	lsls	r1, r1, #1
 8000bcc:	eb40 0000 	adc.w	r0, r0, r0
 8000bd0:	3a01      	subs	r2, #1
 8000bd2:	bf28      	it	cs
 8000bd4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bd8:	d2ed      	bcs.n	8000bb6 <__addsf3+0x92>
 8000bda:	fab0 fc80 	clz	ip, r0
 8000bde:	f1ac 0c08 	sub.w	ip, ip, #8
 8000be2:	ebb2 020c 	subs.w	r2, r2, ip
 8000be6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bea:	bfaa      	itet	ge
 8000bec:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bf0:	4252      	neglt	r2, r2
 8000bf2:	4318      	orrge	r0, r3
 8000bf4:	bfbc      	itt	lt
 8000bf6:	40d0      	lsrlt	r0, r2
 8000bf8:	4318      	orrlt	r0, r3
 8000bfa:	4770      	bx	lr
 8000bfc:	f092 0f00 	teq	r2, #0
 8000c00:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c04:	bf06      	itte	eq
 8000c06:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c0a:	3201      	addeq	r2, #1
 8000c0c:	3b01      	subne	r3, #1
 8000c0e:	e7b5      	b.n	8000b7c <__addsf3+0x58>
 8000c10:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c14:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c18:	bf18      	it	ne
 8000c1a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c1e:	d021      	beq.n	8000c64 <__addsf3+0x140>
 8000c20:	ea92 0f03 	teq	r2, r3
 8000c24:	d004      	beq.n	8000c30 <__addsf3+0x10c>
 8000c26:	f092 0f00 	teq	r2, #0
 8000c2a:	bf08      	it	eq
 8000c2c:	4608      	moveq	r0, r1
 8000c2e:	4770      	bx	lr
 8000c30:	ea90 0f01 	teq	r0, r1
 8000c34:	bf1c      	itt	ne
 8000c36:	2000      	movne	r0, #0
 8000c38:	4770      	bxne	lr
 8000c3a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c3e:	d104      	bne.n	8000c4a <__addsf3+0x126>
 8000c40:	0040      	lsls	r0, r0, #1
 8000c42:	bf28      	it	cs
 8000c44:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c48:	4770      	bx	lr
 8000c4a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c4e:	bf3c      	itt	cc
 8000c50:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bxcc	lr
 8000c56:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c5a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c5e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c62:	4770      	bx	lr
 8000c64:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c68:	bf16      	itet	ne
 8000c6a:	4608      	movne	r0, r1
 8000c6c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c70:	4601      	movne	r1, r0
 8000c72:	0242      	lsls	r2, r0, #9
 8000c74:	bf06      	itte	eq
 8000c76:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c7a:	ea90 0f01 	teqeq	r0, r1
 8000c7e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c82:	4770      	bx	lr

08000c84 <__aeabi_ui2f>:
 8000c84:	f04f 0300 	mov.w	r3, #0
 8000c88:	e004      	b.n	8000c94 <__aeabi_i2f+0x8>
 8000c8a:	bf00      	nop

08000c8c <__aeabi_i2f>:
 8000c8c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c90:	bf48      	it	mi
 8000c92:	4240      	negmi	r0, r0
 8000c94:	ea5f 0c00 	movs.w	ip, r0
 8000c98:	bf08      	it	eq
 8000c9a:	4770      	bxeq	lr
 8000c9c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ca0:	4601      	mov	r1, r0
 8000ca2:	f04f 0000 	mov.w	r0, #0
 8000ca6:	e01c      	b.n	8000ce2 <__aeabi_l2f+0x2a>

08000ca8 <__aeabi_ul2f>:
 8000ca8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cac:	bf08      	it	eq
 8000cae:	4770      	bxeq	lr
 8000cb0:	f04f 0300 	mov.w	r3, #0
 8000cb4:	e00a      	b.n	8000ccc <__aeabi_l2f+0x14>
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_l2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__aeabi_l2f+0x14>
 8000cc6:	4240      	negs	r0, r0
 8000cc8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ccc:	ea5f 0c01 	movs.w	ip, r1
 8000cd0:	bf02      	ittt	eq
 8000cd2:	4684      	moveq	ip, r0
 8000cd4:	4601      	moveq	r1, r0
 8000cd6:	2000      	moveq	r0, #0
 8000cd8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cdc:	bf08      	it	eq
 8000cde:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000ce2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000ce6:	fabc f28c 	clz	r2, ip
 8000cea:	3a08      	subs	r2, #8
 8000cec:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cf0:	db10      	blt.n	8000d14 <__aeabi_l2f+0x5c>
 8000cf2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf6:	4463      	add	r3, ip
 8000cf8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cfc:	f1c2 0220 	rsb	r2, r2, #32
 8000d00:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d04:	fa20 f202 	lsr.w	r2, r0, r2
 8000d08:	eb43 0002 	adc.w	r0, r3, r2
 8000d0c:	bf08      	it	eq
 8000d0e:	f020 0001 	biceq.w	r0, r0, #1
 8000d12:	4770      	bx	lr
 8000d14:	f102 0220 	add.w	r2, r2, #32
 8000d18:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1c:	f1c2 0220 	rsb	r2, r2, #32
 8000d20:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d24:	fa21 f202 	lsr.w	r2, r1, r2
 8000d28:	eb43 0002 	adc.w	r0, r3, r2
 8000d2c:	bf08      	it	eq
 8000d2e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d32:	4770      	bx	lr

08000d34 <__aeabi_fmul>:
 8000d34:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d38:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d3c:	bf1e      	ittt	ne
 8000d3e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d42:	ea92 0f0c 	teqne	r2, ip
 8000d46:	ea93 0f0c 	teqne	r3, ip
 8000d4a:	d06f      	beq.n	8000e2c <__aeabi_fmul+0xf8>
 8000d4c:	441a      	add	r2, r3
 8000d4e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d52:	0240      	lsls	r0, r0, #9
 8000d54:	bf18      	it	ne
 8000d56:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d5a:	d01e      	beq.n	8000d9a <__aeabi_fmul+0x66>
 8000d5c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d60:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d64:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d68:	fba0 3101 	umull	r3, r1, r0, r1
 8000d6c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d70:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d74:	bf3e      	ittt	cc
 8000d76:	0049      	lslcc	r1, r1, #1
 8000d78:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d7c:	005b      	lslcc	r3, r3, #1
 8000d7e:	ea40 0001 	orr.w	r0, r0, r1
 8000d82:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d86:	2afd      	cmp	r2, #253	; 0xfd
 8000d88:	d81d      	bhi.n	8000dc6 <__aeabi_fmul+0x92>
 8000d8a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d8e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d92:	bf08      	it	eq
 8000d94:	f020 0001 	biceq.w	r0, r0, #1
 8000d98:	4770      	bx	lr
 8000d9a:	f090 0f00 	teq	r0, #0
 8000d9e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000da2:	bf08      	it	eq
 8000da4:	0249      	lsleq	r1, r1, #9
 8000da6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000daa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dae:	3a7f      	subs	r2, #127	; 0x7f
 8000db0:	bfc2      	ittt	gt
 8000db2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dba:	4770      	bxgt	lr
 8000dbc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc0:	f04f 0300 	mov.w	r3, #0
 8000dc4:	3a01      	subs	r2, #1
 8000dc6:	dc5d      	bgt.n	8000e84 <__aeabi_fmul+0x150>
 8000dc8:	f112 0f19 	cmn.w	r2, #25
 8000dcc:	bfdc      	itt	le
 8000dce:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dd2:	4770      	bxle	lr
 8000dd4:	f1c2 0200 	rsb	r2, r2, #0
 8000dd8:	0041      	lsls	r1, r0, #1
 8000dda:	fa21 f102 	lsr.w	r1, r1, r2
 8000dde:	f1c2 0220 	rsb	r2, r2, #32
 8000de2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dea:	f140 0000 	adc.w	r0, r0, #0
 8000dee:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000df2:	bf08      	it	eq
 8000df4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000df8:	4770      	bx	lr
 8000dfa:	f092 0f00 	teq	r2, #0
 8000dfe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e02:	bf02      	ittt	eq
 8000e04:	0040      	lsleq	r0, r0, #1
 8000e06:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e0a:	3a01      	subeq	r2, #1
 8000e0c:	d0f9      	beq.n	8000e02 <__aeabi_fmul+0xce>
 8000e0e:	ea40 000c 	orr.w	r0, r0, ip
 8000e12:	f093 0f00 	teq	r3, #0
 8000e16:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e1a:	bf02      	ittt	eq
 8000e1c:	0049      	lsleq	r1, r1, #1
 8000e1e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e22:	3b01      	subeq	r3, #1
 8000e24:	d0f9      	beq.n	8000e1a <__aeabi_fmul+0xe6>
 8000e26:	ea41 010c 	orr.w	r1, r1, ip
 8000e2a:	e78f      	b.n	8000d4c <__aeabi_fmul+0x18>
 8000e2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e30:	ea92 0f0c 	teq	r2, ip
 8000e34:	bf18      	it	ne
 8000e36:	ea93 0f0c 	teqne	r3, ip
 8000e3a:	d00a      	beq.n	8000e52 <__aeabi_fmul+0x11e>
 8000e3c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e40:	bf18      	it	ne
 8000e42:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e46:	d1d8      	bne.n	8000dfa <__aeabi_fmul+0xc6>
 8000e48:	ea80 0001 	eor.w	r0, r0, r1
 8000e4c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e50:	4770      	bx	lr
 8000e52:	f090 0f00 	teq	r0, #0
 8000e56:	bf17      	itett	ne
 8000e58:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e5c:	4608      	moveq	r0, r1
 8000e5e:	f091 0f00 	teqne	r1, #0
 8000e62:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e66:	d014      	beq.n	8000e92 <__aeabi_fmul+0x15e>
 8000e68:	ea92 0f0c 	teq	r2, ip
 8000e6c:	d101      	bne.n	8000e72 <__aeabi_fmul+0x13e>
 8000e6e:	0242      	lsls	r2, r0, #9
 8000e70:	d10f      	bne.n	8000e92 <__aeabi_fmul+0x15e>
 8000e72:	ea93 0f0c 	teq	r3, ip
 8000e76:	d103      	bne.n	8000e80 <__aeabi_fmul+0x14c>
 8000e78:	024b      	lsls	r3, r1, #9
 8000e7a:	bf18      	it	ne
 8000e7c:	4608      	movne	r0, r1
 8000e7e:	d108      	bne.n	8000e92 <__aeabi_fmul+0x15e>
 8000e80:	ea80 0001 	eor.w	r0, r0, r1
 8000e84:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e88:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e8c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e90:	4770      	bx	lr
 8000e92:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e96:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e9a:	4770      	bx	lr

08000e9c <__aeabi_fdiv>:
 8000e9c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ea0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ea4:	bf1e      	ittt	ne
 8000ea6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eaa:	ea92 0f0c 	teqne	r2, ip
 8000eae:	ea93 0f0c 	teqne	r3, ip
 8000eb2:	d069      	beq.n	8000f88 <__aeabi_fdiv+0xec>
 8000eb4:	eba2 0203 	sub.w	r2, r2, r3
 8000eb8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ebc:	0249      	lsls	r1, r1, #9
 8000ebe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ec2:	d037      	beq.n	8000f34 <__aeabi_fdiv+0x98>
 8000ec4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ec8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ecc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ed0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	bf38      	it	cc
 8000ed8:	005b      	lslcc	r3, r3, #1
 8000eda:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ede:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	bf24      	itt	cs
 8000ee6:	1a5b      	subcs	r3, r3, r1
 8000ee8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000eec:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ef0:	bf24      	itt	cs
 8000ef2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ef6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000efa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000efe:	bf24      	itt	cs
 8000f00:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f04:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f08:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f0c:	bf24      	itt	cs
 8000f0e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f12:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f16:	011b      	lsls	r3, r3, #4
 8000f18:	bf18      	it	ne
 8000f1a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f1e:	d1e0      	bne.n	8000ee2 <__aeabi_fdiv+0x46>
 8000f20:	2afd      	cmp	r2, #253	; 0xfd
 8000f22:	f63f af50 	bhi.w	8000dc6 <__aeabi_fmul+0x92>
 8000f26:	428b      	cmp	r3, r1
 8000f28:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f2c:	bf08      	it	eq
 8000f2e:	f020 0001 	biceq.w	r0, r0, #1
 8000f32:	4770      	bx	lr
 8000f34:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f38:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f3c:	327f      	adds	r2, #127	; 0x7f
 8000f3e:	bfc2      	ittt	gt
 8000f40:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f44:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f48:	4770      	bxgt	lr
 8000f4a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f4e:	f04f 0300 	mov.w	r3, #0
 8000f52:	3a01      	subs	r2, #1
 8000f54:	e737      	b.n	8000dc6 <__aeabi_fmul+0x92>
 8000f56:	f092 0f00 	teq	r2, #0
 8000f5a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f5e:	bf02      	ittt	eq
 8000f60:	0040      	lsleq	r0, r0, #1
 8000f62:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f66:	3a01      	subeq	r2, #1
 8000f68:	d0f9      	beq.n	8000f5e <__aeabi_fdiv+0xc2>
 8000f6a:	ea40 000c 	orr.w	r0, r0, ip
 8000f6e:	f093 0f00 	teq	r3, #0
 8000f72:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f76:	bf02      	ittt	eq
 8000f78:	0049      	lsleq	r1, r1, #1
 8000f7a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f7e:	3b01      	subeq	r3, #1
 8000f80:	d0f9      	beq.n	8000f76 <__aeabi_fdiv+0xda>
 8000f82:	ea41 010c 	orr.w	r1, r1, ip
 8000f86:	e795      	b.n	8000eb4 <__aeabi_fdiv+0x18>
 8000f88:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f8c:	ea92 0f0c 	teq	r2, ip
 8000f90:	d108      	bne.n	8000fa4 <__aeabi_fdiv+0x108>
 8000f92:	0242      	lsls	r2, r0, #9
 8000f94:	f47f af7d 	bne.w	8000e92 <__aeabi_fmul+0x15e>
 8000f98:	ea93 0f0c 	teq	r3, ip
 8000f9c:	f47f af70 	bne.w	8000e80 <__aeabi_fmul+0x14c>
 8000fa0:	4608      	mov	r0, r1
 8000fa2:	e776      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fa4:	ea93 0f0c 	teq	r3, ip
 8000fa8:	d104      	bne.n	8000fb4 <__aeabi_fdiv+0x118>
 8000faa:	024b      	lsls	r3, r1, #9
 8000fac:	f43f af4c 	beq.w	8000e48 <__aeabi_fmul+0x114>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e76e      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fb4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fb8:	bf18      	it	ne
 8000fba:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fbe:	d1ca      	bne.n	8000f56 <__aeabi_fdiv+0xba>
 8000fc0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fc4:	f47f af5c 	bne.w	8000e80 <__aeabi_fmul+0x14c>
 8000fc8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fcc:	f47f af3c 	bne.w	8000e48 <__aeabi_fmul+0x114>
 8000fd0:	e75f      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fd2:	bf00      	nop

08000fd4 <__gesf2>:
 8000fd4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fd8:	e006      	b.n	8000fe8 <__cmpsf2+0x4>
 8000fda:	bf00      	nop

08000fdc <__lesf2>:
 8000fdc:	f04f 0c01 	mov.w	ip, #1
 8000fe0:	e002      	b.n	8000fe8 <__cmpsf2+0x4>
 8000fe2:	bf00      	nop

08000fe4 <__cmpsf2>:
 8000fe4:	f04f 0c01 	mov.w	ip, #1
 8000fe8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fec:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ff0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ff4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ff8:	bf18      	it	ne
 8000ffa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ffe:	d011      	beq.n	8001024 <__cmpsf2+0x40>
 8001000:	b001      	add	sp, #4
 8001002:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001006:	bf18      	it	ne
 8001008:	ea90 0f01 	teqne	r0, r1
 800100c:	bf58      	it	pl
 800100e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001012:	bf88      	it	hi
 8001014:	17c8      	asrhi	r0, r1, #31
 8001016:	bf38      	it	cc
 8001018:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800101c:	bf18      	it	ne
 800101e:	f040 0001 	orrne.w	r0, r0, #1
 8001022:	4770      	bx	lr
 8001024:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001028:	d102      	bne.n	8001030 <__cmpsf2+0x4c>
 800102a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800102e:	d105      	bne.n	800103c <__cmpsf2+0x58>
 8001030:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001034:	d1e4      	bne.n	8001000 <__cmpsf2+0x1c>
 8001036:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800103a:	d0e1      	beq.n	8001000 <__cmpsf2+0x1c>
 800103c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop

08001044 <__aeabi_cfrcmple>:
 8001044:	4684      	mov	ip, r0
 8001046:	4608      	mov	r0, r1
 8001048:	4661      	mov	r1, ip
 800104a:	e7ff      	b.n	800104c <__aeabi_cfcmpeq>

0800104c <__aeabi_cfcmpeq>:
 800104c:	b50f      	push	{r0, r1, r2, r3, lr}
 800104e:	f7ff ffc9 	bl	8000fe4 <__cmpsf2>
 8001052:	2800      	cmp	r0, #0
 8001054:	bf48      	it	mi
 8001056:	f110 0f00 	cmnmi.w	r0, #0
 800105a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800105c <__aeabi_fcmpeq>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff fff4 	bl	800104c <__aeabi_cfcmpeq>
 8001064:	bf0c      	ite	eq
 8001066:	2001      	moveq	r0, #1
 8001068:	2000      	movne	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_fcmplt>:
 8001070:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001074:	f7ff ffea 	bl	800104c <__aeabi_cfcmpeq>
 8001078:	bf34      	ite	cc
 800107a:	2001      	movcc	r0, #1
 800107c:	2000      	movcs	r0, #0
 800107e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001082:	bf00      	nop

08001084 <__aeabi_fcmple>:
 8001084:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001088:	f7ff ffe0 	bl	800104c <__aeabi_cfcmpeq>
 800108c:	bf94      	ite	ls
 800108e:	2001      	movls	r0, #1
 8001090:	2000      	movhi	r0, #0
 8001092:	f85d fb08 	ldr.w	pc, [sp], #8
 8001096:	bf00      	nop

08001098 <__aeabi_fcmpge>:
 8001098:	f84d ed08 	str.w	lr, [sp, #-8]!
 800109c:	f7ff ffd2 	bl	8001044 <__aeabi_cfrcmple>
 80010a0:	bf94      	ite	ls
 80010a2:	2001      	movls	r0, #1
 80010a4:	2000      	movhi	r0, #0
 80010a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010aa:	bf00      	nop

080010ac <__aeabi_fcmpgt>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff ffc8 	bl	8001044 <__aeabi_cfrcmple>
 80010b4:	bf34      	ite	cc
 80010b6:	2001      	movcc	r0, #1
 80010b8:	2000      	movcs	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmpun>:
 80010c0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010c4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010c8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010cc:	d102      	bne.n	80010d4 <__aeabi_fcmpun+0x14>
 80010ce:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010d2:	d108      	bne.n	80010e6 <__aeabi_fcmpun+0x26>
 80010d4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010d8:	d102      	bne.n	80010e0 <__aeabi_fcmpun+0x20>
 80010da:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010de:	d102      	bne.n	80010e6 <__aeabi_fcmpun+0x26>
 80010e0:	f04f 0000 	mov.w	r0, #0
 80010e4:	4770      	bx	lr
 80010e6:	f04f 0001 	mov.w	r0, #1
 80010ea:	4770      	bx	lr

080010ec <__aeabi_f2iz>:
 80010ec:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010f0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010f4:	d30f      	bcc.n	8001116 <__aeabi_f2iz+0x2a>
 80010f6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010fa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010fe:	d90d      	bls.n	800111c <__aeabi_f2iz+0x30>
 8001100:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001104:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001108:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800110c:	fa23 f002 	lsr.w	r0, r3, r2
 8001110:	bf18      	it	ne
 8001112:	4240      	negne	r0, r0
 8001114:	4770      	bx	lr
 8001116:	f04f 0000 	mov.w	r0, #0
 800111a:	4770      	bx	lr
 800111c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001120:	d101      	bne.n	8001126 <__aeabi_f2iz+0x3a>
 8001122:	0242      	lsls	r2, r0, #9
 8001124:	d105      	bne.n	8001132 <__aeabi_f2iz+0x46>
 8001126:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800112a:	bf08      	it	eq
 800112c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr

08001138 <setupMPU>:
float zeta = sqrt(3.0f / 4.0f) * PI * (0.0 / 180.0);
double deltaT = 0.0;
uint32_t newTime = 0;
uint32_t oldTime = 0;

uint8_t setupMPU(MPU9250_t *MPU9250, uint8_t addr) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	460b      	mov	r3, r1
 8001142:	70fb      	strb	r3, [r7, #3]
        // addr should be valid for MPU
//	char badmpu1[] = "CHECK SETUP\n\r";
//	HAL_UART_Transmit(&huart6, badmpu1, strlen((char *)badmpu1), 0xFFFF);
        if ((addr>>1 < MPU9250_DEFAULT_ADDRESS) || (addr>>1 > MPU9250_DEFAULT_ADDRESS + 7)) {
 8001144:	78fb      	ldrb	r3, [r7, #3]
 8001146:	085b      	lsrs	r3, r3, #1
 8001148:	b2db      	uxtb	r3, r3
 800114a:	2b67      	cmp	r3, #103	; 0x67
 800114c:	d904      	bls.n	8001158 <setupMPU+0x20>
 800114e:	78fb      	ldrb	r3, [r7, #3]
 8001150:	085b      	lsrs	r3, r3, #1
 8001152:	b2db      	uxtb	r3, r3
 8001154:	2b6f      	cmp	r3, #111	; 0x6f
 8001156:	d901      	bls.n	800115c <setupMPU+0x24>
//        	char badmpu[] = "Bad Address\n\r";
//        	HAL_UART_Transmit(&huart6, badmpu, strlen((char *)badmpu), 0xFFFF);
            return 0;
 8001158:	2300      	movs	r3, #0
 800115a:	e022      	b.n	80011a2 <setupMPU+0x6a>
        //mpu_i2c_addr = addr;
       // MPU9250SelfTest(&hi2c1, SelfTest);
       // calibrateMPU9250(&hi2c1, gyroBias, accelBias);
   	//	HAL_Delay(1000);

        if (isConnectedMPU9250(MPU9250)==1) {
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f000 f824 	bl	80011aa <isConnectedMPU9250>
 8001162:	4603      	mov	r3, r0
 8001164:	2b01      	cmp	r3, #1
 8001166:	d117      	bne.n	8001198 <setupMPU+0x60>
        	MPU9250_Init(MPU9250);
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f000 fd0f 	bl	8001b8c <MPU9250_Init>
            if (isConnectedAK8963(MPU9250)==1)
 800116e:	6878      	ldr	r0, [r7, #4]
 8001170:	f000 f848 	bl	8001204 <isConnectedAK8963>
 8001174:	4603      	mov	r3, r0
 8001176:	2b01      	cmp	r3, #1
 8001178:	d108      	bne.n	800118c <setupMPU+0x54>
                initAK8963(MPU9250);
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f000 fc8a 	bl	8001a94 <initAK8963>
//        	char badmpu[] = "Check MPU ADDRESS\n\r";
//        	HAL_UART_Transmit(&huart6, badmpu, strlen((char *)badmpu), 0xFFFF);
        	MPU9250->has_connected = 0;
            return 0;
        }
        MPU9250->has_connected = 1;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2201      	movs	r2, #1
 8001184:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
        return 1;
 8001188:	2301      	movs	r3, #1
 800118a:	e00a      	b.n	80011a2 <setupMPU+0x6a>
            	MPU9250->has_connected = 0;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2200      	movs	r2, #0
 8001190:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
                return 0;
 8001194:	2300      	movs	r3, #0
 8001196:	e004      	b.n	80011a2 <setupMPU+0x6a>
        	MPU9250->has_connected = 0;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2200      	movs	r2, #0
 800119c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
            return 0;
 80011a0:	2300      	movs	r3, #0
    }
 80011a2:	4618      	mov	r0, r3
 80011a4:	3708      	adds	r7, #8
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}

080011aa <isConnectedMPU9250>:
	            c = c & 0xBF;  // mask 1011111 keeps all the previous bits
	        }
	        writeByte(MPU9250_ADDRESS, PWR_MGMT_1, c);
}

uint8_t isConnectedMPU9250(){
 80011aa:	b580      	push	{r7, lr}
 80011ac:	b082      	sub	sp, #8
 80011ae:	af00      	add	r7, sp, #0
	uint8_t c = readByte(MPU9250_ADDRESS, WHO_AM_I_MPU9250);
 80011b0:	2175      	movs	r1, #117	; 0x75
 80011b2:	20d0      	movs	r0, #208	; 0xd0
 80011b4:	f000 fdf8 	bl	8001da8 <readByte>
 80011b8:	4603      	mov	r3, r0
 80011ba:	71fb      	strb	r3, [r7, #7]
	uint8_t b = (c == MPU9250_WHOAMI_DEFAULT_VALUE);
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	2b71      	cmp	r3, #113	; 0x71
 80011c0:	bf0c      	ite	eq
 80011c2:	2301      	moveq	r3, #1
 80011c4:	2300      	movne	r3, #0
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	71bb      	strb	r3, [r7, #6]
	b |= (c == MPU9255_WHOAMI_DEFAULT_VALUE);
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	2b73      	cmp	r3, #115	; 0x73
 80011ce:	bf0c      	ite	eq
 80011d0:	2301      	moveq	r3, #1
 80011d2:	2300      	movne	r3, #0
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	b25a      	sxtb	r2, r3
 80011d8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80011dc:	4313      	orrs	r3, r2
 80011de:	b25b      	sxtb	r3, r3
 80011e0:	71bb      	strb	r3, [r7, #6]
	b |= (c == MPU6500_WHOAMI_DEFAULT_VALUE);
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	2b70      	cmp	r3, #112	; 0x70
 80011e6:	bf0c      	ite	eq
 80011e8:	2301      	moveq	r3, #1
 80011ea:	2300      	movne	r3, #0
 80011ec:	b2db      	uxtb	r3, r3
 80011ee:	b25a      	sxtb	r2, r3
 80011f0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80011f4:	4313      	orrs	r3, r2
 80011f6:	b25b      	sxtb	r3, r3
 80011f8:	71bb      	strb	r3, [r7, #6]
	return b;
 80011fa:	79bb      	ldrb	r3, [r7, #6]
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}

08001204 <isConnectedAK8963>:
uint8_t isConnectedAK8963(){
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
	uint8_t c = readByte(AK8963_ADDRESS, WHO_AM_I_AK8963);
 800120a:	2100      	movs	r1, #0
 800120c:	2018      	movs	r0, #24
 800120e:	f000 fdcb 	bl	8001da8 <readByte>
 8001212:	4603      	mov	r3, r0
 8001214:	71fb      	strb	r3, [r7, #7]
	return (c == AK8963_WHOAMI_DEFAULT_VALUE);
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	2b48      	cmp	r3, #72	; 0x48
 800121a:	bf0c      	ite	eq
 800121c:	2301      	moveq	r3, #1
 800121e:	2300      	movne	r3, #0
 8001220:	b2db      	uxtb	r3, r3
}
 8001222:	4618      	mov	r0, r3
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <MPUavailable>:

uint8_t MPUisSleeping(){
	uint8_t c = readByte(MPU9250_ADDRESS, PWR_MGMT_1);
	return (c & 0x40) == 0x40;
}
uint8_t MPUavailable(MPU9250_t *MPU9250){
 800122a:	b580      	push	{r7, lr}
 800122c:	b082      	sub	sp, #8
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
	return MPU9250 -> has_connected && (readByte(MPU9250_ADDRESS, INT_STATUS) & 0x01);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8001238:	2b00      	cmp	r3, #0
 800123a:	d00a      	beq.n	8001252 <MPUavailable+0x28>
 800123c:	213a      	movs	r1, #58	; 0x3a
 800123e:	20d0      	movs	r0, #208	; 0xd0
 8001240:	f000 fdb2 	bl	8001da8 <readByte>
 8001244:	4603      	mov	r3, r0
 8001246:	f003 0301 	and.w	r3, r3, #1
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MPUavailable+0x28>
 800124e:	2301      	movs	r3, #1
 8001250:	e000      	b.n	8001254 <MPUavailable+0x2a>
 8001252:	2300      	movs	r3, #0
 8001254:	b2db      	uxtb	r3, r3
}
 8001256:	4618      	mov	r0, r3
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
	...

08001260 <updateMPU>:

uint8_t updateMPU(MPU9250_t *MPU9250){
 8001260:	b580      	push	{r7, lr}
 8001262:	b092      	sub	sp, #72	; 0x48
 8001264:	af06      	add	r7, sp, #24
 8001266:	6078      	str	r0, [r7, #4]
	if (!(MPUavailable(MPU9250)==1)) return 0;
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f7ff ffde 	bl	800122a <MPUavailable>
 800126e:	4603      	mov	r3, r0
 8001270:	2b01      	cmp	r3, #1
 8001272:	d001      	beq.n	8001278 <updateMPU+0x18>
 8001274:	2300      	movs	r3, #0
 8001276:	e0a5      	b.n	80013c4 <updateMPU+0x164>

	        update_accel_gyro(MPU9250);
 8001278:	6878      	ldr	r0, [r7, #4]
 800127a:	f000 fa0d 	bl	8001698 <update_accel_gyro>
	        update_mag(MPU9250);
 800127e:	6878      	ldr	r0, [r7, #4]
 8001280:	f000 faa6 	bl	80017d0 <update_mag>
	        // get quaternion based on aircraft coordinate (Right-Hand, X-Forward, Z-Down)
	        // acc[mg], gyro[deg/s], mag [mG]
	        // gyro will be convert from [deg/s] to [rad/s] inside of this function
	        // quat_filter.update(-a[0], a[1], a[2], g[0] * DEG_TO_RAD, -g[1] * DEG_TO_RAD, -g[2] * DEG_TO_RAD, m[1], -m[0], m[2], q);

	        float an = -MPU9250->a[0];
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800128c:	62bb      	str	r3, [r7, #40]	; 0x28
	        float ae = +MPU9250->a[1];
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001292:	627b      	str	r3, [r7, #36]	; 0x24
	        float ad = +MPU9250->a[2];
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001298:	623b      	str	r3, [r7, #32]
	        float gn = +MPU9250->g[0] * DEG_TO_RAD;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800129e:	4618      	mov	r0, r3
 80012a0:	f7ff f8ba 	bl	8000418 <__aeabi_f2d>
 80012a4:	a34a      	add	r3, pc, #296	; (adr r3, 80013d0 <updateMPU+0x170>)
 80012a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012aa:	f7ff f90d 	bl	80004c8 <__aeabi_dmul>
 80012ae:	4602      	mov	r2, r0
 80012b0:	460b      	mov	r3, r1
 80012b2:	4610      	mov	r0, r2
 80012b4:	4619      	mov	r1, r3
 80012b6:	f04f 0200 	mov.w	r2, #0
 80012ba:	4b47      	ldr	r3, [pc, #284]	; (80013d8 <updateMPU+0x178>)
 80012bc:	f7ff fa2e 	bl	800071c <__aeabi_ddiv>
 80012c0:	4602      	mov	r2, r0
 80012c2:	460b      	mov	r3, r1
 80012c4:	4610      	mov	r0, r2
 80012c6:	4619      	mov	r1, r3
 80012c8:	f7ff fbd6 	bl	8000a78 <__aeabi_d2f>
 80012cc:	4603      	mov	r3, r0
 80012ce:	61fb      	str	r3, [r7, #28]
	        float ge = -MPU9250->g[1] * DEG_TO_RAD;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80012d4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff f89d 	bl	8000418 <__aeabi_f2d>
 80012de:	a33c      	add	r3, pc, #240	; (adr r3, 80013d0 <updateMPU+0x170>)
 80012e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012e4:	f7ff f8f0 	bl	80004c8 <__aeabi_dmul>
 80012e8:	4602      	mov	r2, r0
 80012ea:	460b      	mov	r3, r1
 80012ec:	4610      	mov	r0, r2
 80012ee:	4619      	mov	r1, r3
 80012f0:	f04f 0200 	mov.w	r2, #0
 80012f4:	4b38      	ldr	r3, [pc, #224]	; (80013d8 <updateMPU+0x178>)
 80012f6:	f7ff fa11 	bl	800071c <__aeabi_ddiv>
 80012fa:	4602      	mov	r2, r0
 80012fc:	460b      	mov	r3, r1
 80012fe:	4610      	mov	r0, r2
 8001300:	4619      	mov	r1, r3
 8001302:	f7ff fbb9 	bl	8000a78 <__aeabi_d2f>
 8001306:	4603      	mov	r3, r0
 8001308:	61bb      	str	r3, [r7, #24]
	        float gd = -MPU9250->g[2] * DEG_TO_RAD;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001310:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001314:	4618      	mov	r0, r3
 8001316:	f7ff f87f 	bl	8000418 <__aeabi_f2d>
 800131a:	a32d      	add	r3, pc, #180	; (adr r3, 80013d0 <updateMPU+0x170>)
 800131c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001320:	f7ff f8d2 	bl	80004c8 <__aeabi_dmul>
 8001324:	4602      	mov	r2, r0
 8001326:	460b      	mov	r3, r1
 8001328:	4610      	mov	r0, r2
 800132a:	4619      	mov	r1, r3
 800132c:	f04f 0200 	mov.w	r2, #0
 8001330:	4b29      	ldr	r3, [pc, #164]	; (80013d8 <updateMPU+0x178>)
 8001332:	f7ff f9f3 	bl	800071c <__aeabi_ddiv>
 8001336:	4602      	mov	r2, r0
 8001338:	460b      	mov	r3, r1
 800133a:	4610      	mov	r0, r2
 800133c:	4619      	mov	r1, r3
 800133e:	f7ff fb9b 	bl	8000a78 <__aeabi_d2f>
 8001342:	4603      	mov	r3, r0
 8001344:	617b      	str	r3, [r7, #20]
	        float mn = +MPU9250->m[1];
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800134c:	613b      	str	r3, [r7, #16]
	        float me = -MPU9250->m[0];
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001354:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001358:	60fb      	str	r3, [r7, #12]
	        float md = +MPU9250->m[2];
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001360:	60bb      	str	r3, [r7, #8]

	        for (size_t i = 0; i < MPU9250->n_filter_iter; ++i) {
 8001362:	2300      	movs	r3, #0
 8001364:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001366:	e015      	b.n	8001394 <updateMPU+0x134>

	        	update_madgwick(an, ae, ad, gn, ge, gd, mn, me, md, MPU9250->q);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3390      	adds	r3, #144	; 0x90
 800136c:	9305      	str	r3, [sp, #20]
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	9304      	str	r3, [sp, #16]
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	9303      	str	r3, [sp, #12]
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	9302      	str	r3, [sp, #8]
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	9301      	str	r3, [sp, #4]
 800137e:	69bb      	ldr	r3, [r7, #24]
 8001380:	9300      	str	r3, [sp, #0]
 8001382:	69fb      	ldr	r3, [r7, #28]
 8001384:	6a3a      	ldr	r2, [r7, #32]
 8001386:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001388:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800138a:	f000 fe65 	bl	8002058 <update_madgwick>
	        for (size_t i = 0; i < MPU9250->n_filter_iter; ++i) {
 800138e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001390:	3301      	adds	r3, #1
 8001392:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800139a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800139c:	429a      	cmp	r2, r3
 800139e:	d3e3      	bcc.n	8001368 <updateMPU+0x108>
	        }


	        update_rpy(MPU9250, MPU9250->q[0], MPU9250->q[1], MPU9250->q[2], MPU9250->q[3]);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80013b8:	9300      	str	r3, [sp, #0]
 80013ba:	4603      	mov	r3, r0
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f000 f80f 	bl	80013e0 <update_rpy>

	        return 1;
 80013c2:	2301      	movs	r3, #1
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3730      	adds	r7, #48	; 0x30
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	f3af 8000 	nop.w
 80013d0:	54442d18 	.word	0x54442d18
 80013d4:	400921fb 	.word	0x400921fb
 80013d8:	40668000 	.word	0x40668000
 80013dc:	00000000 	.word	0x00000000

080013e0 <update_rpy>:

void setMagneticDeclination(MPU9250_t *MPU9250, const float d) {
	MPU9250->magnetic_declination = d;
}

void update_rpy(MPU9250_t *MPU9250, float qw, float qx, float qy, float qz){
 80013e0:	b590      	push	{r4, r7, lr}
 80013e2:	b08b      	sub	sp, #44	; 0x2c
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	60b9      	str	r1, [r7, #8]
 80013ea:	607a      	str	r2, [r7, #4]
 80013ec:	603b      	str	r3, [r7, #0]
	        // These arise from the definition of the homogeneous rotation matrix constructed from quaternions.
	        // Tait-Bryan angles as well as Euler angles are non-commutative; that is, the get the correct orientation the rotations must be
	        // applied in the correct order which for this configuration is yaw, pitch, and then roll.
	        // For more see http://en.wikipedia.org/wiki/Conversion_between_quaternions_and_Euler_angles which has additional links.
	        float a12, a22, a31, a32, a33;  // rotation matrix coefficients for Euler angles and gravity components
	        a12 = 2.0f * (qx * qy + qw * qz);
 80013ee:	6839      	ldr	r1, [r7, #0]
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f7ff fc9f 	bl	8000d34 <__aeabi_fmul>
 80013f6:	4603      	mov	r3, r0
 80013f8:	461c      	mov	r4, r3
 80013fa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80013fc:	68b8      	ldr	r0, [r7, #8]
 80013fe:	f7ff fc99 	bl	8000d34 <__aeabi_fmul>
 8001402:	4603      	mov	r3, r0
 8001404:	4619      	mov	r1, r3
 8001406:	4620      	mov	r0, r4
 8001408:	f7ff fb8c 	bl	8000b24 <__addsf3>
 800140c:	4603      	mov	r3, r0
 800140e:	4619      	mov	r1, r3
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff fb87 	bl	8000b24 <__addsf3>
 8001416:	4603      	mov	r3, r0
 8001418:	627b      	str	r3, [r7, #36]	; 0x24
	        a22 = qw * qw + qx * qx - qy * qy - qz * qz;
 800141a:	68b9      	ldr	r1, [r7, #8]
 800141c:	68b8      	ldr	r0, [r7, #8]
 800141e:	f7ff fc89 	bl	8000d34 <__aeabi_fmul>
 8001422:	4603      	mov	r3, r0
 8001424:	461c      	mov	r4, r3
 8001426:	6879      	ldr	r1, [r7, #4]
 8001428:	6878      	ldr	r0, [r7, #4]
 800142a:	f7ff fc83 	bl	8000d34 <__aeabi_fmul>
 800142e:	4603      	mov	r3, r0
 8001430:	4619      	mov	r1, r3
 8001432:	4620      	mov	r0, r4
 8001434:	f7ff fb76 	bl	8000b24 <__addsf3>
 8001438:	4603      	mov	r3, r0
 800143a:	461c      	mov	r4, r3
 800143c:	6839      	ldr	r1, [r7, #0]
 800143e:	6838      	ldr	r0, [r7, #0]
 8001440:	f7ff fc78 	bl	8000d34 <__aeabi_fmul>
 8001444:	4603      	mov	r3, r0
 8001446:	4619      	mov	r1, r3
 8001448:	4620      	mov	r0, r4
 800144a:	f7ff fb69 	bl	8000b20 <__aeabi_fsub>
 800144e:	4603      	mov	r3, r0
 8001450:	461c      	mov	r4, r3
 8001452:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001454:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001456:	f7ff fc6d 	bl	8000d34 <__aeabi_fmul>
 800145a:	4603      	mov	r3, r0
 800145c:	4619      	mov	r1, r3
 800145e:	4620      	mov	r0, r4
 8001460:	f7ff fb5e 	bl	8000b20 <__aeabi_fsub>
 8001464:	4603      	mov	r3, r0
 8001466:	623b      	str	r3, [r7, #32]
	        a31 = 2.0f * (qw * qx + qy * qz);
 8001468:	6879      	ldr	r1, [r7, #4]
 800146a:	68b8      	ldr	r0, [r7, #8]
 800146c:	f7ff fc62 	bl	8000d34 <__aeabi_fmul>
 8001470:	4603      	mov	r3, r0
 8001472:	461c      	mov	r4, r3
 8001474:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001476:	6838      	ldr	r0, [r7, #0]
 8001478:	f7ff fc5c 	bl	8000d34 <__aeabi_fmul>
 800147c:	4603      	mov	r3, r0
 800147e:	4619      	mov	r1, r3
 8001480:	4620      	mov	r0, r4
 8001482:	f7ff fb4f 	bl	8000b24 <__addsf3>
 8001486:	4603      	mov	r3, r0
 8001488:	4619      	mov	r1, r3
 800148a:	4618      	mov	r0, r3
 800148c:	f7ff fb4a 	bl	8000b24 <__addsf3>
 8001490:	4603      	mov	r3, r0
 8001492:	61fb      	str	r3, [r7, #28]
	        a32 = 2.0f * (qx * qz - qw * qy);
 8001494:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f7ff fc4c 	bl	8000d34 <__aeabi_fmul>
 800149c:	4603      	mov	r3, r0
 800149e:	461c      	mov	r4, r3
 80014a0:	6839      	ldr	r1, [r7, #0]
 80014a2:	68b8      	ldr	r0, [r7, #8]
 80014a4:	f7ff fc46 	bl	8000d34 <__aeabi_fmul>
 80014a8:	4603      	mov	r3, r0
 80014aa:	4619      	mov	r1, r3
 80014ac:	4620      	mov	r0, r4
 80014ae:	f7ff fb37 	bl	8000b20 <__aeabi_fsub>
 80014b2:	4603      	mov	r3, r0
 80014b4:	4619      	mov	r1, r3
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff fb34 	bl	8000b24 <__addsf3>
 80014bc:	4603      	mov	r3, r0
 80014be:	61bb      	str	r3, [r7, #24]
	        a33 = qw * qw - qx * qx - qy * qy + qz * qz;
 80014c0:	68b9      	ldr	r1, [r7, #8]
 80014c2:	68b8      	ldr	r0, [r7, #8]
 80014c4:	f7ff fc36 	bl	8000d34 <__aeabi_fmul>
 80014c8:	4603      	mov	r3, r0
 80014ca:	461c      	mov	r4, r3
 80014cc:	6879      	ldr	r1, [r7, #4]
 80014ce:	6878      	ldr	r0, [r7, #4]
 80014d0:	f7ff fc30 	bl	8000d34 <__aeabi_fmul>
 80014d4:	4603      	mov	r3, r0
 80014d6:	4619      	mov	r1, r3
 80014d8:	4620      	mov	r0, r4
 80014da:	f7ff fb21 	bl	8000b20 <__aeabi_fsub>
 80014de:	4603      	mov	r3, r0
 80014e0:	461c      	mov	r4, r3
 80014e2:	6839      	ldr	r1, [r7, #0]
 80014e4:	6838      	ldr	r0, [r7, #0]
 80014e6:	f7ff fc25 	bl	8000d34 <__aeabi_fmul>
 80014ea:	4603      	mov	r3, r0
 80014ec:	4619      	mov	r1, r3
 80014ee:	4620      	mov	r0, r4
 80014f0:	f7ff fb16 	bl	8000b20 <__aeabi_fsub>
 80014f4:	4603      	mov	r3, r0
 80014f6:	461c      	mov	r4, r3
 80014f8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80014fa:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80014fc:	f7ff fc1a 	bl	8000d34 <__aeabi_fmul>
 8001500:	4603      	mov	r3, r0
 8001502:	4619      	mov	r1, r3
 8001504:	4620      	mov	r0, r4
 8001506:	f7ff fb0d 	bl	8000b24 <__addsf3>
 800150a:	4603      	mov	r3, r0
 800150c:	617b      	str	r3, [r7, #20]
	        MPU9250->rpy[0] = atan2f(a31, a33);
 800150e:	6979      	ldr	r1, [r7, #20]
 8001510:	69f8      	ldr	r0, [r7, #28]
 8001512:	f006 ff4f 	bl	80083b4 <atan2f>
 8001516:	4602      	mov	r2, r0
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	        MPU9250->rpy[1] = -asinf(a32);
 800151e:	69b8      	ldr	r0, [r7, #24]
 8001520:	f006 ff28 	bl	8008374 <asinf>
 8001524:	4603      	mov	r3, r0
 8001526:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	        MPU9250->rpy[2] = atan2f(a12, a22);
 8001530:	6a39      	ldr	r1, [r7, #32]
 8001532:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001534:	f006 ff3e 	bl	80083b4 <atan2f>
 8001538:	4602      	mov	r2, r0
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	        MPU9250->rpy[0] *= 180.0f / PI;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8001546:	4618      	mov	r0, r3
 8001548:	f7fe ff66 	bl	8000418 <__aeabi_f2d>
 800154c:	a34c      	add	r3, pc, #304	; (adr r3, 8001680 <update_rpy+0x2a0>)
 800154e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001552:	f7fe ffb9 	bl	80004c8 <__aeabi_dmul>
 8001556:	4602      	mov	r2, r0
 8001558:	460b      	mov	r3, r1
 800155a:	4610      	mov	r0, r2
 800155c:	4619      	mov	r1, r3
 800155e:	f7ff fa8b 	bl	8000a78 <__aeabi_d2f>
 8001562:	4602      	mov	r2, r0
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	        MPU9250->rpy[1] *= 180.0f / PI;
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8001570:	4618      	mov	r0, r3
 8001572:	f7fe ff51 	bl	8000418 <__aeabi_f2d>
 8001576:	a342      	add	r3, pc, #264	; (adr r3, 8001680 <update_rpy+0x2a0>)
 8001578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800157c:	f7fe ffa4 	bl	80004c8 <__aeabi_dmul>
 8001580:	4602      	mov	r2, r0
 8001582:	460b      	mov	r3, r1
 8001584:	4610      	mov	r0, r2
 8001586:	4619      	mov	r1, r3
 8001588:	f7ff fa76 	bl	8000a78 <__aeabi_d2f>
 800158c:	4602      	mov	r2, r0
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	        MPU9250->rpy[2] *= 180.0f / PI;
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800159a:	4618      	mov	r0, r3
 800159c:	f7fe ff3c 	bl	8000418 <__aeabi_f2d>
 80015a0:	a337      	add	r3, pc, #220	; (adr r3, 8001680 <update_rpy+0x2a0>)
 80015a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a6:	f7fe ff8f 	bl	80004c8 <__aeabi_dmul>
 80015aa:	4602      	mov	r2, r0
 80015ac:	460b      	mov	r3, r1
 80015ae:	4610      	mov	r0, r2
 80015b0:	4619      	mov	r1, r3
 80015b2:	f7ff fa61 	bl	8000a78 <__aeabi_d2f>
 80015b6:	4602      	mov	r2, r0
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	        MPU9250->rpy[2] += MPU9250->magnetic_declination;
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015c8:	4619      	mov	r1, r3
 80015ca:	4610      	mov	r0, r2
 80015cc:	f7ff faaa 	bl	8000b24 <__addsf3>
 80015d0:	4603      	mov	r3, r0
 80015d2:	461a      	mov	r2, r3
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	        if (MPU9250->rpy[2] >= +180.f)
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80015e0:	4929      	ldr	r1, [pc, #164]	; (8001688 <update_rpy+0x2a8>)
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7ff fd58 	bl	8001098 <__aeabi_fcmpge>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d00c      	beq.n	8001608 <update_rpy+0x228>
	        	MPU9250->rpy[2] -= 360.f;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80015f4:	4925      	ldr	r1, [pc, #148]	; (800168c <update_rpy+0x2ac>)
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7ff fa92 	bl	8000b20 <__aeabi_fsub>
 80015fc:	4603      	mov	r3, r0
 80015fe:	461a      	mov	r2, r3
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 8001606:	e015      	b.n	8001634 <update_rpy+0x254>
	        else if (MPU9250->rpy[2] < -180.f)
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800160e:	4920      	ldr	r1, [pc, #128]	; (8001690 <update_rpy+0x2b0>)
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff fd2d 	bl	8001070 <__aeabi_fcmplt>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d00b      	beq.n	8001634 <update_rpy+0x254>
	        	MPU9250->rpy[2] += 360.f;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8001622:	491a      	ldr	r1, [pc, #104]	; (800168c <update_rpy+0x2ac>)
 8001624:	4618      	mov	r0, r3
 8001626:	f7ff fa7d 	bl	8000b24 <__addsf3>
 800162a:	4603      	mov	r3, r0
 800162c:	461a      	mov	r2, r3
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

	        MPU9250->lin_acc[0] = MPU9250->a[0] + a31;
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001638:	69f9      	ldr	r1, [r7, #28]
 800163a:	4618      	mov	r0, r3
 800163c:	f7ff fa72 	bl	8000b24 <__addsf3>
 8001640:	4603      	mov	r3, r0
 8001642:	461a      	mov	r2, r3
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	        MPU9250->lin_acc[1] = MPU9250->a[1] + a32;
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800164e:	69b9      	ldr	r1, [r7, #24]
 8001650:	4618      	mov	r0, r3
 8001652:	f7ff fa67 	bl	8000b24 <__addsf3>
 8001656:	4603      	mov	r3, r0
 8001658:	461a      	mov	r2, r3
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	        MPU9250->lin_acc[2] = MPU9250->a[2] - a33;
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001664:	6979      	ldr	r1, [r7, #20]
 8001666:	4618      	mov	r0, r3
 8001668:	f7ff fa5a 	bl	8000b20 <__aeabi_fsub>
 800166c:	4603      	mov	r3, r0
 800166e:	461a      	mov	r2, r3
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	        //char str[] = "IN UPDATE rpy \n\r";
	        //HAL_UART_Transmit(&huart6, str, strlen((char *)str), 0xFFFF);
}
 8001676:	bf00      	nop
 8001678:	372c      	adds	r7, #44	; 0x2c
 800167a:	46bd      	mov	sp, r7
 800167c:	bd90      	pop	{r4, r7, pc}
 800167e:	bf00      	nop
 8001680:	1a63c1f8 	.word	0x1a63c1f8
 8001684:	404ca5dc 	.word	0x404ca5dc
 8001688:	43340000 	.word	0x43340000
 800168c:	43b40000 	.word	0x43b40000
 8001690:	c3340000 	.word	0xc3340000
 8001694:	00000000 	.word	0x00000000

08001698 <update_accel_gyro>:

void update_accel_gyro(MPU9250_t *MPU9250) {
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
        int16_t raw_acc_gyro_data[7];        // used to read all 14 bytes at once from the MPU9250 accel/gyro
        readAccelGyro(raw_acc_gyro_data);  // INT cleared on any read
 80016a0:	f107 0308 	add.w	r3, r7, #8
 80016a4:	4618      	mov	r0, r3
 80016a6:	f000 f94b 	bl	8001940 <readAccelGyro>

        // Now we'll calculate the accleration value into actual g's
        MPU9250->a[0] = (float)raw_acc_gyro_data[0] * MPU9250->acc_resolution ;  // get actual g value, this depends on scale being set
 80016aa:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7ff faec 	bl	8000c8c <__aeabi_i2f>
 80016b4:	4602      	mov	r2, r0
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4619      	mov	r1, r3
 80016bc:	4610      	mov	r0, r2
 80016be:	f7ff fb39 	bl	8000d34 <__aeabi_fmul>
 80016c2:	4603      	mov	r3, r0
 80016c4:	461a      	mov	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	66da      	str	r2, [r3, #108]	; 0x6c
        MPU9250->a[1] = (float)raw_acc_gyro_data[1] * MPU9250->acc_resolution ;
 80016ca:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80016ce:	4618      	mov	r0, r3
 80016d0:	f7ff fadc 	bl	8000c8c <__aeabi_i2f>
 80016d4:	4602      	mov	r2, r0
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4619      	mov	r1, r3
 80016dc:	4610      	mov	r0, r2
 80016de:	f7ff fb29 	bl	8000d34 <__aeabi_fmul>
 80016e2:	4603      	mov	r3, r0
 80016e4:	461a      	mov	r2, r3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	671a      	str	r2, [r3, #112]	; 0x70
        MPU9250->a[2] = (float)raw_acc_gyro_data[2] * MPU9250->acc_resolution ;
 80016ea:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7ff facc 	bl	8000c8c <__aeabi_i2f>
 80016f4:	4602      	mov	r2, r0
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4619      	mov	r1, r3
 80016fc:	4610      	mov	r0, r2
 80016fe:	f7ff fb19 	bl	8000d34 <__aeabi_fmul>
 8001702:	4603      	mov	r3, r0
 8001704:	461a      	mov	r2, r3
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	675a      	str	r2, [r3, #116]	; 0x74

        MPU9250->temperature_count = raw_acc_gyro_data[3];                  // Read the adc values
 800170a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
        MPU9250->temperature = ((float)MPU9250->temperature_count) / 333.87 + 21.0;  // Temperature in degrees Centigrade
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f9b3 304c 	ldrsh.w	r3, [r3, #76]	; 0x4c
 800171a:	4618      	mov	r0, r3
 800171c:	f7ff fab6 	bl	8000c8c <__aeabi_i2f>
 8001720:	4603      	mov	r3, r0
 8001722:	4618      	mov	r0, r3
 8001724:	f7fe fe78 	bl	8000418 <__aeabi_f2d>
 8001728:	a325      	add	r3, pc, #148	; (adr r3, 80017c0 <update_accel_gyro+0x128>)
 800172a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800172e:	f7fe fff5 	bl	800071c <__aeabi_ddiv>
 8001732:	4602      	mov	r2, r0
 8001734:	460b      	mov	r3, r1
 8001736:	4610      	mov	r0, r2
 8001738:	4619      	mov	r1, r3
 800173a:	f04f 0200 	mov.w	r2, #0
 800173e:	4b22      	ldr	r3, [pc, #136]	; (80017c8 <update_accel_gyro+0x130>)
 8001740:	f7fe fd0c 	bl	800015c <__adddf3>
 8001744:	4602      	mov	r2, r0
 8001746:	460b      	mov	r3, r1
 8001748:	4610      	mov	r0, r2
 800174a:	4619      	mov	r1, r3
 800174c:	f7ff f994 	bl	8000a78 <__aeabi_d2f>
 8001750:	4602      	mov	r2, r0
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	651a      	str	r2, [r3, #80]	; 0x50

        // Calculate the gyro value into actual degrees per second
        MPU9250->g[0] = (float)raw_acc_gyro_data[4] * MPU9250->gyro_resolution ;  // get actual gyro value, this depends on scale being set
 8001756:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800175a:	4618      	mov	r0, r3
 800175c:	f7ff fa96 	bl	8000c8c <__aeabi_i2f>
 8001760:	4602      	mov	r2, r0
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	4619      	mov	r1, r3
 8001768:	4610      	mov	r0, r2
 800176a:	f7ff fae3 	bl	8000d34 <__aeabi_fmul>
 800176e:	4603      	mov	r3, r0
 8001770:	461a      	mov	r2, r3
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	679a      	str	r2, [r3, #120]	; 0x78
        MPU9250->g[1] = (float)raw_acc_gyro_data[5] * MPU9250->gyro_resolution ;
 8001776:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff fa86 	bl	8000c8c <__aeabi_i2f>
 8001780:	4602      	mov	r2, r0
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	4619      	mov	r1, r3
 8001788:	4610      	mov	r0, r2
 800178a:	f7ff fad3 	bl	8000d34 <__aeabi_fmul>
 800178e:	4603      	mov	r3, r0
 8001790:	461a      	mov	r2, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	67da      	str	r2, [r3, #124]	; 0x7c
        MPU9250->g[2] = (float)raw_acc_gyro_data[6] * MPU9250->gyro_resolution ;
 8001796:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff fa76 	bl	8000c8c <__aeabi_i2f>
 80017a0:	4602      	mov	r2, r0
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	4619      	mov	r1, r3
 80017a8:	4610      	mov	r0, r2
 80017aa:	f7ff fac3 	bl	8000d34 <__aeabi_fmul>
 80017ae:	4603      	mov	r3, r0
 80017b0:	461a      	mov	r2, r3
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
 80017b8:	bf00      	nop
 80017ba:	3718      	adds	r7, #24
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	851eb852 	.word	0x851eb852
 80017c4:	4074ddeb 	.word	0x4074ddeb
 80017c8:	40350000 	.word	0x40350000
 80017cc:	00000000 	.word	0x00000000

080017d0 <update_mag>:

void update_mag(MPU9250_t *MPU9250) {
 80017d0:	b590      	push	{r4, r7, lr}
 80017d2:	b087      	sub	sp, #28
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
        int16_t mag_count[3] = {0, 0, 0};  // Stores the 16-bit signed magnetometer sensor output
 80017d8:	2300      	movs	r3, #0
 80017da:	81bb      	strh	r3, [r7, #12]
 80017dc:	2300      	movs	r3, #0
 80017de:	81fb      	strh	r3, [r7, #14]
 80017e0:	2300      	movs	r3, #0
 80017e2:	823b      	strh	r3, [r7, #16]

        // Read the x/y/z adc values
        if (readMag(mag_count)==1) {
 80017e4:	f107 030c 	add.w	r3, r7, #12
 80017e8:	4618      	mov	r0, r3
 80017ea:	f000 f8fd 	bl	80019e8 <readMag>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	f040 809c 	bne.w	800192e <update_mag+0x15e>
            // Calculate the magnetometer values in milliGauss
            // Include factory calibration per data sheet and user environmental corrections
            // mag_bias is calcurated in 16BITS
            float bias_to_current_bits = MPU9250->mag_resolution / (10.*4912./32760.0);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7fe fe0c 	bl	8000418 <__aeabi_f2d>
 8001800:	a34d      	add	r3, pc, #308	; (adr r3, 8001938 <update_mag+0x168>)
 8001802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001806:	f7fe ff89 	bl	800071c <__aeabi_ddiv>
 800180a:	4602      	mov	r2, r0
 800180c:	460b      	mov	r3, r1
 800180e:	4610      	mov	r0, r2
 8001810:	4619      	mov	r1, r3
 8001812:	f7ff f931 	bl	8000a78 <__aeabi_d2f>
 8001816:	4603      	mov	r3, r0
 8001818:	617b      	str	r3, [r7, #20]
            MPU9250->m[0] = (float)(mag_count[0] * MPU9250->mag_resolution * MPU9250->mag_bias_factory[0] - MPU9250->mag_bias[0] * bias_to_current_bits) * MPU9250->mag_scale[0] ;  // get actual magnetometer value, this depends on scale being set
 800181a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800181e:	4618      	mov	r0, r3
 8001820:	f7ff fa34 	bl	8000c8c <__aeabi_i2f>
 8001824:	4602      	mov	r2, r0
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	4619      	mov	r1, r3
 800182c:	4610      	mov	r0, r2
 800182e:	f7ff fa81 	bl	8000d34 <__aeabi_fmul>
 8001832:	4603      	mov	r3, r0
 8001834:	461a      	mov	r2, r3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800183a:	4619      	mov	r1, r3
 800183c:	4610      	mov	r0, r2
 800183e:	f7ff fa79 	bl	8000d34 <__aeabi_fmul>
 8001842:	4603      	mov	r3, r0
 8001844:	461c      	mov	r4, r3
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184a:	6979      	ldr	r1, [r7, #20]
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff fa71 	bl	8000d34 <__aeabi_fmul>
 8001852:	4603      	mov	r3, r0
 8001854:	4619      	mov	r1, r3
 8001856:	4620      	mov	r0, r4
 8001858:	f7ff f962 	bl	8000b20 <__aeabi_fsub>
 800185c:	4603      	mov	r3, r0
 800185e:	461a      	mov	r2, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001864:	4619      	mov	r1, r3
 8001866:	4610      	mov	r0, r2
 8001868:	f7ff fa64 	bl	8000d34 <__aeabi_fmul>
 800186c:	4603      	mov	r3, r0
 800186e:	461a      	mov	r2, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
            MPU9250->m[1] = (float)(mag_count[1] * MPU9250->mag_resolution * MPU9250->mag_bias_factory[1] - MPU9250->mag_bias[1] * bias_to_current_bits) * MPU9250->mag_scale[1];
 8001876:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800187a:	4618      	mov	r0, r3
 800187c:	f7ff fa06 	bl	8000c8c <__aeabi_i2f>
 8001880:	4602      	mov	r2, r0
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	4619      	mov	r1, r3
 8001888:	4610      	mov	r0, r2
 800188a:	f7ff fa53 	bl	8000d34 <__aeabi_fmul>
 800188e:	4603      	mov	r3, r0
 8001890:	461a      	mov	r2, r3
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001896:	4619      	mov	r1, r3
 8001898:	4610      	mov	r0, r2
 800189a:	f7ff fa4b 	bl	8000d34 <__aeabi_fmul>
 800189e:	4603      	mov	r3, r0
 80018a0:	461c      	mov	r4, r3
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018a6:	6979      	ldr	r1, [r7, #20]
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff fa43 	bl	8000d34 <__aeabi_fmul>
 80018ae:	4603      	mov	r3, r0
 80018b0:	4619      	mov	r1, r3
 80018b2:	4620      	mov	r0, r4
 80018b4:	f7ff f934 	bl	8000b20 <__aeabi_fsub>
 80018b8:	4603      	mov	r3, r0
 80018ba:	461a      	mov	r2, r3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c0:	4619      	mov	r1, r3
 80018c2:	4610      	mov	r0, r2
 80018c4:	f7ff fa36 	bl	8000d34 <__aeabi_fmul>
 80018c8:	4603      	mov	r3, r0
 80018ca:	461a      	mov	r2, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            MPU9250->m[2] = (float)(mag_count[2] * MPU9250->mag_resolution * MPU9250->mag_bias_factory[2] - MPU9250->mag_bias[2] * bias_to_current_bits) * MPU9250->mag_scale[2];
 80018d2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7ff f9d8 	bl	8000c8c <__aeabi_i2f>
 80018dc:	4602      	mov	r2, r0
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	4619      	mov	r1, r3
 80018e4:	4610      	mov	r0, r2
 80018e6:	f7ff fa25 	bl	8000d34 <__aeabi_fmul>
 80018ea:	4603      	mov	r3, r0
 80018ec:	461a      	mov	r2, r3
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018f2:	4619      	mov	r1, r3
 80018f4:	4610      	mov	r0, r2
 80018f6:	f7ff fa1d 	bl	8000d34 <__aeabi_fmul>
 80018fa:	4603      	mov	r3, r0
 80018fc:	461c      	mov	r4, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001902:	6979      	ldr	r1, [r7, #20]
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff fa15 	bl	8000d34 <__aeabi_fmul>
 800190a:	4603      	mov	r3, r0
 800190c:	4619      	mov	r1, r3
 800190e:	4620      	mov	r0, r4
 8001910:	f7ff f906 	bl	8000b20 <__aeabi_fsub>
 8001914:	4603      	mov	r3, r0
 8001916:	461a      	mov	r2, r3
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800191c:	4619      	mov	r1, r3
 800191e:	4610      	mov	r0, r2
 8001920:	f7ff fa08 	bl	8000d34 <__aeabi_fmul>
 8001924:	4603      	mov	r3, r0
 8001926:	461a      	mov	r2, r3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
    }
 800192e:	bf00      	nop
 8001930:	371c      	adds	r7, #28
 8001932:	46bd      	mov	sp, r7
 8001934:	bd90      	pop	{r4, r7, pc}
 8001936:	bf00      	nop
 8001938:	d7fd7fd8 	.word	0xd7fd7fd8
 800193c:	3ff7fd7f 	.word	0x3ff7fd7f

08001940 <readAccelGyro>:

void readAccelGyro(int16_t* destination)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b086      	sub	sp, #24
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]

	uint8_t raw_data[14];                                                 // x/y/z accel register data stored here
	readBytes(MPU9250_ADDRESS, ACCEL_XOUT_H, 14, &raw_data[0]);             // Read the 14 raw data registers into data array
 8001948:	f107 0308 	add.w	r3, r7, #8
 800194c:	220e      	movs	r2, #14
 800194e:	213b      	movs	r1, #59	; 0x3b
 8001950:	20d0      	movs	r0, #208	; 0xd0
 8001952:	f000 fa4f 	bl	8001df4 <readBytes>
	destination[0] = ((int16_t)raw_data[0] << 8) | (int16_t)raw_data[1];  // Turn the MSB and LSB into a signed 16-bit value
 8001956:	7a3b      	ldrb	r3, [r7, #8]
 8001958:	021b      	lsls	r3, r3, #8
 800195a:	b21a      	sxth	r2, r3
 800195c:	7a7b      	ldrb	r3, [r7, #9]
 800195e:	b21b      	sxth	r3, r3
 8001960:	4313      	orrs	r3, r2
 8001962:	b21a      	sxth	r2, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	801a      	strh	r2, [r3, #0]
	destination[1] = ((int16_t)raw_data[2] << 8) | (int16_t)raw_data[3];
 8001968:	7abb      	ldrb	r3, [r7, #10]
 800196a:	021b      	lsls	r3, r3, #8
 800196c:	b219      	sxth	r1, r3
 800196e:	7afb      	ldrb	r3, [r7, #11]
 8001970:	b21a      	sxth	r2, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	3302      	adds	r3, #2
 8001976:	430a      	orrs	r2, r1
 8001978:	b212      	sxth	r2, r2
 800197a:	801a      	strh	r2, [r3, #0]
	destination[2] = ((int16_t)raw_data[4] << 8) | (int16_t)raw_data[5];
 800197c:	7b3b      	ldrb	r3, [r7, #12]
 800197e:	021b      	lsls	r3, r3, #8
 8001980:	b219      	sxth	r1, r3
 8001982:	7b7b      	ldrb	r3, [r7, #13]
 8001984:	b21a      	sxth	r2, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	3304      	adds	r3, #4
 800198a:	430a      	orrs	r2, r1
 800198c:	b212      	sxth	r2, r2
 800198e:	801a      	strh	r2, [r3, #0]
	destination[3] = ((int16_t)raw_data[6] << 8) | (int16_t)raw_data[7];
 8001990:	7bbb      	ldrb	r3, [r7, #14]
 8001992:	021b      	lsls	r3, r3, #8
 8001994:	b219      	sxth	r1, r3
 8001996:	7bfb      	ldrb	r3, [r7, #15]
 8001998:	b21a      	sxth	r2, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	3306      	adds	r3, #6
 800199e:	430a      	orrs	r2, r1
 80019a0:	b212      	sxth	r2, r2
 80019a2:	801a      	strh	r2, [r3, #0]
	destination[4] = ((int16_t)raw_data[8] << 8) | (int16_t)raw_data[9];
 80019a4:	7c3b      	ldrb	r3, [r7, #16]
 80019a6:	021b      	lsls	r3, r3, #8
 80019a8:	b219      	sxth	r1, r3
 80019aa:	7c7b      	ldrb	r3, [r7, #17]
 80019ac:	b21a      	sxth	r2, r3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	3308      	adds	r3, #8
 80019b2:	430a      	orrs	r2, r1
 80019b4:	b212      	sxth	r2, r2
 80019b6:	801a      	strh	r2, [r3, #0]
	destination[5] = ((int16_t)raw_data[10] << 8) | (int16_t)raw_data[11];
 80019b8:	7cbb      	ldrb	r3, [r7, #18]
 80019ba:	021b      	lsls	r3, r3, #8
 80019bc:	b219      	sxth	r1, r3
 80019be:	7cfb      	ldrb	r3, [r7, #19]
 80019c0:	b21a      	sxth	r2, r3
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	330a      	adds	r3, #10
 80019c6:	430a      	orrs	r2, r1
 80019c8:	b212      	sxth	r2, r2
 80019ca:	801a      	strh	r2, [r3, #0]
	destination[6] = ((int16_t)raw_data[12] << 8) | (int16_t)raw_data[13];
 80019cc:	7d3b      	ldrb	r3, [r7, #20]
 80019ce:	021b      	lsls	r3, r3, #8
 80019d0:	b219      	sxth	r1, r3
 80019d2:	7d7b      	ldrb	r3, [r7, #21]
 80019d4:	b21a      	sxth	r2, r3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	330c      	adds	r3, #12
 80019da:	430a      	orrs	r2, r1
 80019dc:	b212      	sxth	r2, r2
 80019de:	801a      	strh	r2, [r3, #0]
}
 80019e0:	bf00      	nop
 80019e2:	3718      	adds	r7, #24
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <readMag>:


uint8_t readMag(int16_t* destination)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b086      	sub	sp, #24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
	const uint8_t st1 = readByte(AK8963_ADDRESS, AK8963_ST1);
 80019f0:	2102      	movs	r1, #2
 80019f2:	2018      	movs	r0, #24
 80019f4:	f000 f9d8 	bl	8001da8 <readByte>
 80019f8:	4603      	mov	r3, r0
 80019fa:	75fb      	strb	r3, [r7, #23]
	if (st1 & 0x01) {                                                    // wait for magnetometer data ready bit to be set
 80019fc:	7dfb      	ldrb	r3, [r7, #23]
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d03f      	beq.n	8001a86 <readMag+0x9e>
	            uint8_t raw_data[7];                                             // x/y/z gyro register data, ST2 register stored here, must read ST2 at end of data acquisition
	            readBytes(AK8963_ADDRESS, AK8963_XOUT_L, 7, &raw_data[0]);      // Read the six raw data and ST2 registers sequentially into data array
 8001a06:	f107 030c 	add.w	r3, r7, #12
 8001a0a:	2207      	movs	r2, #7
 8001a0c:	2103      	movs	r1, #3
 8001a0e:	2018      	movs	r0, #24
 8001a10:	f000 f9f0 	bl	8001df4 <readBytes>
	            if (Mmode == 0x02 || Mmode == 0x04 || Mmode == 0x06) {  // continuous or external trigger read mode
 8001a14:	4b1e      	ldr	r3, [pc, #120]	; (8001a90 <readMag+0xa8>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d007      	beq.n	8001a2c <readMag+0x44>
 8001a1c:	4b1c      	ldr	r3, [pc, #112]	; (8001a90 <readMag+0xa8>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b04      	cmp	r3, #4
 8001a22:	d003      	beq.n	8001a2c <readMag+0x44>
 8001a24:	4b1a      	ldr	r3, [pc, #104]	; (8001a90 <readMag+0xa8>)
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	2b06      	cmp	r3, #6
 8001a2a:	d106      	bne.n	8001a3a <readMag+0x52>
	                if ((st1 & 0x02) == 0)                                       // check if data is not skipped
 8001a2c:	7dfb      	ldrb	r3, [r7, #23]
 8001a2e:	f003 0302 	and.w	r3, r3, #2
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d101      	bne.n	8001a3a <readMag+0x52>
	                    return 0;                                            // this should be after data reading to clear DRDY register
 8001a36:	2300      	movs	r3, #0
 8001a38:	e026      	b.n	8001a88 <readMag+0xa0>
	            }

	            uint8_t c = raw_data[6];                                         // End data read by reading ST2 register
 8001a3a:	7cbb      	ldrb	r3, [r7, #18]
 8001a3c:	75bb      	strb	r3, [r7, #22]
	            if (!(c & 0x08)) {                                               // Check if magnetic sensor overflow set, if not then report data
 8001a3e:	7dbb      	ldrb	r3, [r7, #22]
 8001a40:	f003 0308 	and.w	r3, r3, #8
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d11e      	bne.n	8001a86 <readMag+0x9e>
	                destination[0] = ((int16_t)raw_data[1] << 8) | raw_data[0];  // Turn the MSB and LSB into a signed 16-bit value
 8001a48:	7b7b      	ldrb	r3, [r7, #13]
 8001a4a:	021b      	lsls	r3, r3, #8
 8001a4c:	b21a      	sxth	r2, r3
 8001a4e:	7b3b      	ldrb	r3, [r7, #12]
 8001a50:	b21b      	sxth	r3, r3
 8001a52:	4313      	orrs	r3, r2
 8001a54:	b21a      	sxth	r2, r3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	801a      	strh	r2, [r3, #0]
	                destination[1] = ((int16_t)raw_data[3] << 8) | raw_data[2];  // Data stored as little Endian
 8001a5a:	7bfb      	ldrb	r3, [r7, #15]
 8001a5c:	021b      	lsls	r3, r3, #8
 8001a5e:	b219      	sxth	r1, r3
 8001a60:	7bbb      	ldrb	r3, [r7, #14]
 8001a62:	b21a      	sxth	r2, r3
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3302      	adds	r3, #2
 8001a68:	430a      	orrs	r2, r1
 8001a6a:	b212      	sxth	r2, r2
 8001a6c:	801a      	strh	r2, [r3, #0]
	                destination[2] = ((int16_t)raw_data[5] << 8) | raw_data[4];
 8001a6e:	7c7b      	ldrb	r3, [r7, #17]
 8001a70:	021b      	lsls	r3, r3, #8
 8001a72:	b219      	sxth	r1, r3
 8001a74:	7c3b      	ldrb	r3, [r7, #16]
 8001a76:	b21a      	sxth	r2, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3304      	adds	r3, #4
 8001a7c:	430a      	orrs	r2, r1
 8001a7e:	b212      	sxth	r2, r2
 8001a80:	801a      	strh	r2, [r3, #0]
	                return 1;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e000      	b.n	8001a88 <readMag+0xa0>
	            }
	        }
	        return 0;
 8001a86:	2300      	movs	r3, #0
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3718      	adds	r7, #24
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	20000003 	.word	0x20000003

08001a94 <initAK8963>:
        if (n > 0) MPU9250->n_filter_iter = n;
    }


void initAK8963(MPU9250_t *MPU9250)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  // First extract the factory calibration for each magnetometer axis
  uint8_t rawData[3];  // x/y/z gyro calibration data stored here
  writeByte(AK8963_ADDRESS, AK8963_CNTL, 0x00); // Power down magnetometer
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	210a      	movs	r1, #10
 8001aa0:	2018      	movs	r0, #24
 8001aa2:	f000 f9e3 	bl	8001e6c <writeByte>
  HAL_Delay(100);
 8001aa6:	2064      	movs	r0, #100	; 0x64
 8001aa8:	f003 fec6 	bl	8005838 <HAL_Delay>
  writeByte(AK8963_ADDRESS, AK8963_CNTL, 0x0F); // Enter Fuse ROM access mode
 8001aac:	220f      	movs	r2, #15
 8001aae:	210a      	movs	r1, #10
 8001ab0:	2018      	movs	r0, #24
 8001ab2:	f000 f9db 	bl	8001e6c <writeByte>
  HAL_Delay(100);
 8001ab6:	2064      	movs	r0, #100	; 0x64
 8001ab8:	f003 febe 	bl	8005838 <HAL_Delay>
  readBytes(AK8963_ADDRESS, AK8963_ASAX, 3, &rawData[0]);  // Read the x-, y-, and z-axis calibration values
 8001abc:	f107 030c 	add.w	r3, r7, #12
 8001ac0:	2203      	movs	r2, #3
 8001ac2:	2110      	movs	r1, #16
 8001ac4:	2018      	movs	r0, #24
 8001ac6:	f000 f995 	bl	8001df4 <readBytes>
  MPU9250->mag_bias_factory[0] =  (float)(rawData[0] - 128)/256.0f + 1.0f;   // Return x-axis sensitivity adjustment values, etc.
 8001aca:	7b3b      	ldrb	r3, [r7, #12]
 8001acc:	3b80      	subs	r3, #128	; 0x80
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7ff f8dc 	bl	8000c8c <__aeabi_i2f>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7ff f9de 	bl	8000e9c <__aeabi_fdiv>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff f81c 	bl	8000b24 <__addsf3>
 8001aec:	4603      	mov	r3, r0
 8001aee:	461a      	mov	r2, r3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	625a      	str	r2, [r3, #36]	; 0x24
  MPU9250->mag_bias_factory[1] =  (float)(rawData[1] - 128)/256.0f + 1.0f;
 8001af4:	7b7b      	ldrb	r3, [r7, #13]
 8001af6:	3b80      	subs	r3, #128	; 0x80
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff f8c7 	bl	8000c8c <__aeabi_i2f>
 8001afe:	4603      	mov	r3, r0
 8001b00:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7ff f9c9 	bl	8000e9c <__aeabi_fdiv>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff f807 	bl	8000b24 <__addsf3>
 8001b16:	4603      	mov	r3, r0
 8001b18:	461a      	mov	r2, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	629a      	str	r2, [r3, #40]	; 0x28
  MPU9250->mag_bias_factory[2] =  (float)(rawData[2] - 128)/256.0f + 1.0f;
 8001b1e:	7bbb      	ldrb	r3, [r7, #14]
 8001b20:	3b80      	subs	r3, #128	; 0x80
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7ff f8b2 	bl	8000c8c <__aeabi_i2f>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7ff f9b4 	bl	8000e9c <__aeabi_fdiv>
 8001b34:	4603      	mov	r3, r0
 8001b36:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7fe fff2 	bl	8000b24 <__addsf3>
 8001b40:	4603      	mov	r3, r0
 8001b42:	461a      	mov	r2, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	62da      	str	r2, [r3, #44]	; 0x2c
  writeByte(AK8963_ADDRESS, AK8963_CNTL, 0x00); // Power down magnetometer
 8001b48:	2200      	movs	r2, #0
 8001b4a:	210a      	movs	r1, #10
 8001b4c:	2018      	movs	r0, #24
 8001b4e:	f000 f98d 	bl	8001e6c <writeByte>
  HAL_Delay(100);
 8001b52:	2064      	movs	r0, #100	; 0x64
 8001b54:	f003 fe70 	bl	8005838 <HAL_Delay>
  // Configure the magnetometer for continuous read and highest resolution
  // set Mscale bit 4 to 1 (0) to enable 16 (14) bit resolution in CNTL register,
  // and enable continuous mode data acquisition Mmode (bits [3:0]), 0010 for 8 Hz and 0110 for 100 Hz sample rates
  writeByte(AK8963_ADDRESS, AK8963_CNTL, Mscale << 4 | Mmode); // Set magnetometer data resolution and sample ODR
 8001b58:	4b0a      	ldr	r3, [pc, #40]	; (8001b84 <initAK8963+0xf0>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	011b      	lsls	r3, r3, #4
 8001b5e:	b25a      	sxtb	r2, r3
 8001b60:	4b09      	ldr	r3, [pc, #36]	; (8001b88 <initAK8963+0xf4>)
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	b25b      	sxtb	r3, r3
 8001b66:	4313      	orrs	r3, r2
 8001b68:	b25b      	sxtb	r3, r3
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	461a      	mov	r2, r3
 8001b6e:	210a      	movs	r1, #10
 8001b70:	2018      	movs	r0, #24
 8001b72:	f000 f97b 	bl	8001e6c <writeByte>
  HAL_Delay(100);
 8001b76:	2064      	movs	r0, #100	; 0x64
 8001b78:	f003 fe5e 	bl	8005838 <HAL_Delay>
}
 8001b7c:	bf00      	nop
 8001b7e:	3710      	adds	r7, #16
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	20000002 	.word	0x20000002
 8001b88:	20000003 	.word	0x20000003

08001b8c <MPU9250_Init>:

void MPU9250_Init(MPU9250_t *MPU9250){
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
	// Initialize MPU9250 device
	 // wake up device
	getAres(MPU9250);
 8001b94:	6878      	ldr	r0, [r7, #4]
 8001b96:	f000 f8d7 	bl	8001d48 <getAres>
	getGres(MPU9250);
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	f000 f8a0 	bl	8001ce0 <getGres>
	getMres(MPU9250);
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	f000 f87f 	bl	8001ca4 <getMres>
	// reset device
	writeByte(MPU9250_ADDRESS, PWR_MGMT_1, 0x80); // Write a one to bit 7 reset bit; toggle reset device
 8001ba6:	2280      	movs	r2, #128	; 0x80
 8001ba8:	216b      	movs	r1, #107	; 0x6b
 8001baa:	20d0      	movs	r0, #208	; 0xd0
 8001bac:	f000 f95e 	bl	8001e6c <writeByte>
	HAL_Delay(100); // Delay 100 ms for PLL to get established on x-axis gyro; should check for PLL ready interrupt
 8001bb0:	2064      	movs	r0, #100	; 0x64
 8001bb2:	f003 fe41 	bl	8005838 <HAL_Delay>

	// wake up device
	writeByte(MPU9250_ADDRESS, PWR_MGMT_1, 0x00);  // Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	216b      	movs	r1, #107	; 0x6b
 8001bba:	20d0      	movs	r0, #208	; 0xd0
 8001bbc:	f000 f956 	bl	8001e6c <writeByte>
	HAL_Delay(100);
 8001bc0:	2064      	movs	r0, #100	; 0x64
 8001bc2:	f003 fe39 	bl	8005838 <HAL_Delay>

	// get stable time source
	writeByte(MPU9250_ADDRESS, PWR_MGMT_1, 0x01);  // Auto select clock source to be PLL gyroscope reference if ready else
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	216b      	movs	r1, #107	; 0x6b
 8001bca:	20d0      	movs	r0, #208	; 0xd0
 8001bcc:	f000 f94e 	bl	8001e6c <writeByte>
	HAL_Delay(100);
 8001bd0:	2064      	movs	r0, #100	; 0x64
 8001bd2:	f003 fe31 	bl	8005838 <HAL_Delay>

	 // Configure Gyro and Accelerometer
	 // Disable FSYNC and set accelerometer and gyro bandwidth to 44 and 42 Hz, respectively;
	 // DLPF_CFG = bits 2:0 = 010; this sets the sample rate at 1 kHz for both
	 // Maximum delay is 4.9 ms which is just over a 200 Hz maximum rate
	  writeByte(MPU9250_ADDRESS, CONFIG, 0x03);
 8001bd6:	2203      	movs	r2, #3
 8001bd8:	211a      	movs	r1, #26
 8001bda:	20d0      	movs	r0, #208	; 0xd0
 8001bdc:	f000 f946 	bl	8001e6c <writeByte>

	 // Set sample rate = gyroscope output rate/(1 + SMPLRT_DIV)
	  writeByte(MPU9250_ADDRESS, SMPLRT_DIV, 0x04);  // Use a 200 Hz rate; the same rate set in CONFIG above
 8001be0:	2204      	movs	r2, #4
 8001be2:	2119      	movs	r1, #25
 8001be4:	20d0      	movs	r0, #208	; 0xd0
 8001be6:	f000 f941 	bl	8001e6c <writeByte>

	 // Set gyroscope full scale range
	 // Range selects FS_SEL and AFS_SEL are 0 - 3, so 2-bit values are left-shifted into positions 4:3
	  uint8_t c =  readByte(MPU9250_ADDRESS, GYRO_CONFIG);
 8001bea:	211b      	movs	r1, #27
 8001bec:	20d0      	movs	r0, #208	; 0xd0
 8001bee:	f000 f8db 	bl	8001da8 <readByte>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	73fb      	strb	r3, [r7, #15]
	 // c = c & ~0xE0;                                     // Clear self-test bits [7:5]
	  c = c & ~0x03;                                     // Clear Fchoice bits [1:0]
 8001bf6:	7bfb      	ldrb	r3, [r7, #15]
 8001bf8:	f023 0303 	bic.w	r3, r3, #3
 8001bfc:	73fb      	strb	r3, [r7, #15]
	  c = c & ~0x18;                                     // Clear GYRO_FS_SEL bits [4:3]
 8001bfe:	7bfb      	ldrb	r3, [r7, #15]
 8001c00:	f023 0318 	bic.w	r3, r3, #24
 8001c04:	73fb      	strb	r3, [r7, #15]
	  c = c | (Gscale << 3);       // Set full scale range for the gyro
 8001c06:	4b25      	ldr	r3, [pc, #148]	; (8001c9c <MPU9250_Init+0x110>)
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	00db      	lsls	r3, r3, #3
 8001c0c:	b25a      	sxtb	r2, r3
 8001c0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	b25b      	sxtb	r3, r3
 8001c16:	73fb      	strb	r3, [r7, #15]
	  //c = c | (0x03 & 0x03);   // Set Fchoice for the gyro
	  writeByte(MPU9250_ADDRESS, GYRO_CONFIG, c); // Set full scale range for the gyro
 8001c18:	7bfb      	ldrb	r3, [r7, #15]
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	211b      	movs	r1, #27
 8001c1e:	20d0      	movs	r0, #208	; 0xd0
 8001c20:	f000 f924 	bl	8001e6c <writeByte>

	 // Set accelerometer configuration
	  c =  readByte(MPU9250_ADDRESS, ACCEL_CONFIG);
 8001c24:	211c      	movs	r1, #28
 8001c26:	20d0      	movs	r0, #208	; 0xd0
 8001c28:	f000 f8be 	bl	8001da8 <readByte>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	73fb      	strb	r3, [r7, #15]
	  //c = c & ~0xE0;                                 // Clear self-test bits [7:5]
	  c = c & ~0x18;                                 // Clear ACCEL_FS_SEL bits [4:3]
 8001c30:	7bfb      	ldrb	r3, [r7, #15]
 8001c32:	f023 0318 	bic.w	r3, r3, #24
 8001c36:	73fb      	strb	r3, [r7, #15]
	  c = c | (Ascale << 3);  // Set full scale range for the accelerometer
 8001c38:	4b19      	ldr	r3, [pc, #100]	; (8001ca0 <MPU9250_Init+0x114>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	00db      	lsls	r3, r3, #3
 8001c3e:	b25a      	sxtb	r2, r3
 8001c40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	b25b      	sxtb	r3, r3
 8001c48:	73fb      	strb	r3, [r7, #15]
	  writeByte(MPU9250_ADDRESS, ACCEL_CONFIG, c); // Set full scale range for the accelerometer
 8001c4a:	7bfb      	ldrb	r3, [r7, #15]
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	211c      	movs	r1, #28
 8001c50:	20d0      	movs	r0, #208	; 0xd0
 8001c52:	f000 f90b 	bl	8001e6c <writeByte>

	 // Set accelerometer sample rate configuration
	 // It is possible to get a 4 kHz sample rate from the accelerometer by choosing 1 for
	 // accel_fchoice_b bit [3]; in this case the bandwidth is 1.13 kHz
	  c = readByte(MPU9250_ADDRESS, ACCEL_CONFIG2);
 8001c56:	211d      	movs	r1, #29
 8001c58:	20d0      	movs	r0, #208	; 0xd0
 8001c5a:	f000 f8a5 	bl	8001da8 <readByte>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	73fb      	strb	r3, [r7, #15]
	  c = c & ~0x0F;                                     // Clear accel_fchoice_b (bit 3) and A_DLPFG (bits [2:0])
 8001c62:	7bfb      	ldrb	r3, [r7, #15]
 8001c64:	f023 030f 	bic.w	r3, r3, #15
 8001c68:	73fb      	strb	r3, [r7, #15]
	  c = c | 0x03;
 8001c6a:	7bfb      	ldrb	r3, [r7, #15]
 8001c6c:	f043 0303 	orr.w	r3, r3, #3
 8001c70:	73fb      	strb	r3, [r7, #15]

//	  c = c | (~(0x01 << 3) & 0x08);    // Set accel_fchoice_b to 1
//	  c = c | (0x03 & 0x07);  // Set accelerometer rate to 1 kHz and bandwidth to 41 Hz

	  writeByte(MPU9250_ADDRESS, ACCEL_CONFIG2, c); // Set accelerometer rate to 1 kHz and bandwidth to 41 Hz
 8001c72:	7bfb      	ldrb	r3, [r7, #15]
 8001c74:	461a      	mov	r2, r3
 8001c76:	211d      	movs	r1, #29
 8001c78:	20d0      	movs	r0, #208	; 0xd0
 8001c7a:	f000 f8f7 	bl	8001e6c <writeByte>
	 // but all these rates are further reduced by a factor of 5 to 200 Hz because of the SMPLRT_DIV setting

	  // Configure Interrupts and Bypass Enable
	  // Set interrupt pin active high, push-pull, and clear on read of INT_STATUS, enable I2C_BYPASS_EN so additional chips
	  // can join the I2C bus and all can be controlled by the Arduino as master
	   writeByte(MPU9250_ADDRESS, INT_PIN_CFG, 0x22);
 8001c7e:	2222      	movs	r2, #34	; 0x22
 8001c80:	2137      	movs	r1, #55	; 0x37
 8001c82:	20d0      	movs	r0, #208	; 0xd0
 8001c84:	f000 f8f2 	bl	8001e6c <writeByte>
	   writeByte(MPU9250_ADDRESS, INT_ENABLE, 0x01); // Enable data ready (bit 0) interrupt
 8001c88:	2201      	movs	r2, #1
 8001c8a:	2138      	movs	r1, #56	; 0x38
 8001c8c:	20d0      	movs	r0, #208	; 0xd0
 8001c8e:	f000 f8ed 	bl	8001e6c <writeByte>

}
 8001c92:	bf00      	nop
 8001c94:	3710      	adds	r7, #16
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	20000001 	.word	0x20000001
 8001ca0:	20000000 	.word	0x20000000

08001ca4 <getMres>:

void getMres(MPU9250_t *MPU9250) {
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  switch (Mscale)
 8001cac:	4b09      	ldr	r3, [pc, #36]	; (8001cd4 <getMres+0x30>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d002      	beq.n	8001cba <getMres+0x16>
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d004      	beq.n	8001cc2 <getMres+0x1e>
          break;
    case MFS_16BITS:
    	MPU9250->mag_resolution = 10.*4912./32760.0; // Proper scale to return milliGauss
          break;
  }
}
 8001cb8:	e007      	b.n	8001cca <getMres+0x26>
    	MPU9250->mag_resolution = 10.*4912./8190.; // Proper scale to return milliGauss
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a06      	ldr	r2, [pc, #24]	; (8001cd8 <getMres+0x34>)
 8001cbe:	609a      	str	r2, [r3, #8]
          break;
 8001cc0:	e003      	b.n	8001cca <getMres+0x26>
    	MPU9250->mag_resolution = 10.*4912./32760.0; // Proper scale to return milliGauss
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4a05      	ldr	r2, [pc, #20]	; (8001cdc <getMres+0x38>)
 8001cc6:	609a      	str	r2, [r3, #8]
          break;
 8001cc8:	bf00      	nop
}
 8001cca:	bf00      	nop
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bc80      	pop	{r7}
 8001cd2:	4770      	bx	lr
 8001cd4:	20000002 	.word	0x20000002
 8001cd8:	40bfebff 	.word	0x40bfebff
 8001cdc:	3fbfebff 	.word	0x3fbfebff

08001ce0 <getGres>:


void getGres(MPU9250_t *MPU9250) {
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  switch (Gscale)
 8001ce8:	4b12      	ldr	r3, [pc, #72]	; (8001d34 <getGres+0x54>)
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	3b01      	subs	r3, #1
 8001cee:	2b03      	cmp	r3, #3
 8001cf0:	d81a      	bhi.n	8001d28 <getGres+0x48>
 8001cf2:	a201      	add	r2, pc, #4	; (adr r2, 8001cf8 <getGres+0x18>)
 8001cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cf8:	08001d09 	.word	0x08001d09
 8001cfc:	08001d11 	.word	0x08001d11
 8001d00:	08001d19 	.word	0x08001d19
 8001d04:	08001d21 	.word	0x08001d21
  {
    // Possible gyro scales (and their register bit settings) are:
    // 250 DPS (00), 500 DPS (01), 1000 DPS (10), and 2000 DPS  (11).
        // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
    case GFS_250DPS:
          MPU9250->gyro_resolution = 250.0/32768.0;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	4a0b      	ldr	r2, [pc, #44]	; (8001d38 <getGres+0x58>)
 8001d0c:	605a      	str	r2, [r3, #4]
          break;
 8001d0e:	e00b      	b.n	8001d28 <getGres+0x48>
    case GFS_500DPS:
    	MPU9250->gyro_resolution = 500.0/32768.0;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	4a0a      	ldr	r2, [pc, #40]	; (8001d3c <getGres+0x5c>)
 8001d14:	605a      	str	r2, [r3, #4]
          break;
 8001d16:	e007      	b.n	8001d28 <getGres+0x48>
    case GFS_1000DPS:
    	MPU9250->gyro_resolution = 1000.0/32768.0;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	4a09      	ldr	r2, [pc, #36]	; (8001d40 <getGres+0x60>)
 8001d1c:	605a      	str	r2, [r3, #4]
          break;
 8001d1e:	e003      	b.n	8001d28 <getGres+0x48>
    case GFS_2000DPS:
    	MPU9250->gyro_resolution = 2000.0/32768.0;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4a08      	ldr	r2, [pc, #32]	; (8001d44 <getGres+0x64>)
 8001d24:	605a      	str	r2, [r3, #4]
          break;
 8001d26:	bf00      	nop
  }
}
 8001d28:	bf00      	nop
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bc80      	pop	{r7}
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	20000001 	.word	0x20000001
 8001d38:	3bfa0000 	.word	0x3bfa0000
 8001d3c:	3c7a0000 	.word	0x3c7a0000
 8001d40:	3cfa0000 	.word	0x3cfa0000
 8001d44:	3d7a0000 	.word	0x3d7a0000

08001d48 <getAres>:


void getAres(MPU9250_t *MPU9250) {
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  switch (Ascale)
 8001d50:	4b14      	ldr	r3, [pc, #80]	; (8001da4 <getAres+0x5c>)
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	3b01      	subs	r3, #1
 8001d56:	2b03      	cmp	r3, #3
 8001d58:	d81e      	bhi.n	8001d98 <getAres+0x50>
 8001d5a:	a201      	add	r2, pc, #4	; (adr r2, 8001d60 <getAres+0x18>)
 8001d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d60:	08001d71 	.word	0x08001d71
 8001d64:	08001d7b 	.word	0x08001d7b
 8001d68:	08001d85 	.word	0x08001d85
 8001d6c:	08001d8f 	.word	0x08001d8f
  {
    // Possible accelerometer scales (and their register bit settings) are:
    // 2 Gs (00), 4 Gs (01), 8 Gs (10), and 16 Gs  (11).
        // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
    case AFS_2G:
    	MPU9250->acc_resolution = 2.0/32768.0;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 8001d76:	601a      	str	r2, [r3, #0]
          break;
 8001d78:	e00e      	b.n	8001d98 <getAres+0x50>
    case AFS_4G:
    	MPU9250->acc_resolution = 4.0/32768.0;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8001d80:	601a      	str	r2, [r3, #0]
          break;
 8001d82:	e009      	b.n	8001d98 <getAres+0x50>
    case AFS_8G:
    	MPU9250->acc_resolution = 8.0/32768.0;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8001d8a:	601a      	str	r2, [r3, #0]
          break;
 8001d8c:	e004      	b.n	8001d98 <getAres+0x50>
    case AFS_16G:
    	MPU9250->acc_resolution = 16.0/32768.0;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8001d94:	601a      	str	r2, [r3, #0]
          break;
 8001d96:	bf00      	nop
  }
}
 8001d98:	bf00      	nop
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bc80      	pop	{r7}
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	20000000 	.word	0x20000000

08001da8 <readByte>:


char readByte(uint8_t I2C_ADDRESS, uint8_t RegAddr){
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af02      	add	r7, sp, #8
 8001dae:	4603      	mov	r3, r0
 8001db0:	460a      	mov	r2, r1
 8001db2:	71fb      	strb	r3, [r7, #7]
 8001db4:	4613      	mov	r3, r2
 8001db6:	71bb      	strb	r3, [r7, #6]
	char data[1];
	char data_write[1];
	data_write[0] = RegAddr;
 8001db8:	79bb      	ldrb	r3, [r7, #6]
 8001dba:	723b      	strb	r3, [r7, #8]

	//   

	HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDRESS, data_write, 1, 100);
 8001dbc:	79fb      	ldrb	r3, [r7, #7]
 8001dbe:	b299      	uxth	r1, r3
 8001dc0:	f107 0208 	add.w	r2, r7, #8
 8001dc4:	2364      	movs	r3, #100	; 0x64
 8001dc6:	9300      	str	r3, [sp, #0]
 8001dc8:	2301      	movs	r3, #1
 8001dca:	4809      	ldr	r0, [pc, #36]	; (8001df0 <readByte+0x48>)
 8001dcc:	f004 f978 	bl	80060c0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, (uint16_t)I2C_ADDRESS, data, (uint16_t)1, (uint16_t)100);
 8001dd0:	79fb      	ldrb	r3, [r7, #7]
 8001dd2:	b299      	uxth	r1, r3
 8001dd4:	f107 020c 	add.w	r2, r7, #12
 8001dd8:	2364      	movs	r3, #100	; 0x64
 8001dda:	9300      	str	r3, [sp, #0]
 8001ddc:	2301      	movs	r3, #1
 8001dde:	4804      	ldr	r0, [pc, #16]	; (8001df0 <readByte+0x48>)
 8001de0:	f004 fa6c 	bl	80062bc <HAL_I2C_Master_Receive>

	return data[0];
 8001de4:	7b3b      	ldrb	r3, [r7, #12]

}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3710      	adds	r7, #16
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	20000294 	.word	0x20000294

08001df4 <readBytes>:
void readBytes(uint8_t I2C_ADDRESS, uint8_t RegAddr, uint8_t count, uint8_t * dest)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b08a      	sub	sp, #40	; 0x28
 8001df8:	af02      	add	r7, sp, #8
 8001dfa:	603b      	str	r3, [r7, #0]
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	71fb      	strb	r3, [r7, #7]
 8001e00:	460b      	mov	r3, r1
 8001e02:	71bb      	strb	r3, [r7, #6]
 8001e04:	4613      	mov	r3, r2
 8001e06:	717b      	strb	r3, [r7, #5]
	char data[14];
	char data_write[1];
	data_write[0] = RegAddr;
 8001e08:	79bb      	ldrb	r3, [r7, #6]
 8001e0a:	723b      	strb	r3, [r7, #8]
	//   

	HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDRESS, data_write, 1, 100);
 8001e0c:	79fb      	ldrb	r3, [r7, #7]
 8001e0e:	b299      	uxth	r1, r3
 8001e10:	f107 0208 	add.w	r2, r7, #8
 8001e14:	2364      	movs	r3, #100	; 0x64
 8001e16:	9300      	str	r3, [sp, #0]
 8001e18:	2301      	movs	r3, #1
 8001e1a:	4813      	ldr	r0, [pc, #76]	; (8001e68 <readBytes+0x74>)
 8001e1c:	f004 f950 	bl	80060c0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, (uint16_t)(I2C_ADDRESS), data, count, (uint16_t)100);
 8001e20:	79fb      	ldrb	r3, [r7, #7]
 8001e22:	b299      	uxth	r1, r3
 8001e24:	797b      	ldrb	r3, [r7, #5]
 8001e26:	b29b      	uxth	r3, r3
 8001e28:	f107 020c 	add.w	r2, r7, #12
 8001e2c:	2064      	movs	r0, #100	; 0x64
 8001e2e:	9000      	str	r0, [sp, #0]
 8001e30:	480d      	ldr	r0, [pc, #52]	; (8001e68 <readBytes+0x74>)
 8001e32:	f004 fa43 	bl	80062bc <HAL_I2C_Master_Receive>
	for(int ii = 0; ii < count; ii++) {
 8001e36:	2300      	movs	r3, #0
 8001e38:	61fb      	str	r3, [r7, #28]
 8001e3a:	e00b      	b.n	8001e54 <readBytes+0x60>
			dest[ii] = data[ii];
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	683a      	ldr	r2, [r7, #0]
 8001e40:	4413      	add	r3, r2
 8001e42:	f107 010c 	add.w	r1, r7, #12
 8001e46:	69fa      	ldr	r2, [r7, #28]
 8001e48:	440a      	add	r2, r1
 8001e4a:	7812      	ldrb	r2, [r2, #0]
 8001e4c:	701a      	strb	r2, [r3, #0]
	for(int ii = 0; ii < count; ii++) {
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	3301      	adds	r3, #1
 8001e52:	61fb      	str	r3, [r7, #28]
 8001e54:	797b      	ldrb	r3, [r7, #5]
 8001e56:	69fa      	ldr	r2, [r7, #28]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	dbef      	blt.n	8001e3c <readBytes+0x48>
		}

}
 8001e5c:	bf00      	nop
 8001e5e:	bf00      	nop
 8001e60:	3720      	adds	r7, #32
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	20000294 	.word	0x20000294

08001e6c <writeByte>:

void writeByte(uint8_t I2C_ADDRESS, uint8_t RegAddr, uint8_t data){
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b086      	sub	sp, #24
 8001e70:	af02      	add	r7, sp, #8
 8001e72:	4603      	mov	r3, r0
 8001e74:	71fb      	strb	r3, [r7, #7]
 8001e76:	460b      	mov	r3, r1
 8001e78:	71bb      	strb	r3, [r7, #6]
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	717b      	strb	r3, [r7, #5]
	char data_write[2];
	data_write[0] = RegAddr;
 8001e7e:	79bb      	ldrb	r3, [r7, #6]
 8001e80:	733b      	strb	r3, [r7, #12]
	data_write[1] = data;
 8001e82:	797b      	ldrb	r3, [r7, #5]
 8001e84:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDRESS, data_write, 2, 100);
 8001e86:	79fb      	ldrb	r3, [r7, #7]
 8001e88:	b299      	uxth	r1, r3
 8001e8a:	f107 020c 	add.w	r2, r7, #12
 8001e8e:	2364      	movs	r3, #100	; 0x64
 8001e90:	9300      	str	r3, [sp, #0]
 8001e92:	2302      	movs	r3, #2
 8001e94:	4803      	ldr	r0, [pc, #12]	; (8001ea4 <writeByte+0x38>)
 8001e96:	f004 f913 	bl	80060c0 <HAL_I2C_Master_Transmit>
}
 8001e9a:	bf00      	nop
 8001e9c:	3710      	adds	r7, #16
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	20000294 	.word	0x20000294

08001ea8 <MPU9250SetDefault>:

void MPU9250SetDefault(MPU9250_t *MPU9250){
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
	MPU9250 -> acc_resolution = 0.;                // scale resolutions per LSB for the sensors
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f04f 0200 	mov.w	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
	MPU9250 -> gyro_resolution = 0.;               // scale resolutions per LSB for the sensors
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f04f 0200 	mov.w	r2, #0
 8001ebe:	605a      	str	r2, [r3, #4]
	MPU9250 -> mag_resolution = 0.;                // scale resolutions per LSB for the sensors
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	f04f 0200 	mov.w	r2, #0
 8001ec6:	609a      	str	r2, [r3, #8]

		// Calibration Parameters
	MPU9250 -> acc_bias[0] = 0.;   // acc calibration value in ACCEL_FS_SEL: 2g
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	f04f 0200 	mov.w	r2, #0
 8001ece:	60da      	str	r2, [r3, #12]
	MPU9250 -> acc_bias[1] = 0.;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f04f 0200 	mov.w	r2, #0
 8001ed6:	611a      	str	r2, [r3, #16]
	MPU9250 -> acc_bias[2] = 0.;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	f04f 0200 	mov.w	r2, #0
 8001ede:	615a      	str	r2, [r3, #20]
	MPU9250 -> gyro_bias[0] = 0.;  // gyro calibration value in GYRO_FS_SEL: 250dps
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	f04f 0200 	mov.w	r2, #0
 8001ee6:	619a      	str	r2, [r3, #24]
	MPU9250 -> gyro_bias[1] = 0.;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	f04f 0200 	mov.w	r2, #0
 8001eee:	61da      	str	r2, [r3, #28]
	MPU9250 -> gyro_bias[2] = 0.;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f04f 0200 	mov.w	r2, #0
 8001ef6:	621a      	str	r2, [r3, #32]
	MPU9250 -> mag_bias_factory[0] = 0.;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f04f 0200 	mov.w	r2, #0
 8001efe:	625a      	str	r2, [r3, #36]	; 0x24
	MPU9250 -> mag_bias_factory[1] = 0.;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	f04f 0200 	mov.w	r2, #0
 8001f06:	629a      	str	r2, [r3, #40]	; 0x28
	MPU9250 -> mag_bias_factory[2] = 0.;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f04f 0200 	mov.w	r2, #0
 8001f0e:	62da      	str	r2, [r3, #44]	; 0x2c

	MPU9250 -> mag_bias[0] = 0.;  // mag calibration value in MAG_OUTPUT_BITS: 16BITS
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	f04f 0200 	mov.w	r2, #0
 8001f16:	631a      	str	r2, [r3, #48]	; 0x30
	MPU9250 -> mag_bias[1] = 0.;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f04f 0200 	mov.w	r2, #0
 8001f1e:	635a      	str	r2, [r3, #52]	; 0x34
	MPU9250 -> mag_bias[2] = 0.;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	f04f 0200 	mov.w	r2, #0
 8001f26:	639a      	str	r2, [r3, #56]	; 0x38
	MPU9250 -> mag_scale[0] = 1.;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001f2e:	63da      	str	r2, [r3, #60]	; 0x3c
	MPU9250 -> mag_scale[1] = 1.;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001f36:	641a      	str	r2, [r3, #64]	; 0x40
	MPU9250 -> mag_scale[2] = 1.;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001f3e:	645a      	str	r2, [r3, #68]	; 0x44
	MPU9250 -> magnetic_declination  = 10.91;  // Moscow, 24th June
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	4a44      	ldr	r2, [pc, #272]	; (8002054 <MPU9250SetDefault+0x1ac>)
 8001f44:	649a      	str	r2, [r3, #72]	; 0x48

		    // Temperature
	MPU9250 -> temperature_count = 0.;  // temperature raw count output
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
	MPU9250 -> temperature = 0.;        // Stores the real internal chip temperature in degrees Celsius
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f04f 0200 	mov.w	r2, #0
 8001f54:	651a      	str	r2, [r3, #80]	; 0x50

		// Self Test
	MPU9250 -> self_test_result[0] = 0.;  // holds results of gyro and accelerometer self test
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f04f 0200 	mov.w	r2, #0
 8001f5c:	655a      	str	r2, [r3, #84]	; 0x54
	MPU9250 -> self_test_result[1] = 0.;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	f04f 0200 	mov.w	r2, #0
 8001f64:	659a      	str	r2, [r3, #88]	; 0x58
	MPU9250 -> self_test_result[2] = 0.;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	f04f 0200 	mov.w	r2, #0
 8001f6c:	65da      	str	r2, [r3, #92]	; 0x5c
	MPU9250 -> self_test_result[3] = 0.;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	f04f 0200 	mov.w	r2, #0
 8001f74:	661a      	str	r2, [r3, #96]	; 0x60
	MPU9250 -> self_test_result[4] = 0.;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	f04f 0200 	mov.w	r2, #0
 8001f7c:	665a      	str	r2, [r3, #100]	; 0x64
	MPU9250 -> self_test_result[5] = 0.;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	f04f 0200 	mov.w	r2, #0
 8001f84:	669a      	str	r2, [r3, #104]	; 0x68

		// IMU Data
	MPU9250 -> a[0] = 0.;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f04f 0200 	mov.w	r2, #0
 8001f8c:	66da      	str	r2, [r3, #108]	; 0x6c
	MPU9250 -> a[1] = 0.;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	f04f 0200 	mov.w	r2, #0
 8001f94:	671a      	str	r2, [r3, #112]	; 0x70
	MPU9250 -> a[2] = 0.;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	f04f 0200 	mov.w	r2, #0
 8001f9c:	675a      	str	r2, [r3, #116]	; 0x74
	MPU9250 -> g[0] = 0.;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	f04f 0200 	mov.w	r2, #0
 8001fa4:	679a      	str	r2, [r3, #120]	; 0x78
	MPU9250 -> g[1] = 0.;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	f04f 0200 	mov.w	r2, #0
 8001fac:	67da      	str	r2, [r3, #124]	; 0x7c
	MPU9250 -> g[2] = 0.;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	f04f 0200 	mov.w	r2, #0
 8001fb4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MPU9250 -> m[0] = 0.;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	f04f 0200 	mov.w	r2, #0
 8001fbe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	MPU9250 -> m[1] = 0.;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	f04f 0200 	mov.w	r2, #0
 8001fc8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	MPU9250 -> m[2] = 0.;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	f04f 0200 	mov.w	r2, #0
 8001fd2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	MPU9250 -> q[0] = 1.;  // vector to hold quaternion
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001fdc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	MPU9250 -> q[1] = 0.;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	f04f 0200 	mov.w	r2, #0
 8001fe6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	MPU9250 -> q[2] = 0.;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	f04f 0200 	mov.w	r2, #0
 8001ff0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	MPU9250 -> q[3] = 0.;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	f04f 0200 	mov.w	r2, #0
 8001ffa:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	MPU9250 -> rpy[0] = 0.;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f04f 0200 	mov.w	r2, #0
 8002004:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	MPU9250 -> rpy[1] = 0.;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f04f 0200 	mov.w	r2, #0
 800200e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	MPU9250 -> rpy[2] = 0.;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	f04f 0200 	mov.w	r2, #0
 8002018:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	MPU9250 -> lin_acc[0] = 0.;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	f04f 0200 	mov.w	r2, #0
 8002022:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	MPU9250 -> lin_acc[1] = 0.;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	f04f 0200 	mov.w	r2, #0
 800202c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	MPU9250 -> lin_acc[2] = 0.;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	f04f 0200 	mov.w	r2, #0
 8002036:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

	MPU9250 -> has_connected = 0;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2200      	movs	r2, #0
 800203e:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	MPU9250 -> n_filter_iter = 1;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2201      	movs	r2, #1
 8002046:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc

}
 800204a:	bf00      	nop
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	bc80      	pop	{r7}
 8002052:	4770      	bx	lr
 8002054:	412e8f5c 	.word	0x412e8f5c

08002058 <update_madgwick>:

void update_madgwick(float ax, float ay, float az, float gx, float gy, float gz, float mx, float my, float mz, float* q){
 8002058:	b5b0      	push	{r4, r5, r7, lr}
 800205a:	b08a      	sub	sp, #40	; 0x28
 800205c:	af06      	add	r7, sp, #24
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	60b9      	str	r1, [r7, #8]
 8002062:	607a      	str	r2, [r7, #4]
 8002064:	603b      	str	r3, [r7, #0]
	newTime = HAL_GetTick();
 8002066:	f003 fbdd 	bl	8005824 <HAL_GetTick>
 800206a:	4603      	mov	r3, r0
 800206c:	4a1e      	ldr	r2, [pc, #120]	; (80020e8 <update_madgwick+0x90>)
 800206e:	6013      	str	r3, [r2, #0]
	deltaT = newTime - oldTime;
 8002070:	4b1d      	ldr	r3, [pc, #116]	; (80020e8 <update_madgwick+0x90>)
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	4b1d      	ldr	r3, [pc, #116]	; (80020ec <update_madgwick+0x94>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	4618      	mov	r0, r3
 800207c:	f7fe f9aa 	bl	80003d4 <__aeabi_ui2d>
 8002080:	4602      	mov	r2, r0
 8002082:	460b      	mov	r3, r1
 8002084:	491a      	ldr	r1, [pc, #104]	; (80020f0 <update_madgwick+0x98>)
 8002086:	e9c1 2300 	strd	r2, r3, [r1]
	oldTime = newTime;
 800208a:	4b17      	ldr	r3, [pc, #92]	; (80020e8 <update_madgwick+0x90>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a17      	ldr	r2, [pc, #92]	; (80020ec <update_madgwick+0x94>)
 8002090:	6013      	str	r3, [r2, #0]
	deltaT = fabs(deltaT * 0.001);
 8002092:	4b17      	ldr	r3, [pc, #92]	; (80020f0 <update_madgwick+0x98>)
 8002094:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002098:	a311      	add	r3, pc, #68	; (adr r3, 80020e0 <update_madgwick+0x88>)
 800209a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800209e:	f7fe fa13 	bl	80004c8 <__aeabi_dmul>
 80020a2:	4602      	mov	r2, r0
 80020a4:	460b      	mov	r3, r1
 80020a6:	4614      	mov	r4, r2
 80020a8:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80020ac:	4b10      	ldr	r3, [pc, #64]	; (80020f0 <update_madgwick+0x98>)
 80020ae:	e9c3 4500 	strd	r4, r5, [r3]

	madgwick(ax, ay, az, gx, gy, gz, mx, my, mz, q);
 80020b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020b4:	9305      	str	r3, [sp, #20]
 80020b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020b8:	9304      	str	r3, [sp, #16]
 80020ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020bc:	9303      	str	r3, [sp, #12]
 80020be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020c0:	9302      	str	r3, [sp, #8]
 80020c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c4:	9301      	str	r3, [sp, #4]
 80020c6:	6a3b      	ldr	r3, [r7, #32]
 80020c8:	9300      	str	r3, [sp, #0]
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	687a      	ldr	r2, [r7, #4]
 80020ce:	68b9      	ldr	r1, [r7, #8]
 80020d0:	68f8      	ldr	r0, [r7, #12]
 80020d2:	f000 f80f 	bl	80020f4 <madgwick>
}
 80020d6:	bf00      	nop
 80020d8:	3710      	adds	r7, #16
 80020da:	46bd      	mov	sp, r7
 80020dc:	bdb0      	pop	{r4, r5, r7, pc}
 80020de:	bf00      	nop
 80020e0:	d2f1a9fc 	.word	0xd2f1a9fc
 80020e4:	3f50624d 	.word	0x3f50624d
 80020e8:	200000e8 	.word	0x200000e8
 80020ec:	200000ec 	.word	0x200000ec
 80020f0:	200000e0 	.word	0x200000e0

080020f4 <madgwick>:

void madgwick(float ax, float ay, float az, float gx, float gy, float gz, float mx, float my, float mz, float* q){
 80020f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80020f8:	b0e5      	sub	sp, #404	; 0x194
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	f507 74c8 	add.w	r4, r7, #400	; 0x190
 8002100:	f5a4 74a6 	sub.w	r4, r4, #332	; 0x14c
 8002104:	6020      	str	r0, [r4, #0]
 8002106:	f507 70c8 	add.w	r0, r7, #400	; 0x190
 800210a:	f5a0 70a8 	sub.w	r0, r0, #336	; 0x150
 800210e:	6001      	str	r1, [r0, #0]
 8002110:	f507 71c8 	add.w	r1, r7, #400	; 0x190
 8002114:	f5a1 71aa 	sub.w	r1, r1, #340	; 0x154
 8002118:	600a      	str	r2, [r1, #0]
 800211a:	f507 72c8 	add.w	r2, r7, #400	; 0x190
 800211e:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002122:	6013      	str	r3, [r2, #0]
	double q0 = q[0], q1 = q[1], q2 = q[2], q3 = q[3];  // short name local variable for readability
 8002124:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4618      	mov	r0, r3
 800212c:	f7fe f974 	bl	8000418 <__aeabi_f2d>
 8002130:	4602      	mov	r2, r0
 8002132:	460b      	mov	r3, r1
 8002134:	e9c7 2362 	strd	r2, r3, [r7, #392]	; 0x188
 8002138:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800213c:	3304      	adds	r3, #4
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4618      	mov	r0, r3
 8002142:	f7fe f969 	bl	8000418 <__aeabi_f2d>
 8002146:	4602      	mov	r2, r0
 8002148:	460b      	mov	r3, r1
 800214a:	e9c7 2360 	strd	r2, r3, [r7, #384]	; 0x180
 800214e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002152:	3308      	adds	r3, #8
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4618      	mov	r0, r3
 8002158:	f7fe f95e 	bl	8000418 <__aeabi_f2d>
 800215c:	4602      	mov	r2, r0
 800215e:	460b      	mov	r3, r1
 8002160:	e9c7 235e 	strd	r2, r3, [r7, #376]	; 0x178
 8002164:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002168:	330c      	adds	r3, #12
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4618      	mov	r0, r3
 800216e:	f7fe f953 	bl	8000418 <__aeabi_f2d>
 8002172:	4602      	mov	r2, r0
 8002174:	460b      	mov	r3, r1
 8002176:	e9c7 235c 	strd	r2, r3, [r7, #368]	; 0x170
	        double qDot1, qDot2, qDot3, qDot4;
	        double hx, hy;
	        double _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;

	        // Rate of change of quaternion from gyroscope
	        qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 800217a:	f8d7 5180 	ldr.w	r5, [r7, #384]	; 0x180
 800217e:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8002182:	f083 4600 	eor.w	r6, r3, #2147483648	; 0x80000000
 8002186:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 800218a:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 800218e:	6818      	ldr	r0, [r3, #0]
 8002190:	f7fe f942 	bl	8000418 <__aeabi_f2d>
 8002194:	4602      	mov	r2, r0
 8002196:	460b      	mov	r3, r1
 8002198:	4628      	mov	r0, r5
 800219a:	4631      	mov	r1, r6
 800219c:	f7fe f994 	bl	80004c8 <__aeabi_dmul>
 80021a0:	4602      	mov	r2, r0
 80021a2:	460b      	mov	r3, r1
 80021a4:	4614      	mov	r4, r2
 80021a6:	461d      	mov	r5, r3
 80021a8:	f8d7 01b8 	ldr.w	r0, [r7, #440]	; 0x1b8
 80021ac:	f7fe f934 	bl	8000418 <__aeabi_f2d>
 80021b0:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 80021b4:	f7fe f988 	bl	80004c8 <__aeabi_dmul>
 80021b8:	4602      	mov	r2, r0
 80021ba:	460b      	mov	r3, r1
 80021bc:	4620      	mov	r0, r4
 80021be:	4629      	mov	r1, r5
 80021c0:	f7fd ffca 	bl	8000158 <__aeabi_dsub>
 80021c4:	4602      	mov	r2, r0
 80021c6:	460b      	mov	r3, r1
 80021c8:	4614      	mov	r4, r2
 80021ca:	461d      	mov	r5, r3
 80021cc:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 80021d0:	f7fe f922 	bl	8000418 <__aeabi_f2d>
 80021d4:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 80021d8:	f7fe f976 	bl	80004c8 <__aeabi_dmul>
 80021dc:	4602      	mov	r2, r0
 80021de:	460b      	mov	r3, r1
 80021e0:	4620      	mov	r0, r4
 80021e2:	4629      	mov	r1, r5
 80021e4:	f7fd ffb8 	bl	8000158 <__aeabi_dsub>
 80021e8:	4602      	mov	r2, r0
 80021ea:	460b      	mov	r3, r1
 80021ec:	4610      	mov	r0, r2
 80021ee:	4619      	mov	r1, r3
 80021f0:	f04f 0200 	mov.w	r2, #0
 80021f4:	4bcc      	ldr	r3, [pc, #816]	; (8002528 <madgwick+0x434>)
 80021f6:	f7fe f967 	bl	80004c8 <__aeabi_dmul>
 80021fa:	4602      	mov	r2, r0
 80021fc:	460b      	mov	r3, r1
 80021fe:	e9c7 235a 	strd	r2, r3, [r7, #360]	; 0x168
	        qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8002202:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002206:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 800220a:	6818      	ldr	r0, [r3, #0]
 800220c:	f7fe f904 	bl	8000418 <__aeabi_f2d>
 8002210:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8002214:	f7fe f958 	bl	80004c8 <__aeabi_dmul>
 8002218:	4602      	mov	r2, r0
 800221a:	460b      	mov	r3, r1
 800221c:	4614      	mov	r4, r2
 800221e:	461d      	mov	r5, r3
 8002220:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 8002224:	f7fe f8f8 	bl	8000418 <__aeabi_f2d>
 8002228:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 800222c:	f7fe f94c 	bl	80004c8 <__aeabi_dmul>
 8002230:	4602      	mov	r2, r0
 8002232:	460b      	mov	r3, r1
 8002234:	4620      	mov	r0, r4
 8002236:	4629      	mov	r1, r5
 8002238:	f7fd ff90 	bl	800015c <__adddf3>
 800223c:	4602      	mov	r2, r0
 800223e:	460b      	mov	r3, r1
 8002240:	4614      	mov	r4, r2
 8002242:	461d      	mov	r5, r3
 8002244:	f8d7 01b8 	ldr.w	r0, [r7, #440]	; 0x1b8
 8002248:	f7fe f8e6 	bl	8000418 <__aeabi_f2d>
 800224c:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8002250:	f7fe f93a 	bl	80004c8 <__aeabi_dmul>
 8002254:	4602      	mov	r2, r0
 8002256:	460b      	mov	r3, r1
 8002258:	4620      	mov	r0, r4
 800225a:	4629      	mov	r1, r5
 800225c:	f7fd ff7c 	bl	8000158 <__aeabi_dsub>
 8002260:	4602      	mov	r2, r0
 8002262:	460b      	mov	r3, r1
 8002264:	4610      	mov	r0, r2
 8002266:	4619      	mov	r1, r3
 8002268:	f04f 0200 	mov.w	r2, #0
 800226c:	4bae      	ldr	r3, [pc, #696]	; (8002528 <madgwick+0x434>)
 800226e:	f7fe f92b 	bl	80004c8 <__aeabi_dmul>
 8002272:	4602      	mov	r2, r0
 8002274:	460b      	mov	r3, r1
 8002276:	e9c7 2358 	strd	r2, r3, [r7, #352]	; 0x160
	        qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 800227a:	f8d7 01b8 	ldr.w	r0, [r7, #440]	; 0x1b8
 800227e:	f7fe f8cb 	bl	8000418 <__aeabi_f2d>
 8002282:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8002286:	f7fe f91f 	bl	80004c8 <__aeabi_dmul>
 800228a:	4602      	mov	r2, r0
 800228c:	460b      	mov	r3, r1
 800228e:	4614      	mov	r4, r2
 8002290:	461d      	mov	r5, r3
 8002292:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 8002296:	f7fe f8bf 	bl	8000418 <__aeabi_f2d>
 800229a:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 800229e:	f7fe f913 	bl	80004c8 <__aeabi_dmul>
 80022a2:	4602      	mov	r2, r0
 80022a4:	460b      	mov	r3, r1
 80022a6:	4620      	mov	r0, r4
 80022a8:	4629      	mov	r1, r5
 80022aa:	f7fd ff55 	bl	8000158 <__aeabi_dsub>
 80022ae:	4602      	mov	r2, r0
 80022b0:	460b      	mov	r3, r1
 80022b2:	4614      	mov	r4, r2
 80022b4:	461d      	mov	r5, r3
 80022b6:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 80022ba:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 80022be:	6818      	ldr	r0, [r3, #0]
 80022c0:	f7fe f8aa 	bl	8000418 <__aeabi_f2d>
 80022c4:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 80022c8:	f7fe f8fe 	bl	80004c8 <__aeabi_dmul>
 80022cc:	4602      	mov	r2, r0
 80022ce:	460b      	mov	r3, r1
 80022d0:	4620      	mov	r0, r4
 80022d2:	4629      	mov	r1, r5
 80022d4:	f7fd ff42 	bl	800015c <__adddf3>
 80022d8:	4602      	mov	r2, r0
 80022da:	460b      	mov	r3, r1
 80022dc:	4610      	mov	r0, r2
 80022de:	4619      	mov	r1, r3
 80022e0:	f04f 0200 	mov.w	r2, #0
 80022e4:	4b90      	ldr	r3, [pc, #576]	; (8002528 <madgwick+0x434>)
 80022e6:	f7fe f8ef 	bl	80004c8 <__aeabi_dmul>
 80022ea:	4602      	mov	r2, r0
 80022ec:	460b      	mov	r3, r1
 80022ee:	e9c7 2356 	strd	r2, r3, [r7, #344]	; 0x158
	        qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80022f2:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 80022f6:	f7fe f88f 	bl	8000418 <__aeabi_f2d>
 80022fa:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 80022fe:	f7fe f8e3 	bl	80004c8 <__aeabi_dmul>
 8002302:	4602      	mov	r2, r0
 8002304:	460b      	mov	r3, r1
 8002306:	4614      	mov	r4, r2
 8002308:	461d      	mov	r5, r3
 800230a:	f8d7 01b8 	ldr.w	r0, [r7, #440]	; 0x1b8
 800230e:	f7fe f883 	bl	8000418 <__aeabi_f2d>
 8002312:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 8002316:	f7fe f8d7 	bl	80004c8 <__aeabi_dmul>
 800231a:	4602      	mov	r2, r0
 800231c:	460b      	mov	r3, r1
 800231e:	4620      	mov	r0, r4
 8002320:	4629      	mov	r1, r5
 8002322:	f7fd ff1b 	bl	800015c <__adddf3>
 8002326:	4602      	mov	r2, r0
 8002328:	460b      	mov	r3, r1
 800232a:	4614      	mov	r4, r2
 800232c:	461d      	mov	r5, r3
 800232e:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002332:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8002336:	6818      	ldr	r0, [r3, #0]
 8002338:	f7fe f86e 	bl	8000418 <__aeabi_f2d>
 800233c:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 8002340:	f7fe f8c2 	bl	80004c8 <__aeabi_dmul>
 8002344:	4602      	mov	r2, r0
 8002346:	460b      	mov	r3, r1
 8002348:	4620      	mov	r0, r4
 800234a:	4629      	mov	r1, r5
 800234c:	f7fd ff04 	bl	8000158 <__aeabi_dsub>
 8002350:	4602      	mov	r2, r0
 8002352:	460b      	mov	r3, r1
 8002354:	4610      	mov	r0, r2
 8002356:	4619      	mov	r1, r3
 8002358:	f04f 0200 	mov.w	r2, #0
 800235c:	4b72      	ldr	r3, [pc, #456]	; (8002528 <madgwick+0x434>)
 800235e:	f7fe f8b3 	bl	80004c8 <__aeabi_dmul>
 8002362:	4602      	mov	r2, r0
 8002364:	460b      	mov	r3, r1
 8002366:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150

	        // Normalise accelerometer measurement
	        double a_norm = ax * ax + ay * ay + az * az;
 800236a:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 800236e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002372:	6819      	ldr	r1, [r3, #0]
 8002374:	6818      	ldr	r0, [r3, #0]
 8002376:	f7fe fcdd 	bl	8000d34 <__aeabi_fmul>
 800237a:	4603      	mov	r3, r0
 800237c:	461c      	mov	r4, r3
 800237e:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002382:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002386:	6819      	ldr	r1, [r3, #0]
 8002388:	6818      	ldr	r0, [r3, #0]
 800238a:	f7fe fcd3 	bl	8000d34 <__aeabi_fmul>
 800238e:	4603      	mov	r3, r0
 8002390:	4619      	mov	r1, r3
 8002392:	4620      	mov	r0, r4
 8002394:	f7fe fbc6 	bl	8000b24 <__addsf3>
 8002398:	4603      	mov	r3, r0
 800239a:	461c      	mov	r4, r3
 800239c:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 80023a0:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80023a4:	6819      	ldr	r1, [r3, #0]
 80023a6:	6818      	ldr	r0, [r3, #0]
 80023a8:	f7fe fcc4 	bl	8000d34 <__aeabi_fmul>
 80023ac:	4603      	mov	r3, r0
 80023ae:	4619      	mov	r1, r3
 80023b0:	4620      	mov	r0, r4
 80023b2:	f7fe fbb7 	bl	8000b24 <__addsf3>
 80023b6:	4603      	mov	r3, r0
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7fe f82d 	bl	8000418 <__aeabi_f2d>
 80023be:	4602      	mov	r2, r0
 80023c0:	460b      	mov	r3, r1
 80023c2:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
	        if (a_norm == 0.) return;  // handle NaN
 80023c6:	f04f 0200 	mov.w	r2, #0
 80023ca:	f04f 0300 	mov.w	r3, #0
 80023ce:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 80023d2:	f7fe fae1 	bl	8000998 <__aeabi_dcmpeq>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	f041 842a 	bne.w	8003c32 <madgwick+0x1b3e>
	        recipNorm = 1.0 / sqrt(a_norm);
 80023de:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 80023e2:	f005 ffa3 	bl	800832c <sqrt>
 80023e6:	4602      	mov	r2, r0
 80023e8:	460b      	mov	r3, r1
 80023ea:	f04f 0000 	mov.w	r0, #0
 80023ee:	494f      	ldr	r1, [pc, #316]	; (800252c <madgwick+0x438>)
 80023f0:	f7fe f994 	bl	800071c <__aeabi_ddiv>
 80023f4:	4602      	mov	r2, r0
 80023f6:	460b      	mov	r3, r1
 80023f8:	e9c7 2350 	strd	r2, r3, [r7, #320]	; 0x140
	        ax *= recipNorm;
 80023fc:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002400:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002404:	6818      	ldr	r0, [r3, #0]
 8002406:	f7fe f807 	bl	8000418 <__aeabi_f2d>
 800240a:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 800240e:	f7fe f85b 	bl	80004c8 <__aeabi_dmul>
 8002412:	4602      	mov	r2, r0
 8002414:	460b      	mov	r3, r1
 8002416:	4610      	mov	r0, r2
 8002418:	4619      	mov	r1, r3
 800241a:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 800241e:	f5a3 74a6 	sub.w	r4, r3, #332	; 0x14c
 8002422:	f7fe fb29 	bl	8000a78 <__aeabi_d2f>
 8002426:	4603      	mov	r3, r0
 8002428:	6023      	str	r3, [r4, #0]
	        ay *= recipNorm;
 800242a:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 800242e:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002432:	6818      	ldr	r0, [r3, #0]
 8002434:	f7fd fff0 	bl	8000418 <__aeabi_f2d>
 8002438:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 800243c:	f7fe f844 	bl	80004c8 <__aeabi_dmul>
 8002440:	4602      	mov	r2, r0
 8002442:	460b      	mov	r3, r1
 8002444:	4610      	mov	r0, r2
 8002446:	4619      	mov	r1, r3
 8002448:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 800244c:	f5a3 74a8 	sub.w	r4, r3, #336	; 0x150
 8002450:	f7fe fb12 	bl	8000a78 <__aeabi_d2f>
 8002454:	4603      	mov	r3, r0
 8002456:	6023      	str	r3, [r4, #0]
	        az *= recipNorm;
 8002458:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 800245c:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002460:	6818      	ldr	r0, [r3, #0]
 8002462:	f7fd ffd9 	bl	8000418 <__aeabi_f2d>
 8002466:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 800246a:	f7fe f82d 	bl	80004c8 <__aeabi_dmul>
 800246e:	4602      	mov	r2, r0
 8002470:	460b      	mov	r3, r1
 8002472:	4610      	mov	r0, r2
 8002474:	4619      	mov	r1, r3
 8002476:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 800247a:	f5a3 74aa 	sub.w	r4, r3, #340	; 0x154
 800247e:	f7fe fafb 	bl	8000a78 <__aeabi_d2f>
 8002482:	4603      	mov	r3, r0
 8002484:	6023      	str	r3, [r4, #0]


	        // Normalise magnetometer measurement
	        double m_norm = mx * mx + my * my + mz * mz;
 8002486:	f8d7 11c0 	ldr.w	r1, [r7, #448]	; 0x1c0
 800248a:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 800248e:	f7fe fc51 	bl	8000d34 <__aeabi_fmul>
 8002492:	4603      	mov	r3, r0
 8002494:	461c      	mov	r4, r3
 8002496:	f8d7 11c4 	ldr.w	r1, [r7, #452]	; 0x1c4
 800249a:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 800249e:	f7fe fc49 	bl	8000d34 <__aeabi_fmul>
 80024a2:	4603      	mov	r3, r0
 80024a4:	4619      	mov	r1, r3
 80024a6:	4620      	mov	r0, r4
 80024a8:	f7fe fb3c 	bl	8000b24 <__addsf3>
 80024ac:	4603      	mov	r3, r0
 80024ae:	461c      	mov	r4, r3
 80024b0:	f8d7 11c8 	ldr.w	r1, [r7, #456]	; 0x1c8
 80024b4:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 80024b8:	f7fe fc3c 	bl	8000d34 <__aeabi_fmul>
 80024bc:	4603      	mov	r3, r0
 80024be:	4619      	mov	r1, r3
 80024c0:	4620      	mov	r0, r4
 80024c2:	f7fe fb2f 	bl	8000b24 <__addsf3>
 80024c6:	4603      	mov	r3, r0
 80024c8:	4618      	mov	r0, r3
 80024ca:	f7fd ffa5 	bl	8000418 <__aeabi_f2d>
 80024ce:	4602      	mov	r2, r0
 80024d0:	460b      	mov	r3, r1
 80024d2:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138
	        if (m_norm == 0.) return;  // handle NaN
 80024d6:	f04f 0200 	mov.w	r2, #0
 80024da:	f04f 0300 	mov.w	r3, #0
 80024de:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 80024e2:	f7fe fa59 	bl	8000998 <__aeabi_dcmpeq>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	f041 83a4 	bne.w	8003c36 <madgwick+0x1b42>
	        recipNorm = 1.0 / sqrt(m_norm);
 80024ee:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 80024f2:	f005 ff1b 	bl	800832c <sqrt>
 80024f6:	4602      	mov	r2, r0
 80024f8:	460b      	mov	r3, r1
 80024fa:	f04f 0000 	mov.w	r0, #0
 80024fe:	490b      	ldr	r1, [pc, #44]	; (800252c <madgwick+0x438>)
 8002500:	f7fe f90c 	bl	800071c <__aeabi_ddiv>
 8002504:	4602      	mov	r2, r0
 8002506:	460b      	mov	r3, r1
 8002508:	e9c7 2350 	strd	r2, r3, [r7, #320]	; 0x140
	        mx *= recipNorm;
 800250c:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 8002510:	f7fd ff82 	bl	8000418 <__aeabi_f2d>
 8002514:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8002518:	f7fd ffd6 	bl	80004c8 <__aeabi_dmul>
 800251c:	4602      	mov	r2, r0
 800251e:	460b      	mov	r3, r1
 8002520:	4610      	mov	r0, r2
 8002522:	4619      	mov	r1, r3
 8002524:	e004      	b.n	8002530 <madgwick+0x43c>
 8002526:	bf00      	nop
 8002528:	3fe00000 	.word	0x3fe00000
 800252c:	3ff00000 	.word	0x3ff00000
 8002530:	f7fe faa2 	bl	8000a78 <__aeabi_d2f>
 8002534:	4603      	mov	r3, r0
 8002536:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
	        my *= recipNorm;
 800253a:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 800253e:	f7fd ff6b 	bl	8000418 <__aeabi_f2d>
 8002542:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8002546:	f7fd ffbf 	bl	80004c8 <__aeabi_dmul>
 800254a:	4602      	mov	r2, r0
 800254c:	460b      	mov	r3, r1
 800254e:	4610      	mov	r0, r2
 8002550:	4619      	mov	r1, r3
 8002552:	f7fe fa91 	bl	8000a78 <__aeabi_d2f>
 8002556:	4603      	mov	r3, r0
 8002558:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
	        mz *= recipNorm;
 800255c:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 8002560:	f7fd ff5a 	bl	8000418 <__aeabi_f2d>
 8002564:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8002568:	f7fd ffae 	bl	80004c8 <__aeabi_dmul>
 800256c:	4602      	mov	r2, r0
 800256e:	460b      	mov	r3, r1
 8002570:	4610      	mov	r0, r2
 8002572:	4619      	mov	r1, r3
 8002574:	f7fe fa80 	bl	8000a78 <__aeabi_d2f>
 8002578:	4603      	mov	r3, r0
 800257a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8

	        // Auxiliary variables to avoid repeated arithmetic
	        _2q0mx = 2.0f * q0 * mx;
 800257e:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8002582:	4602      	mov	r2, r0
 8002584:	460b      	mov	r3, r1
 8002586:	f7fd fde9 	bl	800015c <__adddf3>
 800258a:	4602      	mov	r2, r0
 800258c:	460b      	mov	r3, r1
 800258e:	4614      	mov	r4, r2
 8002590:	461d      	mov	r5, r3
 8002592:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 8002596:	f7fd ff3f 	bl	8000418 <__aeabi_f2d>
 800259a:	4602      	mov	r2, r0
 800259c:	460b      	mov	r3, r1
 800259e:	4620      	mov	r0, r4
 80025a0:	4629      	mov	r1, r5
 80025a2:	f7fd ff91 	bl	80004c8 <__aeabi_dmul>
 80025a6:	4602      	mov	r2, r0
 80025a8:	460b      	mov	r3, r1
 80025aa:	e9c7 234c 	strd	r2, r3, [r7, #304]	; 0x130
	        _2q0my = 2.0f * q0 * my;
 80025ae:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80025b2:	4602      	mov	r2, r0
 80025b4:	460b      	mov	r3, r1
 80025b6:	f7fd fdd1 	bl	800015c <__adddf3>
 80025ba:	4602      	mov	r2, r0
 80025bc:	460b      	mov	r3, r1
 80025be:	4614      	mov	r4, r2
 80025c0:	461d      	mov	r5, r3
 80025c2:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 80025c6:	f7fd ff27 	bl	8000418 <__aeabi_f2d>
 80025ca:	4602      	mov	r2, r0
 80025cc:	460b      	mov	r3, r1
 80025ce:	4620      	mov	r0, r4
 80025d0:	4629      	mov	r1, r5
 80025d2:	f7fd ff79 	bl	80004c8 <__aeabi_dmul>
 80025d6:	4602      	mov	r2, r0
 80025d8:	460b      	mov	r3, r1
 80025da:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
	        _2q0mz = 2.0f * q0 * mz;
 80025de:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80025e2:	4602      	mov	r2, r0
 80025e4:	460b      	mov	r3, r1
 80025e6:	f7fd fdb9 	bl	800015c <__adddf3>
 80025ea:	4602      	mov	r2, r0
 80025ec:	460b      	mov	r3, r1
 80025ee:	4614      	mov	r4, r2
 80025f0:	461d      	mov	r5, r3
 80025f2:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 80025f6:	f7fd ff0f 	bl	8000418 <__aeabi_f2d>
 80025fa:	4602      	mov	r2, r0
 80025fc:	460b      	mov	r3, r1
 80025fe:	4620      	mov	r0, r4
 8002600:	4629      	mov	r1, r5
 8002602:	f7fd ff61 	bl	80004c8 <__aeabi_dmul>
 8002606:	4602      	mov	r2, r0
 8002608:	460b      	mov	r3, r1
 800260a:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	        _2q1mx = 2.0f * q1 * mx;
 800260e:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 8002612:	4602      	mov	r2, r0
 8002614:	460b      	mov	r3, r1
 8002616:	f7fd fda1 	bl	800015c <__adddf3>
 800261a:	4602      	mov	r2, r0
 800261c:	460b      	mov	r3, r1
 800261e:	4614      	mov	r4, r2
 8002620:	461d      	mov	r5, r3
 8002622:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 8002626:	f7fd fef7 	bl	8000418 <__aeabi_f2d>
 800262a:	4602      	mov	r2, r0
 800262c:	460b      	mov	r3, r1
 800262e:	4620      	mov	r0, r4
 8002630:	4629      	mov	r1, r5
 8002632:	f7fd ff49 	bl	80004c8 <__aeabi_dmul>
 8002636:	4602      	mov	r2, r0
 8002638:	460b      	mov	r3, r1
 800263a:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
	        _2q0 = 2.0f * q0;
 800263e:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8002642:	4602      	mov	r2, r0
 8002644:	460b      	mov	r3, r1
 8002646:	f7fd fd89 	bl	800015c <__adddf3>
 800264a:	4602      	mov	r2, r0
 800264c:	460b      	mov	r3, r1
 800264e:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
	        _2q1 = 2.0f * q1;
 8002652:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 8002656:	4602      	mov	r2, r0
 8002658:	460b      	mov	r3, r1
 800265a:	f7fd fd7f 	bl	800015c <__adddf3>
 800265e:	4602      	mov	r2, r0
 8002660:	460b      	mov	r3, r1
 8002662:	e9c7 2342 	strd	r2, r3, [r7, #264]	; 0x108
	        _2q2 = 2.0f * q2;
 8002666:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 800266a:	4602      	mov	r2, r0
 800266c:	460b      	mov	r3, r1
 800266e:	f7fd fd75 	bl	800015c <__adddf3>
 8002672:	4602      	mov	r2, r0
 8002674:	460b      	mov	r3, r1
 8002676:	e9c7 2340 	strd	r2, r3, [r7, #256]	; 0x100
	        _2q3 = 2.0f * q3;
 800267a:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 800267e:	4602      	mov	r2, r0
 8002680:	460b      	mov	r3, r1
 8002682:	f7fd fd6b 	bl	800015c <__adddf3>
 8002686:	4602      	mov	r2, r0
 8002688:	460b      	mov	r3, r1
 800268a:	e9c7 233e 	strd	r2, r3, [r7, #248]	; 0xf8
	        _2q0q2 = 2.0f * q0 * q2;
 800268e:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8002692:	4602      	mov	r2, r0
 8002694:	460b      	mov	r3, r1
 8002696:	f7fd fd61 	bl	800015c <__adddf3>
 800269a:	4602      	mov	r2, r0
 800269c:	460b      	mov	r3, r1
 800269e:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 80026a2:	f7fd ff11 	bl	80004c8 <__aeabi_dmul>
 80026a6:	4602      	mov	r2, r0
 80026a8:	460b      	mov	r3, r1
 80026aa:	e9c7 233c 	strd	r2, r3, [r7, #240]	; 0xf0
	        _2q2q3 = 2.0f * q2 * q3;
 80026ae:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 80026b2:	4602      	mov	r2, r0
 80026b4:	460b      	mov	r3, r1
 80026b6:	f7fd fd51 	bl	800015c <__adddf3>
 80026ba:	4602      	mov	r2, r0
 80026bc:	460b      	mov	r3, r1
 80026be:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 80026c2:	f7fd ff01 	bl	80004c8 <__aeabi_dmul>
 80026c6:	4602      	mov	r2, r0
 80026c8:	460b      	mov	r3, r1
 80026ca:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
	        q0q0 = q0 * q0;
 80026ce:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 80026d2:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80026d6:	f7fd fef7 	bl	80004c8 <__aeabi_dmul>
 80026da:	4602      	mov	r2, r0
 80026dc:	460b      	mov	r3, r1
 80026de:	e9c7 2338 	strd	r2, r3, [r7, #224]	; 0xe0
	        q0q1 = q0 * q1;
 80026e2:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 80026e6:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80026ea:	f7fd feed 	bl	80004c8 <__aeabi_dmul>
 80026ee:	4602      	mov	r2, r0
 80026f0:	460b      	mov	r3, r1
 80026f2:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
	        q0q2 = q0 * q2;
 80026f6:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 80026fa:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80026fe:	f7fd fee3 	bl	80004c8 <__aeabi_dmul>
 8002702:	4602      	mov	r2, r0
 8002704:	460b      	mov	r3, r1
 8002706:	e9c7 2334 	strd	r2, r3, [r7, #208]	; 0xd0
	        q0q3 = q0 * q3;
 800270a:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 800270e:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8002712:	f7fd fed9 	bl	80004c8 <__aeabi_dmul>
 8002716:	4602      	mov	r2, r0
 8002718:	460b      	mov	r3, r1
 800271a:	e9c7 2332 	strd	r2, r3, [r7, #200]	; 0xc8
	        q1q1 = q1 * q1;
 800271e:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 8002722:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 8002726:	f7fd fecf 	bl	80004c8 <__aeabi_dmul>
 800272a:	4602      	mov	r2, r0
 800272c:	460b      	mov	r3, r1
 800272e:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
	        q1q2 = q1 * q2;
 8002732:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 8002736:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 800273a:	f7fd fec5 	bl	80004c8 <__aeabi_dmul>
 800273e:	4602      	mov	r2, r0
 8002740:	460b      	mov	r3, r1
 8002742:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
	        q1q3 = q1 * q3;
 8002746:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 800274a:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 800274e:	f7fd febb 	bl	80004c8 <__aeabi_dmul>
 8002752:	4602      	mov	r2, r0
 8002754:	460b      	mov	r3, r1
 8002756:	e9c7 232c 	strd	r2, r3, [r7, #176]	; 0xb0
	        q2q2 = q2 * q2;
 800275a:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 800275e:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 8002762:	f7fd feb1 	bl	80004c8 <__aeabi_dmul>
 8002766:	4602      	mov	r2, r0
 8002768:	460b      	mov	r3, r1
 800276a:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
	        q2q3 = q2 * q3;
 800276e:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8002772:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 8002776:	f7fd fea7 	bl	80004c8 <__aeabi_dmul>
 800277a:	4602      	mov	r2, r0
 800277c:	460b      	mov	r3, r1
 800277e:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
	        q3q3 = q3 * q3;
 8002782:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8002786:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 800278a:	f7fd fe9d 	bl	80004c8 <__aeabi_dmul>
 800278e:	4602      	mov	r2, r0
 8002790:	460b      	mov	r3, r1
 8002792:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98

	        // Reference direction of Earth's magnetic field
	        hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 8002796:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 800279a:	f7fd fe3d 	bl	8000418 <__aeabi_f2d>
 800279e:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 80027a2:	f7fd fe91 	bl	80004c8 <__aeabi_dmul>
 80027a6:	4602      	mov	r2, r0
 80027a8:	460b      	mov	r3, r1
 80027aa:	4614      	mov	r4, r2
 80027ac:	461d      	mov	r5, r3
 80027ae:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 80027b2:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 80027b6:	f7fd fe87 	bl	80004c8 <__aeabi_dmul>
 80027ba:	4602      	mov	r2, r0
 80027bc:	460b      	mov	r3, r1
 80027be:	4620      	mov	r0, r4
 80027c0:	4629      	mov	r1, r5
 80027c2:	f7fd fcc9 	bl	8000158 <__aeabi_dsub>
 80027c6:	4602      	mov	r2, r0
 80027c8:	460b      	mov	r3, r1
 80027ca:	4614      	mov	r4, r2
 80027cc:	461d      	mov	r5, r3
 80027ce:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 80027d2:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	; 0x120
 80027d6:	f7fd fe77 	bl	80004c8 <__aeabi_dmul>
 80027da:	4602      	mov	r2, r0
 80027dc:	460b      	mov	r3, r1
 80027de:	4620      	mov	r0, r4
 80027e0:	4629      	mov	r1, r5
 80027e2:	f7fd fcbb 	bl	800015c <__adddf3>
 80027e6:	4602      	mov	r2, r0
 80027e8:	460b      	mov	r3, r1
 80027ea:	4614      	mov	r4, r2
 80027ec:	461d      	mov	r5, r3
 80027ee:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 80027f2:	f7fd fe11 	bl	8000418 <__aeabi_f2d>
 80027f6:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 80027fa:	f7fd fe65 	bl	80004c8 <__aeabi_dmul>
 80027fe:	4602      	mov	r2, r0
 8002800:	460b      	mov	r3, r1
 8002802:	4620      	mov	r0, r4
 8002804:	4629      	mov	r1, r5
 8002806:	f7fd fca9 	bl	800015c <__adddf3>
 800280a:	4602      	mov	r2, r0
 800280c:	460b      	mov	r3, r1
 800280e:	4614      	mov	r4, r2
 8002810:	461d      	mov	r5, r3
 8002812:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 8002816:	f7fd fdff 	bl	8000418 <__aeabi_f2d>
 800281a:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	; 0x108
 800281e:	f7fd fe53 	bl	80004c8 <__aeabi_dmul>
 8002822:	4602      	mov	r2, r0
 8002824:	460b      	mov	r3, r1
 8002826:	4610      	mov	r0, r2
 8002828:	4619      	mov	r1, r3
 800282a:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 800282e:	f7fd fe4b 	bl	80004c8 <__aeabi_dmul>
 8002832:	4602      	mov	r2, r0
 8002834:	460b      	mov	r3, r1
 8002836:	4620      	mov	r0, r4
 8002838:	4629      	mov	r1, r5
 800283a:	f7fd fc8f 	bl	800015c <__adddf3>
 800283e:	4602      	mov	r2, r0
 8002840:	460b      	mov	r3, r1
 8002842:	4614      	mov	r4, r2
 8002844:	461d      	mov	r5, r3
 8002846:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 800284a:	f7fd fde5 	bl	8000418 <__aeabi_f2d>
 800284e:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	; 0x108
 8002852:	f7fd fe39 	bl	80004c8 <__aeabi_dmul>
 8002856:	4602      	mov	r2, r0
 8002858:	460b      	mov	r3, r1
 800285a:	4610      	mov	r0, r2
 800285c:	4619      	mov	r1, r3
 800285e:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8002862:	f7fd fe31 	bl	80004c8 <__aeabi_dmul>
 8002866:	4602      	mov	r2, r0
 8002868:	460b      	mov	r3, r1
 800286a:	4620      	mov	r0, r4
 800286c:	4629      	mov	r1, r5
 800286e:	f7fd fc75 	bl	800015c <__adddf3>
 8002872:	4602      	mov	r2, r0
 8002874:	460b      	mov	r3, r1
 8002876:	4614      	mov	r4, r2
 8002878:	461d      	mov	r5, r3
 800287a:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 800287e:	f7fd fdcb 	bl	8000418 <__aeabi_f2d>
 8002882:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8002886:	f7fd fe1f 	bl	80004c8 <__aeabi_dmul>
 800288a:	4602      	mov	r2, r0
 800288c:	460b      	mov	r3, r1
 800288e:	4620      	mov	r0, r4
 8002890:	4629      	mov	r1, r5
 8002892:	f7fd fc61 	bl	8000158 <__aeabi_dsub>
 8002896:	4602      	mov	r2, r0
 8002898:	460b      	mov	r3, r1
 800289a:	4614      	mov	r4, r2
 800289c:	461d      	mov	r5, r3
 800289e:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 80028a2:	f7fd fdb9 	bl	8000418 <__aeabi_f2d>
 80028a6:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80028aa:	f7fd fe0d 	bl	80004c8 <__aeabi_dmul>
 80028ae:	4602      	mov	r2, r0
 80028b0:	460b      	mov	r3, r1
 80028b2:	4620      	mov	r0, r4
 80028b4:	4629      	mov	r1, r5
 80028b6:	f7fd fc4f 	bl	8000158 <__aeabi_dsub>
 80028ba:	4602      	mov	r2, r0
 80028bc:	460b      	mov	r3, r1
 80028be:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
	        hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 80028c2:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 80028c6:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	; 0x130
 80028ca:	f7fd fdfd 	bl	80004c8 <__aeabi_dmul>
 80028ce:	4602      	mov	r2, r0
 80028d0:	460b      	mov	r3, r1
 80028d2:	4614      	mov	r4, r2
 80028d4:	461d      	mov	r5, r3
 80028d6:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 80028da:	f7fd fd9d 	bl	8000418 <__aeabi_f2d>
 80028de:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 80028e2:	f7fd fdf1 	bl	80004c8 <__aeabi_dmul>
 80028e6:	4602      	mov	r2, r0
 80028e8:	460b      	mov	r3, r1
 80028ea:	4620      	mov	r0, r4
 80028ec:	4629      	mov	r1, r5
 80028ee:	f7fd fc35 	bl	800015c <__adddf3>
 80028f2:	4602      	mov	r2, r0
 80028f4:	460b      	mov	r3, r1
 80028f6:	4614      	mov	r4, r2
 80028f8:	461d      	mov	r5, r3
 80028fa:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 80028fe:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	; 0x120
 8002902:	f7fd fde1 	bl	80004c8 <__aeabi_dmul>
 8002906:	4602      	mov	r2, r0
 8002908:	460b      	mov	r3, r1
 800290a:	4620      	mov	r0, r4
 800290c:	4629      	mov	r1, r5
 800290e:	f7fd fc23 	bl	8000158 <__aeabi_dsub>
 8002912:	4602      	mov	r2, r0
 8002914:	460b      	mov	r3, r1
 8002916:	4614      	mov	r4, r2
 8002918:	461d      	mov	r5, r3
 800291a:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 800291e:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	; 0x118
 8002922:	f7fd fdd1 	bl	80004c8 <__aeabi_dmul>
 8002926:	4602      	mov	r2, r0
 8002928:	460b      	mov	r3, r1
 800292a:	4620      	mov	r0, r4
 800292c:	4629      	mov	r1, r5
 800292e:	f7fd fc15 	bl	800015c <__adddf3>
 8002932:	4602      	mov	r2, r0
 8002934:	460b      	mov	r3, r1
 8002936:	4614      	mov	r4, r2
 8002938:	461d      	mov	r5, r3
 800293a:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 800293e:	f7fd fd6b 	bl	8000418 <__aeabi_f2d>
 8002942:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8002946:	f7fd fdbf 	bl	80004c8 <__aeabi_dmul>
 800294a:	4602      	mov	r2, r0
 800294c:	460b      	mov	r3, r1
 800294e:	4620      	mov	r0, r4
 8002950:	4629      	mov	r1, r5
 8002952:	f7fd fc01 	bl	8000158 <__aeabi_dsub>
 8002956:	4602      	mov	r2, r0
 8002958:	460b      	mov	r3, r1
 800295a:	4614      	mov	r4, r2
 800295c:	461d      	mov	r5, r3
 800295e:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 8002962:	f7fd fd59 	bl	8000418 <__aeabi_f2d>
 8002966:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 800296a:	f7fd fdad 	bl	80004c8 <__aeabi_dmul>
 800296e:	4602      	mov	r2, r0
 8002970:	460b      	mov	r3, r1
 8002972:	4620      	mov	r0, r4
 8002974:	4629      	mov	r1, r5
 8002976:	f7fd fbf1 	bl	800015c <__adddf3>
 800297a:	4602      	mov	r2, r0
 800297c:	460b      	mov	r3, r1
 800297e:	4614      	mov	r4, r2
 8002980:	461d      	mov	r5, r3
 8002982:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 8002986:	f7fd fd47 	bl	8000418 <__aeabi_f2d>
 800298a:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	; 0x100
 800298e:	f7fd fd9b 	bl	80004c8 <__aeabi_dmul>
 8002992:	4602      	mov	r2, r0
 8002994:	460b      	mov	r3, r1
 8002996:	4610      	mov	r0, r2
 8002998:	4619      	mov	r1, r3
 800299a:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 800299e:	f7fd fd93 	bl	80004c8 <__aeabi_dmul>
 80029a2:	4602      	mov	r2, r0
 80029a4:	460b      	mov	r3, r1
 80029a6:	4620      	mov	r0, r4
 80029a8:	4629      	mov	r1, r5
 80029aa:	f7fd fbd7 	bl	800015c <__adddf3>
 80029ae:	4602      	mov	r2, r0
 80029b0:	460b      	mov	r3, r1
 80029b2:	4614      	mov	r4, r2
 80029b4:	461d      	mov	r5, r3
 80029b6:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 80029ba:	f7fd fd2d 	bl	8000418 <__aeabi_f2d>
 80029be:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80029c2:	f7fd fd81 	bl	80004c8 <__aeabi_dmul>
 80029c6:	4602      	mov	r2, r0
 80029c8:	460b      	mov	r3, r1
 80029ca:	4620      	mov	r0, r4
 80029cc:	4629      	mov	r1, r5
 80029ce:	f7fd fbc3 	bl	8000158 <__aeabi_dsub>
 80029d2:	4602      	mov	r2, r0
 80029d4:	460b      	mov	r3, r1
 80029d6:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
	        _2bx = sqrt(hx * hx + hy * hy);
 80029da:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80029de:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 80029e2:	f7fd fd71 	bl	80004c8 <__aeabi_dmul>
 80029e6:	4602      	mov	r2, r0
 80029e8:	460b      	mov	r3, r1
 80029ea:	4614      	mov	r4, r2
 80029ec:	461d      	mov	r5, r3
 80029ee:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80029f2:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80029f6:	f7fd fd67 	bl	80004c8 <__aeabi_dmul>
 80029fa:	4602      	mov	r2, r0
 80029fc:	460b      	mov	r3, r1
 80029fe:	4620      	mov	r0, r4
 8002a00:	4629      	mov	r1, r5
 8002a02:	f7fd fbab 	bl	800015c <__adddf3>
 8002a06:	4602      	mov	r2, r0
 8002a08:	460b      	mov	r3, r1
 8002a0a:	4610      	mov	r0, r2
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	f005 fc8d 	bl	800832c <sqrt>
 8002a12:	e9c7 0120 	strd	r0, r1, [r7, #128]	; 0x80
	        _2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 8002a16:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002a1a:	633b      	str	r3, [r7, #48]	; 0x30
 8002a1c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002a20:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002a24:	637b      	str	r3, [r7, #52]	; 0x34
 8002a26:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 8002a2a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002a2e:	f7fd fd4b 	bl	80004c8 <__aeabi_dmul>
 8002a32:	4602      	mov	r2, r0
 8002a34:	460b      	mov	r3, r1
 8002a36:	4614      	mov	r4, r2
 8002a38:	461d      	mov	r5, r3
 8002a3a:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 8002a3e:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8002a42:	f7fd fd41 	bl	80004c8 <__aeabi_dmul>
 8002a46:	4602      	mov	r2, r0
 8002a48:	460b      	mov	r3, r1
 8002a4a:	4620      	mov	r0, r4
 8002a4c:	4629      	mov	r1, r5
 8002a4e:	f7fd fb85 	bl	800015c <__adddf3>
 8002a52:	4602      	mov	r2, r0
 8002a54:	460b      	mov	r3, r1
 8002a56:	4614      	mov	r4, r2
 8002a58:	461d      	mov	r5, r3
 8002a5a:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 8002a5e:	f7fd fcdb 	bl	8000418 <__aeabi_f2d>
 8002a62:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 8002a66:	f7fd fd2f 	bl	80004c8 <__aeabi_dmul>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	4620      	mov	r0, r4
 8002a70:	4629      	mov	r1, r5
 8002a72:	f7fd fb73 	bl	800015c <__adddf3>
 8002a76:	4602      	mov	r2, r0
 8002a78:	460b      	mov	r3, r1
 8002a7a:	4614      	mov	r4, r2
 8002a7c:	461d      	mov	r5, r3
 8002a7e:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8002a82:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	; 0x118
 8002a86:	f7fd fd1f 	bl	80004c8 <__aeabi_dmul>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	460b      	mov	r3, r1
 8002a8e:	4620      	mov	r0, r4
 8002a90:	4629      	mov	r1, r5
 8002a92:	f7fd fb63 	bl	800015c <__adddf3>
 8002a96:	4602      	mov	r2, r0
 8002a98:	460b      	mov	r3, r1
 8002a9a:	4614      	mov	r4, r2
 8002a9c:	461d      	mov	r5, r3
 8002a9e:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 8002aa2:	f7fd fcb9 	bl	8000418 <__aeabi_f2d>
 8002aa6:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8002aaa:	f7fd fd0d 	bl	80004c8 <__aeabi_dmul>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	460b      	mov	r3, r1
 8002ab2:	4620      	mov	r0, r4
 8002ab4:	4629      	mov	r1, r5
 8002ab6:	f7fd fb4f 	bl	8000158 <__aeabi_dsub>
 8002aba:	4602      	mov	r2, r0
 8002abc:	460b      	mov	r3, r1
 8002abe:	4614      	mov	r4, r2
 8002ac0:	461d      	mov	r5, r3
 8002ac2:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 8002ac6:	f7fd fca7 	bl	8000418 <__aeabi_f2d>
 8002aca:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	; 0x100
 8002ace:	f7fd fcfb 	bl	80004c8 <__aeabi_dmul>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	460b      	mov	r3, r1
 8002ad6:	4610      	mov	r0, r2
 8002ad8:	4619      	mov	r1, r3
 8002ada:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8002ade:	f7fd fcf3 	bl	80004c8 <__aeabi_dmul>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	460b      	mov	r3, r1
 8002ae6:	4620      	mov	r0, r4
 8002ae8:	4629      	mov	r1, r5
 8002aea:	f7fd fb37 	bl	800015c <__adddf3>
 8002aee:	4602      	mov	r2, r0
 8002af0:	460b      	mov	r3, r1
 8002af2:	4614      	mov	r4, r2
 8002af4:	461d      	mov	r5, r3
 8002af6:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 8002afa:	f7fd fc8d 	bl	8000418 <__aeabi_f2d>
 8002afe:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8002b02:	f7fd fce1 	bl	80004c8 <__aeabi_dmul>
 8002b06:	4602      	mov	r2, r0
 8002b08:	460b      	mov	r3, r1
 8002b0a:	4620      	mov	r0, r4
 8002b0c:	4629      	mov	r1, r5
 8002b0e:	f7fd fb23 	bl	8000158 <__aeabi_dsub>
 8002b12:	4602      	mov	r2, r0
 8002b14:	460b      	mov	r3, r1
 8002b16:	4614      	mov	r4, r2
 8002b18:	461d      	mov	r5, r3
 8002b1a:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 8002b1e:	f7fd fc7b 	bl	8000418 <__aeabi_f2d>
 8002b22:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8002b26:	f7fd fccf 	bl	80004c8 <__aeabi_dmul>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	4620      	mov	r0, r4
 8002b30:	4629      	mov	r1, r5
 8002b32:	f7fd fb13 	bl	800015c <__adddf3>
 8002b36:	4602      	mov	r2, r0
 8002b38:	460b      	mov	r3, r1
 8002b3a:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	        _4bx = 2.0f * _2bx;
 8002b3e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002b42:	4602      	mov	r2, r0
 8002b44:	460b      	mov	r3, r1
 8002b46:	f7fd fb09 	bl	800015c <__adddf3>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	460b      	mov	r3, r1
 8002b4e:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	        _4bz = 2.0f * _2bz;
 8002b52:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8002b56:	4602      	mov	r2, r0
 8002b58:	460b      	mov	r3, r1
 8002b5a:	f7fd faff 	bl	800015c <__adddf3>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	460b      	mov	r3, r1
 8002b62:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68

	        // Gradient decent algorithm corrective step
	        s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002b66:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8002b6a:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002b70:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002b74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b76:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	460b      	mov	r3, r1
 8002b7e:	f7fd faed 	bl	800015c <__adddf3>
 8002b82:	4602      	mov	r2, r0
 8002b84:	460b      	mov	r3, r1
 8002b86:	4610      	mov	r0, r2
 8002b88:	4619      	mov	r1, r3
 8002b8a:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 8002b8e:	f7fd fae3 	bl	8000158 <__aeabi_dsub>
 8002b92:	4602      	mov	r2, r0
 8002b94:	460b      	mov	r3, r1
 8002b96:	4614      	mov	r4, r2
 8002b98:	461d      	mov	r5, r3
 8002b9a:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002b9e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002ba2:	6818      	ldr	r0, [r3, #0]
 8002ba4:	f7fd fc38 	bl	8000418 <__aeabi_f2d>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	460b      	mov	r3, r1
 8002bac:	4620      	mov	r0, r4
 8002bae:	4629      	mov	r1, r5
 8002bb0:	f7fd fad2 	bl	8000158 <__aeabi_dsub>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	460b      	mov	r3, r1
 8002bb8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002bbc:	f7fd fc84 	bl	80004c8 <__aeabi_dmul>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	460b      	mov	r3, r1
 8002bc4:	4690      	mov	r8, r2
 8002bc6:	4699      	mov	r9, r3
 8002bc8:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8002bcc:	4602      	mov	r2, r0
 8002bce:	460b      	mov	r3, r1
 8002bd0:	f7fd fac4 	bl	800015c <__adddf3>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	460b      	mov	r3, r1
 8002bd8:	4610      	mov	r0, r2
 8002bda:	4619      	mov	r1, r3
 8002bdc:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 8002be0:	f7fd fabc 	bl	800015c <__adddf3>
 8002be4:	4602      	mov	r2, r0
 8002be6:	460b      	mov	r3, r1
 8002be8:	4614      	mov	r4, r2
 8002bea:	461d      	mov	r5, r3
 8002bec:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002bf0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002bf4:	6818      	ldr	r0, [r3, #0]
 8002bf6:	f7fd fc0f 	bl	8000418 <__aeabi_f2d>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	4620      	mov	r0, r4
 8002c00:	4629      	mov	r1, r5
 8002c02:	f7fd faa9 	bl	8000158 <__aeabi_dsub>
 8002c06:	4602      	mov	r2, r0
 8002c08:	460b      	mov	r3, r1
 8002c0a:	4610      	mov	r0, r2
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	; 0x108
 8002c12:	f7fd fc59 	bl	80004c8 <__aeabi_dmul>
 8002c16:	4602      	mov	r2, r0
 8002c18:	460b      	mov	r3, r1
 8002c1a:	4640      	mov	r0, r8
 8002c1c:	4649      	mov	r1, r9
 8002c1e:	f7fd fa9d 	bl	800015c <__adddf3>
 8002c22:	4602      	mov	r2, r0
 8002c24:	460b      	mov	r3, r1
 8002c26:	4692      	mov	sl, r2
 8002c28:	469b      	mov	fp, r3
 8002c2a:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 8002c2e:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8002c32:	f7fd fc49 	bl	80004c8 <__aeabi_dmul>
 8002c36:	4602      	mov	r2, r0
 8002c38:	460b      	mov	r3, r1
 8002c3a:	4690      	mov	r8, r2
 8002c3c:	4699      	mov	r9, r3
 8002c3e:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8002c42:	f04f 0000 	mov.w	r0, #0
 8002c46:	49d8      	ldr	r1, [pc, #864]	; (8002fa8 <madgwick+0xeb4>)
 8002c48:	f7fd fa86 	bl	8000158 <__aeabi_dsub>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	460b      	mov	r3, r1
 8002c50:	4610      	mov	r0, r2
 8002c52:	4619      	mov	r1, r3
 8002c54:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8002c58:	f7fd fa7e 	bl	8000158 <__aeabi_dsub>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	460b      	mov	r3, r1
 8002c60:	4610      	mov	r0, r2
 8002c62:	4619      	mov	r1, r3
 8002c64:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8002c68:	f7fd fc2e 	bl	80004c8 <__aeabi_dmul>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	460b      	mov	r3, r1
 8002c70:	4614      	mov	r4, r2
 8002c72:	461d      	mov	r5, r3
 8002c74:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 8002c78:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002c7c:	f7fd fa6c 	bl	8000158 <__aeabi_dsub>
 8002c80:	4602      	mov	r2, r0
 8002c82:	460b      	mov	r3, r1
 8002c84:	4610      	mov	r0, r2
 8002c86:	4619      	mov	r1, r3
 8002c88:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8002c8c:	f7fd fc1c 	bl	80004c8 <__aeabi_dmul>
 8002c90:	4602      	mov	r2, r0
 8002c92:	460b      	mov	r3, r1
 8002c94:	4620      	mov	r0, r4
 8002c96:	4629      	mov	r1, r5
 8002c98:	f7fd fa60 	bl	800015c <__adddf3>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	460b      	mov	r3, r1
 8002ca0:	4614      	mov	r4, r2
 8002ca2:	461d      	mov	r5, r3
 8002ca4:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 8002ca8:	f7fd fbb6 	bl	8000418 <__aeabi_f2d>
 8002cac:	4602      	mov	r2, r0
 8002cae:	460b      	mov	r3, r1
 8002cb0:	4620      	mov	r0, r4
 8002cb2:	4629      	mov	r1, r5
 8002cb4:	f7fd fa50 	bl	8000158 <__aeabi_dsub>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	460b      	mov	r3, r1
 8002cbc:	4640      	mov	r0, r8
 8002cbe:	4649      	mov	r1, r9
 8002cc0:	f7fd fc02 	bl	80004c8 <__aeabi_dmul>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	460b      	mov	r3, r1
 8002cc8:	4650      	mov	r0, sl
 8002cca:	4659      	mov	r1, fp
 8002ccc:	f7fd fa44 	bl	8000158 <__aeabi_dsub>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	460b      	mov	r3, r1
 8002cd4:	4692      	mov	sl, r2
 8002cd6:	469b      	mov	fp, r3
 8002cd8:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002cdc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	623b      	str	r3, [r7, #32]
 8002ce4:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002ce8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002cf2:	627b      	str	r3, [r7, #36]	; 0x24
 8002cf4:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8002cf8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002cfc:	f7fd fbe4 	bl	80004c8 <__aeabi_dmul>
 8002d00:	4602      	mov	r2, r0
 8002d02:	460b      	mov	r3, r1
 8002d04:	4614      	mov	r4, r2
 8002d06:	461d      	mov	r5, r3
 8002d08:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 8002d0c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8002d10:	f7fd fbda 	bl	80004c8 <__aeabi_dmul>
 8002d14:	4602      	mov	r2, r0
 8002d16:	460b      	mov	r3, r1
 8002d18:	4620      	mov	r0, r4
 8002d1a:	4629      	mov	r1, r5
 8002d1c:	f7fd fa1e 	bl	800015c <__adddf3>
 8002d20:	4602      	mov	r2, r0
 8002d22:	460b      	mov	r3, r1
 8002d24:	4690      	mov	r8, r2
 8002d26:	4699      	mov	r9, r3
 8002d28:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 8002d2c:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8002d30:	f7fd fa12 	bl	8000158 <__aeabi_dsub>
 8002d34:	4602      	mov	r2, r0
 8002d36:	460b      	mov	r3, r1
 8002d38:	4610      	mov	r0, r2
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8002d40:	f7fd fbc2 	bl	80004c8 <__aeabi_dmul>
 8002d44:	4602      	mov	r2, r0
 8002d46:	460b      	mov	r3, r1
 8002d48:	4614      	mov	r4, r2
 8002d4a:	461d      	mov	r5, r3
 8002d4c:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8002d50:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8002d54:	f7fd fa02 	bl	800015c <__adddf3>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	4610      	mov	r0, r2
 8002d5e:	4619      	mov	r1, r3
 8002d60:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8002d64:	f7fd fbb0 	bl	80004c8 <__aeabi_dmul>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	460b      	mov	r3, r1
 8002d6c:	4620      	mov	r0, r4
 8002d6e:	4629      	mov	r1, r5
 8002d70:	f7fd f9f4 	bl	800015c <__adddf3>
 8002d74:	4602      	mov	r2, r0
 8002d76:	460b      	mov	r3, r1
 8002d78:	4614      	mov	r4, r2
 8002d7a:	461d      	mov	r5, r3
 8002d7c:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 8002d80:	f7fd fb4a 	bl	8000418 <__aeabi_f2d>
 8002d84:	4602      	mov	r2, r0
 8002d86:	460b      	mov	r3, r1
 8002d88:	4620      	mov	r0, r4
 8002d8a:	4629      	mov	r1, r5
 8002d8c:	f7fd f9e4 	bl	8000158 <__aeabi_dsub>
 8002d90:	4602      	mov	r2, r0
 8002d92:	460b      	mov	r3, r1
 8002d94:	4640      	mov	r0, r8
 8002d96:	4649      	mov	r1, r9
 8002d98:	f7fd fb96 	bl	80004c8 <__aeabi_dmul>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	460b      	mov	r3, r1
 8002da0:	4650      	mov	r0, sl
 8002da2:	4659      	mov	r1, fp
 8002da4:	f7fd f9da 	bl	800015c <__adddf3>
 8002da8:	4602      	mov	r2, r0
 8002daa:	460b      	mov	r3, r1
 8002dac:	4692      	mov	sl, r2
 8002dae:	469b      	mov	fp, r3
 8002db0:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 8002db4:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002db8:	f7fd fb86 	bl	80004c8 <__aeabi_dmul>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	4690      	mov	r8, r2
 8002dc2:	4699      	mov	r9, r3
 8002dc4:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 8002dc8:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8002dcc:	f7fd f9c6 	bl	800015c <__adddf3>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	460b      	mov	r3, r1
 8002dd4:	4610      	mov	r0, r2
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8002ddc:	f7fd fb74 	bl	80004c8 <__aeabi_dmul>
 8002de0:	4602      	mov	r2, r0
 8002de2:	460b      	mov	r3, r1
 8002de4:	4614      	mov	r4, r2
 8002de6:	461d      	mov	r5, r3
 8002de8:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8002dec:	f04f 0000 	mov.w	r0, #0
 8002df0:	496d      	ldr	r1, [pc, #436]	; (8002fa8 <madgwick+0xeb4>)
 8002df2:	f7fd f9b1 	bl	8000158 <__aeabi_dsub>
 8002df6:	4602      	mov	r2, r0
 8002df8:	460b      	mov	r3, r1
 8002dfa:	4610      	mov	r0, r2
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8002e02:	f7fd f9a9 	bl	8000158 <__aeabi_dsub>
 8002e06:	4602      	mov	r2, r0
 8002e08:	460b      	mov	r3, r1
 8002e0a:	4610      	mov	r0, r2
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8002e12:	f7fd fb59 	bl	80004c8 <__aeabi_dmul>
 8002e16:	4602      	mov	r2, r0
 8002e18:	460b      	mov	r3, r1
 8002e1a:	4620      	mov	r0, r4
 8002e1c:	4629      	mov	r1, r5
 8002e1e:	f7fd f99d 	bl	800015c <__adddf3>
 8002e22:	4602      	mov	r2, r0
 8002e24:	460b      	mov	r3, r1
 8002e26:	4614      	mov	r4, r2
 8002e28:	461d      	mov	r5, r3
 8002e2a:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 8002e2e:	f7fd faf3 	bl	8000418 <__aeabi_f2d>
 8002e32:	4602      	mov	r2, r0
 8002e34:	460b      	mov	r3, r1
 8002e36:	4620      	mov	r0, r4
 8002e38:	4629      	mov	r1, r5
 8002e3a:	f7fd f98d 	bl	8000158 <__aeabi_dsub>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	460b      	mov	r3, r1
 8002e42:	4640      	mov	r0, r8
 8002e44:	4649      	mov	r1, r9
 8002e46:	f7fd fb3f 	bl	80004c8 <__aeabi_dmul>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	460b      	mov	r3, r1
 8002e4e:	4650      	mov	r0, sl
 8002e50:	4659      	mov	r1, fp
 8002e52:	f7fd f983 	bl	800015c <__adddf3>
 8002e56:	4602      	mov	r2, r0
 8002e58:	460b      	mov	r3, r1
 8002e5a:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	        s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002e5e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002e62:	4602      	mov	r2, r0
 8002e64:	460b      	mov	r3, r1
 8002e66:	f7fd f979 	bl	800015c <__adddf3>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	4610      	mov	r0, r2
 8002e70:	4619      	mov	r1, r3
 8002e72:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 8002e76:	f7fd f96f 	bl	8000158 <__aeabi_dsub>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	460b      	mov	r3, r1
 8002e7e:	4614      	mov	r4, r2
 8002e80:	461d      	mov	r5, r3
 8002e82:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002e86:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002e8a:	6818      	ldr	r0, [r3, #0]
 8002e8c:	f7fd fac4 	bl	8000418 <__aeabi_f2d>
 8002e90:	4602      	mov	r2, r0
 8002e92:	460b      	mov	r3, r1
 8002e94:	4620      	mov	r0, r4
 8002e96:	4629      	mov	r1, r5
 8002e98:	f7fd f95e 	bl	8000158 <__aeabi_dsub>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	460b      	mov	r3, r1
 8002ea0:	4610      	mov	r0, r2
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	e9d7 233e 	ldrd	r2, r3, [r7, #248]	; 0xf8
 8002ea8:	f7fd fb0e 	bl	80004c8 <__aeabi_dmul>
 8002eac:	4602      	mov	r2, r0
 8002eae:	460b      	mov	r3, r1
 8002eb0:	4690      	mov	r8, r2
 8002eb2:	4699      	mov	r9, r3
 8002eb4:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8002eb8:	4602      	mov	r2, r0
 8002eba:	460b      	mov	r3, r1
 8002ebc:	f7fd f94e 	bl	800015c <__adddf3>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	460b      	mov	r3, r1
 8002ec4:	4610      	mov	r0, r2
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 8002ecc:	f7fd f946 	bl	800015c <__adddf3>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	460b      	mov	r3, r1
 8002ed4:	4614      	mov	r4, r2
 8002ed6:	461d      	mov	r5, r3
 8002ed8:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002edc:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002ee0:	6818      	ldr	r0, [r3, #0]
 8002ee2:	f7fd fa99 	bl	8000418 <__aeabi_f2d>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	460b      	mov	r3, r1
 8002eea:	4620      	mov	r0, r4
 8002eec:	4629      	mov	r1, r5
 8002eee:	f7fd f933 	bl	8000158 <__aeabi_dsub>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	4610      	mov	r0, r2
 8002ef8:	4619      	mov	r1, r3
 8002efa:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8002efe:	f7fd fae3 	bl	80004c8 <__aeabi_dmul>
 8002f02:	4602      	mov	r2, r0
 8002f04:	460b      	mov	r3, r1
 8002f06:	4640      	mov	r0, r8
 8002f08:	4649      	mov	r1, r9
 8002f0a:	f7fd f927 	bl	800015c <__adddf3>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	460b      	mov	r3, r1
 8002f12:	4692      	mov	sl, r2
 8002f14:	469b      	mov	fp, r3
 8002f16:	f04f 0200 	mov.w	r2, #0
 8002f1a:	4b24      	ldr	r3, [pc, #144]	; (8002fac <madgwick+0xeb8>)
 8002f1c:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 8002f20:	f7fd fad2 	bl	80004c8 <__aeabi_dmul>
 8002f24:	4602      	mov	r2, r0
 8002f26:	460b      	mov	r3, r1
 8002f28:	4690      	mov	r8, r2
 8002f2a:	4699      	mov	r9, r3
 8002f2c:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8002f30:	4602      	mov	r2, r0
 8002f32:	460b      	mov	r3, r1
 8002f34:	f7fd f912 	bl	800015c <__adddf3>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	f04f 0000 	mov.w	r0, #0
 8002f40:	491b      	ldr	r1, [pc, #108]	; (8002fb0 <madgwick+0xebc>)
 8002f42:	f7fd f909 	bl	8000158 <__aeabi_dsub>
 8002f46:	4602      	mov	r2, r0
 8002f48:	460b      	mov	r3, r1
 8002f4a:	4614      	mov	r4, r2
 8002f4c:	461d      	mov	r5, r3
 8002f4e:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8002f52:	4602      	mov	r2, r0
 8002f54:	460b      	mov	r3, r1
 8002f56:	f7fd f901 	bl	800015c <__adddf3>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	4620      	mov	r0, r4
 8002f60:	4629      	mov	r1, r5
 8002f62:	f7fd f8f9 	bl	8000158 <__aeabi_dsub>
 8002f66:	4602      	mov	r2, r0
 8002f68:	460b      	mov	r3, r1
 8002f6a:	4614      	mov	r4, r2
 8002f6c:	461d      	mov	r5, r3
 8002f6e:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002f72:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002f76:	6818      	ldr	r0, [r3, #0]
 8002f78:	f7fd fa4e 	bl	8000418 <__aeabi_f2d>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	460b      	mov	r3, r1
 8002f80:	4620      	mov	r0, r4
 8002f82:	4629      	mov	r1, r5
 8002f84:	f7fd f8e8 	bl	8000158 <__aeabi_dsub>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	460b      	mov	r3, r1
 8002f8c:	4640      	mov	r0, r8
 8002f8e:	4649      	mov	r1, r9
 8002f90:	f7fd fa9a 	bl	80004c8 <__aeabi_dmul>
 8002f94:	4602      	mov	r2, r0
 8002f96:	460b      	mov	r3, r1
 8002f98:	4650      	mov	r0, sl
 8002f9a:	4659      	mov	r1, fp
 8002f9c:	f7fd f8dc 	bl	8000158 <__aeabi_dsub>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	e006      	b.n	8002fb4 <madgwick+0xec0>
 8002fa6:	bf00      	nop
 8002fa8:	3fe00000 	.word	0x3fe00000
 8002fac:	40100000 	.word	0x40100000
 8002fb0:	3ff00000 	.word	0x3ff00000
 8002fb4:	4692      	mov	sl, r2
 8002fb6:	469b      	mov	fp, r3
 8002fb8:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8002fbc:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8002fc0:	f7fd fa82 	bl	80004c8 <__aeabi_dmul>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	460b      	mov	r3, r1
 8002fc8:	4690      	mov	r8, r2
 8002fca:	4699      	mov	r9, r3
 8002fcc:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8002fd0:	f04f 0000 	mov.w	r0, #0
 8002fd4:	49d6      	ldr	r1, [pc, #856]	; (8003330 <madgwick+0x123c>)
 8002fd6:	f7fd f8bf 	bl	8000158 <__aeabi_dsub>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	460b      	mov	r3, r1
 8002fde:	4610      	mov	r0, r2
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8002fe6:	f7fd f8b7 	bl	8000158 <__aeabi_dsub>
 8002fea:	4602      	mov	r2, r0
 8002fec:	460b      	mov	r3, r1
 8002fee:	4610      	mov	r0, r2
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8002ff6:	f7fd fa67 	bl	80004c8 <__aeabi_dmul>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	460b      	mov	r3, r1
 8002ffe:	4614      	mov	r4, r2
 8003000:	461d      	mov	r5, r3
 8003002:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 8003006:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800300a:	f7fd f8a5 	bl	8000158 <__aeabi_dsub>
 800300e:	4602      	mov	r2, r0
 8003010:	460b      	mov	r3, r1
 8003012:	4610      	mov	r0, r2
 8003014:	4619      	mov	r1, r3
 8003016:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800301a:	f7fd fa55 	bl	80004c8 <__aeabi_dmul>
 800301e:	4602      	mov	r2, r0
 8003020:	460b      	mov	r3, r1
 8003022:	4620      	mov	r0, r4
 8003024:	4629      	mov	r1, r5
 8003026:	f7fd f899 	bl	800015c <__adddf3>
 800302a:	4602      	mov	r2, r0
 800302c:	460b      	mov	r3, r1
 800302e:	4614      	mov	r4, r2
 8003030:	461d      	mov	r5, r3
 8003032:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 8003036:	f7fd f9ef 	bl	8000418 <__aeabi_f2d>
 800303a:	4602      	mov	r2, r0
 800303c:	460b      	mov	r3, r1
 800303e:	4620      	mov	r0, r4
 8003040:	4629      	mov	r1, r5
 8003042:	f7fd f889 	bl	8000158 <__aeabi_dsub>
 8003046:	4602      	mov	r2, r0
 8003048:	460b      	mov	r3, r1
 800304a:	4640      	mov	r0, r8
 800304c:	4649      	mov	r1, r9
 800304e:	f7fd fa3b 	bl	80004c8 <__aeabi_dmul>
 8003052:	4602      	mov	r2, r0
 8003054:	460b      	mov	r3, r1
 8003056:	4650      	mov	r0, sl
 8003058:	4659      	mov	r1, fp
 800305a:	f7fd f87f 	bl	800015c <__adddf3>
 800305e:	4602      	mov	r2, r0
 8003060:	460b      	mov	r3, r1
 8003062:	4692      	mov	sl, r2
 8003064:	469b      	mov	fp, r3
 8003066:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 800306a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800306e:	f7fd fa2b 	bl	80004c8 <__aeabi_dmul>
 8003072:	4602      	mov	r2, r0
 8003074:	460b      	mov	r3, r1
 8003076:	4614      	mov	r4, r2
 8003078:	461d      	mov	r5, r3
 800307a:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 800307e:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8003082:	f7fd fa21 	bl	80004c8 <__aeabi_dmul>
 8003086:	4602      	mov	r2, r0
 8003088:	460b      	mov	r3, r1
 800308a:	4620      	mov	r0, r4
 800308c:	4629      	mov	r1, r5
 800308e:	f7fd f865 	bl	800015c <__adddf3>
 8003092:	4602      	mov	r2, r0
 8003094:	460b      	mov	r3, r1
 8003096:	4690      	mov	r8, r2
 8003098:	4699      	mov	r9, r3
 800309a:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 800309e:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 80030a2:	f7fd f859 	bl	8000158 <__aeabi_dsub>
 80030a6:	4602      	mov	r2, r0
 80030a8:	460b      	mov	r3, r1
 80030aa:	4610      	mov	r0, r2
 80030ac:	4619      	mov	r1, r3
 80030ae:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80030b2:	f7fd fa09 	bl	80004c8 <__aeabi_dmul>
 80030b6:	4602      	mov	r2, r0
 80030b8:	460b      	mov	r3, r1
 80030ba:	4614      	mov	r4, r2
 80030bc:	461d      	mov	r5, r3
 80030be:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 80030c2:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 80030c6:	f7fd f849 	bl	800015c <__adddf3>
 80030ca:	4602      	mov	r2, r0
 80030cc:	460b      	mov	r3, r1
 80030ce:	4610      	mov	r0, r2
 80030d0:	4619      	mov	r1, r3
 80030d2:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80030d6:	f7fd f9f7 	bl	80004c8 <__aeabi_dmul>
 80030da:	4602      	mov	r2, r0
 80030dc:	460b      	mov	r3, r1
 80030de:	4620      	mov	r0, r4
 80030e0:	4629      	mov	r1, r5
 80030e2:	f7fd f83b 	bl	800015c <__adddf3>
 80030e6:	4602      	mov	r2, r0
 80030e8:	460b      	mov	r3, r1
 80030ea:	4614      	mov	r4, r2
 80030ec:	461d      	mov	r5, r3
 80030ee:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 80030f2:	f7fd f991 	bl	8000418 <__aeabi_f2d>
 80030f6:	4602      	mov	r2, r0
 80030f8:	460b      	mov	r3, r1
 80030fa:	4620      	mov	r0, r4
 80030fc:	4629      	mov	r1, r5
 80030fe:	f7fd f82b 	bl	8000158 <__aeabi_dsub>
 8003102:	4602      	mov	r2, r0
 8003104:	460b      	mov	r3, r1
 8003106:	4640      	mov	r0, r8
 8003108:	4649      	mov	r1, r9
 800310a:	f7fd f9dd 	bl	80004c8 <__aeabi_dmul>
 800310e:	4602      	mov	r2, r0
 8003110:	460b      	mov	r3, r1
 8003112:	4650      	mov	r0, sl
 8003114:	4659      	mov	r1, fp
 8003116:	f7fd f821 	bl	800015c <__adddf3>
 800311a:	4602      	mov	r2, r0
 800311c:	460b      	mov	r3, r1
 800311e:	4692      	mov	sl, r2
 8003120:	469b      	mov	fp, r3
 8003122:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8003126:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800312a:	f7fd f9cd 	bl	80004c8 <__aeabi_dmul>
 800312e:	4602      	mov	r2, r0
 8003130:	460b      	mov	r3, r1
 8003132:	4614      	mov	r4, r2
 8003134:	461d      	mov	r5, r3
 8003136:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 800313a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800313e:	f7fd f9c3 	bl	80004c8 <__aeabi_dmul>
 8003142:	4602      	mov	r2, r0
 8003144:	460b      	mov	r3, r1
 8003146:	4620      	mov	r0, r4
 8003148:	4629      	mov	r1, r5
 800314a:	f7fd f805 	bl	8000158 <__aeabi_dsub>
 800314e:	4602      	mov	r2, r0
 8003150:	460b      	mov	r3, r1
 8003152:	4690      	mov	r8, r2
 8003154:	4699      	mov	r9, r3
 8003156:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 800315a:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800315e:	f7fc fffd 	bl	800015c <__adddf3>
 8003162:	4602      	mov	r2, r0
 8003164:	460b      	mov	r3, r1
 8003166:	4610      	mov	r0, r2
 8003168:	4619      	mov	r1, r3
 800316a:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800316e:	f7fd f9ab 	bl	80004c8 <__aeabi_dmul>
 8003172:	4602      	mov	r2, r0
 8003174:	460b      	mov	r3, r1
 8003176:	4614      	mov	r4, r2
 8003178:	461d      	mov	r5, r3
 800317a:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 800317e:	f04f 0000 	mov.w	r0, #0
 8003182:	496b      	ldr	r1, [pc, #428]	; (8003330 <madgwick+0x123c>)
 8003184:	f7fc ffe8 	bl	8000158 <__aeabi_dsub>
 8003188:	4602      	mov	r2, r0
 800318a:	460b      	mov	r3, r1
 800318c:	4610      	mov	r0, r2
 800318e:	4619      	mov	r1, r3
 8003190:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8003194:	f7fc ffe0 	bl	8000158 <__aeabi_dsub>
 8003198:	4602      	mov	r2, r0
 800319a:	460b      	mov	r3, r1
 800319c:	4610      	mov	r0, r2
 800319e:	4619      	mov	r1, r3
 80031a0:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80031a4:	f7fd f990 	bl	80004c8 <__aeabi_dmul>
 80031a8:	4602      	mov	r2, r0
 80031aa:	460b      	mov	r3, r1
 80031ac:	4620      	mov	r0, r4
 80031ae:	4629      	mov	r1, r5
 80031b0:	f7fc ffd4 	bl	800015c <__adddf3>
 80031b4:	4602      	mov	r2, r0
 80031b6:	460b      	mov	r3, r1
 80031b8:	4614      	mov	r4, r2
 80031ba:	461d      	mov	r5, r3
 80031bc:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 80031c0:	f7fd f92a 	bl	8000418 <__aeabi_f2d>
 80031c4:	4602      	mov	r2, r0
 80031c6:	460b      	mov	r3, r1
 80031c8:	4620      	mov	r0, r4
 80031ca:	4629      	mov	r1, r5
 80031cc:	f7fc ffc4 	bl	8000158 <__aeabi_dsub>
 80031d0:	4602      	mov	r2, r0
 80031d2:	460b      	mov	r3, r1
 80031d4:	4640      	mov	r0, r8
 80031d6:	4649      	mov	r1, r9
 80031d8:	f7fd f976 	bl	80004c8 <__aeabi_dmul>
 80031dc:	4602      	mov	r2, r0
 80031de:	460b      	mov	r3, r1
 80031e0:	4650      	mov	r0, sl
 80031e2:	4659      	mov	r1, fp
 80031e4:	f7fc ffba 	bl	800015c <__adddf3>
 80031e8:	4602      	mov	r2, r0
 80031ea:	460b      	mov	r3, r1
 80031ec:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	        s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 80031f0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80031f4:	61bb      	str	r3, [r7, #24]
 80031f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80031fa:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80031fe:	61fb      	str	r3, [r7, #28]
 8003200:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003204:	4602      	mov	r2, r0
 8003206:	460b      	mov	r3, r1
 8003208:	f7fc ffa8 	bl	800015c <__adddf3>
 800320c:	4602      	mov	r2, r0
 800320e:	460b      	mov	r3, r1
 8003210:	4610      	mov	r0, r2
 8003212:	4619      	mov	r1, r3
 8003214:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 8003218:	f7fc ff9e 	bl	8000158 <__aeabi_dsub>
 800321c:	4602      	mov	r2, r0
 800321e:	460b      	mov	r3, r1
 8003220:	4614      	mov	r4, r2
 8003222:	461d      	mov	r5, r3
 8003224:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8003228:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800322c:	6818      	ldr	r0, [r3, #0]
 800322e:	f7fd f8f3 	bl	8000418 <__aeabi_f2d>
 8003232:	4602      	mov	r2, r0
 8003234:	460b      	mov	r3, r1
 8003236:	4620      	mov	r0, r4
 8003238:	4629      	mov	r1, r5
 800323a:	f7fc ff8d 	bl	8000158 <__aeabi_dsub>
 800323e:	4602      	mov	r2, r0
 8003240:	460b      	mov	r3, r1
 8003242:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003246:	f7fd f93f 	bl	80004c8 <__aeabi_dmul>
 800324a:	4602      	mov	r2, r0
 800324c:	460b      	mov	r3, r1
 800324e:	4690      	mov	r8, r2
 8003250:	4699      	mov	r9, r3
 8003252:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8003256:	4602      	mov	r2, r0
 8003258:	460b      	mov	r3, r1
 800325a:	f7fc ff7f 	bl	800015c <__adddf3>
 800325e:	4602      	mov	r2, r0
 8003260:	460b      	mov	r3, r1
 8003262:	4610      	mov	r0, r2
 8003264:	4619      	mov	r1, r3
 8003266:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 800326a:	f7fc ff77 	bl	800015c <__adddf3>
 800326e:	4602      	mov	r2, r0
 8003270:	460b      	mov	r3, r1
 8003272:	4614      	mov	r4, r2
 8003274:	461d      	mov	r5, r3
 8003276:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 800327a:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800327e:	6818      	ldr	r0, [r3, #0]
 8003280:	f7fd f8ca 	bl	8000418 <__aeabi_f2d>
 8003284:	4602      	mov	r2, r0
 8003286:	460b      	mov	r3, r1
 8003288:	4620      	mov	r0, r4
 800328a:	4629      	mov	r1, r5
 800328c:	f7fc ff64 	bl	8000158 <__aeabi_dsub>
 8003290:	4602      	mov	r2, r0
 8003292:	460b      	mov	r3, r1
 8003294:	4610      	mov	r0, r2
 8003296:	4619      	mov	r1, r3
 8003298:	e9d7 233e 	ldrd	r2, r3, [r7, #248]	; 0xf8
 800329c:	f7fd f914 	bl	80004c8 <__aeabi_dmul>
 80032a0:	4602      	mov	r2, r0
 80032a2:	460b      	mov	r3, r1
 80032a4:	4640      	mov	r0, r8
 80032a6:	4649      	mov	r1, r9
 80032a8:	f7fc ff58 	bl	800015c <__adddf3>
 80032ac:	4602      	mov	r2, r0
 80032ae:	460b      	mov	r3, r1
 80032b0:	4692      	mov	sl, r2
 80032b2:	469b      	mov	fp, r3
 80032b4:	f04f 0200 	mov.w	r2, #0
 80032b8:	4b1e      	ldr	r3, [pc, #120]	; (8003334 <madgwick+0x1240>)
 80032ba:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 80032be:	f7fd f903 	bl	80004c8 <__aeabi_dmul>
 80032c2:	4602      	mov	r2, r0
 80032c4:	460b      	mov	r3, r1
 80032c6:	4690      	mov	r8, r2
 80032c8:	4699      	mov	r9, r3
 80032ca:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 80032ce:	4602      	mov	r2, r0
 80032d0:	460b      	mov	r3, r1
 80032d2:	f7fc ff43 	bl	800015c <__adddf3>
 80032d6:	4602      	mov	r2, r0
 80032d8:	460b      	mov	r3, r1
 80032da:	f04f 0000 	mov.w	r0, #0
 80032de:	4916      	ldr	r1, [pc, #88]	; (8003338 <madgwick+0x1244>)
 80032e0:	f7fc ff3a 	bl	8000158 <__aeabi_dsub>
 80032e4:	4602      	mov	r2, r0
 80032e6:	460b      	mov	r3, r1
 80032e8:	4614      	mov	r4, r2
 80032ea:	461d      	mov	r5, r3
 80032ec:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 80032f0:	4602      	mov	r2, r0
 80032f2:	460b      	mov	r3, r1
 80032f4:	f7fc ff32 	bl	800015c <__adddf3>
 80032f8:	4602      	mov	r2, r0
 80032fa:	460b      	mov	r3, r1
 80032fc:	4620      	mov	r0, r4
 80032fe:	4629      	mov	r1, r5
 8003300:	f7fc ff2a 	bl	8000158 <__aeabi_dsub>
 8003304:	4602      	mov	r2, r0
 8003306:	460b      	mov	r3, r1
 8003308:	4614      	mov	r4, r2
 800330a:	461d      	mov	r5, r3
 800330c:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8003310:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003314:	6818      	ldr	r0, [r3, #0]
 8003316:	f7fd f87f 	bl	8000418 <__aeabi_f2d>
 800331a:	4602      	mov	r2, r0
 800331c:	460b      	mov	r3, r1
 800331e:	4620      	mov	r0, r4
 8003320:	4629      	mov	r1, r5
 8003322:	f7fc ff19 	bl	8000158 <__aeabi_dsub>
 8003326:	4602      	mov	r2, r0
 8003328:	460b      	mov	r3, r1
 800332a:	4640      	mov	r0, r8
 800332c:	4649      	mov	r1, r9
 800332e:	e005      	b.n	800333c <madgwick+0x1248>
 8003330:	3fe00000 	.word	0x3fe00000
 8003334:	40100000 	.word	0x40100000
 8003338:	3ff00000 	.word	0x3ff00000
 800333c:	f7fd f8c4 	bl	80004c8 <__aeabi_dmul>
 8003340:	4602      	mov	r2, r0
 8003342:	460b      	mov	r3, r1
 8003344:	4650      	mov	r0, sl
 8003346:	4659      	mov	r1, fp
 8003348:	f7fc ff06 	bl	8000158 <__aeabi_dsub>
 800334c:	4602      	mov	r2, r0
 800334e:	460b      	mov	r3, r1
 8003350:	4692      	mov	sl, r2
 8003352:	469b      	mov	fp, r3
 8003354:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8003358:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	613b      	str	r3, [r7, #16]
 8003360:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8003364:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800336e:	617b      	str	r3, [r7, #20]
 8003370:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 8003374:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003378:	f7fd f8a6 	bl	80004c8 <__aeabi_dmul>
 800337c:	4602      	mov	r2, r0
 800337e:	460b      	mov	r3, r1
 8003380:	4614      	mov	r4, r2
 8003382:	461d      	mov	r5, r3
 8003384:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8003388:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800338c:	f7fd f89c 	bl	80004c8 <__aeabi_dmul>
 8003390:	4602      	mov	r2, r0
 8003392:	460b      	mov	r3, r1
 8003394:	4620      	mov	r0, r4
 8003396:	4629      	mov	r1, r5
 8003398:	f7fc fede 	bl	8000158 <__aeabi_dsub>
 800339c:	4602      	mov	r2, r0
 800339e:	460b      	mov	r3, r1
 80033a0:	4690      	mov	r8, r2
 80033a2:	4699      	mov	r9, r3
 80033a4:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 80033a8:	f04f 0000 	mov.w	r0, #0
 80033ac:	49d2      	ldr	r1, [pc, #840]	; (80036f8 <madgwick+0x1604>)
 80033ae:	f7fc fed3 	bl	8000158 <__aeabi_dsub>
 80033b2:	4602      	mov	r2, r0
 80033b4:	460b      	mov	r3, r1
 80033b6:	4610      	mov	r0, r2
 80033b8:	4619      	mov	r1, r3
 80033ba:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80033be:	f7fc fecb 	bl	8000158 <__aeabi_dsub>
 80033c2:	4602      	mov	r2, r0
 80033c4:	460b      	mov	r3, r1
 80033c6:	4610      	mov	r0, r2
 80033c8:	4619      	mov	r1, r3
 80033ca:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80033ce:	f7fd f87b 	bl	80004c8 <__aeabi_dmul>
 80033d2:	4602      	mov	r2, r0
 80033d4:	460b      	mov	r3, r1
 80033d6:	4614      	mov	r4, r2
 80033d8:	461d      	mov	r5, r3
 80033da:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 80033de:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80033e2:	f7fc feb9 	bl	8000158 <__aeabi_dsub>
 80033e6:	4602      	mov	r2, r0
 80033e8:	460b      	mov	r3, r1
 80033ea:	4610      	mov	r0, r2
 80033ec:	4619      	mov	r1, r3
 80033ee:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80033f2:	f7fd f869 	bl	80004c8 <__aeabi_dmul>
 80033f6:	4602      	mov	r2, r0
 80033f8:	460b      	mov	r3, r1
 80033fa:	4620      	mov	r0, r4
 80033fc:	4629      	mov	r1, r5
 80033fe:	f7fc fead 	bl	800015c <__adddf3>
 8003402:	4602      	mov	r2, r0
 8003404:	460b      	mov	r3, r1
 8003406:	4614      	mov	r4, r2
 8003408:	461d      	mov	r5, r3
 800340a:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 800340e:	f7fd f803 	bl	8000418 <__aeabi_f2d>
 8003412:	4602      	mov	r2, r0
 8003414:	460b      	mov	r3, r1
 8003416:	4620      	mov	r0, r4
 8003418:	4629      	mov	r1, r5
 800341a:	f7fc fe9d 	bl	8000158 <__aeabi_dsub>
 800341e:	4602      	mov	r2, r0
 8003420:	460b      	mov	r3, r1
 8003422:	4640      	mov	r0, r8
 8003424:	4649      	mov	r1, r9
 8003426:	f7fd f84f 	bl	80004c8 <__aeabi_dmul>
 800342a:	4602      	mov	r2, r0
 800342c:	460b      	mov	r3, r1
 800342e:	4650      	mov	r0, sl
 8003430:	4659      	mov	r1, fp
 8003432:	f7fc fe93 	bl	800015c <__adddf3>
 8003436:	4602      	mov	r2, r0
 8003438:	460b      	mov	r3, r1
 800343a:	4692      	mov	sl, r2
 800343c:	469b      	mov	fp, r3
 800343e:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 8003442:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003446:	f7fd f83f 	bl	80004c8 <__aeabi_dmul>
 800344a:	4602      	mov	r2, r0
 800344c:	460b      	mov	r3, r1
 800344e:	4614      	mov	r4, r2
 8003450:	461d      	mov	r5, r3
 8003452:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8003456:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800345a:	f7fd f835 	bl	80004c8 <__aeabi_dmul>
 800345e:	4602      	mov	r2, r0
 8003460:	460b      	mov	r3, r1
 8003462:	4620      	mov	r0, r4
 8003464:	4629      	mov	r1, r5
 8003466:	f7fc fe79 	bl	800015c <__adddf3>
 800346a:	4602      	mov	r2, r0
 800346c:	460b      	mov	r3, r1
 800346e:	4690      	mov	r8, r2
 8003470:	4699      	mov	r9, r3
 8003472:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 8003476:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800347a:	f7fc fe6d 	bl	8000158 <__aeabi_dsub>
 800347e:	4602      	mov	r2, r0
 8003480:	460b      	mov	r3, r1
 8003482:	4610      	mov	r0, r2
 8003484:	4619      	mov	r1, r3
 8003486:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800348a:	f7fd f81d 	bl	80004c8 <__aeabi_dmul>
 800348e:	4602      	mov	r2, r0
 8003490:	460b      	mov	r3, r1
 8003492:	4614      	mov	r4, r2
 8003494:	461d      	mov	r5, r3
 8003496:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 800349a:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800349e:	f7fc fe5d 	bl	800015c <__adddf3>
 80034a2:	4602      	mov	r2, r0
 80034a4:	460b      	mov	r3, r1
 80034a6:	4610      	mov	r0, r2
 80034a8:	4619      	mov	r1, r3
 80034aa:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80034ae:	f7fd f80b 	bl	80004c8 <__aeabi_dmul>
 80034b2:	4602      	mov	r2, r0
 80034b4:	460b      	mov	r3, r1
 80034b6:	4620      	mov	r0, r4
 80034b8:	4629      	mov	r1, r5
 80034ba:	f7fc fe4f 	bl	800015c <__adddf3>
 80034be:	4602      	mov	r2, r0
 80034c0:	460b      	mov	r3, r1
 80034c2:	4614      	mov	r4, r2
 80034c4:	461d      	mov	r5, r3
 80034c6:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 80034ca:	f7fc ffa5 	bl	8000418 <__aeabi_f2d>
 80034ce:	4602      	mov	r2, r0
 80034d0:	460b      	mov	r3, r1
 80034d2:	4620      	mov	r0, r4
 80034d4:	4629      	mov	r1, r5
 80034d6:	f7fc fe3f 	bl	8000158 <__aeabi_dsub>
 80034da:	4602      	mov	r2, r0
 80034dc:	460b      	mov	r3, r1
 80034de:	4640      	mov	r0, r8
 80034e0:	4649      	mov	r1, r9
 80034e2:	f7fc fff1 	bl	80004c8 <__aeabi_dmul>
 80034e6:	4602      	mov	r2, r0
 80034e8:	460b      	mov	r3, r1
 80034ea:	4650      	mov	r0, sl
 80034ec:	4659      	mov	r1, fp
 80034ee:	f7fc fe35 	bl	800015c <__adddf3>
 80034f2:	4602      	mov	r2, r0
 80034f4:	460b      	mov	r3, r1
 80034f6:	4692      	mov	sl, r2
 80034f8:	469b      	mov	fp, r3
 80034fa:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 80034fe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003502:	f7fc ffe1 	bl	80004c8 <__aeabi_dmul>
 8003506:	4602      	mov	r2, r0
 8003508:	460b      	mov	r3, r1
 800350a:	4614      	mov	r4, r2
 800350c:	461d      	mov	r5, r3
 800350e:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 8003512:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003516:	f7fc ffd7 	bl	80004c8 <__aeabi_dmul>
 800351a:	4602      	mov	r2, r0
 800351c:	460b      	mov	r3, r1
 800351e:	4620      	mov	r0, r4
 8003520:	4629      	mov	r1, r5
 8003522:	f7fc fe19 	bl	8000158 <__aeabi_dsub>
 8003526:	4602      	mov	r2, r0
 8003528:	460b      	mov	r3, r1
 800352a:	4690      	mov	r8, r2
 800352c:	4699      	mov	r9, r3
 800352e:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 8003532:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8003536:	f7fc fe11 	bl	800015c <__adddf3>
 800353a:	4602      	mov	r2, r0
 800353c:	460b      	mov	r3, r1
 800353e:	4610      	mov	r0, r2
 8003540:	4619      	mov	r1, r3
 8003542:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8003546:	f7fc ffbf 	bl	80004c8 <__aeabi_dmul>
 800354a:	4602      	mov	r2, r0
 800354c:	460b      	mov	r3, r1
 800354e:	4614      	mov	r4, r2
 8003550:	461d      	mov	r5, r3
 8003552:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8003556:	f04f 0000 	mov.w	r0, #0
 800355a:	4967      	ldr	r1, [pc, #412]	; (80036f8 <madgwick+0x1604>)
 800355c:	f7fc fdfc 	bl	8000158 <__aeabi_dsub>
 8003560:	4602      	mov	r2, r0
 8003562:	460b      	mov	r3, r1
 8003564:	4610      	mov	r0, r2
 8003566:	4619      	mov	r1, r3
 8003568:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 800356c:	f7fc fdf4 	bl	8000158 <__aeabi_dsub>
 8003570:	4602      	mov	r2, r0
 8003572:	460b      	mov	r3, r1
 8003574:	4610      	mov	r0, r2
 8003576:	4619      	mov	r1, r3
 8003578:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800357c:	f7fc ffa4 	bl	80004c8 <__aeabi_dmul>
 8003580:	4602      	mov	r2, r0
 8003582:	460b      	mov	r3, r1
 8003584:	4620      	mov	r0, r4
 8003586:	4629      	mov	r1, r5
 8003588:	f7fc fde8 	bl	800015c <__adddf3>
 800358c:	4602      	mov	r2, r0
 800358e:	460b      	mov	r3, r1
 8003590:	4614      	mov	r4, r2
 8003592:	461d      	mov	r5, r3
 8003594:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 8003598:	f7fc ff3e 	bl	8000418 <__aeabi_f2d>
 800359c:	4602      	mov	r2, r0
 800359e:	460b      	mov	r3, r1
 80035a0:	4620      	mov	r0, r4
 80035a2:	4629      	mov	r1, r5
 80035a4:	f7fc fdd8 	bl	8000158 <__aeabi_dsub>
 80035a8:	4602      	mov	r2, r0
 80035aa:	460b      	mov	r3, r1
 80035ac:	4640      	mov	r0, r8
 80035ae:	4649      	mov	r1, r9
 80035b0:	f7fc ff8a 	bl	80004c8 <__aeabi_dmul>
 80035b4:	4602      	mov	r2, r0
 80035b6:	460b      	mov	r3, r1
 80035b8:	4650      	mov	r0, sl
 80035ba:	4659      	mov	r1, fp
 80035bc:	f7fc fdce 	bl	800015c <__adddf3>
 80035c0:	4602      	mov	r2, r0
 80035c2:	460b      	mov	r3, r1
 80035c4:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	        s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 80035c8:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80035cc:	4602      	mov	r2, r0
 80035ce:	460b      	mov	r3, r1
 80035d0:	f7fc fdc4 	bl	800015c <__adddf3>
 80035d4:	4602      	mov	r2, r0
 80035d6:	460b      	mov	r3, r1
 80035d8:	4610      	mov	r0, r2
 80035da:	4619      	mov	r1, r3
 80035dc:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 80035e0:	f7fc fdba 	bl	8000158 <__aeabi_dsub>
 80035e4:	4602      	mov	r2, r0
 80035e6:	460b      	mov	r3, r1
 80035e8:	4614      	mov	r4, r2
 80035ea:	461d      	mov	r5, r3
 80035ec:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 80035f0:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80035f4:	6818      	ldr	r0, [r3, #0]
 80035f6:	f7fc ff0f 	bl	8000418 <__aeabi_f2d>
 80035fa:	4602      	mov	r2, r0
 80035fc:	460b      	mov	r3, r1
 80035fe:	4620      	mov	r0, r4
 8003600:	4629      	mov	r1, r5
 8003602:	f7fc fda9 	bl	8000158 <__aeabi_dsub>
 8003606:	4602      	mov	r2, r0
 8003608:	460b      	mov	r3, r1
 800360a:	4610      	mov	r0, r2
 800360c:	4619      	mov	r1, r3
 800360e:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	; 0x108
 8003612:	f7fc ff59 	bl	80004c8 <__aeabi_dmul>
 8003616:	4602      	mov	r2, r0
 8003618:	460b      	mov	r3, r1
 800361a:	4614      	mov	r4, r2
 800361c:	461d      	mov	r5, r3
 800361e:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8003622:	4602      	mov	r2, r0
 8003624:	460b      	mov	r3, r1
 8003626:	f7fc fd99 	bl	800015c <__adddf3>
 800362a:	4602      	mov	r2, r0
 800362c:	460b      	mov	r3, r1
 800362e:	4610      	mov	r0, r2
 8003630:	4619      	mov	r1, r3
 8003632:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 8003636:	f7fc fd91 	bl	800015c <__adddf3>
 800363a:	4602      	mov	r2, r0
 800363c:	460b      	mov	r3, r1
 800363e:	4690      	mov	r8, r2
 8003640:	4699      	mov	r9, r3
 8003642:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8003646:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800364a:	6818      	ldr	r0, [r3, #0]
 800364c:	f7fc fee4 	bl	8000418 <__aeabi_f2d>
 8003650:	4602      	mov	r2, r0
 8003652:	460b      	mov	r3, r1
 8003654:	4640      	mov	r0, r8
 8003656:	4649      	mov	r1, r9
 8003658:	f7fc fd7e 	bl	8000158 <__aeabi_dsub>
 800365c:	4602      	mov	r2, r0
 800365e:	460b      	mov	r3, r1
 8003660:	4610      	mov	r0, r2
 8003662:	4619      	mov	r1, r3
 8003664:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	; 0x100
 8003668:	f7fc ff2e 	bl	80004c8 <__aeabi_dmul>
 800366c:	4602      	mov	r2, r0
 800366e:	460b      	mov	r3, r1
 8003670:	4620      	mov	r0, r4
 8003672:	4629      	mov	r1, r5
 8003674:	f7fc fd72 	bl	800015c <__adddf3>
 8003678:	4602      	mov	r2, r0
 800367a:	460b      	mov	r3, r1
 800367c:	4690      	mov	r8, r2
 800367e:	4699      	mov	r9, r3
 8003680:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8003684:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	60bb      	str	r3, [r7, #8]
 800368c:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8003690:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800369a:	60fb      	str	r3, [r7, #12]
 800369c:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 80036a0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80036a4:	f7fc ff10 	bl	80004c8 <__aeabi_dmul>
 80036a8:	4602      	mov	r2, r0
 80036aa:	460b      	mov	r3, r1
 80036ac:	4614      	mov	r4, r2
 80036ae:	461d      	mov	r5, r3
 80036b0:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 80036b4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80036b8:	f7fc ff06 	bl	80004c8 <__aeabi_dmul>
 80036bc:	4602      	mov	r2, r0
 80036be:	460b      	mov	r3, r1
 80036c0:	4620      	mov	r0, r4
 80036c2:	4629      	mov	r1, r5
 80036c4:	f7fc fd4a 	bl	800015c <__adddf3>
 80036c8:	4602      	mov	r2, r0
 80036ca:	460b      	mov	r3, r1
 80036cc:	4692      	mov	sl, r2
 80036ce:	469b      	mov	fp, r3
 80036d0:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 80036d4:	f04f 0000 	mov.w	r0, #0
 80036d8:	4907      	ldr	r1, [pc, #28]	; (80036f8 <madgwick+0x1604>)
 80036da:	f7fc fd3d 	bl	8000158 <__aeabi_dsub>
 80036de:	4602      	mov	r2, r0
 80036e0:	460b      	mov	r3, r1
 80036e2:	4610      	mov	r0, r2
 80036e4:	4619      	mov	r1, r3
 80036e6:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80036ea:	f7fc fd35 	bl	8000158 <__aeabi_dsub>
 80036ee:	4602      	mov	r2, r0
 80036f0:	460b      	mov	r3, r1
 80036f2:	4610      	mov	r0, r2
 80036f4:	4619      	mov	r1, r3
 80036f6:	e001      	b.n	80036fc <madgwick+0x1608>
 80036f8:	3fe00000 	.word	0x3fe00000
 80036fc:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8003700:	f7fc fee2 	bl	80004c8 <__aeabi_dmul>
 8003704:	4602      	mov	r2, r0
 8003706:	460b      	mov	r3, r1
 8003708:	4614      	mov	r4, r2
 800370a:	461d      	mov	r5, r3
 800370c:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 8003710:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003714:	f7fc fd20 	bl	8000158 <__aeabi_dsub>
 8003718:	4602      	mov	r2, r0
 800371a:	460b      	mov	r3, r1
 800371c:	4610      	mov	r0, r2
 800371e:	4619      	mov	r1, r3
 8003720:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8003724:	f7fc fed0 	bl	80004c8 <__aeabi_dmul>
 8003728:	4602      	mov	r2, r0
 800372a:	460b      	mov	r3, r1
 800372c:	4620      	mov	r0, r4
 800372e:	4629      	mov	r1, r5
 8003730:	f7fc fd14 	bl	800015c <__adddf3>
 8003734:	4602      	mov	r2, r0
 8003736:	460b      	mov	r3, r1
 8003738:	4614      	mov	r4, r2
 800373a:	461d      	mov	r5, r3
 800373c:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 8003740:	f7fc fe6a 	bl	8000418 <__aeabi_f2d>
 8003744:	4602      	mov	r2, r0
 8003746:	460b      	mov	r3, r1
 8003748:	4620      	mov	r0, r4
 800374a:	4629      	mov	r1, r5
 800374c:	f7fc fd04 	bl	8000158 <__aeabi_dsub>
 8003750:	4602      	mov	r2, r0
 8003752:	460b      	mov	r3, r1
 8003754:	4650      	mov	r0, sl
 8003756:	4659      	mov	r1, fp
 8003758:	f7fc feb6 	bl	80004c8 <__aeabi_dmul>
 800375c:	4602      	mov	r2, r0
 800375e:	460b      	mov	r3, r1
 8003760:	4640      	mov	r0, r8
 8003762:	4649      	mov	r1, r9
 8003764:	f7fc fcfa 	bl	800015c <__adddf3>
 8003768:	4602      	mov	r2, r0
 800376a:	460b      	mov	r3, r1
 800376c:	4614      	mov	r4, r2
 800376e:	461d      	mov	r5, r3
 8003770:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8003774:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	603b      	str	r3, [r7, #0]
 800377c:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8003780:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800378a:	607b      	str	r3, [r7, #4]
 800378c:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8003790:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003794:	f7fc fe98 	bl	80004c8 <__aeabi_dmul>
 8003798:	4602      	mov	r2, r0
 800379a:	460b      	mov	r3, r1
 800379c:	4690      	mov	r8, r2
 800379e:	4699      	mov	r9, r3
 80037a0:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 80037a4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80037a8:	f7fc fe8e 	bl	80004c8 <__aeabi_dmul>
 80037ac:	4602      	mov	r2, r0
 80037ae:	460b      	mov	r3, r1
 80037b0:	4640      	mov	r0, r8
 80037b2:	4649      	mov	r1, r9
 80037b4:	f7fc fcd2 	bl	800015c <__adddf3>
 80037b8:	4602      	mov	r2, r0
 80037ba:	460b      	mov	r3, r1
 80037bc:	4690      	mov	r8, r2
 80037be:	4699      	mov	r9, r3
 80037c0:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 80037c4:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 80037c8:	f7fc fcc6 	bl	8000158 <__aeabi_dsub>
 80037cc:	4602      	mov	r2, r0
 80037ce:	460b      	mov	r3, r1
 80037d0:	4610      	mov	r0, r2
 80037d2:	4619      	mov	r1, r3
 80037d4:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80037d8:	f7fc fe76 	bl	80004c8 <__aeabi_dmul>
 80037dc:	4602      	mov	r2, r0
 80037de:	460b      	mov	r3, r1
 80037e0:	4692      	mov	sl, r2
 80037e2:	469b      	mov	fp, r3
 80037e4:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 80037e8:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 80037ec:	f7fc fcb6 	bl	800015c <__adddf3>
 80037f0:	4602      	mov	r2, r0
 80037f2:	460b      	mov	r3, r1
 80037f4:	4610      	mov	r0, r2
 80037f6:	4619      	mov	r1, r3
 80037f8:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80037fc:	f7fc fe64 	bl	80004c8 <__aeabi_dmul>
 8003800:	4602      	mov	r2, r0
 8003802:	460b      	mov	r3, r1
 8003804:	4650      	mov	r0, sl
 8003806:	4659      	mov	r1, fp
 8003808:	f7fc fca8 	bl	800015c <__adddf3>
 800380c:	4602      	mov	r2, r0
 800380e:	460b      	mov	r3, r1
 8003810:	4692      	mov	sl, r2
 8003812:	469b      	mov	fp, r3
 8003814:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 8003818:	f7fc fdfe 	bl	8000418 <__aeabi_f2d>
 800381c:	4602      	mov	r2, r0
 800381e:	460b      	mov	r3, r1
 8003820:	4650      	mov	r0, sl
 8003822:	4659      	mov	r1, fp
 8003824:	f7fc fc98 	bl	8000158 <__aeabi_dsub>
 8003828:	4602      	mov	r2, r0
 800382a:	460b      	mov	r3, r1
 800382c:	4640      	mov	r0, r8
 800382e:	4649      	mov	r1, r9
 8003830:	f7fc fe4a 	bl	80004c8 <__aeabi_dmul>
 8003834:	4602      	mov	r2, r0
 8003836:	460b      	mov	r3, r1
 8003838:	4620      	mov	r0, r4
 800383a:	4629      	mov	r1, r5
 800383c:	f7fc fc8e 	bl	800015c <__adddf3>
 8003840:	4602      	mov	r2, r0
 8003842:	460b      	mov	r3, r1
 8003844:	4614      	mov	r4, r2
 8003846:	461d      	mov	r5, r3
 8003848:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 800384c:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003850:	f7fc fe3a 	bl	80004c8 <__aeabi_dmul>
 8003854:	4602      	mov	r2, r0
 8003856:	460b      	mov	r3, r1
 8003858:	4690      	mov	r8, r2
 800385a:	4699      	mov	r9, r3
 800385c:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 8003860:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8003864:	f7fc fc7a 	bl	800015c <__adddf3>
 8003868:	4602      	mov	r2, r0
 800386a:	460b      	mov	r3, r1
 800386c:	4610      	mov	r0, r2
 800386e:	4619      	mov	r1, r3
 8003870:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8003874:	f7fc fe28 	bl	80004c8 <__aeabi_dmul>
 8003878:	4602      	mov	r2, r0
 800387a:	460b      	mov	r3, r1
 800387c:	4692      	mov	sl, r2
 800387e:	469b      	mov	fp, r3
 8003880:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8003884:	f04f 0000 	mov.w	r0, #0
 8003888:	49b9      	ldr	r1, [pc, #740]	; (8003b70 <madgwick+0x1a7c>)
 800388a:	f7fc fc65 	bl	8000158 <__aeabi_dsub>
 800388e:	4602      	mov	r2, r0
 8003890:	460b      	mov	r3, r1
 8003892:	4610      	mov	r0, r2
 8003894:	4619      	mov	r1, r3
 8003896:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 800389a:	f7fc fc5d 	bl	8000158 <__aeabi_dsub>
 800389e:	4602      	mov	r2, r0
 80038a0:	460b      	mov	r3, r1
 80038a2:	4610      	mov	r0, r2
 80038a4:	4619      	mov	r1, r3
 80038a6:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80038aa:	f7fc fe0d 	bl	80004c8 <__aeabi_dmul>
 80038ae:	4602      	mov	r2, r0
 80038b0:	460b      	mov	r3, r1
 80038b2:	4650      	mov	r0, sl
 80038b4:	4659      	mov	r1, fp
 80038b6:	f7fc fc51 	bl	800015c <__adddf3>
 80038ba:	4602      	mov	r2, r0
 80038bc:	460b      	mov	r3, r1
 80038be:	4692      	mov	sl, r2
 80038c0:	469b      	mov	fp, r3
 80038c2:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 80038c6:	f7fc fda7 	bl	8000418 <__aeabi_f2d>
 80038ca:	4602      	mov	r2, r0
 80038cc:	460b      	mov	r3, r1
 80038ce:	4650      	mov	r0, sl
 80038d0:	4659      	mov	r1, fp
 80038d2:	f7fc fc41 	bl	8000158 <__aeabi_dsub>
 80038d6:	4602      	mov	r2, r0
 80038d8:	460b      	mov	r3, r1
 80038da:	4640      	mov	r0, r8
 80038dc:	4649      	mov	r1, r9
 80038de:	f7fc fdf3 	bl	80004c8 <__aeabi_dmul>
 80038e2:	4602      	mov	r2, r0
 80038e4:	460b      	mov	r3, r1
 80038e6:	4620      	mov	r0, r4
 80038e8:	4629      	mov	r1, r5
 80038ea:	f7fc fc37 	bl	800015c <__adddf3>
 80038ee:	4602      	mov	r2, r0
 80038f0:	460b      	mov	r3, r1
 80038f2:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	        recipNorm = 1.0 / sqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3);  // normalise step magnitude
 80038f6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80038fa:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80038fe:	f7fc fde3 	bl	80004c8 <__aeabi_dmul>
 8003902:	4602      	mov	r2, r0
 8003904:	460b      	mov	r3, r1
 8003906:	4614      	mov	r4, r2
 8003908:	461d      	mov	r5, r3
 800390a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800390e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003912:	f7fc fdd9 	bl	80004c8 <__aeabi_dmul>
 8003916:	4602      	mov	r2, r0
 8003918:	460b      	mov	r3, r1
 800391a:	4620      	mov	r0, r4
 800391c:	4629      	mov	r1, r5
 800391e:	f7fc fc1d 	bl	800015c <__adddf3>
 8003922:	4602      	mov	r2, r0
 8003924:	460b      	mov	r3, r1
 8003926:	4614      	mov	r4, r2
 8003928:	461d      	mov	r5, r3
 800392a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800392e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003932:	f7fc fdc9 	bl	80004c8 <__aeabi_dmul>
 8003936:	4602      	mov	r2, r0
 8003938:	460b      	mov	r3, r1
 800393a:	4620      	mov	r0, r4
 800393c:	4629      	mov	r1, r5
 800393e:	f7fc fc0d 	bl	800015c <__adddf3>
 8003942:	4602      	mov	r2, r0
 8003944:	460b      	mov	r3, r1
 8003946:	4614      	mov	r4, r2
 8003948:	461d      	mov	r5, r3
 800394a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800394e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003952:	f7fc fdb9 	bl	80004c8 <__aeabi_dmul>
 8003956:	4602      	mov	r2, r0
 8003958:	460b      	mov	r3, r1
 800395a:	4620      	mov	r0, r4
 800395c:	4629      	mov	r1, r5
 800395e:	f7fc fbfd 	bl	800015c <__adddf3>
 8003962:	4602      	mov	r2, r0
 8003964:	460b      	mov	r3, r1
 8003966:	4610      	mov	r0, r2
 8003968:	4619      	mov	r1, r3
 800396a:	f004 fcdf 	bl	800832c <sqrt>
 800396e:	4602      	mov	r2, r0
 8003970:	460b      	mov	r3, r1
 8003972:	f04f 0000 	mov.w	r0, #0
 8003976:	497f      	ldr	r1, [pc, #508]	; (8003b74 <madgwick+0x1a80>)
 8003978:	f7fc fed0 	bl	800071c <__aeabi_ddiv>
 800397c:	4602      	mov	r2, r0
 800397e:	460b      	mov	r3, r1
 8003980:	e9c7 2350 	strd	r2, r3, [r7, #320]	; 0x140
	        s0 *= recipNorm;
 8003984:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8003988:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800398c:	f7fc fd9c 	bl	80004c8 <__aeabi_dmul>
 8003990:	4602      	mov	r2, r0
 8003992:	460b      	mov	r3, r1
 8003994:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	        s1 *= recipNorm;
 8003998:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 800399c:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80039a0:	f7fc fd92 	bl	80004c8 <__aeabi_dmul>
 80039a4:	4602      	mov	r2, r0
 80039a6:	460b      	mov	r3, r1
 80039a8:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	        s2 *= recipNorm;
 80039ac:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 80039b0:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80039b4:	f7fc fd88 	bl	80004c8 <__aeabi_dmul>
 80039b8:	4602      	mov	r2, r0
 80039ba:	460b      	mov	r3, r1
 80039bc:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	        s3 *= recipNorm;
 80039c0:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 80039c4:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80039c8:	f7fc fd7e 	bl	80004c8 <__aeabi_dmul>
 80039cc:	4602      	mov	r2, r0
 80039ce:	460b      	mov	r3, r1
 80039d0:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	        // Apply feedback step
	        qDot1 -= beta * s0;
 80039d4:	4b68      	ldr	r3, [pc, #416]	; (8003b78 <madgwick+0x1a84>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4618      	mov	r0, r3
 80039da:	f7fc fd1d 	bl	8000418 <__aeabi_f2d>
 80039de:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80039e2:	f7fc fd71 	bl	80004c8 <__aeabi_dmul>
 80039e6:	4602      	mov	r2, r0
 80039e8:	460b      	mov	r3, r1
 80039ea:	e9d7 015a 	ldrd	r0, r1, [r7, #360]	; 0x168
 80039ee:	f7fc fbb3 	bl	8000158 <__aeabi_dsub>
 80039f2:	4602      	mov	r2, r0
 80039f4:	460b      	mov	r3, r1
 80039f6:	e9c7 235a 	strd	r2, r3, [r7, #360]	; 0x168
	        qDot2 -= beta * s1;
 80039fa:	4b5f      	ldr	r3, [pc, #380]	; (8003b78 <madgwick+0x1a84>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4618      	mov	r0, r3
 8003a00:	f7fc fd0a 	bl	8000418 <__aeabi_f2d>
 8003a04:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003a08:	f7fc fd5e 	bl	80004c8 <__aeabi_dmul>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	460b      	mov	r3, r1
 8003a10:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	; 0x160
 8003a14:	f7fc fba0 	bl	8000158 <__aeabi_dsub>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	460b      	mov	r3, r1
 8003a1c:	e9c7 2358 	strd	r2, r3, [r7, #352]	; 0x160
	        qDot3 -= beta * s2;
 8003a20:	4b55      	ldr	r3, [pc, #340]	; (8003b78 <madgwick+0x1a84>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4618      	mov	r0, r3
 8003a26:	f7fc fcf7 	bl	8000418 <__aeabi_f2d>
 8003a2a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003a2e:	f7fc fd4b 	bl	80004c8 <__aeabi_dmul>
 8003a32:	4602      	mov	r2, r0
 8003a34:	460b      	mov	r3, r1
 8003a36:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	; 0x158
 8003a3a:	f7fc fb8d 	bl	8000158 <__aeabi_dsub>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	460b      	mov	r3, r1
 8003a42:	e9c7 2356 	strd	r2, r3, [r7, #344]	; 0x158
	        qDot4 -= beta * s3;
 8003a46:	4b4c      	ldr	r3, [pc, #304]	; (8003b78 <madgwick+0x1a84>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f7fc fce4 	bl	8000418 <__aeabi_f2d>
 8003a50:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003a54:	f7fc fd38 	bl	80004c8 <__aeabi_dmul>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	460b      	mov	r3, r1
 8003a5c:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	; 0x150
 8003a60:	f7fc fb7a 	bl	8000158 <__aeabi_dsub>
 8003a64:	4602      	mov	r2, r0
 8003a66:	460b      	mov	r3, r1
 8003a68:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150

	        // Integrate rate of change of quaternion to yield quaternion
	        q0 += qDot1 * deltaT;
 8003a6c:	4b43      	ldr	r3, [pc, #268]	; (8003b7c <madgwick+0x1a88>)
 8003a6e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003a72:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	; 0x168
 8003a76:	f7fc fd27 	bl	80004c8 <__aeabi_dmul>
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	460b      	mov	r3, r1
 8003a7e:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003a82:	f7fc fb6b 	bl	800015c <__adddf3>
 8003a86:	4602      	mov	r2, r0
 8003a88:	460b      	mov	r3, r1
 8003a8a:	e9c7 2362 	strd	r2, r3, [r7, #392]	; 0x188
	        q1 += qDot2 * deltaT;
 8003a8e:	4b3b      	ldr	r3, [pc, #236]	; (8003b7c <madgwick+0x1a88>)
 8003a90:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003a94:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	; 0x160
 8003a98:	f7fc fd16 	bl	80004c8 <__aeabi_dmul>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	460b      	mov	r3, r1
 8003aa0:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 8003aa4:	f7fc fb5a 	bl	800015c <__adddf3>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	460b      	mov	r3, r1
 8003aac:	e9c7 2360 	strd	r2, r3, [r7, #384]	; 0x180
	        q2 += qDot3 * deltaT;
 8003ab0:	4b32      	ldr	r3, [pc, #200]	; (8003b7c <madgwick+0x1a88>)
 8003ab2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003ab6:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	; 0x158
 8003aba:	f7fc fd05 	bl	80004c8 <__aeabi_dmul>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	460b      	mov	r3, r1
 8003ac2:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 8003ac6:	f7fc fb49 	bl	800015c <__adddf3>
 8003aca:	4602      	mov	r2, r0
 8003acc:	460b      	mov	r3, r1
 8003ace:	e9c7 235e 	strd	r2, r3, [r7, #376]	; 0x178
	        q3 += qDot4 * deltaT;
 8003ad2:	4b2a      	ldr	r3, [pc, #168]	; (8003b7c <madgwick+0x1a88>)
 8003ad4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003ad8:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 8003adc:	f7fc fcf4 	bl	80004c8 <__aeabi_dmul>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	460b      	mov	r3, r1
 8003ae4:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 8003ae8:	f7fc fb38 	bl	800015c <__adddf3>
 8003aec:	4602      	mov	r2, r0
 8003aee:	460b      	mov	r3, r1
 8003af0:	e9c7 235c 	strd	r2, r3, [r7, #368]	; 0x170

	        // Normalise quaternion
	        recipNorm = 1.0 / sqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8003af4:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8003af8:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003afc:	f7fc fce4 	bl	80004c8 <__aeabi_dmul>
 8003b00:	4602      	mov	r2, r0
 8003b02:	460b      	mov	r3, r1
 8003b04:	4614      	mov	r4, r2
 8003b06:	461d      	mov	r5, r3
 8003b08:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 8003b0c:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 8003b10:	f7fc fcda 	bl	80004c8 <__aeabi_dmul>
 8003b14:	4602      	mov	r2, r0
 8003b16:	460b      	mov	r3, r1
 8003b18:	4620      	mov	r0, r4
 8003b1a:	4629      	mov	r1, r5
 8003b1c:	f7fc fb1e 	bl	800015c <__adddf3>
 8003b20:	4602      	mov	r2, r0
 8003b22:	460b      	mov	r3, r1
 8003b24:	4614      	mov	r4, r2
 8003b26:	461d      	mov	r5, r3
 8003b28:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 8003b2c:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 8003b30:	f7fc fcca 	bl	80004c8 <__aeabi_dmul>
 8003b34:	4602      	mov	r2, r0
 8003b36:	460b      	mov	r3, r1
 8003b38:	4620      	mov	r0, r4
 8003b3a:	4629      	mov	r1, r5
 8003b3c:	f7fc fb0e 	bl	800015c <__adddf3>
 8003b40:	4602      	mov	r2, r0
 8003b42:	460b      	mov	r3, r1
 8003b44:	4614      	mov	r4, r2
 8003b46:	461d      	mov	r5, r3
 8003b48:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8003b4c:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 8003b50:	f7fc fcba 	bl	80004c8 <__aeabi_dmul>
 8003b54:	4602      	mov	r2, r0
 8003b56:	460b      	mov	r3, r1
 8003b58:	4620      	mov	r0, r4
 8003b5a:	4629      	mov	r1, r5
 8003b5c:	f7fc fafe 	bl	800015c <__adddf3>
 8003b60:	4602      	mov	r2, r0
 8003b62:	460b      	mov	r3, r1
 8003b64:	4610      	mov	r0, r2
 8003b66:	4619      	mov	r1, r3
 8003b68:	f004 fbe0 	bl	800832c <sqrt>
 8003b6c:	e008      	b.n	8003b80 <madgwick+0x1a8c>
 8003b6e:	bf00      	nop
 8003b70:	3fe00000 	.word	0x3fe00000
 8003b74:	3ff00000 	.word	0x3ff00000
 8003b78:	20000004 	.word	0x20000004
 8003b7c:	200000e0 	.word	0x200000e0
 8003b80:	4602      	mov	r2, r0
 8003b82:	460b      	mov	r3, r1
 8003b84:	f04f 0000 	mov.w	r0, #0
 8003b88:	492e      	ldr	r1, [pc, #184]	; (8003c44 <madgwick+0x1b50>)
 8003b8a:	f7fc fdc7 	bl	800071c <__aeabi_ddiv>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	460b      	mov	r3, r1
 8003b92:	e9c7 2350 	strd	r2, r3, [r7, #320]	; 0x140
	        q0 *= recipNorm;
 8003b96:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8003b9a:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003b9e:	f7fc fc93 	bl	80004c8 <__aeabi_dmul>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	460b      	mov	r3, r1
 8003ba6:	e9c7 2362 	strd	r2, r3, [r7, #392]	; 0x188
	        q1 *= recipNorm;
 8003baa:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8003bae:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 8003bb2:	f7fc fc89 	bl	80004c8 <__aeabi_dmul>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	460b      	mov	r3, r1
 8003bba:	e9c7 2360 	strd	r2, r3, [r7, #384]	; 0x180
	        q2 *= recipNorm;
 8003bbe:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8003bc2:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 8003bc6:	f7fc fc7f 	bl	80004c8 <__aeabi_dmul>
 8003bca:	4602      	mov	r2, r0
 8003bcc:	460b      	mov	r3, r1
 8003bce:	e9c7 235e 	strd	r2, r3, [r7, #376]	; 0x178
	        q3 *= recipNorm;
 8003bd2:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8003bd6:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 8003bda:	f7fc fc75 	bl	80004c8 <__aeabi_dmul>
 8003bde:	4602      	mov	r2, r0
 8003be0:	460b      	mov	r3, r1
 8003be2:	e9c7 235c 	strd	r2, r3, [r7, #368]	; 0x170

	        q[0] = q0;
 8003be6:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003bea:	f7fc ff45 	bl	8000a78 <__aeabi_d2f>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8003bf4:	601a      	str	r2, [r3, #0]
	        q[1] = q1;
 8003bf6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8003bfa:	1d1c      	adds	r4, r3, #4
 8003bfc:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 8003c00:	f7fc ff3a 	bl	8000a78 <__aeabi_d2f>
 8003c04:	4603      	mov	r3, r0
 8003c06:	6023      	str	r3, [r4, #0]
	        q[2] = q2;
 8003c08:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8003c0c:	f103 0408 	add.w	r4, r3, #8
 8003c10:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 8003c14:	f7fc ff30 	bl	8000a78 <__aeabi_d2f>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	6023      	str	r3, [r4, #0]
	        q[3] = q3;
 8003c1c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8003c20:	f103 040c 	add.w	r4, r3, #12
 8003c24:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 8003c28:	f7fc ff26 	bl	8000a78 <__aeabi_d2f>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	6023      	str	r3, [r4, #0]
 8003c30:	e002      	b.n	8003c38 <madgwick+0x1b44>
	        if (a_norm == 0.) return;  // handle NaN
 8003c32:	bf00      	nop
 8003c34:	e000      	b.n	8003c38 <madgwick+0x1b44>
	        if (m_norm == 0.) return;  // handle NaN
 8003c36:	bf00      	nop

}
 8003c38:	f507 77ca 	add.w	r7, r7, #404	; 0x194
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c42:	bf00      	nop
 8003c44:	3ff00000 	.word	0x3ff00000

08003c48 <HAL_GPIO_EXTI_Callback>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* USER CODE BEGIN PV */
void HAL_GPIO_EXTI_Callback (uint16_t GPIO_Pin){
 8003c48:	b590      	push	{r4, r7, lr}
 8003c4a:	b085      	sub	sp, #20
 8003c4c:	af02      	add	r7, sp, #8
 8003c4e:	4603      	mov	r3, r0
 8003c50:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_11){
 8003c52:	88fb      	ldrh	r3, [r7, #6]
 8003c54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c58:	d155      	bne.n	8003d06 <HAL_GPIO_EXTI_Callback+0xbe>
		tick = __HAL_TIM_GET_COUNTER(&htim4);
 8003c5a:	4b2d      	ldr	r3, [pc, #180]	; (8003d10 <HAL_GPIO_EXTI_Callback+0xc8>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c60:	461a      	mov	r2, r3
 8003c62:	4b2c      	ldr	r3, [pc, #176]	; (8003d14 <HAL_GPIO_EXTI_Callback+0xcc>)
 8003c64:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(&htim4,0);
 8003c66:	4b2a      	ldr	r3, [pc, #168]	; (8003d10 <HAL_GPIO_EXTI_Callback+0xc8>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	625a      	str	r2, [r3, #36]	; 0x24
		if(tick < 2008){
 8003c6e:	4b29      	ldr	r3, [pc, #164]	; (8003d14 <HAL_GPIO_EXTI_Callback+0xcc>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f5b3 6ffb 	cmp.w	r3, #2008	; 0x7d8
 8003c76:	da3f      	bge.n	8003cf8 <HAL_GPIO_EXTI_Callback+0xb0>
			if(pulse==2){
 8003c78:	4b27      	ldr	r3, [pc, #156]	; (8003d18 <HAL_GPIO_EXTI_Callback+0xd0>)
 8003c7a:	781b      	ldrb	r3, [r3, #0]
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	d109      	bne.n	8003c96 <HAL_GPIO_EXTI_Callback+0x4e>
//				if(tick<1000) ch[pulse]=ch[pulse];
//				else
					ch[pulse]= tick;
 8003c82:	4b25      	ldr	r3, [pc, #148]	; (8003d18 <HAL_GPIO_EXTI_Callback+0xd0>)
 8003c84:	781b      	ldrb	r3, [r3, #0]
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	4619      	mov	r1, r3
 8003c8a:	4b22      	ldr	r3, [pc, #136]	; (8003d14 <HAL_GPIO_EXTI_Callback+0xcc>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a23      	ldr	r2, [pc, #140]	; (8003d1c <HAL_GPIO_EXTI_Callback+0xd4>)
 8003c90:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8003c94:	e028      	b.n	8003ce8 <HAL_GPIO_EXTI_Callback+0xa0>
			}
			else if((pulse ==4) || (pulse ==5)){
 8003c96:	4b20      	ldr	r3, [pc, #128]	; (8003d18 <HAL_GPIO_EXTI_Callback+0xd0>)
 8003c98:	781b      	ldrb	r3, [r3, #0]
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	2b04      	cmp	r3, #4
 8003c9e:	d004      	beq.n	8003caa <HAL_GPIO_EXTI_Callback+0x62>
 8003ca0:	4b1d      	ldr	r3, [pc, #116]	; (8003d18 <HAL_GPIO_EXTI_Callback+0xd0>)
 8003ca2:	781b      	ldrb	r3, [r3, #0]
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	2b05      	cmp	r3, #5
 8003ca8:	d109      	bne.n	8003cbe <HAL_GPIO_EXTI_Callback+0x76>
				ch[pulse]= tick;
 8003caa:	4b1b      	ldr	r3, [pc, #108]	; (8003d18 <HAL_GPIO_EXTI_Callback+0xd0>)
 8003cac:	781b      	ldrb	r3, [r3, #0]
 8003cae:	b2db      	uxtb	r3, r3
 8003cb0:	4619      	mov	r1, r3
 8003cb2:	4b18      	ldr	r3, [pc, #96]	; (8003d14 <HAL_GPIO_EXTI_Callback+0xcc>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a19      	ldr	r2, [pc, #100]	; (8003d1c <HAL_GPIO_EXTI_Callback+0xd4>)
 8003cb8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8003cbc:	e014      	b.n	8003ce8 <HAL_GPIO_EXTI_Callback+0xa0>
			}
			else{
//				if(tick<1200 || tick >1700 ) ch[pulse]=ch[pulse];
//				else
					ch[pulse]= mapValue(tick, 1200, 1700, 1000, 2000);
 8003cbe:	4b15      	ldr	r3, [pc, #84]	; (8003d14 <HAL_GPIO_EXTI_Callback+0xcc>)
 8003cc0:	6818      	ldr	r0, [r3, #0]
 8003cc2:	4b15      	ldr	r3, [pc, #84]	; (8003d18 <HAL_GPIO_EXTI_Callback+0xd0>)
 8003cc4:	781b      	ldrb	r3, [r3, #0]
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	461c      	mov	r4, r3
 8003cca:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003cce:	9300      	str	r3, [sp, #0]
 8003cd0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003cd4:	f240 62a4 	movw	r2, #1700	; 0x6a4
 8003cd8:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 8003cdc:	f000 f820 	bl	8003d20 <mapValue>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	4a0e      	ldr	r2, [pc, #56]	; (8003d1c <HAL_GPIO_EXTI_Callback+0xd4>)
 8003ce4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
				//ch[pulse]= tick;
			}
			pulse++;
 8003ce8:	4b0b      	ldr	r3, [pc, #44]	; (8003d18 <HAL_GPIO_EXTI_Callback+0xd0>)
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	3301      	adds	r3, #1
 8003cf0:	b2da      	uxtb	r2, r3
 8003cf2:	4b09      	ldr	r3, [pc, #36]	; (8003d18 <HAL_GPIO_EXTI_Callback+0xd0>)
 8003cf4:	701a      	strb	r2, [r3, #0]
			pulse = 0;
		}

	}

}
 8003cf6:	e006      	b.n	8003d06 <HAL_GPIO_EXTI_Callback+0xbe>
			__HAL_TIM_SET_COUNTER(&htim4,0);
 8003cf8:	4b05      	ldr	r3, [pc, #20]	; (8003d10 <HAL_GPIO_EXTI_Callback+0xc8>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	625a      	str	r2, [r3, #36]	; 0x24
			pulse = 0;
 8003d00:	4b05      	ldr	r3, [pc, #20]	; (8003d18 <HAL_GPIO_EXTI_Callback+0xd0>)
 8003d02:	2200      	movs	r2, #0
 8003d04:	701a      	strb	r2, [r3, #0]
}
 8003d06:	bf00      	nop
 8003d08:	370c      	adds	r7, #12
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd90      	pop	{r4, r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	20000378 	.word	0x20000378
 8003d14:	20000114 	.word	0x20000114
 8003d18:	20000118 	.word	0x20000118
 8003d1c:	200000f4 	.word	0x200000f4

08003d20 <mapValue>:

int mapValue(int value, int inMin, int inMax, int outMin, int outMax) {
 8003d20:	b480      	push	{r7}
 8003d22:	b085      	sub	sp, #20
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	60b9      	str	r1, [r7, #8]
 8003d2a:	607a      	str	r2, [r7, #4]
 8003d2c:	603b      	str	r3, [r7, #0]
if (value < inMin) return outMin;
 8003d2e:	68fa      	ldr	r2, [r7, #12]
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	da01      	bge.n	8003d3a <mapValue+0x1a>
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	e014      	b.n	8003d64 <mapValue+0x44>
else if (value > inMax) return outMax;
 8003d3a:	68fa      	ldr	r2, [r7, #12]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	dd01      	ble.n	8003d46 <mapValue+0x26>
 8003d42:	69bb      	ldr	r3, [r7, #24]
 8003d44:	e00e      	b.n	8003d64 <mapValue+0x44>

return (value - inMin) * (outMax - outMin) / (inMax - inMin) + outMin;
 8003d46:	68fa      	ldr	r2, [r7, #12]
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	1ad3      	subs	r3, r2, r3
 8003d4c:	69b9      	ldr	r1, [r7, #24]
 8003d4e:	683a      	ldr	r2, [r7, #0]
 8003d50:	1a8a      	subs	r2, r1, r2
 8003d52:	fb03 f202 	mul.w	r2, r3, r2
 8003d56:	6879      	ldr	r1, [r7, #4]
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	1acb      	subs	r3, r1, r3
 8003d5c:	fb92 f2f3 	sdiv	r2, r2, r3
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	4413      	add	r3, r2
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3714      	adds	r7, #20
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bc80      	pop	{r7}
 8003d6c:	4770      	bx	lr
	...

08003d70 <calibrate_gyro>:
void calibrate_gyro(void) {
 8003d70:	b580      	push	{r7, lr}
 8003d72:	af00      	add	r7, sp, #0
  cal_int = 0;                                                                        //Set the cal_int variable to zero.
 8003d74:	4b34      	ldr	r3, [pc, #208]	; (8003e48 <calibrate_gyro+0xd8>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	601a      	str	r2, [r3, #0]
  if (cal_int != 2000) {
 8003d7a:	4b33      	ldr	r3, [pc, #204]	; (8003e48 <calibrate_gyro+0xd8>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003d82:	d05f      	beq.n	8003e44 <calibrate_gyro+0xd4>
    //Let's take multiple gyro data samples so we can determine the average gyro offset (calibration).
    for (cal_int = 0; cal_int < 2000 ; cal_int ++) {                                  //Take 2000 readings for calibration.
 8003d84:	4b30      	ldr	r3, [pc, #192]	; (8003e48 <calibrate_gyro+0xd8>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	601a      	str	r2, [r3, #0]
 8003d8a:	e038      	b.n	8003dfe <calibrate_gyro+0x8e>
      if (cal_int % 25 == 0) HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);                    //Change the led status every 125 readings to indicate calibration.
 8003d8c:	4b2e      	ldr	r3, [pc, #184]	; (8003e48 <calibrate_gyro+0xd8>)
 8003d8e:	6819      	ldr	r1, [r3, #0]
 8003d90:	4b2e      	ldr	r3, [pc, #184]	; (8003e4c <calibrate_gyro+0xdc>)
 8003d92:	fb83 2301 	smull	r2, r3, r3, r1
 8003d96:	10da      	asrs	r2, r3, #3
 8003d98:	17cb      	asrs	r3, r1, #31
 8003d9a:	1ad2      	subs	r2, r2, r3
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	009b      	lsls	r3, r3, #2
 8003da0:	4413      	add	r3, r2
 8003da2:	009a      	lsls	r2, r3, #2
 8003da4:	4413      	add	r3, r2
 8003da6:	1aca      	subs	r2, r1, r3
 8003da8:	2a00      	cmp	r2, #0
 8003daa:	d103      	bne.n	8003db4 <calibrate_gyro+0x44>
 8003dac:	2104      	movs	r1, #4
 8003dae:	4828      	ldr	r0, [pc, #160]	; (8003e50 <calibrate_gyro+0xe0>)
 8003db0:	f002 f810 	bl	8005dd4 <HAL_GPIO_TogglePin>
      gyro_signalen();                                                                //Read the gyro output.
 8003db4:	f000 f85c 	bl	8003e70 <gyro_signalen>
      gyro_x_cal += gyro_x;                                                     //Ad roll value to gyro_roll_cal.
 8003db8:	4b26      	ldr	r3, [pc, #152]	; (8003e54 <calibrate_gyro+0xe4>)
 8003dba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	4b25      	ldr	r3, [pc, #148]	; (8003e58 <calibrate_gyro+0xe8>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4413      	add	r3, r2
 8003dc6:	4a24      	ldr	r2, [pc, #144]	; (8003e58 <calibrate_gyro+0xe8>)
 8003dc8:	6013      	str	r3, [r2, #0]
      gyro_y_cal += gyro_y;                                                   //Ad pitch value to gyro_pitch_cal.
 8003dca:	4b24      	ldr	r3, [pc, #144]	; (8003e5c <calibrate_gyro+0xec>)
 8003dcc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	4b23      	ldr	r3, [pc, #140]	; (8003e60 <calibrate_gyro+0xf0>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4413      	add	r3, r2
 8003dd8:	4a21      	ldr	r2, [pc, #132]	; (8003e60 <calibrate_gyro+0xf0>)
 8003dda:	6013      	str	r3, [r2, #0]
      gyro_z_cal += gyro_z;                                                       //Ad yaw value to gyro_yaw_cal.
 8003ddc:	4b21      	ldr	r3, [pc, #132]	; (8003e64 <calibrate_gyro+0xf4>)
 8003dde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003de2:	461a      	mov	r2, r3
 8003de4:	4b20      	ldr	r3, [pc, #128]	; (8003e68 <calibrate_gyro+0xf8>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4413      	add	r3, r2
 8003dea:	4a1f      	ldr	r2, [pc, #124]	; (8003e68 <calibrate_gyro+0xf8>)
 8003dec:	6013      	str	r3, [r2, #0]
      HAL_Delay(4);                                                                       //Small delay to simulate a 250Hz loop during calibration.
 8003dee:	2004      	movs	r0, #4
 8003df0:	f001 fd22 	bl	8005838 <HAL_Delay>
    for (cal_int = 0; cal_int < 2000 ; cal_int ++) {                                  //Take 2000 readings for calibration.
 8003df4:	4b14      	ldr	r3, [pc, #80]	; (8003e48 <calibrate_gyro+0xd8>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	3301      	adds	r3, #1
 8003dfa:	4a13      	ldr	r2, [pc, #76]	; (8003e48 <calibrate_gyro+0xd8>)
 8003dfc:	6013      	str	r3, [r2, #0]
 8003dfe:	4b12      	ldr	r3, [pc, #72]	; (8003e48 <calibrate_gyro+0xd8>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003e06:	dbc1      	blt.n	8003d8c <calibrate_gyro+0x1c>
    }
    //red_led(HIGH);                                                                     //Set output PB3 low.
    //Now that we have 2000 measures, we need to devide by 2000 to get the average gyro offset.
    gyro_x_cal /= 2000;                                                            //Divide the roll total by 2000.
 8003e08:	4b13      	ldr	r3, [pc, #76]	; (8003e58 <calibrate_gyro+0xe8>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a17      	ldr	r2, [pc, #92]	; (8003e6c <calibrate_gyro+0xfc>)
 8003e0e:	fb82 1203 	smull	r1, r2, r2, r3
 8003e12:	11d2      	asrs	r2, r2, #7
 8003e14:	17db      	asrs	r3, r3, #31
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	4a0f      	ldr	r2, [pc, #60]	; (8003e58 <calibrate_gyro+0xe8>)
 8003e1a:	6013      	str	r3, [r2, #0]
    gyro_y_cal /= 2000;                                                           //Divide the pitch total by 2000.
 8003e1c:	4b10      	ldr	r3, [pc, #64]	; (8003e60 <calibrate_gyro+0xf0>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a12      	ldr	r2, [pc, #72]	; (8003e6c <calibrate_gyro+0xfc>)
 8003e22:	fb82 1203 	smull	r1, r2, r2, r3
 8003e26:	11d2      	asrs	r2, r2, #7
 8003e28:	17db      	asrs	r3, r3, #31
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	4a0c      	ldr	r2, [pc, #48]	; (8003e60 <calibrate_gyro+0xf0>)
 8003e2e:	6013      	str	r3, [r2, #0]
    gyro_z_cal /= 2000;                                                             //Divide the yaw total by 2000.
 8003e30:	4b0d      	ldr	r3, [pc, #52]	; (8003e68 <calibrate_gyro+0xf8>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a0d      	ldr	r2, [pc, #52]	; (8003e6c <calibrate_gyro+0xfc>)
 8003e36:	fb82 1203 	smull	r1, r2, r2, r3
 8003e3a:	11d2      	asrs	r2, r2, #7
 8003e3c:	17db      	asrs	r3, r3, #31
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	4a09      	ldr	r2, [pc, #36]	; (8003e68 <calibrate_gyro+0xf8>)
 8003e42:	6013      	str	r3, [r2, #0]
  }
}
 8003e44:	bf00      	nop
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	200001f8 	.word	0x200001f8
 8003e4c:	51eb851f 	.word	0x51eb851f
 8003e50:	40010c00 	.word	0x40010c00
 8003e54:	2000020a 	.word	0x2000020a
 8003e58:	200001fc 	.word	0x200001fc
 8003e5c:	2000020c 	.word	0x2000020c
 8003e60:	20000200 	.word	0x20000200
 8003e64:	2000020e 	.word	0x2000020e
 8003e68:	20000204 	.word	0x20000204
 8003e6c:	10624dd3 	.word	0x10624dd3

08003e70 <gyro_signalen>:
void gyro_signalen(void) {
 8003e70:	b580      	push	{r7, lr}
 8003e72:	af00      	add	r7, sp, #0
//  temperature = HWire.read() << 8 | HWire.read();              //Add the low and high byte to the temperature variable.
//  gyro_roll = HWire.read() << 8 | HWire.read();                //Read high and low part of the angular data.
//  gyro_pitch = HWire.read() << 8 | HWire.read();               //Read high and low part of the angular data.
//  gyro_yaw = HWire.read() << 8 | HWire.read();                 //Read high and low part of the angular data.
	//update_accel_gyro(&mpu);
	if(updateMPU(&mpu)==1){
 8003e74:	482e      	ldr	r0, [pc, #184]	; (8003f30 <gyro_signalen+0xc0>)
 8003e76:	f7fd f9f3 	bl	8001260 <updateMPU>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d142      	bne.n	8003f06 <gyro_signalen+0x96>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
 8003e80:	2200      	movs	r2, #0
 8003e82:	2104      	movs	r1, #4
 8003e84:	482b      	ldr	r0, [pc, #172]	; (8003f34 <gyro_signalen+0xc4>)
 8003e86:	f001 ff8d 	bl	8005da4 <HAL_GPIO_WritePin>
//  if (level_calibration_on == 0) {
//    acc_y -= acc_pitch_cal_value;                              //Subtact the manual accelerometer pitch calibration value.
//    acc_x -= acc_roll_cal_value;                               //Subtact the manual accelerometer roll calibration value.
//  }

    gyro_x = mpu.g[0] - 2.57;                                  //Subtact the manual gyro roll calibration value.
 8003e8a:	4b29      	ldr	r3, [pc, #164]	; (8003f30 <gyro_signalen+0xc0>)
 8003e8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f7fc fac2 	bl	8000418 <__aeabi_f2d>
 8003e94:	a320      	add	r3, pc, #128	; (adr r3, 8003f18 <gyro_signalen+0xa8>)
 8003e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e9a:	f7fc f95d 	bl	8000158 <__aeabi_dsub>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	460b      	mov	r3, r1
 8003ea2:	4610      	mov	r0, r2
 8003ea4:	4619      	mov	r1, r3
 8003ea6:	f7fc fdbf 	bl	8000a28 <__aeabi_d2iz>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	b21a      	sxth	r2, r3
 8003eae:	4b22      	ldr	r3, [pc, #136]	; (8003f38 <gyro_signalen+0xc8>)
 8003eb0:	801a      	strh	r2, [r3, #0]
    gyro_y = mpu.g[1] + 2.1;                                //Subtact the manual gyro pitch calibration value.
 8003eb2:	4b1f      	ldr	r3, [pc, #124]	; (8003f30 <gyro_signalen+0xc0>)
 8003eb4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f7fc faae 	bl	8000418 <__aeabi_f2d>
 8003ebc:	a318      	add	r3, pc, #96	; (adr r3, 8003f20 <gyro_signalen+0xb0>)
 8003ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ec2:	f7fc f94b 	bl	800015c <__adddf3>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	460b      	mov	r3, r1
 8003eca:	4610      	mov	r0, r2
 8003ecc:	4619      	mov	r1, r3
 8003ece:	f7fc fdab 	bl	8000a28 <__aeabi_d2iz>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	b21a      	sxth	r2, r3
 8003ed6:	4b19      	ldr	r3, [pc, #100]	; (8003f3c <gyro_signalen+0xcc>)
 8003ed8:	801a      	strh	r2, [r3, #0]
    gyro_z = mpu.g[2] - 0.035;                                    //Subtact the manual gyro yaw calibration value.
 8003eda:	4b15      	ldr	r3, [pc, #84]	; (8003f30 <gyro_signalen+0xc0>)
 8003edc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f7fc fa99 	bl	8000418 <__aeabi_f2d>
 8003ee6:	a310      	add	r3, pc, #64	; (adr r3, 8003f28 <gyro_signalen+0xb8>)
 8003ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eec:	f7fc f934 	bl	8000158 <__aeabi_dsub>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	460b      	mov	r3, r1
 8003ef4:	4610      	mov	r0, r2
 8003ef6:	4619      	mov	r1, r3
 8003ef8:	f7fc fd96 	bl	8000a28 <__aeabi_d2iz>
 8003efc:	4603      	mov	r3, r0
 8003efe:	b21a      	sxth	r2, r3
 8003f00:	4b0f      	ldr	r3, [pc, #60]	; (8003f40 <gyro_signalen+0xd0>)
 8003f02:	801a      	strh	r2, [r3, #0]

	}
	else HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
}
 8003f04:	e004      	b.n	8003f10 <gyro_signalen+0xa0>
	else HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 8003f06:	2201      	movs	r2, #1
 8003f08:	2104      	movs	r1, #4
 8003f0a:	480a      	ldr	r0, [pc, #40]	; (8003f34 <gyro_signalen+0xc4>)
 8003f0c:	f001 ff4a 	bl	8005da4 <HAL_GPIO_WritePin>
}
 8003f10:	bf00      	nop
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	f3af 8000 	nop.w
 8003f18:	28f5c28f 	.word	0x28f5c28f
 8003f1c:	40048f5c 	.word	0x40048f5c
 8003f20:	cccccccd 	.word	0xcccccccd
 8003f24:	4000cccc 	.word	0x4000cccc
 8003f28:	1eb851ec 	.word	0x1eb851ec
 8003f2c:	3fa1eb85 	.word	0x3fa1eb85
 8003f30:	2000011c 	.word	0x2000011c
 8003f34:	40010c00 	.word	0x40010c00
 8003f38:	2000020a 	.word	0x2000020a
 8003f3c:	2000020c 	.word	0x2000020c
 8003f40:	2000020e 	.word	0x2000020e
 8003f44:	00000000 	.word	0x00000000

08003f48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003f48:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003f4c:	b082      	sub	sp, #8
 8003f4e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003f50:	f001 fc10 	bl	8005774 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003f54:	f001 f8a0 	bl	8005098 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */

  MX_TIM4_Init();
 8003f58:	f001 f9d8 	bl	800530c <MX_TIM4_Init>
  MX_TIM3_Init();
 8003f5c:	f001 f95c 	bl	8005218 <MX_TIM3_Init>
  MX_I2C1_Init();
 8003f60:	f001 f8e0 	bl	8005124 <MX_I2C1_Init>
  MX_TIM2_Init();
 8003f64:	f001 f90c 	bl	8005180 <MX_TIM2_Init>
  MX_GPIO_Init();
 8003f68:	f001 fa1e 	bl	80053a8 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim4);
 8003f6c:	481e      	ldr	r0, [pc, #120]	; (8003fe8 <main+0xa0>)
 8003f6e:	f003 fbe3 	bl	8007738 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim2);
 8003f72:	481e      	ldr	r0, [pc, #120]	; (8003fec <main+0xa4>)
 8003f74:	f003 fbe0 	bl	8007738 <HAL_TIM_Base_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8003f78:	2100      	movs	r1, #0
 8003f7a:	481d      	ldr	r0, [pc, #116]	; (8003ff0 <main+0xa8>)
 8003f7c:	f003 fc76 	bl	800786c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8003f80:	2104      	movs	r1, #4
 8003f82:	481b      	ldr	r0, [pc, #108]	; (8003ff0 <main+0xa8>)
 8003f84:	f003 fc72 	bl	800786c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8003f88:	2108      	movs	r1, #8
 8003f8a:	4819      	ldr	r0, [pc, #100]	; (8003ff0 <main+0xa8>)
 8003f8c:	f003 fc6e 	bl	800786c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8003f90:	210c      	movs	r1, #12
 8003f92:	4817      	ldr	r0, [pc, #92]	; (8003ff0 <main+0xa8>)
 8003f94:	f003 fc6a 	bl	800786c <HAL_TIM_PWM_Start>
    HAL_Delay(10);
 8003f98:	200a      	movs	r0, #10
 8003f9a:	f001 fc4d 	bl	8005838 <HAL_Delay>
     __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,0);
 8003f9e:	4b14      	ldr	r3, [pc, #80]	; (8003ff0 <main+0xa8>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	635a      	str	r2, [r3, #52]	; 0x34
     __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,0);
 8003fa6:	4b12      	ldr	r3, [pc, #72]	; (8003ff0 <main+0xa8>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	2200      	movs	r2, #0
 8003fac:	639a      	str	r2, [r3, #56]	; 0x38
     __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,0);
 8003fae:	4b10      	ldr	r3, [pc, #64]	; (8003ff0 <main+0xa8>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	63da      	str	r2, [r3, #60]	; 0x3c
     __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,0);
 8003fb6:	4b0e      	ldr	r3, [pc, #56]	; (8003ff0 <main+0xa8>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	641a      	str	r2, [r3, #64]	; 0x40
     HAL_Delay(10);
 8003fbe:	200a      	movs	r0, #10
 8003fc0:	f001 fc3a 	bl	8005838 <HAL_Delay>

     MPU9250SetDefault(&mpu);
 8003fc4:	480b      	ldr	r0, [pc, #44]	; (8003ff4 <main+0xac>)
 8003fc6:	f7fd ff6f 	bl	8001ea8 <MPU9250SetDefault>
          while(!(setupMPU(&mpu, MPU9250_ADDRESS)==1)) {
 8003fca:	bf00      	nop
 8003fcc:	21d0      	movs	r1, #208	; 0xd0
 8003fce:	4809      	ldr	r0, [pc, #36]	; (8003ff4 <main+0xac>)
 8003fd0:	f7fd f8b2 	bl	8001138 <setupMPU>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d1f8      	bne.n	8003fcc <main+0x84>
         //	 int i;
         //	 for (i=0;i<50;i++){HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);}
          }
          HAL_Delay(100);
 8003fda:	2064      	movs	r0, #100	; 0x64
 8003fdc:	f001 fc2c 	bl	8005838 <HAL_Delay>

          int i;
          for(i=0;i<100;i++){
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	607b      	str	r3, [r7, #4]
 8003fe4:	e019      	b.n	800401a <main+0xd2>
 8003fe6:	bf00      	nop
 8003fe8:	20000378 	.word	0x20000378
 8003fec:	200002e8 	.word	0x200002e8
 8003ff0:	20000330 	.word	0x20000330
 8003ff4:	2000011c 	.word	0x2000011c
               if(updateMPU(&mpu)==1){
 8003ff8:	48b3      	ldr	r0, [pc, #716]	; (80042c8 <main+0x380>)
 8003ffa:	f7fd f931 	bl	8001260 <updateMPU>
 8003ffe:	4603      	mov	r3, r0
 8004000:	2b01      	cmp	r3, #1
 8004002:	d107      	bne.n	8004014 <main+0xcc>
              	 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2,1);
 8004004:	2201      	movs	r2, #1
 8004006:	2104      	movs	r1, #4
 8004008:	48b0      	ldr	r0, [pc, #704]	; (80042cc <main+0x384>)
 800400a:	f001 fecb 	bl	8005da4 <HAL_GPIO_WritePin>
              	 HAL_Delay(100);
 800400e:	2064      	movs	r0, #100	; 0x64
 8004010:	f001 fc12 	bl	8005838 <HAL_Delay>
          for(i=0;i<100;i++){
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	3301      	adds	r3, #1
 8004018:	607b      	str	r3, [r7, #4]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2b63      	cmp	r3, #99	; 0x63
 800401e:	ddeb      	ble.n	8003ff8 <main+0xb0>
               }
           }

          HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
 8004020:	2200      	movs	r2, #0
 8004022:	2104      	movs	r1, #4
 8004024:	48a9      	ldr	r0, [pc, #676]	; (80042cc <main+0x384>)
 8004026:	f001 febd 	bl	8005da4 <HAL_GPIO_WritePin>
          HAL_Delay(2000);
 800402a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800402e:	f001 fc03 	bl	8005838 <HAL_Delay>
          calibrate_gyro();
 8004032:	f7ff fe9d 	bl	8003d70 <calibrate_gyro>
          loop_timer = __HAL_TIM_GET_COUNTER(&htim2);
 8004036:	4ba6      	ldr	r3, [pc, #664]	; (80042d0 <main+0x388>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800403c:	b29a      	uxth	r2, r3
 800403e:	4ba5      	ldr	r3, [pc, #660]	; (80042d4 <main+0x38c>)
 8004040:	801a      	strh	r2, [r3, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	//uint32_t dau = HAL_GetTick();
 	  	  receiver_input_channel_1 = ch[2]; //thr
 8004042:	4ba5      	ldr	r3, [pc, #660]	; (80042d8 <main+0x390>)
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	4aa5      	ldr	r2, [pc, #660]	; (80042dc <main+0x394>)
 8004048:	6013      	str	r3, [r2, #0]
	 	  receiver_input_channel_2 = ch[0]; //roll
 800404a:	4ba3      	ldr	r3, [pc, #652]	; (80042d8 <main+0x390>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4aa4      	ldr	r2, [pc, #656]	; (80042e0 <main+0x398>)
 8004050:	6013      	str	r3, [r2, #0]
	 	  receiver_input_channel_3 = ch[1];	//pitch
 8004052:	4ba1      	ldr	r3, [pc, #644]	; (80042d8 <main+0x390>)
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	4aa3      	ldr	r2, [pc, #652]	; (80042e4 <main+0x39c>)
 8004058:	6013      	str	r3, [r2, #0]
	 	  receiver_input_channel_4 = ch[3]; //yaw
 800405a:	4b9f      	ldr	r3, [pc, #636]	; (80042d8 <main+0x390>)
 800405c:	68db      	ldr	r3, [r3, #12]
 800405e:	4aa2      	ldr	r2, [pc, #648]	; (80042e8 <main+0x3a0>)
 8004060:	6013      	str	r3, [r2, #0]
	 	  receiver_input_channel_5 = ch[4];	 //sw left
 8004062:	4b9d      	ldr	r3, [pc, #628]	; (80042d8 <main+0x390>)
 8004064:	691b      	ldr	r3, [r3, #16]
 8004066:	4aa1      	ldr	r2, [pc, #644]	; (80042ec <main+0x3a4>)
 8004068:	6013      	str	r3, [r2, #0]
	 	  receiver_input_channel_6 = ch[5]; //sw right
 800406a:	4b9b      	ldr	r3, [pc, #620]	; (80042d8 <main+0x390>)
 800406c:	695b      	ldr	r3, [r3, #20]
 800406e:	4aa0      	ldr	r2, [pc, #640]	; (80042f0 <main+0x3a8>)
 8004070:	6013      	str	r3, [r2, #0]
//	 			  gyro_x = mpu.g[0]-2.53;
//	 			  gyro_y = mpu.g[1]-(-1.95);
//	 			  gyro_z = mpu.g[2]-(-0.06);
//	 			 // HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
//	 	 }
	 	gyro_signalen();
 8004072:	f7ff fefd 	bl	8003e70 <gyro_signalen>
//	 		 			  gyro_x = mpu.g[0]-2.53;
//	 		 			  gyro_y = mpu.g[1]-(-1.95);
//	 		 			  gyro_z = mpu.g[2]-(-0.15);
	 	gyro_pitch_input 	= ( gyro_pitch_input * 0.7 ) + (float)( gyro_y  * 0.3);
 8004076:	4b9f      	ldr	r3, [pc, #636]	; (80042f4 <main+0x3ac>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4618      	mov	r0, r3
 800407c:	f7fc f9cc 	bl	8000418 <__aeabi_f2d>
 8004080:	a387      	add	r3, pc, #540	; (adr r3, 80042a0 <main+0x358>)
 8004082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004086:	f7fc fa1f 	bl	80004c8 <__aeabi_dmul>
 800408a:	4602      	mov	r2, r0
 800408c:	460b      	mov	r3, r1
 800408e:	4614      	mov	r4, r2
 8004090:	461d      	mov	r5, r3
 8004092:	4b99      	ldr	r3, [pc, #612]	; (80042f8 <main+0x3b0>)
 8004094:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004098:	4618      	mov	r0, r3
 800409a:	f7fc f9ab 	bl	80003f4 <__aeabi_i2d>
 800409e:	a382      	add	r3, pc, #520	; (adr r3, 80042a8 <main+0x360>)
 80040a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040a4:	f7fc fa10 	bl	80004c8 <__aeabi_dmul>
 80040a8:	4602      	mov	r2, r0
 80040aa:	460b      	mov	r3, r1
 80040ac:	4610      	mov	r0, r2
 80040ae:	4619      	mov	r1, r3
 80040b0:	f7fc fce2 	bl	8000a78 <__aeabi_d2f>
 80040b4:	4603      	mov	r3, r0
 80040b6:	4618      	mov	r0, r3
 80040b8:	f7fc f9ae 	bl	8000418 <__aeabi_f2d>
 80040bc:	4602      	mov	r2, r0
 80040be:	460b      	mov	r3, r1
 80040c0:	4620      	mov	r0, r4
 80040c2:	4629      	mov	r1, r5
 80040c4:	f7fc f84a 	bl	800015c <__adddf3>
 80040c8:	4602      	mov	r2, r0
 80040ca:	460b      	mov	r3, r1
 80040cc:	4610      	mov	r0, r2
 80040ce:	4619      	mov	r1, r3
 80040d0:	f7fc fcd2 	bl	8000a78 <__aeabi_d2f>
 80040d4:	4603      	mov	r3, r0
 80040d6:	4a87      	ldr	r2, [pc, #540]	; (80042f4 <main+0x3ac>)
 80040d8:	6013      	str	r3, [r2, #0]
	 	gyro_roll_input 	= ( gyro_roll_input * 0.7 ) + (float)( gyro_x  * 0.3);
 80040da:	4b88      	ldr	r3, [pc, #544]	; (80042fc <main+0x3b4>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4618      	mov	r0, r3
 80040e0:	f7fc f99a 	bl	8000418 <__aeabi_f2d>
 80040e4:	a36e      	add	r3, pc, #440	; (adr r3, 80042a0 <main+0x358>)
 80040e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ea:	f7fc f9ed 	bl	80004c8 <__aeabi_dmul>
 80040ee:	4602      	mov	r2, r0
 80040f0:	460b      	mov	r3, r1
 80040f2:	4614      	mov	r4, r2
 80040f4:	461d      	mov	r5, r3
 80040f6:	4b82      	ldr	r3, [pc, #520]	; (8004300 <main+0x3b8>)
 80040f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80040fc:	4618      	mov	r0, r3
 80040fe:	f7fc f979 	bl	80003f4 <__aeabi_i2d>
 8004102:	a369      	add	r3, pc, #420	; (adr r3, 80042a8 <main+0x360>)
 8004104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004108:	f7fc f9de 	bl	80004c8 <__aeabi_dmul>
 800410c:	4602      	mov	r2, r0
 800410e:	460b      	mov	r3, r1
 8004110:	4610      	mov	r0, r2
 8004112:	4619      	mov	r1, r3
 8004114:	f7fc fcb0 	bl	8000a78 <__aeabi_d2f>
 8004118:	4603      	mov	r3, r0
 800411a:	4618      	mov	r0, r3
 800411c:	f7fc f97c 	bl	8000418 <__aeabi_f2d>
 8004120:	4602      	mov	r2, r0
 8004122:	460b      	mov	r3, r1
 8004124:	4620      	mov	r0, r4
 8004126:	4629      	mov	r1, r5
 8004128:	f7fc f818 	bl	800015c <__adddf3>
 800412c:	4602      	mov	r2, r0
 800412e:	460b      	mov	r3, r1
 8004130:	4610      	mov	r0, r2
 8004132:	4619      	mov	r1, r3
 8004134:	f7fc fca0 	bl	8000a78 <__aeabi_d2f>
 8004138:	4603      	mov	r3, r0
 800413a:	4a70      	ldr	r2, [pc, #448]	; (80042fc <main+0x3b4>)
 800413c:	6013      	str	r3, [r2, #0]
	 	gyro_yaw_input 	= ( gyro_yaw_input * 0.7 ) + (float)( -gyro_z  * 0.3);
 800413e:	4b71      	ldr	r3, [pc, #452]	; (8004304 <main+0x3bc>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4618      	mov	r0, r3
 8004144:	f7fc f968 	bl	8000418 <__aeabi_f2d>
 8004148:	a355      	add	r3, pc, #340	; (adr r3, 80042a0 <main+0x358>)
 800414a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800414e:	f7fc f9bb 	bl	80004c8 <__aeabi_dmul>
 8004152:	4602      	mov	r2, r0
 8004154:	460b      	mov	r3, r1
 8004156:	4614      	mov	r4, r2
 8004158:	461d      	mov	r5, r3
 800415a:	4b6b      	ldr	r3, [pc, #428]	; (8004308 <main+0x3c0>)
 800415c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004160:	425b      	negs	r3, r3
 8004162:	4618      	mov	r0, r3
 8004164:	f7fc f946 	bl	80003f4 <__aeabi_i2d>
 8004168:	a34f      	add	r3, pc, #316	; (adr r3, 80042a8 <main+0x360>)
 800416a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800416e:	f7fc f9ab 	bl	80004c8 <__aeabi_dmul>
 8004172:	4602      	mov	r2, r0
 8004174:	460b      	mov	r3, r1
 8004176:	4610      	mov	r0, r2
 8004178:	4619      	mov	r1, r3
 800417a:	f7fc fc7d 	bl	8000a78 <__aeabi_d2f>
 800417e:	4603      	mov	r3, r0
 8004180:	4618      	mov	r0, r3
 8004182:	f7fc f949 	bl	8000418 <__aeabi_f2d>
 8004186:	4602      	mov	r2, r0
 8004188:	460b      	mov	r3, r1
 800418a:	4620      	mov	r0, r4
 800418c:	4629      	mov	r1, r5
 800418e:	f7fb ffe5 	bl	800015c <__adddf3>
 8004192:	4602      	mov	r2, r0
 8004194:	460b      	mov	r3, r1
 8004196:	4610      	mov	r0, r2
 8004198:	4619      	mov	r1, r3
 800419a:	f7fc fc6d 	bl	8000a78 <__aeabi_d2f>
 800419e:	4603      	mov	r3, r0
 80041a0:	4a58      	ldr	r2, [pc, #352]	; (8004304 <main+0x3bc>)
 80041a2:	6013      	str	r3, [r2, #0]
	 	//angle_yaw = angle_yaw_acc;

//	 	 angle_pitch_acc_1 -= 0.57;		// -0.08
//	 	 angle_roll_acc_1 -= -0.427;		// -1
//
	 	angle_pitch_acc = (-(mpu.rpy[1] + 0.15));
 80041a4:	4b48      	ldr	r3, [pc, #288]	; (80042c8 <main+0x380>)
 80041a6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80041aa:	4618      	mov	r0, r3
 80041ac:	f7fc f934 	bl	8000418 <__aeabi_f2d>
 80041b0:	a33f      	add	r3, pc, #252	; (adr r3, 80042b0 <main+0x368>)
 80041b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041b6:	f7fb ffd1 	bl	800015c <__adddf3>
 80041ba:	4602      	mov	r2, r0
 80041bc:	460b      	mov	r3, r1
 80041be:	4610      	mov	r0, r2
 80041c0:	4619      	mov	r1, r3
 80041c2:	f7fc fc59 	bl	8000a78 <__aeabi_d2f>
 80041c6:	4603      	mov	r3, r0
 80041c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80041cc:	4a4f      	ldr	r2, [pc, #316]	; (800430c <main+0x3c4>)
 80041ce:	6013      	str	r3, [r2, #0]
	 	angle_roll_acc = (mpu.rpy[0] + 0.3);
 80041d0:	4b3d      	ldr	r3, [pc, #244]	; (80042c8 <main+0x380>)
 80041d2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80041d6:	4618      	mov	r0, r3
 80041d8:	f7fc f91e 	bl	8000418 <__aeabi_f2d>
 80041dc:	a332      	add	r3, pc, #200	; (adr r3, 80042a8 <main+0x360>)
 80041de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041e2:	f7fb ffbb 	bl	800015c <__adddf3>
 80041e6:	4602      	mov	r2, r0
 80041e8:	460b      	mov	r3, r1
 80041ea:	4610      	mov	r0, r2
 80041ec:	4619      	mov	r1, r3
 80041ee:	f7fc fc43 	bl	8000a78 <__aeabi_d2f>
 80041f2:	4603      	mov	r3, r0
 80041f4:	4a46      	ldr	r2, [pc, #280]	; (8004310 <main+0x3c8>)
 80041f6:	6013      	str	r3, [r2, #0]

	 	if ( set_gyro_angle ) {
 80041f8:	4b46      	ldr	r3, [pc, #280]	; (8004314 <main+0x3cc>)
 80041fa:	781b      	ldrb	r3, [r3, #0]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	f000 808f 	beq.w	8004320 <main+0x3d8>
	 		angle_pitch = angle_pitch * 0.8 + angle_pitch_acc * 0.2;
 8004202:	4b45      	ldr	r3, [pc, #276]	; (8004318 <main+0x3d0>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4618      	mov	r0, r3
 8004208:	f7fc f906 	bl	8000418 <__aeabi_f2d>
 800420c:	a32a      	add	r3, pc, #168	; (adr r3, 80042b8 <main+0x370>)
 800420e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004212:	f7fc f959 	bl	80004c8 <__aeabi_dmul>
 8004216:	4602      	mov	r2, r0
 8004218:	460b      	mov	r3, r1
 800421a:	4614      	mov	r4, r2
 800421c:	461d      	mov	r5, r3
 800421e:	4b3b      	ldr	r3, [pc, #236]	; (800430c <main+0x3c4>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4618      	mov	r0, r3
 8004224:	f7fc f8f8 	bl	8000418 <__aeabi_f2d>
 8004228:	a325      	add	r3, pc, #148	; (adr r3, 80042c0 <main+0x378>)
 800422a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800422e:	f7fc f94b 	bl	80004c8 <__aeabi_dmul>
 8004232:	4602      	mov	r2, r0
 8004234:	460b      	mov	r3, r1
 8004236:	4620      	mov	r0, r4
 8004238:	4629      	mov	r1, r5
 800423a:	f7fb ff8f 	bl	800015c <__adddf3>
 800423e:	4602      	mov	r2, r0
 8004240:	460b      	mov	r3, r1
 8004242:	4610      	mov	r0, r2
 8004244:	4619      	mov	r1, r3
 8004246:	f7fc fc17 	bl	8000a78 <__aeabi_d2f>
 800424a:	4603      	mov	r3, r0
 800424c:	4a32      	ldr	r2, [pc, #200]	; (8004318 <main+0x3d0>)
 800424e:	6013      	str	r3, [r2, #0]
	 		angle_roll = angle_roll * 0.8 + angle_roll_acc * 0.2;
 8004250:	4b32      	ldr	r3, [pc, #200]	; (800431c <main+0x3d4>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4618      	mov	r0, r3
 8004256:	f7fc f8df 	bl	8000418 <__aeabi_f2d>
 800425a:	a317      	add	r3, pc, #92	; (adr r3, 80042b8 <main+0x370>)
 800425c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004260:	f7fc f932 	bl	80004c8 <__aeabi_dmul>
 8004264:	4602      	mov	r2, r0
 8004266:	460b      	mov	r3, r1
 8004268:	4614      	mov	r4, r2
 800426a:	461d      	mov	r5, r3
 800426c:	4b28      	ldr	r3, [pc, #160]	; (8004310 <main+0x3c8>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4618      	mov	r0, r3
 8004272:	f7fc f8d1 	bl	8000418 <__aeabi_f2d>
 8004276:	a312      	add	r3, pc, #72	; (adr r3, 80042c0 <main+0x378>)
 8004278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800427c:	f7fc f924 	bl	80004c8 <__aeabi_dmul>
 8004280:	4602      	mov	r2, r0
 8004282:	460b      	mov	r3, r1
 8004284:	4620      	mov	r0, r4
 8004286:	4629      	mov	r1, r5
 8004288:	f7fb ff68 	bl	800015c <__adddf3>
 800428c:	4602      	mov	r2, r0
 800428e:	460b      	mov	r3, r1
 8004290:	4610      	mov	r0, r2
 8004292:	4619      	mov	r1, r3
 8004294:	f7fc fbf0 	bl	8000a78 <__aeabi_d2f>
 8004298:	4603      	mov	r3, r0
 800429a:	4a20      	ldr	r2, [pc, #128]	; (800431c <main+0x3d4>)
 800429c:	6013      	str	r3, [r2, #0]
 800429e:	e06c      	b.n	800437a <main+0x432>
 80042a0:	66666666 	.word	0x66666666
 80042a4:	3fe66666 	.word	0x3fe66666
 80042a8:	33333333 	.word	0x33333333
 80042ac:	3fd33333 	.word	0x3fd33333
 80042b0:	33333333 	.word	0x33333333
 80042b4:	3fc33333 	.word	0x3fc33333
 80042b8:	9999999a 	.word	0x9999999a
 80042bc:	3fe99999 	.word	0x3fe99999
 80042c0:	9999999a 	.word	0x9999999a
 80042c4:	3fc99999 	.word	0x3fc99999
 80042c8:	2000011c 	.word	0x2000011c
 80042cc:	40010c00 	.word	0x40010c00
 80042d0:	200002e8 	.word	0x200002e8
 80042d4:	20000208 	.word	0x20000208
 80042d8:	200000f4 	.word	0x200000f4
 80042dc:	200001dc 	.word	0x200001dc
 80042e0:	200001e0 	.word	0x200001e0
 80042e4:	200001e4 	.word	0x200001e4
 80042e8:	200001e8 	.word	0x200001e8
 80042ec:	200001ec 	.word	0x200001ec
 80042f0:	200001f0 	.word	0x200001f0
 80042f4:	20000234 	.word	0x20000234
 80042f8:	2000020c 	.word	0x2000020c
 80042fc:	20000230 	.word	0x20000230
 8004300:	2000020a 	.word	0x2000020a
 8004304:	20000238 	.word	0x20000238
 8004308:	2000020e 	.word	0x2000020e
 800430c:	20000224 	.word	0x20000224
 8004310:	20000220 	.word	0x20000220
 8004314:	200000f0 	.word	0x200000f0
 8004318:	20000214 	.word	0x20000214
 800431c:	20000210 	.word	0x20000210
	 		//angle_yaw = angle_yaw*0.996 + angle_roll_acc * 0.004;

	 	}
	 	else{
	 		angle_pitch = (-(mpu.rpy[1] + 0.15));
 8004320:	4b95      	ldr	r3, [pc, #596]	; (8004578 <main+0x630>)
 8004322:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004326:	4618      	mov	r0, r3
 8004328:	f7fc f876 	bl	8000418 <__aeabi_f2d>
 800432c:	a38a      	add	r3, pc, #552	; (adr r3, 8004558 <main+0x610>)
 800432e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004332:	f7fb ff13 	bl	800015c <__adddf3>
 8004336:	4602      	mov	r2, r0
 8004338:	460b      	mov	r3, r1
 800433a:	4610      	mov	r0, r2
 800433c:	4619      	mov	r1, r3
 800433e:	f7fc fb9b 	bl	8000a78 <__aeabi_d2f>
 8004342:	4603      	mov	r3, r0
 8004344:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004348:	4a8c      	ldr	r2, [pc, #560]	; (800457c <main+0x634>)
 800434a:	6013      	str	r3, [r2, #0]
	 		angle_roll = (mpu.rpy[0] + 0.3);
 800434c:	4b8a      	ldr	r3, [pc, #552]	; (8004578 <main+0x630>)
 800434e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004352:	4618      	mov	r0, r3
 8004354:	f7fc f860 	bl	8000418 <__aeabi_f2d>
 8004358:	a381      	add	r3, pc, #516	; (adr r3, 8004560 <main+0x618>)
 800435a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800435e:	f7fb fefd 	bl	800015c <__adddf3>
 8004362:	4602      	mov	r2, r0
 8004364:	460b      	mov	r3, r1
 8004366:	4610      	mov	r0, r2
 8004368:	4619      	mov	r1, r3
 800436a:	f7fc fb85 	bl	8000a78 <__aeabi_d2f>
 800436e:	4603      	mov	r3, r0
 8004370:	4a83      	ldr	r2, [pc, #524]	; (8004580 <main+0x638>)
 8004372:	6013      	str	r3, [r2, #0]
	 		//angle_yaw = 0;
	 		set_gyro_angle = true;
 8004374:	4b83      	ldr	r3, [pc, #524]	; (8004584 <main+0x63c>)
 8004376:	2201      	movs	r2, #1
 8004378:	701a      	strb	r2, [r3, #0]
	 	}
	 		  angle_pitch_output = angle_pitch_output * 0.9 + angle_pitch * 0.1;
 800437a:	4b83      	ldr	r3, [pc, #524]	; (8004588 <main+0x640>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4618      	mov	r0, r3
 8004380:	f7fc f84a 	bl	8000418 <__aeabi_f2d>
 8004384:	a378      	add	r3, pc, #480	; (adr r3, 8004568 <main+0x620>)
 8004386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800438a:	f7fc f89d 	bl	80004c8 <__aeabi_dmul>
 800438e:	4602      	mov	r2, r0
 8004390:	460b      	mov	r3, r1
 8004392:	4614      	mov	r4, r2
 8004394:	461d      	mov	r5, r3
 8004396:	4b79      	ldr	r3, [pc, #484]	; (800457c <main+0x634>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4618      	mov	r0, r3
 800439c:	f7fc f83c 	bl	8000418 <__aeabi_f2d>
 80043a0:	a373      	add	r3, pc, #460	; (adr r3, 8004570 <main+0x628>)
 80043a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043a6:	f7fc f88f 	bl	80004c8 <__aeabi_dmul>
 80043aa:	4602      	mov	r2, r0
 80043ac:	460b      	mov	r3, r1
 80043ae:	4620      	mov	r0, r4
 80043b0:	4629      	mov	r1, r5
 80043b2:	f7fb fed3 	bl	800015c <__adddf3>
 80043b6:	4602      	mov	r2, r0
 80043b8:	460b      	mov	r3, r1
 80043ba:	4610      	mov	r0, r2
 80043bc:	4619      	mov	r1, r3
 80043be:	f7fc fb5b 	bl	8000a78 <__aeabi_d2f>
 80043c2:	4603      	mov	r3, r0
 80043c4:	4a70      	ldr	r2, [pc, #448]	; (8004588 <main+0x640>)
 80043c6:	6013      	str	r3, [r2, #0]
	 		  angle_roll_output = angle_roll_output * 0.9 + angle_roll * 0.1;
 80043c8:	4b70      	ldr	r3, [pc, #448]	; (800458c <main+0x644>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4618      	mov	r0, r3
 80043ce:	f7fc f823 	bl	8000418 <__aeabi_f2d>
 80043d2:	a365      	add	r3, pc, #404	; (adr r3, 8004568 <main+0x620>)
 80043d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043d8:	f7fc f876 	bl	80004c8 <__aeabi_dmul>
 80043dc:	4602      	mov	r2, r0
 80043de:	460b      	mov	r3, r1
 80043e0:	4614      	mov	r4, r2
 80043e2:	461d      	mov	r5, r3
 80043e4:	4b66      	ldr	r3, [pc, #408]	; (8004580 <main+0x638>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4618      	mov	r0, r3
 80043ea:	f7fc f815 	bl	8000418 <__aeabi_f2d>
 80043ee:	a360      	add	r3, pc, #384	; (adr r3, 8004570 <main+0x628>)
 80043f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043f4:	f7fc f868 	bl	80004c8 <__aeabi_dmul>
 80043f8:	4602      	mov	r2, r0
 80043fa:	460b      	mov	r3, r1
 80043fc:	4620      	mov	r0, r4
 80043fe:	4629      	mov	r1, r5
 8004400:	f7fb feac 	bl	800015c <__adddf3>
 8004404:	4602      	mov	r2, r0
 8004406:	460b      	mov	r3, r1
 8004408:	4610      	mov	r0, r2
 800440a:	4619      	mov	r1, r3
 800440c:	f7fc fb34 	bl	8000a78 <__aeabi_d2f>
 8004410:	4603      	mov	r3, r0
 8004412:	4a5e      	ldr	r2, [pc, #376]	; (800458c <main+0x644>)
 8004414:	6013      	str	r3, [r2, #0]
	 		  //angle_yaw_output = angle_yaw_output * 0.9 + angle_yaw * 0.1;

	 		  pitch_level_adjust = angle_pitch_output * 15;
 8004416:	4b5c      	ldr	r3, [pc, #368]	; (8004588 <main+0x640>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	495d      	ldr	r1, [pc, #372]	; (8004590 <main+0x648>)
 800441c:	4618      	mov	r0, r3
 800441e:	f7fc fc89 	bl	8000d34 <__aeabi_fmul>
 8004422:	4603      	mov	r3, r0
 8004424:	461a      	mov	r2, r3
 8004426:	4b5b      	ldr	r3, [pc, #364]	; (8004594 <main+0x64c>)
 8004428:	601a      	str	r2, [r3, #0]
	 		  roll_level_adjust =  angle_roll_output * 15;
 800442a:	4b58      	ldr	r3, [pc, #352]	; (800458c <main+0x644>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4958      	ldr	r1, [pc, #352]	; (8004590 <main+0x648>)
 8004430:	4618      	mov	r0, r3
 8004432:	f7fc fc7f 	bl	8000d34 <__aeabi_fmul>
 8004436:	4603      	mov	r3, r0
 8004438:	461a      	mov	r2, r3
 800443a:	4b57      	ldr	r3, [pc, #348]	; (8004598 <main+0x650>)
 800443c:	601a      	str	r2, [r3, #0]

	 		  if ( !auto_level ){
 800443e:	4b57      	ldr	r3, [pc, #348]	; (800459c <main+0x654>)
 8004440:	781b      	ldrb	r3, [r3, #0]
 8004442:	f083 0301 	eor.w	r3, r3, #1
 8004446:	b2db      	uxtb	r3, r3
 8004448:	2b00      	cmp	r3, #0
 800444a:	d007      	beq.n	800445c <main+0x514>
	 			  pitch_level_adjust =0;
 800444c:	4b51      	ldr	r3, [pc, #324]	; (8004594 <main+0x64c>)
 800444e:	f04f 0200 	mov.w	r2, #0
 8004452:	601a      	str	r2, [r3, #0]
	 			  roll_level_adjust =0;
 8004454:	4b50      	ldr	r3, [pc, #320]	; (8004598 <main+0x650>)
 8004456:	f04f 0200 	mov.w	r2, #0
 800445a:	601a      	str	r2, [r3, #0]
	 		  }


	 		  if ( receiver_input_channel_1 < 1050 && receiver_input_channel_4 < 1050 ) start =1;
 800445c:	4b50      	ldr	r3, [pc, #320]	; (80045a0 <main+0x658>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f240 4219 	movw	r2, #1049	; 0x419
 8004464:	4293      	cmp	r3, r2
 8004466:	dc08      	bgt.n	800447a <main+0x532>
 8004468:	4b4e      	ldr	r3, [pc, #312]	; (80045a4 <main+0x65c>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f240 4219 	movw	r2, #1049	; 0x419
 8004470:	4293      	cmp	r3, r2
 8004472:	dc02      	bgt.n	800447a <main+0x532>
 8004474:	4b4c      	ldr	r3, [pc, #304]	; (80045a8 <main+0x660>)
 8004476:	2201      	movs	r2, #1
 8004478:	601a      	str	r2, [r3, #0]

	 		  if ( start == 1 && receiver_input_channel_1 < 1050 && receiver_input_channel_4 > 1450 ){
 800447a:	4b4b      	ldr	r3, [pc, #300]	; (80045a8 <main+0x660>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	2b01      	cmp	r3, #1
 8004480:	d132      	bne.n	80044e8 <main+0x5a0>
 8004482:	4b47      	ldr	r3, [pc, #284]	; (80045a0 <main+0x658>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f240 4219 	movw	r2, #1049	; 0x419
 800448a:	4293      	cmp	r3, r2
 800448c:	dc2c      	bgt.n	80044e8 <main+0x5a0>
 800448e:	4b45      	ldr	r3, [pc, #276]	; (80045a4 <main+0x65c>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f240 52aa 	movw	r2, #1450	; 0x5aa
 8004496:	4293      	cmp	r3, r2
 8004498:	dd26      	ble.n	80044e8 <main+0x5a0>
	 			  start = 2;
 800449a:	4b43      	ldr	r3, [pc, #268]	; (80045a8 <main+0x660>)
 800449c:	2202      	movs	r2, #2
 800449e:	601a      	str	r2, [r3, #0]
	 			  //HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 1);

	 			  pid_i_mem_roll = 0;
 80044a0:	4b42      	ldr	r3, [pc, #264]	; (80045ac <main+0x664>)
 80044a2:	f04f 0200 	mov.w	r2, #0
 80044a6:	601a      	str	r2, [r3, #0]
	 			  pid_last_roll_d_error = 0;
 80044a8:	4b41      	ldr	r3, [pc, #260]	; (80045b0 <main+0x668>)
 80044aa:	f04f 0200 	mov.w	r2, #0
 80044ae:	601a      	str	r2, [r3, #0]
	 			  pid_i_mem_roll_last = 0;
 80044b0:	4b40      	ldr	r3, [pc, #256]	; (80045b4 <main+0x66c>)
 80044b2:	f04f 0200 	mov.w	r2, #0
 80044b6:	601a      	str	r2, [r3, #0]

	 			  pid_i_mem_pitch = 0;
 80044b8:	4b3f      	ldr	r3, [pc, #252]	; (80045b8 <main+0x670>)
 80044ba:	f04f 0200 	mov.w	r2, #0
 80044be:	601a      	str	r2, [r3, #0]
	 			  pid_last_pitch_d_eroor = 0;
 80044c0:	4b3e      	ldr	r3, [pc, #248]	; (80045bc <main+0x674>)
 80044c2:	f04f 0200 	mov.w	r2, #0
 80044c6:	601a      	str	r2, [r3, #0]
	 			  pid_i_mem_pitch_last = 0;
 80044c8:	4b3d      	ldr	r3, [pc, #244]	; (80045c0 <main+0x678>)
 80044ca:	f04f 0200 	mov.w	r2, #0
 80044ce:	601a      	str	r2, [r3, #0]

	 			  pid_i_mem_yaw = 0;
 80044d0:	4b3c      	ldr	r3, [pc, #240]	; (80045c4 <main+0x67c>)
 80044d2:	f04f 0200 	mov.w	r2, #0
 80044d6:	601a      	str	r2, [r3, #0]
	 			  pid_last_yaw_d_error = 0;
 80044d8:	4b3b      	ldr	r3, [pc, #236]	; (80045c8 <main+0x680>)
 80044da:	f04f 0200 	mov.w	r2, #0
 80044de:	601a      	str	r2, [r3, #0]
	 			  pid_i_mem_yaw_last = 0;
 80044e0:	4b3a      	ldr	r3, [pc, #232]	; (80045cc <main+0x684>)
 80044e2:	f04f 0200 	mov.w	r2, #0
 80044e6:	601a      	str	r2, [r3, #0]
	 		  }

	 		  if ( start == 2 && receiver_input_channel_1 < 1050 && receiver_input_channel_4 > 1950 ){
 80044e8:	4b2f      	ldr	r3, [pc, #188]	; (80045a8 <main+0x660>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	2b02      	cmp	r3, #2
 80044ee:	d10e      	bne.n	800450e <main+0x5c6>
 80044f0:	4b2b      	ldr	r3, [pc, #172]	; (80045a0 <main+0x658>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f240 4219 	movw	r2, #1049	; 0x419
 80044f8:	4293      	cmp	r3, r2
 80044fa:	dc08      	bgt.n	800450e <main+0x5c6>
 80044fc:	4b29      	ldr	r3, [pc, #164]	; (80045a4 <main+0x65c>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f240 729e 	movw	r2, #1950	; 0x79e
 8004504:	4293      	cmp	r3, r2
 8004506:	dd02      	ble.n	800450e <main+0x5c6>
	 			  start =0;
 8004508:	4b27      	ldr	r3, [pc, #156]	; (80045a8 <main+0x660>)
 800450a:	2200      	movs	r2, #0
 800450c:	601a      	str	r2, [r3, #0]
	 			  //HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 0);
	 		  }

	 		  if ( receiver_input_channel_5 > 1500 ) turning_speed = 7;
 800450e:	4b30      	ldr	r3, [pc, #192]	; (80045d0 <main+0x688>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8004516:	4293      	cmp	r3, r2
 8004518:	dd03      	ble.n	8004522 <main+0x5da>
 800451a:	4b2e      	ldr	r3, [pc, #184]	; (80045d4 <main+0x68c>)
 800451c:	4a2e      	ldr	r2, [pc, #184]	; (80045d8 <main+0x690>)
 800451e:	601a      	str	r2, [r3, #0]
 8004520:	e002      	b.n	8004528 <main+0x5e0>
	 		  else turning_speed = 5;
 8004522:	4b2c      	ldr	r3, [pc, #176]	; (80045d4 <main+0x68c>)
 8004524:	4a2d      	ldr	r2, [pc, #180]	; (80045dc <main+0x694>)
 8004526:	601a      	str	r2, [r3, #0]


	 		  pid_roll_setpoint =0;
 8004528:	4b2d      	ldr	r3, [pc, #180]	; (80045e0 <main+0x698>)
 800452a:	f04f 0200 	mov.w	r2, #0
 800452e:	601a      	str	r2, [r3, #0]
	 		  if ( receiver_input_channel_2 > 1508 ) pid_roll_setpoint = (receiver_input_channel_2 - 1508);
 8004530:	4b2c      	ldr	r3, [pc, #176]	; (80045e4 <main+0x69c>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f240 52e4 	movw	r2, #1508	; 0x5e4
 8004538:	4293      	cmp	r3, r2
 800453a:	dd55      	ble.n	80045e8 <main+0x6a0>
 800453c:	4b29      	ldr	r3, [pc, #164]	; (80045e4 <main+0x69c>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f2a3 53e4 	subw	r3, r3, #1508	; 0x5e4
 8004544:	4618      	mov	r0, r3
 8004546:	f7fc fba1 	bl	8000c8c <__aeabi_i2f>
 800454a:	4603      	mov	r3, r0
 800454c:	4a24      	ldr	r2, [pc, #144]	; (80045e0 <main+0x698>)
 800454e:	6013      	str	r3, [r2, #0]
 8004550:	e05a      	b.n	8004608 <main+0x6c0>
 8004552:	bf00      	nop
 8004554:	f3af 8000 	nop.w
 8004558:	33333333 	.word	0x33333333
 800455c:	3fc33333 	.word	0x3fc33333
 8004560:	33333333 	.word	0x33333333
 8004564:	3fd33333 	.word	0x3fd33333
 8004568:	cccccccd 	.word	0xcccccccd
 800456c:	3feccccc 	.word	0x3feccccc
 8004570:	9999999a 	.word	0x9999999a
 8004574:	3fb99999 	.word	0x3fb99999
 8004578:	2000011c 	.word	0x2000011c
 800457c:	20000214 	.word	0x20000214
 8004580:	20000210 	.word	0x20000210
 8004584:	200000f0 	.word	0x200000f0
 8004588:	2000021c 	.word	0x2000021c
 800458c:	20000218 	.word	0x20000218
 8004590:	41700000 	.word	0x41700000
 8004594:	2000022c 	.word	0x2000022c
 8004598:	20000228 	.word	0x20000228
 800459c:	20000048 	.word	0x20000048
 80045a0:	200001dc 	.word	0x200001dc
 80045a4:	200001e8 	.word	0x200001e8
 80045a8:	20000290 	.word	0x20000290
 80045ac:	2000024c 	.word	0x2000024c
 80045b0:	20000264 	.word	0x20000264
 80045b4:	20000258 	.word	0x20000258
 80045b8:	20000250 	.word	0x20000250
 80045bc:	20000268 	.word	0x20000268
 80045c0:	2000025c 	.word	0x2000025c
 80045c4:	20000254 	.word	0x20000254
 80045c8:	2000026c 	.word	0x2000026c
 80045cc:	20000260 	.word	0x20000260
 80045d0:	200001ec 	.word	0x200001ec
 80045d4:	20000044 	.word	0x20000044
 80045d8:	40e00000 	.word	0x40e00000
 80045dc:	40a00000 	.word	0x40a00000
 80045e0:	2000023c 	.word	0x2000023c
 80045e4:	200001e0 	.word	0x200001e0
	 		  else if ( receiver_input_channel_2  < 1492 ) pid_roll_setpoint = ( receiver_input_channel_2  - 1492 );
 80045e8:	4b84      	ldr	r3, [pc, #528]	; (80047fc <main+0x8b4>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f240 52d3 	movw	r2, #1491	; 0x5d3
 80045f0:	4293      	cmp	r3, r2
 80045f2:	dc09      	bgt.n	8004608 <main+0x6c0>
 80045f4:	4b81      	ldr	r3, [pc, #516]	; (80047fc <main+0x8b4>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f2a3 53d4 	subw	r3, r3, #1492	; 0x5d4
 80045fc:	4618      	mov	r0, r3
 80045fe:	f7fc fb45 	bl	8000c8c <__aeabi_i2f>
 8004602:	4603      	mov	r3, r0
 8004604:	4a7e      	ldr	r2, [pc, #504]	; (8004800 <main+0x8b8>)
 8004606:	6013      	str	r3, [r2, #0]

	 		  pid_roll_setpoint -= roll_level_adjust;
 8004608:	4b7d      	ldr	r3, [pc, #500]	; (8004800 <main+0x8b8>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a7d      	ldr	r2, [pc, #500]	; (8004804 <main+0x8bc>)
 800460e:	6812      	ldr	r2, [r2, #0]
 8004610:	4611      	mov	r1, r2
 8004612:	4618      	mov	r0, r3
 8004614:	f7fc fa84 	bl	8000b20 <__aeabi_fsub>
 8004618:	4603      	mov	r3, r0
 800461a:	461a      	mov	r2, r3
 800461c:	4b78      	ldr	r3, [pc, #480]	; (8004800 <main+0x8b8>)
 800461e:	601a      	str	r2, [r3, #0]
	 		  pid_roll_setpoint /= turning_speed;
 8004620:	4b77      	ldr	r3, [pc, #476]	; (8004800 <main+0x8b8>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a78      	ldr	r2, [pc, #480]	; (8004808 <main+0x8c0>)
 8004626:	6812      	ldr	r2, [r2, #0]
 8004628:	4611      	mov	r1, r2
 800462a:	4618      	mov	r0, r3
 800462c:	f7fc fc36 	bl	8000e9c <__aeabi_fdiv>
 8004630:	4603      	mov	r3, r0
 8004632:	461a      	mov	r2, r3
 8004634:	4b72      	ldr	r3, [pc, #456]	; (8004800 <main+0x8b8>)
 8004636:	601a      	str	r2, [r3, #0]

	 		  pid_pitch_setpoint =0;
 8004638:	4b74      	ldr	r3, [pc, #464]	; (800480c <main+0x8c4>)
 800463a:	f04f 0200 	mov.w	r2, #0
 800463e:	601a      	str	r2, [r3, #0]
	 		  if ( receiver_input_channel_3 > 1508 ) pid_pitch_setpoint = ( receiver_input_channel_3 - 1508 );
 8004640:	4b73      	ldr	r3, [pc, #460]	; (8004810 <main+0x8c8>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f240 52e4 	movw	r2, #1508	; 0x5e4
 8004648:	4293      	cmp	r3, r2
 800464a:	dd0a      	ble.n	8004662 <main+0x71a>
 800464c:	4b70      	ldr	r3, [pc, #448]	; (8004810 <main+0x8c8>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f2a3 53e4 	subw	r3, r3, #1508	; 0x5e4
 8004654:	4618      	mov	r0, r3
 8004656:	f7fc fb19 	bl	8000c8c <__aeabi_i2f>
 800465a:	4603      	mov	r3, r0
 800465c:	4a6b      	ldr	r2, [pc, #428]	; (800480c <main+0x8c4>)
 800465e:	6013      	str	r3, [r2, #0]
 8004660:	e00f      	b.n	8004682 <main+0x73a>
	 		  else if ( receiver_input_channel_3 < 1492 ) pid_pitch_setpoint = ( receiver_input_channel_3 - 1492 );
 8004662:	4b6b      	ldr	r3, [pc, #428]	; (8004810 <main+0x8c8>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f240 52d3 	movw	r2, #1491	; 0x5d3
 800466a:	4293      	cmp	r3, r2
 800466c:	dc09      	bgt.n	8004682 <main+0x73a>
 800466e:	4b68      	ldr	r3, [pc, #416]	; (8004810 <main+0x8c8>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f2a3 53d4 	subw	r3, r3, #1492	; 0x5d4
 8004676:	4618      	mov	r0, r3
 8004678:	f7fc fb08 	bl	8000c8c <__aeabi_i2f>
 800467c:	4603      	mov	r3, r0
 800467e:	4a63      	ldr	r2, [pc, #396]	; (800480c <main+0x8c4>)
 8004680:	6013      	str	r3, [r2, #0]

	 		  pid_pitch_setpoint -= pitch_level_adjust;
 8004682:	4b62      	ldr	r3, [pc, #392]	; (800480c <main+0x8c4>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a63      	ldr	r2, [pc, #396]	; (8004814 <main+0x8cc>)
 8004688:	6812      	ldr	r2, [r2, #0]
 800468a:	4611      	mov	r1, r2
 800468c:	4618      	mov	r0, r3
 800468e:	f7fc fa47 	bl	8000b20 <__aeabi_fsub>
 8004692:	4603      	mov	r3, r0
 8004694:	461a      	mov	r2, r3
 8004696:	4b5d      	ldr	r3, [pc, #372]	; (800480c <main+0x8c4>)
 8004698:	601a      	str	r2, [r3, #0]
	 		  pid_pitch_setpoint /= turning_speed;
 800469a:	4b5c      	ldr	r3, [pc, #368]	; (800480c <main+0x8c4>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a5a      	ldr	r2, [pc, #360]	; (8004808 <main+0x8c0>)
 80046a0:	6812      	ldr	r2, [r2, #0]
 80046a2:	4611      	mov	r1, r2
 80046a4:	4618      	mov	r0, r3
 80046a6:	f7fc fbf9 	bl	8000e9c <__aeabi_fdiv>
 80046aa:	4603      	mov	r3, r0
 80046ac:	461a      	mov	r2, r3
 80046ae:	4b57      	ldr	r3, [pc, #348]	; (800480c <main+0x8c4>)
 80046b0:	601a      	str	r2, [r3, #0]


	 		  pid_yaw_setpoint =0;
 80046b2:	4b59      	ldr	r3, [pc, #356]	; (8004818 <main+0x8d0>)
 80046b4:	f04f 0200 	mov.w	r2, #0
 80046b8:	601a      	str	r2, [r3, #0]
	 		  if ( receiver_input_channel_1 > 1050 ){
 80046ba:	4b58      	ldr	r3, [pc, #352]	; (800481c <main+0x8d4>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f240 421a 	movw	r2, #1050	; 0x41a
 80046c2:	4293      	cmp	r3, r2
 80046c4:	dd30      	ble.n	8004728 <main+0x7e0>
	 			  if ( receiver_input_channel_4 > 1508 ) pid_yaw_setpoint = ( receiver_input_channel_4 - 1508 ) / turning_speed;
 80046c6:	4b56      	ldr	r3, [pc, #344]	; (8004820 <main+0x8d8>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f240 52e4 	movw	r2, #1508	; 0x5e4
 80046ce:	4293      	cmp	r3, r2
 80046d0:	dd12      	ble.n	80046f8 <main+0x7b0>
 80046d2:	4b53      	ldr	r3, [pc, #332]	; (8004820 <main+0x8d8>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f2a3 53e4 	subw	r3, r3, #1508	; 0x5e4
 80046da:	4618      	mov	r0, r3
 80046dc:	f7fc fad6 	bl	8000c8c <__aeabi_i2f>
 80046e0:	4602      	mov	r2, r0
 80046e2:	4b49      	ldr	r3, [pc, #292]	; (8004808 <main+0x8c0>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4619      	mov	r1, r3
 80046e8:	4610      	mov	r0, r2
 80046ea:	f7fc fbd7 	bl	8000e9c <__aeabi_fdiv>
 80046ee:	4603      	mov	r3, r0
 80046f0:	461a      	mov	r2, r3
 80046f2:	4b49      	ldr	r3, [pc, #292]	; (8004818 <main+0x8d0>)
 80046f4:	601a      	str	r2, [r3, #0]
 80046f6:	e017      	b.n	8004728 <main+0x7e0>
	 			  else if ( receiver_input_channel_4 < 1492 ) pid_yaw_setpoint = ( receiver_input_channel_4 - 1492 ) / turning_speed;
 80046f8:	4b49      	ldr	r3, [pc, #292]	; (8004820 <main+0x8d8>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f240 52d3 	movw	r2, #1491	; 0x5d3
 8004700:	4293      	cmp	r3, r2
 8004702:	dc11      	bgt.n	8004728 <main+0x7e0>
 8004704:	4b46      	ldr	r3, [pc, #280]	; (8004820 <main+0x8d8>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f2a3 53d4 	subw	r3, r3, #1492	; 0x5d4
 800470c:	4618      	mov	r0, r3
 800470e:	f7fc fabd 	bl	8000c8c <__aeabi_i2f>
 8004712:	4602      	mov	r2, r0
 8004714:	4b3c      	ldr	r3, [pc, #240]	; (8004808 <main+0x8c0>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4619      	mov	r1, r3
 800471a:	4610      	mov	r0, r2
 800471c:	f7fc fbbe 	bl	8000e9c <__aeabi_fdiv>
 8004720:	4603      	mov	r3, r0
 8004722:	461a      	mov	r2, r3
 8004724:	4b3c      	ldr	r3, [pc, #240]	; (8004818 <main+0x8d0>)
 8004726:	601a      	str	r2, [r3, #0]
	 		  }


	 		  //roll calculation
	 		  pid_error_temp = -gyro_roll_input + pid_roll_setpoint;
 8004728:	4b35      	ldr	r3, [pc, #212]	; (8004800 <main+0x8b8>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a3d      	ldr	r2, [pc, #244]	; (8004824 <main+0x8dc>)
 800472e:	6812      	ldr	r2, [r2, #0]
 8004730:	4611      	mov	r1, r2
 8004732:	4618      	mov	r0, r3
 8004734:	f7fc f9f4 	bl	8000b20 <__aeabi_fsub>
 8004738:	4603      	mov	r3, r0
 800473a:	461a      	mov	r2, r3
 800473c:	4b3a      	ldr	r3, [pc, #232]	; (8004828 <main+0x8e0>)
 800473e:	601a      	str	r2, [r3, #0]
	 		  pid_i_mem_roll =  pid_i_mem_roll_last + 0.5 * pid_i_gain_roll * dt * (pid_error_temp +pid_last_roll_d_error) ;
 8004740:	4b3a      	ldr	r3, [pc, #232]	; (800482c <main+0x8e4>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4618      	mov	r0, r3
 8004746:	f7fb fe67 	bl	8000418 <__aeabi_f2d>
 800474a:	4604      	mov	r4, r0
 800474c:	460d      	mov	r5, r1
 800474e:	4b38      	ldr	r3, [pc, #224]	; (8004830 <main+0x8e8>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4618      	mov	r0, r3
 8004754:	f7fb fe60 	bl	8000418 <__aeabi_f2d>
 8004758:	f04f 0200 	mov.w	r2, #0
 800475c:	4b35      	ldr	r3, [pc, #212]	; (8004834 <main+0x8ec>)
 800475e:	f7fb feb3 	bl	80004c8 <__aeabi_dmul>
 8004762:	4602      	mov	r2, r0
 8004764:	460b      	mov	r3, r1
 8004766:	4690      	mov	r8, r2
 8004768:	4699      	mov	r9, r3
 800476a:	4b33      	ldr	r3, [pc, #204]	; (8004838 <main+0x8f0>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4618      	mov	r0, r3
 8004770:	f7fb fe52 	bl	8000418 <__aeabi_f2d>
 8004774:	4602      	mov	r2, r0
 8004776:	460b      	mov	r3, r1
 8004778:	4640      	mov	r0, r8
 800477a:	4649      	mov	r1, r9
 800477c:	f7fb fea4 	bl	80004c8 <__aeabi_dmul>
 8004780:	4602      	mov	r2, r0
 8004782:	460b      	mov	r3, r1
 8004784:	4690      	mov	r8, r2
 8004786:	4699      	mov	r9, r3
 8004788:	4b27      	ldr	r3, [pc, #156]	; (8004828 <main+0x8e0>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a2b      	ldr	r2, [pc, #172]	; (800483c <main+0x8f4>)
 800478e:	6812      	ldr	r2, [r2, #0]
 8004790:	4611      	mov	r1, r2
 8004792:	4618      	mov	r0, r3
 8004794:	f7fc f9c6 	bl	8000b24 <__addsf3>
 8004798:	4603      	mov	r3, r0
 800479a:	4618      	mov	r0, r3
 800479c:	f7fb fe3c 	bl	8000418 <__aeabi_f2d>
 80047a0:	4602      	mov	r2, r0
 80047a2:	460b      	mov	r3, r1
 80047a4:	4640      	mov	r0, r8
 80047a6:	4649      	mov	r1, r9
 80047a8:	f7fb fe8e 	bl	80004c8 <__aeabi_dmul>
 80047ac:	4602      	mov	r2, r0
 80047ae:	460b      	mov	r3, r1
 80047b0:	4620      	mov	r0, r4
 80047b2:	4629      	mov	r1, r5
 80047b4:	f7fb fcd2 	bl	800015c <__adddf3>
 80047b8:	4602      	mov	r2, r0
 80047ba:	460b      	mov	r3, r1
 80047bc:	4610      	mov	r0, r2
 80047be:	4619      	mov	r1, r3
 80047c0:	f7fc f95a 	bl	8000a78 <__aeabi_d2f>
 80047c4:	4603      	mov	r3, r0
 80047c6:	4a1e      	ldr	r2, [pc, #120]	; (8004840 <main+0x8f8>)
 80047c8:	6013      	str	r3, [r2, #0]

	 		  if ( pid_i_mem_roll > pid_max_roll ) pid_i_mem_roll = pid_max_roll;
 80047ca:	4b1e      	ldr	r3, [pc, #120]	; (8004844 <main+0x8fc>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4618      	mov	r0, r3
 80047d0:	f7fc fa5c 	bl	8000c8c <__aeabi_i2f>
 80047d4:	4602      	mov	r2, r0
 80047d6:	4b1a      	ldr	r3, [pc, #104]	; (8004840 <main+0x8f8>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4619      	mov	r1, r3
 80047dc:	4610      	mov	r0, r2
 80047de:	f7fc fc47 	bl	8001070 <__aeabi_fcmplt>
 80047e2:	4603      	mov	r3, r0
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d02f      	beq.n	8004848 <main+0x900>
 80047e8:	4b16      	ldr	r3, [pc, #88]	; (8004844 <main+0x8fc>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4618      	mov	r0, r3
 80047ee:	f7fc fa4d 	bl	8000c8c <__aeabi_i2f>
 80047f2:	4603      	mov	r3, r0
 80047f4:	4a12      	ldr	r2, [pc, #72]	; (8004840 <main+0x8f8>)
 80047f6:	6013      	str	r3, [r2, #0]
 80047f8:	e03f      	b.n	800487a <main+0x932>
 80047fa:	bf00      	nop
 80047fc:	200001e0 	.word	0x200001e0
 8004800:	2000023c 	.word	0x2000023c
 8004804:	20000228 	.word	0x20000228
 8004808:	20000044 	.word	0x20000044
 800480c:	20000240 	.word	0x20000240
 8004810:	200001e4 	.word	0x200001e4
 8004814:	2000022c 	.word	0x2000022c
 8004818:	20000244 	.word	0x20000244
 800481c:	200001dc 	.word	0x200001dc
 8004820:	200001e8 	.word	0x200001e8
 8004824:	20000230 	.word	0x20000230
 8004828:	20000270 	.word	0x20000270
 800482c:	20000258 	.word	0x20000258
 8004830:	20000010 	.word	0x20000010
 8004834:	3fe00000 	.word	0x3fe00000
 8004838:	20000008 	.word	0x20000008
 800483c:	20000264 	.word	0x20000264
 8004840:	2000024c 	.word	0x2000024c
 8004844:	2000002c 	.word	0x2000002c
	 		  else if ( pid_i_mem_roll < pid_max_roll * -1 ) pid_i_mem_roll = pid_max_roll * -1;
 8004848:	4b76      	ldr	r3, [pc, #472]	; (8004a24 <main+0xadc>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	425b      	negs	r3, r3
 800484e:	4618      	mov	r0, r3
 8004850:	f7fc fa1c 	bl	8000c8c <__aeabi_i2f>
 8004854:	4602      	mov	r2, r0
 8004856:	4b74      	ldr	r3, [pc, #464]	; (8004a28 <main+0xae0>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4619      	mov	r1, r3
 800485c:	4610      	mov	r0, r2
 800485e:	f7fc fc25 	bl	80010ac <__aeabi_fcmpgt>
 8004862:	4603      	mov	r3, r0
 8004864:	2b00      	cmp	r3, #0
 8004866:	d008      	beq.n	800487a <main+0x932>
 8004868:	4b6e      	ldr	r3, [pc, #440]	; (8004a24 <main+0xadc>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	425b      	negs	r3, r3
 800486e:	4618      	mov	r0, r3
 8004870:	f7fc fa0c 	bl	8000c8c <__aeabi_i2f>
 8004874:	4603      	mov	r3, r0
 8004876:	4a6c      	ldr	r2, [pc, #432]	; (8004a28 <main+0xae0>)
 8004878:	6013      	str	r3, [r2, #0]

	 		  pid_roll_output = ( pid_p_gain_roll * (pid_error_temp)) + pid_i_mem_roll + ( pid_d_gain_roll * (( pid_error_temp - pid_last_roll_d_error) / dt));
 800487a:	4b6c      	ldr	r3, [pc, #432]	; (8004a2c <main+0xae4>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a6c      	ldr	r2, [pc, #432]	; (8004a30 <main+0xae8>)
 8004880:	6812      	ldr	r2, [r2, #0]
 8004882:	4611      	mov	r1, r2
 8004884:	4618      	mov	r0, r3
 8004886:	f7fc fa55 	bl	8000d34 <__aeabi_fmul>
 800488a:	4603      	mov	r3, r0
 800488c:	461a      	mov	r2, r3
 800488e:	4b66      	ldr	r3, [pc, #408]	; (8004a28 <main+0xae0>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4619      	mov	r1, r3
 8004894:	4610      	mov	r0, r2
 8004896:	f7fc f945 	bl	8000b24 <__addsf3>
 800489a:	4603      	mov	r3, r0
 800489c:	461c      	mov	r4, r3
 800489e:	4b64      	ldr	r3, [pc, #400]	; (8004a30 <main+0xae8>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a64      	ldr	r2, [pc, #400]	; (8004a34 <main+0xaec>)
 80048a4:	6812      	ldr	r2, [r2, #0]
 80048a6:	4611      	mov	r1, r2
 80048a8:	4618      	mov	r0, r3
 80048aa:	f7fc f939 	bl	8000b20 <__aeabi_fsub>
 80048ae:	4603      	mov	r3, r0
 80048b0:	461a      	mov	r2, r3
 80048b2:	4b61      	ldr	r3, [pc, #388]	; (8004a38 <main+0xaf0>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4619      	mov	r1, r3
 80048b8:	4610      	mov	r0, r2
 80048ba:	f7fc faef 	bl	8000e9c <__aeabi_fdiv>
 80048be:	4603      	mov	r3, r0
 80048c0:	461a      	mov	r2, r3
 80048c2:	4b5e      	ldr	r3, [pc, #376]	; (8004a3c <main+0xaf4>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4619      	mov	r1, r3
 80048c8:	4610      	mov	r0, r2
 80048ca:	f7fc fa33 	bl	8000d34 <__aeabi_fmul>
 80048ce:	4603      	mov	r3, r0
 80048d0:	4619      	mov	r1, r3
 80048d2:	4620      	mov	r0, r4
 80048d4:	f7fc f926 	bl	8000b24 <__addsf3>
 80048d8:	4603      	mov	r3, r0
 80048da:	461a      	mov	r2, r3
 80048dc:	4b58      	ldr	r3, [pc, #352]	; (8004a40 <main+0xaf8>)
 80048de:	601a      	str	r2, [r3, #0]

	 		  if ( pid_roll_output > pid_max_roll ) pid_roll_output = pid_max_roll;
 80048e0:	4b50      	ldr	r3, [pc, #320]	; (8004a24 <main+0xadc>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4618      	mov	r0, r3
 80048e6:	f7fc f9d1 	bl	8000c8c <__aeabi_i2f>
 80048ea:	4602      	mov	r2, r0
 80048ec:	4b54      	ldr	r3, [pc, #336]	; (8004a40 <main+0xaf8>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4619      	mov	r1, r3
 80048f2:	4610      	mov	r0, r2
 80048f4:	f7fc fbbc 	bl	8001070 <__aeabi_fcmplt>
 80048f8:	4603      	mov	r3, r0
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d008      	beq.n	8004910 <main+0x9c8>
 80048fe:	4b49      	ldr	r3, [pc, #292]	; (8004a24 <main+0xadc>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4618      	mov	r0, r3
 8004904:	f7fc f9c2 	bl	8000c8c <__aeabi_i2f>
 8004908:	4603      	mov	r3, r0
 800490a:	4a4d      	ldr	r2, [pc, #308]	; (8004a40 <main+0xaf8>)
 800490c:	6013      	str	r3, [r2, #0]
 800490e:	e018      	b.n	8004942 <main+0x9fa>
	 		  else if ( pid_roll_output < pid_max_roll * -1) pid_roll_output = pid_max_roll * -1;
 8004910:	4b44      	ldr	r3, [pc, #272]	; (8004a24 <main+0xadc>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	425b      	negs	r3, r3
 8004916:	4618      	mov	r0, r3
 8004918:	f7fc f9b8 	bl	8000c8c <__aeabi_i2f>
 800491c:	4602      	mov	r2, r0
 800491e:	4b48      	ldr	r3, [pc, #288]	; (8004a40 <main+0xaf8>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4619      	mov	r1, r3
 8004924:	4610      	mov	r0, r2
 8004926:	f7fc fbc1 	bl	80010ac <__aeabi_fcmpgt>
 800492a:	4603      	mov	r3, r0
 800492c:	2b00      	cmp	r3, #0
 800492e:	d008      	beq.n	8004942 <main+0x9fa>
 8004930:	4b3c      	ldr	r3, [pc, #240]	; (8004a24 <main+0xadc>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	425b      	negs	r3, r3
 8004936:	4618      	mov	r0, r3
 8004938:	f7fc f9a8 	bl	8000c8c <__aeabi_i2f>
 800493c:	4603      	mov	r3, r0
 800493e:	4a40      	ldr	r2, [pc, #256]	; (8004a40 <main+0xaf8>)
 8004940:	6013      	str	r3, [r2, #0]

	 		  pid_last_roll_d_error = pid_error_temp;
 8004942:	4b3b      	ldr	r3, [pc, #236]	; (8004a30 <main+0xae8>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a3b      	ldr	r2, [pc, #236]	; (8004a34 <main+0xaec>)
 8004948:	6013      	str	r3, [r2, #0]
	 		  pid_i_mem_roll_last = pid_i_mem_roll;
 800494a:	4b37      	ldr	r3, [pc, #220]	; (8004a28 <main+0xae0>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a3d      	ldr	r2, [pc, #244]	; (8004a44 <main+0xafc>)
 8004950:	6013      	str	r3, [r2, #0]

	 		  // pitch calculation
	 		  pid_error_temp = -gyro_pitch_input + pid_pitch_setpoint;
 8004952:	4b3d      	ldr	r3, [pc, #244]	; (8004a48 <main+0xb00>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a3d      	ldr	r2, [pc, #244]	; (8004a4c <main+0xb04>)
 8004958:	6812      	ldr	r2, [r2, #0]
 800495a:	4611      	mov	r1, r2
 800495c:	4618      	mov	r0, r3
 800495e:	f7fc f8df 	bl	8000b20 <__aeabi_fsub>
 8004962:	4603      	mov	r3, r0
 8004964:	461a      	mov	r2, r3
 8004966:	4b32      	ldr	r3, [pc, #200]	; (8004a30 <main+0xae8>)
 8004968:	601a      	str	r2, [r3, #0]
	 		  pid_i_mem_pitch = pid_i_mem_pitch_last + 0.5*pid_i_gain_pitch*dt*(pid_error_temp+pid_last_pitch_d_eroor);
 800496a:	4b39      	ldr	r3, [pc, #228]	; (8004a50 <main+0xb08>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4618      	mov	r0, r3
 8004970:	f7fb fd52 	bl	8000418 <__aeabi_f2d>
 8004974:	4604      	mov	r4, r0
 8004976:	460d      	mov	r5, r1
 8004978:	4b36      	ldr	r3, [pc, #216]	; (8004a54 <main+0xb0c>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4618      	mov	r0, r3
 800497e:	f7fb fd4b 	bl	8000418 <__aeabi_f2d>
 8004982:	f04f 0200 	mov.w	r2, #0
 8004986:	4b34      	ldr	r3, [pc, #208]	; (8004a58 <main+0xb10>)
 8004988:	f7fb fd9e 	bl	80004c8 <__aeabi_dmul>
 800498c:	4602      	mov	r2, r0
 800498e:	460b      	mov	r3, r1
 8004990:	4690      	mov	r8, r2
 8004992:	4699      	mov	r9, r3
 8004994:	4b28      	ldr	r3, [pc, #160]	; (8004a38 <main+0xaf0>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4618      	mov	r0, r3
 800499a:	f7fb fd3d 	bl	8000418 <__aeabi_f2d>
 800499e:	4602      	mov	r2, r0
 80049a0:	460b      	mov	r3, r1
 80049a2:	4640      	mov	r0, r8
 80049a4:	4649      	mov	r1, r9
 80049a6:	f7fb fd8f 	bl	80004c8 <__aeabi_dmul>
 80049aa:	4602      	mov	r2, r0
 80049ac:	460b      	mov	r3, r1
 80049ae:	4690      	mov	r8, r2
 80049b0:	4699      	mov	r9, r3
 80049b2:	4b1f      	ldr	r3, [pc, #124]	; (8004a30 <main+0xae8>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a29      	ldr	r2, [pc, #164]	; (8004a5c <main+0xb14>)
 80049b8:	6812      	ldr	r2, [r2, #0]
 80049ba:	4611      	mov	r1, r2
 80049bc:	4618      	mov	r0, r3
 80049be:	f7fc f8b1 	bl	8000b24 <__addsf3>
 80049c2:	4603      	mov	r3, r0
 80049c4:	4618      	mov	r0, r3
 80049c6:	f7fb fd27 	bl	8000418 <__aeabi_f2d>
 80049ca:	4602      	mov	r2, r0
 80049cc:	460b      	mov	r3, r1
 80049ce:	4640      	mov	r0, r8
 80049d0:	4649      	mov	r1, r9
 80049d2:	f7fb fd79 	bl	80004c8 <__aeabi_dmul>
 80049d6:	4602      	mov	r2, r0
 80049d8:	460b      	mov	r3, r1
 80049da:	4620      	mov	r0, r4
 80049dc:	4629      	mov	r1, r5
 80049de:	f7fb fbbd 	bl	800015c <__adddf3>
 80049e2:	4602      	mov	r2, r0
 80049e4:	460b      	mov	r3, r1
 80049e6:	4610      	mov	r0, r2
 80049e8:	4619      	mov	r1, r3
 80049ea:	f7fc f845 	bl	8000a78 <__aeabi_d2f>
 80049ee:	4603      	mov	r3, r0
 80049f0:	4a1b      	ldr	r2, [pc, #108]	; (8004a60 <main+0xb18>)
 80049f2:	6013      	str	r3, [r2, #0]

	 		  if ( pid_i_mem_pitch > pid_max_pitch ) pid_i_mem_pitch = pid_max_pitch;
 80049f4:	4b1b      	ldr	r3, [pc, #108]	; (8004a64 <main+0xb1c>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4618      	mov	r0, r3
 80049fa:	f7fc f947 	bl	8000c8c <__aeabi_i2f>
 80049fe:	4602      	mov	r2, r0
 8004a00:	4b17      	ldr	r3, [pc, #92]	; (8004a60 <main+0xb18>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4619      	mov	r1, r3
 8004a06:	4610      	mov	r0, r2
 8004a08:	f7fc fb32 	bl	8001070 <__aeabi_fcmplt>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d02a      	beq.n	8004a68 <main+0xb20>
 8004a12:	4b14      	ldr	r3, [pc, #80]	; (8004a64 <main+0xb1c>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4618      	mov	r0, r3
 8004a18:	f7fc f938 	bl	8000c8c <__aeabi_i2f>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	4a10      	ldr	r2, [pc, #64]	; (8004a60 <main+0xb18>)
 8004a20:	6013      	str	r3, [r2, #0]
 8004a22:	e03a      	b.n	8004a9a <main+0xb52>
 8004a24:	2000002c 	.word	0x2000002c
 8004a28:	2000024c 	.word	0x2000024c
 8004a2c:	2000000c 	.word	0x2000000c
 8004a30:	20000270 	.word	0x20000270
 8004a34:	20000264 	.word	0x20000264
 8004a38:	20000008 	.word	0x20000008
 8004a3c:	20000014 	.word	0x20000014
 8004a40:	20000274 	.word	0x20000274
 8004a44:	20000258 	.word	0x20000258
 8004a48:	20000240 	.word	0x20000240
 8004a4c:	20000234 	.word	0x20000234
 8004a50:	2000025c 	.word	0x2000025c
 8004a54:	2000001c 	.word	0x2000001c
 8004a58:	3fe00000 	.word	0x3fe00000
 8004a5c:	20000268 	.word	0x20000268
 8004a60:	20000250 	.word	0x20000250
 8004a64:	20000030 	.word	0x20000030
	 		  else if ( pid_i_mem_pitch < pid_max_pitch * -1 ) pid_i_mem_pitch = pid_max_pitch * -1;
 8004a68:	4b76      	ldr	r3, [pc, #472]	; (8004c44 <main+0xcfc>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	425b      	negs	r3, r3
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f7fc f90c 	bl	8000c8c <__aeabi_i2f>
 8004a74:	4602      	mov	r2, r0
 8004a76:	4b74      	ldr	r3, [pc, #464]	; (8004c48 <main+0xd00>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4619      	mov	r1, r3
 8004a7c:	4610      	mov	r0, r2
 8004a7e:	f7fc fb15 	bl	80010ac <__aeabi_fcmpgt>
 8004a82:	4603      	mov	r3, r0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d008      	beq.n	8004a9a <main+0xb52>
 8004a88:	4b6e      	ldr	r3, [pc, #440]	; (8004c44 <main+0xcfc>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	425b      	negs	r3, r3
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f7fc f8fc 	bl	8000c8c <__aeabi_i2f>
 8004a94:	4603      	mov	r3, r0
 8004a96:	4a6c      	ldr	r2, [pc, #432]	; (8004c48 <main+0xd00>)
 8004a98:	6013      	str	r3, [r2, #0]

	 		  pid_pitch_output = ( pid_p_gain_pitch * (pid_error_temp) ) + pid_i_mem_pitch + ( pid_d_gain_pitch * (( pid_error_temp - pid_last_pitch_d_eroor)/dt));
 8004a9a:	4b6c      	ldr	r3, [pc, #432]	; (8004c4c <main+0xd04>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a6c      	ldr	r2, [pc, #432]	; (8004c50 <main+0xd08>)
 8004aa0:	6812      	ldr	r2, [r2, #0]
 8004aa2:	4611      	mov	r1, r2
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f7fc f945 	bl	8000d34 <__aeabi_fmul>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	461a      	mov	r2, r3
 8004aae:	4b66      	ldr	r3, [pc, #408]	; (8004c48 <main+0xd00>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	4610      	mov	r0, r2
 8004ab6:	f7fc f835 	bl	8000b24 <__addsf3>
 8004aba:	4603      	mov	r3, r0
 8004abc:	461c      	mov	r4, r3
 8004abe:	4b64      	ldr	r3, [pc, #400]	; (8004c50 <main+0xd08>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a64      	ldr	r2, [pc, #400]	; (8004c54 <main+0xd0c>)
 8004ac4:	6812      	ldr	r2, [r2, #0]
 8004ac6:	4611      	mov	r1, r2
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f7fc f829 	bl	8000b20 <__aeabi_fsub>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	4b61      	ldr	r3, [pc, #388]	; (8004c58 <main+0xd10>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4619      	mov	r1, r3
 8004ad8:	4610      	mov	r0, r2
 8004ada:	f7fc f9df 	bl	8000e9c <__aeabi_fdiv>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	461a      	mov	r2, r3
 8004ae2:	4b5e      	ldr	r3, [pc, #376]	; (8004c5c <main+0xd14>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4619      	mov	r1, r3
 8004ae8:	4610      	mov	r0, r2
 8004aea:	f7fc f923 	bl	8000d34 <__aeabi_fmul>
 8004aee:	4603      	mov	r3, r0
 8004af0:	4619      	mov	r1, r3
 8004af2:	4620      	mov	r0, r4
 8004af4:	f7fc f816 	bl	8000b24 <__addsf3>
 8004af8:	4603      	mov	r3, r0
 8004afa:	461a      	mov	r2, r3
 8004afc:	4b58      	ldr	r3, [pc, #352]	; (8004c60 <main+0xd18>)
 8004afe:	601a      	str	r2, [r3, #0]

	 		  if ( pid_pitch_output > pid_max_pitch ) pid_pitch_output = pid_max_pitch;
 8004b00:	4b50      	ldr	r3, [pc, #320]	; (8004c44 <main+0xcfc>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4618      	mov	r0, r3
 8004b06:	f7fc f8c1 	bl	8000c8c <__aeabi_i2f>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	4b54      	ldr	r3, [pc, #336]	; (8004c60 <main+0xd18>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4619      	mov	r1, r3
 8004b12:	4610      	mov	r0, r2
 8004b14:	f7fc faac 	bl	8001070 <__aeabi_fcmplt>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d008      	beq.n	8004b30 <main+0xbe8>
 8004b1e:	4b49      	ldr	r3, [pc, #292]	; (8004c44 <main+0xcfc>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4618      	mov	r0, r3
 8004b24:	f7fc f8b2 	bl	8000c8c <__aeabi_i2f>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	4a4d      	ldr	r2, [pc, #308]	; (8004c60 <main+0xd18>)
 8004b2c:	6013      	str	r3, [r2, #0]
 8004b2e:	e018      	b.n	8004b62 <main+0xc1a>
	 		  else if ( pid_pitch_output < pid_max_pitch * -1 ) pid_pitch_output = pid_max_pitch * -1;
 8004b30:	4b44      	ldr	r3, [pc, #272]	; (8004c44 <main+0xcfc>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	425b      	negs	r3, r3
 8004b36:	4618      	mov	r0, r3
 8004b38:	f7fc f8a8 	bl	8000c8c <__aeabi_i2f>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	4b48      	ldr	r3, [pc, #288]	; (8004c60 <main+0xd18>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4619      	mov	r1, r3
 8004b44:	4610      	mov	r0, r2
 8004b46:	f7fc fab1 	bl	80010ac <__aeabi_fcmpgt>
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d008      	beq.n	8004b62 <main+0xc1a>
 8004b50:	4b3c      	ldr	r3, [pc, #240]	; (8004c44 <main+0xcfc>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	425b      	negs	r3, r3
 8004b56:	4618      	mov	r0, r3
 8004b58:	f7fc f898 	bl	8000c8c <__aeabi_i2f>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	4a40      	ldr	r2, [pc, #256]	; (8004c60 <main+0xd18>)
 8004b60:	6013      	str	r3, [r2, #0]

	 		  pid_last_pitch_d_eroor = pid_error_temp;
 8004b62:	4b3b      	ldr	r3, [pc, #236]	; (8004c50 <main+0xd08>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a3b      	ldr	r2, [pc, #236]	; (8004c54 <main+0xd0c>)
 8004b68:	6013      	str	r3, [r2, #0]
	 		  pid_i_mem_pitch_last = pid_i_mem_pitch;
 8004b6a:	4b37      	ldr	r3, [pc, #220]	; (8004c48 <main+0xd00>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a3d      	ldr	r2, [pc, #244]	; (8004c64 <main+0xd1c>)
 8004b70:	6013      	str	r3, [r2, #0]

	 		  // yaw calculation
	 		  pid_error_temp = -gyro_yaw_input + pid_yaw_setpoint;
 8004b72:	4b3d      	ldr	r3, [pc, #244]	; (8004c68 <main+0xd20>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a3d      	ldr	r2, [pc, #244]	; (8004c6c <main+0xd24>)
 8004b78:	6812      	ldr	r2, [r2, #0]
 8004b7a:	4611      	mov	r1, r2
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f7fb ffcf 	bl	8000b20 <__aeabi_fsub>
 8004b82:	4603      	mov	r3, r0
 8004b84:	461a      	mov	r2, r3
 8004b86:	4b32      	ldr	r3, [pc, #200]	; (8004c50 <main+0xd08>)
 8004b88:	601a      	str	r2, [r3, #0]
	 		  pid_i_mem_yaw  = pid_i_mem_yaw_last + 0.5 * pid_i_gain_yaw * dt * (pid_error_temp+pid_last_yaw_d_error);
 8004b8a:	4b39      	ldr	r3, [pc, #228]	; (8004c70 <main+0xd28>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f7fb fc42 	bl	8000418 <__aeabi_f2d>
 8004b94:	4604      	mov	r4, r0
 8004b96:	460d      	mov	r5, r1
 8004b98:	4b36      	ldr	r3, [pc, #216]	; (8004c74 <main+0xd2c>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f7fb fc3b 	bl	8000418 <__aeabi_f2d>
 8004ba2:	f04f 0200 	mov.w	r2, #0
 8004ba6:	4b34      	ldr	r3, [pc, #208]	; (8004c78 <main+0xd30>)
 8004ba8:	f7fb fc8e 	bl	80004c8 <__aeabi_dmul>
 8004bac:	4602      	mov	r2, r0
 8004bae:	460b      	mov	r3, r1
 8004bb0:	4690      	mov	r8, r2
 8004bb2:	4699      	mov	r9, r3
 8004bb4:	4b28      	ldr	r3, [pc, #160]	; (8004c58 <main+0xd10>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f7fb fc2d 	bl	8000418 <__aeabi_f2d>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	460b      	mov	r3, r1
 8004bc2:	4640      	mov	r0, r8
 8004bc4:	4649      	mov	r1, r9
 8004bc6:	f7fb fc7f 	bl	80004c8 <__aeabi_dmul>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	460b      	mov	r3, r1
 8004bce:	4690      	mov	r8, r2
 8004bd0:	4699      	mov	r9, r3
 8004bd2:	4b1f      	ldr	r3, [pc, #124]	; (8004c50 <main+0xd08>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a29      	ldr	r2, [pc, #164]	; (8004c7c <main+0xd34>)
 8004bd8:	6812      	ldr	r2, [r2, #0]
 8004bda:	4611      	mov	r1, r2
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f7fb ffa1 	bl	8000b24 <__addsf3>
 8004be2:	4603      	mov	r3, r0
 8004be4:	4618      	mov	r0, r3
 8004be6:	f7fb fc17 	bl	8000418 <__aeabi_f2d>
 8004bea:	4602      	mov	r2, r0
 8004bec:	460b      	mov	r3, r1
 8004bee:	4640      	mov	r0, r8
 8004bf0:	4649      	mov	r1, r9
 8004bf2:	f7fb fc69 	bl	80004c8 <__aeabi_dmul>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	460b      	mov	r3, r1
 8004bfa:	4620      	mov	r0, r4
 8004bfc:	4629      	mov	r1, r5
 8004bfe:	f7fb faad 	bl	800015c <__adddf3>
 8004c02:	4602      	mov	r2, r0
 8004c04:	460b      	mov	r3, r1
 8004c06:	4610      	mov	r0, r2
 8004c08:	4619      	mov	r1, r3
 8004c0a:	f7fb ff35 	bl	8000a78 <__aeabi_d2f>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	4a1b      	ldr	r2, [pc, #108]	; (8004c80 <main+0xd38>)
 8004c12:	6013      	str	r3, [r2, #0]

	 		  if ( pid_i_mem_yaw > pid_max_yaw ) pid_i_mem_yaw = pid_max_yaw;
 8004c14:	4b1b      	ldr	r3, [pc, #108]	; (8004c84 <main+0xd3c>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f7fc f837 	bl	8000c8c <__aeabi_i2f>
 8004c1e:	4602      	mov	r2, r0
 8004c20:	4b17      	ldr	r3, [pc, #92]	; (8004c80 <main+0xd38>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4619      	mov	r1, r3
 8004c26:	4610      	mov	r0, r2
 8004c28:	f7fc fa22 	bl	8001070 <__aeabi_fcmplt>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d02a      	beq.n	8004c88 <main+0xd40>
 8004c32:	4b14      	ldr	r3, [pc, #80]	; (8004c84 <main+0xd3c>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4618      	mov	r0, r3
 8004c38:	f7fc f828 	bl	8000c8c <__aeabi_i2f>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	4a10      	ldr	r2, [pc, #64]	; (8004c80 <main+0xd38>)
 8004c40:	6013      	str	r3, [r2, #0]
 8004c42:	e03a      	b.n	8004cba <main+0xd72>
 8004c44:	20000030 	.word	0x20000030
 8004c48:	20000250 	.word	0x20000250
 8004c4c:	20000018 	.word	0x20000018
 8004c50:	20000270 	.word	0x20000270
 8004c54:	20000268 	.word	0x20000268
 8004c58:	20000008 	.word	0x20000008
 8004c5c:	20000020 	.word	0x20000020
 8004c60:	20000278 	.word	0x20000278
 8004c64:	2000025c 	.word	0x2000025c
 8004c68:	20000244 	.word	0x20000244
 8004c6c:	20000238 	.word	0x20000238
 8004c70:	20000260 	.word	0x20000260
 8004c74:	20000028 	.word	0x20000028
 8004c78:	3fe00000 	.word	0x3fe00000
 8004c7c:	2000026c 	.word	0x2000026c
 8004c80:	20000254 	.word	0x20000254
 8004c84:	20000034 	.word	0x20000034
	 		  else if ( pid_i_mem_yaw < pid_max_yaw * -1 ) pid_i_mem_yaw = pid_max_yaw * -1;
 8004c88:	4b31      	ldr	r3, [pc, #196]	; (8004d50 <main+0xe08>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	425b      	negs	r3, r3
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f7fb fffc 	bl	8000c8c <__aeabi_i2f>
 8004c94:	4602      	mov	r2, r0
 8004c96:	4b2f      	ldr	r3, [pc, #188]	; (8004d54 <main+0xe0c>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4619      	mov	r1, r3
 8004c9c:	4610      	mov	r0, r2
 8004c9e:	f7fc fa05 	bl	80010ac <__aeabi_fcmpgt>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d008      	beq.n	8004cba <main+0xd72>
 8004ca8:	4b29      	ldr	r3, [pc, #164]	; (8004d50 <main+0xe08>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	425b      	negs	r3, r3
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f7fb ffec 	bl	8000c8c <__aeabi_i2f>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	4a27      	ldr	r2, [pc, #156]	; (8004d54 <main+0xe0c>)
 8004cb8:	6013      	str	r3, [r2, #0]

	 		  pid_yaw_output = ( pid_p_gain_yaw * (pid_error_temp) ) + pid_i_mem_yaw + ( pid_d_gain_yaw * (( pid_error_temp - pid_last_yaw_d_error )/dt));
 8004cba:	4b27      	ldr	r3, [pc, #156]	; (8004d58 <main+0xe10>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a27      	ldr	r2, [pc, #156]	; (8004d5c <main+0xe14>)
 8004cc0:	6812      	ldr	r2, [r2, #0]
 8004cc2:	4611      	mov	r1, r2
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f7fc f835 	bl	8000d34 <__aeabi_fmul>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	461a      	mov	r2, r3
 8004cce:	4b21      	ldr	r3, [pc, #132]	; (8004d54 <main+0xe0c>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4619      	mov	r1, r3
 8004cd4:	4610      	mov	r0, r2
 8004cd6:	f7fb ff25 	bl	8000b24 <__addsf3>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	461c      	mov	r4, r3
 8004cde:	4b1f      	ldr	r3, [pc, #124]	; (8004d5c <main+0xe14>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a1f      	ldr	r2, [pc, #124]	; (8004d60 <main+0xe18>)
 8004ce4:	6812      	ldr	r2, [r2, #0]
 8004ce6:	4611      	mov	r1, r2
 8004ce8:	4618      	mov	r0, r3
 8004cea:	f7fb ff19 	bl	8000b20 <__aeabi_fsub>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	4b1c      	ldr	r3, [pc, #112]	; (8004d64 <main+0xe1c>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4619      	mov	r1, r3
 8004cf8:	4610      	mov	r0, r2
 8004cfa:	f7fc f8cf 	bl	8000e9c <__aeabi_fdiv>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	461a      	mov	r2, r3
 8004d02:	4b19      	ldr	r3, [pc, #100]	; (8004d68 <main+0xe20>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4619      	mov	r1, r3
 8004d08:	4610      	mov	r0, r2
 8004d0a:	f7fc f813 	bl	8000d34 <__aeabi_fmul>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	4619      	mov	r1, r3
 8004d12:	4620      	mov	r0, r4
 8004d14:	f7fb ff06 	bl	8000b24 <__addsf3>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	461a      	mov	r2, r3
 8004d1c:	4b13      	ldr	r3, [pc, #76]	; (8004d6c <main+0xe24>)
 8004d1e:	601a      	str	r2, [r3, #0]

	 		  if ( pid_yaw_output > pid_max_yaw ) pid_yaw_output = pid_max_yaw;
 8004d20:	4b0b      	ldr	r3, [pc, #44]	; (8004d50 <main+0xe08>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4618      	mov	r0, r3
 8004d26:	f7fb ffb1 	bl	8000c8c <__aeabi_i2f>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	4b0f      	ldr	r3, [pc, #60]	; (8004d6c <main+0xe24>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4619      	mov	r1, r3
 8004d32:	4610      	mov	r0, r2
 8004d34:	f7fc f99c 	bl	8001070 <__aeabi_fcmplt>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d018      	beq.n	8004d70 <main+0xe28>
 8004d3e:	4b04      	ldr	r3, [pc, #16]	; (8004d50 <main+0xe08>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4618      	mov	r0, r3
 8004d44:	f7fb ffa2 	bl	8000c8c <__aeabi_i2f>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	4a08      	ldr	r2, [pc, #32]	; (8004d6c <main+0xe24>)
 8004d4c:	6013      	str	r3, [r2, #0]
 8004d4e:	e028      	b.n	8004da2 <main+0xe5a>
 8004d50:	20000034 	.word	0x20000034
 8004d54:	20000254 	.word	0x20000254
 8004d58:	20000024 	.word	0x20000024
 8004d5c:	20000270 	.word	0x20000270
 8004d60:	2000026c 	.word	0x2000026c
 8004d64:	20000008 	.word	0x20000008
 8004d68:	20000248 	.word	0x20000248
 8004d6c:	2000027c 	.word	0x2000027c
	 		  else if ( pid_yaw_output < pid_max_yaw * -1 ) pid_yaw_output = pid_max_yaw * -1;
 8004d70:	4b87      	ldr	r3, [pc, #540]	; (8004f90 <main+0x1048>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	425b      	negs	r3, r3
 8004d76:	4618      	mov	r0, r3
 8004d78:	f7fb ff88 	bl	8000c8c <__aeabi_i2f>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	4b85      	ldr	r3, [pc, #532]	; (8004f94 <main+0x104c>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4619      	mov	r1, r3
 8004d84:	4610      	mov	r0, r2
 8004d86:	f7fc f991 	bl	80010ac <__aeabi_fcmpgt>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d008      	beq.n	8004da2 <main+0xe5a>
 8004d90:	4b7f      	ldr	r3, [pc, #508]	; (8004f90 <main+0x1048>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	425b      	negs	r3, r3
 8004d96:	4618      	mov	r0, r3
 8004d98:	f7fb ff78 	bl	8000c8c <__aeabi_i2f>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	4a7d      	ldr	r2, [pc, #500]	; (8004f94 <main+0x104c>)
 8004da0:	6013      	str	r3, [r2, #0]

	 		  pid_last_yaw_d_error = pid_error_temp;
 8004da2:	4b7d      	ldr	r3, [pc, #500]	; (8004f98 <main+0x1050>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a7d      	ldr	r2, [pc, #500]	; (8004f9c <main+0x1054>)
 8004da8:	6013      	str	r3, [r2, #0]
	 		  pid_i_mem_yaw_last = pid_i_mem_pitch;
 8004daa:	4b7d      	ldr	r3, [pc, #500]	; (8004fa0 <main+0x1058>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a7d      	ldr	r2, [pc, #500]	; (8004fa4 <main+0x105c>)
 8004db0:	6013      	str	r3, [r2, #0]



	 		  throttle = receiver_input_channel_1;
 8004db2:	4b7d      	ldr	r3, [pc, #500]	; (8004fa8 <main+0x1060>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a7d      	ldr	r2, [pc, #500]	; (8004fac <main+0x1064>)
 8004db8:	6013      	str	r3, [r2, #0]


	 		  if ( start == 2 ){
 8004dba:	4b7d      	ldr	r3, [pc, #500]	; (8004fb0 <main+0x1068>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	f040 8108 	bne.w	8004fd4 <main+0x108c>
	 			  if ( throttle > 1800 ) throttle = 1800;
 8004dc4:	4b79      	ldr	r3, [pc, #484]	; (8004fac <main+0x1064>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8004dcc:	dd03      	ble.n	8004dd6 <main+0xe8e>
 8004dce:	4b77      	ldr	r3, [pc, #476]	; (8004fac <main+0x1064>)
 8004dd0:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8004dd4:	601a      	str	r2, [r3, #0]

	 			  esc_1 = throttle - pid_pitch_output - pid_roll_output - pid_yaw_output;        //Calculate the pulse for esc 1 (front-right - CCW).
 8004dd6:	4b75      	ldr	r3, [pc, #468]	; (8004fac <main+0x1064>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f7fb ff56 	bl	8000c8c <__aeabi_i2f>
 8004de0:	4602      	mov	r2, r0
 8004de2:	4b74      	ldr	r3, [pc, #464]	; (8004fb4 <main+0x106c>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4619      	mov	r1, r3
 8004de8:	4610      	mov	r0, r2
 8004dea:	f7fb fe99 	bl	8000b20 <__aeabi_fsub>
 8004dee:	4603      	mov	r3, r0
 8004df0:	461a      	mov	r2, r3
 8004df2:	4b71      	ldr	r3, [pc, #452]	; (8004fb8 <main+0x1070>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4619      	mov	r1, r3
 8004df8:	4610      	mov	r0, r2
 8004dfa:	f7fb fe91 	bl	8000b20 <__aeabi_fsub>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	461a      	mov	r2, r3
 8004e02:	4b64      	ldr	r3, [pc, #400]	; (8004f94 <main+0x104c>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4619      	mov	r1, r3
 8004e08:	4610      	mov	r0, r2
 8004e0a:	f7fb fe89 	bl	8000b20 <__aeabi_fsub>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	4618      	mov	r0, r3
 8004e12:	f7fc f96b 	bl	80010ec <__aeabi_f2iz>
 8004e16:	4603      	mov	r3, r0
 8004e18:	4a68      	ldr	r2, [pc, #416]	; (8004fbc <main+0x1074>)
 8004e1a:	6013      	str	r3, [r2, #0]
	 			  esc_2 = throttle + pid_pitch_output - pid_roll_output + pid_yaw_output;        //Calculate the pulse for esc 2 (rear-right - CW).
 8004e1c:	4b63      	ldr	r3, [pc, #396]	; (8004fac <main+0x1064>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4618      	mov	r0, r3
 8004e22:	f7fb ff33 	bl	8000c8c <__aeabi_i2f>
 8004e26:	4602      	mov	r2, r0
 8004e28:	4b62      	ldr	r3, [pc, #392]	; (8004fb4 <main+0x106c>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4619      	mov	r1, r3
 8004e2e:	4610      	mov	r0, r2
 8004e30:	f7fb fe78 	bl	8000b24 <__addsf3>
 8004e34:	4603      	mov	r3, r0
 8004e36:	461a      	mov	r2, r3
 8004e38:	4b5f      	ldr	r3, [pc, #380]	; (8004fb8 <main+0x1070>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	4610      	mov	r0, r2
 8004e40:	f7fb fe6e 	bl	8000b20 <__aeabi_fsub>
 8004e44:	4603      	mov	r3, r0
 8004e46:	461a      	mov	r2, r3
 8004e48:	4b52      	ldr	r3, [pc, #328]	; (8004f94 <main+0x104c>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4619      	mov	r1, r3
 8004e4e:	4610      	mov	r0, r2
 8004e50:	f7fb fe68 	bl	8000b24 <__addsf3>
 8004e54:	4603      	mov	r3, r0
 8004e56:	4618      	mov	r0, r3
 8004e58:	f7fc f948 	bl	80010ec <__aeabi_f2iz>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	4a58      	ldr	r2, [pc, #352]	; (8004fc0 <main+0x1078>)
 8004e60:	6013      	str	r3, [r2, #0]
	 			  esc_3 = throttle + pid_pitch_output + pid_roll_output - pid_yaw_output;        //Calculate the pulse for esc 3 (rear-left - CCW).
 8004e62:	4b52      	ldr	r3, [pc, #328]	; (8004fac <main+0x1064>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4618      	mov	r0, r3
 8004e68:	f7fb ff10 	bl	8000c8c <__aeabi_i2f>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	4b51      	ldr	r3, [pc, #324]	; (8004fb4 <main+0x106c>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4619      	mov	r1, r3
 8004e74:	4610      	mov	r0, r2
 8004e76:	f7fb fe55 	bl	8000b24 <__addsf3>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	4b4e      	ldr	r3, [pc, #312]	; (8004fb8 <main+0x1070>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4619      	mov	r1, r3
 8004e84:	4610      	mov	r0, r2
 8004e86:	f7fb fe4d 	bl	8000b24 <__addsf3>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	4b41      	ldr	r3, [pc, #260]	; (8004f94 <main+0x104c>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4619      	mov	r1, r3
 8004e94:	4610      	mov	r0, r2
 8004e96:	f7fb fe43 	bl	8000b20 <__aeabi_fsub>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f7fc f925 	bl	80010ec <__aeabi_f2iz>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	4a47      	ldr	r2, [pc, #284]	; (8004fc4 <main+0x107c>)
 8004ea6:	6013      	str	r3, [r2, #0]
	 			  esc_4 = throttle - pid_pitch_output + pid_roll_output + pid_yaw_output;        //Calculate the pulse for esc 4 (front-left - CW).
 8004ea8:	4b40      	ldr	r3, [pc, #256]	; (8004fac <main+0x1064>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4618      	mov	r0, r3
 8004eae:	f7fb feed 	bl	8000c8c <__aeabi_i2f>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	4b3f      	ldr	r3, [pc, #252]	; (8004fb4 <main+0x106c>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4619      	mov	r1, r3
 8004eba:	4610      	mov	r0, r2
 8004ebc:	f7fb fe30 	bl	8000b20 <__aeabi_fsub>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	461a      	mov	r2, r3
 8004ec4:	4b3c      	ldr	r3, [pc, #240]	; (8004fb8 <main+0x1070>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4619      	mov	r1, r3
 8004eca:	4610      	mov	r0, r2
 8004ecc:	f7fb fe2a 	bl	8000b24 <__addsf3>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	461a      	mov	r2, r3
 8004ed4:	4b2f      	ldr	r3, [pc, #188]	; (8004f94 <main+0x104c>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4619      	mov	r1, r3
 8004eda:	4610      	mov	r0, r2
 8004edc:	f7fb fe22 	bl	8000b24 <__addsf3>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f7fc f902 	bl	80010ec <__aeabi_f2iz>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	4a37      	ldr	r2, [pc, #220]	; (8004fc8 <main+0x1080>)
 8004eec:	6013      	str	r3, [r2, #0]

	 			  if ( esc_1 < min_throthle ) esc_1 = min_throthle;
 8004eee:	4b33      	ldr	r3, [pc, #204]	; (8004fbc <main+0x1074>)
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	4b36      	ldr	r3, [pc, #216]	; (8004fcc <main+0x1084>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	da03      	bge.n	8004f02 <main+0xfba>
 8004efa:	4b34      	ldr	r3, [pc, #208]	; (8004fcc <main+0x1084>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a2f      	ldr	r2, [pc, #188]	; (8004fbc <main+0x1074>)
 8004f00:	6013      	str	r3, [r2, #0]
	 			  if ( esc_2 < min_throthle ) esc_2 = min_throthle;
 8004f02:	4b2f      	ldr	r3, [pc, #188]	; (8004fc0 <main+0x1078>)
 8004f04:	681a      	ldr	r2, [r3, #0]
 8004f06:	4b31      	ldr	r3, [pc, #196]	; (8004fcc <main+0x1084>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	429a      	cmp	r2, r3
 8004f0c:	da03      	bge.n	8004f16 <main+0xfce>
 8004f0e:	4b2f      	ldr	r3, [pc, #188]	; (8004fcc <main+0x1084>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a2b      	ldr	r2, [pc, #172]	; (8004fc0 <main+0x1078>)
 8004f14:	6013      	str	r3, [r2, #0]
	 			  if ( esc_3 < min_throthle ) esc_3 = min_throthle;
 8004f16:	4b2b      	ldr	r3, [pc, #172]	; (8004fc4 <main+0x107c>)
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	4b2c      	ldr	r3, [pc, #176]	; (8004fcc <main+0x1084>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	da03      	bge.n	8004f2a <main+0xfe2>
 8004f22:	4b2a      	ldr	r3, [pc, #168]	; (8004fcc <main+0x1084>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a27      	ldr	r2, [pc, #156]	; (8004fc4 <main+0x107c>)
 8004f28:	6013      	str	r3, [r2, #0]
	 			  if ( esc_4 < min_throthle ) esc_4 = min_throthle;
 8004f2a:	4b27      	ldr	r3, [pc, #156]	; (8004fc8 <main+0x1080>)
 8004f2c:	681a      	ldr	r2, [r3, #0]
 8004f2e:	4b27      	ldr	r3, [pc, #156]	; (8004fcc <main+0x1084>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	429a      	cmp	r2, r3
 8004f34:	da03      	bge.n	8004f3e <main+0xff6>
 8004f36:	4b25      	ldr	r3, [pc, #148]	; (8004fcc <main+0x1084>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a23      	ldr	r2, [pc, #140]	; (8004fc8 <main+0x1080>)
 8004f3c:	6013      	str	r3, [r2, #0]

	 			  if ( esc_1 > max_throthle ) esc_1 = max_throthle;
 8004f3e:	4b1f      	ldr	r3, [pc, #124]	; (8004fbc <main+0x1074>)
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	4b23      	ldr	r3, [pc, #140]	; (8004fd0 <main+0x1088>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	429a      	cmp	r2, r3
 8004f48:	dd03      	ble.n	8004f52 <main+0x100a>
 8004f4a:	4b21      	ldr	r3, [pc, #132]	; (8004fd0 <main+0x1088>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a1b      	ldr	r2, [pc, #108]	; (8004fbc <main+0x1074>)
 8004f50:	6013      	str	r3, [r2, #0]
	 			  if ( esc_2 > max_throthle ) esc_2 = max_throthle;
 8004f52:	4b1b      	ldr	r3, [pc, #108]	; (8004fc0 <main+0x1078>)
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	4b1e      	ldr	r3, [pc, #120]	; (8004fd0 <main+0x1088>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	dd03      	ble.n	8004f66 <main+0x101e>
 8004f5e:	4b1c      	ldr	r3, [pc, #112]	; (8004fd0 <main+0x1088>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a17      	ldr	r2, [pc, #92]	; (8004fc0 <main+0x1078>)
 8004f64:	6013      	str	r3, [r2, #0]
	 			  if ( esc_3 > max_throthle ) esc_3 = max_throthle;
 8004f66:	4b17      	ldr	r3, [pc, #92]	; (8004fc4 <main+0x107c>)
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	4b19      	ldr	r3, [pc, #100]	; (8004fd0 <main+0x1088>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	429a      	cmp	r2, r3
 8004f70:	dd03      	ble.n	8004f7a <main+0x1032>
 8004f72:	4b17      	ldr	r3, [pc, #92]	; (8004fd0 <main+0x1088>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a13      	ldr	r2, [pc, #76]	; (8004fc4 <main+0x107c>)
 8004f78:	6013      	str	r3, [r2, #0]
	 			  if ( esc_4 > max_throthle ) esc_4 = max_throthle;
 8004f7a:	4b13      	ldr	r3, [pc, #76]	; (8004fc8 <main+0x1080>)
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	4b14      	ldr	r3, [pc, #80]	; (8004fd0 <main+0x1088>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	429a      	cmp	r2, r3
 8004f84:	dd36      	ble.n	8004ff4 <main+0x10ac>
 8004f86:	4b12      	ldr	r3, [pc, #72]	; (8004fd0 <main+0x1088>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a0f      	ldr	r2, [pc, #60]	; (8004fc8 <main+0x1080>)
 8004f8c:	6013      	str	r3, [r2, #0]
 8004f8e:	e031      	b.n	8004ff4 <main+0x10ac>
 8004f90:	20000034 	.word	0x20000034
 8004f94:	2000027c 	.word	0x2000027c
 8004f98:	20000270 	.word	0x20000270
 8004f9c:	2000026c 	.word	0x2000026c
 8004fa0:	20000250 	.word	0x20000250
 8004fa4:	20000260 	.word	0x20000260
 8004fa8:	200001dc 	.word	0x200001dc
 8004fac:	200001f4 	.word	0x200001f4
 8004fb0:	20000290 	.word	0x20000290
 8004fb4:	20000278 	.word	0x20000278
 8004fb8:	20000274 	.word	0x20000274
 8004fbc:	20000280 	.word	0x20000280
 8004fc0:	20000284 	.word	0x20000284
 8004fc4:	20000288 	.word	0x20000288
 8004fc8:	2000028c 	.word	0x2000028c
 8004fcc:	20000038 	.word	0x20000038
 8004fd0:	2000003c 	.word	0x2000003c


	 		  }else{
	 			  esc_1 = disable_motor;
 8004fd4:	4b27      	ldr	r3, [pc, #156]	; (8005074 <main+0x112c>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a27      	ldr	r2, [pc, #156]	; (8005078 <main+0x1130>)
 8004fda:	6013      	str	r3, [r2, #0]
	 			  esc_2 = disable_motor;
 8004fdc:	4b25      	ldr	r3, [pc, #148]	; (8005074 <main+0x112c>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a26      	ldr	r2, [pc, #152]	; (800507c <main+0x1134>)
 8004fe2:	6013      	str	r3, [r2, #0]
	 			  esc_3 = disable_motor;
 8004fe4:	4b23      	ldr	r3, [pc, #140]	; (8005074 <main+0x112c>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a25      	ldr	r2, [pc, #148]	; (8005080 <main+0x1138>)
 8004fea:	6013      	str	r3, [r2, #0]
	 			  esc_4 = disable_motor;
 8004fec:	4b21      	ldr	r3, [pc, #132]	; (8005074 <main+0x112c>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a24      	ldr	r2, [pc, #144]	; (8005084 <main+0x113c>)
 8004ff2:	6013      	str	r3, [r2, #0]
	 		  }

	 		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,esc_1);
 8004ff4:	4b20      	ldr	r3, [pc, #128]	; (8005078 <main+0x1130>)
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	4b23      	ldr	r3, [pc, #140]	; (8005088 <main+0x1140>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	635a      	str	r2, [r3, #52]	; 0x34
	 		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,esc_2);
 8004ffe:	4b1f      	ldr	r3, [pc, #124]	; (800507c <main+0x1134>)
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	4b21      	ldr	r3, [pc, #132]	; (8005088 <main+0x1140>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	639a      	str	r2, [r3, #56]	; 0x38
	 		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,esc_3);
 8005008:	4b1d      	ldr	r3, [pc, #116]	; (8005080 <main+0x1138>)
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	4b1e      	ldr	r3, [pc, #120]	; (8005088 <main+0x1140>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	63da      	str	r2, [r3, #60]	; 0x3c
	 		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,esc_4);
 8005012:	4b1c      	ldr	r3, [pc, #112]	; (8005084 <main+0x113c>)
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	4b1c      	ldr	r3, [pc, #112]	; (8005088 <main+0x1140>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	641a      	str	r2, [r3, #64]	; 0x40

	 		  if (abs(__HAL_TIM_GET_COUNTER(&htim2) - loop_timer) > 7000 ){
 800501c:	4b1b      	ldr	r3, [pc, #108]	; (800508c <main+0x1144>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005022:	4a1b      	ldr	r2, [pc, #108]	; (8005090 <main+0x1148>)
 8005024:	8812      	ldrh	r2, [r2, #0]
 8005026:	1a9b      	subs	r3, r3, r2
 8005028:	2b00      	cmp	r3, #0
 800502a:	bfb8      	it	lt
 800502c:	425b      	neglt	r3, r3
 800502e:	f641 3258 	movw	r2, #7000	; 0x1b58
 8005032:	4293      	cmp	r3, r2
 8005034:	dd03      	ble.n	800503e <main+0x10f6>
	 			  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 8005036:	2104      	movs	r1, #4
 8005038:	4816      	ldr	r0, [pc, #88]	; (8005094 <main+0x114c>)
 800503a:	f000 fecb 	bl	8005dd4 <HAL_GPIO_TogglePin>
	 		  }

	 	//	  cuoi = HAL_GetTick() - dau;
	 		// uint32_t cuoi = HAL_GetTick() - dau;
	 		 //uint32_t cuoi2 = abs(__HAL_TIM_GET_COUNTER(&htim2) - loop_timer);
	 		 while ( abs(__HAL_TIM_GET_COUNTER(&htim2) - loop_timer) < 6000 );
 800503e:	bf00      	nop
 8005040:	4b12      	ldr	r3, [pc, #72]	; (800508c <main+0x1144>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005046:	4a12      	ldr	r2, [pc, #72]	; (8005090 <main+0x1148>)
 8005048:	8812      	ldrh	r2, [r2, #0]
 800504a:	1a9b      	subs	r3, r3, r2
 800504c:	2b00      	cmp	r3, #0
 800504e:	bfb8      	it	lt
 8005050:	425b      	neglt	r3, r3
 8005052:	f241 726f 	movw	r2, #5999	; 0x176f
 8005056:	4293      	cmp	r3, r2
 8005058:	ddf2      	ble.n	8005040 <main+0x10f8>
	 		 //cuoi2 = abs(__HAL_TIM_GET_COUNTER(&htim2) - loop_timer);
	 		 __HAL_TIM_SET_COUNTER(&htim2,0);
 800505a:	4b0c      	ldr	r3, [pc, #48]	; (800508c <main+0x1144>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	2200      	movs	r2, #0
 8005060:	625a      	str	r2, [r3, #36]	; 0x24
	 		 loop_timer = __HAL_TIM_GET_COUNTER(&htim2);
 8005062:	4b0a      	ldr	r3, [pc, #40]	; (800508c <main+0x1144>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005068:	b29a      	uxth	r2, r3
 800506a:	4b09      	ldr	r3, [pc, #36]	; (8005090 <main+0x1148>)
 800506c:	801a      	strh	r2, [r3, #0]
 	  	  receiver_input_channel_1 = ch[2]; //thr
 800506e:	f7fe bfe8 	b.w	8004042 <main+0xfa>
 8005072:	bf00      	nop
 8005074:	20000040 	.word	0x20000040
 8005078:	20000280 	.word	0x20000280
 800507c:	20000284 	.word	0x20000284
 8005080:	20000288 	.word	0x20000288
 8005084:	2000028c 	.word	0x2000028c
 8005088:	20000330 	.word	0x20000330
 800508c:	200002e8 	.word	0x200002e8
 8005090:	20000208 	.word	0x20000208
 8005094:	40010c00 	.word	0x40010c00

08005098 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b090      	sub	sp, #64	; 0x40
 800509c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800509e:	f107 0318 	add.w	r3, r7, #24
 80050a2:	2228      	movs	r2, #40	; 0x28
 80050a4:	2100      	movs	r1, #0
 80050a6:	4618      	mov	r0, r3
 80050a8:	f003 f938 	bl	800831c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80050ac:	1d3b      	adds	r3, r7, #4
 80050ae:	2200      	movs	r2, #0
 80050b0:	601a      	str	r2, [r3, #0]
 80050b2:	605a      	str	r2, [r3, #4]
 80050b4:	609a      	str	r2, [r3, #8]
 80050b6:	60da      	str	r2, [r3, #12]
 80050b8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80050ba:	2301      	movs	r3, #1
 80050bc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80050be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80050c2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80050c4:	2300      	movs	r3, #0
 80050c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80050c8:	2301      	movs	r3, #1
 80050ca:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80050cc:	2302      	movs	r3, #2
 80050ce:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80050d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80050d4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80050d6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80050da:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80050dc:	f107 0318 	add.w	r3, r7, #24
 80050e0:	4618      	mov	r0, r3
 80050e2:	f001 fedd 	bl	8006ea0 <HAL_RCC_OscConfig>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d001      	beq.n	80050f0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80050ec:	f000 f9bc 	bl	8005468 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80050f0:	230f      	movs	r3, #15
 80050f2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80050f4:	2302      	movs	r3, #2
 80050f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80050f8:	2300      	movs	r3, #0
 80050fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80050fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005100:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005102:	2300      	movs	r3, #0
 8005104:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005106:	1d3b      	adds	r3, r7, #4
 8005108:	2102      	movs	r1, #2
 800510a:	4618      	mov	r0, r3
 800510c:	f002 f94a 	bl	80073a4 <HAL_RCC_ClockConfig>
 8005110:	4603      	mov	r3, r0
 8005112:	2b00      	cmp	r3, #0
 8005114:	d001      	beq.n	800511a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8005116:	f000 f9a7 	bl	8005468 <Error_Handler>
  }
}
 800511a:	bf00      	nop
 800511c:	3740      	adds	r7, #64	; 0x40
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
	...

08005124 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005128:	4b12      	ldr	r3, [pc, #72]	; (8005174 <MX_I2C1_Init+0x50>)
 800512a:	4a13      	ldr	r2, [pc, #76]	; (8005178 <MX_I2C1_Init+0x54>)
 800512c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800512e:	4b11      	ldr	r3, [pc, #68]	; (8005174 <MX_I2C1_Init+0x50>)
 8005130:	4a12      	ldr	r2, [pc, #72]	; (800517c <MX_I2C1_Init+0x58>)
 8005132:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005134:	4b0f      	ldr	r3, [pc, #60]	; (8005174 <MX_I2C1_Init+0x50>)
 8005136:	2200      	movs	r2, #0
 8005138:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800513a:	4b0e      	ldr	r3, [pc, #56]	; (8005174 <MX_I2C1_Init+0x50>)
 800513c:	2200      	movs	r2, #0
 800513e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005140:	4b0c      	ldr	r3, [pc, #48]	; (8005174 <MX_I2C1_Init+0x50>)
 8005142:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005146:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005148:	4b0a      	ldr	r3, [pc, #40]	; (8005174 <MX_I2C1_Init+0x50>)
 800514a:	2200      	movs	r2, #0
 800514c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800514e:	4b09      	ldr	r3, [pc, #36]	; (8005174 <MX_I2C1_Init+0x50>)
 8005150:	2200      	movs	r2, #0
 8005152:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005154:	4b07      	ldr	r3, [pc, #28]	; (8005174 <MX_I2C1_Init+0x50>)
 8005156:	2200      	movs	r2, #0
 8005158:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800515a:	4b06      	ldr	r3, [pc, #24]	; (8005174 <MX_I2C1_Init+0x50>)
 800515c:	2200      	movs	r2, #0
 800515e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005160:	4804      	ldr	r0, [pc, #16]	; (8005174 <MX_I2C1_Init+0x50>)
 8005162:	f000 fe69 	bl	8005e38 <HAL_I2C_Init>
 8005166:	4603      	mov	r3, r0
 8005168:	2b00      	cmp	r3, #0
 800516a:	d001      	beq.n	8005170 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800516c:	f000 f97c 	bl	8005468 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8005170:	bf00      	nop
 8005172:	bd80      	pop	{r7, pc}
 8005174:	20000294 	.word	0x20000294
 8005178:	40005400 	.word	0x40005400
 800517c:	000186a0 	.word	0x000186a0

08005180 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b086      	sub	sp, #24
 8005184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005186:	f107 0308 	add.w	r3, r7, #8
 800518a:	2200      	movs	r2, #0
 800518c:	601a      	str	r2, [r3, #0]
 800518e:	605a      	str	r2, [r3, #4]
 8005190:	609a      	str	r2, [r3, #8]
 8005192:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005194:	463b      	mov	r3, r7
 8005196:	2200      	movs	r2, #0
 8005198:	601a      	str	r2, [r3, #0]
 800519a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800519c:	4b1d      	ldr	r3, [pc, #116]	; (8005214 <MX_TIM2_Init+0x94>)
 800519e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80051a2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 80051a4:	4b1b      	ldr	r3, [pc, #108]	; (8005214 <MX_TIM2_Init+0x94>)
 80051a6:	2247      	movs	r2, #71	; 0x47
 80051a8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051aa:	4b1a      	ldr	r3, [pc, #104]	; (8005214 <MX_TIM2_Init+0x94>)
 80051ac:	2200      	movs	r2, #0
 80051ae:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80051b0:	4b18      	ldr	r3, [pc, #96]	; (8005214 <MX_TIM2_Init+0x94>)
 80051b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80051b6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80051b8:	4b16      	ldr	r3, [pc, #88]	; (8005214 <MX_TIM2_Init+0x94>)
 80051ba:	2200      	movs	r2, #0
 80051bc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80051be:	4b15      	ldr	r3, [pc, #84]	; (8005214 <MX_TIM2_Init+0x94>)
 80051c0:	2200      	movs	r2, #0
 80051c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80051c4:	4813      	ldr	r0, [pc, #76]	; (8005214 <MX_TIM2_Init+0x94>)
 80051c6:	f002 fa67 	bl	8007698 <HAL_TIM_Base_Init>
 80051ca:	4603      	mov	r3, r0
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d001      	beq.n	80051d4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80051d0:	f000 f94a 	bl	8005468 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80051d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80051d8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80051da:	f107 0308 	add.w	r3, r7, #8
 80051de:	4619      	mov	r1, r3
 80051e0:	480c      	ldr	r0, [pc, #48]	; (8005214 <MX_TIM2_Init+0x94>)
 80051e2:	f002 fca7 	bl	8007b34 <HAL_TIM_ConfigClockSource>
 80051e6:	4603      	mov	r3, r0
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d001      	beq.n	80051f0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80051ec:	f000 f93c 	bl	8005468 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80051f0:	2300      	movs	r3, #0
 80051f2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80051f4:	2300      	movs	r3, #0
 80051f6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80051f8:	463b      	mov	r3, r7
 80051fa:	4619      	mov	r1, r3
 80051fc:	4805      	ldr	r0, [pc, #20]	; (8005214 <MX_TIM2_Init+0x94>)
 80051fe:	f003 f805 	bl	800820c <HAL_TIMEx_MasterConfigSynchronization>
 8005202:	4603      	mov	r3, r0
 8005204:	2b00      	cmp	r3, #0
 8005206:	d001      	beq.n	800520c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8005208:	f000 f92e 	bl	8005468 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800520c:	bf00      	nop
 800520e:	3718      	adds	r7, #24
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}
 8005214:	200002e8 	.word	0x200002e8

08005218 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b08a      	sub	sp, #40	; 0x28
 800521c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800521e:	f107 0320 	add.w	r3, r7, #32
 8005222:	2200      	movs	r2, #0
 8005224:	601a      	str	r2, [r3, #0]
 8005226:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005228:	1d3b      	adds	r3, r7, #4
 800522a:	2200      	movs	r2, #0
 800522c:	601a      	str	r2, [r3, #0]
 800522e:	605a      	str	r2, [r3, #4]
 8005230:	609a      	str	r2, [r3, #8]
 8005232:	60da      	str	r2, [r3, #12]
 8005234:	611a      	str	r2, [r3, #16]
 8005236:	615a      	str	r2, [r3, #20]
 8005238:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800523a:	4b32      	ldr	r3, [pc, #200]	; (8005304 <MX_TIM3_Init+0xec>)
 800523c:	4a32      	ldr	r2, [pc, #200]	; (8005308 <MX_TIM3_Init+0xf0>)
 800523e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8005240:	4b30      	ldr	r3, [pc, #192]	; (8005304 <MX_TIM3_Init+0xec>)
 8005242:	2247      	movs	r2, #71	; 0x47
 8005244:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005246:	4b2f      	ldr	r3, [pc, #188]	; (8005304 <MX_TIM3_Init+0xec>)
 8005248:	2200      	movs	r2, #0
 800524a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000;
 800524c:	4b2d      	ldr	r3, [pc, #180]	; (8005304 <MX_TIM3_Init+0xec>)
 800524e:	f644 6220 	movw	r2, #20000	; 0x4e20
 8005252:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005254:	4b2b      	ldr	r3, [pc, #172]	; (8005304 <MX_TIM3_Init+0xec>)
 8005256:	2200      	movs	r2, #0
 8005258:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800525a:	4b2a      	ldr	r3, [pc, #168]	; (8005304 <MX_TIM3_Init+0xec>)
 800525c:	2200      	movs	r2, #0
 800525e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005260:	4828      	ldr	r0, [pc, #160]	; (8005304 <MX_TIM3_Init+0xec>)
 8005262:	f002 fab3 	bl	80077cc <HAL_TIM_PWM_Init>
 8005266:	4603      	mov	r3, r0
 8005268:	2b00      	cmp	r3, #0
 800526a:	d001      	beq.n	8005270 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800526c:	f000 f8fc 	bl	8005468 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005270:	2300      	movs	r3, #0
 8005272:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005274:	2300      	movs	r3, #0
 8005276:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005278:	f107 0320 	add.w	r3, r7, #32
 800527c:	4619      	mov	r1, r3
 800527e:	4821      	ldr	r0, [pc, #132]	; (8005304 <MX_TIM3_Init+0xec>)
 8005280:	f002 ffc4 	bl	800820c <HAL_TIMEx_MasterConfigSynchronization>
 8005284:	4603      	mov	r3, r0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d001      	beq.n	800528e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800528a:	f000 f8ed 	bl	8005468 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800528e:	2360      	movs	r3, #96	; 0x60
 8005290:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005292:	2300      	movs	r3, #0
 8005294:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005296:	2300      	movs	r3, #0
 8005298:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800529a:	2300      	movs	r3, #0
 800529c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800529e:	1d3b      	adds	r3, r7, #4
 80052a0:	2200      	movs	r2, #0
 80052a2:	4619      	mov	r1, r3
 80052a4:	4817      	ldr	r0, [pc, #92]	; (8005304 <MX_TIM3_Init+0xec>)
 80052a6:	f002 fb83 	bl	80079b0 <HAL_TIM_PWM_ConfigChannel>
 80052aa:	4603      	mov	r3, r0
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d001      	beq.n	80052b4 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80052b0:	f000 f8da 	bl	8005468 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80052b4:	1d3b      	adds	r3, r7, #4
 80052b6:	2204      	movs	r2, #4
 80052b8:	4619      	mov	r1, r3
 80052ba:	4812      	ldr	r0, [pc, #72]	; (8005304 <MX_TIM3_Init+0xec>)
 80052bc:	f002 fb78 	bl	80079b0 <HAL_TIM_PWM_ConfigChannel>
 80052c0:	4603      	mov	r3, r0
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d001      	beq.n	80052ca <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80052c6:	f000 f8cf 	bl	8005468 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80052ca:	1d3b      	adds	r3, r7, #4
 80052cc:	2208      	movs	r2, #8
 80052ce:	4619      	mov	r1, r3
 80052d0:	480c      	ldr	r0, [pc, #48]	; (8005304 <MX_TIM3_Init+0xec>)
 80052d2:	f002 fb6d 	bl	80079b0 <HAL_TIM_PWM_ConfigChannel>
 80052d6:	4603      	mov	r3, r0
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d001      	beq.n	80052e0 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 80052dc:	f000 f8c4 	bl	8005468 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80052e0:	1d3b      	adds	r3, r7, #4
 80052e2:	220c      	movs	r2, #12
 80052e4:	4619      	mov	r1, r3
 80052e6:	4807      	ldr	r0, [pc, #28]	; (8005304 <MX_TIM3_Init+0xec>)
 80052e8:	f002 fb62 	bl	80079b0 <HAL_TIM_PWM_ConfigChannel>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d001      	beq.n	80052f6 <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 80052f2:	f000 f8b9 	bl	8005468 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80052f6:	4803      	ldr	r0, [pc, #12]	; (8005304 <MX_TIM3_Init+0xec>)
 80052f8:	f000 f98c 	bl	8005614 <HAL_TIM_MspPostInit>

}
 80052fc:	bf00      	nop
 80052fe:	3728      	adds	r7, #40	; 0x28
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}
 8005304:	20000330 	.word	0x20000330
 8005308:	40000400 	.word	0x40000400

0800530c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b086      	sub	sp, #24
 8005310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005312:	f107 0308 	add.w	r3, r7, #8
 8005316:	2200      	movs	r2, #0
 8005318:	601a      	str	r2, [r3, #0]
 800531a:	605a      	str	r2, [r3, #4]
 800531c:	609a      	str	r2, [r3, #8]
 800531e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005320:	463b      	mov	r3, r7
 8005322:	2200      	movs	r2, #0
 8005324:	601a      	str	r2, [r3, #0]
 8005326:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005328:	4b1d      	ldr	r3, [pc, #116]	; (80053a0 <MX_TIM4_Init+0x94>)
 800532a:	4a1e      	ldr	r2, [pc, #120]	; (80053a4 <MX_TIM4_Init+0x98>)
 800532c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 800532e:	4b1c      	ldr	r3, [pc, #112]	; (80053a0 <MX_TIM4_Init+0x94>)
 8005330:	2247      	movs	r2, #71	; 0x47
 8005332:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005334:	4b1a      	ldr	r3, [pc, #104]	; (80053a0 <MX_TIM4_Init+0x94>)
 8005336:	2200      	movs	r2, #0
 8005338:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800533a:	4b19      	ldr	r3, [pc, #100]	; (80053a0 <MX_TIM4_Init+0x94>)
 800533c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005340:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005342:	4b17      	ldr	r3, [pc, #92]	; (80053a0 <MX_TIM4_Init+0x94>)
 8005344:	2200      	movs	r2, #0
 8005346:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005348:	4b15      	ldr	r3, [pc, #84]	; (80053a0 <MX_TIM4_Init+0x94>)
 800534a:	2200      	movs	r2, #0
 800534c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800534e:	4814      	ldr	r0, [pc, #80]	; (80053a0 <MX_TIM4_Init+0x94>)
 8005350:	f002 f9a2 	bl	8007698 <HAL_TIM_Base_Init>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d001      	beq.n	800535e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800535a:	f000 f885 	bl	8005468 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800535e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005362:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8005364:	f107 0308 	add.w	r3, r7, #8
 8005368:	4619      	mov	r1, r3
 800536a:	480d      	ldr	r0, [pc, #52]	; (80053a0 <MX_TIM4_Init+0x94>)
 800536c:	f002 fbe2 	bl	8007b34 <HAL_TIM_ConfigClockSource>
 8005370:	4603      	mov	r3, r0
 8005372:	2b00      	cmp	r3, #0
 8005374:	d001      	beq.n	800537a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8005376:	f000 f877 	bl	8005468 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800537a:	2300      	movs	r3, #0
 800537c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800537e:	2300      	movs	r3, #0
 8005380:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005382:	463b      	mov	r3, r7
 8005384:	4619      	mov	r1, r3
 8005386:	4806      	ldr	r0, [pc, #24]	; (80053a0 <MX_TIM4_Init+0x94>)
 8005388:	f002 ff40 	bl	800820c <HAL_TIMEx_MasterConfigSynchronization>
 800538c:	4603      	mov	r3, r0
 800538e:	2b00      	cmp	r3, #0
 8005390:	d001      	beq.n	8005396 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8005392:	f000 f869 	bl	8005468 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8005396:	bf00      	nop
 8005398:	3718      	adds	r7, #24
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}
 800539e:	bf00      	nop
 80053a0:	20000378 	.word	0x20000378
 80053a4:	40000800 	.word	0x40000800

080053a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b088      	sub	sp, #32
 80053ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053ae:	f107 0310 	add.w	r3, r7, #16
 80053b2:	2200      	movs	r2, #0
 80053b4:	601a      	str	r2, [r3, #0]
 80053b6:	605a      	str	r2, [r3, #4]
 80053b8:	609a      	str	r2, [r3, #8]
 80053ba:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80053bc:	4b27      	ldr	r3, [pc, #156]	; (800545c <MX_GPIO_Init+0xb4>)
 80053be:	699b      	ldr	r3, [r3, #24]
 80053c0:	4a26      	ldr	r2, [pc, #152]	; (800545c <MX_GPIO_Init+0xb4>)
 80053c2:	f043 0320 	orr.w	r3, r3, #32
 80053c6:	6193      	str	r3, [r2, #24]
 80053c8:	4b24      	ldr	r3, [pc, #144]	; (800545c <MX_GPIO_Init+0xb4>)
 80053ca:	699b      	ldr	r3, [r3, #24]
 80053cc:	f003 0320 	and.w	r3, r3, #32
 80053d0:	60fb      	str	r3, [r7, #12]
 80053d2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80053d4:	4b21      	ldr	r3, [pc, #132]	; (800545c <MX_GPIO_Init+0xb4>)
 80053d6:	699b      	ldr	r3, [r3, #24]
 80053d8:	4a20      	ldr	r2, [pc, #128]	; (800545c <MX_GPIO_Init+0xb4>)
 80053da:	f043 0304 	orr.w	r3, r3, #4
 80053de:	6193      	str	r3, [r2, #24]
 80053e0:	4b1e      	ldr	r3, [pc, #120]	; (800545c <MX_GPIO_Init+0xb4>)
 80053e2:	699b      	ldr	r3, [r3, #24]
 80053e4:	f003 0304 	and.w	r3, r3, #4
 80053e8:	60bb      	str	r3, [r7, #8]
 80053ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80053ec:	4b1b      	ldr	r3, [pc, #108]	; (800545c <MX_GPIO_Init+0xb4>)
 80053ee:	699b      	ldr	r3, [r3, #24]
 80053f0:	4a1a      	ldr	r2, [pc, #104]	; (800545c <MX_GPIO_Init+0xb4>)
 80053f2:	f043 0308 	orr.w	r3, r3, #8
 80053f6:	6193      	str	r3, [r2, #24]
 80053f8:	4b18      	ldr	r3, [pc, #96]	; (800545c <MX_GPIO_Init+0xb4>)
 80053fa:	699b      	ldr	r3, [r3, #24]
 80053fc:	f003 0308 	and.w	r3, r3, #8
 8005400:	607b      	str	r3, [r7, #4]
 8005402:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8005404:	2200      	movs	r2, #0
 8005406:	2104      	movs	r1, #4
 8005408:	4815      	ldr	r0, [pc, #84]	; (8005460 <MX_GPIO_Init+0xb8>)
 800540a:	f000 fccb 	bl	8005da4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800540e:	2304      	movs	r3, #4
 8005410:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005412:	2301      	movs	r3, #1
 8005414:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005416:	2301      	movs	r3, #1
 8005418:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800541a:	2302      	movs	r3, #2
 800541c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800541e:	f107 0310 	add.w	r3, r7, #16
 8005422:	4619      	mov	r1, r3
 8005424:	480e      	ldr	r0, [pc, #56]	; (8005460 <MX_GPIO_Init+0xb8>)
 8005426:	f000 fb39 	bl	8005a9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800542a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800542e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005430:	4b0c      	ldr	r3, [pc, #48]	; (8005464 <MX_GPIO_Init+0xbc>)
 8005432:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005434:	2300      	movs	r3, #0
 8005436:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005438:	f107 0310 	add.w	r3, r7, #16
 800543c:	4619      	mov	r1, r3
 800543e:	4808      	ldr	r0, [pc, #32]	; (8005460 <MX_GPIO_Init+0xb8>)
 8005440:	f000 fb2c 	bl	8005a9c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8005444:	2200      	movs	r2, #0
 8005446:	2101      	movs	r1, #1
 8005448:	2028      	movs	r0, #40	; 0x28
 800544a:	f000 faf0 	bl	8005a2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800544e:	2028      	movs	r0, #40	; 0x28
 8005450:	f000 fb09 	bl	8005a66 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8005454:	bf00      	nop
 8005456:	3720      	adds	r7, #32
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}
 800545c:	40021000 	.word	0x40021000
 8005460:	40010c00 	.word	0x40010c00
 8005464:	10110000 	.word	0x10110000

08005468 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005468:	b480      	push	{r7}
 800546a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800546c:	b672      	cpsid	i
}
 800546e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005470:	e7fe      	b.n	8005470 <Error_Handler+0x8>
	...

08005474 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005474:	b480      	push	{r7}
 8005476:	b085      	sub	sp, #20
 8005478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800547a:	4b15      	ldr	r3, [pc, #84]	; (80054d0 <HAL_MspInit+0x5c>)
 800547c:	699b      	ldr	r3, [r3, #24]
 800547e:	4a14      	ldr	r2, [pc, #80]	; (80054d0 <HAL_MspInit+0x5c>)
 8005480:	f043 0301 	orr.w	r3, r3, #1
 8005484:	6193      	str	r3, [r2, #24]
 8005486:	4b12      	ldr	r3, [pc, #72]	; (80054d0 <HAL_MspInit+0x5c>)
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	f003 0301 	and.w	r3, r3, #1
 800548e:	60bb      	str	r3, [r7, #8]
 8005490:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005492:	4b0f      	ldr	r3, [pc, #60]	; (80054d0 <HAL_MspInit+0x5c>)
 8005494:	69db      	ldr	r3, [r3, #28]
 8005496:	4a0e      	ldr	r2, [pc, #56]	; (80054d0 <HAL_MspInit+0x5c>)
 8005498:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800549c:	61d3      	str	r3, [r2, #28]
 800549e:	4b0c      	ldr	r3, [pc, #48]	; (80054d0 <HAL_MspInit+0x5c>)
 80054a0:	69db      	ldr	r3, [r3, #28]
 80054a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054a6:	607b      	str	r3, [r7, #4]
 80054a8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80054aa:	4b0a      	ldr	r3, [pc, #40]	; (80054d4 <HAL_MspInit+0x60>)
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	60fb      	str	r3, [r7, #12]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80054b6:	60fb      	str	r3, [r7, #12]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80054be:	60fb      	str	r3, [r7, #12]
 80054c0:	4a04      	ldr	r2, [pc, #16]	; (80054d4 <HAL_MspInit+0x60>)
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80054c6:	bf00      	nop
 80054c8:	3714      	adds	r7, #20
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bc80      	pop	{r7}
 80054ce:	4770      	bx	lr
 80054d0:	40021000 	.word	0x40021000
 80054d4:	40010000 	.word	0x40010000

080054d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b08a      	sub	sp, #40	; 0x28
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054e0:	f107 0314 	add.w	r3, r7, #20
 80054e4:	2200      	movs	r2, #0
 80054e6:	601a      	str	r2, [r3, #0]
 80054e8:	605a      	str	r2, [r3, #4]
 80054ea:	609a      	str	r2, [r3, #8]
 80054ec:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a1d      	ldr	r2, [pc, #116]	; (8005568 <HAL_I2C_MspInit+0x90>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d132      	bne.n	800555e <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80054f8:	4b1c      	ldr	r3, [pc, #112]	; (800556c <HAL_I2C_MspInit+0x94>)
 80054fa:	699b      	ldr	r3, [r3, #24]
 80054fc:	4a1b      	ldr	r2, [pc, #108]	; (800556c <HAL_I2C_MspInit+0x94>)
 80054fe:	f043 0308 	orr.w	r3, r3, #8
 8005502:	6193      	str	r3, [r2, #24]
 8005504:	4b19      	ldr	r3, [pc, #100]	; (800556c <HAL_I2C_MspInit+0x94>)
 8005506:	699b      	ldr	r3, [r3, #24]
 8005508:	f003 0308 	and.w	r3, r3, #8
 800550c:	613b      	str	r3, [r7, #16]
 800550e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005510:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005514:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005516:	2312      	movs	r3, #18
 8005518:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800551a:	2303      	movs	r3, #3
 800551c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800551e:	f107 0314 	add.w	r3, r7, #20
 8005522:	4619      	mov	r1, r3
 8005524:	4812      	ldr	r0, [pc, #72]	; (8005570 <HAL_I2C_MspInit+0x98>)
 8005526:	f000 fab9 	bl	8005a9c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800552a:	4b12      	ldr	r3, [pc, #72]	; (8005574 <HAL_I2C_MspInit+0x9c>)
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	627b      	str	r3, [r7, #36]	; 0x24
 8005530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005532:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8005536:	627b      	str	r3, [r7, #36]	; 0x24
 8005538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800553a:	f043 0302 	orr.w	r3, r3, #2
 800553e:	627b      	str	r3, [r7, #36]	; 0x24
 8005540:	4a0c      	ldr	r2, [pc, #48]	; (8005574 <HAL_I2C_MspInit+0x9c>)
 8005542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005544:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005546:	4b09      	ldr	r3, [pc, #36]	; (800556c <HAL_I2C_MspInit+0x94>)
 8005548:	69db      	ldr	r3, [r3, #28]
 800554a:	4a08      	ldr	r2, [pc, #32]	; (800556c <HAL_I2C_MspInit+0x94>)
 800554c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005550:	61d3      	str	r3, [r2, #28]
 8005552:	4b06      	ldr	r3, [pc, #24]	; (800556c <HAL_I2C_MspInit+0x94>)
 8005554:	69db      	ldr	r3, [r3, #28]
 8005556:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800555a:	60fb      	str	r3, [r7, #12]
 800555c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800555e:	bf00      	nop
 8005560:	3728      	adds	r7, #40	; 0x28
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	40005400 	.word	0x40005400
 800556c:	40021000 	.word	0x40021000
 8005570:	40010c00 	.word	0x40010c00
 8005574:	40010000 	.word	0x40010000

08005578 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005578:	b480      	push	{r7}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005588:	d10c      	bne.n	80055a4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800558a:	4b11      	ldr	r3, [pc, #68]	; (80055d0 <HAL_TIM_Base_MspInit+0x58>)
 800558c:	69db      	ldr	r3, [r3, #28]
 800558e:	4a10      	ldr	r2, [pc, #64]	; (80055d0 <HAL_TIM_Base_MspInit+0x58>)
 8005590:	f043 0301 	orr.w	r3, r3, #1
 8005594:	61d3      	str	r3, [r2, #28]
 8005596:	4b0e      	ldr	r3, [pc, #56]	; (80055d0 <HAL_TIM_Base_MspInit+0x58>)
 8005598:	69db      	ldr	r3, [r3, #28]
 800559a:	f003 0301 	and.w	r3, r3, #1
 800559e:	60fb      	str	r3, [r7, #12]
 80055a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80055a2:	e010      	b.n	80055c6 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM4)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a0a      	ldr	r2, [pc, #40]	; (80055d4 <HAL_TIM_Base_MspInit+0x5c>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d10b      	bne.n	80055c6 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80055ae:	4b08      	ldr	r3, [pc, #32]	; (80055d0 <HAL_TIM_Base_MspInit+0x58>)
 80055b0:	69db      	ldr	r3, [r3, #28]
 80055b2:	4a07      	ldr	r2, [pc, #28]	; (80055d0 <HAL_TIM_Base_MspInit+0x58>)
 80055b4:	f043 0304 	orr.w	r3, r3, #4
 80055b8:	61d3      	str	r3, [r2, #28]
 80055ba:	4b05      	ldr	r3, [pc, #20]	; (80055d0 <HAL_TIM_Base_MspInit+0x58>)
 80055bc:	69db      	ldr	r3, [r3, #28]
 80055be:	f003 0304 	and.w	r3, r3, #4
 80055c2:	60bb      	str	r3, [r7, #8]
 80055c4:	68bb      	ldr	r3, [r7, #8]
}
 80055c6:	bf00      	nop
 80055c8:	3714      	adds	r7, #20
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bc80      	pop	{r7}
 80055ce:	4770      	bx	lr
 80055d0:	40021000 	.word	0x40021000
 80055d4:	40000800 	.word	0x40000800

080055d8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80055d8:	b480      	push	{r7}
 80055da:	b085      	sub	sp, #20
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a09      	ldr	r2, [pc, #36]	; (800560c <HAL_TIM_PWM_MspInit+0x34>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d10b      	bne.n	8005602 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80055ea:	4b09      	ldr	r3, [pc, #36]	; (8005610 <HAL_TIM_PWM_MspInit+0x38>)
 80055ec:	69db      	ldr	r3, [r3, #28]
 80055ee:	4a08      	ldr	r2, [pc, #32]	; (8005610 <HAL_TIM_PWM_MspInit+0x38>)
 80055f0:	f043 0302 	orr.w	r3, r3, #2
 80055f4:	61d3      	str	r3, [r2, #28]
 80055f6:	4b06      	ldr	r3, [pc, #24]	; (8005610 <HAL_TIM_PWM_MspInit+0x38>)
 80055f8:	69db      	ldr	r3, [r3, #28]
 80055fa:	f003 0302 	and.w	r3, r3, #2
 80055fe:	60fb      	str	r3, [r7, #12]
 8005600:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8005602:	bf00      	nop
 8005604:	3714      	adds	r7, #20
 8005606:	46bd      	mov	sp, r7
 8005608:	bc80      	pop	{r7}
 800560a:	4770      	bx	lr
 800560c:	40000400 	.word	0x40000400
 8005610:	40021000 	.word	0x40021000

08005614 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b088      	sub	sp, #32
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800561c:	f107 0310 	add.w	r3, r7, #16
 8005620:	2200      	movs	r2, #0
 8005622:	601a      	str	r2, [r3, #0]
 8005624:	605a      	str	r2, [r3, #4]
 8005626:	609a      	str	r2, [r3, #8]
 8005628:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a1b      	ldr	r2, [pc, #108]	; (800569c <HAL_TIM_MspPostInit+0x88>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d12f      	bne.n	8005694 <HAL_TIM_MspPostInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005634:	4b1a      	ldr	r3, [pc, #104]	; (80056a0 <HAL_TIM_MspPostInit+0x8c>)
 8005636:	699b      	ldr	r3, [r3, #24]
 8005638:	4a19      	ldr	r2, [pc, #100]	; (80056a0 <HAL_TIM_MspPostInit+0x8c>)
 800563a:	f043 0304 	orr.w	r3, r3, #4
 800563e:	6193      	str	r3, [r2, #24]
 8005640:	4b17      	ldr	r3, [pc, #92]	; (80056a0 <HAL_TIM_MspPostInit+0x8c>)
 8005642:	699b      	ldr	r3, [r3, #24]
 8005644:	f003 0304 	and.w	r3, r3, #4
 8005648:	60fb      	str	r3, [r7, #12]
 800564a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800564c:	4b14      	ldr	r3, [pc, #80]	; (80056a0 <HAL_TIM_MspPostInit+0x8c>)
 800564e:	699b      	ldr	r3, [r3, #24]
 8005650:	4a13      	ldr	r2, [pc, #76]	; (80056a0 <HAL_TIM_MspPostInit+0x8c>)
 8005652:	f043 0308 	orr.w	r3, r3, #8
 8005656:	6193      	str	r3, [r2, #24]
 8005658:	4b11      	ldr	r3, [pc, #68]	; (80056a0 <HAL_TIM_MspPostInit+0x8c>)
 800565a:	699b      	ldr	r3, [r3, #24]
 800565c:	f003 0308 	and.w	r3, r3, #8
 8005660:	60bb      	str	r3, [r7, #8]
 8005662:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005664:	23c0      	movs	r3, #192	; 0xc0
 8005666:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005668:	2302      	movs	r3, #2
 800566a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800566c:	2302      	movs	r3, #2
 800566e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005670:	f107 0310 	add.w	r3, r7, #16
 8005674:	4619      	mov	r1, r3
 8005676:	480b      	ldr	r0, [pc, #44]	; (80056a4 <HAL_TIM_MspPostInit+0x90>)
 8005678:	f000 fa10 	bl	8005a9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800567c:	2303      	movs	r3, #3
 800567e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005680:	2302      	movs	r3, #2
 8005682:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005684:	2302      	movs	r3, #2
 8005686:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005688:	f107 0310 	add.w	r3, r7, #16
 800568c:	4619      	mov	r1, r3
 800568e:	4806      	ldr	r0, [pc, #24]	; (80056a8 <HAL_TIM_MspPostInit+0x94>)
 8005690:	f000 fa04 	bl	8005a9c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8005694:	bf00      	nop
 8005696:	3720      	adds	r7, #32
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}
 800569c:	40000400 	.word	0x40000400
 80056a0:	40021000 	.word	0x40021000
 80056a4:	40010800 	.word	0x40010800
 80056a8:	40010c00 	.word	0x40010c00

080056ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80056ac:	b480      	push	{r7}
 80056ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80056b0:	e7fe      	b.n	80056b0 <NMI_Handler+0x4>
	...

080056b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 80056b8:	2201      	movs	r2, #1
 80056ba:	2104      	movs	r1, #4
 80056bc:	4801      	ldr	r0, [pc, #4]	; (80056c4 <HardFault_Handler+0x10>)
 80056be:	f000 fb71 	bl	8005da4 <HAL_GPIO_WritePin>
 80056c2:	e7f9      	b.n	80056b8 <HardFault_Handler+0x4>
 80056c4:	40010c00 	.word	0x40010c00

080056c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80056c8:	b480      	push	{r7}
 80056ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80056cc:	e7fe      	b.n	80056cc <MemManage_Handler+0x4>

080056ce <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80056ce:	b480      	push	{r7}
 80056d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80056d2:	e7fe      	b.n	80056d2 <BusFault_Handler+0x4>

080056d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80056d4:	b480      	push	{r7}
 80056d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80056d8:	e7fe      	b.n	80056d8 <UsageFault_Handler+0x4>

080056da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80056da:	b480      	push	{r7}
 80056dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80056de:	bf00      	nop
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bc80      	pop	{r7}
 80056e4:	4770      	bx	lr

080056e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80056e6:	b480      	push	{r7}
 80056e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80056ea:	bf00      	nop
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bc80      	pop	{r7}
 80056f0:	4770      	bx	lr

080056f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80056f2:	b480      	push	{r7}
 80056f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80056f6:	bf00      	nop
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bc80      	pop	{r7}
 80056fc:	4770      	bx	lr

080056fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80056fe:	b580      	push	{r7, lr}
 8005700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005702:	f000 f87d 	bl	8005800 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005706:	bf00      	nop
 8005708:	bd80      	pop	{r7, pc}

0800570a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800570a:	b580      	push	{r7, lr}
 800570c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800570e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005712:	f000 fb79 	bl	8005e08 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005716:	bf00      	nop
 8005718:	bd80      	pop	{r7, pc}

0800571a <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800571a:	b480      	push	{r7}
 800571c:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800571e:	bf00      	nop
 8005720:	46bd      	mov	sp, r7
 8005722:	bc80      	pop	{r7}
 8005724:	4770      	bx	lr
	...

08005728 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005728:	f7ff fff7 	bl	800571a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800572c:	480b      	ldr	r0, [pc, #44]	; (800575c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800572e:	490c      	ldr	r1, [pc, #48]	; (8005760 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8005730:	4a0c      	ldr	r2, [pc, #48]	; (8005764 <LoopFillZerobss+0x16>)
  movs r3, #0
 8005732:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005734:	e002      	b.n	800573c <LoopCopyDataInit>

08005736 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005736:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005738:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800573a:	3304      	adds	r3, #4

0800573c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800573c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800573e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005740:	d3f9      	bcc.n	8005736 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005742:	4a09      	ldr	r2, [pc, #36]	; (8005768 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8005744:	4c09      	ldr	r4, [pc, #36]	; (800576c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005746:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005748:	e001      	b.n	800574e <LoopFillZerobss>

0800574a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800574a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800574c:	3204      	adds	r2, #4

0800574e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800574e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005750:	d3fb      	bcc.n	800574a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005752:	f002 fdbf 	bl	80082d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005756:	f7fe fbf7 	bl	8003f48 <main>
  bx lr
 800575a:	4770      	bx	lr
  ldr r0, =_sdata
 800575c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005760:	200000bc 	.word	0x200000bc
  ldr r2, =_sidata
 8005764:	08008bfc 	.word	0x08008bfc
  ldr r2, =_sbss
 8005768:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 800576c:	200003c4 	.word	0x200003c4

08005770 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005770:	e7fe      	b.n	8005770 <ADC1_2_IRQHandler>
	...

08005774 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005778:	4b08      	ldr	r3, [pc, #32]	; (800579c <HAL_Init+0x28>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a07      	ldr	r2, [pc, #28]	; (800579c <HAL_Init+0x28>)
 800577e:	f043 0310 	orr.w	r3, r3, #16
 8005782:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005784:	2003      	movs	r0, #3
 8005786:	f000 f947 	bl	8005a18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800578a:	200f      	movs	r0, #15
 800578c:	f000 f808 	bl	80057a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005790:	f7ff fe70 	bl	8005474 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	bd80      	pop	{r7, pc}
 800579a:	bf00      	nop
 800579c:	40022000 	.word	0x40022000

080057a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b082      	sub	sp, #8
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80057a8:	4b12      	ldr	r3, [pc, #72]	; (80057f4 <HAL_InitTick+0x54>)
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	4b12      	ldr	r3, [pc, #72]	; (80057f8 <HAL_InitTick+0x58>)
 80057ae:	781b      	ldrb	r3, [r3, #0]
 80057b0:	4619      	mov	r1, r3
 80057b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80057b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80057ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80057be:	4618      	mov	r0, r3
 80057c0:	f000 f95f 	bl	8005a82 <HAL_SYSTICK_Config>
 80057c4:	4603      	mov	r3, r0
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d001      	beq.n	80057ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	e00e      	b.n	80057ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2b0f      	cmp	r3, #15
 80057d2:	d80a      	bhi.n	80057ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80057d4:	2200      	movs	r2, #0
 80057d6:	6879      	ldr	r1, [r7, #4]
 80057d8:	f04f 30ff 	mov.w	r0, #4294967295
 80057dc:	f000 f927 	bl	8005a2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80057e0:	4a06      	ldr	r2, [pc, #24]	; (80057fc <HAL_InitTick+0x5c>)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80057e6:	2300      	movs	r3, #0
 80057e8:	e000      	b.n	80057ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	3708      	adds	r7, #8
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}
 80057f4:	2000004c 	.word	0x2000004c
 80057f8:	20000054 	.word	0x20000054
 80057fc:	20000050 	.word	0x20000050

08005800 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005800:	b480      	push	{r7}
 8005802:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005804:	4b05      	ldr	r3, [pc, #20]	; (800581c <HAL_IncTick+0x1c>)
 8005806:	781b      	ldrb	r3, [r3, #0]
 8005808:	461a      	mov	r2, r3
 800580a:	4b05      	ldr	r3, [pc, #20]	; (8005820 <HAL_IncTick+0x20>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4413      	add	r3, r2
 8005810:	4a03      	ldr	r2, [pc, #12]	; (8005820 <HAL_IncTick+0x20>)
 8005812:	6013      	str	r3, [r2, #0]
}
 8005814:	bf00      	nop
 8005816:	46bd      	mov	sp, r7
 8005818:	bc80      	pop	{r7}
 800581a:	4770      	bx	lr
 800581c:	20000054 	.word	0x20000054
 8005820:	200003c0 	.word	0x200003c0

08005824 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005824:	b480      	push	{r7}
 8005826:	af00      	add	r7, sp, #0
  return uwTick;
 8005828:	4b02      	ldr	r3, [pc, #8]	; (8005834 <HAL_GetTick+0x10>)
 800582a:	681b      	ldr	r3, [r3, #0]
}
 800582c:	4618      	mov	r0, r3
 800582e:	46bd      	mov	sp, r7
 8005830:	bc80      	pop	{r7}
 8005832:	4770      	bx	lr
 8005834:	200003c0 	.word	0x200003c0

08005838 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b084      	sub	sp, #16
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005840:	f7ff fff0 	bl	8005824 <HAL_GetTick>
 8005844:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005850:	d005      	beq.n	800585e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005852:	4b0a      	ldr	r3, [pc, #40]	; (800587c <HAL_Delay+0x44>)
 8005854:	781b      	ldrb	r3, [r3, #0]
 8005856:	461a      	mov	r2, r3
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	4413      	add	r3, r2
 800585c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800585e:	bf00      	nop
 8005860:	f7ff ffe0 	bl	8005824 <HAL_GetTick>
 8005864:	4602      	mov	r2, r0
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	1ad3      	subs	r3, r2, r3
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	429a      	cmp	r2, r3
 800586e:	d8f7      	bhi.n	8005860 <HAL_Delay+0x28>
  {
  }
}
 8005870:	bf00      	nop
 8005872:	bf00      	nop
 8005874:	3710      	adds	r7, #16
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop
 800587c:	20000054 	.word	0x20000054

08005880 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005880:	b480      	push	{r7}
 8005882:	b085      	sub	sp, #20
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	f003 0307 	and.w	r3, r3, #7
 800588e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005890:	4b0c      	ldr	r3, [pc, #48]	; (80058c4 <__NVIC_SetPriorityGrouping+0x44>)
 8005892:	68db      	ldr	r3, [r3, #12]
 8005894:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005896:	68ba      	ldr	r2, [r7, #8]
 8005898:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800589c:	4013      	ands	r3, r2
 800589e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80058a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80058ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80058b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80058b2:	4a04      	ldr	r2, [pc, #16]	; (80058c4 <__NVIC_SetPriorityGrouping+0x44>)
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	60d3      	str	r3, [r2, #12]
}
 80058b8:	bf00      	nop
 80058ba:	3714      	adds	r7, #20
 80058bc:	46bd      	mov	sp, r7
 80058be:	bc80      	pop	{r7}
 80058c0:	4770      	bx	lr
 80058c2:	bf00      	nop
 80058c4:	e000ed00 	.word	0xe000ed00

080058c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80058c8:	b480      	push	{r7}
 80058ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80058cc:	4b04      	ldr	r3, [pc, #16]	; (80058e0 <__NVIC_GetPriorityGrouping+0x18>)
 80058ce:	68db      	ldr	r3, [r3, #12]
 80058d0:	0a1b      	lsrs	r3, r3, #8
 80058d2:	f003 0307 	and.w	r3, r3, #7
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	46bd      	mov	sp, r7
 80058da:	bc80      	pop	{r7}
 80058dc:	4770      	bx	lr
 80058de:	bf00      	nop
 80058e0:	e000ed00 	.word	0xe000ed00

080058e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b083      	sub	sp, #12
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	4603      	mov	r3, r0
 80058ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	db0b      	blt.n	800590e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80058f6:	79fb      	ldrb	r3, [r7, #7]
 80058f8:	f003 021f 	and.w	r2, r3, #31
 80058fc:	4906      	ldr	r1, [pc, #24]	; (8005918 <__NVIC_EnableIRQ+0x34>)
 80058fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005902:	095b      	lsrs	r3, r3, #5
 8005904:	2001      	movs	r0, #1
 8005906:	fa00 f202 	lsl.w	r2, r0, r2
 800590a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800590e:	bf00      	nop
 8005910:	370c      	adds	r7, #12
 8005912:	46bd      	mov	sp, r7
 8005914:	bc80      	pop	{r7}
 8005916:	4770      	bx	lr
 8005918:	e000e100 	.word	0xe000e100

0800591c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800591c:	b480      	push	{r7}
 800591e:	b083      	sub	sp, #12
 8005920:	af00      	add	r7, sp, #0
 8005922:	4603      	mov	r3, r0
 8005924:	6039      	str	r1, [r7, #0]
 8005926:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800592c:	2b00      	cmp	r3, #0
 800592e:	db0a      	blt.n	8005946 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	b2da      	uxtb	r2, r3
 8005934:	490c      	ldr	r1, [pc, #48]	; (8005968 <__NVIC_SetPriority+0x4c>)
 8005936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800593a:	0112      	lsls	r2, r2, #4
 800593c:	b2d2      	uxtb	r2, r2
 800593e:	440b      	add	r3, r1
 8005940:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005944:	e00a      	b.n	800595c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	b2da      	uxtb	r2, r3
 800594a:	4908      	ldr	r1, [pc, #32]	; (800596c <__NVIC_SetPriority+0x50>)
 800594c:	79fb      	ldrb	r3, [r7, #7]
 800594e:	f003 030f 	and.w	r3, r3, #15
 8005952:	3b04      	subs	r3, #4
 8005954:	0112      	lsls	r2, r2, #4
 8005956:	b2d2      	uxtb	r2, r2
 8005958:	440b      	add	r3, r1
 800595a:	761a      	strb	r2, [r3, #24]
}
 800595c:	bf00      	nop
 800595e:	370c      	adds	r7, #12
 8005960:	46bd      	mov	sp, r7
 8005962:	bc80      	pop	{r7}
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop
 8005968:	e000e100 	.word	0xe000e100
 800596c:	e000ed00 	.word	0xe000ed00

08005970 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005970:	b480      	push	{r7}
 8005972:	b089      	sub	sp, #36	; 0x24
 8005974:	af00      	add	r7, sp, #0
 8005976:	60f8      	str	r0, [r7, #12]
 8005978:	60b9      	str	r1, [r7, #8]
 800597a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	f003 0307 	and.w	r3, r3, #7
 8005982:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005984:	69fb      	ldr	r3, [r7, #28]
 8005986:	f1c3 0307 	rsb	r3, r3, #7
 800598a:	2b04      	cmp	r3, #4
 800598c:	bf28      	it	cs
 800598e:	2304      	movcs	r3, #4
 8005990:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005992:	69fb      	ldr	r3, [r7, #28]
 8005994:	3304      	adds	r3, #4
 8005996:	2b06      	cmp	r3, #6
 8005998:	d902      	bls.n	80059a0 <NVIC_EncodePriority+0x30>
 800599a:	69fb      	ldr	r3, [r7, #28]
 800599c:	3b03      	subs	r3, #3
 800599e:	e000      	b.n	80059a2 <NVIC_EncodePriority+0x32>
 80059a0:	2300      	movs	r3, #0
 80059a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80059a4:	f04f 32ff 	mov.w	r2, #4294967295
 80059a8:	69bb      	ldr	r3, [r7, #24]
 80059aa:	fa02 f303 	lsl.w	r3, r2, r3
 80059ae:	43da      	mvns	r2, r3
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	401a      	ands	r2, r3
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80059b8:	f04f 31ff 	mov.w	r1, #4294967295
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	fa01 f303 	lsl.w	r3, r1, r3
 80059c2:	43d9      	mvns	r1, r3
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80059c8:	4313      	orrs	r3, r2
         );
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3724      	adds	r7, #36	; 0x24
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bc80      	pop	{r7}
 80059d2:	4770      	bx	lr

080059d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b082      	sub	sp, #8
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	3b01      	subs	r3, #1
 80059e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80059e4:	d301      	bcc.n	80059ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80059e6:	2301      	movs	r3, #1
 80059e8:	e00f      	b.n	8005a0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80059ea:	4a0a      	ldr	r2, [pc, #40]	; (8005a14 <SysTick_Config+0x40>)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	3b01      	subs	r3, #1
 80059f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80059f2:	210f      	movs	r1, #15
 80059f4:	f04f 30ff 	mov.w	r0, #4294967295
 80059f8:	f7ff ff90 	bl	800591c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80059fc:	4b05      	ldr	r3, [pc, #20]	; (8005a14 <SysTick_Config+0x40>)
 80059fe:	2200      	movs	r2, #0
 8005a00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005a02:	4b04      	ldr	r3, [pc, #16]	; (8005a14 <SysTick_Config+0x40>)
 8005a04:	2207      	movs	r2, #7
 8005a06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005a08:	2300      	movs	r3, #0
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3708      	adds	r7, #8
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}
 8005a12:	bf00      	nop
 8005a14:	e000e010 	.word	0xe000e010

08005a18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b082      	sub	sp, #8
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f7ff ff2d 	bl	8005880 <__NVIC_SetPriorityGrouping>
}
 8005a26:	bf00      	nop
 8005a28:	3708      	adds	r7, #8
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}

08005a2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005a2e:	b580      	push	{r7, lr}
 8005a30:	b086      	sub	sp, #24
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	4603      	mov	r3, r0
 8005a36:	60b9      	str	r1, [r7, #8]
 8005a38:	607a      	str	r2, [r7, #4]
 8005a3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005a40:	f7ff ff42 	bl	80058c8 <__NVIC_GetPriorityGrouping>
 8005a44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005a46:	687a      	ldr	r2, [r7, #4]
 8005a48:	68b9      	ldr	r1, [r7, #8]
 8005a4a:	6978      	ldr	r0, [r7, #20]
 8005a4c:	f7ff ff90 	bl	8005970 <NVIC_EncodePriority>
 8005a50:	4602      	mov	r2, r0
 8005a52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a56:	4611      	mov	r1, r2
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f7ff ff5f 	bl	800591c <__NVIC_SetPriority>
}
 8005a5e:	bf00      	nop
 8005a60:	3718      	adds	r7, #24
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}

08005a66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a66:	b580      	push	{r7, lr}
 8005a68:	b082      	sub	sp, #8
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a74:	4618      	mov	r0, r3
 8005a76:	f7ff ff35 	bl	80058e4 <__NVIC_EnableIRQ>
}
 8005a7a:	bf00      	nop
 8005a7c:	3708      	adds	r7, #8
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}

08005a82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005a82:	b580      	push	{r7, lr}
 8005a84:	b082      	sub	sp, #8
 8005a86:	af00      	add	r7, sp, #0
 8005a88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	f7ff ffa2 	bl	80059d4 <SysTick_Config>
 8005a90:	4603      	mov	r3, r0
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3708      	adds	r7, #8
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}
	...

08005a9c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b08b      	sub	sp, #44	; 0x2c
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
 8005aa4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005aae:	e169      	b.n	8005d84 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	69fa      	ldr	r2, [r7, #28]
 8005ac0:	4013      	ands	r3, r2
 8005ac2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005ac4:	69ba      	ldr	r2, [r7, #24]
 8005ac6:	69fb      	ldr	r3, [r7, #28]
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	f040 8158 	bne.w	8005d7e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	4a9a      	ldr	r2, [pc, #616]	; (8005d3c <HAL_GPIO_Init+0x2a0>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d05e      	beq.n	8005b96 <HAL_GPIO_Init+0xfa>
 8005ad8:	4a98      	ldr	r2, [pc, #608]	; (8005d3c <HAL_GPIO_Init+0x2a0>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d875      	bhi.n	8005bca <HAL_GPIO_Init+0x12e>
 8005ade:	4a98      	ldr	r2, [pc, #608]	; (8005d40 <HAL_GPIO_Init+0x2a4>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d058      	beq.n	8005b96 <HAL_GPIO_Init+0xfa>
 8005ae4:	4a96      	ldr	r2, [pc, #600]	; (8005d40 <HAL_GPIO_Init+0x2a4>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d86f      	bhi.n	8005bca <HAL_GPIO_Init+0x12e>
 8005aea:	4a96      	ldr	r2, [pc, #600]	; (8005d44 <HAL_GPIO_Init+0x2a8>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d052      	beq.n	8005b96 <HAL_GPIO_Init+0xfa>
 8005af0:	4a94      	ldr	r2, [pc, #592]	; (8005d44 <HAL_GPIO_Init+0x2a8>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d869      	bhi.n	8005bca <HAL_GPIO_Init+0x12e>
 8005af6:	4a94      	ldr	r2, [pc, #592]	; (8005d48 <HAL_GPIO_Init+0x2ac>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d04c      	beq.n	8005b96 <HAL_GPIO_Init+0xfa>
 8005afc:	4a92      	ldr	r2, [pc, #584]	; (8005d48 <HAL_GPIO_Init+0x2ac>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d863      	bhi.n	8005bca <HAL_GPIO_Init+0x12e>
 8005b02:	4a92      	ldr	r2, [pc, #584]	; (8005d4c <HAL_GPIO_Init+0x2b0>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d046      	beq.n	8005b96 <HAL_GPIO_Init+0xfa>
 8005b08:	4a90      	ldr	r2, [pc, #576]	; (8005d4c <HAL_GPIO_Init+0x2b0>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d85d      	bhi.n	8005bca <HAL_GPIO_Init+0x12e>
 8005b0e:	2b12      	cmp	r3, #18
 8005b10:	d82a      	bhi.n	8005b68 <HAL_GPIO_Init+0xcc>
 8005b12:	2b12      	cmp	r3, #18
 8005b14:	d859      	bhi.n	8005bca <HAL_GPIO_Init+0x12e>
 8005b16:	a201      	add	r2, pc, #4	; (adr r2, 8005b1c <HAL_GPIO_Init+0x80>)
 8005b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b1c:	08005b97 	.word	0x08005b97
 8005b20:	08005b71 	.word	0x08005b71
 8005b24:	08005b83 	.word	0x08005b83
 8005b28:	08005bc5 	.word	0x08005bc5
 8005b2c:	08005bcb 	.word	0x08005bcb
 8005b30:	08005bcb 	.word	0x08005bcb
 8005b34:	08005bcb 	.word	0x08005bcb
 8005b38:	08005bcb 	.word	0x08005bcb
 8005b3c:	08005bcb 	.word	0x08005bcb
 8005b40:	08005bcb 	.word	0x08005bcb
 8005b44:	08005bcb 	.word	0x08005bcb
 8005b48:	08005bcb 	.word	0x08005bcb
 8005b4c:	08005bcb 	.word	0x08005bcb
 8005b50:	08005bcb 	.word	0x08005bcb
 8005b54:	08005bcb 	.word	0x08005bcb
 8005b58:	08005bcb 	.word	0x08005bcb
 8005b5c:	08005bcb 	.word	0x08005bcb
 8005b60:	08005b79 	.word	0x08005b79
 8005b64:	08005b8d 	.word	0x08005b8d
 8005b68:	4a79      	ldr	r2, [pc, #484]	; (8005d50 <HAL_GPIO_Init+0x2b4>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d013      	beq.n	8005b96 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005b6e:	e02c      	b.n	8005bca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	623b      	str	r3, [r7, #32]
          break;
 8005b76:	e029      	b.n	8005bcc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	68db      	ldr	r3, [r3, #12]
 8005b7c:	3304      	adds	r3, #4
 8005b7e:	623b      	str	r3, [r7, #32]
          break;
 8005b80:	e024      	b.n	8005bcc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	68db      	ldr	r3, [r3, #12]
 8005b86:	3308      	adds	r3, #8
 8005b88:	623b      	str	r3, [r7, #32]
          break;
 8005b8a:	e01f      	b.n	8005bcc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	68db      	ldr	r3, [r3, #12]
 8005b90:	330c      	adds	r3, #12
 8005b92:	623b      	str	r3, [r7, #32]
          break;
 8005b94:	e01a      	b.n	8005bcc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d102      	bne.n	8005ba4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005b9e:	2304      	movs	r3, #4
 8005ba0:	623b      	str	r3, [r7, #32]
          break;
 8005ba2:	e013      	b.n	8005bcc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	2b01      	cmp	r3, #1
 8005baa:	d105      	bne.n	8005bb8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005bac:	2308      	movs	r3, #8
 8005bae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	69fa      	ldr	r2, [r7, #28]
 8005bb4:	611a      	str	r2, [r3, #16]
          break;
 8005bb6:	e009      	b.n	8005bcc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005bb8:	2308      	movs	r3, #8
 8005bba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	69fa      	ldr	r2, [r7, #28]
 8005bc0:	615a      	str	r2, [r3, #20]
          break;
 8005bc2:	e003      	b.n	8005bcc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	623b      	str	r3, [r7, #32]
          break;
 8005bc8:	e000      	b.n	8005bcc <HAL_GPIO_Init+0x130>
          break;
 8005bca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005bcc:	69bb      	ldr	r3, [r7, #24]
 8005bce:	2bff      	cmp	r3, #255	; 0xff
 8005bd0:	d801      	bhi.n	8005bd6 <HAL_GPIO_Init+0x13a>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	e001      	b.n	8005bda <HAL_GPIO_Init+0x13e>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	3304      	adds	r3, #4
 8005bda:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005bdc:	69bb      	ldr	r3, [r7, #24]
 8005bde:	2bff      	cmp	r3, #255	; 0xff
 8005be0:	d802      	bhi.n	8005be8 <HAL_GPIO_Init+0x14c>
 8005be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005be4:	009b      	lsls	r3, r3, #2
 8005be6:	e002      	b.n	8005bee <HAL_GPIO_Init+0x152>
 8005be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bea:	3b08      	subs	r3, #8
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	681a      	ldr	r2, [r3, #0]
 8005bf4:	210f      	movs	r1, #15
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8005bfc:	43db      	mvns	r3, r3
 8005bfe:	401a      	ands	r2, r3
 8005c00:	6a39      	ldr	r1, [r7, #32]
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	fa01 f303 	lsl.w	r3, r1, r3
 8005c08:	431a      	orrs	r2, r3
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	f000 80b1 	beq.w	8005d7e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005c1c:	4b4d      	ldr	r3, [pc, #308]	; (8005d54 <HAL_GPIO_Init+0x2b8>)
 8005c1e:	699b      	ldr	r3, [r3, #24]
 8005c20:	4a4c      	ldr	r2, [pc, #304]	; (8005d54 <HAL_GPIO_Init+0x2b8>)
 8005c22:	f043 0301 	orr.w	r3, r3, #1
 8005c26:	6193      	str	r3, [r2, #24]
 8005c28:	4b4a      	ldr	r3, [pc, #296]	; (8005d54 <HAL_GPIO_Init+0x2b8>)
 8005c2a:	699b      	ldr	r3, [r3, #24]
 8005c2c:	f003 0301 	and.w	r3, r3, #1
 8005c30:	60bb      	str	r3, [r7, #8]
 8005c32:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005c34:	4a48      	ldr	r2, [pc, #288]	; (8005d58 <HAL_GPIO_Init+0x2bc>)
 8005c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c38:	089b      	lsrs	r3, r3, #2
 8005c3a:	3302      	adds	r3, #2
 8005c3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c40:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c44:	f003 0303 	and.w	r3, r3, #3
 8005c48:	009b      	lsls	r3, r3, #2
 8005c4a:	220f      	movs	r2, #15
 8005c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c50:	43db      	mvns	r3, r3
 8005c52:	68fa      	ldr	r2, [r7, #12]
 8005c54:	4013      	ands	r3, r2
 8005c56:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	4a40      	ldr	r2, [pc, #256]	; (8005d5c <HAL_GPIO_Init+0x2c0>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d013      	beq.n	8005c88 <HAL_GPIO_Init+0x1ec>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	4a3f      	ldr	r2, [pc, #252]	; (8005d60 <HAL_GPIO_Init+0x2c4>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d00d      	beq.n	8005c84 <HAL_GPIO_Init+0x1e8>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	4a3e      	ldr	r2, [pc, #248]	; (8005d64 <HAL_GPIO_Init+0x2c8>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d007      	beq.n	8005c80 <HAL_GPIO_Init+0x1e4>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	4a3d      	ldr	r2, [pc, #244]	; (8005d68 <HAL_GPIO_Init+0x2cc>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d101      	bne.n	8005c7c <HAL_GPIO_Init+0x1e0>
 8005c78:	2303      	movs	r3, #3
 8005c7a:	e006      	b.n	8005c8a <HAL_GPIO_Init+0x1ee>
 8005c7c:	2304      	movs	r3, #4
 8005c7e:	e004      	b.n	8005c8a <HAL_GPIO_Init+0x1ee>
 8005c80:	2302      	movs	r3, #2
 8005c82:	e002      	b.n	8005c8a <HAL_GPIO_Init+0x1ee>
 8005c84:	2301      	movs	r3, #1
 8005c86:	e000      	b.n	8005c8a <HAL_GPIO_Init+0x1ee>
 8005c88:	2300      	movs	r3, #0
 8005c8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c8c:	f002 0203 	and.w	r2, r2, #3
 8005c90:	0092      	lsls	r2, r2, #2
 8005c92:	4093      	lsls	r3, r2
 8005c94:	68fa      	ldr	r2, [r7, #12]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8005c9a:	492f      	ldr	r1, [pc, #188]	; (8005d58 <HAL_GPIO_Init+0x2bc>)
 8005c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c9e:	089b      	lsrs	r3, r3, #2
 8005ca0:	3302      	adds	r3, #2
 8005ca2:	68fa      	ldr	r2, [r7, #12]
 8005ca4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d006      	beq.n	8005cc2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005cb4:	4b2d      	ldr	r3, [pc, #180]	; (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005cb6:	689a      	ldr	r2, [r3, #8]
 8005cb8:	492c      	ldr	r1, [pc, #176]	; (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005cba:	69bb      	ldr	r3, [r7, #24]
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	608b      	str	r3, [r1, #8]
 8005cc0:	e006      	b.n	8005cd0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005cc2:	4b2a      	ldr	r3, [pc, #168]	; (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005cc4:	689a      	ldr	r2, [r3, #8]
 8005cc6:	69bb      	ldr	r3, [r7, #24]
 8005cc8:	43db      	mvns	r3, r3
 8005cca:	4928      	ldr	r1, [pc, #160]	; (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005ccc:	4013      	ands	r3, r2
 8005cce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d006      	beq.n	8005cea <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005cdc:	4b23      	ldr	r3, [pc, #140]	; (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005cde:	68da      	ldr	r2, [r3, #12]
 8005ce0:	4922      	ldr	r1, [pc, #136]	; (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005ce2:	69bb      	ldr	r3, [r7, #24]
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	60cb      	str	r3, [r1, #12]
 8005ce8:	e006      	b.n	8005cf8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005cea:	4b20      	ldr	r3, [pc, #128]	; (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005cec:	68da      	ldr	r2, [r3, #12]
 8005cee:	69bb      	ldr	r3, [r7, #24]
 8005cf0:	43db      	mvns	r3, r3
 8005cf2:	491e      	ldr	r1, [pc, #120]	; (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005cf4:	4013      	ands	r3, r2
 8005cf6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d006      	beq.n	8005d12 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005d04:	4b19      	ldr	r3, [pc, #100]	; (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005d06:	685a      	ldr	r2, [r3, #4]
 8005d08:	4918      	ldr	r1, [pc, #96]	; (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005d0a:	69bb      	ldr	r3, [r7, #24]
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	604b      	str	r3, [r1, #4]
 8005d10:	e006      	b.n	8005d20 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005d12:	4b16      	ldr	r3, [pc, #88]	; (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005d14:	685a      	ldr	r2, [r3, #4]
 8005d16:	69bb      	ldr	r3, [r7, #24]
 8005d18:	43db      	mvns	r3, r3
 8005d1a:	4914      	ldr	r1, [pc, #80]	; (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005d1c:	4013      	ands	r3, r2
 8005d1e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d021      	beq.n	8005d70 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005d2c:	4b0f      	ldr	r3, [pc, #60]	; (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	490e      	ldr	r1, [pc, #56]	; (8005d6c <HAL_GPIO_Init+0x2d0>)
 8005d32:	69bb      	ldr	r3, [r7, #24]
 8005d34:	4313      	orrs	r3, r2
 8005d36:	600b      	str	r3, [r1, #0]
 8005d38:	e021      	b.n	8005d7e <HAL_GPIO_Init+0x2e2>
 8005d3a:	bf00      	nop
 8005d3c:	10320000 	.word	0x10320000
 8005d40:	10310000 	.word	0x10310000
 8005d44:	10220000 	.word	0x10220000
 8005d48:	10210000 	.word	0x10210000
 8005d4c:	10120000 	.word	0x10120000
 8005d50:	10110000 	.word	0x10110000
 8005d54:	40021000 	.word	0x40021000
 8005d58:	40010000 	.word	0x40010000
 8005d5c:	40010800 	.word	0x40010800
 8005d60:	40010c00 	.word	0x40010c00
 8005d64:	40011000 	.word	0x40011000
 8005d68:	40011400 	.word	0x40011400
 8005d6c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005d70:	4b0b      	ldr	r3, [pc, #44]	; (8005da0 <HAL_GPIO_Init+0x304>)
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	69bb      	ldr	r3, [r7, #24]
 8005d76:	43db      	mvns	r3, r3
 8005d78:	4909      	ldr	r1, [pc, #36]	; (8005da0 <HAL_GPIO_Init+0x304>)
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8005d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d80:	3301      	adds	r3, #1
 8005d82:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	f47f ae8e 	bne.w	8005ab0 <HAL_GPIO_Init+0x14>
  }
}
 8005d94:	bf00      	nop
 8005d96:	bf00      	nop
 8005d98:	372c      	adds	r7, #44	; 0x2c
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bc80      	pop	{r7}
 8005d9e:	4770      	bx	lr
 8005da0:	40010400 	.word	0x40010400

08005da4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b083      	sub	sp, #12
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
 8005dac:	460b      	mov	r3, r1
 8005dae:	807b      	strh	r3, [r7, #2]
 8005db0:	4613      	mov	r3, r2
 8005db2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005db4:	787b      	ldrb	r3, [r7, #1]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d003      	beq.n	8005dc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005dba:	887a      	ldrh	r2, [r7, #2]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005dc0:	e003      	b.n	8005dca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005dc2:	887b      	ldrh	r3, [r7, #2]
 8005dc4:	041a      	lsls	r2, r3, #16
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	611a      	str	r2, [r3, #16]
}
 8005dca:	bf00      	nop
 8005dcc:	370c      	adds	r7, #12
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bc80      	pop	{r7}
 8005dd2:	4770      	bx	lr

08005dd4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b085      	sub	sp, #20
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	460b      	mov	r3, r1
 8005dde:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005de6:	887a      	ldrh	r2, [r7, #2]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	4013      	ands	r3, r2
 8005dec:	041a      	lsls	r2, r3, #16
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	43d9      	mvns	r1, r3
 8005df2:	887b      	ldrh	r3, [r7, #2]
 8005df4:	400b      	ands	r3, r1
 8005df6:	431a      	orrs	r2, r3
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	611a      	str	r2, [r3, #16]
}
 8005dfc:	bf00      	nop
 8005dfe:	3714      	adds	r7, #20
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bc80      	pop	{r7}
 8005e04:	4770      	bx	lr
	...

08005e08 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b082      	sub	sp, #8
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	4603      	mov	r3, r0
 8005e10:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005e12:	4b08      	ldr	r3, [pc, #32]	; (8005e34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005e14:	695a      	ldr	r2, [r3, #20]
 8005e16:	88fb      	ldrh	r3, [r7, #6]
 8005e18:	4013      	ands	r3, r2
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d006      	beq.n	8005e2c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005e1e:	4a05      	ldr	r2, [pc, #20]	; (8005e34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005e20:	88fb      	ldrh	r3, [r7, #6]
 8005e22:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005e24:	88fb      	ldrh	r3, [r7, #6]
 8005e26:	4618      	mov	r0, r3
 8005e28:	f7fd ff0e 	bl	8003c48 <HAL_GPIO_EXTI_Callback>
  }
}
 8005e2c:	bf00      	nop
 8005e2e:	3708      	adds	r7, #8
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}
 8005e34:	40010400 	.word	0x40010400

08005e38 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b084      	sub	sp, #16
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d101      	bne.n	8005e4a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	e12b      	b.n	80060a2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d106      	bne.n	8005e64 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f7ff fb3a 	bl	80054d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2224      	movs	r2, #36	; 0x24
 8005e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f022 0201 	bic.w	r2, r2, #1
 8005e7a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005e8a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005e9a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005e9c:	f001 fbca 	bl	8007634 <HAL_RCC_GetPCLK1Freq>
 8005ea0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	4a81      	ldr	r2, [pc, #516]	; (80060ac <HAL_I2C_Init+0x274>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d807      	bhi.n	8005ebc <HAL_I2C_Init+0x84>
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	4a80      	ldr	r2, [pc, #512]	; (80060b0 <HAL_I2C_Init+0x278>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	bf94      	ite	ls
 8005eb4:	2301      	movls	r3, #1
 8005eb6:	2300      	movhi	r3, #0
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	e006      	b.n	8005eca <HAL_I2C_Init+0x92>
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	4a7d      	ldr	r2, [pc, #500]	; (80060b4 <HAL_I2C_Init+0x27c>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	bf94      	ite	ls
 8005ec4:	2301      	movls	r3, #1
 8005ec6:	2300      	movhi	r3, #0
 8005ec8:	b2db      	uxtb	r3, r3
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d001      	beq.n	8005ed2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e0e7      	b.n	80060a2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	4a78      	ldr	r2, [pc, #480]	; (80060b8 <HAL_I2C_Init+0x280>)
 8005ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8005eda:	0c9b      	lsrs	r3, r3, #18
 8005edc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	68ba      	ldr	r2, [r7, #8]
 8005eee:	430a      	orrs	r2, r1
 8005ef0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	6a1b      	ldr	r3, [r3, #32]
 8005ef8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	4a6a      	ldr	r2, [pc, #424]	; (80060ac <HAL_I2C_Init+0x274>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d802      	bhi.n	8005f0c <HAL_I2C_Init+0xd4>
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	3301      	adds	r3, #1
 8005f0a:	e009      	b.n	8005f20 <HAL_I2C_Init+0xe8>
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005f12:	fb02 f303 	mul.w	r3, r2, r3
 8005f16:	4a69      	ldr	r2, [pc, #420]	; (80060bc <HAL_I2C_Init+0x284>)
 8005f18:	fba2 2303 	umull	r2, r3, r2, r3
 8005f1c:	099b      	lsrs	r3, r3, #6
 8005f1e:	3301      	adds	r3, #1
 8005f20:	687a      	ldr	r2, [r7, #4]
 8005f22:	6812      	ldr	r2, [r2, #0]
 8005f24:	430b      	orrs	r3, r1
 8005f26:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	69db      	ldr	r3, [r3, #28]
 8005f2e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005f32:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	495c      	ldr	r1, [pc, #368]	; (80060ac <HAL_I2C_Init+0x274>)
 8005f3c:	428b      	cmp	r3, r1
 8005f3e:	d819      	bhi.n	8005f74 <HAL_I2C_Init+0x13c>
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	1e59      	subs	r1, r3, #1
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	005b      	lsls	r3, r3, #1
 8005f4a:	fbb1 f3f3 	udiv	r3, r1, r3
 8005f4e:	1c59      	adds	r1, r3, #1
 8005f50:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005f54:	400b      	ands	r3, r1
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d00a      	beq.n	8005f70 <HAL_I2C_Init+0x138>
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	1e59      	subs	r1, r3, #1
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	005b      	lsls	r3, r3, #1
 8005f64:	fbb1 f3f3 	udiv	r3, r1, r3
 8005f68:	3301      	adds	r3, #1
 8005f6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f6e:	e051      	b.n	8006014 <HAL_I2C_Init+0x1dc>
 8005f70:	2304      	movs	r3, #4
 8005f72:	e04f      	b.n	8006014 <HAL_I2C_Init+0x1dc>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d111      	bne.n	8005fa0 <HAL_I2C_Init+0x168>
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	1e58      	subs	r0, r3, #1
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6859      	ldr	r1, [r3, #4]
 8005f84:	460b      	mov	r3, r1
 8005f86:	005b      	lsls	r3, r3, #1
 8005f88:	440b      	add	r3, r1
 8005f8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f8e:	3301      	adds	r3, #1
 8005f90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	bf0c      	ite	eq
 8005f98:	2301      	moveq	r3, #1
 8005f9a:	2300      	movne	r3, #0
 8005f9c:	b2db      	uxtb	r3, r3
 8005f9e:	e012      	b.n	8005fc6 <HAL_I2C_Init+0x18e>
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	1e58      	subs	r0, r3, #1
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6859      	ldr	r1, [r3, #4]
 8005fa8:	460b      	mov	r3, r1
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	440b      	add	r3, r1
 8005fae:	0099      	lsls	r1, r3, #2
 8005fb0:	440b      	add	r3, r1
 8005fb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8005fb6:	3301      	adds	r3, #1
 8005fb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	bf0c      	ite	eq
 8005fc0:	2301      	moveq	r3, #1
 8005fc2:	2300      	movne	r3, #0
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d001      	beq.n	8005fce <HAL_I2C_Init+0x196>
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e022      	b.n	8006014 <HAL_I2C_Init+0x1dc>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	689b      	ldr	r3, [r3, #8]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d10e      	bne.n	8005ff4 <HAL_I2C_Init+0x1bc>
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	1e58      	subs	r0, r3, #1
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6859      	ldr	r1, [r3, #4]
 8005fde:	460b      	mov	r3, r1
 8005fe0:	005b      	lsls	r3, r3, #1
 8005fe2:	440b      	add	r3, r1
 8005fe4:	fbb0 f3f3 	udiv	r3, r0, r3
 8005fe8:	3301      	adds	r3, #1
 8005fea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ff2:	e00f      	b.n	8006014 <HAL_I2C_Init+0x1dc>
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	1e58      	subs	r0, r3, #1
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6859      	ldr	r1, [r3, #4]
 8005ffc:	460b      	mov	r3, r1
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	440b      	add	r3, r1
 8006002:	0099      	lsls	r1, r3, #2
 8006004:	440b      	add	r3, r1
 8006006:	fbb0 f3f3 	udiv	r3, r0, r3
 800600a:	3301      	adds	r3, #1
 800600c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006010:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006014:	6879      	ldr	r1, [r7, #4]
 8006016:	6809      	ldr	r1, [r1, #0]
 8006018:	4313      	orrs	r3, r2
 800601a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	69da      	ldr	r2, [r3, #28]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6a1b      	ldr	r3, [r3, #32]
 800602e:	431a      	orrs	r2, r3
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	430a      	orrs	r2, r1
 8006036:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006042:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006046:	687a      	ldr	r2, [r7, #4]
 8006048:	6911      	ldr	r1, [r2, #16]
 800604a:	687a      	ldr	r2, [r7, #4]
 800604c:	68d2      	ldr	r2, [r2, #12]
 800604e:	4311      	orrs	r1, r2
 8006050:	687a      	ldr	r2, [r7, #4]
 8006052:	6812      	ldr	r2, [r2, #0]
 8006054:	430b      	orrs	r3, r1
 8006056:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	68db      	ldr	r3, [r3, #12]
 800605e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	695a      	ldr	r2, [r3, #20]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	699b      	ldr	r3, [r3, #24]
 800606a:	431a      	orrs	r2, r3
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	430a      	orrs	r2, r1
 8006072:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f042 0201 	orr.w	r2, r2, #1
 8006082:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2220      	movs	r2, #32
 800608e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2200      	movs	r2, #0
 8006096:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2200      	movs	r2, #0
 800609c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80060a0:	2300      	movs	r3, #0
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3710      	adds	r7, #16
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}
 80060aa:	bf00      	nop
 80060ac:	000186a0 	.word	0x000186a0
 80060b0:	001e847f 	.word	0x001e847f
 80060b4:	003d08ff 	.word	0x003d08ff
 80060b8:	431bde83 	.word	0x431bde83
 80060bc:	10624dd3 	.word	0x10624dd3

080060c0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b088      	sub	sp, #32
 80060c4:	af02      	add	r7, sp, #8
 80060c6:	60f8      	str	r0, [r7, #12]
 80060c8:	607a      	str	r2, [r7, #4]
 80060ca:	461a      	mov	r2, r3
 80060cc:	460b      	mov	r3, r1
 80060ce:	817b      	strh	r3, [r7, #10]
 80060d0:	4613      	mov	r3, r2
 80060d2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80060d4:	f7ff fba6 	bl	8005824 <HAL_GetTick>
 80060d8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	2b20      	cmp	r3, #32
 80060e4:	f040 80e0 	bne.w	80062a8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	9300      	str	r3, [sp, #0]
 80060ec:	2319      	movs	r3, #25
 80060ee:	2201      	movs	r2, #1
 80060f0:	4970      	ldr	r1, [pc, #448]	; (80062b4 <HAL_I2C_Master_Transmit+0x1f4>)
 80060f2:	68f8      	ldr	r0, [r7, #12]
 80060f4:	f000 fc9e 	bl	8006a34 <I2C_WaitOnFlagUntilTimeout>
 80060f8:	4603      	mov	r3, r0
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d001      	beq.n	8006102 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80060fe:	2302      	movs	r3, #2
 8006100:	e0d3      	b.n	80062aa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006108:	2b01      	cmp	r3, #1
 800610a:	d101      	bne.n	8006110 <HAL_I2C_Master_Transmit+0x50>
 800610c:	2302      	movs	r3, #2
 800610e:	e0cc      	b.n	80062aa <HAL_I2C_Master_Transmit+0x1ea>
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2201      	movs	r2, #1
 8006114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f003 0301 	and.w	r3, r3, #1
 8006122:	2b01      	cmp	r3, #1
 8006124:	d007      	beq.n	8006136 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f042 0201 	orr.w	r2, r2, #1
 8006134:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006144:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2221      	movs	r2, #33	; 0x21
 800614a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2210      	movs	r2, #16
 8006152:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2200      	movs	r2, #0
 800615a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	687a      	ldr	r2, [r7, #4]
 8006160:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	893a      	ldrh	r2, [r7, #8]
 8006166:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800616c:	b29a      	uxth	r2, r3
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	4a50      	ldr	r2, [pc, #320]	; (80062b8 <HAL_I2C_Master_Transmit+0x1f8>)
 8006176:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006178:	8979      	ldrh	r1, [r7, #10]
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	6a3a      	ldr	r2, [r7, #32]
 800617e:	68f8      	ldr	r0, [r7, #12]
 8006180:	f000 fb08 	bl	8006794 <I2C_MasterRequestWrite>
 8006184:	4603      	mov	r3, r0
 8006186:	2b00      	cmp	r3, #0
 8006188:	d001      	beq.n	800618e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	e08d      	b.n	80062aa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800618e:	2300      	movs	r3, #0
 8006190:	613b      	str	r3, [r7, #16]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	695b      	ldr	r3, [r3, #20]
 8006198:	613b      	str	r3, [r7, #16]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	699b      	ldr	r3, [r3, #24]
 80061a0:	613b      	str	r3, [r7, #16]
 80061a2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80061a4:	e066      	b.n	8006274 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80061a6:	697a      	ldr	r2, [r7, #20]
 80061a8:	6a39      	ldr	r1, [r7, #32]
 80061aa:	68f8      	ldr	r0, [r7, #12]
 80061ac:	f000 fd5c 	bl	8006c68 <I2C_WaitOnTXEFlagUntilTimeout>
 80061b0:	4603      	mov	r3, r0
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d00d      	beq.n	80061d2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ba:	2b04      	cmp	r3, #4
 80061bc:	d107      	bne.n	80061ce <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061cc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80061ce:	2301      	movs	r3, #1
 80061d0:	e06b      	b.n	80062aa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d6:	781a      	ldrb	r2, [r3, #0]
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e2:	1c5a      	adds	r2, r3, #1
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061ec:	b29b      	uxth	r3, r3
 80061ee:	3b01      	subs	r3, #1
 80061f0:	b29a      	uxth	r2, r3
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061fa:	3b01      	subs	r3, #1
 80061fc:	b29a      	uxth	r2, r3
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	695b      	ldr	r3, [r3, #20]
 8006208:	f003 0304 	and.w	r3, r3, #4
 800620c:	2b04      	cmp	r3, #4
 800620e:	d11b      	bne.n	8006248 <HAL_I2C_Master_Transmit+0x188>
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006214:	2b00      	cmp	r3, #0
 8006216:	d017      	beq.n	8006248 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800621c:	781a      	ldrb	r2, [r3, #0]
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006228:	1c5a      	adds	r2, r3, #1
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006232:	b29b      	uxth	r3, r3
 8006234:	3b01      	subs	r3, #1
 8006236:	b29a      	uxth	r2, r3
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006240:	3b01      	subs	r3, #1
 8006242:	b29a      	uxth	r2, r3
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006248:	697a      	ldr	r2, [r7, #20]
 800624a:	6a39      	ldr	r1, [r7, #32]
 800624c:	68f8      	ldr	r0, [r7, #12]
 800624e:	f000 fd53 	bl	8006cf8 <I2C_WaitOnBTFFlagUntilTimeout>
 8006252:	4603      	mov	r3, r0
 8006254:	2b00      	cmp	r3, #0
 8006256:	d00d      	beq.n	8006274 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800625c:	2b04      	cmp	r3, #4
 800625e:	d107      	bne.n	8006270 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	681a      	ldr	r2, [r3, #0]
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800626e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	e01a      	b.n	80062aa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006278:	2b00      	cmp	r3, #0
 800627a:	d194      	bne.n	80061a6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681a      	ldr	r2, [r3, #0]
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800628a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2220      	movs	r2, #32
 8006290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2200      	movs	r2, #0
 8006298:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2200      	movs	r2, #0
 80062a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80062a4:	2300      	movs	r3, #0
 80062a6:	e000      	b.n	80062aa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80062a8:	2302      	movs	r3, #2
  }
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	3718      	adds	r7, #24
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}
 80062b2:	bf00      	nop
 80062b4:	00100002 	.word	0x00100002
 80062b8:	ffff0000 	.word	0xffff0000

080062bc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b08c      	sub	sp, #48	; 0x30
 80062c0:	af02      	add	r7, sp, #8
 80062c2:	60f8      	str	r0, [r7, #12]
 80062c4:	607a      	str	r2, [r7, #4]
 80062c6:	461a      	mov	r2, r3
 80062c8:	460b      	mov	r3, r1
 80062ca:	817b      	strh	r3, [r7, #10]
 80062cc:	4613      	mov	r3, r2
 80062ce:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80062d0:	2300      	movs	r3, #0
 80062d2:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80062d4:	f7ff faa6 	bl	8005824 <HAL_GetTick>
 80062d8:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	2b20      	cmp	r3, #32
 80062e4:	f040 824b 	bne.w	800677e <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80062e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ea:	9300      	str	r3, [sp, #0]
 80062ec:	2319      	movs	r3, #25
 80062ee:	2201      	movs	r2, #1
 80062f0:	497f      	ldr	r1, [pc, #508]	; (80064f0 <HAL_I2C_Master_Receive+0x234>)
 80062f2:	68f8      	ldr	r0, [r7, #12]
 80062f4:	f000 fb9e 	bl	8006a34 <I2C_WaitOnFlagUntilTimeout>
 80062f8:	4603      	mov	r3, r0
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d001      	beq.n	8006302 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80062fe:	2302      	movs	r3, #2
 8006300:	e23e      	b.n	8006780 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006308:	2b01      	cmp	r3, #1
 800630a:	d101      	bne.n	8006310 <HAL_I2C_Master_Receive+0x54>
 800630c:	2302      	movs	r3, #2
 800630e:	e237      	b.n	8006780 <HAL_I2C_Master_Receive+0x4c4>
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f003 0301 	and.w	r3, r3, #1
 8006322:	2b01      	cmp	r3, #1
 8006324:	d007      	beq.n	8006336 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	681a      	ldr	r2, [r3, #0]
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f042 0201 	orr.w	r2, r2, #1
 8006334:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006344:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2222      	movs	r2, #34	; 0x22
 800634a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2210      	movs	r2, #16
 8006352:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2200      	movs	r2, #0
 800635a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	687a      	ldr	r2, [r7, #4]
 8006360:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	893a      	ldrh	r2, [r7, #8]
 8006366:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800636c:	b29a      	uxth	r2, r3
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	4a5f      	ldr	r2, [pc, #380]	; (80064f4 <HAL_I2C_Master_Receive+0x238>)
 8006376:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006378:	8979      	ldrh	r1, [r7, #10]
 800637a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800637c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800637e:	68f8      	ldr	r0, [r7, #12]
 8006380:	f000 fa8a 	bl	8006898 <I2C_MasterRequestRead>
 8006384:	4603      	mov	r3, r0
 8006386:	2b00      	cmp	r3, #0
 8006388:	d001      	beq.n	800638e <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	e1f8      	b.n	8006780 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006392:	2b00      	cmp	r3, #0
 8006394:	d113      	bne.n	80063be <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006396:	2300      	movs	r3, #0
 8006398:	61fb      	str	r3, [r7, #28]
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	695b      	ldr	r3, [r3, #20]
 80063a0:	61fb      	str	r3, [r7, #28]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	699b      	ldr	r3, [r3, #24]
 80063a8:	61fb      	str	r3, [r7, #28]
 80063aa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063ba:	601a      	str	r2, [r3, #0]
 80063bc:	e1cc      	b.n	8006758 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d11e      	bne.n	8006404 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063d4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80063d6:	b672      	cpsid	i
}
 80063d8:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063da:	2300      	movs	r3, #0
 80063dc:	61bb      	str	r3, [r7, #24]
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	695b      	ldr	r3, [r3, #20]
 80063e4:	61bb      	str	r3, [r7, #24]
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	699b      	ldr	r3, [r3, #24]
 80063ec:	61bb      	str	r3, [r7, #24]
 80063ee:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063fe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006400:	b662      	cpsie	i
}
 8006402:	e035      	b.n	8006470 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006408:	2b02      	cmp	r3, #2
 800640a:	d11e      	bne.n	800644a <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	681a      	ldr	r2, [r3, #0]
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800641a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800641c:	b672      	cpsid	i
}
 800641e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006420:	2300      	movs	r3, #0
 8006422:	617b      	str	r3, [r7, #20]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	695b      	ldr	r3, [r3, #20]
 800642a:	617b      	str	r3, [r7, #20]
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	699b      	ldr	r3, [r3, #24]
 8006432:	617b      	str	r3, [r7, #20]
 8006434:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	681a      	ldr	r2, [r3, #0]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006444:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006446:	b662      	cpsie	i
}
 8006448:	e012      	b.n	8006470 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	681a      	ldr	r2, [r3, #0]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006458:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800645a:	2300      	movs	r3, #0
 800645c:	613b      	str	r3, [r7, #16]
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	695b      	ldr	r3, [r3, #20]
 8006464:	613b      	str	r3, [r7, #16]
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	699b      	ldr	r3, [r3, #24]
 800646c:	613b      	str	r3, [r7, #16]
 800646e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8006470:	e172      	b.n	8006758 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006476:	2b03      	cmp	r3, #3
 8006478:	f200 811f 	bhi.w	80066ba <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006480:	2b01      	cmp	r3, #1
 8006482:	d123      	bne.n	80064cc <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006484:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006486:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006488:	68f8      	ldr	r0, [r7, #12]
 800648a:	f000 fc7d 	bl	8006d88 <I2C_WaitOnRXNEFlagUntilTimeout>
 800648e:	4603      	mov	r3, r0
 8006490:	2b00      	cmp	r3, #0
 8006492:	d001      	beq.n	8006498 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8006494:	2301      	movs	r3, #1
 8006496:	e173      	b.n	8006780 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	691a      	ldr	r2, [r3, #16]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a2:	b2d2      	uxtb	r2, r2
 80064a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064aa:	1c5a      	adds	r2, r3, #1
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064b4:	3b01      	subs	r3, #1
 80064b6:	b29a      	uxth	r2, r3
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064c0:	b29b      	uxth	r3, r3
 80064c2:	3b01      	subs	r3, #1
 80064c4:	b29a      	uxth	r2, r3
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80064ca:	e145      	b.n	8006758 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064d0:	2b02      	cmp	r3, #2
 80064d2:	d152      	bne.n	800657a <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80064d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064d6:	9300      	str	r3, [sp, #0]
 80064d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064da:	2200      	movs	r2, #0
 80064dc:	4906      	ldr	r1, [pc, #24]	; (80064f8 <HAL_I2C_Master_Receive+0x23c>)
 80064de:	68f8      	ldr	r0, [r7, #12]
 80064e0:	f000 faa8 	bl	8006a34 <I2C_WaitOnFlagUntilTimeout>
 80064e4:	4603      	mov	r3, r0
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d008      	beq.n	80064fc <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80064ea:	2301      	movs	r3, #1
 80064ec:	e148      	b.n	8006780 <HAL_I2C_Master_Receive+0x4c4>
 80064ee:	bf00      	nop
 80064f0:	00100002 	.word	0x00100002
 80064f4:	ffff0000 	.word	0xffff0000
 80064f8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80064fc:	b672      	cpsid	i
}
 80064fe:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	681a      	ldr	r2, [r3, #0]
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800650e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	691a      	ldr	r2, [r3, #16]
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800651a:	b2d2      	uxtb	r2, r2
 800651c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006522:	1c5a      	adds	r2, r3, #1
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800652c:	3b01      	subs	r3, #1
 800652e:	b29a      	uxth	r2, r3
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006538:	b29b      	uxth	r3, r3
 800653a:	3b01      	subs	r3, #1
 800653c:	b29a      	uxth	r2, r3
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8006542:	b662      	cpsie	i
}
 8006544:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	691a      	ldr	r2, [r3, #16]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006550:	b2d2      	uxtb	r2, r2
 8006552:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006558:	1c5a      	adds	r2, r3, #1
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006562:	3b01      	subs	r3, #1
 8006564:	b29a      	uxth	r2, r3
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800656e:	b29b      	uxth	r3, r3
 8006570:	3b01      	subs	r3, #1
 8006572:	b29a      	uxth	r2, r3
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006578:	e0ee      	b.n	8006758 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800657a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657c:	9300      	str	r3, [sp, #0]
 800657e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006580:	2200      	movs	r2, #0
 8006582:	4981      	ldr	r1, [pc, #516]	; (8006788 <HAL_I2C_Master_Receive+0x4cc>)
 8006584:	68f8      	ldr	r0, [r7, #12]
 8006586:	f000 fa55 	bl	8006a34 <I2C_WaitOnFlagUntilTimeout>
 800658a:	4603      	mov	r3, r0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d001      	beq.n	8006594 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	e0f5      	b.n	8006780 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	681a      	ldr	r2, [r3, #0]
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065a2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80065a4:	b672      	cpsid	i
}
 80065a6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	691a      	ldr	r2, [r3, #16]
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065b2:	b2d2      	uxtb	r2, r2
 80065b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ba:	1c5a      	adds	r2, r3, #1
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065c4:	3b01      	subs	r3, #1
 80065c6:	b29a      	uxth	r2, r3
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065d0:	b29b      	uxth	r3, r3
 80065d2:	3b01      	subs	r3, #1
 80065d4:	b29a      	uxth	r2, r3
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80065da:	4b6c      	ldr	r3, [pc, #432]	; (800678c <HAL_I2C_Master_Receive+0x4d0>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	08db      	lsrs	r3, r3, #3
 80065e0:	4a6b      	ldr	r2, [pc, #428]	; (8006790 <HAL_I2C_Master_Receive+0x4d4>)
 80065e2:	fba2 2303 	umull	r2, r3, r2, r3
 80065e6:	0a1a      	lsrs	r2, r3, #8
 80065e8:	4613      	mov	r3, r2
 80065ea:	009b      	lsls	r3, r3, #2
 80065ec:	4413      	add	r3, r2
 80065ee:	00da      	lsls	r2, r3, #3
 80065f0:	1ad3      	subs	r3, r2, r3
 80065f2:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80065f4:	6a3b      	ldr	r3, [r7, #32]
 80065f6:	3b01      	subs	r3, #1
 80065f8:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80065fa:	6a3b      	ldr	r3, [r7, #32]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d118      	bne.n	8006632 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2200      	movs	r2, #0
 8006604:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	2220      	movs	r2, #32
 800660a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2200      	movs	r2, #0
 8006612:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800661a:	f043 0220 	orr.w	r2, r3, #32
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8006622:	b662      	cpsie	i
}
 8006624:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2200      	movs	r2, #0
 800662a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	e0a6      	b.n	8006780 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	695b      	ldr	r3, [r3, #20]
 8006638:	f003 0304 	and.w	r3, r3, #4
 800663c:	2b04      	cmp	r3, #4
 800663e:	d1d9      	bne.n	80065f4 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	681a      	ldr	r2, [r3, #0]
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800664e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	691a      	ldr	r2, [r3, #16]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800665a:	b2d2      	uxtb	r2, r2
 800665c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006662:	1c5a      	adds	r2, r3, #1
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800666c:	3b01      	subs	r3, #1
 800666e:	b29a      	uxth	r2, r3
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006678:	b29b      	uxth	r3, r3
 800667a:	3b01      	subs	r3, #1
 800667c:	b29a      	uxth	r2, r3
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8006682:	b662      	cpsie	i
}
 8006684:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	691a      	ldr	r2, [r3, #16]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006690:	b2d2      	uxtb	r2, r2
 8006692:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006698:	1c5a      	adds	r2, r3, #1
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066a2:	3b01      	subs	r3, #1
 80066a4:	b29a      	uxth	r2, r3
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	3b01      	subs	r3, #1
 80066b2:	b29a      	uxth	r2, r3
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80066b8:	e04e      	b.n	8006758 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066bc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80066be:	68f8      	ldr	r0, [r7, #12]
 80066c0:	f000 fb62 	bl	8006d88 <I2C_WaitOnRXNEFlagUntilTimeout>
 80066c4:	4603      	mov	r3, r0
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d001      	beq.n	80066ce <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80066ca:	2301      	movs	r3, #1
 80066cc:	e058      	b.n	8006780 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	691a      	ldr	r2, [r3, #16]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d8:	b2d2      	uxtb	r2, r2
 80066da:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e0:	1c5a      	adds	r2, r3, #1
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066ea:	3b01      	subs	r3, #1
 80066ec:	b29a      	uxth	r2, r3
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	3b01      	subs	r3, #1
 80066fa:	b29a      	uxth	r2, r3
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	695b      	ldr	r3, [r3, #20]
 8006706:	f003 0304 	and.w	r3, r3, #4
 800670a:	2b04      	cmp	r3, #4
 800670c:	d124      	bne.n	8006758 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006712:	2b03      	cmp	r3, #3
 8006714:	d107      	bne.n	8006726 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	681a      	ldr	r2, [r3, #0]
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006724:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	691a      	ldr	r2, [r3, #16]
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006730:	b2d2      	uxtb	r2, r2
 8006732:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006738:	1c5a      	adds	r2, r3, #1
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006742:	3b01      	subs	r3, #1
 8006744:	b29a      	uxth	r2, r3
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800674e:	b29b      	uxth	r3, r3
 8006750:	3b01      	subs	r3, #1
 8006752:	b29a      	uxth	r2, r3
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800675c:	2b00      	cmp	r3, #0
 800675e:	f47f ae88 	bne.w	8006472 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2220      	movs	r2, #32
 8006766:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	2200      	movs	r2, #0
 800676e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2200      	movs	r2, #0
 8006776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800677a:	2300      	movs	r3, #0
 800677c:	e000      	b.n	8006780 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 800677e:	2302      	movs	r3, #2
  }
}
 8006780:	4618      	mov	r0, r3
 8006782:	3728      	adds	r7, #40	; 0x28
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}
 8006788:	00010004 	.word	0x00010004
 800678c:	2000004c 	.word	0x2000004c
 8006790:	14f8b589 	.word	0x14f8b589

08006794 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b088      	sub	sp, #32
 8006798:	af02      	add	r7, sp, #8
 800679a:	60f8      	str	r0, [r7, #12]
 800679c:	607a      	str	r2, [r7, #4]
 800679e:	603b      	str	r3, [r7, #0]
 80067a0:	460b      	mov	r3, r1
 80067a2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067a8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	2b08      	cmp	r3, #8
 80067ae:	d006      	beq.n	80067be <I2C_MasterRequestWrite+0x2a>
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	2b01      	cmp	r3, #1
 80067b4:	d003      	beq.n	80067be <I2C_MasterRequestWrite+0x2a>
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80067bc:	d108      	bne.n	80067d0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	681a      	ldr	r2, [r3, #0]
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80067cc:	601a      	str	r2, [r3, #0]
 80067ce:	e00b      	b.n	80067e8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067d4:	2b12      	cmp	r3, #18
 80067d6:	d107      	bne.n	80067e8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	681a      	ldr	r2, [r3, #0]
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80067e6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	9300      	str	r3, [sp, #0]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80067f4:	68f8      	ldr	r0, [r7, #12]
 80067f6:	f000 f91d 	bl	8006a34 <I2C_WaitOnFlagUntilTimeout>
 80067fa:	4603      	mov	r3, r0
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d00d      	beq.n	800681c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800680a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800680e:	d103      	bne.n	8006818 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006816:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006818:	2303      	movs	r3, #3
 800681a:	e035      	b.n	8006888 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	691b      	ldr	r3, [r3, #16]
 8006820:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006824:	d108      	bne.n	8006838 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006826:	897b      	ldrh	r3, [r7, #10]
 8006828:	b2db      	uxtb	r3, r3
 800682a:	461a      	mov	r2, r3
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006834:	611a      	str	r2, [r3, #16]
 8006836:	e01b      	b.n	8006870 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006838:	897b      	ldrh	r3, [r7, #10]
 800683a:	11db      	asrs	r3, r3, #7
 800683c:	b2db      	uxtb	r3, r3
 800683e:	f003 0306 	and.w	r3, r3, #6
 8006842:	b2db      	uxtb	r3, r3
 8006844:	f063 030f 	orn	r3, r3, #15
 8006848:	b2da      	uxtb	r2, r3
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	687a      	ldr	r2, [r7, #4]
 8006854:	490e      	ldr	r1, [pc, #56]	; (8006890 <I2C_MasterRequestWrite+0xfc>)
 8006856:	68f8      	ldr	r0, [r7, #12]
 8006858:	f000 f966 	bl	8006b28 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800685c:	4603      	mov	r3, r0
 800685e:	2b00      	cmp	r3, #0
 8006860:	d001      	beq.n	8006866 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006862:	2301      	movs	r3, #1
 8006864:	e010      	b.n	8006888 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006866:	897b      	ldrh	r3, [r7, #10]
 8006868:	b2da      	uxtb	r2, r3
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	687a      	ldr	r2, [r7, #4]
 8006874:	4907      	ldr	r1, [pc, #28]	; (8006894 <I2C_MasterRequestWrite+0x100>)
 8006876:	68f8      	ldr	r0, [r7, #12]
 8006878:	f000 f956 	bl	8006b28 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800687c:	4603      	mov	r3, r0
 800687e:	2b00      	cmp	r3, #0
 8006880:	d001      	beq.n	8006886 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	e000      	b.n	8006888 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006886:	2300      	movs	r3, #0
}
 8006888:	4618      	mov	r0, r3
 800688a:	3718      	adds	r7, #24
 800688c:	46bd      	mov	sp, r7
 800688e:	bd80      	pop	{r7, pc}
 8006890:	00010008 	.word	0x00010008
 8006894:	00010002 	.word	0x00010002

08006898 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b088      	sub	sp, #32
 800689c:	af02      	add	r7, sp, #8
 800689e:	60f8      	str	r0, [r7, #12]
 80068a0:	607a      	str	r2, [r7, #4]
 80068a2:	603b      	str	r3, [r7, #0]
 80068a4:	460b      	mov	r3, r1
 80068a6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068ac:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80068bc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	2b08      	cmp	r3, #8
 80068c2:	d006      	beq.n	80068d2 <I2C_MasterRequestRead+0x3a>
 80068c4:	697b      	ldr	r3, [r7, #20]
 80068c6:	2b01      	cmp	r3, #1
 80068c8:	d003      	beq.n	80068d2 <I2C_MasterRequestRead+0x3a>
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80068d0:	d108      	bne.n	80068e4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	681a      	ldr	r2, [r3, #0]
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80068e0:	601a      	str	r2, [r3, #0]
 80068e2:	e00b      	b.n	80068fc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068e8:	2b11      	cmp	r3, #17
 80068ea:	d107      	bne.n	80068fc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	681a      	ldr	r2, [r3, #0]
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80068fa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	9300      	str	r3, [sp, #0]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2200      	movs	r2, #0
 8006904:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006908:	68f8      	ldr	r0, [r7, #12]
 800690a:	f000 f893 	bl	8006a34 <I2C_WaitOnFlagUntilTimeout>
 800690e:	4603      	mov	r3, r0
 8006910:	2b00      	cmp	r3, #0
 8006912:	d00d      	beq.n	8006930 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800691e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006922:	d103      	bne.n	800692c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	f44f 7200 	mov.w	r2, #512	; 0x200
 800692a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800692c:	2303      	movs	r3, #3
 800692e:	e079      	b.n	8006a24 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	691b      	ldr	r3, [r3, #16]
 8006934:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006938:	d108      	bne.n	800694c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800693a:	897b      	ldrh	r3, [r7, #10]
 800693c:	b2db      	uxtb	r3, r3
 800693e:	f043 0301 	orr.w	r3, r3, #1
 8006942:	b2da      	uxtb	r2, r3
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	611a      	str	r2, [r3, #16]
 800694a:	e05f      	b.n	8006a0c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800694c:	897b      	ldrh	r3, [r7, #10]
 800694e:	11db      	asrs	r3, r3, #7
 8006950:	b2db      	uxtb	r3, r3
 8006952:	f003 0306 	and.w	r3, r3, #6
 8006956:	b2db      	uxtb	r3, r3
 8006958:	f063 030f 	orn	r3, r3, #15
 800695c:	b2da      	uxtb	r2, r3
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	687a      	ldr	r2, [r7, #4]
 8006968:	4930      	ldr	r1, [pc, #192]	; (8006a2c <I2C_MasterRequestRead+0x194>)
 800696a:	68f8      	ldr	r0, [r7, #12]
 800696c:	f000 f8dc 	bl	8006b28 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006970:	4603      	mov	r3, r0
 8006972:	2b00      	cmp	r3, #0
 8006974:	d001      	beq.n	800697a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006976:	2301      	movs	r3, #1
 8006978:	e054      	b.n	8006a24 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800697a:	897b      	ldrh	r3, [r7, #10]
 800697c:	b2da      	uxtb	r2, r3
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	687a      	ldr	r2, [r7, #4]
 8006988:	4929      	ldr	r1, [pc, #164]	; (8006a30 <I2C_MasterRequestRead+0x198>)
 800698a:	68f8      	ldr	r0, [r7, #12]
 800698c:	f000 f8cc 	bl	8006b28 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006990:	4603      	mov	r3, r0
 8006992:	2b00      	cmp	r3, #0
 8006994:	d001      	beq.n	800699a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006996:	2301      	movs	r3, #1
 8006998:	e044      	b.n	8006a24 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800699a:	2300      	movs	r3, #0
 800699c:	613b      	str	r3, [r7, #16]
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	695b      	ldr	r3, [r3, #20]
 80069a4:	613b      	str	r3, [r7, #16]
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	699b      	ldr	r3, [r3, #24]
 80069ac:	613b      	str	r3, [r7, #16]
 80069ae:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	681a      	ldr	r2, [r3, #0]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80069be:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	9300      	str	r3, [sp, #0]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2200      	movs	r2, #0
 80069c8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80069cc:	68f8      	ldr	r0, [r7, #12]
 80069ce:	f000 f831 	bl	8006a34 <I2C_WaitOnFlagUntilTimeout>
 80069d2:	4603      	mov	r3, r0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d00d      	beq.n	80069f4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069e6:	d103      	bne.n	80069f0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80069ee:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80069f0:	2303      	movs	r3, #3
 80069f2:	e017      	b.n	8006a24 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80069f4:	897b      	ldrh	r3, [r7, #10]
 80069f6:	11db      	asrs	r3, r3, #7
 80069f8:	b2db      	uxtb	r3, r3
 80069fa:	f003 0306 	and.w	r3, r3, #6
 80069fe:	b2db      	uxtb	r3, r3
 8006a00:	f063 030e 	orn	r3, r3, #14
 8006a04:	b2da      	uxtb	r2, r3
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	687a      	ldr	r2, [r7, #4]
 8006a10:	4907      	ldr	r1, [pc, #28]	; (8006a30 <I2C_MasterRequestRead+0x198>)
 8006a12:	68f8      	ldr	r0, [r7, #12]
 8006a14:	f000 f888 	bl	8006b28 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d001      	beq.n	8006a22 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006a1e:	2301      	movs	r3, #1
 8006a20:	e000      	b.n	8006a24 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006a22:	2300      	movs	r3, #0
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3718      	adds	r7, #24
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}
 8006a2c:	00010008 	.word	0x00010008
 8006a30:	00010002 	.word	0x00010002

08006a34 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b084      	sub	sp, #16
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	60f8      	str	r0, [r7, #12]
 8006a3c:	60b9      	str	r1, [r7, #8]
 8006a3e:	603b      	str	r3, [r7, #0]
 8006a40:	4613      	mov	r3, r2
 8006a42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006a44:	e048      	b.n	8006ad8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a4c:	d044      	beq.n	8006ad8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a4e:	f7fe fee9 	bl	8005824 <HAL_GetTick>
 8006a52:	4602      	mov	r2, r0
 8006a54:	69bb      	ldr	r3, [r7, #24]
 8006a56:	1ad3      	subs	r3, r2, r3
 8006a58:	683a      	ldr	r2, [r7, #0]
 8006a5a:	429a      	cmp	r2, r3
 8006a5c:	d302      	bcc.n	8006a64 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d139      	bne.n	8006ad8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	0c1b      	lsrs	r3, r3, #16
 8006a68:	b2db      	uxtb	r3, r3
 8006a6a:	2b01      	cmp	r3, #1
 8006a6c:	d10d      	bne.n	8006a8a <I2C_WaitOnFlagUntilTimeout+0x56>
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	695b      	ldr	r3, [r3, #20]
 8006a74:	43da      	mvns	r2, r3
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	4013      	ands	r3, r2
 8006a7a:	b29b      	uxth	r3, r3
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	bf0c      	ite	eq
 8006a80:	2301      	moveq	r3, #1
 8006a82:	2300      	movne	r3, #0
 8006a84:	b2db      	uxtb	r3, r3
 8006a86:	461a      	mov	r2, r3
 8006a88:	e00c      	b.n	8006aa4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	699b      	ldr	r3, [r3, #24]
 8006a90:	43da      	mvns	r2, r3
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	4013      	ands	r3, r2
 8006a96:	b29b      	uxth	r3, r3
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	bf0c      	ite	eq
 8006a9c:	2301      	moveq	r3, #1
 8006a9e:	2300      	movne	r3, #0
 8006aa0:	b2db      	uxtb	r3, r3
 8006aa2:	461a      	mov	r2, r3
 8006aa4:	79fb      	ldrb	r3, [r7, #7]
 8006aa6:	429a      	cmp	r2, r3
 8006aa8:	d116      	bne.n	8006ad8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	2200      	movs	r2, #0
 8006aae:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	2220      	movs	r2, #32
 8006ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	2200      	movs	r2, #0
 8006abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ac4:	f043 0220 	orr.w	r2, r3, #32
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	e023      	b.n	8006b20 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	0c1b      	lsrs	r3, r3, #16
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d10d      	bne.n	8006afe <I2C_WaitOnFlagUntilTimeout+0xca>
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	695b      	ldr	r3, [r3, #20]
 8006ae8:	43da      	mvns	r2, r3
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	4013      	ands	r3, r2
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	bf0c      	ite	eq
 8006af4:	2301      	moveq	r3, #1
 8006af6:	2300      	movne	r3, #0
 8006af8:	b2db      	uxtb	r3, r3
 8006afa:	461a      	mov	r2, r3
 8006afc:	e00c      	b.n	8006b18 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	699b      	ldr	r3, [r3, #24]
 8006b04:	43da      	mvns	r2, r3
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	4013      	ands	r3, r2
 8006b0a:	b29b      	uxth	r3, r3
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	bf0c      	ite	eq
 8006b10:	2301      	moveq	r3, #1
 8006b12:	2300      	movne	r3, #0
 8006b14:	b2db      	uxtb	r3, r3
 8006b16:	461a      	mov	r2, r3
 8006b18:	79fb      	ldrb	r3, [r7, #7]
 8006b1a:	429a      	cmp	r2, r3
 8006b1c:	d093      	beq.n	8006a46 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b1e:	2300      	movs	r3, #0
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	3710      	adds	r7, #16
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	60f8      	str	r0, [r7, #12]
 8006b30:	60b9      	str	r1, [r7, #8]
 8006b32:	607a      	str	r2, [r7, #4]
 8006b34:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006b36:	e071      	b.n	8006c1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	695b      	ldr	r3, [r3, #20]
 8006b3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b46:	d123      	bne.n	8006b90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b56:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006b60:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	2200      	movs	r2, #0
 8006b66:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2220      	movs	r2, #32
 8006b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2200      	movs	r2, #0
 8006b74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b7c:	f043 0204 	orr.w	r2, r3, #4
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2200      	movs	r2, #0
 8006b88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	e067      	b.n	8006c60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b96:	d041      	beq.n	8006c1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b98:	f7fe fe44 	bl	8005824 <HAL_GetTick>
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	1ad3      	subs	r3, r2, r3
 8006ba2:	687a      	ldr	r2, [r7, #4]
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d302      	bcc.n	8006bae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d136      	bne.n	8006c1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	0c1b      	lsrs	r3, r3, #16
 8006bb2:	b2db      	uxtb	r3, r3
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d10c      	bne.n	8006bd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	695b      	ldr	r3, [r3, #20]
 8006bbe:	43da      	mvns	r2, r3
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	4013      	ands	r3, r2
 8006bc4:	b29b      	uxth	r3, r3
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	bf14      	ite	ne
 8006bca:	2301      	movne	r3, #1
 8006bcc:	2300      	moveq	r3, #0
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	e00b      	b.n	8006bea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	699b      	ldr	r3, [r3, #24]
 8006bd8:	43da      	mvns	r2, r3
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	4013      	ands	r3, r2
 8006bde:	b29b      	uxth	r3, r3
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	bf14      	ite	ne
 8006be4:	2301      	movne	r3, #1
 8006be6:	2300      	moveq	r3, #0
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d016      	beq.n	8006c1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	2220      	movs	r2, #32
 8006bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c08:	f043 0220 	orr.w	r2, r3, #32
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2200      	movs	r2, #0
 8006c14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	e021      	b.n	8006c60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	0c1b      	lsrs	r3, r3, #16
 8006c20:	b2db      	uxtb	r3, r3
 8006c22:	2b01      	cmp	r3, #1
 8006c24:	d10c      	bne.n	8006c40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	695b      	ldr	r3, [r3, #20]
 8006c2c:	43da      	mvns	r2, r3
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	4013      	ands	r3, r2
 8006c32:	b29b      	uxth	r3, r3
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	bf14      	ite	ne
 8006c38:	2301      	movne	r3, #1
 8006c3a:	2300      	moveq	r3, #0
 8006c3c:	b2db      	uxtb	r3, r3
 8006c3e:	e00b      	b.n	8006c58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	699b      	ldr	r3, [r3, #24]
 8006c46:	43da      	mvns	r2, r3
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	4013      	ands	r3, r2
 8006c4c:	b29b      	uxth	r3, r3
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	bf14      	ite	ne
 8006c52:	2301      	movne	r3, #1
 8006c54:	2300      	moveq	r3, #0
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	f47f af6d 	bne.w	8006b38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006c5e:	2300      	movs	r3, #0
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3710      	adds	r7, #16
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}

08006c68 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b084      	sub	sp, #16
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	60f8      	str	r0, [r7, #12]
 8006c70:	60b9      	str	r1, [r7, #8]
 8006c72:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006c74:	e034      	b.n	8006ce0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006c76:	68f8      	ldr	r0, [r7, #12]
 8006c78:	f000 f8e3 	bl	8006e42 <I2C_IsAcknowledgeFailed>
 8006c7c:	4603      	mov	r3, r0
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d001      	beq.n	8006c86 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006c82:	2301      	movs	r3, #1
 8006c84:	e034      	b.n	8006cf0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c8c:	d028      	beq.n	8006ce0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c8e:	f7fe fdc9 	bl	8005824 <HAL_GetTick>
 8006c92:	4602      	mov	r2, r0
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	1ad3      	subs	r3, r2, r3
 8006c98:	68ba      	ldr	r2, [r7, #8]
 8006c9a:	429a      	cmp	r2, r3
 8006c9c:	d302      	bcc.n	8006ca4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d11d      	bne.n	8006ce0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	695b      	ldr	r3, [r3, #20]
 8006caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cae:	2b80      	cmp	r3, #128	; 0x80
 8006cb0:	d016      	beq.n	8006ce0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	2220      	movs	r2, #32
 8006cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ccc:	f043 0220 	orr.w	r2, r3, #32
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	e007      	b.n	8006cf0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	695b      	ldr	r3, [r3, #20]
 8006ce6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cea:	2b80      	cmp	r3, #128	; 0x80
 8006cec:	d1c3      	bne.n	8006c76 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006cee:	2300      	movs	r3, #0
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3710      	adds	r7, #16
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}

08006cf8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b084      	sub	sp, #16
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	60f8      	str	r0, [r7, #12]
 8006d00:	60b9      	str	r1, [r7, #8]
 8006d02:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006d04:	e034      	b.n	8006d70 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006d06:	68f8      	ldr	r0, [r7, #12]
 8006d08:	f000 f89b 	bl	8006e42 <I2C_IsAcknowledgeFailed>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d001      	beq.n	8006d16 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006d12:	2301      	movs	r3, #1
 8006d14:	e034      	b.n	8006d80 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d1c:	d028      	beq.n	8006d70 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d1e:	f7fe fd81 	bl	8005824 <HAL_GetTick>
 8006d22:	4602      	mov	r2, r0
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	1ad3      	subs	r3, r2, r3
 8006d28:	68ba      	ldr	r2, [r7, #8]
 8006d2a:	429a      	cmp	r2, r3
 8006d2c:	d302      	bcc.n	8006d34 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d11d      	bne.n	8006d70 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	695b      	ldr	r3, [r3, #20]
 8006d3a:	f003 0304 	and.w	r3, r3, #4
 8006d3e:	2b04      	cmp	r3, #4
 8006d40:	d016      	beq.n	8006d70 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2200      	movs	r2, #0
 8006d46:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	2220      	movs	r2, #32
 8006d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2200      	movs	r2, #0
 8006d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d5c:	f043 0220 	orr.w	r2, r3, #32
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2200      	movs	r2, #0
 8006d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	e007      	b.n	8006d80 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	695b      	ldr	r3, [r3, #20]
 8006d76:	f003 0304 	and.w	r3, r3, #4
 8006d7a:	2b04      	cmp	r3, #4
 8006d7c:	d1c3      	bne.n	8006d06 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006d7e:	2300      	movs	r3, #0
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	3710      	adds	r7, #16
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}

08006d88 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b084      	sub	sp, #16
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	60f8      	str	r0, [r7, #12]
 8006d90:	60b9      	str	r1, [r7, #8]
 8006d92:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006d94:	e049      	b.n	8006e2a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	695b      	ldr	r3, [r3, #20]
 8006d9c:	f003 0310 	and.w	r3, r3, #16
 8006da0:	2b10      	cmp	r3, #16
 8006da2:	d119      	bne.n	8006dd8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f06f 0210 	mvn.w	r2, #16
 8006dac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2200      	movs	r2, #0
 8006db2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2220      	movs	r2, #32
 8006db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	e030      	b.n	8006e3a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006dd8:	f7fe fd24 	bl	8005824 <HAL_GetTick>
 8006ddc:	4602      	mov	r2, r0
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	1ad3      	subs	r3, r2, r3
 8006de2:	68ba      	ldr	r2, [r7, #8]
 8006de4:	429a      	cmp	r2, r3
 8006de6:	d302      	bcc.n	8006dee <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d11d      	bne.n	8006e2a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	695b      	ldr	r3, [r3, #20]
 8006df4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006df8:	2b40      	cmp	r3, #64	; 0x40
 8006dfa:	d016      	beq.n	8006e2a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	2220      	movs	r2, #32
 8006e06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e16:	f043 0220 	orr.w	r2, r3, #32
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2200      	movs	r2, #0
 8006e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	e007      	b.n	8006e3a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	695b      	ldr	r3, [r3, #20]
 8006e30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e34:	2b40      	cmp	r3, #64	; 0x40
 8006e36:	d1ae      	bne.n	8006d96 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006e38:	2300      	movs	r3, #0
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3710      	adds	r7, #16
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}

08006e42 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006e42:	b480      	push	{r7}
 8006e44:	b083      	sub	sp, #12
 8006e46:	af00      	add	r7, sp, #0
 8006e48:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	695b      	ldr	r3, [r3, #20]
 8006e50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e58:	d11b      	bne.n	8006e92 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006e62:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2200      	movs	r2, #0
 8006e68:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2220      	movs	r2, #32
 8006e6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e7e:	f043 0204 	orr.w	r2, r3, #4
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006e8e:	2301      	movs	r3, #1
 8006e90:	e000      	b.n	8006e94 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006e92:	2300      	movs	r3, #0
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	370c      	adds	r7, #12
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bc80      	pop	{r7}
 8006e9c:	4770      	bx	lr
	...

08006ea0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b086      	sub	sp, #24
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d101      	bne.n	8006eb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e272      	b.n	8007398 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f003 0301 	and.w	r3, r3, #1
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	f000 8087 	beq.w	8006fce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006ec0:	4b92      	ldr	r3, [pc, #584]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006ec2:	685b      	ldr	r3, [r3, #4]
 8006ec4:	f003 030c 	and.w	r3, r3, #12
 8006ec8:	2b04      	cmp	r3, #4
 8006eca:	d00c      	beq.n	8006ee6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006ecc:	4b8f      	ldr	r3, [pc, #572]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006ece:	685b      	ldr	r3, [r3, #4]
 8006ed0:	f003 030c 	and.w	r3, r3, #12
 8006ed4:	2b08      	cmp	r3, #8
 8006ed6:	d112      	bne.n	8006efe <HAL_RCC_OscConfig+0x5e>
 8006ed8:	4b8c      	ldr	r3, [pc, #560]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006eda:	685b      	ldr	r3, [r3, #4]
 8006edc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ee0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ee4:	d10b      	bne.n	8006efe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ee6:	4b89      	ldr	r3, [pc, #548]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d06c      	beq.n	8006fcc <HAL_RCC_OscConfig+0x12c>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d168      	bne.n	8006fcc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	e24c      	b.n	8007398 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f06:	d106      	bne.n	8006f16 <HAL_RCC_OscConfig+0x76>
 8006f08:	4b80      	ldr	r3, [pc, #512]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4a7f      	ldr	r2, [pc, #508]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006f0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f12:	6013      	str	r3, [r2, #0]
 8006f14:	e02e      	b.n	8006f74 <HAL_RCC_OscConfig+0xd4>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d10c      	bne.n	8006f38 <HAL_RCC_OscConfig+0x98>
 8006f1e:	4b7b      	ldr	r3, [pc, #492]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4a7a      	ldr	r2, [pc, #488]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006f24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f28:	6013      	str	r3, [r2, #0]
 8006f2a:	4b78      	ldr	r3, [pc, #480]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4a77      	ldr	r2, [pc, #476]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006f30:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006f34:	6013      	str	r3, [r2, #0]
 8006f36:	e01d      	b.n	8006f74 <HAL_RCC_OscConfig+0xd4>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	685b      	ldr	r3, [r3, #4]
 8006f3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006f40:	d10c      	bne.n	8006f5c <HAL_RCC_OscConfig+0xbc>
 8006f42:	4b72      	ldr	r3, [pc, #456]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4a71      	ldr	r2, [pc, #452]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006f48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006f4c:	6013      	str	r3, [r2, #0]
 8006f4e:	4b6f      	ldr	r3, [pc, #444]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4a6e      	ldr	r2, [pc, #440]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006f54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f58:	6013      	str	r3, [r2, #0]
 8006f5a:	e00b      	b.n	8006f74 <HAL_RCC_OscConfig+0xd4>
 8006f5c:	4b6b      	ldr	r3, [pc, #428]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a6a      	ldr	r2, [pc, #424]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006f62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f66:	6013      	str	r3, [r2, #0]
 8006f68:	4b68      	ldr	r3, [pc, #416]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a67      	ldr	r2, [pc, #412]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006f6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006f72:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d013      	beq.n	8006fa4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f7c:	f7fe fc52 	bl	8005824 <HAL_GetTick>
 8006f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f82:	e008      	b.n	8006f96 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006f84:	f7fe fc4e 	bl	8005824 <HAL_GetTick>
 8006f88:	4602      	mov	r2, r0
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	1ad3      	subs	r3, r2, r3
 8006f8e:	2b64      	cmp	r3, #100	; 0x64
 8006f90:	d901      	bls.n	8006f96 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006f92:	2303      	movs	r3, #3
 8006f94:	e200      	b.n	8007398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f96:	4b5d      	ldr	r3, [pc, #372]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d0f0      	beq.n	8006f84 <HAL_RCC_OscConfig+0xe4>
 8006fa2:	e014      	b.n	8006fce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fa4:	f7fe fc3e 	bl	8005824 <HAL_GetTick>
 8006fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006faa:	e008      	b.n	8006fbe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006fac:	f7fe fc3a 	bl	8005824 <HAL_GetTick>
 8006fb0:	4602      	mov	r2, r0
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	1ad3      	subs	r3, r2, r3
 8006fb6:	2b64      	cmp	r3, #100	; 0x64
 8006fb8:	d901      	bls.n	8006fbe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006fba:	2303      	movs	r3, #3
 8006fbc:	e1ec      	b.n	8007398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006fbe:	4b53      	ldr	r3, [pc, #332]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d1f0      	bne.n	8006fac <HAL_RCC_OscConfig+0x10c>
 8006fca:	e000      	b.n	8006fce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006fcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f003 0302 	and.w	r3, r3, #2
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d063      	beq.n	80070a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006fda:	4b4c      	ldr	r3, [pc, #304]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	f003 030c 	and.w	r3, r3, #12
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d00b      	beq.n	8006ffe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006fe6:	4b49      	ldr	r3, [pc, #292]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	f003 030c 	and.w	r3, r3, #12
 8006fee:	2b08      	cmp	r3, #8
 8006ff0:	d11c      	bne.n	800702c <HAL_RCC_OscConfig+0x18c>
 8006ff2:	4b46      	ldr	r3, [pc, #280]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8006ff4:	685b      	ldr	r3, [r3, #4]
 8006ff6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d116      	bne.n	800702c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ffe:	4b43      	ldr	r3, [pc, #268]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f003 0302 	and.w	r3, r3, #2
 8007006:	2b00      	cmp	r3, #0
 8007008:	d005      	beq.n	8007016 <HAL_RCC_OscConfig+0x176>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	691b      	ldr	r3, [r3, #16]
 800700e:	2b01      	cmp	r3, #1
 8007010:	d001      	beq.n	8007016 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8007012:	2301      	movs	r3, #1
 8007014:	e1c0      	b.n	8007398 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007016:	4b3d      	ldr	r3, [pc, #244]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	695b      	ldr	r3, [r3, #20]
 8007022:	00db      	lsls	r3, r3, #3
 8007024:	4939      	ldr	r1, [pc, #228]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8007026:	4313      	orrs	r3, r2
 8007028:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800702a:	e03a      	b.n	80070a2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	691b      	ldr	r3, [r3, #16]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d020      	beq.n	8007076 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007034:	4b36      	ldr	r3, [pc, #216]	; (8007110 <HAL_RCC_OscConfig+0x270>)
 8007036:	2201      	movs	r2, #1
 8007038:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800703a:	f7fe fbf3 	bl	8005824 <HAL_GetTick>
 800703e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007040:	e008      	b.n	8007054 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007042:	f7fe fbef 	bl	8005824 <HAL_GetTick>
 8007046:	4602      	mov	r2, r0
 8007048:	693b      	ldr	r3, [r7, #16]
 800704a:	1ad3      	subs	r3, r2, r3
 800704c:	2b02      	cmp	r3, #2
 800704e:	d901      	bls.n	8007054 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8007050:	2303      	movs	r3, #3
 8007052:	e1a1      	b.n	8007398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007054:	4b2d      	ldr	r3, [pc, #180]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f003 0302 	and.w	r3, r3, #2
 800705c:	2b00      	cmp	r3, #0
 800705e:	d0f0      	beq.n	8007042 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007060:	4b2a      	ldr	r3, [pc, #168]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	695b      	ldr	r3, [r3, #20]
 800706c:	00db      	lsls	r3, r3, #3
 800706e:	4927      	ldr	r1, [pc, #156]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8007070:	4313      	orrs	r3, r2
 8007072:	600b      	str	r3, [r1, #0]
 8007074:	e015      	b.n	80070a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007076:	4b26      	ldr	r3, [pc, #152]	; (8007110 <HAL_RCC_OscConfig+0x270>)
 8007078:	2200      	movs	r2, #0
 800707a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800707c:	f7fe fbd2 	bl	8005824 <HAL_GetTick>
 8007080:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007082:	e008      	b.n	8007096 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007084:	f7fe fbce 	bl	8005824 <HAL_GetTick>
 8007088:	4602      	mov	r2, r0
 800708a:	693b      	ldr	r3, [r7, #16]
 800708c:	1ad3      	subs	r3, r2, r3
 800708e:	2b02      	cmp	r3, #2
 8007090:	d901      	bls.n	8007096 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007092:	2303      	movs	r3, #3
 8007094:	e180      	b.n	8007398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007096:	4b1d      	ldr	r3, [pc, #116]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f003 0302 	and.w	r3, r3, #2
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d1f0      	bne.n	8007084 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f003 0308 	and.w	r3, r3, #8
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d03a      	beq.n	8007124 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	699b      	ldr	r3, [r3, #24]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d019      	beq.n	80070ea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80070b6:	4b17      	ldr	r3, [pc, #92]	; (8007114 <HAL_RCC_OscConfig+0x274>)
 80070b8:	2201      	movs	r2, #1
 80070ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070bc:	f7fe fbb2 	bl	8005824 <HAL_GetTick>
 80070c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80070c2:	e008      	b.n	80070d6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80070c4:	f7fe fbae 	bl	8005824 <HAL_GetTick>
 80070c8:	4602      	mov	r2, r0
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	1ad3      	subs	r3, r2, r3
 80070ce:	2b02      	cmp	r3, #2
 80070d0:	d901      	bls.n	80070d6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80070d2:	2303      	movs	r3, #3
 80070d4:	e160      	b.n	8007398 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80070d6:	4b0d      	ldr	r3, [pc, #52]	; (800710c <HAL_RCC_OscConfig+0x26c>)
 80070d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070da:	f003 0302 	and.w	r3, r3, #2
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d0f0      	beq.n	80070c4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80070e2:	2001      	movs	r0, #1
 80070e4:	f000 faba 	bl	800765c <RCC_Delay>
 80070e8:	e01c      	b.n	8007124 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80070ea:	4b0a      	ldr	r3, [pc, #40]	; (8007114 <HAL_RCC_OscConfig+0x274>)
 80070ec:	2200      	movs	r2, #0
 80070ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070f0:	f7fe fb98 	bl	8005824 <HAL_GetTick>
 80070f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80070f6:	e00f      	b.n	8007118 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80070f8:	f7fe fb94 	bl	8005824 <HAL_GetTick>
 80070fc:	4602      	mov	r2, r0
 80070fe:	693b      	ldr	r3, [r7, #16]
 8007100:	1ad3      	subs	r3, r2, r3
 8007102:	2b02      	cmp	r3, #2
 8007104:	d908      	bls.n	8007118 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8007106:	2303      	movs	r3, #3
 8007108:	e146      	b.n	8007398 <HAL_RCC_OscConfig+0x4f8>
 800710a:	bf00      	nop
 800710c:	40021000 	.word	0x40021000
 8007110:	42420000 	.word	0x42420000
 8007114:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007118:	4b92      	ldr	r3, [pc, #584]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 800711a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800711c:	f003 0302 	and.w	r3, r3, #2
 8007120:	2b00      	cmp	r3, #0
 8007122:	d1e9      	bne.n	80070f8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f003 0304 	and.w	r3, r3, #4
 800712c:	2b00      	cmp	r3, #0
 800712e:	f000 80a6 	beq.w	800727e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007132:	2300      	movs	r3, #0
 8007134:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007136:	4b8b      	ldr	r3, [pc, #556]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 8007138:	69db      	ldr	r3, [r3, #28]
 800713a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800713e:	2b00      	cmp	r3, #0
 8007140:	d10d      	bne.n	800715e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007142:	4b88      	ldr	r3, [pc, #544]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 8007144:	69db      	ldr	r3, [r3, #28]
 8007146:	4a87      	ldr	r2, [pc, #540]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 8007148:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800714c:	61d3      	str	r3, [r2, #28]
 800714e:	4b85      	ldr	r3, [pc, #532]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 8007150:	69db      	ldr	r3, [r3, #28]
 8007152:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007156:	60bb      	str	r3, [r7, #8]
 8007158:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800715a:	2301      	movs	r3, #1
 800715c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800715e:	4b82      	ldr	r3, [pc, #520]	; (8007368 <HAL_RCC_OscConfig+0x4c8>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007166:	2b00      	cmp	r3, #0
 8007168:	d118      	bne.n	800719c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800716a:	4b7f      	ldr	r3, [pc, #508]	; (8007368 <HAL_RCC_OscConfig+0x4c8>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4a7e      	ldr	r2, [pc, #504]	; (8007368 <HAL_RCC_OscConfig+0x4c8>)
 8007170:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007174:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007176:	f7fe fb55 	bl	8005824 <HAL_GetTick>
 800717a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800717c:	e008      	b.n	8007190 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800717e:	f7fe fb51 	bl	8005824 <HAL_GetTick>
 8007182:	4602      	mov	r2, r0
 8007184:	693b      	ldr	r3, [r7, #16]
 8007186:	1ad3      	subs	r3, r2, r3
 8007188:	2b64      	cmp	r3, #100	; 0x64
 800718a:	d901      	bls.n	8007190 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800718c:	2303      	movs	r3, #3
 800718e:	e103      	b.n	8007398 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007190:	4b75      	ldr	r3, [pc, #468]	; (8007368 <HAL_RCC_OscConfig+0x4c8>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007198:	2b00      	cmp	r3, #0
 800719a:	d0f0      	beq.n	800717e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	68db      	ldr	r3, [r3, #12]
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	d106      	bne.n	80071b2 <HAL_RCC_OscConfig+0x312>
 80071a4:	4b6f      	ldr	r3, [pc, #444]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 80071a6:	6a1b      	ldr	r3, [r3, #32]
 80071a8:	4a6e      	ldr	r2, [pc, #440]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 80071aa:	f043 0301 	orr.w	r3, r3, #1
 80071ae:	6213      	str	r3, [r2, #32]
 80071b0:	e02d      	b.n	800720e <HAL_RCC_OscConfig+0x36e>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	68db      	ldr	r3, [r3, #12]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d10c      	bne.n	80071d4 <HAL_RCC_OscConfig+0x334>
 80071ba:	4b6a      	ldr	r3, [pc, #424]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 80071bc:	6a1b      	ldr	r3, [r3, #32]
 80071be:	4a69      	ldr	r2, [pc, #420]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 80071c0:	f023 0301 	bic.w	r3, r3, #1
 80071c4:	6213      	str	r3, [r2, #32]
 80071c6:	4b67      	ldr	r3, [pc, #412]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 80071c8:	6a1b      	ldr	r3, [r3, #32]
 80071ca:	4a66      	ldr	r2, [pc, #408]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 80071cc:	f023 0304 	bic.w	r3, r3, #4
 80071d0:	6213      	str	r3, [r2, #32]
 80071d2:	e01c      	b.n	800720e <HAL_RCC_OscConfig+0x36e>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	68db      	ldr	r3, [r3, #12]
 80071d8:	2b05      	cmp	r3, #5
 80071da:	d10c      	bne.n	80071f6 <HAL_RCC_OscConfig+0x356>
 80071dc:	4b61      	ldr	r3, [pc, #388]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 80071de:	6a1b      	ldr	r3, [r3, #32]
 80071e0:	4a60      	ldr	r2, [pc, #384]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 80071e2:	f043 0304 	orr.w	r3, r3, #4
 80071e6:	6213      	str	r3, [r2, #32]
 80071e8:	4b5e      	ldr	r3, [pc, #376]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 80071ea:	6a1b      	ldr	r3, [r3, #32]
 80071ec:	4a5d      	ldr	r2, [pc, #372]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 80071ee:	f043 0301 	orr.w	r3, r3, #1
 80071f2:	6213      	str	r3, [r2, #32]
 80071f4:	e00b      	b.n	800720e <HAL_RCC_OscConfig+0x36e>
 80071f6:	4b5b      	ldr	r3, [pc, #364]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 80071f8:	6a1b      	ldr	r3, [r3, #32]
 80071fa:	4a5a      	ldr	r2, [pc, #360]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 80071fc:	f023 0301 	bic.w	r3, r3, #1
 8007200:	6213      	str	r3, [r2, #32]
 8007202:	4b58      	ldr	r3, [pc, #352]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 8007204:	6a1b      	ldr	r3, [r3, #32]
 8007206:	4a57      	ldr	r2, [pc, #348]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 8007208:	f023 0304 	bic.w	r3, r3, #4
 800720c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	68db      	ldr	r3, [r3, #12]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d015      	beq.n	8007242 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007216:	f7fe fb05 	bl	8005824 <HAL_GetTick>
 800721a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800721c:	e00a      	b.n	8007234 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800721e:	f7fe fb01 	bl	8005824 <HAL_GetTick>
 8007222:	4602      	mov	r2, r0
 8007224:	693b      	ldr	r3, [r7, #16]
 8007226:	1ad3      	subs	r3, r2, r3
 8007228:	f241 3288 	movw	r2, #5000	; 0x1388
 800722c:	4293      	cmp	r3, r2
 800722e:	d901      	bls.n	8007234 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007230:	2303      	movs	r3, #3
 8007232:	e0b1      	b.n	8007398 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007234:	4b4b      	ldr	r3, [pc, #300]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 8007236:	6a1b      	ldr	r3, [r3, #32]
 8007238:	f003 0302 	and.w	r3, r3, #2
 800723c:	2b00      	cmp	r3, #0
 800723e:	d0ee      	beq.n	800721e <HAL_RCC_OscConfig+0x37e>
 8007240:	e014      	b.n	800726c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007242:	f7fe faef 	bl	8005824 <HAL_GetTick>
 8007246:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007248:	e00a      	b.n	8007260 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800724a:	f7fe faeb 	bl	8005824 <HAL_GetTick>
 800724e:	4602      	mov	r2, r0
 8007250:	693b      	ldr	r3, [r7, #16]
 8007252:	1ad3      	subs	r3, r2, r3
 8007254:	f241 3288 	movw	r2, #5000	; 0x1388
 8007258:	4293      	cmp	r3, r2
 800725a:	d901      	bls.n	8007260 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800725c:	2303      	movs	r3, #3
 800725e:	e09b      	b.n	8007398 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007260:	4b40      	ldr	r3, [pc, #256]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 8007262:	6a1b      	ldr	r3, [r3, #32]
 8007264:	f003 0302 	and.w	r3, r3, #2
 8007268:	2b00      	cmp	r3, #0
 800726a:	d1ee      	bne.n	800724a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800726c:	7dfb      	ldrb	r3, [r7, #23]
 800726e:	2b01      	cmp	r3, #1
 8007270:	d105      	bne.n	800727e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007272:	4b3c      	ldr	r3, [pc, #240]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 8007274:	69db      	ldr	r3, [r3, #28]
 8007276:	4a3b      	ldr	r2, [pc, #236]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 8007278:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800727c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	69db      	ldr	r3, [r3, #28]
 8007282:	2b00      	cmp	r3, #0
 8007284:	f000 8087 	beq.w	8007396 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007288:	4b36      	ldr	r3, [pc, #216]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	f003 030c 	and.w	r3, r3, #12
 8007290:	2b08      	cmp	r3, #8
 8007292:	d061      	beq.n	8007358 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	69db      	ldr	r3, [r3, #28]
 8007298:	2b02      	cmp	r3, #2
 800729a:	d146      	bne.n	800732a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800729c:	4b33      	ldr	r3, [pc, #204]	; (800736c <HAL_RCC_OscConfig+0x4cc>)
 800729e:	2200      	movs	r2, #0
 80072a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072a2:	f7fe fabf 	bl	8005824 <HAL_GetTick>
 80072a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80072a8:	e008      	b.n	80072bc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072aa:	f7fe fabb 	bl	8005824 <HAL_GetTick>
 80072ae:	4602      	mov	r2, r0
 80072b0:	693b      	ldr	r3, [r7, #16]
 80072b2:	1ad3      	subs	r3, r2, r3
 80072b4:	2b02      	cmp	r3, #2
 80072b6:	d901      	bls.n	80072bc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80072b8:	2303      	movs	r3, #3
 80072ba:	e06d      	b.n	8007398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80072bc:	4b29      	ldr	r3, [pc, #164]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d1f0      	bne.n	80072aa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6a1b      	ldr	r3, [r3, #32]
 80072cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072d0:	d108      	bne.n	80072e4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80072d2:	4b24      	ldr	r3, [pc, #144]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 80072d4:	685b      	ldr	r3, [r3, #4]
 80072d6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	4921      	ldr	r1, [pc, #132]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 80072e0:	4313      	orrs	r3, r2
 80072e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80072e4:	4b1f      	ldr	r3, [pc, #124]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 80072e6:	685b      	ldr	r3, [r3, #4]
 80072e8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6a19      	ldr	r1, [r3, #32]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072f4:	430b      	orrs	r3, r1
 80072f6:	491b      	ldr	r1, [pc, #108]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 80072f8:	4313      	orrs	r3, r2
 80072fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80072fc:	4b1b      	ldr	r3, [pc, #108]	; (800736c <HAL_RCC_OscConfig+0x4cc>)
 80072fe:	2201      	movs	r2, #1
 8007300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007302:	f7fe fa8f 	bl	8005824 <HAL_GetTick>
 8007306:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007308:	e008      	b.n	800731c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800730a:	f7fe fa8b 	bl	8005824 <HAL_GetTick>
 800730e:	4602      	mov	r2, r0
 8007310:	693b      	ldr	r3, [r7, #16]
 8007312:	1ad3      	subs	r3, r2, r3
 8007314:	2b02      	cmp	r3, #2
 8007316:	d901      	bls.n	800731c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007318:	2303      	movs	r3, #3
 800731a:	e03d      	b.n	8007398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800731c:	4b11      	ldr	r3, [pc, #68]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007324:	2b00      	cmp	r3, #0
 8007326:	d0f0      	beq.n	800730a <HAL_RCC_OscConfig+0x46a>
 8007328:	e035      	b.n	8007396 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800732a:	4b10      	ldr	r3, [pc, #64]	; (800736c <HAL_RCC_OscConfig+0x4cc>)
 800732c:	2200      	movs	r2, #0
 800732e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007330:	f7fe fa78 	bl	8005824 <HAL_GetTick>
 8007334:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007336:	e008      	b.n	800734a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007338:	f7fe fa74 	bl	8005824 <HAL_GetTick>
 800733c:	4602      	mov	r2, r0
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	1ad3      	subs	r3, r2, r3
 8007342:	2b02      	cmp	r3, #2
 8007344:	d901      	bls.n	800734a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007346:	2303      	movs	r3, #3
 8007348:	e026      	b.n	8007398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800734a:	4b06      	ldr	r3, [pc, #24]	; (8007364 <HAL_RCC_OscConfig+0x4c4>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007352:	2b00      	cmp	r3, #0
 8007354:	d1f0      	bne.n	8007338 <HAL_RCC_OscConfig+0x498>
 8007356:	e01e      	b.n	8007396 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	69db      	ldr	r3, [r3, #28]
 800735c:	2b01      	cmp	r3, #1
 800735e:	d107      	bne.n	8007370 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8007360:	2301      	movs	r3, #1
 8007362:	e019      	b.n	8007398 <HAL_RCC_OscConfig+0x4f8>
 8007364:	40021000 	.word	0x40021000
 8007368:	40007000 	.word	0x40007000
 800736c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007370:	4b0b      	ldr	r3, [pc, #44]	; (80073a0 <HAL_RCC_OscConfig+0x500>)
 8007372:	685b      	ldr	r3, [r3, #4]
 8007374:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6a1b      	ldr	r3, [r3, #32]
 8007380:	429a      	cmp	r2, r3
 8007382:	d106      	bne.n	8007392 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800738e:	429a      	cmp	r2, r3
 8007390:	d001      	beq.n	8007396 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8007392:	2301      	movs	r3, #1
 8007394:	e000      	b.n	8007398 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8007396:	2300      	movs	r3, #0
}
 8007398:	4618      	mov	r0, r3
 800739a:	3718      	adds	r7, #24
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}
 80073a0:	40021000 	.word	0x40021000

080073a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b084      	sub	sp, #16
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d101      	bne.n	80073b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80073b4:	2301      	movs	r3, #1
 80073b6:	e0d0      	b.n	800755a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80073b8:	4b6a      	ldr	r3, [pc, #424]	; (8007564 <HAL_RCC_ClockConfig+0x1c0>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f003 0307 	and.w	r3, r3, #7
 80073c0:	683a      	ldr	r2, [r7, #0]
 80073c2:	429a      	cmp	r2, r3
 80073c4:	d910      	bls.n	80073e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073c6:	4b67      	ldr	r3, [pc, #412]	; (8007564 <HAL_RCC_ClockConfig+0x1c0>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f023 0207 	bic.w	r2, r3, #7
 80073ce:	4965      	ldr	r1, [pc, #404]	; (8007564 <HAL_RCC_ClockConfig+0x1c0>)
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	4313      	orrs	r3, r2
 80073d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073d6:	4b63      	ldr	r3, [pc, #396]	; (8007564 <HAL_RCC_ClockConfig+0x1c0>)
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f003 0307 	and.w	r3, r3, #7
 80073de:	683a      	ldr	r2, [r7, #0]
 80073e0:	429a      	cmp	r2, r3
 80073e2:	d001      	beq.n	80073e8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80073e4:	2301      	movs	r3, #1
 80073e6:	e0b8      	b.n	800755a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f003 0302 	and.w	r3, r3, #2
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d020      	beq.n	8007436 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f003 0304 	and.w	r3, r3, #4
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d005      	beq.n	800740c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007400:	4b59      	ldr	r3, [pc, #356]	; (8007568 <HAL_RCC_ClockConfig+0x1c4>)
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	4a58      	ldr	r2, [pc, #352]	; (8007568 <HAL_RCC_ClockConfig+0x1c4>)
 8007406:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800740a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f003 0308 	and.w	r3, r3, #8
 8007414:	2b00      	cmp	r3, #0
 8007416:	d005      	beq.n	8007424 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007418:	4b53      	ldr	r3, [pc, #332]	; (8007568 <HAL_RCC_ClockConfig+0x1c4>)
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	4a52      	ldr	r2, [pc, #328]	; (8007568 <HAL_RCC_ClockConfig+0x1c4>)
 800741e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8007422:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007424:	4b50      	ldr	r3, [pc, #320]	; (8007568 <HAL_RCC_ClockConfig+0x1c4>)
 8007426:	685b      	ldr	r3, [r3, #4]
 8007428:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	494d      	ldr	r1, [pc, #308]	; (8007568 <HAL_RCC_ClockConfig+0x1c4>)
 8007432:	4313      	orrs	r3, r2
 8007434:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f003 0301 	and.w	r3, r3, #1
 800743e:	2b00      	cmp	r3, #0
 8007440:	d040      	beq.n	80074c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	2b01      	cmp	r3, #1
 8007448:	d107      	bne.n	800745a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800744a:	4b47      	ldr	r3, [pc, #284]	; (8007568 <HAL_RCC_ClockConfig+0x1c4>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007452:	2b00      	cmp	r3, #0
 8007454:	d115      	bne.n	8007482 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007456:	2301      	movs	r3, #1
 8007458:	e07f      	b.n	800755a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	2b02      	cmp	r3, #2
 8007460:	d107      	bne.n	8007472 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007462:	4b41      	ldr	r3, [pc, #260]	; (8007568 <HAL_RCC_ClockConfig+0x1c4>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800746a:	2b00      	cmp	r3, #0
 800746c:	d109      	bne.n	8007482 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800746e:	2301      	movs	r3, #1
 8007470:	e073      	b.n	800755a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007472:	4b3d      	ldr	r3, [pc, #244]	; (8007568 <HAL_RCC_ClockConfig+0x1c4>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f003 0302 	and.w	r3, r3, #2
 800747a:	2b00      	cmp	r3, #0
 800747c:	d101      	bne.n	8007482 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800747e:	2301      	movs	r3, #1
 8007480:	e06b      	b.n	800755a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007482:	4b39      	ldr	r3, [pc, #228]	; (8007568 <HAL_RCC_ClockConfig+0x1c4>)
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	f023 0203 	bic.w	r2, r3, #3
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	685b      	ldr	r3, [r3, #4]
 800748e:	4936      	ldr	r1, [pc, #216]	; (8007568 <HAL_RCC_ClockConfig+0x1c4>)
 8007490:	4313      	orrs	r3, r2
 8007492:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007494:	f7fe f9c6 	bl	8005824 <HAL_GetTick>
 8007498:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800749a:	e00a      	b.n	80074b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800749c:	f7fe f9c2 	bl	8005824 <HAL_GetTick>
 80074a0:	4602      	mov	r2, r0
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	1ad3      	subs	r3, r2, r3
 80074a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d901      	bls.n	80074b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80074ae:	2303      	movs	r3, #3
 80074b0:	e053      	b.n	800755a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074b2:	4b2d      	ldr	r3, [pc, #180]	; (8007568 <HAL_RCC_ClockConfig+0x1c4>)
 80074b4:	685b      	ldr	r3, [r3, #4]
 80074b6:	f003 020c 	and.w	r2, r3, #12
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	009b      	lsls	r3, r3, #2
 80074c0:	429a      	cmp	r2, r3
 80074c2:	d1eb      	bne.n	800749c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80074c4:	4b27      	ldr	r3, [pc, #156]	; (8007564 <HAL_RCC_ClockConfig+0x1c0>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f003 0307 	and.w	r3, r3, #7
 80074cc:	683a      	ldr	r2, [r7, #0]
 80074ce:	429a      	cmp	r2, r3
 80074d0:	d210      	bcs.n	80074f4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074d2:	4b24      	ldr	r3, [pc, #144]	; (8007564 <HAL_RCC_ClockConfig+0x1c0>)
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f023 0207 	bic.w	r2, r3, #7
 80074da:	4922      	ldr	r1, [pc, #136]	; (8007564 <HAL_RCC_ClockConfig+0x1c0>)
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	4313      	orrs	r3, r2
 80074e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80074e2:	4b20      	ldr	r3, [pc, #128]	; (8007564 <HAL_RCC_ClockConfig+0x1c0>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f003 0307 	and.w	r3, r3, #7
 80074ea:	683a      	ldr	r2, [r7, #0]
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d001      	beq.n	80074f4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	e032      	b.n	800755a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f003 0304 	and.w	r3, r3, #4
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d008      	beq.n	8007512 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007500:	4b19      	ldr	r3, [pc, #100]	; (8007568 <HAL_RCC_ClockConfig+0x1c4>)
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	68db      	ldr	r3, [r3, #12]
 800750c:	4916      	ldr	r1, [pc, #88]	; (8007568 <HAL_RCC_ClockConfig+0x1c4>)
 800750e:	4313      	orrs	r3, r2
 8007510:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f003 0308 	and.w	r3, r3, #8
 800751a:	2b00      	cmp	r3, #0
 800751c:	d009      	beq.n	8007532 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800751e:	4b12      	ldr	r3, [pc, #72]	; (8007568 <HAL_RCC_ClockConfig+0x1c4>)
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	691b      	ldr	r3, [r3, #16]
 800752a:	00db      	lsls	r3, r3, #3
 800752c:	490e      	ldr	r1, [pc, #56]	; (8007568 <HAL_RCC_ClockConfig+0x1c4>)
 800752e:	4313      	orrs	r3, r2
 8007530:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007532:	f000 f821 	bl	8007578 <HAL_RCC_GetSysClockFreq>
 8007536:	4602      	mov	r2, r0
 8007538:	4b0b      	ldr	r3, [pc, #44]	; (8007568 <HAL_RCC_ClockConfig+0x1c4>)
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	091b      	lsrs	r3, r3, #4
 800753e:	f003 030f 	and.w	r3, r3, #15
 8007542:	490a      	ldr	r1, [pc, #40]	; (800756c <HAL_RCC_ClockConfig+0x1c8>)
 8007544:	5ccb      	ldrb	r3, [r1, r3]
 8007546:	fa22 f303 	lsr.w	r3, r2, r3
 800754a:	4a09      	ldr	r2, [pc, #36]	; (8007570 <HAL_RCC_ClockConfig+0x1cc>)
 800754c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800754e:	4b09      	ldr	r3, [pc, #36]	; (8007574 <HAL_RCC_ClockConfig+0x1d0>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4618      	mov	r0, r3
 8007554:	f7fe f924 	bl	80057a0 <HAL_InitTick>

  return HAL_OK;
 8007558:	2300      	movs	r3, #0
}
 800755a:	4618      	mov	r0, r3
 800755c:	3710      	adds	r7, #16
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}
 8007562:	bf00      	nop
 8007564:	40022000 	.word	0x40022000
 8007568:	40021000 	.word	0x40021000
 800756c:	08008b90 	.word	0x08008b90
 8007570:	2000004c 	.word	0x2000004c
 8007574:	20000050 	.word	0x20000050

08007578 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007578:	b480      	push	{r7}
 800757a:	b087      	sub	sp, #28
 800757c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800757e:	2300      	movs	r3, #0
 8007580:	60fb      	str	r3, [r7, #12]
 8007582:	2300      	movs	r3, #0
 8007584:	60bb      	str	r3, [r7, #8]
 8007586:	2300      	movs	r3, #0
 8007588:	617b      	str	r3, [r7, #20]
 800758a:	2300      	movs	r3, #0
 800758c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800758e:	2300      	movs	r3, #0
 8007590:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007592:	4b1e      	ldr	r3, [pc, #120]	; (800760c <HAL_RCC_GetSysClockFreq+0x94>)
 8007594:	685b      	ldr	r3, [r3, #4]
 8007596:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f003 030c 	and.w	r3, r3, #12
 800759e:	2b04      	cmp	r3, #4
 80075a0:	d002      	beq.n	80075a8 <HAL_RCC_GetSysClockFreq+0x30>
 80075a2:	2b08      	cmp	r3, #8
 80075a4:	d003      	beq.n	80075ae <HAL_RCC_GetSysClockFreq+0x36>
 80075a6:	e027      	b.n	80075f8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80075a8:	4b19      	ldr	r3, [pc, #100]	; (8007610 <HAL_RCC_GetSysClockFreq+0x98>)
 80075aa:	613b      	str	r3, [r7, #16]
      break;
 80075ac:	e027      	b.n	80075fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	0c9b      	lsrs	r3, r3, #18
 80075b2:	f003 030f 	and.w	r3, r3, #15
 80075b6:	4a17      	ldr	r2, [pc, #92]	; (8007614 <HAL_RCC_GetSysClockFreq+0x9c>)
 80075b8:	5cd3      	ldrb	r3, [r2, r3]
 80075ba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d010      	beq.n	80075e8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80075c6:	4b11      	ldr	r3, [pc, #68]	; (800760c <HAL_RCC_GetSysClockFreq+0x94>)
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	0c5b      	lsrs	r3, r3, #17
 80075cc:	f003 0301 	and.w	r3, r3, #1
 80075d0:	4a11      	ldr	r2, [pc, #68]	; (8007618 <HAL_RCC_GetSysClockFreq+0xa0>)
 80075d2:	5cd3      	ldrb	r3, [r2, r3]
 80075d4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	4a0d      	ldr	r2, [pc, #52]	; (8007610 <HAL_RCC_GetSysClockFreq+0x98>)
 80075da:	fb03 f202 	mul.w	r2, r3, r2
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80075e4:	617b      	str	r3, [r7, #20]
 80075e6:	e004      	b.n	80075f2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	4a0c      	ldr	r2, [pc, #48]	; (800761c <HAL_RCC_GetSysClockFreq+0xa4>)
 80075ec:	fb02 f303 	mul.w	r3, r2, r3
 80075f0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	613b      	str	r3, [r7, #16]
      break;
 80075f6:	e002      	b.n	80075fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80075f8:	4b05      	ldr	r3, [pc, #20]	; (8007610 <HAL_RCC_GetSysClockFreq+0x98>)
 80075fa:	613b      	str	r3, [r7, #16]
      break;
 80075fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80075fe:	693b      	ldr	r3, [r7, #16]
}
 8007600:	4618      	mov	r0, r3
 8007602:	371c      	adds	r7, #28
 8007604:	46bd      	mov	sp, r7
 8007606:	bc80      	pop	{r7}
 8007608:	4770      	bx	lr
 800760a:	bf00      	nop
 800760c:	40021000 	.word	0x40021000
 8007610:	007a1200 	.word	0x007a1200
 8007614:	08008ba8 	.word	0x08008ba8
 8007618:	08008bb8 	.word	0x08008bb8
 800761c:	003d0900 	.word	0x003d0900

08007620 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007620:	b480      	push	{r7}
 8007622:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007624:	4b02      	ldr	r3, [pc, #8]	; (8007630 <HAL_RCC_GetHCLKFreq+0x10>)
 8007626:	681b      	ldr	r3, [r3, #0]
}
 8007628:	4618      	mov	r0, r3
 800762a:	46bd      	mov	sp, r7
 800762c:	bc80      	pop	{r7}
 800762e:	4770      	bx	lr
 8007630:	2000004c 	.word	0x2000004c

08007634 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007638:	f7ff fff2 	bl	8007620 <HAL_RCC_GetHCLKFreq>
 800763c:	4602      	mov	r2, r0
 800763e:	4b05      	ldr	r3, [pc, #20]	; (8007654 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	0a1b      	lsrs	r3, r3, #8
 8007644:	f003 0307 	and.w	r3, r3, #7
 8007648:	4903      	ldr	r1, [pc, #12]	; (8007658 <HAL_RCC_GetPCLK1Freq+0x24>)
 800764a:	5ccb      	ldrb	r3, [r1, r3]
 800764c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007650:	4618      	mov	r0, r3
 8007652:	bd80      	pop	{r7, pc}
 8007654:	40021000 	.word	0x40021000
 8007658:	08008ba0 	.word	0x08008ba0

0800765c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800765c:	b480      	push	{r7}
 800765e:	b085      	sub	sp, #20
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007664:	4b0a      	ldr	r3, [pc, #40]	; (8007690 <RCC_Delay+0x34>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4a0a      	ldr	r2, [pc, #40]	; (8007694 <RCC_Delay+0x38>)
 800766a:	fba2 2303 	umull	r2, r3, r2, r3
 800766e:	0a5b      	lsrs	r3, r3, #9
 8007670:	687a      	ldr	r2, [r7, #4]
 8007672:	fb02 f303 	mul.w	r3, r2, r3
 8007676:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007678:	bf00      	nop
  }
  while (Delay --);
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	1e5a      	subs	r2, r3, #1
 800767e:	60fa      	str	r2, [r7, #12]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d1f9      	bne.n	8007678 <RCC_Delay+0x1c>
}
 8007684:	bf00      	nop
 8007686:	bf00      	nop
 8007688:	3714      	adds	r7, #20
 800768a:	46bd      	mov	sp, r7
 800768c:	bc80      	pop	{r7}
 800768e:	4770      	bx	lr
 8007690:	2000004c 	.word	0x2000004c
 8007694:	10624dd3 	.word	0x10624dd3

08007698 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b082      	sub	sp, #8
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d101      	bne.n	80076aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80076a6:	2301      	movs	r3, #1
 80076a8:	e041      	b.n	800772e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076b0:	b2db      	uxtb	r3, r3
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d106      	bne.n	80076c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2200      	movs	r2, #0
 80076ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f7fd ff5a 	bl	8005578 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2202      	movs	r2, #2
 80076c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681a      	ldr	r2, [r3, #0]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	3304      	adds	r3, #4
 80076d4:	4619      	mov	r1, r3
 80076d6:	4610      	mov	r0, r2
 80076d8:	f000 faf4 	bl	8007cc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2201      	movs	r2, #1
 80076e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2201      	movs	r2, #1
 80076f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2201      	movs	r2, #1
 8007700:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2201      	movs	r2, #1
 8007708:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2201      	movs	r2, #1
 8007710:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2201      	movs	r2, #1
 8007718:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2201      	movs	r2, #1
 8007720:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2201      	movs	r2, #1
 8007728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800772c:	2300      	movs	r3, #0
}
 800772e:	4618      	mov	r0, r3
 8007730:	3708      	adds	r7, #8
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}
	...

08007738 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007738:	b480      	push	{r7}
 800773a:	b085      	sub	sp, #20
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007746:	b2db      	uxtb	r3, r3
 8007748:	2b01      	cmp	r3, #1
 800774a:	d001      	beq.n	8007750 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800774c:	2301      	movs	r3, #1
 800774e:	e032      	b.n	80077b6 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2202      	movs	r2, #2
 8007754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a18      	ldr	r2, [pc, #96]	; (80077c0 <HAL_TIM_Base_Start+0x88>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d00e      	beq.n	8007780 <HAL_TIM_Base_Start+0x48>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800776a:	d009      	beq.n	8007780 <HAL_TIM_Base_Start+0x48>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	4a14      	ldr	r2, [pc, #80]	; (80077c4 <HAL_TIM_Base_Start+0x8c>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d004      	beq.n	8007780 <HAL_TIM_Base_Start+0x48>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4a13      	ldr	r2, [pc, #76]	; (80077c8 <HAL_TIM_Base_Start+0x90>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d111      	bne.n	80077a4 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	689b      	ldr	r3, [r3, #8]
 8007786:	f003 0307 	and.w	r3, r3, #7
 800778a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	2b06      	cmp	r3, #6
 8007790:	d010      	beq.n	80077b4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	681a      	ldr	r2, [r3, #0]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f042 0201 	orr.w	r2, r2, #1
 80077a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077a2:	e007      	b.n	80077b4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	681a      	ldr	r2, [r3, #0]
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f042 0201 	orr.w	r2, r2, #1
 80077b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80077b4:	2300      	movs	r3, #0
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3714      	adds	r7, #20
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bc80      	pop	{r7}
 80077be:	4770      	bx	lr
 80077c0:	40012c00 	.word	0x40012c00
 80077c4:	40000400 	.word	0x40000400
 80077c8:	40000800 	.word	0x40000800

080077cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b082      	sub	sp, #8
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d101      	bne.n	80077de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80077da:	2301      	movs	r3, #1
 80077dc:	e041      	b.n	8007862 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077e4:	b2db      	uxtb	r3, r3
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d106      	bne.n	80077f8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2200      	movs	r2, #0
 80077ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f7fd fef0 	bl	80055d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2202      	movs	r2, #2
 80077fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681a      	ldr	r2, [r3, #0]
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	3304      	adds	r3, #4
 8007808:	4619      	mov	r1, r3
 800780a:	4610      	mov	r0, r2
 800780c:	f000 fa5a 	bl	8007cc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2201      	movs	r2, #1
 8007814:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2201      	movs	r2, #1
 800781c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2201      	movs	r2, #1
 8007824:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2201      	movs	r2, #1
 800782c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2201      	movs	r2, #1
 8007834:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2201      	movs	r2, #1
 800783c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2201      	movs	r2, #1
 8007844:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2201      	movs	r2, #1
 800784c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2201      	movs	r2, #1
 8007854:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2201      	movs	r2, #1
 800785c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007860:	2300      	movs	r3, #0
}
 8007862:	4618      	mov	r0, r3
 8007864:	3708      	adds	r7, #8
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}
	...

0800786c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b084      	sub	sp, #16
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
 8007874:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d109      	bne.n	8007890 <HAL_TIM_PWM_Start+0x24>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007882:	b2db      	uxtb	r3, r3
 8007884:	2b01      	cmp	r3, #1
 8007886:	bf14      	ite	ne
 8007888:	2301      	movne	r3, #1
 800788a:	2300      	moveq	r3, #0
 800788c:	b2db      	uxtb	r3, r3
 800788e:	e022      	b.n	80078d6 <HAL_TIM_PWM_Start+0x6a>
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	2b04      	cmp	r3, #4
 8007894:	d109      	bne.n	80078aa <HAL_TIM_PWM_Start+0x3e>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800789c:	b2db      	uxtb	r3, r3
 800789e:	2b01      	cmp	r3, #1
 80078a0:	bf14      	ite	ne
 80078a2:	2301      	movne	r3, #1
 80078a4:	2300      	moveq	r3, #0
 80078a6:	b2db      	uxtb	r3, r3
 80078a8:	e015      	b.n	80078d6 <HAL_TIM_PWM_Start+0x6a>
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	2b08      	cmp	r3, #8
 80078ae:	d109      	bne.n	80078c4 <HAL_TIM_PWM_Start+0x58>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80078b6:	b2db      	uxtb	r3, r3
 80078b8:	2b01      	cmp	r3, #1
 80078ba:	bf14      	ite	ne
 80078bc:	2301      	movne	r3, #1
 80078be:	2300      	moveq	r3, #0
 80078c0:	b2db      	uxtb	r3, r3
 80078c2:	e008      	b.n	80078d6 <HAL_TIM_PWM_Start+0x6a>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80078ca:	b2db      	uxtb	r3, r3
 80078cc:	2b01      	cmp	r3, #1
 80078ce:	bf14      	ite	ne
 80078d0:	2301      	movne	r3, #1
 80078d2:	2300      	moveq	r3, #0
 80078d4:	b2db      	uxtb	r3, r3
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d001      	beq.n	80078de <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80078da:	2301      	movs	r3, #1
 80078dc:	e05e      	b.n	800799c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d104      	bne.n	80078ee <HAL_TIM_PWM_Start+0x82>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2202      	movs	r2, #2
 80078e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80078ec:	e013      	b.n	8007916 <HAL_TIM_PWM_Start+0xaa>
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	2b04      	cmp	r3, #4
 80078f2:	d104      	bne.n	80078fe <HAL_TIM_PWM_Start+0x92>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2202      	movs	r2, #2
 80078f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80078fc:	e00b      	b.n	8007916 <HAL_TIM_PWM_Start+0xaa>
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	2b08      	cmp	r3, #8
 8007902:	d104      	bne.n	800790e <HAL_TIM_PWM_Start+0xa2>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2202      	movs	r2, #2
 8007908:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800790c:	e003      	b.n	8007916 <HAL_TIM_PWM_Start+0xaa>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2202      	movs	r2, #2
 8007912:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	2201      	movs	r2, #1
 800791c:	6839      	ldr	r1, [r7, #0]
 800791e:	4618      	mov	r0, r3
 8007920:	f000 fc50 	bl	80081c4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	4a1e      	ldr	r2, [pc, #120]	; (80079a4 <HAL_TIM_PWM_Start+0x138>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d107      	bne.n	800793e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800793c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	4a18      	ldr	r2, [pc, #96]	; (80079a4 <HAL_TIM_PWM_Start+0x138>)
 8007944:	4293      	cmp	r3, r2
 8007946:	d00e      	beq.n	8007966 <HAL_TIM_PWM_Start+0xfa>
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007950:	d009      	beq.n	8007966 <HAL_TIM_PWM_Start+0xfa>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	4a14      	ldr	r2, [pc, #80]	; (80079a8 <HAL_TIM_PWM_Start+0x13c>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d004      	beq.n	8007966 <HAL_TIM_PWM_Start+0xfa>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	4a12      	ldr	r2, [pc, #72]	; (80079ac <HAL_TIM_PWM_Start+0x140>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d111      	bne.n	800798a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	689b      	ldr	r3, [r3, #8]
 800796c:	f003 0307 	and.w	r3, r3, #7
 8007970:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2b06      	cmp	r3, #6
 8007976:	d010      	beq.n	800799a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	681a      	ldr	r2, [r3, #0]
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f042 0201 	orr.w	r2, r2, #1
 8007986:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007988:	e007      	b.n	800799a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	681a      	ldr	r2, [r3, #0]
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f042 0201 	orr.w	r2, r2, #1
 8007998:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800799a:	2300      	movs	r3, #0
}
 800799c:	4618      	mov	r0, r3
 800799e:	3710      	adds	r7, #16
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}
 80079a4:	40012c00 	.word	0x40012c00
 80079a8:	40000400 	.word	0x40000400
 80079ac:	40000800 	.word	0x40000800

080079b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b086      	sub	sp, #24
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	60f8      	str	r0, [r7, #12]
 80079b8:	60b9      	str	r1, [r7, #8]
 80079ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80079bc:	2300      	movs	r3, #0
 80079be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079c6:	2b01      	cmp	r3, #1
 80079c8:	d101      	bne.n	80079ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80079ca:	2302      	movs	r3, #2
 80079cc:	e0ae      	b.n	8007b2c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	2201      	movs	r2, #1
 80079d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2b0c      	cmp	r3, #12
 80079da:	f200 809f 	bhi.w	8007b1c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80079de:	a201      	add	r2, pc, #4	; (adr r2, 80079e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80079e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079e4:	08007a19 	.word	0x08007a19
 80079e8:	08007b1d 	.word	0x08007b1d
 80079ec:	08007b1d 	.word	0x08007b1d
 80079f0:	08007b1d 	.word	0x08007b1d
 80079f4:	08007a59 	.word	0x08007a59
 80079f8:	08007b1d 	.word	0x08007b1d
 80079fc:	08007b1d 	.word	0x08007b1d
 8007a00:	08007b1d 	.word	0x08007b1d
 8007a04:	08007a9b 	.word	0x08007a9b
 8007a08:	08007b1d 	.word	0x08007b1d
 8007a0c:	08007b1d 	.word	0x08007b1d
 8007a10:	08007b1d 	.word	0x08007b1d
 8007a14:	08007adb 	.word	0x08007adb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	68b9      	ldr	r1, [r7, #8]
 8007a1e:	4618      	mov	r0, r3
 8007a20:	f000 f9b2 	bl	8007d88 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	699a      	ldr	r2, [r3, #24]
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f042 0208 	orr.w	r2, r2, #8
 8007a32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	699a      	ldr	r2, [r3, #24]
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f022 0204 	bic.w	r2, r2, #4
 8007a42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	6999      	ldr	r1, [r3, #24]
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	691a      	ldr	r2, [r3, #16]
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	430a      	orrs	r2, r1
 8007a54:	619a      	str	r2, [r3, #24]
      break;
 8007a56:	e064      	b.n	8007b22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	68b9      	ldr	r1, [r7, #8]
 8007a5e:	4618      	mov	r0, r3
 8007a60:	f000 f9f8 	bl	8007e54 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	699a      	ldr	r2, [r3, #24]
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007a72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	699a      	ldr	r2, [r3, #24]
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	6999      	ldr	r1, [r3, #24]
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	691b      	ldr	r3, [r3, #16]
 8007a8e:	021a      	lsls	r2, r3, #8
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	430a      	orrs	r2, r1
 8007a96:	619a      	str	r2, [r3, #24]
      break;
 8007a98:	e043      	b.n	8007b22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	68b9      	ldr	r1, [r7, #8]
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f000 fa41 	bl	8007f28 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	69da      	ldr	r2, [r3, #28]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f042 0208 	orr.w	r2, r2, #8
 8007ab4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	69da      	ldr	r2, [r3, #28]
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f022 0204 	bic.w	r2, r2, #4
 8007ac4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	69d9      	ldr	r1, [r3, #28]
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	691a      	ldr	r2, [r3, #16]
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	430a      	orrs	r2, r1
 8007ad6:	61da      	str	r2, [r3, #28]
      break;
 8007ad8:	e023      	b.n	8007b22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	68b9      	ldr	r1, [r7, #8]
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	f000 fa8b 	bl	8007ffc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	69da      	ldr	r2, [r3, #28]
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007af4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	69da      	ldr	r2, [r3, #28]
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	69d9      	ldr	r1, [r3, #28]
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	691b      	ldr	r3, [r3, #16]
 8007b10:	021a      	lsls	r2, r3, #8
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	430a      	orrs	r2, r1
 8007b18:	61da      	str	r2, [r3, #28]
      break;
 8007b1a:	e002      	b.n	8007b22 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	75fb      	strb	r3, [r7, #23]
      break;
 8007b20:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	2200      	movs	r2, #0
 8007b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007b2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3718      	adds	r7, #24
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd80      	pop	{r7, pc}

08007b34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b084      	sub	sp, #16
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
 8007b3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b3e:	2300      	movs	r3, #0
 8007b40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	d101      	bne.n	8007b50 <HAL_TIM_ConfigClockSource+0x1c>
 8007b4c:	2302      	movs	r3, #2
 8007b4e:	e0b4      	b.n	8007cba <HAL_TIM_ConfigClockSource+0x186>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2201      	movs	r2, #1
 8007b54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2202      	movs	r2, #2
 8007b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	689b      	ldr	r3, [r3, #8]
 8007b66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007b6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007b76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	68ba      	ldr	r2, [r7, #8]
 8007b7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b88:	d03e      	beq.n	8007c08 <HAL_TIM_ConfigClockSource+0xd4>
 8007b8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b8e:	f200 8087 	bhi.w	8007ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8007b92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b96:	f000 8086 	beq.w	8007ca6 <HAL_TIM_ConfigClockSource+0x172>
 8007b9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b9e:	d87f      	bhi.n	8007ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8007ba0:	2b70      	cmp	r3, #112	; 0x70
 8007ba2:	d01a      	beq.n	8007bda <HAL_TIM_ConfigClockSource+0xa6>
 8007ba4:	2b70      	cmp	r3, #112	; 0x70
 8007ba6:	d87b      	bhi.n	8007ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8007ba8:	2b60      	cmp	r3, #96	; 0x60
 8007baa:	d050      	beq.n	8007c4e <HAL_TIM_ConfigClockSource+0x11a>
 8007bac:	2b60      	cmp	r3, #96	; 0x60
 8007bae:	d877      	bhi.n	8007ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8007bb0:	2b50      	cmp	r3, #80	; 0x50
 8007bb2:	d03c      	beq.n	8007c2e <HAL_TIM_ConfigClockSource+0xfa>
 8007bb4:	2b50      	cmp	r3, #80	; 0x50
 8007bb6:	d873      	bhi.n	8007ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8007bb8:	2b40      	cmp	r3, #64	; 0x40
 8007bba:	d058      	beq.n	8007c6e <HAL_TIM_ConfigClockSource+0x13a>
 8007bbc:	2b40      	cmp	r3, #64	; 0x40
 8007bbe:	d86f      	bhi.n	8007ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8007bc0:	2b30      	cmp	r3, #48	; 0x30
 8007bc2:	d064      	beq.n	8007c8e <HAL_TIM_ConfigClockSource+0x15a>
 8007bc4:	2b30      	cmp	r3, #48	; 0x30
 8007bc6:	d86b      	bhi.n	8007ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8007bc8:	2b20      	cmp	r3, #32
 8007bca:	d060      	beq.n	8007c8e <HAL_TIM_ConfigClockSource+0x15a>
 8007bcc:	2b20      	cmp	r3, #32
 8007bce:	d867      	bhi.n	8007ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d05c      	beq.n	8007c8e <HAL_TIM_ConfigClockSource+0x15a>
 8007bd4:	2b10      	cmp	r3, #16
 8007bd6:	d05a      	beq.n	8007c8e <HAL_TIM_ConfigClockSource+0x15a>
 8007bd8:	e062      	b.n	8007ca0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6818      	ldr	r0, [r3, #0]
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	6899      	ldr	r1, [r3, #8]
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	685a      	ldr	r2, [r3, #4]
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	68db      	ldr	r3, [r3, #12]
 8007bea:	f000 facc 	bl	8008186 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	689b      	ldr	r3, [r3, #8]
 8007bf4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007bf6:	68bb      	ldr	r3, [r7, #8]
 8007bf8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007bfc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	68ba      	ldr	r2, [r7, #8]
 8007c04:	609a      	str	r2, [r3, #8]
      break;
 8007c06:	e04f      	b.n	8007ca8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6818      	ldr	r0, [r3, #0]
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	6899      	ldr	r1, [r3, #8]
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	685a      	ldr	r2, [r3, #4]
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	68db      	ldr	r3, [r3, #12]
 8007c18:	f000 fab5 	bl	8008186 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	689a      	ldr	r2, [r3, #8]
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007c2a:	609a      	str	r2, [r3, #8]
      break;
 8007c2c:	e03c      	b.n	8007ca8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6818      	ldr	r0, [r3, #0]
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	6859      	ldr	r1, [r3, #4]
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	68db      	ldr	r3, [r3, #12]
 8007c3a:	461a      	mov	r2, r3
 8007c3c:	f000 fa2c 	bl	8008098 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	2150      	movs	r1, #80	; 0x50
 8007c46:	4618      	mov	r0, r3
 8007c48:	f000 fa83 	bl	8008152 <TIM_ITRx_SetConfig>
      break;
 8007c4c:	e02c      	b.n	8007ca8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6818      	ldr	r0, [r3, #0]
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	6859      	ldr	r1, [r3, #4]
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	68db      	ldr	r3, [r3, #12]
 8007c5a:	461a      	mov	r2, r3
 8007c5c:	f000 fa4a 	bl	80080f4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	2160      	movs	r1, #96	; 0x60
 8007c66:	4618      	mov	r0, r3
 8007c68:	f000 fa73 	bl	8008152 <TIM_ITRx_SetConfig>
      break;
 8007c6c:	e01c      	b.n	8007ca8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6818      	ldr	r0, [r3, #0]
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	6859      	ldr	r1, [r3, #4]
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	68db      	ldr	r3, [r3, #12]
 8007c7a:	461a      	mov	r2, r3
 8007c7c:	f000 fa0c 	bl	8008098 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	2140      	movs	r1, #64	; 0x40
 8007c86:	4618      	mov	r0, r3
 8007c88:	f000 fa63 	bl	8008152 <TIM_ITRx_SetConfig>
      break;
 8007c8c:	e00c      	b.n	8007ca8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681a      	ldr	r2, [r3, #0]
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	4619      	mov	r1, r3
 8007c98:	4610      	mov	r0, r2
 8007c9a:	f000 fa5a 	bl	8008152 <TIM_ITRx_SetConfig>
      break;
 8007c9e:	e003      	b.n	8007ca8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	73fb      	strb	r3, [r7, #15]
      break;
 8007ca4:	e000      	b.n	8007ca8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007ca6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2201      	movs	r2, #1
 8007cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007cb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	3710      	adds	r7, #16
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}
	...

08007cc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b085      	sub	sp, #20
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
 8007ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	4a29      	ldr	r2, [pc, #164]	; (8007d7c <TIM_Base_SetConfig+0xb8>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d00b      	beq.n	8007cf4 <TIM_Base_SetConfig+0x30>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ce2:	d007      	beq.n	8007cf4 <TIM_Base_SetConfig+0x30>
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	4a26      	ldr	r2, [pc, #152]	; (8007d80 <TIM_Base_SetConfig+0xbc>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d003      	beq.n	8007cf4 <TIM_Base_SetConfig+0x30>
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	4a25      	ldr	r2, [pc, #148]	; (8007d84 <TIM_Base_SetConfig+0xc0>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d108      	bne.n	8007d06 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cfa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	685b      	ldr	r3, [r3, #4]
 8007d00:	68fa      	ldr	r2, [r7, #12]
 8007d02:	4313      	orrs	r3, r2
 8007d04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	4a1c      	ldr	r2, [pc, #112]	; (8007d7c <TIM_Base_SetConfig+0xb8>)
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d00b      	beq.n	8007d26 <TIM_Base_SetConfig+0x62>
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d14:	d007      	beq.n	8007d26 <TIM_Base_SetConfig+0x62>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	4a19      	ldr	r2, [pc, #100]	; (8007d80 <TIM_Base_SetConfig+0xbc>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d003      	beq.n	8007d26 <TIM_Base_SetConfig+0x62>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	4a18      	ldr	r2, [pc, #96]	; (8007d84 <TIM_Base_SetConfig+0xc0>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d108      	bne.n	8007d38 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d2e:	683b      	ldr	r3, [r7, #0]
 8007d30:	68db      	ldr	r3, [r3, #12]
 8007d32:	68fa      	ldr	r2, [r7, #12]
 8007d34:	4313      	orrs	r3, r2
 8007d36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	695b      	ldr	r3, [r3, #20]
 8007d42:	4313      	orrs	r3, r2
 8007d44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	68fa      	ldr	r2, [r7, #12]
 8007d4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	689a      	ldr	r2, [r3, #8]
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	681a      	ldr	r2, [r3, #0]
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	4a07      	ldr	r2, [pc, #28]	; (8007d7c <TIM_Base_SetConfig+0xb8>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d103      	bne.n	8007d6c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	691a      	ldr	r2, [r3, #16]
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2201      	movs	r2, #1
 8007d70:	615a      	str	r2, [r3, #20]
}
 8007d72:	bf00      	nop
 8007d74:	3714      	adds	r7, #20
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bc80      	pop	{r7}
 8007d7a:	4770      	bx	lr
 8007d7c:	40012c00 	.word	0x40012c00
 8007d80:	40000400 	.word	0x40000400
 8007d84:	40000800 	.word	0x40000800

08007d88 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d88:	b480      	push	{r7}
 8007d8a:	b087      	sub	sp, #28
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
 8007d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6a1b      	ldr	r3, [r3, #32]
 8007d96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6a1b      	ldr	r3, [r3, #32]
 8007d9c:	f023 0201 	bic.w	r2, r3, #1
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	699b      	ldr	r3, [r3, #24]
 8007dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007db6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f023 0303 	bic.w	r3, r3, #3
 8007dbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	68fa      	ldr	r2, [r7, #12]
 8007dc6:	4313      	orrs	r3, r2
 8007dc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007dca:	697b      	ldr	r3, [r7, #20]
 8007dcc:	f023 0302 	bic.w	r3, r3, #2
 8007dd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	689b      	ldr	r3, [r3, #8]
 8007dd6:	697a      	ldr	r2, [r7, #20]
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	4a1c      	ldr	r2, [pc, #112]	; (8007e50 <TIM_OC1_SetConfig+0xc8>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d10c      	bne.n	8007dfe <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007de4:	697b      	ldr	r3, [r7, #20]
 8007de6:	f023 0308 	bic.w	r3, r3, #8
 8007dea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	68db      	ldr	r3, [r3, #12]
 8007df0:	697a      	ldr	r2, [r7, #20]
 8007df2:	4313      	orrs	r3, r2
 8007df4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007df6:	697b      	ldr	r3, [r7, #20]
 8007df8:	f023 0304 	bic.w	r3, r3, #4
 8007dfc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	4a13      	ldr	r2, [pc, #76]	; (8007e50 <TIM_OC1_SetConfig+0xc8>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d111      	bne.n	8007e2a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007e06:	693b      	ldr	r3, [r7, #16]
 8007e08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007e0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007e0e:	693b      	ldr	r3, [r7, #16]
 8007e10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007e14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	695b      	ldr	r3, [r3, #20]
 8007e1a:	693a      	ldr	r2, [r7, #16]
 8007e1c:	4313      	orrs	r3, r2
 8007e1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	699b      	ldr	r3, [r3, #24]
 8007e24:	693a      	ldr	r2, [r7, #16]
 8007e26:	4313      	orrs	r3, r2
 8007e28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	693a      	ldr	r2, [r7, #16]
 8007e2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	68fa      	ldr	r2, [r7, #12]
 8007e34:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	685a      	ldr	r2, [r3, #4]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	697a      	ldr	r2, [r7, #20]
 8007e42:	621a      	str	r2, [r3, #32]
}
 8007e44:	bf00      	nop
 8007e46:	371c      	adds	r7, #28
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bc80      	pop	{r7}
 8007e4c:	4770      	bx	lr
 8007e4e:	bf00      	nop
 8007e50:	40012c00 	.word	0x40012c00

08007e54 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e54:	b480      	push	{r7}
 8007e56:	b087      	sub	sp, #28
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
 8007e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6a1b      	ldr	r3, [r3, #32]
 8007e62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6a1b      	ldr	r3, [r3, #32]
 8007e68:	f023 0210 	bic.w	r2, r3, #16
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	685b      	ldr	r3, [r3, #4]
 8007e74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	699b      	ldr	r3, [r3, #24]
 8007e7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	021b      	lsls	r3, r3, #8
 8007e92:	68fa      	ldr	r2, [r7, #12]
 8007e94:	4313      	orrs	r3, r2
 8007e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007e98:	697b      	ldr	r3, [r7, #20]
 8007e9a:	f023 0320 	bic.w	r3, r3, #32
 8007e9e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	689b      	ldr	r3, [r3, #8]
 8007ea4:	011b      	lsls	r3, r3, #4
 8007ea6:	697a      	ldr	r2, [r7, #20]
 8007ea8:	4313      	orrs	r3, r2
 8007eaa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	4a1d      	ldr	r2, [pc, #116]	; (8007f24 <TIM_OC2_SetConfig+0xd0>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d10d      	bne.n	8007ed0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007eba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	68db      	ldr	r3, [r3, #12]
 8007ec0:	011b      	lsls	r3, r3, #4
 8007ec2:	697a      	ldr	r2, [r7, #20]
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007ec8:	697b      	ldr	r3, [r7, #20]
 8007eca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ece:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	4a14      	ldr	r2, [pc, #80]	; (8007f24 <TIM_OC2_SetConfig+0xd0>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d113      	bne.n	8007f00 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007ede:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007ee0:	693b      	ldr	r3, [r7, #16]
 8007ee2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ee6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	695b      	ldr	r3, [r3, #20]
 8007eec:	009b      	lsls	r3, r3, #2
 8007eee:	693a      	ldr	r2, [r7, #16]
 8007ef0:	4313      	orrs	r3, r2
 8007ef2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	699b      	ldr	r3, [r3, #24]
 8007ef8:	009b      	lsls	r3, r3, #2
 8007efa:	693a      	ldr	r2, [r7, #16]
 8007efc:	4313      	orrs	r3, r2
 8007efe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	693a      	ldr	r2, [r7, #16]
 8007f04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	68fa      	ldr	r2, [r7, #12]
 8007f0a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	685a      	ldr	r2, [r3, #4]
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	697a      	ldr	r2, [r7, #20]
 8007f18:	621a      	str	r2, [r3, #32]
}
 8007f1a:	bf00      	nop
 8007f1c:	371c      	adds	r7, #28
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bc80      	pop	{r7}
 8007f22:	4770      	bx	lr
 8007f24:	40012c00 	.word	0x40012c00

08007f28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007f28:	b480      	push	{r7}
 8007f2a:	b087      	sub	sp, #28
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
 8007f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6a1b      	ldr	r3, [r3, #32]
 8007f36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6a1b      	ldr	r3, [r3, #32]
 8007f3c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	685b      	ldr	r3, [r3, #4]
 8007f48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	69db      	ldr	r3, [r3, #28]
 8007f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	f023 0303 	bic.w	r3, r3, #3
 8007f5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	68fa      	ldr	r2, [r7, #12]
 8007f66:	4313      	orrs	r3, r2
 8007f68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007f6a:	697b      	ldr	r3, [r7, #20]
 8007f6c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007f70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	689b      	ldr	r3, [r3, #8]
 8007f76:	021b      	lsls	r3, r3, #8
 8007f78:	697a      	ldr	r2, [r7, #20]
 8007f7a:	4313      	orrs	r3, r2
 8007f7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	4a1d      	ldr	r2, [pc, #116]	; (8007ff8 <TIM_OC3_SetConfig+0xd0>)
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d10d      	bne.n	8007fa2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007f8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	68db      	ldr	r3, [r3, #12]
 8007f92:	021b      	lsls	r3, r3, #8
 8007f94:	697a      	ldr	r2, [r7, #20]
 8007f96:	4313      	orrs	r3, r2
 8007f98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007fa0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	4a14      	ldr	r2, [pc, #80]	; (8007ff8 <TIM_OC3_SetConfig+0xd0>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d113      	bne.n	8007fd2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007fb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007fb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	695b      	ldr	r3, [r3, #20]
 8007fbe:	011b      	lsls	r3, r3, #4
 8007fc0:	693a      	ldr	r2, [r7, #16]
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	699b      	ldr	r3, [r3, #24]
 8007fca:	011b      	lsls	r3, r3, #4
 8007fcc:	693a      	ldr	r2, [r7, #16]
 8007fce:	4313      	orrs	r3, r2
 8007fd0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	693a      	ldr	r2, [r7, #16]
 8007fd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	68fa      	ldr	r2, [r7, #12]
 8007fdc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	685a      	ldr	r2, [r3, #4]
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	697a      	ldr	r2, [r7, #20]
 8007fea:	621a      	str	r2, [r3, #32]
}
 8007fec:	bf00      	nop
 8007fee:	371c      	adds	r7, #28
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bc80      	pop	{r7}
 8007ff4:	4770      	bx	lr
 8007ff6:	bf00      	nop
 8007ff8:	40012c00 	.word	0x40012c00

08007ffc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b087      	sub	sp, #28
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
 8008004:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6a1b      	ldr	r3, [r3, #32]
 800800a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6a1b      	ldr	r3, [r3, #32]
 8008010:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	685b      	ldr	r3, [r3, #4]
 800801c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	69db      	ldr	r3, [r3, #28]
 8008022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800802a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008032:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	021b      	lsls	r3, r3, #8
 800803a:	68fa      	ldr	r2, [r7, #12]
 800803c:	4313      	orrs	r3, r2
 800803e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008040:	693b      	ldr	r3, [r7, #16]
 8008042:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008046:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	689b      	ldr	r3, [r3, #8]
 800804c:	031b      	lsls	r3, r3, #12
 800804e:	693a      	ldr	r2, [r7, #16]
 8008050:	4313      	orrs	r3, r2
 8008052:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	4a0f      	ldr	r2, [pc, #60]	; (8008094 <TIM_OC4_SetConfig+0x98>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d109      	bne.n	8008070 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800805c:	697b      	ldr	r3, [r7, #20]
 800805e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008062:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	695b      	ldr	r3, [r3, #20]
 8008068:	019b      	lsls	r3, r3, #6
 800806a:	697a      	ldr	r2, [r7, #20]
 800806c:	4313      	orrs	r3, r2
 800806e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	697a      	ldr	r2, [r7, #20]
 8008074:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	68fa      	ldr	r2, [r7, #12]
 800807a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	685a      	ldr	r2, [r3, #4]
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	693a      	ldr	r2, [r7, #16]
 8008088:	621a      	str	r2, [r3, #32]
}
 800808a:	bf00      	nop
 800808c:	371c      	adds	r7, #28
 800808e:	46bd      	mov	sp, r7
 8008090:	bc80      	pop	{r7}
 8008092:	4770      	bx	lr
 8008094:	40012c00 	.word	0x40012c00

08008098 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008098:	b480      	push	{r7}
 800809a:	b087      	sub	sp, #28
 800809c:	af00      	add	r7, sp, #0
 800809e:	60f8      	str	r0, [r7, #12]
 80080a0:	60b9      	str	r1, [r7, #8]
 80080a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	6a1b      	ldr	r3, [r3, #32]
 80080a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	6a1b      	ldr	r3, [r3, #32]
 80080ae:	f023 0201 	bic.w	r2, r3, #1
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	699b      	ldr	r3, [r3, #24]
 80080ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80080bc:	693b      	ldr	r3, [r7, #16]
 80080be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80080c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	011b      	lsls	r3, r3, #4
 80080c8:	693a      	ldr	r2, [r7, #16]
 80080ca:	4313      	orrs	r3, r2
 80080cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80080ce:	697b      	ldr	r3, [r7, #20]
 80080d0:	f023 030a 	bic.w	r3, r3, #10
 80080d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80080d6:	697a      	ldr	r2, [r7, #20]
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	4313      	orrs	r3, r2
 80080dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	693a      	ldr	r2, [r7, #16]
 80080e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	697a      	ldr	r2, [r7, #20]
 80080e8:	621a      	str	r2, [r3, #32]
}
 80080ea:	bf00      	nop
 80080ec:	371c      	adds	r7, #28
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bc80      	pop	{r7}
 80080f2:	4770      	bx	lr

080080f4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80080f4:	b480      	push	{r7}
 80080f6:	b087      	sub	sp, #28
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	60f8      	str	r0, [r7, #12]
 80080fc:	60b9      	str	r1, [r7, #8]
 80080fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	6a1b      	ldr	r3, [r3, #32]
 8008104:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	6a1b      	ldr	r3, [r3, #32]
 800810a:	f023 0210 	bic.w	r2, r3, #16
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	699b      	ldr	r3, [r3, #24]
 8008116:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008118:	693b      	ldr	r3, [r7, #16]
 800811a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800811e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	031b      	lsls	r3, r3, #12
 8008124:	693a      	ldr	r2, [r7, #16]
 8008126:	4313      	orrs	r3, r2
 8008128:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008130:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	011b      	lsls	r3, r3, #4
 8008136:	697a      	ldr	r2, [r7, #20]
 8008138:	4313      	orrs	r3, r2
 800813a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	693a      	ldr	r2, [r7, #16]
 8008140:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	697a      	ldr	r2, [r7, #20]
 8008146:	621a      	str	r2, [r3, #32]
}
 8008148:	bf00      	nop
 800814a:	371c      	adds	r7, #28
 800814c:	46bd      	mov	sp, r7
 800814e:	bc80      	pop	{r7}
 8008150:	4770      	bx	lr

08008152 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008152:	b480      	push	{r7}
 8008154:	b085      	sub	sp, #20
 8008156:	af00      	add	r7, sp, #0
 8008158:	6078      	str	r0, [r7, #4]
 800815a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	689b      	ldr	r3, [r3, #8]
 8008160:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008168:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800816a:	683a      	ldr	r2, [r7, #0]
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	4313      	orrs	r3, r2
 8008170:	f043 0307 	orr.w	r3, r3, #7
 8008174:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	68fa      	ldr	r2, [r7, #12]
 800817a:	609a      	str	r2, [r3, #8]
}
 800817c:	bf00      	nop
 800817e:	3714      	adds	r7, #20
 8008180:	46bd      	mov	sp, r7
 8008182:	bc80      	pop	{r7}
 8008184:	4770      	bx	lr

08008186 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008186:	b480      	push	{r7}
 8008188:	b087      	sub	sp, #28
 800818a:	af00      	add	r7, sp, #0
 800818c:	60f8      	str	r0, [r7, #12]
 800818e:	60b9      	str	r1, [r7, #8]
 8008190:	607a      	str	r2, [r7, #4]
 8008192:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	689b      	ldr	r3, [r3, #8]
 8008198:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80081a0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	021a      	lsls	r2, r3, #8
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	431a      	orrs	r2, r3
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	4313      	orrs	r3, r2
 80081ae:	697a      	ldr	r2, [r7, #20]
 80081b0:	4313      	orrs	r3, r2
 80081b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	697a      	ldr	r2, [r7, #20]
 80081b8:	609a      	str	r2, [r3, #8]
}
 80081ba:	bf00      	nop
 80081bc:	371c      	adds	r7, #28
 80081be:	46bd      	mov	sp, r7
 80081c0:	bc80      	pop	{r7}
 80081c2:	4770      	bx	lr

080081c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b087      	sub	sp, #28
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	60f8      	str	r0, [r7, #12]
 80081cc:	60b9      	str	r1, [r7, #8]
 80081ce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	f003 031f 	and.w	r3, r3, #31
 80081d6:	2201      	movs	r2, #1
 80081d8:	fa02 f303 	lsl.w	r3, r2, r3
 80081dc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	6a1a      	ldr	r2, [r3, #32]
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	43db      	mvns	r3, r3
 80081e6:	401a      	ands	r2, r3
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	6a1a      	ldr	r2, [r3, #32]
 80081f0:	68bb      	ldr	r3, [r7, #8]
 80081f2:	f003 031f 	and.w	r3, r3, #31
 80081f6:	6879      	ldr	r1, [r7, #4]
 80081f8:	fa01 f303 	lsl.w	r3, r1, r3
 80081fc:	431a      	orrs	r2, r3
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	621a      	str	r2, [r3, #32]
}
 8008202:	bf00      	nop
 8008204:	371c      	adds	r7, #28
 8008206:	46bd      	mov	sp, r7
 8008208:	bc80      	pop	{r7}
 800820a:	4770      	bx	lr

0800820c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800820c:	b480      	push	{r7}
 800820e:	b085      	sub	sp, #20
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
 8008214:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800821c:	2b01      	cmp	r3, #1
 800821e:	d101      	bne.n	8008224 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008220:	2302      	movs	r3, #2
 8008222:	e046      	b.n	80082b2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2201      	movs	r2, #1
 8008228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2202      	movs	r2, #2
 8008230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	689b      	ldr	r3, [r3, #8]
 8008242:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800824a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	68fa      	ldr	r2, [r7, #12]
 8008252:	4313      	orrs	r3, r2
 8008254:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	68fa      	ldr	r2, [r7, #12]
 800825c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	4a16      	ldr	r2, [pc, #88]	; (80082bc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8008264:	4293      	cmp	r3, r2
 8008266:	d00e      	beq.n	8008286 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008270:	d009      	beq.n	8008286 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	4a12      	ldr	r2, [pc, #72]	; (80082c0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8008278:	4293      	cmp	r3, r2
 800827a:	d004      	beq.n	8008286 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	4a10      	ldr	r2, [pc, #64]	; (80082c4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d10c      	bne.n	80082a0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800828c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	685b      	ldr	r3, [r3, #4]
 8008292:	68ba      	ldr	r2, [r7, #8]
 8008294:	4313      	orrs	r3, r2
 8008296:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	68ba      	ldr	r2, [r7, #8]
 800829e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2201      	movs	r2, #1
 80082a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2200      	movs	r2, #0
 80082ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80082b0:	2300      	movs	r3, #0
}
 80082b2:	4618      	mov	r0, r3
 80082b4:	3714      	adds	r7, #20
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bc80      	pop	{r7}
 80082ba:	4770      	bx	lr
 80082bc:	40012c00 	.word	0x40012c00
 80082c0:	40000400 	.word	0x40000400
 80082c4:	40000800 	.word	0x40000800

080082c8 <__errno>:
 80082c8:	4b01      	ldr	r3, [pc, #4]	; (80082d0 <__errno+0x8>)
 80082ca:	6818      	ldr	r0, [r3, #0]
 80082cc:	4770      	bx	lr
 80082ce:	bf00      	nop
 80082d0:	20000058 	.word	0x20000058

080082d4 <__libc_init_array>:
 80082d4:	b570      	push	{r4, r5, r6, lr}
 80082d6:	2600      	movs	r6, #0
 80082d8:	4d0c      	ldr	r5, [pc, #48]	; (800830c <__libc_init_array+0x38>)
 80082da:	4c0d      	ldr	r4, [pc, #52]	; (8008310 <__libc_init_array+0x3c>)
 80082dc:	1b64      	subs	r4, r4, r5
 80082de:	10a4      	asrs	r4, r4, #2
 80082e0:	42a6      	cmp	r6, r4
 80082e2:	d109      	bne.n	80082f8 <__libc_init_array+0x24>
 80082e4:	f000 fc48 	bl	8008b78 <_init>
 80082e8:	2600      	movs	r6, #0
 80082ea:	4d0a      	ldr	r5, [pc, #40]	; (8008314 <__libc_init_array+0x40>)
 80082ec:	4c0a      	ldr	r4, [pc, #40]	; (8008318 <__libc_init_array+0x44>)
 80082ee:	1b64      	subs	r4, r4, r5
 80082f0:	10a4      	asrs	r4, r4, #2
 80082f2:	42a6      	cmp	r6, r4
 80082f4:	d105      	bne.n	8008302 <__libc_init_array+0x2e>
 80082f6:	bd70      	pop	{r4, r5, r6, pc}
 80082f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80082fc:	4798      	blx	r3
 80082fe:	3601      	adds	r6, #1
 8008300:	e7ee      	b.n	80082e0 <__libc_init_array+0xc>
 8008302:	f855 3b04 	ldr.w	r3, [r5], #4
 8008306:	4798      	blx	r3
 8008308:	3601      	adds	r6, #1
 800830a:	e7f2      	b.n	80082f2 <__libc_init_array+0x1e>
 800830c:	08008bf4 	.word	0x08008bf4
 8008310:	08008bf4 	.word	0x08008bf4
 8008314:	08008bf4 	.word	0x08008bf4
 8008318:	08008bf8 	.word	0x08008bf8

0800831c <memset>:
 800831c:	4603      	mov	r3, r0
 800831e:	4402      	add	r2, r0
 8008320:	4293      	cmp	r3, r2
 8008322:	d100      	bne.n	8008326 <memset+0xa>
 8008324:	4770      	bx	lr
 8008326:	f803 1b01 	strb.w	r1, [r3], #1
 800832a:	e7f9      	b.n	8008320 <memset+0x4>

0800832c <sqrt>:
 800832c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800832e:	4606      	mov	r6, r0
 8008330:	460f      	mov	r7, r1
 8008332:	f000 f841 	bl	80083b8 <__ieee754_sqrt>
 8008336:	4632      	mov	r2, r6
 8008338:	4604      	mov	r4, r0
 800833a:	460d      	mov	r5, r1
 800833c:	463b      	mov	r3, r7
 800833e:	4630      	mov	r0, r6
 8008340:	4639      	mov	r1, r7
 8008342:	f7f8 fb5b 	bl	80009fc <__aeabi_dcmpun>
 8008346:	b990      	cbnz	r0, 800836e <sqrt+0x42>
 8008348:	2200      	movs	r2, #0
 800834a:	2300      	movs	r3, #0
 800834c:	4630      	mov	r0, r6
 800834e:	4639      	mov	r1, r7
 8008350:	f7f8 fb2c 	bl	80009ac <__aeabi_dcmplt>
 8008354:	b158      	cbz	r0, 800836e <sqrt+0x42>
 8008356:	f7ff ffb7 	bl	80082c8 <__errno>
 800835a:	2321      	movs	r3, #33	; 0x21
 800835c:	2200      	movs	r2, #0
 800835e:	6003      	str	r3, [r0, #0]
 8008360:	2300      	movs	r3, #0
 8008362:	4610      	mov	r0, r2
 8008364:	4619      	mov	r1, r3
 8008366:	f7f8 f9d9 	bl	800071c <__aeabi_ddiv>
 800836a:	4604      	mov	r4, r0
 800836c:	460d      	mov	r5, r1
 800836e:	4620      	mov	r0, r4
 8008370:	4629      	mov	r1, r5
 8008372:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008374 <asinf>:
 8008374:	b538      	push	{r3, r4, r5, lr}
 8008376:	4604      	mov	r4, r0
 8008378:	f000 f8ce 	bl	8008518 <__ieee754_asinf>
 800837c:	4621      	mov	r1, r4
 800837e:	4605      	mov	r5, r0
 8008380:	4620      	mov	r0, r4
 8008382:	f7f8 fe9d 	bl	80010c0 <__aeabi_fcmpun>
 8008386:	b980      	cbnz	r0, 80083aa <asinf+0x36>
 8008388:	4620      	mov	r0, r4
 800838a:	f000 fbed 	bl	8008b68 <fabsf>
 800838e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008392:	f7f8 fe8b 	bl	80010ac <__aeabi_fcmpgt>
 8008396:	b140      	cbz	r0, 80083aa <asinf+0x36>
 8008398:	f7ff ff96 	bl	80082c8 <__errno>
 800839c:	2321      	movs	r3, #33	; 0x21
 800839e:	6003      	str	r3, [r0, #0]
 80083a0:	4803      	ldr	r0, [pc, #12]	; (80083b0 <asinf+0x3c>)
 80083a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80083a6:	f000 bbe3 	b.w	8008b70 <nanf>
 80083aa:	4628      	mov	r0, r5
 80083ac:	bd38      	pop	{r3, r4, r5, pc}
 80083ae:	bf00      	nop
 80083b0:	08008bba 	.word	0x08008bba

080083b4 <atan2f>:
 80083b4:	f000 b9f4 	b.w	80087a0 <__ieee754_atan2f>

080083b8 <__ieee754_sqrt>:
 80083b8:	f8df c158 	ldr.w	ip, [pc, #344]	; 8008514 <__ieee754_sqrt+0x15c>
 80083bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083c0:	ea3c 0c01 	bics.w	ip, ip, r1
 80083c4:	4606      	mov	r6, r0
 80083c6:	460d      	mov	r5, r1
 80083c8:	460c      	mov	r4, r1
 80083ca:	460a      	mov	r2, r1
 80083cc:	4607      	mov	r7, r0
 80083ce:	4603      	mov	r3, r0
 80083d0:	d10f      	bne.n	80083f2 <__ieee754_sqrt+0x3a>
 80083d2:	4602      	mov	r2, r0
 80083d4:	460b      	mov	r3, r1
 80083d6:	f7f8 f877 	bl	80004c8 <__aeabi_dmul>
 80083da:	4602      	mov	r2, r0
 80083dc:	460b      	mov	r3, r1
 80083de:	4630      	mov	r0, r6
 80083e0:	4629      	mov	r1, r5
 80083e2:	f7f7 febb 	bl	800015c <__adddf3>
 80083e6:	4606      	mov	r6, r0
 80083e8:	460d      	mov	r5, r1
 80083ea:	4630      	mov	r0, r6
 80083ec:	4629      	mov	r1, r5
 80083ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083f2:	2900      	cmp	r1, #0
 80083f4:	dc0e      	bgt.n	8008414 <__ieee754_sqrt+0x5c>
 80083f6:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 80083fa:	ea5c 0707 	orrs.w	r7, ip, r7
 80083fe:	d0f4      	beq.n	80083ea <__ieee754_sqrt+0x32>
 8008400:	b141      	cbz	r1, 8008414 <__ieee754_sqrt+0x5c>
 8008402:	4602      	mov	r2, r0
 8008404:	460b      	mov	r3, r1
 8008406:	f7f7 fea7 	bl	8000158 <__aeabi_dsub>
 800840a:	4602      	mov	r2, r0
 800840c:	460b      	mov	r3, r1
 800840e:	f7f8 f985 	bl	800071c <__aeabi_ddiv>
 8008412:	e7e8      	b.n	80083e6 <__ieee754_sqrt+0x2e>
 8008414:	1521      	asrs	r1, r4, #20
 8008416:	d075      	beq.n	8008504 <__ieee754_sqrt+0x14c>
 8008418:	07cc      	lsls	r4, r1, #31
 800841a:	f04f 0400 	mov.w	r4, #0
 800841e:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8008422:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 8008426:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800842a:	bf5e      	ittt	pl
 800842c:	0fd9      	lsrpl	r1, r3, #31
 800842e:	005b      	lslpl	r3, r3, #1
 8008430:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 8008434:	0fd9      	lsrs	r1, r3, #31
 8008436:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800843a:	2516      	movs	r5, #22
 800843c:	4620      	mov	r0, r4
 800843e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008442:	107f      	asrs	r7, r7, #1
 8008444:	005b      	lsls	r3, r3, #1
 8008446:	1846      	adds	r6, r0, r1
 8008448:	4296      	cmp	r6, r2
 800844a:	bfde      	ittt	le
 800844c:	1b92      	suble	r2, r2, r6
 800844e:	1870      	addle	r0, r6, r1
 8008450:	1864      	addle	r4, r4, r1
 8008452:	0052      	lsls	r2, r2, #1
 8008454:	3d01      	subs	r5, #1
 8008456:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800845a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800845e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008462:	d1f0      	bne.n	8008446 <__ieee754_sqrt+0x8e>
 8008464:	4629      	mov	r1, r5
 8008466:	f04f 0e20 	mov.w	lr, #32
 800846a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800846e:	4282      	cmp	r2, r0
 8008470:	eb06 0c05 	add.w	ip, r6, r5
 8008474:	dc02      	bgt.n	800847c <__ieee754_sqrt+0xc4>
 8008476:	d113      	bne.n	80084a0 <__ieee754_sqrt+0xe8>
 8008478:	459c      	cmp	ip, r3
 800847a:	d811      	bhi.n	80084a0 <__ieee754_sqrt+0xe8>
 800847c:	f1bc 0f00 	cmp.w	ip, #0
 8008480:	eb0c 0506 	add.w	r5, ip, r6
 8008484:	da43      	bge.n	800850e <__ieee754_sqrt+0x156>
 8008486:	2d00      	cmp	r5, #0
 8008488:	db41      	blt.n	800850e <__ieee754_sqrt+0x156>
 800848a:	f100 0801 	add.w	r8, r0, #1
 800848e:	1a12      	subs	r2, r2, r0
 8008490:	4640      	mov	r0, r8
 8008492:	459c      	cmp	ip, r3
 8008494:	bf88      	it	hi
 8008496:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800849a:	eba3 030c 	sub.w	r3, r3, ip
 800849e:	4431      	add	r1, r6
 80084a0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80084a4:	f1be 0e01 	subs.w	lr, lr, #1
 80084a8:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 80084ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80084b0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80084b4:	d1db      	bne.n	800846e <__ieee754_sqrt+0xb6>
 80084b6:	4313      	orrs	r3, r2
 80084b8:	d006      	beq.n	80084c8 <__ieee754_sqrt+0x110>
 80084ba:	1c48      	adds	r0, r1, #1
 80084bc:	bf0b      	itete	eq
 80084be:	4671      	moveq	r1, lr
 80084c0:	3101      	addne	r1, #1
 80084c2:	3401      	addeq	r4, #1
 80084c4:	f021 0101 	bicne.w	r1, r1, #1
 80084c8:	1063      	asrs	r3, r4, #1
 80084ca:	0849      	lsrs	r1, r1, #1
 80084cc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80084d0:	07e2      	lsls	r2, r4, #31
 80084d2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80084d6:	bf48      	it	mi
 80084d8:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 80084dc:	460e      	mov	r6, r1
 80084de:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80084e2:	e782      	b.n	80083ea <__ieee754_sqrt+0x32>
 80084e4:	0ada      	lsrs	r2, r3, #11
 80084e6:	3815      	subs	r0, #21
 80084e8:	055b      	lsls	r3, r3, #21
 80084ea:	2a00      	cmp	r2, #0
 80084ec:	d0fa      	beq.n	80084e4 <__ieee754_sqrt+0x12c>
 80084ee:	02d5      	lsls	r5, r2, #11
 80084f0:	d50a      	bpl.n	8008508 <__ieee754_sqrt+0x150>
 80084f2:	f1c1 0420 	rsb	r4, r1, #32
 80084f6:	fa23 f404 	lsr.w	r4, r3, r4
 80084fa:	1e4d      	subs	r5, r1, #1
 80084fc:	408b      	lsls	r3, r1
 80084fe:	4322      	orrs	r2, r4
 8008500:	1b41      	subs	r1, r0, r5
 8008502:	e789      	b.n	8008418 <__ieee754_sqrt+0x60>
 8008504:	4608      	mov	r0, r1
 8008506:	e7f0      	b.n	80084ea <__ieee754_sqrt+0x132>
 8008508:	0052      	lsls	r2, r2, #1
 800850a:	3101      	adds	r1, #1
 800850c:	e7ef      	b.n	80084ee <__ieee754_sqrt+0x136>
 800850e:	4680      	mov	r8, r0
 8008510:	e7bd      	b.n	800848e <__ieee754_sqrt+0xd6>
 8008512:	bf00      	nop
 8008514:	7ff00000 	.word	0x7ff00000

08008518 <__ieee754_asinf>:
 8008518:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800851c:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 8008520:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8008524:	4604      	mov	r4, r0
 8008526:	4605      	mov	r5, r0
 8008528:	d10c      	bne.n	8008544 <__ieee754_asinf+0x2c>
 800852a:	498d      	ldr	r1, [pc, #564]	; (8008760 <__ieee754_asinf+0x248>)
 800852c:	f7f8 fc02 	bl	8000d34 <__aeabi_fmul>
 8008530:	498c      	ldr	r1, [pc, #560]	; (8008764 <__ieee754_asinf+0x24c>)
 8008532:	4605      	mov	r5, r0
 8008534:	4620      	mov	r0, r4
 8008536:	f7f8 fbfd 	bl	8000d34 <__aeabi_fmul>
 800853a:	4601      	mov	r1, r0
 800853c:	4628      	mov	r0, r5
 800853e:	f7f8 faf1 	bl	8000b24 <__addsf3>
 8008542:	e006      	b.n	8008552 <__ieee754_asinf+0x3a>
 8008544:	dd07      	ble.n	8008556 <__ieee754_asinf+0x3e>
 8008546:	4601      	mov	r1, r0
 8008548:	f7f8 faea 	bl	8000b20 <__aeabi_fsub>
 800854c:	4601      	mov	r1, r0
 800854e:	f7f8 fca5 	bl	8000e9c <__aeabi_fdiv>
 8008552:	4604      	mov	r4, r0
 8008554:	e00e      	b.n	8008574 <__ieee754_asinf+0x5c>
 8008556:	f1b8 5f7c 	cmp.w	r8, #1056964608	; 0x3f000000
 800855a:	da58      	bge.n	800860e <__ieee754_asinf+0xf6>
 800855c:	f1b8 5f48 	cmp.w	r8, #838860800	; 0x32000000
 8008560:	da0b      	bge.n	800857a <__ieee754_asinf+0x62>
 8008562:	4981      	ldr	r1, [pc, #516]	; (8008768 <__ieee754_asinf+0x250>)
 8008564:	f7f8 fade 	bl	8000b24 <__addsf3>
 8008568:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800856c:	f7f8 fd9e 	bl	80010ac <__aeabi_fcmpgt>
 8008570:	2800      	cmp	r0, #0
 8008572:	d04c      	beq.n	800860e <__ieee754_asinf+0xf6>
 8008574:	4620      	mov	r0, r4
 8008576:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800857a:	4601      	mov	r1, r0
 800857c:	f7f8 fbda 	bl	8000d34 <__aeabi_fmul>
 8008580:	4605      	mov	r5, r0
 8008582:	497a      	ldr	r1, [pc, #488]	; (800876c <__ieee754_asinf+0x254>)
 8008584:	f7f8 fbd6 	bl	8000d34 <__aeabi_fmul>
 8008588:	4979      	ldr	r1, [pc, #484]	; (8008770 <__ieee754_asinf+0x258>)
 800858a:	f7f8 facb 	bl	8000b24 <__addsf3>
 800858e:	4629      	mov	r1, r5
 8008590:	f7f8 fbd0 	bl	8000d34 <__aeabi_fmul>
 8008594:	4977      	ldr	r1, [pc, #476]	; (8008774 <__ieee754_asinf+0x25c>)
 8008596:	f7f8 fac3 	bl	8000b20 <__aeabi_fsub>
 800859a:	4629      	mov	r1, r5
 800859c:	f7f8 fbca 	bl	8000d34 <__aeabi_fmul>
 80085a0:	4975      	ldr	r1, [pc, #468]	; (8008778 <__ieee754_asinf+0x260>)
 80085a2:	f7f8 fabf 	bl	8000b24 <__addsf3>
 80085a6:	4629      	mov	r1, r5
 80085a8:	f7f8 fbc4 	bl	8000d34 <__aeabi_fmul>
 80085ac:	4973      	ldr	r1, [pc, #460]	; (800877c <__ieee754_asinf+0x264>)
 80085ae:	f7f8 fab7 	bl	8000b20 <__aeabi_fsub>
 80085b2:	4629      	mov	r1, r5
 80085b4:	f7f8 fbbe 	bl	8000d34 <__aeabi_fmul>
 80085b8:	4971      	ldr	r1, [pc, #452]	; (8008780 <__ieee754_asinf+0x268>)
 80085ba:	f7f8 fab3 	bl	8000b24 <__addsf3>
 80085be:	4629      	mov	r1, r5
 80085c0:	f7f8 fbb8 	bl	8000d34 <__aeabi_fmul>
 80085c4:	496f      	ldr	r1, [pc, #444]	; (8008784 <__ieee754_asinf+0x26c>)
 80085c6:	4606      	mov	r6, r0
 80085c8:	4628      	mov	r0, r5
 80085ca:	f7f8 fbb3 	bl	8000d34 <__aeabi_fmul>
 80085ce:	496e      	ldr	r1, [pc, #440]	; (8008788 <__ieee754_asinf+0x270>)
 80085d0:	f7f8 faa6 	bl	8000b20 <__aeabi_fsub>
 80085d4:	4629      	mov	r1, r5
 80085d6:	f7f8 fbad 	bl	8000d34 <__aeabi_fmul>
 80085da:	496c      	ldr	r1, [pc, #432]	; (800878c <__ieee754_asinf+0x274>)
 80085dc:	f7f8 faa2 	bl	8000b24 <__addsf3>
 80085e0:	4629      	mov	r1, r5
 80085e2:	f7f8 fba7 	bl	8000d34 <__aeabi_fmul>
 80085e6:	496a      	ldr	r1, [pc, #424]	; (8008790 <__ieee754_asinf+0x278>)
 80085e8:	f7f8 fa9a 	bl	8000b20 <__aeabi_fsub>
 80085ec:	4629      	mov	r1, r5
 80085ee:	f7f8 fba1 	bl	8000d34 <__aeabi_fmul>
 80085f2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80085f6:	f7f8 fa95 	bl	8000b24 <__addsf3>
 80085fa:	4601      	mov	r1, r0
 80085fc:	4630      	mov	r0, r6
 80085fe:	f7f8 fc4d 	bl	8000e9c <__aeabi_fdiv>
 8008602:	4621      	mov	r1, r4
 8008604:	f7f8 fb96 	bl	8000d34 <__aeabi_fmul>
 8008608:	4601      	mov	r1, r0
 800860a:	4620      	mov	r0, r4
 800860c:	e797      	b.n	800853e <__ieee754_asinf+0x26>
 800860e:	4620      	mov	r0, r4
 8008610:	f000 faaa 	bl	8008b68 <fabsf>
 8008614:	4601      	mov	r1, r0
 8008616:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800861a:	f7f8 fa81 	bl	8000b20 <__aeabi_fsub>
 800861e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8008622:	f7f8 fb87 	bl	8000d34 <__aeabi_fmul>
 8008626:	4606      	mov	r6, r0
 8008628:	4950      	ldr	r1, [pc, #320]	; (800876c <__ieee754_asinf+0x254>)
 800862a:	f7f8 fb83 	bl	8000d34 <__aeabi_fmul>
 800862e:	4950      	ldr	r1, [pc, #320]	; (8008770 <__ieee754_asinf+0x258>)
 8008630:	f7f8 fa78 	bl	8000b24 <__addsf3>
 8008634:	4631      	mov	r1, r6
 8008636:	f7f8 fb7d 	bl	8000d34 <__aeabi_fmul>
 800863a:	494e      	ldr	r1, [pc, #312]	; (8008774 <__ieee754_asinf+0x25c>)
 800863c:	f7f8 fa70 	bl	8000b20 <__aeabi_fsub>
 8008640:	4631      	mov	r1, r6
 8008642:	f7f8 fb77 	bl	8000d34 <__aeabi_fmul>
 8008646:	494c      	ldr	r1, [pc, #304]	; (8008778 <__ieee754_asinf+0x260>)
 8008648:	f7f8 fa6c 	bl	8000b24 <__addsf3>
 800864c:	4631      	mov	r1, r6
 800864e:	f7f8 fb71 	bl	8000d34 <__aeabi_fmul>
 8008652:	494a      	ldr	r1, [pc, #296]	; (800877c <__ieee754_asinf+0x264>)
 8008654:	f7f8 fa64 	bl	8000b20 <__aeabi_fsub>
 8008658:	4631      	mov	r1, r6
 800865a:	f7f8 fb6b 	bl	8000d34 <__aeabi_fmul>
 800865e:	4948      	ldr	r1, [pc, #288]	; (8008780 <__ieee754_asinf+0x268>)
 8008660:	f7f8 fa60 	bl	8000b24 <__addsf3>
 8008664:	4631      	mov	r1, r6
 8008666:	f7f8 fb65 	bl	8000d34 <__aeabi_fmul>
 800866a:	4946      	ldr	r1, [pc, #280]	; (8008784 <__ieee754_asinf+0x26c>)
 800866c:	4681      	mov	r9, r0
 800866e:	4630      	mov	r0, r6
 8008670:	f7f8 fb60 	bl	8000d34 <__aeabi_fmul>
 8008674:	4944      	ldr	r1, [pc, #272]	; (8008788 <__ieee754_asinf+0x270>)
 8008676:	f7f8 fa53 	bl	8000b20 <__aeabi_fsub>
 800867a:	4631      	mov	r1, r6
 800867c:	f7f8 fb5a 	bl	8000d34 <__aeabi_fmul>
 8008680:	4942      	ldr	r1, [pc, #264]	; (800878c <__ieee754_asinf+0x274>)
 8008682:	f7f8 fa4f 	bl	8000b24 <__addsf3>
 8008686:	4631      	mov	r1, r6
 8008688:	f7f8 fb54 	bl	8000d34 <__aeabi_fmul>
 800868c:	4940      	ldr	r1, [pc, #256]	; (8008790 <__ieee754_asinf+0x278>)
 800868e:	f7f8 fa47 	bl	8000b20 <__aeabi_fsub>
 8008692:	4631      	mov	r1, r6
 8008694:	f7f8 fb4e 	bl	8000d34 <__aeabi_fmul>
 8008698:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800869c:	f7f8 fa42 	bl	8000b24 <__addsf3>
 80086a0:	4682      	mov	sl, r0
 80086a2:	4630      	mov	r0, r6
 80086a4:	f000 f902 	bl	80088ac <__ieee754_sqrtf>
 80086a8:	4b3a      	ldr	r3, [pc, #232]	; (8008794 <__ieee754_asinf+0x27c>)
 80086aa:	4607      	mov	r7, r0
 80086ac:	4598      	cmp	r8, r3
 80086ae:	dd1a      	ble.n	80086e6 <__ieee754_asinf+0x1ce>
 80086b0:	4651      	mov	r1, sl
 80086b2:	4648      	mov	r0, r9
 80086b4:	f7f8 fbf2 	bl	8000e9c <__aeabi_fdiv>
 80086b8:	4639      	mov	r1, r7
 80086ba:	f7f8 fb3b 	bl	8000d34 <__aeabi_fmul>
 80086be:	4639      	mov	r1, r7
 80086c0:	f7f8 fa30 	bl	8000b24 <__addsf3>
 80086c4:	4601      	mov	r1, r0
 80086c6:	f7f8 fa2d 	bl	8000b24 <__addsf3>
 80086ca:	4933      	ldr	r1, [pc, #204]	; (8008798 <__ieee754_asinf+0x280>)
 80086cc:	f7f8 fa2a 	bl	8000b24 <__addsf3>
 80086d0:	4601      	mov	r1, r0
 80086d2:	4823      	ldr	r0, [pc, #140]	; (8008760 <__ieee754_asinf+0x248>)
 80086d4:	f7f8 fa24 	bl	8000b20 <__aeabi_fsub>
 80086d8:	2d00      	cmp	r5, #0
 80086da:	4604      	mov	r4, r0
 80086dc:	f73f af4a 	bgt.w	8008574 <__ieee754_asinf+0x5c>
 80086e0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80086e4:	e735      	b.n	8008552 <__ieee754_asinf+0x3a>
 80086e6:	4601      	mov	r1, r0
 80086e8:	f420 687f 	bic.w	r8, r0, #4080	; 0xff0
 80086ec:	f7f8 fa1a 	bl	8000b24 <__addsf3>
 80086f0:	4651      	mov	r1, sl
 80086f2:	4604      	mov	r4, r0
 80086f4:	4648      	mov	r0, r9
 80086f6:	f7f8 fbd1 	bl	8000e9c <__aeabi_fdiv>
 80086fa:	4601      	mov	r1, r0
 80086fc:	4620      	mov	r0, r4
 80086fe:	f7f8 fb19 	bl	8000d34 <__aeabi_fmul>
 8008702:	f028 080f 	bic.w	r8, r8, #15
 8008706:	4681      	mov	r9, r0
 8008708:	4641      	mov	r1, r8
 800870a:	4640      	mov	r0, r8
 800870c:	f7f8 fb12 	bl	8000d34 <__aeabi_fmul>
 8008710:	4601      	mov	r1, r0
 8008712:	4630      	mov	r0, r6
 8008714:	f7f8 fa04 	bl	8000b20 <__aeabi_fsub>
 8008718:	4641      	mov	r1, r8
 800871a:	4604      	mov	r4, r0
 800871c:	4638      	mov	r0, r7
 800871e:	f7f8 fa01 	bl	8000b24 <__addsf3>
 8008722:	4601      	mov	r1, r0
 8008724:	4620      	mov	r0, r4
 8008726:	f7f8 fbb9 	bl	8000e9c <__aeabi_fdiv>
 800872a:	4601      	mov	r1, r0
 800872c:	f7f8 f9fa 	bl	8000b24 <__addsf3>
 8008730:	4601      	mov	r1, r0
 8008732:	480c      	ldr	r0, [pc, #48]	; (8008764 <__ieee754_asinf+0x24c>)
 8008734:	f7f8 f9f4 	bl	8000b20 <__aeabi_fsub>
 8008738:	4601      	mov	r1, r0
 800873a:	4648      	mov	r0, r9
 800873c:	f7f8 f9f0 	bl	8000b20 <__aeabi_fsub>
 8008740:	4641      	mov	r1, r8
 8008742:	4604      	mov	r4, r0
 8008744:	4640      	mov	r0, r8
 8008746:	f7f8 f9ed 	bl	8000b24 <__addsf3>
 800874a:	4601      	mov	r1, r0
 800874c:	4813      	ldr	r0, [pc, #76]	; (800879c <__ieee754_asinf+0x284>)
 800874e:	f7f8 f9e7 	bl	8000b20 <__aeabi_fsub>
 8008752:	4601      	mov	r1, r0
 8008754:	4620      	mov	r0, r4
 8008756:	f7f8 f9e3 	bl	8000b20 <__aeabi_fsub>
 800875a:	4601      	mov	r1, r0
 800875c:	480f      	ldr	r0, [pc, #60]	; (800879c <__ieee754_asinf+0x284>)
 800875e:	e7b9      	b.n	80086d4 <__ieee754_asinf+0x1bc>
 8008760:	3fc90fdb 	.word	0x3fc90fdb
 8008764:	b33bbd2e 	.word	0xb33bbd2e
 8008768:	7149f2ca 	.word	0x7149f2ca
 800876c:	3811ef08 	.word	0x3811ef08
 8008770:	3a4f7f04 	.word	0x3a4f7f04
 8008774:	3d241146 	.word	0x3d241146
 8008778:	3e4e0aa8 	.word	0x3e4e0aa8
 800877c:	3ea6b090 	.word	0x3ea6b090
 8008780:	3e2aaaab 	.word	0x3e2aaaab
 8008784:	3d9dc62e 	.word	0x3d9dc62e
 8008788:	3f303361 	.word	0x3f303361
 800878c:	4001572d 	.word	0x4001572d
 8008790:	4019d139 	.word	0x4019d139
 8008794:	3f799999 	.word	0x3f799999
 8008798:	333bbd2e 	.word	0x333bbd2e
 800879c:	3f490fdb 	.word	0x3f490fdb

080087a0 <__ieee754_atan2f>:
 80087a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087a2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80087a6:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 80087aa:	4603      	mov	r3, r0
 80087ac:	dc05      	bgt.n	80087ba <__ieee754_atan2f+0x1a>
 80087ae:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 80087b2:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80087b6:	4607      	mov	r7, r0
 80087b8:	dd04      	ble.n	80087c4 <__ieee754_atan2f+0x24>
 80087ba:	4618      	mov	r0, r3
 80087bc:	f7f8 f9b2 	bl	8000b24 <__addsf3>
 80087c0:	4603      	mov	r3, r0
 80087c2:	e011      	b.n	80087e8 <__ieee754_atan2f+0x48>
 80087c4:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 80087c8:	d103      	bne.n	80087d2 <__ieee754_atan2f+0x32>
 80087ca:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80087ce:	f000 b8bf 	b.w	8008950 <atanf>
 80087d2:	178c      	asrs	r4, r1, #30
 80087d4:	f004 0402 	and.w	r4, r4, #2
 80087d8:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80087dc:	b932      	cbnz	r2, 80087ec <__ieee754_atan2f+0x4c>
 80087de:	2c02      	cmp	r4, #2
 80087e0:	d04c      	beq.n	800887c <__ieee754_atan2f+0xdc>
 80087e2:	2c03      	cmp	r4, #3
 80087e4:	d100      	bne.n	80087e8 <__ieee754_atan2f+0x48>
 80087e6:	4b29      	ldr	r3, [pc, #164]	; (800888c <__ieee754_atan2f+0xec>)
 80087e8:	4618      	mov	r0, r3
 80087ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087ec:	b91e      	cbnz	r6, 80087f6 <__ieee754_atan2f+0x56>
 80087ee:	2f00      	cmp	r7, #0
 80087f0:	da4a      	bge.n	8008888 <__ieee754_atan2f+0xe8>
 80087f2:	4b27      	ldr	r3, [pc, #156]	; (8008890 <__ieee754_atan2f+0xf0>)
 80087f4:	e7f8      	b.n	80087e8 <__ieee754_atan2f+0x48>
 80087f6:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 80087fa:	d10e      	bne.n	800881a <__ieee754_atan2f+0x7a>
 80087fc:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008800:	f104 34ff 	add.w	r4, r4, #4294967295
 8008804:	d105      	bne.n	8008812 <__ieee754_atan2f+0x72>
 8008806:	2c02      	cmp	r4, #2
 8008808:	d83a      	bhi.n	8008880 <__ieee754_atan2f+0xe0>
 800880a:	4b22      	ldr	r3, [pc, #136]	; (8008894 <__ieee754_atan2f+0xf4>)
 800880c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8008810:	e7ea      	b.n	80087e8 <__ieee754_atan2f+0x48>
 8008812:	2c02      	cmp	r4, #2
 8008814:	d836      	bhi.n	8008884 <__ieee754_atan2f+0xe4>
 8008816:	4b20      	ldr	r3, [pc, #128]	; (8008898 <__ieee754_atan2f+0xf8>)
 8008818:	e7f8      	b.n	800880c <__ieee754_atan2f+0x6c>
 800881a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800881e:	d0e6      	beq.n	80087ee <__ieee754_atan2f+0x4e>
 8008820:	1b92      	subs	r2, r2, r6
 8008822:	f1b2 5ff4 	cmp.w	r2, #511705088	; 0x1e800000
 8008826:	ea4f 50e2 	mov.w	r0, r2, asr #23
 800882a:	da17      	bge.n	800885c <__ieee754_atan2f+0xbc>
 800882c:	2900      	cmp	r1, #0
 800882e:	da01      	bge.n	8008834 <__ieee754_atan2f+0x94>
 8008830:	303c      	adds	r0, #60	; 0x3c
 8008832:	db15      	blt.n	8008860 <__ieee754_atan2f+0xc0>
 8008834:	4618      	mov	r0, r3
 8008836:	f7f8 fb31 	bl	8000e9c <__aeabi_fdiv>
 800883a:	f000 f995 	bl	8008b68 <fabsf>
 800883e:	f000 f887 	bl	8008950 <atanf>
 8008842:	4603      	mov	r3, r0
 8008844:	2c01      	cmp	r4, #1
 8008846:	d00d      	beq.n	8008864 <__ieee754_atan2f+0xc4>
 8008848:	2c02      	cmp	r4, #2
 800884a:	d00e      	beq.n	800886a <__ieee754_atan2f+0xca>
 800884c:	2c00      	cmp	r4, #0
 800884e:	d0cb      	beq.n	80087e8 <__ieee754_atan2f+0x48>
 8008850:	4912      	ldr	r1, [pc, #72]	; (800889c <__ieee754_atan2f+0xfc>)
 8008852:	4618      	mov	r0, r3
 8008854:	f7f8 f966 	bl	8000b24 <__addsf3>
 8008858:	4911      	ldr	r1, [pc, #68]	; (80088a0 <__ieee754_atan2f+0x100>)
 800885a:	e00c      	b.n	8008876 <__ieee754_atan2f+0xd6>
 800885c:	4b11      	ldr	r3, [pc, #68]	; (80088a4 <__ieee754_atan2f+0x104>)
 800885e:	e7f1      	b.n	8008844 <__ieee754_atan2f+0xa4>
 8008860:	2300      	movs	r3, #0
 8008862:	e7ef      	b.n	8008844 <__ieee754_atan2f+0xa4>
 8008864:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008868:	e7be      	b.n	80087e8 <__ieee754_atan2f+0x48>
 800886a:	490c      	ldr	r1, [pc, #48]	; (800889c <__ieee754_atan2f+0xfc>)
 800886c:	4618      	mov	r0, r3
 800886e:	f7f8 f959 	bl	8000b24 <__addsf3>
 8008872:	4601      	mov	r1, r0
 8008874:	480a      	ldr	r0, [pc, #40]	; (80088a0 <__ieee754_atan2f+0x100>)
 8008876:	f7f8 f953 	bl	8000b20 <__aeabi_fsub>
 800887a:	e7a1      	b.n	80087c0 <__ieee754_atan2f+0x20>
 800887c:	4b08      	ldr	r3, [pc, #32]	; (80088a0 <__ieee754_atan2f+0x100>)
 800887e:	e7b3      	b.n	80087e8 <__ieee754_atan2f+0x48>
 8008880:	4b09      	ldr	r3, [pc, #36]	; (80088a8 <__ieee754_atan2f+0x108>)
 8008882:	e7b1      	b.n	80087e8 <__ieee754_atan2f+0x48>
 8008884:	2300      	movs	r3, #0
 8008886:	e7af      	b.n	80087e8 <__ieee754_atan2f+0x48>
 8008888:	4b06      	ldr	r3, [pc, #24]	; (80088a4 <__ieee754_atan2f+0x104>)
 800888a:	e7ad      	b.n	80087e8 <__ieee754_atan2f+0x48>
 800888c:	c0490fdb 	.word	0xc0490fdb
 8008890:	bfc90fdb 	.word	0xbfc90fdb
 8008894:	08008bbc 	.word	0x08008bbc
 8008898:	08008bc8 	.word	0x08008bc8
 800889c:	33bbbd2e 	.word	0x33bbbd2e
 80088a0:	40490fdb 	.word	0x40490fdb
 80088a4:	3fc90fdb 	.word	0x3fc90fdb
 80088a8:	3f490fdb 	.word	0x3f490fdb

080088ac <__ieee754_sqrtf>:
 80088ac:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 80088b0:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80088b4:	b570      	push	{r4, r5, r6, lr}
 80088b6:	4603      	mov	r3, r0
 80088b8:	4604      	mov	r4, r0
 80088ba:	d309      	bcc.n	80088d0 <__ieee754_sqrtf+0x24>
 80088bc:	4601      	mov	r1, r0
 80088be:	f7f8 fa39 	bl	8000d34 <__aeabi_fmul>
 80088c2:	4601      	mov	r1, r0
 80088c4:	4620      	mov	r0, r4
 80088c6:	f7f8 f92d 	bl	8000b24 <__addsf3>
 80088ca:	4604      	mov	r4, r0
 80088cc:	4620      	mov	r0, r4
 80088ce:	bd70      	pop	{r4, r5, r6, pc}
 80088d0:	2a00      	cmp	r2, #0
 80088d2:	d0fb      	beq.n	80088cc <__ieee754_sqrtf+0x20>
 80088d4:	2800      	cmp	r0, #0
 80088d6:	da06      	bge.n	80088e6 <__ieee754_sqrtf+0x3a>
 80088d8:	4601      	mov	r1, r0
 80088da:	f7f8 f921 	bl	8000b20 <__aeabi_fsub>
 80088de:	4601      	mov	r1, r0
 80088e0:	f7f8 fadc 	bl	8000e9c <__aeabi_fdiv>
 80088e4:	e7f1      	b.n	80088ca <__ieee754_sqrtf+0x1e>
 80088e6:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 80088ea:	ea4f 51e0 	mov.w	r1, r0, asr #23
 80088ee:	d029      	beq.n	8008944 <__ieee754_sqrtf+0x98>
 80088f0:	f3c3 0216 	ubfx	r2, r3, #0, #23
 80088f4:	07cb      	lsls	r3, r1, #31
 80088f6:	f04f 0300 	mov.w	r3, #0
 80088fa:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 80088fe:	f04f 0419 	mov.w	r4, #25
 8008902:	461e      	mov	r6, r3
 8008904:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8008908:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800890c:	bf58      	it	pl
 800890e:	0052      	lslpl	r2, r2, #1
 8008910:	1040      	asrs	r0, r0, #1
 8008912:	0052      	lsls	r2, r2, #1
 8008914:	1875      	adds	r5, r6, r1
 8008916:	4295      	cmp	r5, r2
 8008918:	bfde      	ittt	le
 800891a:	186e      	addle	r6, r5, r1
 800891c:	1b52      	suble	r2, r2, r5
 800891e:	185b      	addle	r3, r3, r1
 8008920:	3c01      	subs	r4, #1
 8008922:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8008926:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800892a:	d1f3      	bne.n	8008914 <__ieee754_sqrtf+0x68>
 800892c:	b112      	cbz	r2, 8008934 <__ieee754_sqrtf+0x88>
 800892e:	3301      	adds	r3, #1
 8008930:	f023 0301 	bic.w	r3, r3, #1
 8008934:	105c      	asrs	r4, r3, #1
 8008936:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 800893a:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 800893e:	e7c5      	b.n	80088cc <__ieee754_sqrtf+0x20>
 8008940:	005b      	lsls	r3, r3, #1
 8008942:	3201      	adds	r2, #1
 8008944:	0218      	lsls	r0, r3, #8
 8008946:	d5fb      	bpl.n	8008940 <__ieee754_sqrtf+0x94>
 8008948:	3a01      	subs	r2, #1
 800894a:	1a89      	subs	r1, r1, r2
 800894c:	e7d0      	b.n	80088f0 <__ieee754_sqrtf+0x44>
	...

08008950 <atanf>:
 8008950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008954:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 8008958:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 800895c:	4604      	mov	r4, r0
 800895e:	4680      	mov	r8, r0
 8008960:	db0e      	blt.n	8008980 <atanf+0x30>
 8008962:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8008966:	dd04      	ble.n	8008972 <atanf+0x22>
 8008968:	4601      	mov	r1, r0
 800896a:	f7f8 f8db 	bl	8000b24 <__addsf3>
 800896e:	4604      	mov	r4, r0
 8008970:	e003      	b.n	800897a <atanf+0x2a>
 8008972:	2800      	cmp	r0, #0
 8008974:	f300 80ce 	bgt.w	8008b14 <atanf+0x1c4>
 8008978:	4c67      	ldr	r4, [pc, #412]	; (8008b18 <atanf+0x1c8>)
 800897a:	4620      	mov	r0, r4
 800897c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008980:	4b66      	ldr	r3, [pc, #408]	; (8008b1c <atanf+0x1cc>)
 8008982:	429d      	cmp	r5, r3
 8008984:	dc0e      	bgt.n	80089a4 <atanf+0x54>
 8008986:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 800898a:	da08      	bge.n	800899e <atanf+0x4e>
 800898c:	4964      	ldr	r1, [pc, #400]	; (8008b20 <atanf+0x1d0>)
 800898e:	f7f8 f8c9 	bl	8000b24 <__addsf3>
 8008992:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008996:	f7f8 fb89 	bl	80010ac <__aeabi_fcmpgt>
 800899a:	2800      	cmp	r0, #0
 800899c:	d1ed      	bne.n	800897a <atanf+0x2a>
 800899e:	f04f 36ff 	mov.w	r6, #4294967295
 80089a2:	e01c      	b.n	80089de <atanf+0x8e>
 80089a4:	f000 f8e0 	bl	8008b68 <fabsf>
 80089a8:	4b5e      	ldr	r3, [pc, #376]	; (8008b24 <atanf+0x1d4>)
 80089aa:	4604      	mov	r4, r0
 80089ac:	429d      	cmp	r5, r3
 80089ae:	dc7c      	bgt.n	8008aaa <atanf+0x15a>
 80089b0:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 80089b4:	429d      	cmp	r5, r3
 80089b6:	dc67      	bgt.n	8008a88 <atanf+0x138>
 80089b8:	4601      	mov	r1, r0
 80089ba:	f7f8 f8b3 	bl	8000b24 <__addsf3>
 80089be:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80089c2:	f7f8 f8ad 	bl	8000b20 <__aeabi_fsub>
 80089c6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80089ca:	4605      	mov	r5, r0
 80089cc:	4620      	mov	r0, r4
 80089ce:	f7f8 f8a9 	bl	8000b24 <__addsf3>
 80089d2:	4601      	mov	r1, r0
 80089d4:	4628      	mov	r0, r5
 80089d6:	f7f8 fa61 	bl	8000e9c <__aeabi_fdiv>
 80089da:	2600      	movs	r6, #0
 80089dc:	4604      	mov	r4, r0
 80089de:	4621      	mov	r1, r4
 80089e0:	4620      	mov	r0, r4
 80089e2:	f7f8 f9a7 	bl	8000d34 <__aeabi_fmul>
 80089e6:	4601      	mov	r1, r0
 80089e8:	4607      	mov	r7, r0
 80089ea:	f7f8 f9a3 	bl	8000d34 <__aeabi_fmul>
 80089ee:	4605      	mov	r5, r0
 80089f0:	494d      	ldr	r1, [pc, #308]	; (8008b28 <atanf+0x1d8>)
 80089f2:	f7f8 f99f 	bl	8000d34 <__aeabi_fmul>
 80089f6:	494d      	ldr	r1, [pc, #308]	; (8008b2c <atanf+0x1dc>)
 80089f8:	f7f8 f894 	bl	8000b24 <__addsf3>
 80089fc:	4629      	mov	r1, r5
 80089fe:	f7f8 f999 	bl	8000d34 <__aeabi_fmul>
 8008a02:	494b      	ldr	r1, [pc, #300]	; (8008b30 <atanf+0x1e0>)
 8008a04:	f7f8 f88e 	bl	8000b24 <__addsf3>
 8008a08:	4629      	mov	r1, r5
 8008a0a:	f7f8 f993 	bl	8000d34 <__aeabi_fmul>
 8008a0e:	4949      	ldr	r1, [pc, #292]	; (8008b34 <atanf+0x1e4>)
 8008a10:	f7f8 f888 	bl	8000b24 <__addsf3>
 8008a14:	4629      	mov	r1, r5
 8008a16:	f7f8 f98d 	bl	8000d34 <__aeabi_fmul>
 8008a1a:	4947      	ldr	r1, [pc, #284]	; (8008b38 <atanf+0x1e8>)
 8008a1c:	f7f8 f882 	bl	8000b24 <__addsf3>
 8008a20:	4629      	mov	r1, r5
 8008a22:	f7f8 f987 	bl	8000d34 <__aeabi_fmul>
 8008a26:	4945      	ldr	r1, [pc, #276]	; (8008b3c <atanf+0x1ec>)
 8008a28:	f7f8 f87c 	bl	8000b24 <__addsf3>
 8008a2c:	4639      	mov	r1, r7
 8008a2e:	f7f8 f981 	bl	8000d34 <__aeabi_fmul>
 8008a32:	4943      	ldr	r1, [pc, #268]	; (8008b40 <atanf+0x1f0>)
 8008a34:	4607      	mov	r7, r0
 8008a36:	4628      	mov	r0, r5
 8008a38:	f7f8 f97c 	bl	8000d34 <__aeabi_fmul>
 8008a3c:	4941      	ldr	r1, [pc, #260]	; (8008b44 <atanf+0x1f4>)
 8008a3e:	f7f8 f86f 	bl	8000b20 <__aeabi_fsub>
 8008a42:	4629      	mov	r1, r5
 8008a44:	f7f8 f976 	bl	8000d34 <__aeabi_fmul>
 8008a48:	493f      	ldr	r1, [pc, #252]	; (8008b48 <atanf+0x1f8>)
 8008a4a:	f7f8 f869 	bl	8000b20 <__aeabi_fsub>
 8008a4e:	4629      	mov	r1, r5
 8008a50:	f7f8 f970 	bl	8000d34 <__aeabi_fmul>
 8008a54:	493d      	ldr	r1, [pc, #244]	; (8008b4c <atanf+0x1fc>)
 8008a56:	f7f8 f863 	bl	8000b20 <__aeabi_fsub>
 8008a5a:	4629      	mov	r1, r5
 8008a5c:	f7f8 f96a 	bl	8000d34 <__aeabi_fmul>
 8008a60:	493b      	ldr	r1, [pc, #236]	; (8008b50 <atanf+0x200>)
 8008a62:	f7f8 f85d 	bl	8000b20 <__aeabi_fsub>
 8008a66:	4629      	mov	r1, r5
 8008a68:	f7f8 f964 	bl	8000d34 <__aeabi_fmul>
 8008a6c:	4601      	mov	r1, r0
 8008a6e:	4638      	mov	r0, r7
 8008a70:	f7f8 f858 	bl	8000b24 <__addsf3>
 8008a74:	4621      	mov	r1, r4
 8008a76:	f7f8 f95d 	bl	8000d34 <__aeabi_fmul>
 8008a7a:	1c73      	adds	r3, r6, #1
 8008a7c:	4601      	mov	r1, r0
 8008a7e:	d133      	bne.n	8008ae8 <atanf+0x198>
 8008a80:	4620      	mov	r0, r4
 8008a82:	f7f8 f84d 	bl	8000b20 <__aeabi_fsub>
 8008a86:	e772      	b.n	800896e <atanf+0x1e>
 8008a88:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008a8c:	f7f8 f848 	bl	8000b20 <__aeabi_fsub>
 8008a90:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008a94:	4605      	mov	r5, r0
 8008a96:	4620      	mov	r0, r4
 8008a98:	f7f8 f844 	bl	8000b24 <__addsf3>
 8008a9c:	4601      	mov	r1, r0
 8008a9e:	4628      	mov	r0, r5
 8008aa0:	f7f8 f9fc 	bl	8000e9c <__aeabi_fdiv>
 8008aa4:	2601      	movs	r6, #1
 8008aa6:	4604      	mov	r4, r0
 8008aa8:	e799      	b.n	80089de <atanf+0x8e>
 8008aaa:	4b2a      	ldr	r3, [pc, #168]	; (8008b54 <atanf+0x204>)
 8008aac:	429d      	cmp	r5, r3
 8008aae:	dc14      	bgt.n	8008ada <atanf+0x18a>
 8008ab0:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8008ab4:	f7f8 f834 	bl	8000b20 <__aeabi_fsub>
 8008ab8:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8008abc:	4605      	mov	r5, r0
 8008abe:	4620      	mov	r0, r4
 8008ac0:	f7f8 f938 	bl	8000d34 <__aeabi_fmul>
 8008ac4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008ac8:	f7f8 f82c 	bl	8000b24 <__addsf3>
 8008acc:	4601      	mov	r1, r0
 8008ace:	4628      	mov	r0, r5
 8008ad0:	f7f8 f9e4 	bl	8000e9c <__aeabi_fdiv>
 8008ad4:	2602      	movs	r6, #2
 8008ad6:	4604      	mov	r4, r0
 8008ad8:	e781      	b.n	80089de <atanf+0x8e>
 8008ada:	4601      	mov	r1, r0
 8008adc:	481e      	ldr	r0, [pc, #120]	; (8008b58 <atanf+0x208>)
 8008ade:	f7f8 f9dd 	bl	8000e9c <__aeabi_fdiv>
 8008ae2:	2603      	movs	r6, #3
 8008ae4:	4604      	mov	r4, r0
 8008ae6:	e77a      	b.n	80089de <atanf+0x8e>
 8008ae8:	4b1c      	ldr	r3, [pc, #112]	; (8008b5c <atanf+0x20c>)
 8008aea:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8008aee:	f7f8 f817 	bl	8000b20 <__aeabi_fsub>
 8008af2:	4621      	mov	r1, r4
 8008af4:	f7f8 f814 	bl	8000b20 <__aeabi_fsub>
 8008af8:	4b19      	ldr	r3, [pc, #100]	; (8008b60 <atanf+0x210>)
 8008afa:	4601      	mov	r1, r0
 8008afc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008b00:	f7f8 f80e 	bl	8000b20 <__aeabi_fsub>
 8008b04:	f1b8 0f00 	cmp.w	r8, #0
 8008b08:	4604      	mov	r4, r0
 8008b0a:	f6bf af36 	bge.w	800897a <atanf+0x2a>
 8008b0e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8008b12:	e72c      	b.n	800896e <atanf+0x1e>
 8008b14:	4c13      	ldr	r4, [pc, #76]	; (8008b64 <atanf+0x214>)
 8008b16:	e730      	b.n	800897a <atanf+0x2a>
 8008b18:	bfc90fdb 	.word	0xbfc90fdb
 8008b1c:	3edfffff 	.word	0x3edfffff
 8008b20:	7149f2ca 	.word	0x7149f2ca
 8008b24:	3f97ffff 	.word	0x3f97ffff
 8008b28:	3c8569d7 	.word	0x3c8569d7
 8008b2c:	3d4bda59 	.word	0x3d4bda59
 8008b30:	3d886b35 	.word	0x3d886b35
 8008b34:	3dba2e6e 	.word	0x3dba2e6e
 8008b38:	3e124925 	.word	0x3e124925
 8008b3c:	3eaaaaab 	.word	0x3eaaaaab
 8008b40:	bd15a221 	.word	0xbd15a221
 8008b44:	3d6ef16b 	.word	0x3d6ef16b
 8008b48:	3d9d8795 	.word	0x3d9d8795
 8008b4c:	3de38e38 	.word	0x3de38e38
 8008b50:	3e4ccccd 	.word	0x3e4ccccd
 8008b54:	401bffff 	.word	0x401bffff
 8008b58:	bf800000 	.word	0xbf800000
 8008b5c:	08008be4 	.word	0x08008be4
 8008b60:	08008bd4 	.word	0x08008bd4
 8008b64:	3fc90fdb 	.word	0x3fc90fdb

08008b68 <fabsf>:
 8008b68:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8008b6c:	4770      	bx	lr
	...

08008b70 <nanf>:
 8008b70:	4800      	ldr	r0, [pc, #0]	; (8008b74 <nanf+0x4>)
 8008b72:	4770      	bx	lr
 8008b74:	7fc00000 	.word	0x7fc00000

08008b78 <_init>:
 8008b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b7a:	bf00      	nop
 8008b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b7e:	bc08      	pop	{r3}
 8008b80:	469e      	mov	lr, r3
 8008b82:	4770      	bx	lr

08008b84 <_fini>:
 8008b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b86:	bf00      	nop
 8008b88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b8a:	bc08      	pop	{r3}
 8008b8c:	469e      	mov	lr, r3
 8008b8e:	4770      	bx	lr
