
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//cc-13.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 2533260 heartbeat IPC: 3.94748 cumulative IPC: 3.94748 (Simulation time: 0 hr 0 min 34 sec) 
Heartbeat CPU 0 instructions: 20000004 cycles: 5180720 heartbeat IPC: 3.77721 cumulative IPC: 3.86047 (Simulation time: 0 hr 1 min 15 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 7865503 heartbeat IPC: 3.72469 cumulative IPC: 3.81412 (Simulation time: 0 hr 1 min 57 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 10578042 heartbeat IPC: 3.68658 cumulative IPC: 3.78142 (Simulation time: 0 hr 2 min 38 sec) 

Warmup complete CPU 0 instructions: 40000003 cycles: 10578042 (Simulation time: 0 hr 2 min 38 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 34537908 heartbeat IPC: 0.417364 cumulative IPC: 0.417364 (Simulation time: 0 hr 4 min 6 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 59131478 heartbeat IPC: 0.40661 cumulative IPC: 0.411917 (Simulation time: 0 hr 5 min 35 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 82618544 heartbeat IPC: 0.425766 cumulative IPC: 0.416432 (Simulation time: 0 hr 7 min 0 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 106076339 heartbeat IPC: 0.426298 cumulative IPC: 0.418856 (Simulation time: 0 hr 8 min 24 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 129618106 heartbeat IPC: 0.424777 cumulative IPC: 0.420027 (Simulation time: 0 hr 9 min 50 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 151866338 heartbeat IPC: 0.449474 cumulative IPC: 0.424664 (Simulation time: 0 hr 11 min 17 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 173909487 heartbeat IPC: 0.453656 cumulative IPC: 0.428576 (Simulation time: 0 hr 12 min 42 sec) 
Heartbeat CPU 0 instructions: 120000003 cycles: 196112375 heartbeat IPC: 0.450392 cumulative IPC: 0.431187 (Simulation time: 0 hr 13 min 46 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 219193689 heartbeat IPC: 0.433251 cumulative IPC: 0.431415 (Simulation time: 0 hr 14 min 31 sec) 
Heartbeat CPU 0 instructions: 140000003 cycles: 241964087 heartbeat IPC: 0.439167 cumulative IPC: 0.432178 (Simulation time: 0 hr 15 min 16 sec) 
Finished CPU 0 instructions: 100000000 cycles: 231386045 cumulative IPC: 0.432178 (Simulation time: 0 hr 15 min 16 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.432178 instructions: 100000000 cycles: 231386045
cpu0_DTLB TOTAL     ACCESS:   25524255  HIT:   20484413  MISS:    5039842
cpu0_DTLB LOAD      ACCESS:   25323579  HIT:   20283737  MISS:    5039842
cpu0_DTLB RFO       ACCESS:     200676  HIT:     200676  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.74668 cycles
cpu0_DTLB MSHR FULL EVENTS: 334353 MSHR MERGE EVENTS: 256613
cpu0_ITLB TOTAL     ACCESS:   10413720  HIT:   10413720  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10413720  HIT:   10413720  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:    5039842  HIT:    5032361  MISS:       7481
cpu0_STLB LOAD      ACCESS:    5039842  HIT:    5032361  MISS:       7481
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 218.723 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   20855824  HIT:   13246249  MISS:    7609575
cpu0_L1D LOAD      ACCESS:   20647127  HIT:   13044639  MISS:    7602488
cpu0_L1D RFO       ACCESS:     201216  HIT:     201216  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7481  HIT:        394  MISS:       7087
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 26.922 cycles
cpu0_L1D MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 812305
cpu0_L2C TOTAL     ACCESS:    7769944  HIT:    3875454  MISS:    3894482
cpu0_L2C LOAD      ACCESS:    7602488  HIT:    3708108  MISS:    3894380
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     160369  HIT:     160361  MISS:          8
cpu0_L2C TRANSLATION ACCESS:       7087  HIT:       6985  MISS:        102
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 31.6263 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    7788939  HIT:    3413178  MISS:     481302
LLC LOAD      ACCESS:    3894347  HIT:    3413046  MISS:     481301
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    3894490  HIT:         31  MISS:    3894459
LLC TRANSLATION ACCESS:        102  HIT:        101  MISS:          1
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 86.9842 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     362244  ROW_BUFFER_MISS:     119058
 DBUS AVG_CONGESTED_CYCLE:    2.98643
 WQ ROW_BUFFER_HIT:        318  ROW_BUFFER_MISS:        900  FULL:          0


CPU 0 Branch Prediction Accuracy: 87.116% MPKI: 26.2103 Average ROB Occupancy at Mispredict: 18.9962
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 26.2103
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

