
---------- Begin Simulation Statistics ----------
final_tick                                 1143899200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 171244                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409904                       # Number of bytes of host memory used
host_op_rate                                   300438                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.70                       # Real time elapsed on the host
host_tick_rate                               90071013                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2174781                       # Number of instructions simulated
sim_ops                                       3815555                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001144                       # Number of seconds simulated
sim_ticks                                  1143899200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               468320                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 21                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25505                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            491304                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             252782                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          468320                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           215538                       # Number of indirect misses.
system.cpu.branchPred.lookups                  523803                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14415                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13206                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2473769                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1976644                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25627                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     374148                       # Number of branches committed
system.cpu.commit.bw_lim_events                639066                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             852                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          916569                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2174781                       # Number of instructions committed
system.cpu.commit.committedOps                3815555                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2440088                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.563696                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.730817                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1197690     49.08%     49.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       187340      7.68%     56.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       176025      7.21%     63.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       239967      9.83%     73.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       639066     26.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2440088                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      75825                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12613                       # Number of function calls committed.
system.cpu.commit.int_insts                   3759456                       # Number of committed integer instructions.
system.cpu.commit.loads                        533654                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20795      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2989449     78.35%     78.89% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             429      0.01%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38022      1.00%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2996      0.08%     79.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1376      0.04%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6346      0.17%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11415      0.30%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12434      0.33%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6715      0.18%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1273      0.03%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          513766     13.47%     94.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         178152      4.67%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19888      0.52%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12499      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3815555                       # Class of committed instruction
system.cpu.commit.refs                         724305                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2174781                       # Number of Instructions Simulated
system.cpu.committedOps                       3815555                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.314960                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.314960                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8271                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33096                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48648                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4624                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1041963                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4957231                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   319986                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1214182                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25692                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88214                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      619357                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2118                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      210703                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           155                       # TLB misses on write requests
system.cpu.fetch.Branches                      523803                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    262457                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2305328                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5316                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2962219                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  145                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           16                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           870                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   51384                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.183164                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             357976                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             267197                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.035832                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2690037                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.947190                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.928103                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1267229     47.11%     47.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    79760      2.97%     50.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    64438      2.40%     52.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    85063      3.16%     55.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1193547     44.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2690037                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    124249                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    68617                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    228855600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    228855600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    228855600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    228855200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    228855200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    228855200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8498400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8498000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       608800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       608800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       608400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       608000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4548400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4645600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4758800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4659200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     84586000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     84546400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     84570800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     84539200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1749417200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          169712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                30149                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   405179                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.525951                       # Inst execution rate
system.cpu.iew.exec_refs                       831727                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     210688                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  712730                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                653992                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1319                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               548                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               222451                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4732061                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                621039                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             37123                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4363837                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3342                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9370                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25692                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15656                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           582                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40590                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          238                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       120336                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        31799                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             76                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21818                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8331                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6003268                       # num instructions consuming a value
system.cpu.iew.wb_count                       4340714                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.571603                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3431484                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.517865                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4348127                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6751024                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3732163                       # number of integer regfile writes
system.cpu.ipc                               0.760480                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.760480                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27417      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3432832     78.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  454      0.01%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42037      0.96%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4655      0.11%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1430      0.03%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7030      0.16%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15384      0.35%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14310      0.33%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7350      0.17%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2456      0.06%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               605844     13.77%     94.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              199656      4.54%     99.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26212      0.60%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13896      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4400963                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   93794                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              188989                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        90187                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             138433                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4279752                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11321829                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4250527                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5510197                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4730028                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4400963                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2033                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          916495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18858                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1181                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1369221                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2690037                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.636023                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.670049                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1203305     44.73%     44.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              183569      6.82%     51.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              317692     11.81%     63.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              359874     13.38%     76.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              625597     23.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2690037                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.538933                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      262600                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           404                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11626                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5472                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               653992                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              222451                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1677926                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    774                       # number of misc regfile writes
system.cpu.numCycles                          2859749                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     77                       # Number of system calls
system.cpu.rename.BlockCycles                  856786                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5135918                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               28                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43853                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   370334                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14498                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4393                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12724132                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4878044                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6568235                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1243820                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  76430                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25692                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                171745                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1432294                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            162395                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7726028                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          21660                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                996                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    201163                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1053                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6533146                       # The number of ROB reads
system.cpu.rob.rob_writes                     9715153                       # The number of ROB writes
system.cpu.timesIdled                            1727                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18919                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          437                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          39112                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              438                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          648                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            648                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              108                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9560                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23241                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1143899200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12370                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1360                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8200                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1311                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1311                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12370                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       962624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       962624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  962624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13681                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13681    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13681                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11494981                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29714819                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1143899200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18147                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4165                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24399                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                917                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2049                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2049                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18147                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8971                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50333                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   59304                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       196672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1275136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1471808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10569                       # Total snoops (count)
system.l2bus.snoopTraffic                       87296                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30761                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015084                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.122156                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30298     98.49%     98.49% # Request fanout histogram
system.l2bus.snoop_fanout::1                      462      1.50%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30761                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20543997                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19352615                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3692799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1143899200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1143899200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       258646                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           258646                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       258646                       # number of overall hits
system.cpu.icache.overall_hits::total          258646                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3810                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3810                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3810                       # number of overall misses
system.cpu.icache.overall_misses::total          3810                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    185577200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    185577200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    185577200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    185577200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       262456                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       262456                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       262456                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       262456                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014517                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014517                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014517                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014517                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48707.926509                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48707.926509                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48707.926509                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48707.926509                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          169                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          733                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          733                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          733                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          733                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3077                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3077                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3077                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3077                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149691600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149691600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149691600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149691600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011724                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011724                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011724                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011724                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48648.553786                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48648.553786                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48648.553786                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48648.553786                       # average overall mshr miss latency
system.cpu.icache.replacements                   2821                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       258646                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          258646                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3810                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3810                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    185577200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    185577200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       262456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       262456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014517                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014517                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48707.926509                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48707.926509                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          733                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          733                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3077                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3077                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149691600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149691600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48648.553786                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48648.553786                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1143899200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1143899200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.600349                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              237495                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2821                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             84.188231                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.600349                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990626                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990626                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            527989                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           527989                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1143899200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1143899200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1143899200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       733072                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           733072                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       733072                       # number of overall hits
system.cpu.dcache.overall_hits::total          733072                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35207                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35207                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35207                       # number of overall misses
system.cpu.dcache.overall_misses::total         35207                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1707986400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1707986400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1707986400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1707986400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       768279                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       768279                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       768279                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       768279                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.045826                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045826                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.045826                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045826                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48512.693498                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48512.693498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48512.693498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48512.693498                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28478                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          169                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               731                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.957592                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    84.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1878                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2805                       # number of writebacks
system.cpu.dcache.writebacks::total              2805                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22546                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22546                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22546                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22546                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12661                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12661                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12661                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4458                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17119                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    582352800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    582352800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    582352800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    253957671                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    836310471                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016480                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016480                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016480                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022282                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45995.798120                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45995.798120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45995.798120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56966.727456                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48852.764239                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16095                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       544494                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          544494                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33124                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33124                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1604729200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1604729200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       577618                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       577618                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057346                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057346                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48446.117619                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48446.117619                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22511                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22511                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10613                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10613                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    481895200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    481895200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018374                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018374                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45406.124564                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45406.124564                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       188578                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         188578                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2083                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2083                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103257200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103257200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       190661                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       190661                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010925                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010925                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49571.387422                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49571.387422                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2048                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2048                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100457600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100457600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010742                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010742                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49051.562500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49051.562500                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4458                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4458                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    253957671                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    253957671                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56966.727456                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56966.727456                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1143899200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1143899200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           979.344404                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              637711                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16095                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.621684                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   747.956891                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   231.387512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.730427                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.225964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956391                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          188                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          836                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          364                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.183594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1553677                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1553677                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1143899200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1046                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5023                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          961                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7030                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1046                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5023                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          961                       # number of overall hits
system.l2cache.overall_hits::total               7030                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2027                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7638                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3497                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13162                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2027                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7638                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3497                       # number of overall misses
system.l2cache.overall_misses::total            13162                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    137176000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    524658000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    243389224                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    905223224                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    137176000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    524658000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    243389224                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    905223224                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3073                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12661                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4458                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20192                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3073                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12661                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4458                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20192                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.659616                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603270                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.784432                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.651842                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.659616                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603270                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.784432                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.651842                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67674.395659                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68690.494894                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69599.434944                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68775.507066                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67674.395659                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68690.494894                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69599.434944                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68775.507066                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1360                       # number of writebacks
system.l2cache.writebacks::total                 1360                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           14                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             22                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           14                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            22                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2027                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7630                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3483                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13140                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2027                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7630                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3483                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          541                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13681                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    120960000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    463348000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    214825238                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    799133238                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    120960000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    463348000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    214825238                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     31671493                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    830804731                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.659616                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.602638                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.781292                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.650753                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.659616                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.602638                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.781292                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.677546                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59674.395659                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60727.129751                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61678.219351                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60816.836986                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59674.395659                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60727.129751                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61678.219351                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58542.500924                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60726.900884                       # average overall mshr miss latency
system.l2cache.replacements                      9648                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2805                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2805                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2805                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2805                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          350                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          350                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          541                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          541                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     31671493                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     31671493                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58542.500924                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58542.500924                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          737                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              737                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1312                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1312                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     91806000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     91806000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2049                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2049                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.640312                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.640312                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69974.085366                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69974.085366                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1311                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1311                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81308800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81308800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.639824                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.639824                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62020.442410                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62020.442410                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1046                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4286                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          961                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6293                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2027                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6326                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3497                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11850                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    137176000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    432852000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    243389224                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    813417224                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3073                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10612                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4458                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18143                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.659616                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596118                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.784432                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.653144                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67674.395659                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68424.280746                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69599.434944                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68642.803713                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           21                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2027                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6319                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3483                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11829                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    120960000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    382039200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    214825238                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    717824438                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.659616                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595458                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.781292                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.651987                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59674.395659                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60458.806773                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61678.219351                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60683.442218                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1143899200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1143899200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3730.294649                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26474                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9648                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.743988                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.514629                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   316.028649                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2336.234312                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   926.839381                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   136.677677                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003544                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.077155                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.570370                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.226279                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033369                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.910716                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1101                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2995                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           78                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1017                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          646                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2252                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.268799                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.731201                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               326456                       # Number of tag accesses
system.l2cache.tags.data_accesses              326456                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1143899200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          129728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          488320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       222912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        34624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              875584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       129728                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129728                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        87040                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            87040                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2027                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7630                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3483                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          541                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13681                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1360                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1360                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          113408594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          426890761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    194870317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     30268401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              765438074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     113408594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         113408594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        76090621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              76090621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        76090621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         113408594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         426890761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    194870317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     30268401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             841528694                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1155865600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               17888568                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409904                       # Number of bytes of host memory used
host_op_rate                                 31377788                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.12                       # Real time elapsed on the host
host_tick_rate                               97530228                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2193579                       # Number of instructions simulated
sim_ops                                       3849432                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000012                       # Number of seconds simulated
sim_ticks                                    11966400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 5609                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               859                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              5963                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1343                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5609                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4266                       # Number of indirect misses.
system.cpu.branchPred.lookups                    6654                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     273                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          510                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     20185                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    15242                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               859                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3734                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5270                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           18391                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                18798                       # Number of instructions committed
system.cpu.commit.committedOps                  33877                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        21842                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.551003                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.675711                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         9938     45.50%     45.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2686     12.30%     57.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1733      7.93%     65.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2215     10.14%     75.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5270     24.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        21842                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   83                       # Number of function calls committed.
system.cpu.commit.int_insts                     32920                       # Number of committed integer instructions.
system.cpu.commit.loads                          3998                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          740      2.18%      2.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            27826     82.14%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               64      0.19%     84.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.06%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.09%     84.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.08%     84.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.12%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.15%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.08%     85.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.08%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            3876     11.44%     96.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            951      2.81%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.36%     99.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.21%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             33877                       # Class of committed instruction
system.cpu.commit.refs                           5021                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       18798                       # Number of Instructions Simulated
system.cpu.committedOps                         33877                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.591446                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.591446                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            7                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           12                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           23                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             1                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  6700                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  60440                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     3811                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     14657                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    859                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   914                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        5250                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1768                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        6654                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4238                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         20594                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   168                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          36622                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1718                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.222423                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               5488                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               1616                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.224161                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              26941                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.471289                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.853557                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     9084     33.72%     33.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      584      2.17%     35.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      910      3.38%     39.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1277      4.74%     44.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    15086     56.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                26941                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       848                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      528                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2441600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2441600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2441600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2441600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2441600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2441600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        30400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        34000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        30800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        32000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       742800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       746800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       745200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       746800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       17819200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2975                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  913                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4241                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.488535                       # Inst execution rate
system.cpu.iew.exec_refs                         7012                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1768                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5738                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  6578                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2280                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               52269                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  5244                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1024                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 44531                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     23                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    859                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    31                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               72                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2580                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1258                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          635                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            278                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     47496                       # num instructions consuming a value
system.cpu.iew.wb_count                         43914                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.702859                       # average fanout of values written-back
system.cpu.iew.wb_producers                     33383                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.467910                       # insts written-back per cycle
system.cpu.iew.wb_sent                          44153                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    58517                       # number of integer regfile reads
system.cpu.int_regfile_writes                   36736                       # number of integer regfile writes
system.cpu.ipc                               0.628359                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.628359                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1007      2.21%      2.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 36626     80.40%     82.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     82.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    71      0.16%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  49      0.11%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.07%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   40      0.09%     83.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   96      0.21%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   88      0.19%     83.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  37      0.08%     83.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 57      0.13%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 5301     11.64%     95.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1859      4.08%     99.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             213      0.47%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             79      0.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  45555                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     699                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1407                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          663                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1312                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  43849                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             117273                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        43251                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             69348                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      52248                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     45555                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           18391                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               629                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        24654                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         26941                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.690917                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.697407                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               11962     44.40%     44.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1617      6.00%     50.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2905     10.78%     61.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                3700     13.73%     74.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                6757     25.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           26941                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.522764                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4238                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                15                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               33                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 6578                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2280                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   17423                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            29916                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    5870                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 41073                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    197                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     4556                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                132890                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  57700                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               67599                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     14746                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    396                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    859                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   623                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    26524                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1301                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            82018                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            287                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       605                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        68840                       # The number of ROB reads
system.cpu.rob.rob_writes                      109691                       # The number of ROB writes
system.cpu.timesIdled                              26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           93                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            185                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                8                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           53                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           111                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     11966400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 52                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               51                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            52                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                58                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      58    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  58                       # Request fanout histogram
system.membus.reqLayer2.occupancy               47603                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy             124997                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     11966400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  80                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            18                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               129                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 7                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                7                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  9                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 9                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             80                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          126                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          155                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     281                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         4032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     6720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                58                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                154                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.064935                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.247215                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      144     93.51%     93.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                       10      6.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  154                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               59200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                88795                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               50400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        11966400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     11966400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4184                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4184                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4184                       # number of overall hits
system.cpu.icache.overall_hits::total            4184                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           54                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             54                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           54                       # number of overall misses
system.cpu.icache.overall_misses::total            54                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2655600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2655600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2655600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2655600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4238                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4238                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012742                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012742                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012742                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012742                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49177.777778                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49177.777778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49177.777778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49177.777778                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           42                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2311600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2311600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2311600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2311600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009910                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009910                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009910                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009910                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55038.095238                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55038.095238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55038.095238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55038.095238                       # average overall mshr miss latency
system.cpu.icache.replacements                     42                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4184                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4184                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           54                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            54                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2655600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2655600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012742                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012742                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49177.777778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49177.777778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2311600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2311600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009910                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009910                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55038.095238                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55038.095238                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     11966400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     11966400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.319795                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4208                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                44                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             95.636364                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.319795                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997343                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997343                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8518                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8518                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     11966400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     11966400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     11966400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         6100                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             6100                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         6100                       # number of overall hits
system.cpu.dcache.overall_hits::total            6100                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           98                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             98                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           98                       # number of overall misses
system.cpu.dcache.overall_misses::total            98                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3862400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3862400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3862400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3862400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         6198                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         6198                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         6198                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         6198                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015812                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015812                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015812                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015812                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39412.244898                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39412.244898                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39412.244898                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39412.244898                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 4                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.dcache.writebacks::total                16                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           51                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           51                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           47                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           47                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            7                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1872000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1872000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1872000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       288794                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2160794                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007583                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007583                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007583                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008712                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39829.787234                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39829.787234                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39829.787234                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 41256.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40014.703704                       # average overall mshr miss latency
system.cpu.dcache.replacements                     47                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         5095                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5095                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           80                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            80                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3266400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3266400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         5175                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5175                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015459                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015459                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        40830                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        40830                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1378400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1378400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005990                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005990                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44464.516129                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44464.516129                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1005                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1005                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           18                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       596000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       596000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1023                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1023                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017595                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017595                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 33111.111111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33111.111111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           16                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       493600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       493600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015640                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015640                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        30850                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        30850                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       288794                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       288794                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 41256.285714                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 41256.285714                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     11966400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     11966400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5527                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                47                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            117.595745                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   838.761699                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   185.238301                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.819103                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.180897                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          186                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          838                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          320                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          497                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.181641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             12443                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            12443                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     11966400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              13                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  31                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             13                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             15                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 31                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            29                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            25                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                58                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           29                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           25                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            4                       # number of overall misses
system.l2cache.overall_misses::total               58                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2152000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1628800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       258397                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      4039197                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2152000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1628800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       258397                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      4039197                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           42                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           40                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            7                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              89                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           42                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           40                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            7                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             89                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.690476                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.625000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.571429                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.651685                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.690476                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.625000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.571429                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.651685                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 74206.896552                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        65152                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 64599.250000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69641.327586                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 74206.896552                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        65152                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 64599.250000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69641.327586                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           29                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           25                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           29                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           25                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1920000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1428800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       226397                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3575197                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1920000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1428800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       226397                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3575197                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.690476                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.625000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.571429                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.651685                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.690476                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.625000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.571429                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.651685                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 66206.896552                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        57152                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56599.250000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61641.327586                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 66206.896552                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        57152                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56599.250000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61641.327586                       # average overall mshr miss latency
system.l2cache.replacements                        58                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           16                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           16                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           16                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           16                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            7                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               7                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       388800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       388800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.666667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        64800                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        64800                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       340800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       340800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        56800                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        56800                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           28                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           29                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           19                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           52                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2152000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1240000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       258397                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3650397                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           42                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           80                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.690476                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.612903                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.571429                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.650000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74206.896552                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65263.157895                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 64599.250000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 70199.942308                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           29                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           19                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           52                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1920000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1088000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       226397                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3234397                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.690476                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.612903                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.571429                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.650000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 66206.896552                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57263.157895                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56599.250000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62199.942308                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     11966400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     11966400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    220                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   58                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.793103                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           41                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1104.960757                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1864.508557                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   967.530686                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          118                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010010                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.269766                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.455202                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.236214                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.028809                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1086                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3010                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           58                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1023                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          567                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2356                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.265137                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.734863                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1530                       # Number of tag accesses
system.l2cache.tags.data_accesses                1530                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     11966400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               29                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               25                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   58                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          155100949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          133707715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     21393234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              310201899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     155100949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         155100949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        10696617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              10696617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        10696617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         155100949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         133707715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     21393234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             320898516                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1218365200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1597822                       # Simulator instruction rate (inst/s)
host_mem_usage                                4414000                       # Number of bytes of host memory used
host_op_rate                                  2825138                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.46                       # Real time elapsed on the host
host_tick_rate                               42701939                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2338494                       # Number of instructions simulated
sim_ops                                       4134898                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000062                       # Number of seconds simulated
sim_ticks                                    62499600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                34691                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1949                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             32665                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              16385                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           34691                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            18306                       # Number of indirect misses.
system.cpu.branchPred.lookups                   40519                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    3683                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1547                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    136533                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    72446                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1971                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      33980                       # Number of branches committed
system.cpu.commit.bw_lim_events                 51511                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           33128                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               144915                       # Number of instructions committed
system.cpu.commit.committedOps                 285466                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       131863                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.164868                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.726336                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        39890     30.25%     30.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        16231     12.31%     42.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         9502      7.21%     49.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        14729     11.17%     60.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        51511     39.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       131863                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1096                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 3530                       # Number of function calls committed.
system.cpu.commit.int_insts                    284989                       # Number of committed integer instructions.
system.cpu.commit.loads                         48145                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          162      0.06%      0.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           213567     74.81%     74.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             408      0.14%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              119      0.04%     75.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             80      0.03%     75.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.04%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.01%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.02%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              76      0.03%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             93      0.03%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.01%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           47817     16.75%     91.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          22316      7.82%     99.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          328      0.11%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          262      0.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            285466                       # Class of committed instruction
system.cpu.commit.refs                          70723                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      144915                       # Number of Instructions Simulated
system.cpu.committedOps                        285466                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.078211                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.078211                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           37                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           71                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          133                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            27                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 14421                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 331459                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    32932                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     90492                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1977                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1760                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       50566                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            61                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       23534                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                       40519                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     26940                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        103433                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   445                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         167766                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           156                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3954                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.259323                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              35982                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              20068                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.073709                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             141582                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.395149                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.816430                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    45921     32.43%     32.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6805      4.81%     37.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     6343      4.48%     41.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    10433      7.37%     49.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    72080     50.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               141582                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1402                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      900                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     15385600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     15385200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     15385200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     15385600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     15385600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     15385600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       109600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       109600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        24800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        24800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        24800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        24800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        42400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        41200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        41200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      7528800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      7511600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      7524400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      7518000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      122882000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           14667                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2191                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    35381                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.946752                       # Inst execution rate
system.cpu.iew.exec_refs                        74115                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      23533                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10501                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 52657                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                415                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                19                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                25245                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              318578                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 50582                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3720                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                304178                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     22                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   122                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1977                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   168                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1475                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4514                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2667                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2068                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            123                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    304695                       # num instructions consuming a value
system.cpu.iew.wb_count                        302825                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.663798                       # average fanout of values written-back
system.cpu.iew.wb_producers                    202256                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.938092                       # insts written-back per cycle
system.cpu.iew.wb_sent                         303363                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   465437                       # number of integer regfile reads
system.cpu.int_regfile_writes                  243529                       # number of integer regfile writes
system.cpu.ipc                               0.927462                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.927462                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               693      0.23%      0.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                230779     74.95%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  410      0.13%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   138      0.04%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 126      0.04%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 122      0.04%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   47      0.02%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  105      0.03%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  106      0.03%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 103      0.03%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 59      0.02%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                50808     16.50%     92.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               23628      7.67%     99.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             450      0.15%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            321      0.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 307895                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1464                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2934                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1380                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2222                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 305738                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             755020                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       301445                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            349485                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     317526                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    307895                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1052                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           33123                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               579                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            968                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        47593                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        141582                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.174676                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.537796                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               33788     23.86%     23.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               15829     11.18%     35.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               23837     16.84%     51.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               28120     19.86%     71.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               40008     28.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          141582                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.970541                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       26968                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            54                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               853                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1912                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                52657                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               25245                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  146201                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                           156249                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     21                       # Number of system calls
system.cpu.rename.BlockCycles                   11437                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                298828                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    382                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    34481                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    265                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    19                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                813265                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 326288                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              338621                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     90628                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    785                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1977                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1529                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    39818                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              2001                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           500223                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1530                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 94                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1501                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            101                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       398946                       # The number of ROB reads
system.cpu.rob.rob_writes                      647216                       # The number of ROB writes
system.cpu.timesIdled                             251                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          614                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           37                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1227                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               37                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          232                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           488                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     62499600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                252                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           19                       # Transaction distribution
system.membus.trans_dist::CleanEvict              213                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           252                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        17600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        17600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   17600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               256                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     256    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 256                       # Request fanout histogram
system.membus.reqLayer2.occupancy              225621                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy             552079                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     62499600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 607                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            63                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               811                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  7                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 7                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            608                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1298                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          534                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1832                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        27328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        14208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    41536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               271                       # Total snoops (count)
system.l2bus.snoopTraffic                        1792                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                877                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.054732                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.227586                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      829     94.53%     94.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                       48      5.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  877                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              213999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               535171                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              523599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        62499600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     62499600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        26420                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            26420                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        26420                       # number of overall hits
system.cpu.icache.overall_hits::total           26420                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          520                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            520                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          520                       # number of overall misses
system.cpu.icache.overall_misses::total           520                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     17006000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17006000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     17006000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17006000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        26940                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        26940                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        26940                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        26940                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019302                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019302                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019302                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019302                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 32703.846154                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32703.846154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 32703.846154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32703.846154                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          144                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          144                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           83                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           83                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           83                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           83                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          437                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          437                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          437                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          437                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13327200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13327200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13327200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13327200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016221                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016221                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016221                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016221                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 30497.025172                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30497.025172                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 30497.025172                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30497.025172                       # average overall mshr miss latency
system.cpu.icache.replacements                    434                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        26420                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           26420                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          520                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           520                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     17006000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17006000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        26940                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        26940                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019302                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019302                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 32703.846154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32703.846154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           83                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           83                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13327200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13327200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 30497.025172                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30497.025172                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     62499600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     62499600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.866713                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               51102                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               690                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             74.060870                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.866713                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999479                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999479                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             54316                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            54316                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     62499600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     62499600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     62499600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        71349                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            71349                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        71349                       # number of overall hits
system.cpu.dcache.overall_hits::total           71349                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          282                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            282                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          282                       # number of overall misses
system.cpu.dcache.overall_misses::total           282                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     12288000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12288000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     12288000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12288000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        71631                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        71631                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        71631                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        71631                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003937                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003937                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003937                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003937                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43574.468085                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43574.468085                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43574.468085                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43574.468085                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          106                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          108                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          108                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                24                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           44                       # number of writebacks
system.cpu.dcache.writebacks::total                44                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          132                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          132                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          150                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           28                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          178                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6061200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6061200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6061200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1578770                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7639970                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002094                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002094                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002094                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002485                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        40408                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        40408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        40408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56384.642857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42921.179775                       # average overall mshr miss latency
system.cpu.dcache.replacements                    178                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        48777                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           48777                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11981600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11981600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        49052                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        49052                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43569.454545                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43569.454545                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          132                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          143                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          143                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5760400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5760400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002915                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002915                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40282.517483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40282.517483                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        22572                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          22572                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            7                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       306400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       306400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        22579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        22579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000310                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000310                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43771.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43771.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       300800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       300800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42971.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42971.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           28                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           28                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1578770                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1578770                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56384.642857                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56384.642857                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     62499600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     62499600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              184635                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1202                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            153.606489                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   841.798495                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   182.201505                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.822069                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.177931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          163                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          861                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          662                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.159180                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.840820                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            143440                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           143440                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     62499600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             270                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              71                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            8                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 349                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            270                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             71                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            8                       # number of overall hits
system.l2cache.overall_hits::total                349                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           158                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            79                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           20                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               257                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          158                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           79                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           20                       # number of overall misses
system.l2cache.overall_misses::total              257                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10522400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      5277600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1494379                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     17294379                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10522400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      5277600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1494379                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     17294379                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          428                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          150                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             606                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          428                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          150                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            606                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.369159                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.526667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.714286                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.424092                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.369159                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.526667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.714286                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.424092                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66597.468354                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66805.063291                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 74718.950000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67293.303502                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66597.468354                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66805.063291                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 74718.950000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67293.303502                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             19                       # number of writebacks
system.l2cache.writebacks::total                   19                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          158                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           79                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          257                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          158                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           79                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          257                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9266400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      4645600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1334379                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     15246379                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9266400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      4645600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1334379                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     15246379                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.369159                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.526667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.714286                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.424092                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.369159                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.526667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.714286                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.424092                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58648.101266                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58805.063291                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66718.950000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59324.431907                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58648.101266                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58805.063291                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66718.950000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59324.431907                       # average overall mshr miss latency
system.l2cache.replacements                       262                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           44                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           44                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           44                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           44                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            4                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              4                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       267200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       267200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            7                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.571429                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.571429                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        66800                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        66800                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       235200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       235200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.571429                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        58800                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        58800                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          270                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           68                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          346                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          158                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           75                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          253                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10522400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5010400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1494379                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     17027179                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          428                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          143                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          599                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.369159                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.524476                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.714286                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.422371                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66597.468354                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66805.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 74718.950000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67301.102767                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          158                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           75                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          253                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9266400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4410400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1334379                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     15011179                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.369159                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.524476                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.714286                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.422371                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58648.101266                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58805.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66718.950000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59332.723320                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     62499600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     62499600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13948                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4358                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.200551                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    41.145972                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1142.093090                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1847.513916                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   950.102336                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   115.144686                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010045                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.278831                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.451053                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.231959                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.028111                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1023                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3073                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          979                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           15                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2594                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          137                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.249756                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.750244                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 9950                       # Number of tag accesses
system.l2cache.tags.data_accesses                9950                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     62499600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           10048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            5056                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               16384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        10048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          10048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1216                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1216                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              157                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               79                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  256                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            19                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  19                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          160769029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           80896518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     20480131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              262145678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     160769029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         160769029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        19456125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              19456125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        19456125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         160769029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          80896518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     20480131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             281601802                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
