
*** Running vivado
    with args -log blk_mem_v.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_v.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_v.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 365.297 ; gain = 154.992
INFO: [Synth 8-638] synthesizing module 'blk_mem_v' [d:/research/Xilinx/DrosophilaOlfactorySystem/release/DrosophilaOlfactorySystem20230324/DrosophilaOlfactorySystem20230324.srcs/sources_1/ip/blk_mem_v/synth/blk_mem_v.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_v' (11#1) [d:/research/Xilinx/DrosophilaOlfactorySystem/release/DrosophilaOlfactorySystem20230324/DrosophilaOlfactorySystem20230324.srcs/sources_1/ip/blk_mem_v/synth/blk_mem_v.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 564.449 ; gain = 354.145
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 564.449 ; gain = 354.145
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 639.906 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:14 ; elapsed = 00:01:23 . Memory (MB): peak = 639.906 ; gain = 429.602
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:14 ; elapsed = 00:01:23 . Memory (MB): peak = 639.906 ; gain = 429.602
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 639.906 ; gain = 429.602
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 639.906 ; gain = 429.602
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 639.906 ; gain = 429.602
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 652.684 ; gain = 442.379
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 652.684 ; gain = 442.379
Finished Technology Mapping : Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 672.027 ; gain = 461.723
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:01:36 . Memory (MB): peak = 672.027 ; gain = 461.723
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:36 . Memory (MB): peak = 672.027 ; gain = 461.723
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:36 . Memory (MB): peak = 672.027 ; gain = 461.723
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:36 . Memory (MB): peak = 672.027 ; gain = 461.723
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:36 . Memory (MB): peak = 672.027 ; gain = 461.723
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:36 . Memory (MB): peak = 672.027 ; gain = 461.723

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     1|
|2     |LUT2       |     1|
|3     |LUT4       |    18|
|4     |RAMB18E1   |     2|
|5     |RAMB18E1_1 |     1|
|6     |FDRE       |     4|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:36 . Memory (MB): peak = 672.027 ; gain = 461.723
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 692.676 ; gain = 405.637
