PPA Report for dual_clock_reset_detector_pipeline.v (Module: dual_clock_reset_detector_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 6
FF Count: 8
IO Count: 6
Cell Count: 37

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 303.03 MHz
Reg-to-Reg Critical Path Delay: 2.930 ns

POWER METRICS:
-------------
Total Power Consumption: 0.857 W
