// Seed: 282791389
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    output uwire id_6
);
  tri1 id_8;
  assign id_8 = -1;
  module_2 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    output uwire id_4,
    output wand id_5
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_4
  );
  assign modCall_1.id_8 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_7 = id_3;
endmodule
