
---------- Begin Simulation Statistics ----------
final_tick                               929399117500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 304724                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697428                       # Number of bytes of host memory used
host_op_rate                                   431059                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7942.96                       # Real time elapsed on the host
host_tick_rate                              117009125                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2420411827                       # Number of instructions simulated
sim_ops                                    3423882045                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.929399                       # Number of seconds simulated
sim_ticks                                929399117500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 167229662                       # number of cc regfile reads
system.cpu.cc_regfile_writes               1574076766                       # number of cc regfile writes
system.cpu.committedInsts                  2420411827                       # Number of Instructions Simulated
system.cpu.committedOps                    3423882045                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.767968                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.767968                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     38768                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    22501                       # number of floating regfile writes
system.cpu.idleCycles                          142682                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               311938                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 33383994                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.842777                       # Inst execution rate
system.cpu.iew.exec_refs                    982669148                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   63642389                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  490924                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             919641780                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                435                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             64254342                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          3427979641                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             919026759                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            618670                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            3425350451                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    894                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  6893                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 310894                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  9863                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            393                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         9863                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         302075                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                4561075695                       # num instructions consuming a value
system.cpu.iew.wb_count                    3425325994                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.648341                       # average fanout of values written-back
system.cpu.iew.wb_producers                2957133054                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.842764                       # insts written-back per cycle
system.cpu.iew.wb_sent                     3425330542                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               6548101077                       # number of integer regfile reads
system.cpu.int_regfile_writes              3621976040                       # number of integer regfile writes
system.cpu.ipc                               1.302138                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.302138                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           6313994      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            2136657003     62.37%     62.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult            300000121      8.76%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3026      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2388      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 642      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1489      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4852      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4242      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2592      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                761      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              19      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             12      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            919323576     26.83%     98.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            63638114      1.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10179      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6111      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             3425969121                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   45025                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               80677                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        30445                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              79085                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    97983008                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.028600                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                92841068     94.75%     94.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    263      0.00%     94.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     822      0.00%     94.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2116      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   581      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     12      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1014      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    308      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    65      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   16      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 5      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                4      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     94.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5116798      5.22%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 13476      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2557      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3903      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             3517593110                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         8808532136                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   3425295549                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        3431998534                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 3427979080                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                3425969121                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 561                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4097589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             36009                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             82                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7680464                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    1858655554                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.843251                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.941108                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           121064325      6.51%      6.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           527443216     28.38%     34.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           806141239     43.37%     78.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           353515469     19.02%     97.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            29763705      1.60%     98.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            17723568      0.95%     99.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3003879      0.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 138      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  15      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1858655554                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.843110                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           3002916                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2014                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            919641780                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            64254342                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads             19257819512                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    347                       # number of misc regfile writes
system.cpu.numCycles                       1858798236                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1594                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    94                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5698                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12928                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                33468021                       # Number of BP lookups
system.cpu.branchPred.condPredicted          33432499                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            311222                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             30352564                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                30348518                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986670                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    5625                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            5692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                726                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4966                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          842                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         2559078                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             479                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            310259                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   1858287174                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.842494                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.976305                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       676424521     36.40%     36.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       296750269     15.97%     52.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2       272426795     14.66%     67.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3       239727103     12.90%     79.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4       210010338     11.30%     91.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5        54605139      2.94%     94.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6        57004366      3.07%     97.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2705510      0.15%     97.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        48633133      2.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   1858287174                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           2420411827                       # Number of instructions committed
system.cpu.commit.opsCommitted             3423882045                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   981709854                       # Number of memory references committed
system.cpu.commit.loads                     918376979                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          88                       # Number of memory barriers committed
system.cpu.commit.branches                   33365381                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      21633                       # Number of committed floating point instructions.
system.cpu.commit.integer                  3417567504                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  2369                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      6305594      0.18%      0.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu   2135852762     62.38%     62.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult    300000083      8.76%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2841      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          946      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          560      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1274      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2404      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2786      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2280      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          661      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    918372058     26.82%     98.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     63327649      1.85%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4921      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5226      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total   3423882045                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      48633133                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    936723025                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        936723025                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    936723025                       # number of overall hits
system.cpu.dcache.overall_hits::total       936723025                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16706                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16706                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16706                       # number of overall misses
system.cpu.dcache.overall_misses::total         16706                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1011534450                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1011534450                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1011534450                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1011534450                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    936739731                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    936739731                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    936739731                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    936739731                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000018                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000018                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60549.170957                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60549.170957                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60549.170957                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60549.170957                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       103549                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1136                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    91.152289                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3631                       # number of writebacks
system.cpu.dcache.writebacks::total              3631                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12048                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12048                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12048                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12048                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4658                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4658                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4658                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4658                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    308131950                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    308131950                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    308131950                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    308131950                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66151.127093                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66151.127093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66151.127093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66151.127093                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3631                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    873391222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       873391222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15626                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15626                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    943651000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    943651000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    873406848                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    873406848                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60389.799053                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60389.799053                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12040                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12040                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3586                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3586                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    241750000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    241750000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67414.947016                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67414.947016                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     63331803                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       63331803                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1080                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1080                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     67883450                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     67883450                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     63332883                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     63332883                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62855.046296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62855.046296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1072                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1072                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     66381950                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     66381950                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61923.460821                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61923.460821                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 929399117500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.931711                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           936727683                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4655                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          201230.436735                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.931711                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          910                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1873484117                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1873484117                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 929399117500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                281218048                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             888364426                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 222540101                       # Number of cycles decode is running
system.cpu.decode.unblockCycles             466222085                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 310894                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             30341463                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1671                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             3432588396                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               3083071                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                   919013968                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    63642399                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1293                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           273                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 929399117500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 929399117500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 929399117500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             394601                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     2437388956                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    33468021                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           30354869                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    1857940996                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  624980                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  727                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6651                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 585236554                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2039                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples         1858655554                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.853108                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.532370                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0               1056464502     56.84%     56.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 70827250      3.81%     60.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                129324155      6.96%     67.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                145829043      7.85%     75.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 84934415      4.57%     80.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 97240090      5.23%     85.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 93332902      5.02%     90.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                154234393      8.30%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 26468804      1.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           1858655554                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.018005                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.311271                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    585233059                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        585233059                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    585233059                       # number of overall hits
system.cpu.icache.overall_hits::total       585233059                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3493                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3493                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3493                       # number of overall misses
system.cpu.icache.overall_misses::total          3493                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    208915499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    208915499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    208915499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    208915499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    585236552                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    585236552                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    585236552                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    585236552                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59809.762096                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59809.762096                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59809.762096                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59809.762096                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          782                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    97.750000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2064                       # number of writebacks
system.cpu.icache.writebacks::total              2064                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          918                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          918                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          918                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          918                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2575                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2575                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2575                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2575                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    163956499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    163956499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    163956499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    163956499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63672.426796                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63672.426796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63672.426796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63672.426796                       # average overall mshr miss latency
system.cpu.icache.replacements                   2064                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    585233059                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       585233059                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3493                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3493                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    208915499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    208915499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    585236552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    585236552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59809.762096                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59809.762096                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          918                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          918                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2575                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2575                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    163956499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    163956499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63672.426796                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63672.426796                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 929399117500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.980289                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           585235634                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2575                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          227275.974369                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.980289                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996055                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996055                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1170475679                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1170475679                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 929399117500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   585237382                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1167                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 929399117500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 929399117500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 929399117500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    45605802                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1264801                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   31                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 393                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 921467                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    5                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1095                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 929399117500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 310894                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                520951836                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               120884175                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7677                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 449027229                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             767473743                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             3429514012                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1533227                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  4413                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents              631516261                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  50334                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents         1800598                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands          5199136117                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  7778530085                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               6559650556                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     76595                       # Number of floating rename lookups
system.cpu.rename.committedMaps            5194904357                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4231751                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     412                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 375                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                1685463278                       # count of insts added to the skid buffer
system.cpu.rob.reads                       5236091797                       # The number of ROB reads
system.cpu.rob.writes                      6853250924                       # The number of ROB writes
system.cpu.thread_0.numInsts               2420411827                       # Number of Instructions committed
system.cpu.thread_0.numOps                 3423882045                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      1.857908024500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          341                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          341                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              257507                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5320                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7227                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5694                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7227                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5694                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    168                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7227                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5694                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.662757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.074299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.324627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            321     94.13%     94.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            17      4.99%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.29%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           341                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.595308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.556614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.185888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              259     75.95%     75.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      2.93%     78.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               42     12.32%     91.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      5.28%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      2.05%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.88%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           341                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   10752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  462528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               364416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  929399112000                       # Total gap between requests
system.mem_ctrls.avgGap                   71929348.50                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       157760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       294016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       362176                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 169744.081987467565                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 316350.633935264079                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 389688.340757435653                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2572                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4655                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5694                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     84104250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    158431250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 20447656420250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32699.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34034.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 3591088236.78                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       164608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       297920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        462528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       164608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       164608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        64832                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        64832                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2572                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4655                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7227                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1013                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1013                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       177112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       320551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total           497663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       177112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       177112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks        69757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total           69757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks        69757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       177112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       320551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total          567420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7059                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5659                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          511                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          644                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          347                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          491                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          371                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          355                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          185                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          350                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          354                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          278                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          414                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               110179250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              35295000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          242535500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15608.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34358.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5230                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3939                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.09                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           69.61                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3540                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   229.550282                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   150.954055                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   249.243129                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1336     37.74%     37.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1162     32.82%     70.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          406     11.47%     82.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          198      5.59%     87.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          100      2.82%     90.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           71      2.01%     92.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           61      1.72%     94.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           44      1.24%     95.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          162      4.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3540                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                451776                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             362176                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.486095                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.389688                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 929399117500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        14194320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7525485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       27103440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      15200640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 73365888960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13599267480                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 345437246400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  432466426725                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.318310                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 897934066500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  31034640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    430411000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        11145540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         5908815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       23297820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      14339340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 73365888960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13595409720                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 345440495040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  432456485235                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.307613                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 897942456250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  31034640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    422021250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 929399117500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6160                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1013                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4682                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1070                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1070                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2575                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3585                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         7211                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         7211                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        12944                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        12944                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  20155                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       296704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       296704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       530304                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       530304                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  827008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7233                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001106                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033241                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7225     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7233                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 929399117500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            37971500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13705750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           24763500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
