@E: CD297 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd":301:16:301:42|Width mismatch, location has width 20, value 19
@E::Errors, while synthesis.

