vendor_name = ModelSim
source_file = 1, C:/Users/demo/Documents/Studium/ESE/SS23/Hardware_Praktikum/HWP/blatt05/Aufgabe1CounterTemplate_restored/simulation/modelsim/myCounter.vht
source_file = 1, C:/Users/demo/Documents/Studium/ESE/SS23/Hardware_Praktikum/HWP/blatt05/Aufgabe1CounterTemplate_restored/vhdl/analog_to_buttons.vhd
source_file = 1, C:/Users/demo/Documents/Studium/ESE/SS23/Hardware_Praktikum/HWP/blatt05/Aufgabe1CounterTemplate_restored/vhdl/adcReader.vhd
source_file = 1, C:/Users/demo/Documents/Studium/ESE/SS23/Hardware_Praktikum/HWP/blatt05/Aufgabe1CounterTemplate_restored/myCounter.vhd
source_file = 1, C:/Users/demo/Documents/Studium/ESE/SS23/Hardware_Praktikum/HWP/blatt05/Aufgabe1CounterTemplate_restored/Counter.bdf
source_file = 1, C:/Users/demo/Documents/Studium/ESE/SS23/Hardware_Praktikum/HWP/blatt05/Aufgabe1CounterTemplate_restored/CounterWithOutput.bdf
source_file = 1, c:/users/demo/documents/studium/ese/ss23/hardware_praktikum/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/users/demo/documents/studium/ese/ss23/hardware_praktikum/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/users/demo/documents/studium/ese/ss23/hardware_praktikum/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/users/demo/documents/studium/ese/ss23/hardware_praktikum/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/demo/Documents/Studium/ESE/SS23/Hardware_Praktikum/HWP/blatt05/Aufgabe1CounterTemplate_restored/db/Counter.cbx.xml
design_name = hard_block
design_name = myCounter
instance = comp, \countOut[0]~output\, countOut[0]~output, myCounter, 1
instance = comp, \countOut[1]~output\, countOut[1]~output, myCounter, 1
instance = comp, \countOut[2]~output\, countOut[2]~output, myCounter, 1
instance = comp, \countOut[3]~output\, countOut[3]~output, myCounter, 1
instance = comp, \countOut[4]~output\, countOut[4]~output, myCounter, 1
instance = comp, \countOut[5]~output\, countOut[5]~output, myCounter, 1
instance = comp, \count~input\, count~input, myCounter, 1
instance = comp, \count~inputclkctrl\, count~inputclkctrl, myCounter, 1
instance = comp, \sixBitCounter[0]~6\, sixBitCounter[0]~6, myCounter, 1
instance = comp, \rst~input\, rst~input, myCounter, 1
instance = comp, \rst~inputclkctrl\, rst~inputclkctrl, myCounter, 1
instance = comp, \sixBitCounter[0]\, sixBitCounter[0], myCounter, 1
instance = comp, \sixBitCounter[1]~8\, sixBitCounter[1]~8, myCounter, 1
instance = comp, \sixBitCounter[1]\, sixBitCounter[1], myCounter, 1
instance = comp, \sixBitCounter[2]~10\, sixBitCounter[2]~10, myCounter, 1
instance = comp, \sixBitCounter[2]\, sixBitCounter[2], myCounter, 1
instance = comp, \sixBitCounter[3]~12\, sixBitCounter[3]~12, myCounter, 1
instance = comp, \sixBitCounter[3]\, sixBitCounter[3], myCounter, 1
instance = comp, \sixBitCounter[4]~14\, sixBitCounter[4]~14, myCounter, 1
instance = comp, \sixBitCounter[4]\, sixBitCounter[4], myCounter, 1
instance = comp, \sixBitCounter[5]~16\, sixBitCounter[5]~16, myCounter, 1
instance = comp, \sixBitCounter[5]\, sixBitCounter[5], myCounter, 1
