Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : XC7A100T-1CSG324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : camara

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/lisseth/Vídeos/camara prueba/camara.v" into library wor
Parsing module <camara>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <camara>.
WARNING:HDLCompiler:413 - "/home/lisseth/V  deos/camara prueba/camara.v" Line 5: Result of 2-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <camara>.
    Related source file is "/home/lisseth/Vídeos/camara prueba/camara.v"
        fi = 50000000
        fs = 50000000
WARNING:Xst:647 - Input <href> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <led>.
    Found 1-bit register for signal <rdclk>.
    Found 32-bit register for signal <count>.
    Found 8-bit register for signal <dout>.
    Found 32-bit subtractor for signal <count[31]_GND_1_o_sub_13_OUT> created at line 65.
WARNING:Xst:737 - Found 1-bit latch for signal <count1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <we>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   3 Latch(s).
	inferred   1 Multiplexer(s).
Unit <camara> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit subtractor                                     : 1
# Registers                                            : 4
 1-bit register                                        : 2
 32-bit register                                       : 1
 8-bit register                                        : 1
# Latches                                              : 3
 1-bit latch                                           : 3
# Multiplexers                                         : 1
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <count1_1> has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <camara>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <camara> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit down counter                                   : 1
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <count1_1> has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <camara> ...
WARNING:Xst:1710 - FF/Latch <count_31> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_30> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_29> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_28> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_27> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_26> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_25> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_24> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_23> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_22> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_21> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_20> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_19> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_18> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_17> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_16> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_15> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_14> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_13> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_12> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_11> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_10> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_9> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_8> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_7> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_6> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_5> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_4> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_3> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_2> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_1> (without init value) has a constant value of 0 in block <camara>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block camara, actual ratio is 0.
FlipFlop rdclk has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 8
#      INV                         : 2
#      LUT1                        : 1
#      LUT2                        : 1
#      LUT4                        : 2
#      VCC                         : 1
#      XORCY                       : 1
# FlipFlops/Latches                : 14
#      FD                          : 3
#      FDE                         : 8
#      FDSE                        : 1
#      LDCE                        : 1
#      LDPE                        : 1
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 27
#      IBUF                        : 13
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:               3  out of  126800     0%  
 Number of Slice LUTs:                    6  out of  63400     0%  
    Number used as Logic:                 6  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      9
   Number with an unused Flip Flop:       6  out of      9    66%  
   Number with an unused LUT:             3  out of      9    33%  
   Number of fully used LUT-FF pairs:     0  out of      9     0%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  29  out of    210    13%  
    IOB Flip Flops/Latches:              11

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 12    |
takepicture                        | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 1.851ns (Maximum Frequency: 540.249MHz)
   Minimum input arrival time before clock: 1.518ns
   Maximum output required time after clock: 1.024ns
   Maximum combinational path delay: 0.965ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.851ns (frequency: 540.249MHz)
  Total number of paths / destination ports: 22 / 11
-------------------------------------------------------------------------
Delay:               1.851ns (Levels of Logic = 3)
  Source:            count_0 (FF)
  Destination:       count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_0 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             4   0.478   0.441  count_0 (count_0)
     LUT1:I0->O            0   0.124   0.000  Mcount_count_xor<0>_rt (Mcount_count_xor<0>_rt)
     XORCY:LI->O           1   0.233   0.421  Mcount_count_xor<0> (Result<0>)
     LUT2:I1->O            1   0.124   0.000  Mcount_count_eqn_01 (Mcount_count_eqn_0)
     FDSE:D                    0.030          count_0
    ----------------------------------------
    Total                      1.851ns (0.989ns logic, 0.862ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'takepicture'
  Clock period: 1.714ns (frequency: 583.431MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.714ns (Levels of Logic = 1)
  Source:            count1_0 (LATCH)
  Destination:       count1_0 (LATCH)
  Source Clock:      takepicture falling
  Destination Clock: takepicture falling

  Data Path: count1_0 to count1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.625   0.399  count1_0 (count1_0)
     INV:I->O              2   0.146   0.405  GND_1_o_GND_1_o_equal_2_o<1>1_INV_0 (GND_1_o_GND_1_o_equal_2_o)
     LDCE:GE                   0.139          count1_0
    ----------------------------------------
    Total                      1.714ns (0.910ns logic, 0.804ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 31 / 21
-------------------------------------------------------------------------
Offset:              1.518ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       dout_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to dout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.809  reset_IBUF (reset_IBUF)
     LUT4:I0->O            8   0.124   0.445  _n0064_inv1 (_n0064_inv)
     FDE:CE                    0.139          dout_0
    ----------------------------------------
    Total                      1.518ns (0.264ns logic, 1.254ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'takepicture'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.927ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       count1_0 (LATCH)
  Destination Clock: takepicture falling

  Data Path: reset to count1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.432  reset_IBUF (reset_IBUF)
     LDCE:CLR                  0.494          count1_0
    ----------------------------------------
    Total                      0.927ns (0.495ns logic, 0.432ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            dout_7 (FF)
  Destination:       dout<7> (PAD)
  Source Clock:      clk rising

  Data Path: dout_7 to dout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.478   0.399  dout_7 (dout_7)
     OBUF:I->O                 0.000          dout_7_OBUF (dout<7>)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'takepicture'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.024ns (Levels of Logic = 1)
  Source:            we (LATCH)
  Destination:       we (PAD)
  Source Clock:      takepicture falling

  Data Path: we to we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDPE:G->Q             1   0.625   0.399  we (we_OBUF)
     OBUF:I->O                 0.000          we_OBUF (we)
    ----------------------------------------
    Total                      1.024ns (0.625ns logic, 0.399ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               0.965ns (Levels of Logic = 3)
  Source:            leer (PAD)
  Destination:       oe (PAD)

  Data Path: leer to oe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.419  leer_IBUF (leer_IBUF)
     INV:I->O              1   0.146   0.399  leer_inv1_INV_0 (leer_inv)
     OBUF:I->O                 0.000          oe_OBUF (oe)
    ----------------------------------------
    Total                      0.965ns (0.147ns logic, 0.818ns route)
                                       (15.2% logic, 84.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.851|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock takepicture
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
takepicture    |         |         |    1.714|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.40 secs
 
--> 


Total memory usage is 504436 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    0 (   0 filtered)

