arch                  	circuit     	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS 	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	crit_path_routing_area_total	crit_path_routing_area_per_tile	odin_synth_time	abc_synth_time	abc_cec_time	abc_sec_time	ace_time	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	vtr_flow_elapsed_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_N10_mem32K_40nm.xml	mkPktMerge.v	cdb2fff     	success   	     	972                	1128                 	953                 	501                   	28          	28           	19     	311   	156        	15          	0       	20840                	4.09828       	-4245.85            	-4.09828            	42            	14168            	24                                    	13089                      	13                               	4.30687            	-4938.52 	-4.30687 	-14.1998	-0.340786	4.25198e+07           	9.24399e+06          	2.11478e+06                      	2697.42                             	2.64806e+06                 	3377.62                        	0.14           	0.03          	-1          	-1          	-1      	0.57     	1.35      	5.57                     	1.60                	10.13                	80764      	16544       	33348      
