{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1461159758012 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1461159758105 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461159758246 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461159758246 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "unsaved:my_qsys\|unsaved_altpll_0:altpll_0\|unsaved_altpll_0_altpll_s342:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"unsaved:my_qsys\|unsaved_altpll_0:altpll_0\|unsaved_altpll_0_altpll_s342:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "unsaved:my_qsys\|unsaved_altpll_0:altpll_0\|unsaved_altpll_0_altpll_s342:sd1\|wire_pll7_clk\[0\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for unsaved:my_qsys\|unsaved_altpll_0:altpll_0\|unsaved_altpll_0_altpll_s342:sd1\|wire_pll7_clk\[0\] port" {  } { { "qsys/unsaved/synthesis/submodules/unsaved_altpll_0.v" "" { Text "/home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_altpll_0.v" 151 -1 0 } } { "" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 788 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1461159758480 ""}  } { { "qsys/unsaved/synthesis/submodules/unsaved_altpll_0.v" "" { Text "/home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_altpll_0.v" 151 -1 0 } } { "" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 788 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1461159758480 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1461159758870 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1461159759242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1461159759242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1461159759242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1461159759242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1461159759242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1461159759242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1461159759242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1461159759242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1461159759242 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1461159759242 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 1687 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1461159759294 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 1689 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1461159759294 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 1691 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1461159759294 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 1693 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1461159759294 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1461159759294 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1461159759313 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "480 480 " "No exact pin location assignment(s) for 480 pins of 480 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1461159760101 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461159760820 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1461159760820 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1461159760820 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/unsaved/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/unsaved/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1461159760823 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115/DE2_115.sdc " "Reading SDC File: 'DE2_115/DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1461159760824 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_qsys\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{my_qsys\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1461159760825 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1461159760825 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1461159760825 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1461159760839 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1461159760840 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1461159760851 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1461159760851 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1461159760851 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1461159760851 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1461159760851 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\] " "  25.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1461159760851 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1461159760851 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "unsaved:my_qsys\|unsaved_altpll_0:altpll_0\|unsaved_altpll_0_altpll_s342:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node unsaved:my_qsys\|unsaved_altpll_0:altpll_0\|unsaved_altpll_0_altpll_s342:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1461159760915 ""}  } { { "qsys/unsaved/synthesis/submodules/unsaved_altpll_0.v" "" { Text "/home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 788 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461159760915 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[0\]~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node KEY\[0\]~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1461159760915 ""}  } { { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 1681 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461159760915 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1461159761545 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461159761546 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461159761546 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461159761548 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461159761551 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1461159761553 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1461159761553 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1461159761553 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1461159761570 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1461159761571 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1461159761571 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "478 unused 2.5V 89 248 141 " "Number of I/O pins in group: 478 (unused VREF, 2.5V VCCIO, 89 input, 248 output, 141 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1461159761603 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1461159761603 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1461159761603 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1461159761605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1461159761605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1461159761605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1461159761605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1461159761605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1461159761605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1461159761605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1461159761605 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1461159761605 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1461159761605 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461159762007 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1461159762081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1461159764508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461159764670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1461159764731 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1461159765914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461159765915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1461159766510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X58_Y61 X68_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X58_Y61 to location X68_Y73" {  } { { "loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X58_Y61 to location X68_Y73"} { { 12 { 0 ""} 58 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1461159769660 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1461159769660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1461159769854 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1461159769854 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1461159769854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461159769855 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1461159769897 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461159769952 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461159770316 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461159770355 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461159770713 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461159771244 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "141 " "Following 141 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 167 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 168 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 169 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 170 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 171 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 172 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 173 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 174 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 459 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 460 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 461 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 462 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 464 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SD_DAT[0] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 175 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SD_DAT[1] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 176 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SD_DAT[2] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 177 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SD_DAT[3] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 178 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 472 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 478 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 480 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[0] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 227 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[1] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 228 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[2] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 229 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[3] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 230 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[4] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 231 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[5] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 232 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[6] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 233 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[7] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 234 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[8] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 235 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[9] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 236 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[10] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 237 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[11] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 238 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[12] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 239 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[13] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 240 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[14] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 241 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[15] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 242 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 260 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 261 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 262 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 263 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 264 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 265 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 266 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 267 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 268 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 269 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 270 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 271 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 272 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 273 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 274 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 275 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 276 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 277 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 278 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 279 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 280 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 281 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 282 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 283 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 284 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 285 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 286 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 287 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 288 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 289 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 290 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 291 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 316 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 317 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 318 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 319 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 320 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 321 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 322 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 323 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 324 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 325 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 326 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 327 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 328 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 329 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 330 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 331 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { FL_DQ[0] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 355 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { FL_DQ[1] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 356 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { FL_DQ[2] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 357 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { FL_DQ[3] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 358 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { FL_DQ[4] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 359 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { FL_DQ[5] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 360 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { FL_DQ[6] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 361 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { FL_DQ[7] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 362 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 363 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 364 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 365 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 366 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 367 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 368 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 369 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 370 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 371 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 372 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 373 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 374 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 375 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 376 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 377 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 378 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 379 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 380 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 381 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 382 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 383 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 384 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 385 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 386 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 387 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 388 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 389 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 390 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 391 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 392 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 393 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 394 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 395 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 396 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 397 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 398 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { HSMC_D[0] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 399 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { HSMC_D[1] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 400 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { HSMC_D[2] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 401 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { HSMC_D[3] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 402 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { EX_IO[0] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 437 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { EX_IO[1] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 438 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { EX_IO[2] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 439 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { EX_IO[3] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 440 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { EX_IO[4] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 441 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { EX_IO[5] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 442 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { EX_IO[6] } } } { "DE2_115/DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab2/" { { 0 { 0 ""} 0 443 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1461159771714 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1461159771714 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jfj/DCLab/Lab2/output_files/DE2_115.fit.smsg " "Generated suppressed messages file /home/jfj/DCLab/Lab2/output_files/DE2_115.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1461159771890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1647 " "Peak virtual memory: 1647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1461159772154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 13:42:52 2016 " "Processing ended: Wed Apr 20 13:42:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1461159772154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1461159772154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1461159772154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1461159772154 ""}
