
STEVAL_SPIN3201.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000663c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e20  080066fc  080066fc  000166fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800751c  0800751c  00020478  2**0
                  CONTENTS
  4 .ARM          00000000  0800751c  0800751c  00020478  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800751c  0800751c  00020478  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800751c  0800751c  0001751c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007520  08007520  00017520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000478  20000000  08007524  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003dc  20000478  0800799c  00020478  2**2
                  ALLOC
 10 ._user_heap_stack 00000484  20000854  0800799c  00020854  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020478  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000204a0  2**0
                  CONTENTS, READONLY
 13 .debug_line   00035bb3  00000000  00000000  000204e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 00000077  00000000  00000000  00056096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   000338a0  00000000  00000000  0005610d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00006d35  00000000  00000000  000899ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000017c8  00000000  00000000  000906e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084ca3  00000000  00000000  00091eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00002322  00000000  00000000  00116b53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loclists 00014d2c  00000000  00000000  00118e75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_macro  00019933  00000000  00000000  0012dba1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00004158  00000000  00000000  001474d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000478 	.word	0x20000478
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080066e4 	.word	0x080066e4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000047c 	.word	0x2000047c
 8000104:	080066e4 	.word	0x080066e4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_lmul>:
 80003f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003f6:	46ce      	mov	lr, r9
 80003f8:	4699      	mov	r9, r3
 80003fa:	0c03      	lsrs	r3, r0, #16
 80003fc:	469c      	mov	ip, r3
 80003fe:	0413      	lsls	r3, r2, #16
 8000400:	4647      	mov	r7, r8
 8000402:	0c1b      	lsrs	r3, r3, #16
 8000404:	001d      	movs	r5, r3
 8000406:	000e      	movs	r6, r1
 8000408:	4661      	mov	r1, ip
 800040a:	0404      	lsls	r4, r0, #16
 800040c:	0c24      	lsrs	r4, r4, #16
 800040e:	b580      	push	{r7, lr}
 8000410:	0007      	movs	r7, r0
 8000412:	0c10      	lsrs	r0, r2, #16
 8000414:	434b      	muls	r3, r1
 8000416:	4365      	muls	r5, r4
 8000418:	4341      	muls	r1, r0
 800041a:	4360      	muls	r0, r4
 800041c:	0c2c      	lsrs	r4, r5, #16
 800041e:	18c0      	adds	r0, r0, r3
 8000420:	1820      	adds	r0, r4, r0
 8000422:	468c      	mov	ip, r1
 8000424:	4283      	cmp	r3, r0
 8000426:	d903      	bls.n	8000430 <__aeabi_lmul+0x3c>
 8000428:	2380      	movs	r3, #128	; 0x80
 800042a:	025b      	lsls	r3, r3, #9
 800042c:	4698      	mov	r8, r3
 800042e:	44c4      	add	ip, r8
 8000430:	4649      	mov	r1, r9
 8000432:	4379      	muls	r1, r7
 8000434:	4356      	muls	r6, r2
 8000436:	0c03      	lsrs	r3, r0, #16
 8000438:	042d      	lsls	r5, r5, #16
 800043a:	0c2d      	lsrs	r5, r5, #16
 800043c:	1989      	adds	r1, r1, r6
 800043e:	4463      	add	r3, ip
 8000440:	0400      	lsls	r0, r0, #16
 8000442:	1940      	adds	r0, r0, r5
 8000444:	18c9      	adds	r1, r1, r3
 8000446:	bcc0      	pop	{r6, r7}
 8000448:	46b9      	mov	r9, r7
 800044a:	46b0      	mov	r8, r6
 800044c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800044e:	46c0      	nop			; (mov r8, r8)

08000450 <__aeabi_fmul>:
 8000450:	0243      	lsls	r3, r0, #9
 8000452:	0a5b      	lsrs	r3, r3, #9
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	464f      	mov	r7, r9
 8000458:	4646      	mov	r6, r8
 800045a:	4699      	mov	r9, r3
 800045c:	46d6      	mov	lr, sl
 800045e:	0fc3      	lsrs	r3, r0, #31
 8000460:	0045      	lsls	r5, r0, #1
 8000462:	4698      	mov	r8, r3
 8000464:	b5c0      	push	{r6, r7, lr}
 8000466:	464b      	mov	r3, r9
 8000468:	1c0f      	adds	r7, r1, #0
 800046a:	0e2d      	lsrs	r5, r5, #24
 800046c:	d100      	bne.n	8000470 <__aeabi_fmul+0x20>
 800046e:	e0cb      	b.n	8000608 <__aeabi_fmul+0x1b8>
 8000470:	2dff      	cmp	r5, #255	; 0xff
 8000472:	d100      	bne.n	8000476 <__aeabi_fmul+0x26>
 8000474:	e0cf      	b.n	8000616 <__aeabi_fmul+0x1c6>
 8000476:	2280      	movs	r2, #128	; 0x80
 8000478:	00db      	lsls	r3, r3, #3
 800047a:	04d2      	lsls	r2, r2, #19
 800047c:	431a      	orrs	r2, r3
 800047e:	2300      	movs	r3, #0
 8000480:	4691      	mov	r9, r2
 8000482:	2600      	movs	r6, #0
 8000484:	469a      	mov	sl, r3
 8000486:	3d7f      	subs	r5, #127	; 0x7f
 8000488:	027c      	lsls	r4, r7, #9
 800048a:	007b      	lsls	r3, r7, #1
 800048c:	0a64      	lsrs	r4, r4, #9
 800048e:	0e1b      	lsrs	r3, r3, #24
 8000490:	0fff      	lsrs	r7, r7, #31
 8000492:	2b00      	cmp	r3, #0
 8000494:	d100      	bne.n	8000498 <__aeabi_fmul+0x48>
 8000496:	e0a9      	b.n	80005ec <__aeabi_fmul+0x19c>
 8000498:	2bff      	cmp	r3, #255	; 0xff
 800049a:	d011      	beq.n	80004c0 <__aeabi_fmul+0x70>
 800049c:	2280      	movs	r2, #128	; 0x80
 800049e:	00e4      	lsls	r4, r4, #3
 80004a0:	04d2      	lsls	r2, r2, #19
 80004a2:	4314      	orrs	r4, r2
 80004a4:	4642      	mov	r2, r8
 80004a6:	3b7f      	subs	r3, #127	; 0x7f
 80004a8:	195b      	adds	r3, r3, r5
 80004aa:	407a      	eors	r2, r7
 80004ac:	2000      	movs	r0, #0
 80004ae:	b2d2      	uxtb	r2, r2
 80004b0:	1c5d      	adds	r5, r3, #1
 80004b2:	2e0a      	cmp	r6, #10
 80004b4:	dd13      	ble.n	80004de <__aeabi_fmul+0x8e>
 80004b6:	003a      	movs	r2, r7
 80004b8:	2e0b      	cmp	r6, #11
 80004ba:	d047      	beq.n	800054c <__aeabi_fmul+0xfc>
 80004bc:	4647      	mov	r7, r8
 80004be:	e03f      	b.n	8000540 <__aeabi_fmul+0xf0>
 80004c0:	002b      	movs	r3, r5
 80004c2:	33ff      	adds	r3, #255	; 0xff
 80004c4:	2c00      	cmp	r4, #0
 80004c6:	d11e      	bne.n	8000506 <__aeabi_fmul+0xb6>
 80004c8:	2202      	movs	r2, #2
 80004ca:	4316      	orrs	r6, r2
 80004cc:	4642      	mov	r2, r8
 80004ce:	3501      	adds	r5, #1
 80004d0:	407a      	eors	r2, r7
 80004d2:	b2d2      	uxtb	r2, r2
 80004d4:	35ff      	adds	r5, #255	; 0xff
 80004d6:	2e0a      	cmp	r6, #10
 80004d8:	dd00      	ble.n	80004dc <__aeabi_fmul+0x8c>
 80004da:	e0e4      	b.n	80006a6 <__aeabi_fmul+0x256>
 80004dc:	2002      	movs	r0, #2
 80004de:	2e02      	cmp	r6, #2
 80004e0:	dc1c      	bgt.n	800051c <__aeabi_fmul+0xcc>
 80004e2:	3e01      	subs	r6, #1
 80004e4:	2e01      	cmp	r6, #1
 80004e6:	d842      	bhi.n	800056e <__aeabi_fmul+0x11e>
 80004e8:	2802      	cmp	r0, #2
 80004ea:	d03d      	beq.n	8000568 <__aeabi_fmul+0x118>
 80004ec:	2801      	cmp	r0, #1
 80004ee:	d166      	bne.n	80005be <__aeabi_fmul+0x16e>
 80004f0:	2000      	movs	r0, #0
 80004f2:	2100      	movs	r1, #0
 80004f4:	05c0      	lsls	r0, r0, #23
 80004f6:	4308      	orrs	r0, r1
 80004f8:	07d2      	lsls	r2, r2, #31
 80004fa:	4310      	orrs	r0, r2
 80004fc:	bce0      	pop	{r5, r6, r7}
 80004fe:	46ba      	mov	sl, r7
 8000500:	46b1      	mov	r9, r6
 8000502:	46a8      	mov	r8, r5
 8000504:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000506:	2203      	movs	r2, #3
 8000508:	4316      	orrs	r6, r2
 800050a:	4642      	mov	r2, r8
 800050c:	3501      	adds	r5, #1
 800050e:	407a      	eors	r2, r7
 8000510:	b2d2      	uxtb	r2, r2
 8000512:	35ff      	adds	r5, #255	; 0xff
 8000514:	2e0a      	cmp	r6, #10
 8000516:	dd00      	ble.n	800051a <__aeabi_fmul+0xca>
 8000518:	e0e4      	b.n	80006e4 <__aeabi_fmul+0x294>
 800051a:	2003      	movs	r0, #3
 800051c:	2101      	movs	r1, #1
 800051e:	40b1      	lsls	r1, r6
 8000520:	26a6      	movs	r6, #166	; 0xa6
 8000522:	00f6      	lsls	r6, r6, #3
 8000524:	4231      	tst	r1, r6
 8000526:	d10a      	bne.n	800053e <__aeabi_fmul+0xee>
 8000528:	2690      	movs	r6, #144	; 0x90
 800052a:	00b6      	lsls	r6, r6, #2
 800052c:	4231      	tst	r1, r6
 800052e:	d116      	bne.n	800055e <__aeabi_fmul+0x10e>
 8000530:	3eb9      	subs	r6, #185	; 0xb9
 8000532:	3eff      	subs	r6, #255	; 0xff
 8000534:	420e      	tst	r6, r1
 8000536:	d01a      	beq.n	800056e <__aeabi_fmul+0x11e>
 8000538:	46a1      	mov	r9, r4
 800053a:	4682      	mov	sl, r0
 800053c:	e000      	b.n	8000540 <__aeabi_fmul+0xf0>
 800053e:	0017      	movs	r7, r2
 8000540:	4653      	mov	r3, sl
 8000542:	003a      	movs	r2, r7
 8000544:	2b02      	cmp	r3, #2
 8000546:	d00f      	beq.n	8000568 <__aeabi_fmul+0x118>
 8000548:	464c      	mov	r4, r9
 800054a:	4650      	mov	r0, sl
 800054c:	2803      	cmp	r0, #3
 800054e:	d1cd      	bne.n	80004ec <__aeabi_fmul+0x9c>
 8000550:	2180      	movs	r1, #128	; 0x80
 8000552:	03c9      	lsls	r1, r1, #15
 8000554:	4321      	orrs	r1, r4
 8000556:	0249      	lsls	r1, r1, #9
 8000558:	20ff      	movs	r0, #255	; 0xff
 800055a:	0a49      	lsrs	r1, r1, #9
 800055c:	e7ca      	b.n	80004f4 <__aeabi_fmul+0xa4>
 800055e:	2180      	movs	r1, #128	; 0x80
 8000560:	2200      	movs	r2, #0
 8000562:	20ff      	movs	r0, #255	; 0xff
 8000564:	03c9      	lsls	r1, r1, #15
 8000566:	e7c5      	b.n	80004f4 <__aeabi_fmul+0xa4>
 8000568:	20ff      	movs	r0, #255	; 0xff
 800056a:	2100      	movs	r1, #0
 800056c:	e7c2      	b.n	80004f4 <__aeabi_fmul+0xa4>
 800056e:	0c20      	lsrs	r0, r4, #16
 8000570:	4649      	mov	r1, r9
 8000572:	0424      	lsls	r4, r4, #16
 8000574:	0c24      	lsrs	r4, r4, #16
 8000576:	0027      	movs	r7, r4
 8000578:	0c0e      	lsrs	r6, r1, #16
 800057a:	0409      	lsls	r1, r1, #16
 800057c:	0c09      	lsrs	r1, r1, #16
 800057e:	4374      	muls	r4, r6
 8000580:	434f      	muls	r7, r1
 8000582:	4346      	muls	r6, r0
 8000584:	4348      	muls	r0, r1
 8000586:	0c39      	lsrs	r1, r7, #16
 8000588:	1900      	adds	r0, r0, r4
 800058a:	1809      	adds	r1, r1, r0
 800058c:	428c      	cmp	r4, r1
 800058e:	d903      	bls.n	8000598 <__aeabi_fmul+0x148>
 8000590:	2080      	movs	r0, #128	; 0x80
 8000592:	0240      	lsls	r0, r0, #9
 8000594:	4684      	mov	ip, r0
 8000596:	4466      	add	r6, ip
 8000598:	043f      	lsls	r7, r7, #16
 800059a:	0408      	lsls	r0, r1, #16
 800059c:	0c3f      	lsrs	r7, r7, #16
 800059e:	19c0      	adds	r0, r0, r7
 80005a0:	0184      	lsls	r4, r0, #6
 80005a2:	1e67      	subs	r7, r4, #1
 80005a4:	41bc      	sbcs	r4, r7
 80005a6:	0c09      	lsrs	r1, r1, #16
 80005a8:	0e80      	lsrs	r0, r0, #26
 80005aa:	1989      	adds	r1, r1, r6
 80005ac:	4304      	orrs	r4, r0
 80005ae:	0189      	lsls	r1, r1, #6
 80005b0:	430c      	orrs	r4, r1
 80005b2:	0109      	lsls	r1, r1, #4
 80005b4:	d571      	bpl.n	800069a <__aeabi_fmul+0x24a>
 80005b6:	2301      	movs	r3, #1
 80005b8:	0861      	lsrs	r1, r4, #1
 80005ba:	401c      	ands	r4, r3
 80005bc:	430c      	orrs	r4, r1
 80005be:	002b      	movs	r3, r5
 80005c0:	337f      	adds	r3, #127	; 0x7f
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	dd51      	ble.n	800066a <__aeabi_fmul+0x21a>
 80005c6:	0761      	lsls	r1, r4, #29
 80005c8:	d004      	beq.n	80005d4 <__aeabi_fmul+0x184>
 80005ca:	210f      	movs	r1, #15
 80005cc:	4021      	ands	r1, r4
 80005ce:	2904      	cmp	r1, #4
 80005d0:	d000      	beq.n	80005d4 <__aeabi_fmul+0x184>
 80005d2:	3404      	adds	r4, #4
 80005d4:	0121      	lsls	r1, r4, #4
 80005d6:	d503      	bpl.n	80005e0 <__aeabi_fmul+0x190>
 80005d8:	4b43      	ldr	r3, [pc, #268]	; (80006e8 <__aeabi_fmul+0x298>)
 80005da:	401c      	ands	r4, r3
 80005dc:	002b      	movs	r3, r5
 80005de:	3380      	adds	r3, #128	; 0x80
 80005e0:	2bfe      	cmp	r3, #254	; 0xfe
 80005e2:	dcc1      	bgt.n	8000568 <__aeabi_fmul+0x118>
 80005e4:	01a1      	lsls	r1, r4, #6
 80005e6:	0a49      	lsrs	r1, r1, #9
 80005e8:	b2d8      	uxtb	r0, r3
 80005ea:	e783      	b.n	80004f4 <__aeabi_fmul+0xa4>
 80005ec:	2c00      	cmp	r4, #0
 80005ee:	d12c      	bne.n	800064a <__aeabi_fmul+0x1fa>
 80005f0:	2301      	movs	r3, #1
 80005f2:	4642      	mov	r2, r8
 80005f4:	431e      	orrs	r6, r3
 80005f6:	002b      	movs	r3, r5
 80005f8:	407a      	eors	r2, r7
 80005fa:	2001      	movs	r0, #1
 80005fc:	b2d2      	uxtb	r2, r2
 80005fe:	1c5d      	adds	r5, r3, #1
 8000600:	2e0a      	cmp	r6, #10
 8000602:	dd00      	ble.n	8000606 <__aeabi_fmul+0x1b6>
 8000604:	e757      	b.n	80004b6 <__aeabi_fmul+0x66>
 8000606:	e76a      	b.n	80004de <__aeabi_fmul+0x8e>
 8000608:	2b00      	cmp	r3, #0
 800060a:	d110      	bne.n	800062e <__aeabi_fmul+0x1de>
 800060c:	2301      	movs	r3, #1
 800060e:	2604      	movs	r6, #4
 8000610:	2500      	movs	r5, #0
 8000612:	469a      	mov	sl, r3
 8000614:	e738      	b.n	8000488 <__aeabi_fmul+0x38>
 8000616:	2b00      	cmp	r3, #0
 8000618:	d104      	bne.n	8000624 <__aeabi_fmul+0x1d4>
 800061a:	2302      	movs	r3, #2
 800061c:	2608      	movs	r6, #8
 800061e:	25ff      	movs	r5, #255	; 0xff
 8000620:	469a      	mov	sl, r3
 8000622:	e731      	b.n	8000488 <__aeabi_fmul+0x38>
 8000624:	2303      	movs	r3, #3
 8000626:	260c      	movs	r6, #12
 8000628:	25ff      	movs	r5, #255	; 0xff
 800062a:	469a      	mov	sl, r3
 800062c:	e72c      	b.n	8000488 <__aeabi_fmul+0x38>
 800062e:	4648      	mov	r0, r9
 8000630:	f000 f8f6 	bl	8000820 <__clzsi2>
 8000634:	464a      	mov	r2, r9
 8000636:	1f43      	subs	r3, r0, #5
 8000638:	2576      	movs	r5, #118	; 0x76
 800063a:	409a      	lsls	r2, r3
 800063c:	2300      	movs	r3, #0
 800063e:	426d      	negs	r5, r5
 8000640:	4691      	mov	r9, r2
 8000642:	2600      	movs	r6, #0
 8000644:	469a      	mov	sl, r3
 8000646:	1a2d      	subs	r5, r5, r0
 8000648:	e71e      	b.n	8000488 <__aeabi_fmul+0x38>
 800064a:	0020      	movs	r0, r4
 800064c:	f000 f8e8 	bl	8000820 <__clzsi2>
 8000650:	4642      	mov	r2, r8
 8000652:	1f43      	subs	r3, r0, #5
 8000654:	409c      	lsls	r4, r3
 8000656:	1a2b      	subs	r3, r5, r0
 8000658:	3b76      	subs	r3, #118	; 0x76
 800065a:	407a      	eors	r2, r7
 800065c:	2000      	movs	r0, #0
 800065e:	b2d2      	uxtb	r2, r2
 8000660:	1c5d      	adds	r5, r3, #1
 8000662:	2e0a      	cmp	r6, #10
 8000664:	dd00      	ble.n	8000668 <__aeabi_fmul+0x218>
 8000666:	e726      	b.n	80004b6 <__aeabi_fmul+0x66>
 8000668:	e739      	b.n	80004de <__aeabi_fmul+0x8e>
 800066a:	2101      	movs	r1, #1
 800066c:	1acb      	subs	r3, r1, r3
 800066e:	2b1b      	cmp	r3, #27
 8000670:	dd00      	ble.n	8000674 <__aeabi_fmul+0x224>
 8000672:	e73d      	b.n	80004f0 <__aeabi_fmul+0xa0>
 8000674:	359e      	adds	r5, #158	; 0x9e
 8000676:	0021      	movs	r1, r4
 8000678:	40ac      	lsls	r4, r5
 800067a:	40d9      	lsrs	r1, r3
 800067c:	1e63      	subs	r3, r4, #1
 800067e:	419c      	sbcs	r4, r3
 8000680:	4321      	orrs	r1, r4
 8000682:	074b      	lsls	r3, r1, #29
 8000684:	d004      	beq.n	8000690 <__aeabi_fmul+0x240>
 8000686:	230f      	movs	r3, #15
 8000688:	400b      	ands	r3, r1
 800068a:	2b04      	cmp	r3, #4
 800068c:	d000      	beq.n	8000690 <__aeabi_fmul+0x240>
 800068e:	3104      	adds	r1, #4
 8000690:	014b      	lsls	r3, r1, #5
 8000692:	d504      	bpl.n	800069e <__aeabi_fmul+0x24e>
 8000694:	2001      	movs	r0, #1
 8000696:	2100      	movs	r1, #0
 8000698:	e72c      	b.n	80004f4 <__aeabi_fmul+0xa4>
 800069a:	001d      	movs	r5, r3
 800069c:	e78f      	b.n	80005be <__aeabi_fmul+0x16e>
 800069e:	0189      	lsls	r1, r1, #6
 80006a0:	2000      	movs	r0, #0
 80006a2:	0a49      	lsrs	r1, r1, #9
 80006a4:	e726      	b.n	80004f4 <__aeabi_fmul+0xa4>
 80006a6:	2302      	movs	r3, #2
 80006a8:	2e0f      	cmp	r6, #15
 80006aa:	d10c      	bne.n	80006c6 <__aeabi_fmul+0x276>
 80006ac:	2180      	movs	r1, #128	; 0x80
 80006ae:	464b      	mov	r3, r9
 80006b0:	03c9      	lsls	r1, r1, #15
 80006b2:	420b      	tst	r3, r1
 80006b4:	d00d      	beq.n	80006d2 <__aeabi_fmul+0x282>
 80006b6:	420c      	tst	r4, r1
 80006b8:	d10b      	bne.n	80006d2 <__aeabi_fmul+0x282>
 80006ba:	4321      	orrs	r1, r4
 80006bc:	0249      	lsls	r1, r1, #9
 80006be:	003a      	movs	r2, r7
 80006c0:	20ff      	movs	r0, #255	; 0xff
 80006c2:	0a49      	lsrs	r1, r1, #9
 80006c4:	e716      	b.n	80004f4 <__aeabi_fmul+0xa4>
 80006c6:	2e0b      	cmp	r6, #11
 80006c8:	d000      	beq.n	80006cc <__aeabi_fmul+0x27c>
 80006ca:	e6f7      	b.n	80004bc <__aeabi_fmul+0x6c>
 80006cc:	46a1      	mov	r9, r4
 80006ce:	469a      	mov	sl, r3
 80006d0:	e736      	b.n	8000540 <__aeabi_fmul+0xf0>
 80006d2:	2180      	movs	r1, #128	; 0x80
 80006d4:	464b      	mov	r3, r9
 80006d6:	03c9      	lsls	r1, r1, #15
 80006d8:	4319      	orrs	r1, r3
 80006da:	0249      	lsls	r1, r1, #9
 80006dc:	4642      	mov	r2, r8
 80006de:	20ff      	movs	r0, #255	; 0xff
 80006e0:	0a49      	lsrs	r1, r1, #9
 80006e2:	e707      	b.n	80004f4 <__aeabi_fmul+0xa4>
 80006e4:	2303      	movs	r3, #3
 80006e6:	e7df      	b.n	80006a8 <__aeabi_fmul+0x258>
 80006e8:	f7ffffff 	.word	0xf7ffffff

080006ec <__aeabi_i2f>:
 80006ec:	b570      	push	{r4, r5, r6, lr}
 80006ee:	2800      	cmp	r0, #0
 80006f0:	d013      	beq.n	800071a <__aeabi_i2f+0x2e>
 80006f2:	17c3      	asrs	r3, r0, #31
 80006f4:	18c5      	adds	r5, r0, r3
 80006f6:	405d      	eors	r5, r3
 80006f8:	0fc4      	lsrs	r4, r0, #31
 80006fa:	0028      	movs	r0, r5
 80006fc:	f000 f890 	bl	8000820 <__clzsi2>
 8000700:	239e      	movs	r3, #158	; 0x9e
 8000702:	0001      	movs	r1, r0
 8000704:	1a1b      	subs	r3, r3, r0
 8000706:	2b96      	cmp	r3, #150	; 0x96
 8000708:	dc0f      	bgt.n	800072a <__aeabi_i2f+0x3e>
 800070a:	2808      	cmp	r0, #8
 800070c:	d031      	beq.n	8000772 <__aeabi_i2f+0x86>
 800070e:	3908      	subs	r1, #8
 8000710:	408d      	lsls	r5, r1
 8000712:	026d      	lsls	r5, r5, #9
 8000714:	0a6d      	lsrs	r5, r5, #9
 8000716:	b2d8      	uxtb	r0, r3
 8000718:	e002      	b.n	8000720 <__aeabi_i2f+0x34>
 800071a:	2400      	movs	r4, #0
 800071c:	2000      	movs	r0, #0
 800071e:	2500      	movs	r5, #0
 8000720:	05c0      	lsls	r0, r0, #23
 8000722:	4328      	orrs	r0, r5
 8000724:	07e4      	lsls	r4, r4, #31
 8000726:	4320      	orrs	r0, r4
 8000728:	bd70      	pop	{r4, r5, r6, pc}
 800072a:	2b99      	cmp	r3, #153	; 0x99
 800072c:	dd0c      	ble.n	8000748 <__aeabi_i2f+0x5c>
 800072e:	2205      	movs	r2, #5
 8000730:	1a12      	subs	r2, r2, r0
 8000732:	0028      	movs	r0, r5
 8000734:	40d0      	lsrs	r0, r2
 8000736:	0002      	movs	r2, r0
 8000738:	0008      	movs	r0, r1
 800073a:	301b      	adds	r0, #27
 800073c:	4085      	lsls	r5, r0
 800073e:	0028      	movs	r0, r5
 8000740:	1e45      	subs	r5, r0, #1
 8000742:	41a8      	sbcs	r0, r5
 8000744:	4302      	orrs	r2, r0
 8000746:	0015      	movs	r5, r2
 8000748:	2905      	cmp	r1, #5
 800074a:	dc16      	bgt.n	800077a <__aeabi_i2f+0x8e>
 800074c:	002a      	movs	r2, r5
 800074e:	480f      	ldr	r0, [pc, #60]	; (800078c <__aeabi_i2f+0xa0>)
 8000750:	4002      	ands	r2, r0
 8000752:	076e      	lsls	r6, r5, #29
 8000754:	d009      	beq.n	800076a <__aeabi_i2f+0x7e>
 8000756:	260f      	movs	r6, #15
 8000758:	4035      	ands	r5, r6
 800075a:	2d04      	cmp	r5, #4
 800075c:	d005      	beq.n	800076a <__aeabi_i2f+0x7e>
 800075e:	3204      	adds	r2, #4
 8000760:	0155      	lsls	r5, r2, #5
 8000762:	d502      	bpl.n	800076a <__aeabi_i2f+0x7e>
 8000764:	239f      	movs	r3, #159	; 0x9f
 8000766:	4002      	ands	r2, r0
 8000768:	1a5b      	subs	r3, r3, r1
 800076a:	0192      	lsls	r2, r2, #6
 800076c:	0a55      	lsrs	r5, r2, #9
 800076e:	b2d8      	uxtb	r0, r3
 8000770:	e7d6      	b.n	8000720 <__aeabi_i2f+0x34>
 8000772:	026d      	lsls	r5, r5, #9
 8000774:	2096      	movs	r0, #150	; 0x96
 8000776:	0a6d      	lsrs	r5, r5, #9
 8000778:	e7d2      	b.n	8000720 <__aeabi_i2f+0x34>
 800077a:	1f4a      	subs	r2, r1, #5
 800077c:	4095      	lsls	r5, r2
 800077e:	002a      	movs	r2, r5
 8000780:	4802      	ldr	r0, [pc, #8]	; (800078c <__aeabi_i2f+0xa0>)
 8000782:	4002      	ands	r2, r0
 8000784:	076e      	lsls	r6, r5, #29
 8000786:	d0f0      	beq.n	800076a <__aeabi_i2f+0x7e>
 8000788:	e7e5      	b.n	8000756 <__aeabi_i2f+0x6a>
 800078a:	46c0      	nop			; (mov r8, r8)
 800078c:	fbffffff 	.word	0xfbffffff

08000790 <__aeabi_ui2f>:
 8000790:	b570      	push	{r4, r5, r6, lr}
 8000792:	1e04      	subs	r4, r0, #0
 8000794:	d00e      	beq.n	80007b4 <__aeabi_ui2f+0x24>
 8000796:	f000 f843 	bl	8000820 <__clzsi2>
 800079a:	239e      	movs	r3, #158	; 0x9e
 800079c:	0001      	movs	r1, r0
 800079e:	1a1b      	subs	r3, r3, r0
 80007a0:	2b96      	cmp	r3, #150	; 0x96
 80007a2:	dc0c      	bgt.n	80007be <__aeabi_ui2f+0x2e>
 80007a4:	2808      	cmp	r0, #8
 80007a6:	d02c      	beq.n	8000802 <__aeabi_ui2f+0x72>
 80007a8:	3908      	subs	r1, #8
 80007aa:	408c      	lsls	r4, r1
 80007ac:	0264      	lsls	r4, r4, #9
 80007ae:	0a64      	lsrs	r4, r4, #9
 80007b0:	b2d8      	uxtb	r0, r3
 80007b2:	e001      	b.n	80007b8 <__aeabi_ui2f+0x28>
 80007b4:	2000      	movs	r0, #0
 80007b6:	2400      	movs	r4, #0
 80007b8:	05c0      	lsls	r0, r0, #23
 80007ba:	4320      	orrs	r0, r4
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	2b99      	cmp	r3, #153	; 0x99
 80007c0:	dd0a      	ble.n	80007d8 <__aeabi_ui2f+0x48>
 80007c2:	0002      	movs	r2, r0
 80007c4:	0020      	movs	r0, r4
 80007c6:	321b      	adds	r2, #27
 80007c8:	4090      	lsls	r0, r2
 80007ca:	0002      	movs	r2, r0
 80007cc:	1e50      	subs	r0, r2, #1
 80007ce:	4182      	sbcs	r2, r0
 80007d0:	2005      	movs	r0, #5
 80007d2:	1a40      	subs	r0, r0, r1
 80007d4:	40c4      	lsrs	r4, r0
 80007d6:	4314      	orrs	r4, r2
 80007d8:	2905      	cmp	r1, #5
 80007da:	dc16      	bgt.n	800080a <__aeabi_ui2f+0x7a>
 80007dc:	0022      	movs	r2, r4
 80007de:	480f      	ldr	r0, [pc, #60]	; (800081c <__aeabi_ui2f+0x8c>)
 80007e0:	4002      	ands	r2, r0
 80007e2:	0765      	lsls	r5, r4, #29
 80007e4:	d009      	beq.n	80007fa <__aeabi_ui2f+0x6a>
 80007e6:	250f      	movs	r5, #15
 80007e8:	402c      	ands	r4, r5
 80007ea:	2c04      	cmp	r4, #4
 80007ec:	d005      	beq.n	80007fa <__aeabi_ui2f+0x6a>
 80007ee:	3204      	adds	r2, #4
 80007f0:	0154      	lsls	r4, r2, #5
 80007f2:	d502      	bpl.n	80007fa <__aeabi_ui2f+0x6a>
 80007f4:	239f      	movs	r3, #159	; 0x9f
 80007f6:	4002      	ands	r2, r0
 80007f8:	1a5b      	subs	r3, r3, r1
 80007fa:	0192      	lsls	r2, r2, #6
 80007fc:	0a54      	lsrs	r4, r2, #9
 80007fe:	b2d8      	uxtb	r0, r3
 8000800:	e7da      	b.n	80007b8 <__aeabi_ui2f+0x28>
 8000802:	0264      	lsls	r4, r4, #9
 8000804:	2096      	movs	r0, #150	; 0x96
 8000806:	0a64      	lsrs	r4, r4, #9
 8000808:	e7d6      	b.n	80007b8 <__aeabi_ui2f+0x28>
 800080a:	1f4a      	subs	r2, r1, #5
 800080c:	4094      	lsls	r4, r2
 800080e:	0022      	movs	r2, r4
 8000810:	4802      	ldr	r0, [pc, #8]	; (800081c <__aeabi_ui2f+0x8c>)
 8000812:	4002      	ands	r2, r0
 8000814:	0765      	lsls	r5, r4, #29
 8000816:	d0f0      	beq.n	80007fa <__aeabi_ui2f+0x6a>
 8000818:	e7e5      	b.n	80007e6 <__aeabi_ui2f+0x56>
 800081a:	46c0      	nop			; (mov r8, r8)
 800081c:	fbffffff 	.word	0xfbffffff

08000820 <__clzsi2>:
 8000820:	211c      	movs	r1, #28
 8000822:	2301      	movs	r3, #1
 8000824:	041b      	lsls	r3, r3, #16
 8000826:	4298      	cmp	r0, r3
 8000828:	d301      	bcc.n	800082e <__clzsi2+0xe>
 800082a:	0c00      	lsrs	r0, r0, #16
 800082c:	3910      	subs	r1, #16
 800082e:	0a1b      	lsrs	r3, r3, #8
 8000830:	4298      	cmp	r0, r3
 8000832:	d301      	bcc.n	8000838 <__clzsi2+0x18>
 8000834:	0a00      	lsrs	r0, r0, #8
 8000836:	3908      	subs	r1, #8
 8000838:	091b      	lsrs	r3, r3, #4
 800083a:	4298      	cmp	r0, r3
 800083c:	d301      	bcc.n	8000842 <__clzsi2+0x22>
 800083e:	0900      	lsrs	r0, r0, #4
 8000840:	3904      	subs	r1, #4
 8000842:	a202      	add	r2, pc, #8	; (adr r2, 800084c <__clzsi2+0x2c>)
 8000844:	5c10      	ldrb	r0, [r2, r0]
 8000846:	1840      	adds	r0, r0, r1
 8000848:	4770      	bx	lr
 800084a:	46c0      	nop			; (mov r8, r8)
 800084c:	02020304 	.word	0x02020304
 8000850:	01010101 	.word	0x01010101
	...

0800085c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800085c:	480d      	ldr	r0, [pc, #52]	; (8000894 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800085e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000860:	f002 ffc0 	bl	80037e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000864:	480c      	ldr	r0, [pc, #48]	; (8000898 <LoopForever+0x6>)
  ldr r1, =_edata
 8000866:	490d      	ldr	r1, [pc, #52]	; (800089c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000868:	4a0d      	ldr	r2, [pc, #52]	; (80008a0 <LoopForever+0xe>)
  movs r3, #0
 800086a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800086c:	e002      	b.n	8000874 <LoopCopyDataInit>

0800086e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800086e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000870:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000872:	3304      	adds	r3, #4

08000874 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000874:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000876:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000878:	d3f9      	bcc.n	800086e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800087a:	4a0a      	ldr	r2, [pc, #40]	; (80008a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800087c:	4c0a      	ldr	r4, [pc, #40]	; (80008a8 <LoopForever+0x16>)
  movs r3, #0
 800087e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000880:	e001      	b.n	8000886 <LoopFillZerobss>

08000882 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000882:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000884:	3204      	adds	r2, #4

08000886 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000886:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000888:	d3fb      	bcc.n	8000882 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800088a:	f005 fefd 	bl	8006688 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800088e:	f000 fba7 	bl	8000fe0 <main>

08000892 <LoopForever>:

LoopForever:
    b LoopForever
 8000892:	e7fe      	b.n	8000892 <LoopForever>
  ldr   r0, =_estack
 8000894:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000898:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800089c:	20000478 	.word	0x20000478
  ldr r2, =_sidata
 80008a0:	08007524 	.word	0x08007524
  ldr r2, =_sbss
 80008a4:	20000478 	.word	0x20000478
  ldr r4, =_ebss
 80008a8:	20000854 	.word	0x20000854

080008ac <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008ac:	e7fe      	b.n	80008ac <ADC1_IRQHandler>
	...

080008b0 <ASPEP_start>:
  * @brief  Starts ASPEP communication by configuring UART.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_start(ASPEP_Handle_t *pHandle)
{
 80008b0:	b510      	push	{r4, lr}
 80008b2:	0004      	movs	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->fASPEP_HWInit(pHandle->HWIp);
 80008b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80008b6:	6940      	ldr	r0, [r0, #20]
 80008b8:	4798      	blx	r3
    pHandle->ASPEP_State = ASPEP_IDLE;
 80008ba:	2200      	movs	r2, #0
 80008bc:	234c      	movs	r3, #76	; 0x4c
    pHandle->ASPEP_TL_State = WAITING_PACKET;
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/

    /* Configure UART to receive first packet*/
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80008be:	0021      	movs	r1, r4
    pHandle->ASPEP_State = ASPEP_IDLE;
 80008c0:	52e2      	strh	r2, [r4, r3]
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 80008c2:	3b04      	subs	r3, #4
 80008c4:	54e2      	strb	r2, [r4, r3]
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80008c6:	6960      	ldr	r0, [r4, #20]
 80008c8:	2204      	movs	r2, #4
 80008ca:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80008cc:	311c      	adds	r1, #28
 80008ce:	4798      	blx	r3
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 80008d0:	bd10      	pop	{r4, pc}
 80008d2:	46c0      	nop			; (mov r8, r8)

080008d4 <ASPEP_sendBeacon>:
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  * @param  *capabilities Matched capabilities between controller and performer
  */
void ASPEP_sendBeacon(ASPEP_Handle_t *pHandle, ASPEP_Capabilities_def *capabilities)
{
 80008d4:	b570      	push	{r4, r5, r6, lr}
  {
#endif
    uint32_t *packet = (uint32_t *)pHandle->ctrlBuffer.buffer; //cstat !MISRAC2012-Rule-11.3
    *packet = (BEACON
             | (((uint32_t)capabilities->version) << 4U)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 80008d6:	780a      	ldrb	r2, [r1, #0]
             | (((uint32_t)capabilities->version) << 4U)
 80008d8:	790b      	ldrb	r3, [r1, #4]
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 80008da:	01d2      	lsls	r2, r2, #7
             | (((uint32_t)capabilities->version) << 4U)
 80008dc:	011b      	lsls	r3, r3, #4
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 80008de:	4313      	orrs	r3, r2
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
 80008e0:	784a      	ldrb	r2, [r1, #1]
{
 80008e2:	0004      	movs	r4, r0
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
 80008e4:	0212      	lsls	r2, r2, #8
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 80008e6:	4313      	orrs	r3, r2
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 80008e8:	788a      	ldrb	r2, [r1, #2]
  header &= 0x0fffffffU;
 80008ea:	2005      	movs	r0, #5
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 80008ec:	0392      	lsls	r2, r2, #14
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 80008ee:	4313      	orrs	r3, r2
 80008f0:	78ca      	ldrb	r2, [r1, #3]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 80008f2:	21ff      	movs	r1, #255	; 0xff
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 80008f4:	0552      	lsls	r2, r2, #21
 80008f6:	4313      	orrs	r3, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 80008f8:	4d16      	ldr	r5, [pc, #88]	; (8000954 <ASPEP_sendBeacon+0x80>)
 80008fa:	4019      	ands	r1, r3
 80008fc:	4301      	orrs	r1, r0
  header &= 0x0fffffffU;
 80008fe:	011a      	lsls	r2, r3, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000900:	5c69      	ldrb	r1, [r5, r1]
 8000902:	0b16      	lsrs	r6, r2, #12
 8000904:	4071      	eors	r1, r6
 8000906:	b2c9      	uxtb	r1, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000908:	5c69      	ldrb	r1, [r5, r1]
 800090a:	0d16      	lsrs	r6, r2, #20
 800090c:	4071      	eors	r1, r6
 800090e:	b2c9      	uxtb	r1, r1
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000910:	5c69      	ldrb	r1, [r5, r1]
 8000912:	0f12      	lsrs	r2, r2, #28
 8000914:	404a      	eors	r2, r1
 8000916:	4910      	ldr	r1, [pc, #64]	; (8000958 <ASPEP_sendBeacon+0x84>)
  *headerPtr |= (uint32_t)crc << 28;
 8000918:	5c8a      	ldrb	r2, [r1, r2]
 800091a:	0712      	lsls	r2, r2, #28
 800091c:	4313      	orrs	r3, r2
 800091e:	4303      	orrs	r3, r0
 8000920:	6223      	str	r3, [r4, #32]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000922:	b672      	cpsid	i
  {
#endif
    /* Insert CRC header in the packet to send */
    ASPEP_ComputeHeaderCRC((uint32_t *)txBuffer); //cstat !MISRAC2012-Rule-11.5
    __disable_irq(); /*TODO: Disable High frequency task is enough */
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000924:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000926:	2b00      	cmp	r3, #0
 8000928:	d007      	beq.n	800093a <ASPEP_sendBeacon+0x66>
  __ASM volatile ("cpsie i" : : : "memory");
 800092a:	b662      	cpsie	i
          pHandle->syncBuffer.length = bufferLength;
        }
      }
      else if(ASPEP_CTRL == dataType)
      {
        if (pHandle->ctrlBuffer.state != available)
 800092c:	2324      	movs	r3, #36	; 0x24
 800092e:	5ce2      	ldrb	r2, [r4, r3]
 8000930:	2a00      	cmp	r2, #0
 8000932:	d101      	bne.n	8000938 <ASPEP_sendBeacon+0x64>
        {
          result = ASPEP_BUFFER_ERROR;
        }
        else
        {
          pHandle->ctrlBuffer.state = pending;
 8000934:	3202      	adds	r2, #2
 8000936:	54e2      	strb	r2, [r4, r3]
}
 8000938:	bd70      	pop	{r4, r5, r6, pc}
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 800093a:	0021      	movs	r1, r4
        pHandle->ctrlBuffer.state = readLock;
 800093c:	2203      	movs	r2, #3
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 800093e:	3120      	adds	r1, #32
        pHandle->ctrlBuffer.state = readLock;
 8000940:	3324      	adds	r3, #36	; 0x24
 8000942:	54e2      	strb	r2, [r4, r3]
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000944:	6321      	str	r1, [r4, #48]	; 0x30
 8000946:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000948:	6960      	ldr	r0, [r4, #20]
 800094a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800094c:	3201      	adds	r2, #1
 800094e:	4798      	blx	r3
 8000950:	e7f2      	b.n	8000938 <ASPEP_sendBeacon+0x64>
 8000952:	46c0      	nop			; (mov r8, r8)
 8000954:	0800670c 	.word	0x0800670c
 8000958:	080066fc 	.word	0x080066fc

0800095c <ASPEP_sendPing>:
{
 800095c:	000b      	movs	r3, r1
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 800095e:	2148      	movs	r1, #72	; 0x48
{
 8000960:	b570      	push	{r4, r5, r6, lr}
 8000962:	0004      	movs	r4, r0
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 8000964:	5c41      	ldrb	r1, [r0, r1]
                   | (uint32_t)((uint32_t)Nbit << 6U)
 8000966:	2001      	movs	r0, #1
 8000968:	4008      	ands	r0, r1
    *packet = PING | (uint32_t)((uint32_t)cBit << 4U)
 800096a:	0119      	lsls	r1, r3, #4
                   | (uint32_t)((uint32_t)cBit << 5U)
 800096c:	015b      	lsls	r3, r3, #5
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800096e:	4319      	orrs	r1, r3
 8000970:	0313      	lsls	r3, r2, #12
 8000972:	430b      	orrs	r3, r1
                   | (uint32_t)((uint32_t)Nbit << 6U)
 8000974:	0182      	lsls	r2, r0, #6
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000976:	4313      	orrs	r3, r2
    uint8_t ipID = pHandle->liid & 0xFU;
 8000978:	224b      	movs	r2, #75	; 0x4b
 800097a:	5ca1      	ldrb	r1, [r4, r2]
                   | (uint32_t)((uint32_t)ipID << 8U)
 800097c:	3a3c      	subs	r2, #60	; 0x3c
                   | (uint32_t)((uint32_t)Nbit << 7U)
 800097e:	01c0      	lsls	r0, r0, #7
                   | (uint32_t)((uint32_t)ipID << 8U)
 8000980:	400a      	ands	r2, r1
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000982:	4303      	orrs	r3, r0
                   | (uint32_t)((uint32_t)ipID << 8U)
 8000984:	0212      	lsls	r2, r2, #8
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000986:	4313      	orrs	r3, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000988:	22ff      	movs	r2, #255	; 0xff
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800098a:	2506      	movs	r5, #6
 800098c:	0018      	movs	r0, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800098e:	4916      	ldr	r1, [pc, #88]	; (80009e8 <ASPEP_sendPing+0x8c>)
 8000990:	401a      	ands	r2, r3
 8000992:	432a      	orrs	r2, r5
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000994:	5c8a      	ldrb	r2, [r1, r2]
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000996:	4328      	orrs	r0, r5
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000998:	0a1d      	lsrs	r5, r3, #8
 800099a:	406a      	eors	r2, r5
 800099c:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800099e:	5c8a      	ldrb	r2, [r1, r2]
 80009a0:	0c1d      	lsrs	r5, r3, #16
 80009a2:	406a      	eors	r2, r5
 80009a4:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80009a6:	5c8a      	ldrb	r2, [r1, r2]
 80009a8:	0e1b      	lsrs	r3, r3, #24
 80009aa:	4053      	eors	r3, r2
 80009ac:	4a0f      	ldr	r2, [pc, #60]	; (80009ec <ASPEP_sendPing+0x90>)
  *headerPtr |= (uint32_t)crc << 28;
 80009ae:	5cd3      	ldrb	r3, [r2, r3]
 80009b0:	071b      	lsls	r3, r3, #28
 80009b2:	4303      	orrs	r3, r0
 80009b4:	6223      	str	r3, [r4, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80009b6:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 80009b8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d007      	beq.n	80009ce <ASPEP_sendPing+0x72>
  __ASM volatile ("cpsie i" : : : "memory");
 80009be:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 80009c0:	2324      	movs	r3, #36	; 0x24
 80009c2:	5ce2      	ldrb	r2, [r4, r3]
 80009c4:	2a00      	cmp	r2, #0
 80009c6:	d101      	bne.n	80009cc <ASPEP_sendPing+0x70>
          pHandle->ctrlBuffer.state = pending;
 80009c8:	3202      	adds	r2, #2
 80009ca:	54e2      	strb	r2, [r4, r3]
}
 80009cc:	bd70      	pop	{r4, r5, r6, pc}
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80009ce:	0021      	movs	r1, r4
        pHandle->ctrlBuffer.state = readLock;
 80009d0:	2203      	movs	r2, #3
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80009d2:	3120      	adds	r1, #32
        pHandle->ctrlBuffer.state = readLock;
 80009d4:	3324      	adds	r3, #36	; 0x24
 80009d6:	54e2      	strb	r2, [r4, r3]
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80009d8:	6321      	str	r1, [r4, #48]	; 0x30
 80009da:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 80009dc:	6960      	ldr	r0, [r4, #20]
 80009de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80009e0:	3201      	adds	r2, #1
 80009e2:	4798      	blx	r3
 80009e4:	e7f2      	b.n	80009cc <ASPEP_sendPing+0x70>
 80009e6:	46c0      	nop			; (mov r8, r8)
 80009e8:	0800670c 	.word	0x0800670c
 80009ec:	080066fc 	.word	0x080066fc

080009f0 <ASPEP_getBuffer>:
{
 80009f0:	0003      	movs	r3, r0
 80009f2:	b510      	push	{r4, lr}
     result = false; /* Async packets are not supported */
 80009f4:	2000      	movs	r0, #0
    if (MCTL_SYNC == syncAsync)
 80009f6:	2a0a      	cmp	r2, #10
 80009f8:	d000      	beq.n	80009fc <ASPEP_getBuffer+0xc>
}
 80009fa:	bd10      	pop	{r4, pc}
      if (pHandle->syncBuffer.state <= writeLock) /* Possible values are free or writeLock*/
 80009fc:	3224      	adds	r2, #36	; 0x24
 80009fe:	5c9c      	ldrb	r4, [r3, r2]
 8000a00:	2c01      	cmp	r4, #1
 8000a02:	d8fa      	bhi.n	80009fa <ASPEP_getBuffer+0xa>
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 8000a04:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8000a06:	3004      	adds	r0, #4
 8000a08:	6008      	str	r0, [r1, #0]
        pHandle->syncBuffer.state = writeLock;
 8000a0a:	2101      	movs	r1, #1
  bool result = true;
 8000a0c:	2001      	movs	r0, #1
        pHandle->syncBuffer.state = writeLock;
 8000a0e:	5499      	strb	r1, [r3, r2]
 8000a10:	e7f3      	b.n	80009fa <ASPEP_getBuffer+0xa>
 8000a12:	46c0      	nop			; (mov r8, r8)

08000a14 <ASPEP_sendPacket>:
{
 8000a14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a16:	0004      	movs	r4, r0
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 8000a18:	204c      	movs	r0, #76	; 0x4c
{
 8000a1a:	46c6      	mov	lr, r8
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 8000a1c:	5c25      	ldrb	r5, [r4, r0]
{
 8000a1e:	b500      	push	{lr}
      result = ASPEP_NOT_CONNECTED;
 8000a20:	384a      	subs	r0, #74	; 0x4a
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 8000a22:	2d02      	cmp	r5, #2
 8000a24:	d002      	beq.n	8000a2c <ASPEP_sendPacket+0x18>
}
 8000a26:	bc80      	pop	{r7}
 8000a28:	46b8      	mov	r8, r7
 8000a2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      tmpHeader = ((uint32_t)((uint32_t)txDataLengthTemp << (uint32_t)4) | (uint32_t)syncAsync);
 8000a2c:	0110      	lsls	r0, r2, #4
 8000a2e:	4318      	orrs	r0, r3
      *header = tmpHeader;
 8000a30:	1f0e      	subs	r6, r1, #4
 8000a32:	6030      	str	r0, [r6, #0]
      if (1U == pHandle->Capabilities.DATA_CRC)
 8000a34:	2054      	movs	r0, #84	; 0x54
 8000a36:	5c20      	ldrb	r0, [r4, r0]
 8000a38:	2801      	cmp	r0, #1
 8000a3a:	d106      	bne.n	8000a4a <ASPEP_sendPacket+0x36>
        packet[txDataLengthTemp] = (uint8_t)0xCA; /* Dummy CRC */
 8000a3c:	30c9      	adds	r0, #201	; 0xc9
 8000a3e:	5488      	strb	r0, [r1, r2]
        packet[txDataLengthTemp + 1U] = (uint8_t)0xFE; /* Dummy CRC */
 8000a40:	1889      	adds	r1, r1, r2
 8000a42:	3034      	adds	r0, #52	; 0x34
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 8000a44:	3202      	adds	r2, #2
        packet[txDataLengthTemp + 1U] = (uint8_t)0xFE; /* Dummy CRC */
 8000a46:	7048      	strb	r0, [r1, #1]
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 8000a48:	b292      	uxth	r2, r2
      if (MCTL_SYNC == syncAsync)
 8000a4a:	2b0a      	cmp	r3, #10
 8000a4c:	d105      	bne.n	8000a5a <ASPEP_sendPacket+0x46>
        if (pSupHandle->MCP_PacketAvailable)
 8000a4e:	7c21      	ldrb	r1, [r4, #16]
          result = MCTL_SYNC_NOT_EXPECTED;
 8000a50:	2001      	movs	r0, #1
        if (pSupHandle->MCP_PacketAvailable)
 8000a52:	2900      	cmp	r1, #0
 8000a54:	d0e7      	beq.n	8000a26 <ASPEP_sendPacket+0x12>
          pSupHandle->MCP_PacketAvailable = false; /* CMD from controller is processed*/
 8000a56:	2100      	movs	r1, #0
 8000a58:	7421      	strb	r1, [r4, #16]
  uint32_t header = *headerPtr;
 8000a5a:	6837      	ldr	r7, [r6, #0]
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8000a5c:	3204      	adds	r2, #4
  header &= 0x0fffffffU;
 8000a5e:	0138      	lsls	r0, r7, #4
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8000a60:	b292      	uxth	r2, r2
 8000a62:	4694      	mov	ip, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000a64:	21ff      	movs	r1, #255	; 0xff
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000a66:	0b02      	lsrs	r2, r0, #12
 8000a68:	4690      	mov	r8, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000a6a:	4d24      	ldr	r5, [pc, #144]	; (8000afc <ASPEP_sendPacket+0xe8>)
 8000a6c:	4039      	ands	r1, r7
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000a6e:	002a      	movs	r2, r5
 8000a70:	5c69      	ldrb	r1, [r5, r1]
 8000a72:	4645      	mov	r5, r8
 8000a74:	4069      	eors	r1, r5
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000a76:	0d05      	lsrs	r5, r0, #20
 8000a78:	46a8      	mov	r8, r5
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000a7a:	b2c9      	uxtb	r1, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000a7c:	5c55      	ldrb	r5, [r2, r1]
 8000a7e:	4641      	mov	r1, r8
 8000a80:	404d      	eors	r5, r1
 8000a82:	b2ed      	uxtb	r5, r5
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000a84:	5d51      	ldrb	r1, [r2, r5]
 8000a86:	0f00      	lsrs	r0, r0, #28
 8000a88:	4041      	eors	r1, r0
 8000a8a:	481d      	ldr	r0, [pc, #116]	; (8000b00 <ASPEP_sendPacket+0xec>)
  *headerPtr |= (uint32_t)crc << 28;
 8000a8c:	5c40      	ldrb	r0, [r0, r1]
 8000a8e:	0700      	lsls	r0, r0, #28
 8000a90:	4338      	orrs	r0, r7
 8000a92:	6030      	str	r0, [r6, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000a94:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000a96:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8000a98:	2900      	cmp	r1, #0
 8000a9a:	d017      	beq.n	8000acc <ASPEP_sendPacket+0xb8>
  __ASM volatile ("cpsie i" : : : "memory");
 8000a9c:	b662      	cpsie	i
      if (MCTL_SYNC == dataType)
 8000a9e:	2b0a      	cmp	r3, #10
 8000aa0:	d009      	beq.n	8000ab6 <ASPEP_sendPacket+0xa2>
  uint8_t result = ASPEP_OK;
 8000aa2:	2000      	movs	r0, #0
      else if(ASPEP_CTRL == dataType)
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d1be      	bne.n	8000a26 <ASPEP_sendPacket+0x12>
        if (pHandle->ctrlBuffer.state != available)
 8000aa8:	3324      	adds	r3, #36	; 0x24
 8000aaa:	5ce0      	ldrb	r0, [r4, r3]
 8000aac:	2800      	cmp	r0, #0
 8000aae:	d123      	bne.n	8000af8 <ASPEP_sendPacket+0xe4>
          pHandle->ctrlBuffer.state = pending;
 8000ab0:	2202      	movs	r2, #2
 8000ab2:	54e2      	strb	r2, [r4, r3]
 8000ab4:	e7b7      	b.n	8000a26 <ASPEP_sendPacket+0x12>
        if (pHandle -> syncBuffer.state != writeLock)
 8000ab6:	3324      	adds	r3, #36	; 0x24
 8000ab8:	5ce1      	ldrb	r1, [r4, r3]
          result = ASPEP_BUFFER_ERROR;
 8000aba:	2003      	movs	r0, #3
        if (pHandle -> syncBuffer.state != writeLock)
 8000abc:	2901      	cmp	r1, #1
 8000abe:	d1b2      	bne.n	8000a26 <ASPEP_sendPacket+0x12>
          pHandle->syncBuffer.state = pending;
 8000ac0:	3101      	adds	r1, #1
 8000ac2:	54e1      	strb	r1, [r4, r3]
          pHandle->syncBuffer.length = bufferLength;
 8000ac4:	4663      	mov	r3, ip
  uint8_t result = ASPEP_OK;
 8000ac6:	2000      	movs	r0, #0
          pHandle->syncBuffer.length = bufferLength;
 8000ac8:	85a3      	strh	r3, [r4, #44]	; 0x2c
 8000aca:	e7ac      	b.n	8000a26 <ASPEP_sendPacket+0x12>
      if (MCTL_SYNC == dataType)
 8000acc:	2b0a      	cmp	r3, #10
 8000ace:	d00d      	beq.n	8000aec <ASPEP_sendPacket+0xd8>
        pHandle->ctrlBuffer.state = readLock;
 8000ad0:	2324      	movs	r3, #36	; 0x24
 8000ad2:	2103      	movs	r1, #3
 8000ad4:	54e1      	strb	r1, [r4, r3]
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000ad6:	0023      	movs	r3, r4
 8000ad8:	3320      	adds	r3, #32
 8000ada:	6323      	str	r3, [r4, #48]	; 0x30
 8000adc:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000ade:	4662      	mov	r2, ip
 8000ae0:	0031      	movs	r1, r6
 8000ae2:	6960      	ldr	r0, [r4, #20]
 8000ae4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000ae6:	4798      	blx	r3
  uint8_t result = ASPEP_OK;
 8000ae8:	2000      	movs	r0, #0
 8000aea:	e79c      	b.n	8000a26 <ASPEP_sendPacket+0x12>
        pHandle->syncBuffer.state = readLock;
 8000aec:	3324      	adds	r3, #36	; 0x24
 8000aee:	3103      	adds	r1, #3
 8000af0:	54e1      	strb	r1, [r4, r3]
        pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000af2:	0023      	movs	r3, r4
 8000af4:	3328      	adds	r3, #40	; 0x28
 8000af6:	e7f0      	b.n	8000ada <ASPEP_sendPacket+0xc6>
          result = ASPEP_BUFFER_ERROR;
 8000af8:	2003      	movs	r0, #3
 8000afa:	e794      	b.n	8000a26 <ASPEP_sendPacket+0x12>
 8000afc:	0800670c 	.word	0x0800670c
 8000b00:	080066fc 	.word	0x080066fc

08000b04 <ASPEP_HWDataTransmittedIT>:
  * Therefore, there is no need to protect this ISR against another higher priority ISR (HF Task).
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataTransmittedIT(ASPEP_Handle_t *pHandle)
{
 8000b04:	b570      	push	{r4, r5, r6, lr}
  }
  else
  {
#endif
    /* First free previous readLock buffer */
    if (pHandle->ctrlBuffer.state == readLock)
 8000b06:	2524      	movs	r5, #36	; 0x24
 8000b08:	5d43      	ldrb	r3, [r0, r5]
{
 8000b0a:	0004      	movs	r4, r0
    if (pHandle->ctrlBuffer.state == readLock)
 8000b0c:	2b03      	cmp	r3, #3
 8000b0e:	d012      	beq.n	8000b36 <ASPEP_HWDataTransmittedIT+0x32>
      pHandle->ctrlBuffer.state = available;
    }
    else /* if previous buffer was not ASPEP_CTRL, then the buffer locked is a MCTL_Buff_t */
    {
      MCTL_Buff_t *tempBuff = (MCTL_Buff_t *)pHandle->lockBuffer; //cstat !MISRAC2012-Rule-11.5
      tempBuff->state = available;
 8000b10:	2100      	movs	r1, #0
 8000b12:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8000b14:	7191      	strb	r1, [r2, #6]
    }
    if (pHandle->syncBuffer.state == pending)
 8000b16:	222e      	movs	r2, #46	; 0x2e
 8000b18:	5c82      	ldrb	r2, [r0, r2]
 8000b1a:	2a02      	cmp	r2, #2
 8000b1c:	d011      	beq.n	8000b42 <ASPEP_HWDataTransmittedIT+0x3e>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
      pHandle->syncBuffer.state = readLock;
    }
    /* Second prepare transfer of pending buffer */
    else if (pHandle->ctrlBuffer.state == pending)
 8000b1e:	2b02      	cmp	r3, #2
 8000b20:	d11b      	bne.n	8000b5a <ASPEP_HWDataTransmittedIT+0x56>
    {
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000b22:	0001      	movs	r1, r0
 8000b24:	3120      	adds	r1, #32
      pHandle->fASPEP_send(pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8000b26:	6c23      	ldr	r3, [r4, #64]	; 0x40
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000b28:	6301      	str	r1, [r0, #48]	; 0x30
      pHandle->fASPEP_send(pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8000b2a:	2204      	movs	r2, #4
 8000b2c:	6940      	ldr	r0, [r0, #20]
 8000b2e:	4798      	blx	r3
      pHandle->ctrlBuffer.state = readLock;
 8000b30:	2303      	movs	r3, #3
 8000b32:	5563      	strb	r3, [r4, r5]
      pHandle->lockBuffer = NULL;
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000b34:	bd70      	pop	{r4, r5, r6, pc}
      pHandle->ctrlBuffer.state = available;
 8000b36:	2300      	movs	r3, #0
 8000b38:	5543      	strb	r3, [r0, r5]
    if (pHandle->syncBuffer.state == pending)
 8000b3a:	332e      	adds	r3, #46	; 0x2e
 8000b3c:	5cc3      	ldrb	r3, [r0, r3]
 8000b3e:	2b02      	cmp	r3, #2
 8000b40:	d10b      	bne.n	8000b5a <ASPEP_HWDataTransmittedIT+0x56>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000b42:	0023      	movs	r3, r4
 8000b44:	3328      	adds	r3, #40	; 0x28
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 8000b46:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000b48:	6323      	str	r3, [r4, #48]	; 0x30
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 8000b4a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000b4c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000b4e:	6960      	ldr	r0, [r4, #20]
 8000b50:	4798      	blx	r3
      pHandle->syncBuffer.state = readLock;
 8000b52:	232e      	movs	r3, #46	; 0x2e
 8000b54:	2203      	movs	r2, #3
 8000b56:	54e2      	strb	r2, [r4, r3]
 8000b58:	e7ec      	b.n	8000b34 <ASPEP_HWDataTransmittedIT+0x30>
      pHandle->lockBuffer = NULL;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	6323      	str	r3, [r4, #48]	; 0x30
}
 8000b5e:	e7e9      	b.n	8000b34 <ASPEP_HWDataTransmittedIT+0x30>

08000b60 <ASPEP_RXframeProcess>:
  * @param  *packetLength Length of the packet to be processed
  *
  * @return Returns the buffer of data transmitted by the MCP controller device
  */
uint8_t *ASPEP_RXframeProcess(MCTL_Handle_t *pSupHandle, uint16_t *packetLength)
{
 8000b60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b62:	46de      	mov	lr, fp
 8000b64:	4657      	mov	r7, sl
 8000b66:	464e      	mov	r6, r9
 8000b68:	4645      	mov	r5, r8
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
    uint16_t packetNumber;
#if VALID_CRC_DATA
    bool validCRCData = true;
#endif
    *packetLength = 0;
 8000b6a:	2200      	movs	r2, #0
{
 8000b6c:	b5e0      	push	{r5, r6, r7, lr}
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 8000b6e:	69c3      	ldr	r3, [r0, #28]
    *packetLength = 0;
 8000b70:	800a      	strh	r2, [r1, #0]
    if (pHandle->NewPacketAvailable)
 8000b72:	3249      	adds	r2, #73	; 0x49
{
 8000b74:	0004      	movs	r4, r0
    if (pHandle->NewPacketAvailable)
 8000b76:	5c80      	ldrb	r0, [r0, r2]
{
 8000b78:	b085      	sub	sp, #20
    if (pHandle->NewPacketAvailable)
 8000b7a:	2800      	cmp	r0, #0
 8000b7c:	d018      	beq.n	8000bb0 <ASPEP_RXframeProcess+0x50>
    {
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 8000b7e:	2000      	movs	r0, #0
      switch (pHandle->ASPEP_State)
 8000b80:	264c      	movs	r6, #76	; 0x4c
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 8000b82:	54a0      	strb	r0, [r4, r2]
      switch (pHandle->ASPEP_State)
 8000b84:	5da2      	ldrb	r2, [r4, r6]
 8000b86:	2a01      	cmp	r2, #1
 8000b88:	d05e      	beq.n	8000c48 <ASPEP_RXframeProcess+0xe8>
 8000b8a:	2a02      	cmp	r2, #2
 8000b8c:	d047      	beq.n	8000c1e <ASPEP_RXframeProcess+0xbe>
 8000b8e:	2500      	movs	r5, #0
 8000b90:	2a00      	cmp	r2, #0
 8000b92:	d038      	beq.n	8000c06 <ASPEP_RXframeProcess+0xa6>

        default:
          break;
      }
      /* The valid received packet is now safely consumes, we are ready to receive a new packet */
      pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000b94:	0021      	movs	r1, r4
 8000b96:	2204      	movs	r2, #4
 8000b98:	6960      	ldr	r0, [r4, #20]
 8000b9a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000b9c:	311c      	adds	r1, #28
 8000b9e:	4798      	blx	r3
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
  return (result);
}
 8000ba0:	0028      	movs	r0, r5
 8000ba2:	b005      	add	sp, #20
 8000ba4:	bcf0      	pop	{r4, r5, r6, r7}
 8000ba6:	46bb      	mov	fp, r7
 8000ba8:	46b2      	mov	sl, r6
 8000baa:	46a9      	mov	r9, r5
 8000bac:	46a0      	mov	r8, r4
 8000bae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    else if (pHandle->badPacketFlag > ASPEP_OK)
 8000bb0:	234a      	movs	r3, #74	; 0x4a
 8000bb2:	5ce3      	ldrb	r3, [r4, r3]
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8000bb4:	2500      	movs	r5, #0
    else if (pHandle->badPacketFlag > ASPEP_OK)
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d0f2      	beq.n	8000ba0 <ASPEP_RXframeProcess+0x40>
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000bba:	2509      	movs	r5, #9
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 8000bbc:	200f      	movs	r0, #15
 8000bbe:	021a      	lsls	r2, r3, #8
 8000bc0:	041b      	lsls	r3, r3, #16
 8000bc2:	4313      	orrs	r3, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000bc4:	0a1a      	lsrs	r2, r3, #8
 8000bc6:	49b6      	ldr	r1, [pc, #728]	; (8000ea0 <ASPEP_RXframeProcess+0x340>)
 8000bc8:	406a      	eors	r2, r5
 8000bca:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000bcc:	5c8a      	ldrb	r2, [r1, r2]
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 8000bce:	4318      	orrs	r0, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000bd0:	0c1b      	lsrs	r3, r3, #16
 8000bd2:	4053      	eors	r3, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000bd4:	5ccb      	ldrb	r3, [r1, r3]
 8000bd6:	4ab3      	ldr	r2, [pc, #716]	; (8000ea4 <ASPEP_RXframeProcess+0x344>)
  *headerPtr |= (uint32_t)crc << 28;
 8000bd8:	5cd3      	ldrb	r3, [r2, r3]
 8000bda:	071b      	lsls	r3, r3, #28
 8000bdc:	4303      	orrs	r3, r0
 8000bde:	6223      	str	r3, [r4, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8000be0:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000be2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d03e      	beq.n	8000c66 <ASPEP_RXframeProcess+0x106>
  __ASM volatile ("cpsie i" : : : "memory");
 8000be8:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8000bea:	2324      	movs	r3, #36	; 0x24
 8000bec:	5ce2      	ldrb	r2, [r4, r3]
 8000bee:	2a00      	cmp	r2, #0
 8000bf0:	d101      	bne.n	8000bf6 <ASPEP_RXframeProcess+0x96>
          pHandle->ctrlBuffer.state = pending;
 8000bf2:	3202      	adds	r2, #2
 8000bf4:	54e2      	strb	r2, [r4, r3]
      pHandle->badPacketFlag = ASPEP_OK;
 8000bf6:	234a      	movs	r3, #74	; 0x4a
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	54e2      	strb	r2, [r4, r3]
      pHandle->fASPEP_HWSync(pHandle->HWIp);
 8000bfc:	6960      	ldr	r0, [r4, #20]
 8000bfe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000c00:	4798      	blx	r3
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8000c02:	2500      	movs	r5, #0
 8000c04:	e7cc      	b.n	8000ba0 <ASPEP_RXframeProcess+0x40>
          if (BEACON == pHandle->rxPacketType)
 8000c06:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8000c08:	2a05      	cmp	r2, #5
 8000c0a:	d038      	beq.n	8000c7e <ASPEP_RXframeProcess+0x11e>
          else if (PING == pHandle->rxPacketType)
 8000c0c:	2a06      	cmp	r2, #6
 8000c0e:	d1c1      	bne.n	8000b94 <ASPEP_RXframeProcess+0x34>
            packetNumber = (uint16_t)((packetHeader & 0x0FFFF000U) >> (uint16_t)12U);
 8000c10:	0b1b      	lsrs	r3, r3, #12
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 8000c12:	2100      	movs	r1, #0
 8000c14:	0020      	movs	r0, r4
 8000c16:	b29a      	uxth	r2, r3
 8000c18:	f7ff fea0 	bl	800095c <ASPEP_sendPing>
 8000c1c:	e7ba      	b.n	8000b94 <ASPEP_RXframeProcess+0x34>
          if (BEACON == pHandle->rxPacketType)
 8000c1e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8000c20:	2a05      	cmp	r2, #5
 8000c22:	d100      	bne.n	8000c26 <ASPEP_RXframeProcess+0xc6>
 8000c24:	e0ac      	b.n	8000d80 <ASPEP_RXframeProcess+0x220>
          else if (PING == pHandle->rxPacketType)
 8000c26:	2a06      	cmp	r2, #6
 8000c28:	d100      	bne.n	8000c2c <ASPEP_RXframeProcess+0xcc>
 8000c2a:	e0f1      	b.n	8000e10 <ASPEP_RXframeProcess+0x2b0>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8000c2c:	2500      	movs	r5, #0
          else if (DATA_PACKET == pHandle->rxPacketType)
 8000c2e:	2a09      	cmp	r2, #9
 8000c30:	d1b0      	bne.n	8000b94 <ASPEP_RXframeProcess+0x34>
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 8000c32:	323f      	adds	r2, #63	; 0x3f
 8000c34:	5ca3      	ldrb	r3, [r4, r2]
 8000c36:	3301      	adds	r3, #1
 8000c38:	54a3      	strb	r3, [r4, r2]
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	7423      	strb	r3, [r4, #16]
              *packetLength = pHandle->rxLength;
 8000c3e:	3343      	adds	r3, #67	; 0x43
 8000c40:	5ae3      	ldrh	r3, [r4, r3]
              result = pHandle->rxBuffer;
 8000c42:	69a5      	ldr	r5, [r4, #24]
              *packetLength = pHandle->rxLength;
 8000c44:	800b      	strh	r3, [r1, #0]
              result = pHandle->rxBuffer;
 8000c46:	e7a5      	b.n	8000b94 <ASPEP_RXframeProcess+0x34>
          if (BEACON == pHandle->rxPacketType)
 8000c48:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8000c4a:	2a05      	cmp	r2, #5
 8000c4c:	d05c      	beq.n	8000d08 <ASPEP_RXframeProcess+0x1a8>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8000c4e:	2500      	movs	r5, #0
          else if (PING == pHandle->rxPacketType)
 8000c50:	2a06      	cmp	r2, #6
 8000c52:	d19f      	bne.n	8000b94 <ASPEP_RXframeProcess+0x34>
            packetNumber = (uint16_t)((packetHeader & 0x0FFFF000U) >> (uint16_t)12U);
 8000c54:	0b1b      	lsrs	r3, r3, #12
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8000c56:	b29a      	uxth	r2, r3
 8000c58:	2101      	movs	r1, #1
 8000c5a:	0020      	movs	r0, r4
 8000c5c:	f7ff fe7e 	bl	800095c <ASPEP_sendPing>
            pHandle->ASPEP_State = ASPEP_CONNECTED;
 8000c60:	2302      	movs	r3, #2
 8000c62:	55a3      	strb	r3, [r4, r6]
 8000c64:	e796      	b.n	8000b94 <ASPEP_RXframeProcess+0x34>
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000c66:	0021      	movs	r1, r4
        pHandle->ctrlBuffer.state = readLock;
 8000c68:	2203      	movs	r2, #3
 8000c6a:	3324      	adds	r3, #36	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000c6c:	3120      	adds	r1, #32
        pHandle->ctrlBuffer.state = readLock;
 8000c6e:	54e2      	strb	r2, [r4, r3]
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000c70:	6321      	str	r1, [r4, #48]	; 0x30
 8000c72:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000c74:	6960      	ldr	r0, [r4, #20]
 8000c76:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000c78:	3201      	adds	r2, #1
 8000c7a:	4798      	blx	r3
 8000c7c:	e7bb      	b.n	8000bf6 <ASPEP_RXframeProcess+0x96>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000c7e:	213f      	movs	r1, #63	; 0x3f
 8000c80:	7f62      	ldrb	r2, [r4, #29]
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000c82:	357f      	adds	r5, #127	; 0x7f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000c84:	4011      	ands	r1, r2
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000c86:	0b98      	lsrs	r0, r3, #14
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000c88:	0d5a      	lsrs	r2, r3, #21
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000c8a:	4028      	ands	r0, r5
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000c8c:	4015      	ands	r5, r2
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000c8e:	2254      	movs	r2, #84	; 0x54
 8000c90:	5ca2      	ldrb	r2, [r4, r2]
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000c92:	468c      	mov	ip, r1
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000c94:	4690      	mov	r8, r2
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000c96:	2255      	movs	r2, #85	; 0x55
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000c98:	7f26      	ldrb	r6, [r4, #28]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000c9a:	5ca1      	ldrb	r1, [r4, r2]
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000c9c:	09f6      	lsrs	r6, r6, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000c9e:	1c0a      	adds	r2, r1, #0
 8000ca0:	4561      	cmp	r1, ip
 8000ca2:	d900      	bls.n	8000ca6 <ASPEP_RXframeProcess+0x146>
 8000ca4:	4662      	mov	r2, ip
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000ca6:	2156      	movs	r1, #86	; 0x56
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000ca8:	b2d2      	uxtb	r2, r2
 8000caa:	9201      	str	r2, [sp, #4]
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000cac:	5c62      	ldrb	r2, [r4, r1]
 8000cae:	1c01      	adds	r1, r0, #0
 8000cb0:	4691      	mov	r9, r2
 8000cb2:	4290      	cmp	r0, r2
 8000cb4:	d900      	bls.n	8000cb8 <ASPEP_RXframeProcess+0x158>
 8000cb6:	1c11      	adds	r1, r2, #0
 8000cb8:	b2ca      	uxtb	r2, r1
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000cba:	2157      	movs	r1, #87	; 0x57
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000cbc:	9202      	str	r2, [sp, #8]
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000cbe:	5c62      	ldrb	r2, [r4, r1]
 8000cc0:	1c29      	adds	r1, r5, #0
 8000cc2:	4692      	mov	sl, r2
 8000cc4:	4295      	cmp	r5, r2
 8000cc6:	d900      	bls.n	8000cca <ASPEP_RXframeProcess+0x16a>
 8000cc8:	1c11      	adds	r1, r2, #0
 8000cca:	b2ca      	uxtb	r2, r1
 8000ccc:	9203      	str	r2, [sp, #12]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000cce:	1c31      	adds	r1, r6, #0
 8000cd0:	4546      	cmp	r6, r8
 8000cd2:	d900      	bls.n	8000cd6 <ASPEP_RXframeProcess+0x176>
 8000cd4:	4641      	mov	r1, r8
 8000cd6:	9a01      	ldr	r2, [sp, #4]
 8000cd8:	0217      	lsls	r7, r2, #8
 8000cda:	b2ca      	uxtb	r2, r1
 8000cdc:	4693      	mov	fp, r2
 8000cde:	9a02      	ldr	r2, [sp, #8]
 8000ce0:	0411      	lsls	r1, r2, #16
 8000ce2:	465a      	mov	r2, fp
 8000ce4:	433a      	orrs	r2, r7
 8000ce6:	4693      	mov	fp, r2
 8000ce8:	9a03      	ldr	r2, [sp, #12]
 8000cea:	0617      	lsls	r7, r2, #24
 8000cec:	465a      	mov	r2, fp
 8000cee:	4311      	orrs	r1, r2
 8000cf0:	4339      	orrs	r1, r7
 8000cf2:	6561      	str	r1, [r4, #84]	; 0x54
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000cf4:	4546      	cmp	r6, r8
 8000cf6:	d800      	bhi.n	8000cfa <ASPEP_RXframeProcess+0x19a>
 8000cf8:	e091      	b.n	8000e1e <ASPEP_RXframeProcess+0x2be>
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8000cfa:	0021      	movs	r1, r4
 8000cfc:	0020      	movs	r0, r4
 8000cfe:	3154      	adds	r1, #84	; 0x54
 8000d00:	f7ff fde8 	bl	80008d4 <ASPEP_sendBeacon>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8000d04:	2500      	movs	r5, #0
 8000d06:	e745      	b.n	8000b94 <ASPEP_RXframeProcess+0x34>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000d08:	213f      	movs	r1, #63	; 0x3f
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000d0a:	257f      	movs	r5, #127	; 0x7f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000d0c:	7f62      	ldrb	r2, [r4, #29]
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000d0e:	7f26      	ldrb	r6, [r4, #28]
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000d10:	4011      	ands	r1, r2
 8000d12:	468c      	mov	ip, r1
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000d14:	0d5a      	lsrs	r2, r3, #21
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000d16:	0b99      	lsrs	r1, r3, #14
 8000d18:	4029      	ands	r1, r5
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000d1a:	4015      	ands	r5, r2
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000d1c:	2254      	movs	r2, #84	; 0x54
 8000d1e:	5ca2      	ldrb	r2, [r4, r2]
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000d20:	09f6      	lsrs	r6, r6, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000d22:	4690      	mov	r8, r2
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000d24:	2255      	movs	r2, #85	; 0x55
 8000d26:	5ca2      	ldrb	r2, [r4, r2]
 8000d28:	1c17      	adds	r7, r2, #0
 8000d2a:	4562      	cmp	r2, ip
 8000d2c:	d900      	bls.n	8000d30 <ASPEP_RXframeProcess+0x1d0>
 8000d2e:	4667      	mov	r7, ip
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000d30:	2256      	movs	r2, #86	; 0x56
 8000d32:	5ca2      	ldrb	r2, [r4, r2]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000d34:	b2ff      	uxtb	r7, r7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000d36:	4691      	mov	r9, r2
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000d38:	2257      	movs	r2, #87	; 0x57
 8000d3a:	5ca2      	ldrb	r2, [r4, r2]
 8000d3c:	4692      	mov	sl, r2
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000d3e:	1c32      	adds	r2, r6, #0
 8000d40:	4546      	cmp	r6, r8
 8000d42:	d900      	bls.n	8000d46 <ASPEP_RXframeProcess+0x1e6>
 8000d44:	4642      	mov	r2, r8
 8000d46:	0238      	lsls	r0, r7, #8
 8000d48:	b2d2      	uxtb	r2, r2
 8000d4a:	4302      	orrs	r2, r0
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000d4c:	1c08      	adds	r0, r1, #0
 8000d4e:	4549      	cmp	r1, r9
 8000d50:	d900      	bls.n	8000d54 <ASPEP_RXframeProcess+0x1f4>
 8000d52:	4648      	mov	r0, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000d54:	b2c0      	uxtb	r0, r0
 8000d56:	0400      	lsls	r0, r0, #16
 8000d58:	9001      	str	r0, [sp, #4]
 8000d5a:	4853      	ldr	r0, [pc, #332]	; (8000ea8 <ASPEP_RXframeProcess+0x348>)
 8000d5c:	4002      	ands	r2, r0
 8000d5e:	9801      	ldr	r0, [sp, #4]
 8000d60:	4302      	orrs	r2, r0
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000d62:	1c28      	adds	r0, r5, #0
 8000d64:	4555      	cmp	r5, sl
 8000d66:	d900      	bls.n	8000d6a <ASPEP_RXframeProcess+0x20a>
 8000d68:	4650      	mov	r0, sl
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000d6a:	0212      	lsls	r2, r2, #8
 8000d6c:	0600      	lsls	r0, r0, #24
 8000d6e:	0a12      	lsrs	r2, r2, #8
 8000d70:	4302      	orrs	r2, r0
 8000d72:	6562      	str	r2, [r4, #84]	; 0x54
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000d74:	4546      	cmp	r6, r8
 8000d76:	d974      	bls.n	8000e62 <ASPEP_RXframeProcess+0x302>
              pHandle->ASPEP_State = ASPEP_IDLE;
 8000d78:	234c      	movs	r3, #76	; 0x4c
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	54e2      	strb	r2, [r4, r3]
 8000d7e:	e7bc      	b.n	8000cfa <ASPEP_RXframeProcess+0x19a>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000d80:	213f      	movs	r1, #63	; 0x3f
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000d82:	257f      	movs	r5, #127	; 0x7f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000d84:	7f62      	ldrb	r2, [r4, #29]
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000d86:	0b98      	lsrs	r0, r3, #14
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000d88:	4011      	ands	r1, r2
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000d8a:	0d5a      	lsrs	r2, r3, #21
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000d8c:	4028      	ands	r0, r5
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000d8e:	4015      	ands	r5, r2
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000d90:	2254      	movs	r2, #84	; 0x54
 8000d92:	5ca2      	ldrb	r2, [r4, r2]
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000d94:	7f26      	ldrb	r6, [r4, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000d96:	4694      	mov	ip, r2
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000d98:	2255      	movs	r2, #85	; 0x55
 8000d9a:	5ca2      	ldrb	r2, [r4, r2]
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000d9c:	09f6      	lsrs	r6, r6, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000d9e:	1c17      	adds	r7, r2, #0
 8000da0:	428a      	cmp	r2, r1
 8000da2:	d900      	bls.n	8000da6 <ASPEP_RXframeProcess+0x246>
 8000da4:	1c0f      	adds	r7, r1, #0
 8000da6:	b2fa      	uxtb	r2, r7
 8000da8:	9201      	str	r2, [sp, #4]
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000daa:	2256      	movs	r2, #86	; 0x56
 8000dac:	5ca2      	ldrb	r2, [r4, r2]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000dae:	46b3      	mov	fp, r6
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000db0:	4690      	mov	r8, r2
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000db2:	2257      	movs	r2, #87	; 0x57
 8000db4:	5ca2      	ldrb	r2, [r4, r2]
 8000db6:	4691      	mov	r9, r2
 8000db8:	2254      	movs	r2, #84	; 0x54
 8000dba:	4692      	mov	sl, r2
 8000dbc:	44a2      	add	sl, r4
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000dbe:	4566      	cmp	r6, ip
 8000dc0:	d900      	bls.n	8000dc4 <ASPEP_RXframeProcess+0x264>
 8000dc2:	46e3      	mov	fp, ip
 8000dc4:	465f      	mov	r7, fp
 8000dc6:	9a01      	ldr	r2, [sp, #4]
 8000dc8:	b2ff      	uxtb	r7, r7
 8000dca:	0212      	lsls	r2, r2, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000dcc:	4683      	mov	fp, r0
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000dce:	433a      	orrs	r2, r7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000dd0:	4540      	cmp	r0, r8
 8000dd2:	d900      	bls.n	8000dd6 <ASPEP_RXframeProcess+0x276>
 8000dd4:	46c3      	mov	fp, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000dd6:	465f      	mov	r7, fp
 8000dd8:	b2ff      	uxtb	r7, r7
 8000dda:	043f      	lsls	r7, r7, #16
 8000ddc:	46bb      	mov	fp, r7
 8000dde:	4f32      	ldr	r7, [pc, #200]	; (8000ea8 <ASPEP_RXframeProcess+0x348>)
 8000de0:	403a      	ands	r2, r7
 8000de2:	465f      	mov	r7, fp
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000de4:	46ab      	mov	fp, r5
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000de6:	433a      	orrs	r2, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000de8:	454d      	cmp	r5, r9
 8000dea:	d900      	bls.n	8000dee <ASPEP_RXframeProcess+0x28e>
 8000dec:	46cb      	mov	fp, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000dee:	465f      	mov	r7, fp
 8000df0:	0212      	lsls	r2, r2, #8
 8000df2:	063f      	lsls	r7, r7, #24
 8000df4:	0a12      	lsrs	r2, r2, #8
 8000df6:	433a      	orrs	r2, r7
 8000df8:	6562      	str	r2, [r4, #84]	; 0x54
              pHandle->ASPEP_State = ASPEP_IDLE;
 8000dfa:	2200      	movs	r2, #0
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000dfc:	4566      	cmp	r6, ip
 8000dfe:	d93e      	bls.n	8000e7e <ASPEP_RXframeProcess+0x31e>
 8000e00:	234c      	movs	r3, #76	; 0x4c
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8000e02:	4651      	mov	r1, sl
 8000e04:	0020      	movs	r0, r4
 8000e06:	54e2      	strb	r2, [r4, r3]
 8000e08:	f7ff fd64 	bl	80008d4 <ASPEP_sendBeacon>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8000e0c:	2500      	movs	r5, #0
 8000e0e:	e6c1      	b.n	8000b94 <ASPEP_RXframeProcess+0x34>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8000e10:	2101      	movs	r1, #1
 8000e12:	0020      	movs	r0, r4
 8000e14:	7f62      	ldrb	r2, [r4, #29]
 8000e16:	f7ff fda1 	bl	800095c <ASPEP_sendPing>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8000e1a:	2500      	movs	r5, #0
 8000e1c:	e6ba      	b.n	8000b94 <ASPEP_RXframeProcess+0x34>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000e1e:	9a01      	ldr	r2, [sp, #4]
 8000e20:	4594      	cmp	ip, r2
 8000e22:	d900      	bls.n	8000e26 <ASPEP_RXframeProcess+0x2c6>
 8000e24:	e769      	b.n	8000cfa <ASPEP_RXframeProcess+0x19a>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000e26:	4548      	cmp	r0, r9
 8000e28:	d900      	bls.n	8000e2c <ASPEP_RXframeProcess+0x2cc>
 8000e2a:	e766      	b.n	8000cfa <ASPEP_RXframeProcess+0x19a>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000e2c:	4555      	cmp	r5, sl
 8000e2e:	d900      	bls.n	8000e32 <ASPEP_RXframeProcess+0x2d2>
 8000e30:	e763      	b.n	8000cfa <ASPEP_RXframeProcess+0x19a>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000e32:	2158      	movs	r1, #88	; 0x58
 8000e34:	5c61      	ldrb	r1, [r4, r1]
  MasterCapabilities.version = (uint8_t)((packetHeader &0x70U)>> 4U);           /*Bits 4 to 6*/
 8000e36:	065b      	lsls	r3, r3, #25
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000e38:	0f5b      	lsrs	r3, r3, #29
 8000e3a:	4299      	cmp	r1, r3
 8000e3c:	d000      	beq.n	8000e40 <ASPEP_RXframeProcess+0x2e0>
 8000e3e:	e75c      	b.n	8000cfa <ASPEP_RXframeProcess+0x19a>
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000e40:	9b02      	ldr	r3, [sp, #8]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000e42:	3201      	adds	r2, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000e44:	3301      	adds	r3, #1
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	015b      	lsls	r3, r3, #5
 8000e4a:	81a3      	strh	r3, [r4, #12]
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8000e4c:	9b03      	ldr	r3, [sp, #12]
 8000e4e:	019b      	lsls	r3, r3, #6
 8000e50:	81e3      	strh	r3, [r4, #14]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000e52:	b2d3      	uxtb	r3, r2
 8000e54:	2246      	movs	r2, #70	; 0x46
 8000e56:	015b      	lsls	r3, r3, #5
 8000e58:	52a3      	strh	r3, [r4, r2]
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8000e5a:	234c      	movs	r3, #76	; 0x4c
 8000e5c:	3a45      	subs	r2, #69	; 0x45
 8000e5e:	54e2      	strb	r2, [r4, r3]
 8000e60:	e74b      	b.n	8000cfa <ASPEP_RXframeProcess+0x19a>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000e62:	45bc      	cmp	ip, r7
 8000e64:	d888      	bhi.n	8000d78 <ASPEP_RXframeProcess+0x218>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000e66:	4549      	cmp	r1, r9
 8000e68:	d886      	bhi.n	8000d78 <ASPEP_RXframeProcess+0x218>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000e6a:	4555      	cmp	r5, sl
 8000e6c:	d884      	bhi.n	8000d78 <ASPEP_RXframeProcess+0x218>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000e6e:	2258      	movs	r2, #88	; 0x58
 8000e70:	5ca2      	ldrb	r2, [r4, r2]
  MasterCapabilities.version = (uint8_t)((packetHeader &0x70U)>> 4U);           /*Bits 4 to 6*/
 8000e72:	065b      	lsls	r3, r3, #25
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000e74:	0f5b      	lsrs	r3, r3, #29
 8000e76:	429a      	cmp	r2, r3
 8000e78:	d000      	beq.n	8000e7c <ASPEP_RXframeProcess+0x31c>
 8000e7a:	e77d      	b.n	8000d78 <ASPEP_RXframeProcess+0x218>
 8000e7c:	e73d      	b.n	8000cfa <ASPEP_RXframeProcess+0x19a>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000e7e:	9e01      	ldr	r6, [sp, #4]
 8000e80:	42b1      	cmp	r1, r6
 8000e82:	d8bd      	bhi.n	8000e00 <ASPEP_RXframeProcess+0x2a0>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000e84:	4540      	cmp	r0, r8
 8000e86:	d8bb      	bhi.n	8000e00 <ASPEP_RXframeProcess+0x2a0>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000e88:	454d      	cmp	r5, r9
 8000e8a:	d8b9      	bhi.n	8000e00 <ASPEP_RXframeProcess+0x2a0>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000e8c:	3258      	adds	r2, #88	; 0x58
 8000e8e:	5ca2      	ldrb	r2, [r4, r2]
  MasterCapabilities.version = (uint8_t)((packetHeader &0x70U)>> 4U);           /*Bits 4 to 6*/
 8000e90:	065b      	lsls	r3, r3, #25
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000e92:	0f5b      	lsrs	r3, r3, #29
 8000e94:	1ad2      	subs	r2, r2, r3
 8000e96:	4253      	negs	r3, r2
 8000e98:	415a      	adcs	r2, r3
              pHandle->ASPEP_State = ASPEP_IDLE;
 8000e9a:	b2d2      	uxtb	r2, r2
 8000e9c:	e7b0      	b.n	8000e00 <ASPEP_RXframeProcess+0x2a0>
 8000e9e:	46c0      	nop			; (mov r8, r8)
 8000ea0:	0800670c 	.word	0x0800670c
 8000ea4:	080066fc 	.word	0x080066fc
 8000ea8:	ff00ffff 	.word	0xff00ffff

08000eac <ASPEP_HWDataReceivedIT>:
  * If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be configured after.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataReceivedIT(ASPEP_Handle_t *pHandle)
{
 8000eac:	b570      	push	{r4, r5, r6, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->ASPEP_TL_State)
 8000eae:	254d      	movs	r5, #77	; 0x4d
 8000eb0:	5d43      	ldrb	r3, [r0, r5]
{
 8000eb2:	0004      	movs	r4, r0
    switch (pHandle->ASPEP_TL_State)
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d006      	beq.n	8000ec6 <ASPEP_HWDataReceivedIT+0x1a>
 8000eb8:	2b01      	cmp	r3, #1
 8000eba:	d103      	bne.n	8000ec4 <ASPEP_HWDataReceivedIT+0x18>
        break;
      }

      case WAITING_PAYLOAD:
      {
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	5542      	strb	r2, [r0, r5]
        /* Payload received, */
        pHandle->NewPacketAvailable = true;
 8000ec0:	3249      	adds	r2, #73	; 0x49
 8000ec2:	5483      	strb	r3, [r0, r2]
        break;
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000ec4:	bd70      	pop	{r4, r5, r6, pc}
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000ec6:	4b1f      	ldr	r3, [pc, #124]	; (8000f44 <ASPEP_HWDataReceivedIT+0x98>)
 8000ec8:	7f01      	ldrb	r1, [r0, #28]
 8000eca:	69c2      	ldr	r2, [r0, #28]
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000ecc:	5c59      	ldrb	r1, [r3, r1]
 8000ece:	0a10      	lsrs	r0, r2, #8
 8000ed0:	4041      	eors	r1, r0
 8000ed2:	b2c9      	uxtb	r1, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000ed4:	5c59      	ldrb	r1, [r3, r1]
 8000ed6:	0c10      	lsrs	r0, r2, #16
 8000ed8:	4041      	eors	r1, r0
 8000eda:	b2c9      	uxtb	r1, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 24U) & 0xffU)];
 8000edc:	5c59      	ldrb	r1, [r3, r1]
 8000ede:	0e12      	lsrs	r2, r2, #24
 8000ee0:	404a      	eors	r2, r1
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000ee2:	5c9b      	ldrb	r3, [r3, r2]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d10b      	bne.n	8000f00 <ASPEP_HWDataReceivedIT+0x54>
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 8000ee8:	7f22      	ldrb	r2, [r4, #28]
 8000eea:	330f      	adds	r3, #15
 8000eec:	4013      	ands	r3, r2
 8000eee:	6523      	str	r3, [r4, #80]	; 0x50
          switch (pHandle->rxPacketType)
 8000ef0:	2b06      	cmp	r3, #6
 8000ef2:	d809      	bhi.n	8000f08 <ASPEP_HWDataReceivedIT+0x5c>
 8000ef4:	2b04      	cmp	r3, #4
 8000ef6:	d81d      	bhi.n	8000f34 <ASPEP_HWDataReceivedIT+0x88>
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 8000ef8:	234a      	movs	r3, #74	; 0x4a
 8000efa:	2201      	movs	r2, #1
 8000efc:	54e2      	strb	r2, [r4, r3]
              break;
 8000efe:	e7e1      	b.n	8000ec4 <ASPEP_HWDataReceivedIT+0x18>
          pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 8000f00:	234a      	movs	r3, #74	; 0x4a
 8000f02:	2204      	movs	r2, #4
 8000f04:	54e2      	strb	r2, [r4, r3]
 8000f06:	e7dd      	b.n	8000ec4 <ASPEP_HWDataReceivedIT+0x18>
 8000f08:	2b09      	cmp	r3, #9
 8000f0a:	d1f5      	bne.n	8000ef8 <ASPEP_HWDataReceivedIT+0x4c>
              pHandle->rxLength = (uint16_t)((*((uint16_t *)pHandle->rxHeader) & 0x1FFF0U) >> (uint16_t)4);
 8000f0c:	8ba2      	ldrh	r2, [r4, #28]
 8000f0e:	333b      	adds	r3, #59	; 0x3b
 8000f10:	0912      	lsrs	r2, r2, #4
 8000f12:	52e2      	strh	r2, [r4, r3]
              if (0U == pHandle->rxLength) /* data packet with length 0 is a valid packet */
 8000f14:	d00e      	beq.n	8000f34 <ASPEP_HWDataReceivedIT+0x88>
              else if (pHandle->rxLength <= pHandle->maxRXPayload)
 8000f16:	2346      	movs	r3, #70	; 0x46
 8000f18:	5ae3      	ldrh	r3, [r4, r3]
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d30e      	bcc.n	8000f3c <ASPEP_HWDataReceivedIT+0x90>
                                        (pHandle->rxLength + ((uint16_t)ASPEP_DATACRC_SIZE * (uint16_t)pHandle->Capabilities.DATA_CRC)));
 8000f1e:	2354      	movs	r3, #84	; 0x54
                pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxBuffer,  /* need to read + 2 bytes CRC*/
 8000f20:	5ce3      	ldrb	r3, [r4, r3]
 8000f22:	69a1      	ldr	r1, [r4, #24]
 8000f24:	005b      	lsls	r3, r3, #1
 8000f26:	18d2      	adds	r2, r2, r3
 8000f28:	6960      	ldr	r0, [r4, #20]
 8000f2a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000f2c:	4798      	blx	r3
                pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	5563      	strb	r3, [r4, r5]
 8000f32:	e7c7      	b.n	8000ec4 <ASPEP_HWDataReceivedIT+0x18>
              pHandle->NewPacketAvailable = true;
 8000f34:	2349      	movs	r3, #73	; 0x49
 8000f36:	2201      	movs	r2, #1
 8000f38:	54e2      	strb	r2, [r4, r3]
              break;
 8000f3a:	e7c3      	b.n	8000ec4 <ASPEP_HWDataReceivedIT+0x18>
                pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 8000f3c:	234a      	movs	r3, #74	; 0x4a
 8000f3e:	2202      	movs	r2, #2
 8000f40:	54e2      	strb	r2, [r4, r3]
 8000f42:	e7bf      	b.n	8000ec4 <ASPEP_HWDataReceivedIT+0x18>
 8000f44:	0800670c 	.word	0x0800670c

08000f48 <ASPEP_HWDMAReset>:
  {
#endif
    /* We must reset the RX state machine to be sure to not be in Waiting packet state */
    /* Otherwise the arrival of a new packet will trigger a NewPacketAvailable despite */
    /* the fact that bytes have been lost because of overrun (debugger paused for instance) */
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000f48:	224d      	movs	r2, #77	; 0x4d
 8000f4a:	2100      	movs	r1, #0
{
 8000f4c:	b510      	push	{r4, lr}
 8000f4e:	0003      	movs	r3, r0
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000f50:	5481      	strb	r1, [r0, r2]
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000f52:	0001      	movs	r1, r0
 8000f54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f56:	6940      	ldr	r0, [r0, #20]
 8000f58:	311c      	adds	r1, #28
 8000f5a:	3a49      	subs	r2, #73	; 0x49
 8000f5c:	4798      	blx	r3
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000f5e:	bd10      	pop	{r4, pc}

08000f60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f60:	b530      	push	{r4, r5, lr}
 8000f62:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f64:	2224      	movs	r2, #36	; 0x24
 8000f66:	2100      	movs	r1, #0
 8000f68:	a809      	add	r0, sp, #36	; 0x24
 8000f6a:	f005 fb85 	bl	8006678 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f6e:	2210      	movs	r2, #16
 8000f70:	2100      	movs	r1, #0
 8000f72:	4668      	mov	r0, sp
 8000f74:	f005 fb80 	bl	8006678 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f78:	2210      	movs	r2, #16
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	a804      	add	r0, sp, #16
 8000f7e:	f005 fb7b 	bl	8006678 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000f82:	2312      	movs	r3, #18
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f84:	2510      	movs	r5, #16
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000f86:	22a0      	movs	r2, #160	; 0xa0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f88:	2401      	movs	r4, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000f8a:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000f8c:	2301      	movs	r3, #1
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f8e:	950c      	str	r5, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000f90:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000f92:	0392      	lsls	r2, r2, #14
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f94:	3d0e      	subs	r5, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f96:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000f98:	9212      	str	r2, [sp, #72]	; 0x48
 8000f9a:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f9c:	940b      	str	r4, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000f9e:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fa0:	9510      	str	r5, [sp, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fa2:	f002 ff3b 	bl	8003e1c <HAL_RCC_OscConfig>
 8000fa6:	2800      	cmp	r0, #0
 8000fa8:	d001      	beq.n	8000fae <SystemClock_Config+0x4e>
  __ASM volatile ("cpsid i" : : : "memory");
 8000faa:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fac:	e7fe      	b.n	8000fac <SystemClock_Config+0x4c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fae:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fb0:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fb2:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000fb4:	2101      	movs	r1, #1
 8000fb6:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fb8:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fba:	9501      	str	r5, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000fbc:	f003 f988 	bl	80042d0 <HAL_RCC_ClockConfig>
 8000fc0:	2800      	cmp	r0, #0
 8000fc2:	d001      	beq.n	8000fc8 <SystemClock_Config+0x68>
 8000fc4:	b672      	cpsid	i
  while (1)
 8000fc6:	e7fe      	b.n	8000fc6 <SystemClock_Config+0x66>
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000fc8:	9006      	str	r0, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fca:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000fcc:	9404      	str	r4, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fce:	f003 fa6f 	bl	80044b0 <HAL_RCCEx_PeriphCLKConfig>
 8000fd2:	2800      	cmp	r0, #0
 8000fd4:	d001      	beq.n	8000fda <SystemClock_Config+0x7a>
 8000fd6:	b672      	cpsid	i
  while (1)
 8000fd8:	e7fe      	b.n	8000fd8 <SystemClock_Config+0x78>
}
 8000fda:	b015      	add	sp, #84	; 0x54
 8000fdc:	bd30      	pop	{r4, r5, pc}
 8000fde:	46c0      	nop			; (mov r8, r8)

08000fe0 <main>:
{
 8000fe0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fe2:	46ce      	mov	lr, r9
 8000fe4:	4647      	mov	r7, r8
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	b097      	sub	sp, #92	; 0x5c
  HAL_Init();
 8000fea:	f002 fc23 	bl	8003834 <HAL_Init>
  SystemClock_Config();
 8000fee:	f7ff ffb7 	bl	8000f60 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff2:	2214      	movs	r2, #20
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	a80e      	add	r0, sp, #56	; 0x38
 8000ff8:	f005 fb3e 	bl	8006678 <memset>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ffc:	2280      	movs	r2, #128	; 0x80
 8000ffe:	4cb1      	ldr	r4, [pc, #708]	; (80012c4 <main+0x2e4>)
 8001000:	03d2      	lsls	r2, r2, #15
 8001002:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(OC_SEL_GPIO_Port, OC_SEL_Pin, GPIO_PIN_SET);
 8001004:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001006:	4313      	orrs	r3, r2
 8001008:	6163      	str	r3, [r4, #20]
 800100a:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(OC_SEL_GPIO_Port, OC_SEL_Pin, GPIO_PIN_SET);
 800100c:	2090      	movs	r0, #144	; 0x90
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800100e:	4013      	ands	r3, r2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001010:	2280      	movs	r2, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001012:	9302      	str	r3, [sp, #8]
 8001014:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001016:	6963      	ldr	r3, [r4, #20]
 8001018:	0292      	lsls	r2, r2, #10
 800101a:	4313      	orrs	r3, r2
 800101c:	6163      	str	r3, [r4, #20]
 800101e:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(OC_SEL_GPIO_Port, OC_SEL_Pin, GPIO_PIN_SET);
 8001020:	0109      	lsls	r1, r1, #4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001022:	4013      	ands	r3, r2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001024:	2280      	movs	r2, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001026:	9303      	str	r3, [sp, #12]
 8001028:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800102a:	6963      	ldr	r3, [r4, #20]
 800102c:	02d2      	lsls	r2, r2, #11
 800102e:	4313      	orrs	r3, r2
 8001030:	6163      	str	r3, [r4, #20]
 8001032:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(OC_SEL_GPIO_Port, OC_SEL_Pin, GPIO_PIN_SET);
 8001034:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001036:	4013      	ands	r3, r2
 8001038:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(OC_SEL_GPIO_Port, OC_SEL_Pin, GPIO_PIN_SET);
 800103a:	2201      	movs	r2, #1
  HAL_GPIO_WritePin(_3FG_HIZ_GPIO_Port, _3FG_HIZ_Pin, GPIO_PIN_RESET);
 800103c:	2780      	movs	r7, #128	; 0x80
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800103e:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(OC_SEL_GPIO_Port, OC_SEL_Pin, GPIO_PIN_SET);
 8001040:	f002 fee6 	bl	8003e10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(_3FG_HIZ_GPIO_Port, _3FG_HIZ_Pin, GPIO_PIN_RESET);
 8001044:	2090      	movs	r0, #144	; 0x90
 8001046:	017f      	lsls	r7, r7, #5
 8001048:	2200      	movs	r2, #0
 800104a:	0039      	movs	r1, r7
 800104c:	05c0      	lsls	r0, r0, #23
 800104e:	f002 fedf 	bl	8003e10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OCTH_STBY2_GPIO_Port, OCTH_STBY2_Pin, GPIO_PIN_RESET);
 8001052:	2200      	movs	r2, #0
 8001054:	2140      	movs	r1, #64	; 0x40
 8001056:	489c      	ldr	r0, [pc, #624]	; (80012c8 <main+0x2e8>)
 8001058:	f002 feda 	bl	8003e10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OCTH_STBY1_GPIO_Port, OCTH_STBY1_Pin, GPIO_PIN_SET);
 800105c:	2201      	movs	r2, #1
 800105e:	2180      	movs	r1, #128	; 0x80
 8001060:	4899      	ldr	r0, [pc, #612]	; (80012c8 <main+0x2e8>)
 8001062:	f002 fed5 	bl	8003e10 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001066:	2384      	movs	r3, #132	; 0x84
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8001068:	2501      	movs	r5, #1
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800106a:	039b      	lsls	r3, r3, #14
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 800106c:	4896      	ldr	r0, [pc, #600]	; (80012c8 <main+0x2e8>)
 800106e:	a90e      	add	r1, sp, #56	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001070:	930f      	str	r3, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8001072:	950e      	str	r5, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001074:	9510      	str	r5, [sp, #64]	; 0x40
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8001076:	f002 fdcd 	bl	8003c14 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OC_SEL_Pin|_3FG_HIZ_Pin;
 800107a:	23c0      	movs	r3, #192	; 0xc0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800107c:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = OC_SEL_Pin|_3FG_HIZ_Pin;
 800107e:	015b      	lsls	r3, r3, #5
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001080:	2600      	movs	r6, #0
  GPIO_InitStruct.Pin = OC_SEL_Pin|_3FG_HIZ_Pin;
 8001082:	930e      	str	r3, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001084:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001086:	a90e      	add	r1, sp, #56	; 0x38
 8001088:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800108a:	4698      	mov	r8, r3
 800108c:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108e:	950f      	str	r5, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001090:	9611      	str	r6, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001092:	f002 fdbf 	bl	8003c14 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OCTH_STBY2_Pin|OCTH_STBY1_Pin;
 8001096:	23c0      	movs	r3, #192	; 0xc0
 8001098:	930e      	str	r3, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800109a:	4643      	mov	r3, r8
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800109c:	488a      	ldr	r0, [pc, #552]	; (80012c8 <main+0x2e8>)
 800109e:	a90e      	add	r1, sp, #56	; 0x38
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80010a0:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a2:	950f      	str	r5, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a4:	9611      	str	r6, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80010a6:	f002 fdb5 	bl	8003c14 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010aa:	6963      	ldr	r3, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80010ac:	220c      	movs	r2, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010ae:	432b      	orrs	r3, r5
 80010b0:	6163      	str	r3, [r4, #20]
 80010b2:	6963      	ldr	r3, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80010b4:	2100      	movs	r1, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010b6:	402b      	ands	r3, r5
 80010b8:	9301      	str	r3, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 80010ba:	a80e      	add	r0, sp, #56	; 0x38
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010bc:	9b01      	ldr	r3, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 80010be:	f005 fadb 	bl	8006678 <memset>
  hadc.Instance = ADC1;
 80010c2:	4c82      	ldr	r4, [pc, #520]	; (80012cc <main+0x2ec>)
 80010c4:	4b82      	ldr	r3, [pc, #520]	; (80012d0 <main+0x2f0>)
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80010c6:	0020      	movs	r0, r4
  hadc.Instance = ADC1;
 80010c8:	6023      	str	r3, [r4, #0]
  hadc.Init.DataAlign = ADC_DATAALIGN_LEFT;
 80010ca:	2320      	movs	r3, #32
 80010cc:	4698      	mov	r8, r3
 80010ce:	60e3      	str	r3, [r4, #12]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010d0:	3b1c      	subs	r3, #28
 80010d2:	4699      	mov	r9, r3
 80010d4:	6163      	str	r3, [r4, #20]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80010d6:	2380      	movs	r3, #128	; 0x80
 80010d8:	00db      	lsls	r3, r3, #3
 80010da:	6223      	str	r3, [r4, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 80010dc:	2324      	movs	r3, #36	; 0x24
  hadc.Init.LowPowerAutoWait = DISABLE;
 80010de:	61a6      	str	r6, [r4, #24]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80010e0:	6066      	str	r6, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80010e2:	60a6      	str	r6, [r4, #8]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80010e4:	6125      	str	r5, [r4, #16]
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 80010e6:	61e6      	str	r6, [r4, #28]
  hadc.Init.DMAContinuousRequests = ENABLE;
 80010e8:	54e5      	strb	r5, [r4, r3]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010ea:	62a5      	str	r5, [r4, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80010ec:	f002 fbc4 	bl	8003878 <HAL_ADC_Init>
 80010f0:	2800      	cmp	r0, #0
 80010f2:	d001      	beq.n	80010f8 <main+0x118>
 80010f4:	b672      	cpsid	i
  while (1)
 80010f6:	e7fe      	b.n	80010f6 <main+0x116>
  sConfig.Channel = ADC_CHANNEL_3;
 80010f8:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80010fa:	0020      	movs	r0, r4
 80010fc:	a90e      	add	r1, sp, #56	; 0x38
  sConfig.Channel = ADC_CHANNEL_3;
 80010fe:	930e      	str	r3, [sp, #56]	; 0x38
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001100:	970f      	str	r7, [sp, #60]	; 0x3c
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8001102:	9510      	str	r5, [sp, #64]	; 0x40
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001104:	f002 fc60 	bl	80039c8 <HAL_ADC_ConfigChannel>
 8001108:	2800      	cmp	r0, #0
 800110a:	d001      	beq.n	8001110 <main+0x130>
 800110c:	b672      	cpsid	i
  while (1)
 800110e:	e7fe      	b.n	800110e <main+0x12e>
  sConfig.Channel = ADC_CHANNEL_4;
 8001110:	464b      	mov	r3, r9
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001112:	0020      	movs	r0, r4
 8001114:	a90e      	add	r1, sp, #56	; 0x38
  sConfig.Channel = ADC_CHANNEL_4;
 8001116:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001118:	f002 fc56 	bl	80039c8 <HAL_ADC_ConfigChannel>
 800111c:	2800      	cmp	r0, #0
 800111e:	d001      	beq.n	8001124 <main+0x144>
 8001120:	b672      	cpsid	i
  while (1)
 8001122:	e7fe      	b.n	8001122 <main+0x142>
  sConfig.Channel = ADC_CHANNEL_5;
 8001124:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001126:	0020      	movs	r0, r4
 8001128:	a90e      	add	r1, sp, #56	; 0x38
  sConfig.Channel = ADC_CHANNEL_5;
 800112a:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800112c:	f002 fc4c 	bl	80039c8 <HAL_ADC_ConfigChannel>
 8001130:	2800      	cmp	r0, #0
 8001132:	d001      	beq.n	8001138 <main+0x158>
 8001134:	b672      	cpsid	i
  while (1)
 8001136:	e7fe      	b.n	8001136 <main+0x156>
  sConfig.Channel = ADC_CHANNEL_9;
 8001138:	2309      	movs	r3, #9
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800113a:	0020      	movs	r0, r4
 800113c:	a90e      	add	r1, sp, #56	; 0x38
  sConfig.Channel = ADC_CHANNEL_9;
 800113e:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001140:	f002 fc42 	bl	80039c8 <HAL_ADC_ConfigChannel>
 8001144:	1e06      	subs	r6, r0, #0
 8001146:	d001      	beq.n	800114c <main+0x16c>
 8001148:	b672      	cpsid	i
  while (1)
 800114a:	e7fe      	b.n	800114a <main+0x16a>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800114c:	0001      	movs	r1, r0
 800114e:	2208      	movs	r2, #8
 8001150:	a805      	add	r0, sp, #20
 8001152:	f005 fa91 	bl	8006678 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001156:	221c      	movs	r2, #28
 8001158:	0031      	movs	r1, r6
 800115a:	a807      	add	r0, sp, #28
 800115c:	f005 fa8c 	bl	8006678 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001160:	2220      	movs	r2, #32
 8001162:	0031      	movs	r1, r6
 8001164:	a80e      	add	r0, sp, #56	; 0x38
 8001166:	f005 fa87 	bl	8006678 <memset>
  htim1.Instance = TIM1;
 800116a:	4c5a      	ldr	r4, [pc, #360]	; (80012d4 <main+0x2f4>)
 800116c:	4b5a      	ldr	r3, [pc, #360]	; (80012d8 <main+0x2f8>)
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800116e:	0020      	movs	r0, r4
  htim1.Instance = TIM1;
 8001170:	6023      	str	r3, [r4, #0]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001172:	4643      	mov	r3, r8
 8001174:	60a3      	str	r3, [r4, #8]
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 8001176:	4b59      	ldr	r3, [pc, #356]	; (80012dc <main+0x2fc>)
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 8001178:	6066      	str	r6, [r4, #4]
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 800117a:	60e3      	str	r3, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800117c:	2380      	movs	r3, #128	; 0x80
 800117e:	005b      	lsls	r3, r3, #1
 8001180:	6123      	str	r3, [r4, #16]
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 8001182:	6165      	str	r5, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001184:	61a6      	str	r6, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001186:	f003 fa31 	bl	80045ec <HAL_TIM_PWM_Init>
 800118a:	2800      	cmp	r0, #0
 800118c:	d001      	beq.n	8001192 <main+0x1b2>
 800118e:	b672      	cpsid	i
  while (1)
 8001190:	e7fe      	b.n	8001190 <main+0x1b0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8001192:	2370      	movs	r3, #112	; 0x70
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001194:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001196:	a905      	add	r1, sp, #20
 8001198:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 800119a:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800119c:	f003 fbbe 	bl	800491c <HAL_TIMEx_MasterConfigSynchronization>
 80011a0:	1e02      	subs	r2, r0, #0
 80011a2:	d001      	beq.n	80011a8 <main+0x1c8>
 80011a4:	b672      	cpsid	i
  while (1)
 80011a6:	e7fe      	b.n	80011a6 <main+0x1c6>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011a8:	2360      	movs	r3, #96	; 0x60
 80011aa:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 80011ac:	23de      	movs	r3, #222	; 0xde
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011ae:	9009      	str	r0, [sp, #36]	; 0x24
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 80011b0:	009b      	lsls	r3, r3, #2
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80011b2:	900a      	str	r0, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011b4:	900b      	str	r0, [sp, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011b6:	900c      	str	r0, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011b8:	900d      	str	r0, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011ba:	a907      	add	r1, sp, #28
 80011bc:	0020      	movs	r0, r4
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 80011be:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011c0:	f003 fa8c 	bl	80046dc <HAL_TIM_PWM_ConfigChannel>
 80011c4:	2800      	cmp	r0, #0
 80011c6:	d001      	beq.n	80011cc <main+0x1ec>
 80011c8:	b672      	cpsid	i
  while (1)
 80011ca:	e7fe      	b.n	80011ca <main+0x1ea>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80011cc:	2204      	movs	r2, #4
 80011ce:	0020      	movs	r0, r4
 80011d0:	a907      	add	r1, sp, #28
 80011d2:	f003 fa83 	bl	80046dc <HAL_TIM_PWM_ConfigChannel>
 80011d6:	2800      	cmp	r0, #0
 80011d8:	d001      	beq.n	80011de <main+0x1fe>
 80011da:	b672      	cpsid	i
  while (1)
 80011dc:	e7fe      	b.n	80011dc <main+0x1fc>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80011de:	2208      	movs	r2, #8
 80011e0:	0020      	movs	r0, r4
 80011e2:	a907      	add	r1, sp, #28
 80011e4:	f003 fa7a 	bl	80046dc <HAL_TIM_PWM_ConfigChannel>
 80011e8:	2800      	cmp	r0, #0
 80011ea:	d001      	beq.n	80011f0 <main+0x210>
 80011ec:	b672      	cpsid	i
  while (1)
 80011ee:	e7fe      	b.n	80011ee <main+0x20e>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80011f0:	2370      	movs	r3, #112	; 0x70
 80011f2:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 80011f4:	23de      	movs	r3, #222	; 0xde
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80011f6:	220c      	movs	r2, #12
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 80011f8:	00db      	lsls	r3, r3, #3
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80011fa:	0020      	movs	r0, r4
 80011fc:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 80011fe:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001200:	f003 fa6c 	bl	80046dc <HAL_TIM_PWM_ConfigChannel>
 8001204:	2800      	cmp	r0, #0
 8001206:	d001      	beq.n	800120c <main+0x22c>
 8001208:	b672      	cpsid	i
  while (1)
 800120a:	e7fe      	b.n	800120a <main+0x22a>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 800120c:	2380      	movs	r3, #128	; 0x80
 800120e:	011b      	lsls	r3, r3, #4
 8001210:	930e      	str	r3, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8001212:	2380      	movs	r3, #128	; 0x80
 8001214:	00db      	lsls	r3, r3, #3
 8001216:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8001218:	2310      	movs	r3, #16
 800121a:	9311      	str	r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 800121c:	2380      	movs	r3, #128	; 0x80
 800121e:	015b      	lsls	r3, r3, #5
 8001220:	9312      	str	r3, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001222:	2380      	movs	r3, #128	; 0x80
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001224:	9010      	str	r0, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001226:	019b      	lsls	r3, r3, #6
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001228:	9015      	str	r0, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800122a:	a90e      	add	r1, sp, #56	; 0x38
 800122c:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800122e:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001230:	f003 fba2 	bl	8004978 <HAL_TIMEx_ConfigBreakDeadTime>
 8001234:	1e05      	subs	r5, r0, #0
 8001236:	d001      	beq.n	800123c <main+0x25c>
 8001238:	b672      	cpsid	i
  while (1)
 800123a:	e7fe      	b.n	800123a <main+0x25a>
  HAL_TIM_MspPostInit(&htim1);
 800123c:	0020      	movs	r0, r4
 800123e:	f002 f8d5 	bl	80033ec <HAL_TIM_MspPostInit>
  huart1.Instance = USART1;
 8001242:	4827      	ldr	r0, [pc, #156]	; (80012e0 <main+0x300>)
 8001244:	4b27      	ldr	r3, [pc, #156]	; (80012e4 <main+0x304>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001246:	6085      	str	r5, [r0, #8]
  huart1.Instance = USART1;
 8001248:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 1843200;
 800124a:	23e1      	movs	r3, #225	; 0xe1
 800124c:	035b      	lsls	r3, r3, #13
 800124e:	6043      	str	r3, [r0, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001250:	230c      	movs	r3, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001252:	60c5      	str	r5, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001254:	6105      	str	r5, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001256:	6143      	str	r3, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001258:	6185      	str	r5, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800125a:	61c5      	str	r5, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800125c:	6205      	str	r5, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800125e:	6245      	str	r5, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001260:	f003 fd72 	bl	8004d48 <HAL_UART_Init>
 8001264:	1e04      	subs	r4, r0, #0
 8001266:	d001      	beq.n	800126c <main+0x28c>
 8001268:	b672      	cpsid	i
  while (1)
 800126a:	e7fe      	b.n	800126a <main+0x28a>
  MX_MotorControl_Init();
 800126c:	f001 f864 	bl	8002338 <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8001270:	0022      	movs	r2, r4
 8001272:	2103      	movs	r1, #3
 8001274:	201b      	movs	r0, #27
 8001276:	f002 fc3b 	bl	8003af0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 800127a:	201b      	movs	r0, #27
 800127c:	f002 fc6a 	bl	8003b54 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8001280:	0022      	movs	r2, r4
 8001282:	2101      	movs	r1, #1
 8001284:	2009      	movs	r0, #9
 8001286:	f002 fc33 	bl	8003af0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800128a:	2009      	movs	r0, #9
 800128c:	f002 fc62 	bl	8003b54 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 3, 0);
 8001290:	0022      	movs	r2, r4
 8001292:	2103      	movs	r1, #3
 8001294:	200a      	movs	r0, #10
 8001296:	f002 fc2b 	bl	8003af0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800129a:	200a      	movs	r0, #10
 800129c:	f002 fc5a 	bl	8003b54 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 80012a0:	0022      	movs	r2, r4
 80012a2:	0021      	movs	r1, r4
 80012a4:	200d      	movs	r0, #13
 80012a6:	f002 fc23 	bl	8003af0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 80012aa:	200d      	movs	r0, #13
 80012ac:	f002 fc52 	bl	8003b54 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 3, 0);
 80012b0:	2005      	movs	r0, #5
 80012b2:	0022      	movs	r2, r4
 80012b4:	2103      	movs	r1, #3
 80012b6:	f002 fc1b 	bl	8003af0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80012ba:	2005      	movs	r0, #5
 80012bc:	f002 fc4a 	bl	8003b54 <HAL_NVIC_EnableIRQ>
  while (1)
 80012c0:	e7fe      	b.n	80012c0 <main+0x2e0>
 80012c2:	46c0      	nop			; (mov r8, r8)
 80012c4:	40021000 	.word	0x40021000
 80012c8:	48001400 	.word	0x48001400
 80012cc:	20000494 	.word	0x20000494
 80012d0:	40012400 	.word	0x40012400
 80012d4:	200005a0 	.word	0x200005a0
 80012d8:	40012c00 	.word	0x40012c00
 80012dc:	000006f1 	.word	0x000006f1
 80012e0:	200005e8 	.word	0x200005e8
 80012e4:	40013800 	.word	0x40013800

080012e8 <Error_Handler>:
 80012e8:	b672      	cpsid	i
  while (1)
 80012ea:	e7fe      	b.n	80012ea <Error_Handler+0x2>

080012ec <MC_StartMotor1>:
  * Note also that if the startup sequence fails the #RUN state may never be reached.
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
 80012ec:	b510      	push	{r4, lr}
  return (MCI_StartMotor(pMCI[M1]));
 80012ee:	4b02      	ldr	r3, [pc, #8]	; (80012f8 <MC_StartMotor1+0xc>)
 80012f0:	6818      	ldr	r0, [r3, #0]
 80012f2:	f000 f885 	bl	8001400 <MCI_StartMotor>
}
 80012f6:	bd10      	pop	{r4, pc}
 80012f8:	200007f8 	.word	0x200007f8

080012fc <MC_StopMotor1>:
  * machine and check if the #IDLE state has been reached.
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
 80012fc:	b510      	push	{r4, lr}
  return (MCI_StopMotor(pMCI[M1]));
 80012fe:	4b02      	ldr	r3, [pc, #8]	; (8001308 <MC_StopMotor1+0xc>)
 8001300:	6818      	ldr	r0, [r3, #0]
 8001302:	f000 f8af 	bl	8001464 <MCI_StopMotor>
}
 8001306:	bd10      	pop	{r4, pc}
 8001308:	200007f8 	.word	0x200007f8

0800130c <MC_GetSTMStateMotor1>:

/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak MCI_State_t MC_GetSTMStateMotor1(void)
{
 800130c:	b510      	push	{r4, lr}
  return (MCI_GetSTMState(pMCI[M1]));
 800130e:	4b02      	ldr	r3, [pc, #8]	; (8001318 <MC_GetSTMStateMotor1+0xc>)
 8001310:	6818      	ldr	r0, [r3, #0]
 8001312:	f000 f86f 	bl	80013f4 <MCI_GetSTMState>
}
 8001316:	bd10      	pop	{r4, pc}
 8001318:	200007f8 	.word	0x200007f8

0800131c <MC_ProfilerCommand>:
 * @brief Not implemented MC_Profiler function.
 *  */ //cstat !MISRAC2012-Rule-2.7 !RED-unused-param  !MISRAC2012-Rule-2.7  !MISRAC2012-Rule-8.13
__weak uint8_t MC_ProfilerCommand(uint16_t rxLength, uint8_t *rxBuffer, int16_t txSyncFreeSpace, uint16_t *txLength, uint8_t *txBuffer)
{
  return (MCP_CMD_UNKNOWN);
}
 800131c:	2002      	movs	r0, #2
 800131e:	4770      	bx	lr

08001320 <MC_APP_BootHook>:
   */

/* USER CODE BEGIN BootHook */

/* USER CODE END BootHook */
}
 8001320:	4770      	bx	lr
 8001322:	46c0      	nop			; (mov r8, r8)

08001324 <MC_APP_PostMediumFrequencyHook_M1>:
 8001324:	4770      	bx	lr
 8001326:	46c0      	nop			; (mov r8, r8)

08001328 <MCI_Init>:
  else
  {
#endif
    pHandle->pSTC = pSTC;
    pHandle->pFOCVars = pFOCVars;
    pHandle->pPWM = pPWMHandle;
 8001328:	6083      	str	r3, [r0, #8]

    /* Buffer related initialization */
    pHandle->lastCommand = MCI_NOCOMMANDSYET;
 800132a:	2300      	movs	r3, #0
    pHandle->pFOCVars = pFOCVars;
 800132c:	6042      	str	r2, [r0, #4]
    pHandle->hFinalSpeed = 0;
    pHandle->hFinalTorque = 0;
    pHandle->hDurationms = 0;
    pHandle->CommandState = MCI_BUFFER_EMPTY;
 800132e:	2200      	movs	r2, #0
    pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8001330:	7303      	strb	r3, [r0, #12]
    pHandle->hFinalSpeed = 0;
 8001332:	81c3      	strh	r3, [r0, #14]
    pHandle->hFinalTorque = 0;
 8001334:	8203      	strh	r3, [r0, #16]
    pHandle->hDurationms = 0;
 8001336:	61c3      	str	r3, [r0, #28]
    pHandle->DirectCommand = MCI_NO_COMMAND;
    pHandle->State = IDLE;
    pHandle->CurrentFaults = MC_NO_FAULTS;
 8001338:	6203      	str	r3, [r0, #32]
    pHandle->CommandState = MCI_BUFFER_EMPTY;
 800133a:	3324      	adds	r3, #36	; 0x24
    pHandle->pSTC = pSTC;
 800133c:	6001      	str	r1, [r0, #0]
    pHandle->CommandState = MCI_BUFFER_EMPTY;
 800133e:	54c2      	strb	r2, [r0, r3]
    pHandle->PastFaults = MC_NO_FAULTS;
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001340:	4770      	bx	lr
 8001342:	46c0      	nop			; (mov r8, r8)

08001344 <MCI_ExecSpeedRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 8001344:	2301      	movs	r3, #1
 8001346:	7303      	strb	r3, [r0, #12]
    pHandle->hFinalSpeed = hFinalSpeed;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001348:	4b02      	ldr	r3, [pc, #8]	; (8001354 <MCI_ExecSpeedRamp+0x10>)
    pHandle->hFinalSpeed = hFinalSpeed;
 800134a:	81c1      	strh	r1, [r0, #14]
    pHandle->hDurationms = hDurationms;
 800134c:	8382      	strh	r2, [r0, #28]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800134e:	8483      	strh	r3, [r0, #36]	; 0x24
    pHandle->LastModalitySetByUser = MCM_SPEED_MODE;

#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001350:	4770      	bx	lr
 8001352:	46c0      	nop			; (mov r8, r8)
 8001354:	00000301 	.word	0x00000301

08001358 <MCI_ExecTorqueRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 8001358:	2302      	movs	r3, #2
 800135a:	7303      	strb	r3, [r0, #12]
    pHandle->hFinalTorque = hFinalTorque;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800135c:	4b02      	ldr	r3, [pc, #8]	; (8001368 <MCI_ExecTorqueRamp+0x10>)
    pHandle->hFinalTorque = hFinalTorque;
 800135e:	8201      	strh	r1, [r0, #16]
    pHandle->hDurationms = hDurationms;
 8001360:	8382      	strh	r2, [r0, #28]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001362:	8483      	strh	r3, [r0, #36]	; 0x24
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001364:	4770      	bx	lr
 8001366:	46c0      	nop			; (mov r8, r8)
 8001368:	00000401 	.word	0x00000401

0800136c <MCI_FaultProcessing>:
  }
  else
  {
#endif
    /* Set current errors */
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 800136c:	8c03      	ldrh	r3, [r0, #32]
 800136e:	430b      	orrs	r3, r1
 8001370:	4393      	bics	r3, r2
 8001372:	8403      	strh	r3, [r0, #32]
    pHandle->PastFaults |= hSetErrors;
 8001374:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8001376:	4319      	orrs	r1, r3
 8001378:	8441      	strh	r1, [r0, #34]	; 0x22
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800137a:	4770      	bx	lr

0800137c <MCI_ExecBufferedCommands>:
    /* Nothing to do */
  }
  else
  {
#endif
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 800137c:	2324      	movs	r3, #36	; 0x24
{
 800137e:	b510      	push	{r4, lr}
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8001380:	5cc2      	ldrb	r2, [r0, r3]
{
 8001382:	0004      	movs	r4, r0
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8001384:	2a01      	cmp	r2, #1
 8001386:	d000      	beq.n	800138a <MCI_ExecBufferedCommands+0xe>
      }
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001388:	bd10      	pop	{r4, pc}
      switch (pHandle->lastCommand)
 800138a:	7b01      	ldrb	r1, [r0, #12]
 800138c:	2902      	cmp	r1, #2
 800138e:	d007      	beq.n	80013a0 <MCI_ExecBufferedCommands+0x24>
 8001390:	2903      	cmp	r1, #3
 8001392:	d026      	beq.n	80013e2 <MCI_ExecBufferedCommands+0x66>
 8001394:	2901      	cmp	r1, #1
 8001396:	d016      	beq.n	80013c6 <MCI_ExecBufferedCommands+0x4a>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESSFULLY;
 8001398:	2324      	movs	r3, #36	; 0x24
 800139a:	2203      	movs	r2, #3
 800139c:	54e2      	strb	r2, [r4, r3]
}
 800139e:	e7f3      	b.n	8001388 <MCI_ExecBufferedCommands+0xc>
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 80013a0:	2100      	movs	r1, #0
 80013a2:	6842      	ldr	r2, [r0, #4]
 80013a4:	54d1      	strb	r1, [r2, r3]
          STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 80013a6:	6800      	ldr	r0, [r0, #0]
 80013a8:	3104      	adds	r1, #4
 80013aa:	f004 fcb3 	bl	8005d14 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms);
 80013ae:	8ba2      	ldrh	r2, [r4, #28]
 80013b0:	2310      	movs	r3, #16
 80013b2:	5ee1      	ldrsh	r1, [r4, r3]
 80013b4:	6820      	ldr	r0, [r4, #0]
 80013b6:	f004 fcb1 	bl	8005d1c <STC_ExecRamp>
      if (commandHasBeenExecuted)
 80013ba:	2800      	cmp	r0, #0
 80013bc:	d0ec      	beq.n	8001398 <MCI_ExecBufferedCommands+0x1c>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESSFULLY;
 80013be:	2324      	movs	r3, #36	; 0x24
 80013c0:	2202      	movs	r2, #2
 80013c2:	54e2      	strb	r2, [r4, r3]
 80013c4:	e7e0      	b.n	8001388 <MCI_ExecBufferedCommands+0xc>
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 80013c6:	2100      	movs	r1, #0
 80013c8:	6842      	ldr	r2, [r0, #4]
 80013ca:	54d1      	strb	r1, [r2, r3]
          STC_SetControlMode(pHandle->pSTC, MCM_SPEED_MODE);
 80013cc:	6800      	ldr	r0, [r0, #0]
 80013ce:	3103      	adds	r1, #3
 80013d0:	f004 fca0 	bl	8005d14 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms);
 80013d4:	8ba2      	ldrh	r2, [r4, #28]
 80013d6:	230e      	movs	r3, #14
 80013d8:	5ee1      	ldrsh	r1, [r4, r3]
 80013da:	6820      	ldr	r0, [r4, #0]
 80013dc:	f004 fc9e 	bl	8005d1c <STC_ExecRamp>
          break;
 80013e0:	e7eb      	b.n	80013ba <MCI_ExecBufferedCommands+0x3e>
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 80013e2:	0021      	movs	r1, r4
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 80013e4:	6840      	ldr	r0, [r0, #4]
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 80013e6:	3112      	adds	r1, #18
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 80013e8:	54c2      	strb	r2, [r0, r3]
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 80013ea:	2204      	movs	r2, #4
 80013ec:	3010      	adds	r0, #16
 80013ee:	f005 f96f 	bl	80066d0 <memcpy>
      if (commandHasBeenExecuted)
 80013f2:	e7e4      	b.n	80013be <MCI_ExecBufferedCommands+0x42>

080013f4 <MCI_GetSTMState>:
__weak MCI_State_t MCI_GetSTMState(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? FAULT_NOW : pHandle->State);
#else
  return (pHandle->State);
 80013f4:	7fc0      	ldrb	r0, [r0, #31]
#endif
}
 80013f6:	4770      	bx	lr

080013f8 <MCI_GetOccurredFaults>:
__weak uint16_t MCI_GetOccurredFaults(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->PastFaults);
#else
  return ((uint16_t)pHandle->PastFaults);
 80013f8:	8c40      	ldrh	r0, [r0, #34]	; 0x22
#endif
}
 80013fa:	4770      	bx	lr

080013fc <MCI_GetCurrentFaults>:
__weak uint16_t MCI_GetCurrentFaults(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->CurrentFaults);
#else
  return ((uint16_t)pHandle->CurrentFaults);
 80013fc:	8c00      	ldrh	r0, [r0, #32]
#endif
}
 80013fe:	4770      	bx	lr

08001400 <MCI_StartMotor>:
{
 8001400:	b510      	push	{r4, lr}
 8001402:	0004      	movs	r4, r0
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001404:	f7ff fff6 	bl	80013f4 <MCI_GetSTMState>
 8001408:	2800      	cmp	r0, #0
 800140a:	d001      	beq.n	8001410 <MCI_StartMotor+0x10>
  bool retVal = false;
 800140c:	2000      	movs	r0, #0
}
 800140e:	bd10      	pop	{r4, pc}
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001410:	0020      	movs	r0, r4
 8001412:	f7ff fff1 	bl	80013f8 <MCI_GetOccurredFaults>
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001416:	2800      	cmp	r0, #0
 8001418:	d1f8      	bne.n	800140c <MCI_StartMotor+0xc>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 800141a:	0020      	movs	r0, r4
 800141c:	f7ff ffee 	bl	80013fc <MCI_GetCurrentFaults>
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001420:	2800      	cmp	r0, #0
 8001422:	d1f3      	bne.n	800140c <MCI_StartMotor+0xc>
      pHandle->DirectCommand = MCI_START;
 8001424:	2301      	movs	r3, #1
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001426:	2224      	movs	r2, #36	; 0x24
      pHandle->DirectCommand = MCI_START;
 8001428:	77a3      	strb	r3, [r4, #30]
      retVal = true;
 800142a:	3001      	adds	r0, #1
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800142c:	54a3      	strb	r3, [r4, r2]
      retVal = true;
 800142e:	e7ee      	b.n	800140e <MCI_StartMotor+0xe>

08001430 <MCI_StartWithPolarizationMotor>:
{
 8001430:	b510      	push	{r4, lr}
 8001432:	0004      	movs	r4, r0
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001434:	f7ff ffde 	bl	80013f4 <MCI_GetSTMState>
 8001438:	2800      	cmp	r0, #0
 800143a:	d001      	beq.n	8001440 <MCI_StartWithPolarizationMotor+0x10>
  bool retVal = true;
 800143c:	2001      	movs	r0, #1
}
 800143e:	bd10      	pop	{r4, pc}
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001440:	0020      	movs	r0, r4
 8001442:	f7ff ffd9 	bl	80013f8 <MCI_GetOccurredFaults>
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001446:	2800      	cmp	r0, #0
 8001448:	d1f8      	bne.n	800143c <MCI_StartWithPolarizationMotor+0xc>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 800144a:	0020      	movs	r0, r4
 800144c:	f7ff ffd6 	bl	80013fc <MCI_GetCurrentFaults>
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001450:	2800      	cmp	r0, #0
 8001452:	d1f3      	bne.n	800143c <MCI_StartWithPolarizationMotor+0xc>
      pHandle->DirectCommand = MCI_START;
 8001454:	2301      	movs	r3, #1
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001456:	2224      	movs	r2, #36	; 0x24
      pHandle->DirectCommand = MCI_START;
 8001458:	77a3      	strb	r3, [r4, #30]
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800145a:	54a3      	strb	r3, [r4, r2]
      pHandle->pPWM->offsetCalibStatus = false;
 800145c:	68a2      	ldr	r2, [r4, #8]
 800145e:	3380      	adds	r3, #128	; 0x80
 8001460:	54d0      	strb	r0, [r2, r3]
      retVal = false;
 8001462:	e7ec      	b.n	800143e <MCI_StartWithPolarizationMotor+0xe>

08001464 <MCI_StopMotor>:
{
 8001464:	b570      	push	{r4, r5, r6, lr}
 8001466:	0004      	movs	r4, r0
    State = MCI_GetSTMState(pHandle);
 8001468:	f7ff ffc4 	bl	80013f4 <MCI_GetSTMState>
      status = false;
 800146c:	2500      	movs	r5, #0
    if ((IDLE == State) || (ICLWAIT == State))
 800146e:	2800      	cmp	r0, #0
 8001470:	d004      	beq.n	800147c <MCI_StopMotor+0x18>
 8001472:	0003      	movs	r3, r0
 8001474:	3b0c      	subs	r3, #12
 8001476:	1e5a      	subs	r2, r3, #1
 8001478:	4193      	sbcs	r3, r2
 800147a:	b2dd      	uxtb	r5, r3
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800147c:	0020      	movs	r0, r4
 800147e:	f7ff ffbb 	bl	80013f8 <MCI_GetOccurredFaults>
 8001482:	2800      	cmp	r0, #0
 8001484:	d002      	beq.n	800148c <MCI_StopMotor+0x28>
  bool retVal = false;
 8001486:	2500      	movs	r5, #0
}
 8001488:	0028      	movs	r0, r5
 800148a:	bd70      	pop	{r4, r5, r6, pc}
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 800148c:	0020      	movs	r0, r4
 800148e:	f7ff ffb5 	bl	80013fc <MCI_GetCurrentFaults>
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001492:	2800      	cmp	r0, #0
 8001494:	d1f7      	bne.n	8001486 <MCI_StopMotor+0x22>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 8001496:	2d00      	cmp	r5, #0
 8001498:	d0f5      	beq.n	8001486 <MCI_StopMotor+0x22>
      pHandle->DirectCommand = MCI_STOP;
 800149a:	2305      	movs	r3, #5
 800149c:	77a3      	strb	r3, [r4, #30]
      retVal = true;
 800149e:	e7f3      	b.n	8001488 <MCI_StopMotor+0x24>

080014a0 <MCI_FaultAcknowledged>:
{
 80014a0:	b510      	push	{r4, lr}
 80014a2:	0004      	movs	r4, r0
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80014a4:	f7ff ffa6 	bl	80013f4 <MCI_GetSTMState>
 80014a8:	280b      	cmp	r0, #11
 80014aa:	d001      	beq.n	80014b0 <MCI_FaultAcknowledged+0x10>
  bool reVal = false;
 80014ac:	2000      	movs	r0, #0
}
 80014ae:	bd10      	pop	{r4, pc}
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80014b0:	0020      	movs	r0, r4
 80014b2:	f7ff ffa3 	bl	80013fc <MCI_GetCurrentFaults>
 80014b6:	2800      	cmp	r0, #0
 80014b8:	d1f8      	bne.n	80014ac <MCI_FaultAcknowledged+0xc>
      pHandle->DirectCommand = MCI_ACK_FAULTS;
 80014ba:	2302      	movs	r3, #2
      pHandle->PastFaults = MC_NO_FAULTS;
 80014bc:	8460      	strh	r0, [r4, #34]	; 0x22
      pHandle->DirectCommand = MCI_ACK_FAULTS;
 80014be:	77a3      	strb	r3, [r4, #30]
      reVal = true;
 80014c0:	3001      	adds	r0, #1
 80014c2:	e7f4      	b.n	80014ae <MCI_FaultAcknowledged+0xe>

080014c4 <MCI_GetFaultState>:
    LocalFaultState = MC_SW_ERROR | (MC_SW_ERROR << 16);
  }
  else
  {
#endif
    LocalFaultState = (uint32_t)(pHandle->PastFaults);
 80014c4:	8c43      	ldrh	r3, [r0, #34]	; 0x22
    LocalFaultState |= (uint32_t)(pHandle->CurrentFaults) << 16;
 80014c6:	8c00      	ldrh	r0, [r0, #32]
 80014c8:	0400      	lsls	r0, r0, #16
 80014ca:	4318      	orrs	r0, r3
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (LocalFaultState);
}
 80014cc:	4770      	bx	lr
 80014ce:	46c0      	nop			; (mov r8, r8)

080014d0 <MCI_GetControlMode>:
__weak MC_ControlMode_t MCI_GetControlMode(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MCM_TORQUE_MODE : pHandle->LastModalitySetByUser);
#else
  return (pHandle->LastModalitySetByUser);
 80014d0:	2325      	movs	r3, #37	; 0x25
 80014d2:	5cc0      	ldrb	r0, [r0, r3]
#endif
}
 80014d4:	4770      	bx	lr
 80014d6:	46c0      	nop			; (mov r8, r8)

080014d8 <MCI_GetImposedMotorDirection>:
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->lastCommand)
 80014d8:	7b02      	ldrb	r2, [r0, #12]
{
 80014da:	0003      	movs	r3, r0
    switch (pHandle->lastCommand)
 80014dc:	2a02      	cmp	r2, #2
 80014de:	d005      	beq.n	80014ec <MCI_GetImposedMotorDirection+0x14>
 80014e0:	2a03      	cmp	r2, #3
 80014e2:	d012      	beq.n	800150a <MCI_GetImposedMotorDirection+0x32>
 80014e4:	2001      	movs	r0, #1
 80014e6:	2a01      	cmp	r2, #1
 80014e8:	d007      	beq.n	80014fa <MCI_GetImposedMotorDirection+0x22>
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (retVal);
}
 80014ea:	4770      	bx	lr
        if (pHandle->hFinalTorque < 0)
 80014ec:	2010      	movs	r0, #16
 80014ee:	5e18      	ldrsh	r0, [r3, r0]
          retVal = -1;
 80014f0:	43c0      	mvns	r0, r0
 80014f2:	17c0      	asrs	r0, r0, #31
 80014f4:	4010      	ands	r0, r2
 80014f6:	3801      	subs	r0, #1
 80014f8:	e7f7      	b.n	80014ea <MCI_GetImposedMotorDirection+0x12>
        if (pHandle->hFinalSpeed < 0)
 80014fa:	200e      	movs	r0, #14
 80014fc:	5e18      	ldrsh	r0, [r3, r0]
          retVal = -1;
 80014fe:	43c0      	mvns	r0, r0
 8001500:	2302      	movs	r3, #2
 8001502:	17c0      	asrs	r0, r0, #31
 8001504:	4018      	ands	r0, r3
 8001506:	3801      	subs	r0, #1
 8001508:	e7ef      	b.n	80014ea <MCI_GetImposedMotorDirection+0x12>
        if (pHandle->Iqdref.q < 0)
 800150a:	2012      	movs	r0, #18
 800150c:	5e18      	ldrsh	r0, [r3, r0]
 800150e:	e7f6      	b.n	80014fe <MCI_GetImposedMotorDirection+0x26>

08001510 <MCI_GetLastRampFinalSpeed>:
  {
    retVal = pHandle->hFinalSpeed;
  }
  return (retVal);
#else
  return (pHandle->hFinalSpeed);
 8001510:	230e      	movs	r3, #14
 8001512:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 8001514:	4770      	bx	lr
 8001516:	46c0      	nop			; (mov r8, r8)

08001518 <MCI_GetLastRampFinalDuration>:
  {
    retVal = pHandle->hDurationms;
  }
  return (retVal);
#else
  return (pHandle->hDurationms);
 8001518:	8b80      	ldrh	r0, [r0, #28]
#endif
}
 800151a:	4770      	bx	lr

0800151c <MCI_StopRamp>:
/**
  * @brief  Stop the execution of ongoing ramp.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_StopRamp(MCI_Handle_t *pHandle)
{
 800151c:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    STC_StopRamp(pHandle->pSTC);
 800151e:	6800      	ldr	r0, [r0, #0]
 8001520:	f004 fc3e 	bl	8005da0 <STC_StopRamp>
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001524:	bd10      	pop	{r4, pc}
 8001526:	46c0      	nop			; (mov r8, r8)

08001528 <MCI_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT and related to the sensor actually
  *         used by FOC algorithm
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit(MCI_Handle_t *pHandle)
{
 8001528:	b510      	push	{r4, lr}
    temp_speed = 0;
  }
  else
  {
#endif
    SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor(pHandle->pSTC);
 800152a:	6800      	ldr	r0, [r0, #0]
 800152c:	f004 fbde 	bl	8005cec <STC_GetSpeedSensor>
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
 8001530:	f004 fb84 	bl	8005c3c <SPD_GetAvrgMecSpeedUnit>
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (temp_speed);
}
 8001534:	bd10      	pop	{r4, pc}
 8001536:	46c0      	nop			; (mov r8, r8)

08001538 <MCI_GetMecSpeedRefUnit>:
  *
  * @param  pHandle Pointer on the component instance to work on.
  *
  */
__weak int16_t MCI_GetMecSpeedRefUnit(MCI_Handle_t *pHandle)
{
 8001538:	b510      	push	{r4, lr}
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : STC_GetMecSpeedRefUnit(pHandle->pSTC));
#else
  return (STC_GetMecSpeedRefUnit(pHandle->pSTC));
 800153a:	6800      	ldr	r0, [r0, #0]
 800153c:	f004 fbe2 	bl	8005d04 <STC_GetMecSpeedRefUnit>
#endif
}
 8001540:	bd10      	pop	{r4, pc}
 8001542:	46c0      	nop			; (mov r8, r8)

08001544 <MCI_GetVqd>:
  * @brief  It returns stator current Vqd in qd_t format
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Vqd
  */
__weak qd_t MCI_GetVqd(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
 8001544:	b500      	push	{lr}
  {
    tempVal = pHandle->pFOCVars->Vqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Vqd);
 8001546:	6841      	ldr	r1, [r0, #4]
{
 8001548:	b083      	sub	sp, #12
  return (pHandle->pFOCVars->Vqd);
 800154a:	2204      	movs	r2, #4
 800154c:	3116      	adds	r1, #22
 800154e:	a801      	add	r0, sp, #4
 8001550:	f005 f8be 	bl	80066d0 <memcpy>
 8001554:	466b      	mov	r3, sp
 8001556:	466a      	mov	r2, sp
 8001558:	88db      	ldrh	r3, [r3, #6]
 800155a:	8890      	ldrh	r0, [r2, #4]
 800155c:	041b      	lsls	r3, r3, #16
 800155e:	4318      	orrs	r0, r3
#endif
}
 8001560:	b003      	add	sp, #12
 8001562:	bd00      	pop	{pc}

08001564 <MCI_GetValphabeta>:
  * @brief  It returns stator current Valphabeta in alphabeta_t format
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Valphabeta
  */
__weak alphabeta_t MCI_GetValphabeta(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
 8001564:	b500      	push	{lr}
  {
    tempVal = pHandle->pFOCVars->Valphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Valphabeta);
 8001566:	6841      	ldr	r1, [r0, #4]
{
 8001568:	b083      	sub	sp, #12
  return (pHandle->pFOCVars->Valphabeta);
 800156a:	2204      	movs	r2, #4
 800156c:	311a      	adds	r1, #26
 800156e:	a801      	add	r0, sp, #4
 8001570:	f005 f8ae 	bl	80066d0 <memcpy>
 8001574:	466b      	mov	r3, sp
 8001576:	466a      	mov	r2, sp
 8001578:	88db      	ldrh	r3, [r3, #6]
 800157a:	8890      	ldrh	r0, [r2, #4]
 800157c:	041b      	lsls	r3, r3, #16
 800157e:	4318      	orrs	r0, r3
#endif
}
 8001580:	b003      	add	sp, #12
 8001582:	bd00      	pop	{pc}

08001584 <MCI_GetTeref>:
__weak int16_t MCI_GetTeref(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : pHandle->pFOCVars->hTeref);
#else
  return (pHandle->pFOCVars->hTeref);
 8001584:	6843      	ldr	r3, [r0, #4]
 8001586:	201e      	movs	r0, #30
 8001588:	5e18      	ldrsh	r0, [r3, r0]
#endif
}
 800158a:	4770      	bx	lr

0800158c <MCI_Clear_Iqdref>:
/**
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_Clear_Iqdref(MCI_Handle_t *pHandle)
{
 800158c:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref(pHandle->pSTC);
 800158e:	c811      	ldmia	r0, {r0, r4}
 8001590:	f004 fc38 	bl	8005e04 <STC_GetDefaultIqdref>
 8001594:	8220      	strh	r0, [r4, #16]
 8001596:	0c00      	lsrs	r0, r0, #16
 8001598:	8260      	strh	r0, [r4, #18]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800159a:	bd10      	pop	{r4, pc}

0800159c <MCM_Clarke>:
#else
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) / 32768;
#endif

  /* Check saturation of Ibeta */
  if (wbeta_tmp > INT16_MAX)
 800159c:	2180      	movs	r1, #128	; 0x80
  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 800159e:	4b11      	ldr	r3, [pc, #68]	; (80015e4 <MCM_Clarke+0x48>)
 80015a0:	b202      	sxth	r2, r0
 80015a2:	1400      	asrs	r0, r0, #16
 80015a4:	4358      	muls	r0, r3
  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);
 80015a6:	4353      	muls	r3, r2
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 80015a8:	425b      	negs	r3, r3
 80015aa:	1a1b      	subs	r3, r3, r0
 80015ac:	1a1b      	subs	r3, r3, r0
{
 80015ae:	b084      	sub	sp, #16
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 80015b0:	13db      	asrs	r3, r3, #15
  if (wbeta_tmp > INT16_MAX)
 80015b2:	0209      	lsls	r1, r1, #8
 80015b4:	428b      	cmp	r3, r1
 80015b6:	da04      	bge.n	80015c2 <MCM_Clarke+0x26>
  {
    hbeta_tmp = INT16_MAX;
  }
  else if (wbeta_tmp < (-32768))
 80015b8:	490b      	ldr	r1, [pc, #44]	; (80015e8 <MCM_Clarke+0x4c>)
 80015ba:	428b      	cmp	r3, r1
 80015bc:	da08      	bge.n	80015d0 <MCM_Clarke+0x34>
 80015be:	4b0b      	ldr	r3, [pc, #44]	; (80015ec <MCM_Clarke+0x50>)
 80015c0:	e000      	b.n	80015c4 <MCM_Clarke+0x28>
 80015c2:	4b0b      	ldr	r3, [pc, #44]	; (80015f0 <MCM_Clarke+0x54>)
  else
  {
    /* Nothing to do */
  }

  return (Output);
 80015c4:	0410      	lsls	r0, r2, #16
 80015c6:	041b      	lsls	r3, r3, #16
 80015c8:	0c00      	lsrs	r0, r0, #16
 80015ca:	4318      	orrs	r0, r3
}
 80015cc:	b004      	add	sp, #16
 80015ce:	4770      	bx	lr
    hbeta_tmp = ((int16_t)wbeta_tmp);
 80015d0:	4806      	ldr	r0, [pc, #24]	; (80015ec <MCM_Clarke+0x50>)
 80015d2:	1c19      	adds	r1, r3, #0
 80015d4:	b21b      	sxth	r3, r3
 80015d6:	4283      	cmp	r3, r0
 80015d8:	db01      	blt.n	80015de <MCM_Clarke+0x42>
 80015da:	b20b      	sxth	r3, r1
 80015dc:	e7f2      	b.n	80015c4 <MCM_Clarke+0x28>
 80015de:	1c01      	adds	r1, r0, #0
 80015e0:	b20b      	sxth	r3, r1
 80015e2:	e7ef      	b.n	80015c4 <MCM_Clarke+0x28>
 80015e4:	000049e6 	.word	0x000049e6
 80015e8:	ffff8000 	.word	0xffff8000
 80015ec:	ffff8001 	.word	0xffff8001
 80015f0:	00007fff 	.word	0x00007fff

080015f4 <MCM_Trig_Functions>:
  uint16_t uhindex;

  Trig_Components Local_Components;

  /* 10 bit index computation  */
  shindex = (((int32_t)32768) + ((int32_t)hAngle));
 80015f4:	2380      	movs	r3, #128	; 0x80
 80015f6:	021b      	lsls	r3, r3, #8
 80015f8:	469c      	mov	ip, r3
 80015fa:	4460      	add	r0, ip
  uhindex = (uint16_t)shindex;
 80015fc:	b283      	uxth	r3, r0
{
 80015fe:	b530      	push	{r4, r5, lr}
  uhindex /= ((uint16_t)64);
 8001600:	099b      	lsrs	r3, r3, #6

  switch (((uint16_t)uhindex) & SIN_MASK)
 8001602:	24c0      	movs	r4, #192	; 0xc0
 8001604:	0018      	movs	r0, r3
 8001606:	2580      	movs	r5, #128	; 0x80
 8001608:	00a4      	lsls	r4, r4, #2
{
 800160a:	2100      	movs	r1, #0
 800160c:	2200      	movs	r2, #0
 800160e:	b083      	sub	sp, #12
 8001610:	4020      	ands	r0, r4
  switch (((uint16_t)uhindex) & SIN_MASK)
 8001612:	00ad      	lsls	r5, r5, #2
 8001614:	42a8      	cmp	r0, r5
 8001616:	d023      	beq.n	8001660 <MCM_Trig_Functions+0x6c>
 8001618:	d815      	bhi.n	8001646 <MCM_Trig_Functions+0x52>
 800161a:	2800      	cmp	r0, #0
 800161c:	d029      	beq.n	8001672 <MCM_Trig_Functions+0x7e>
 800161e:	2480      	movs	r4, #128	; 0x80
 8001620:	0064      	lsls	r4, r4, #1
 8001622:	42a0      	cmp	r0, r4
 8001624:	d109      	bne.n	800163a <MCM_Trig_Functions+0x46>
      break;
    }

    case U270_360:
    {
      Local_Components.hSin =  -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001626:	b2db      	uxtb	r3, r3
 8001628:	43da      	mvns	r2, r3
 800162a:	4918      	ldr	r1, [pc, #96]	; (800168c <MCM_Trig_Functions+0x98>)
 800162c:	b2d2      	uxtb	r2, r2
 800162e:	0052      	lsls	r2, r2, #1
 8001630:	5a52      	ldrh	r2, [r2, r1]
      Local_Components.hCos =  hSin_Cos_Table[( uint8_t )( uhindex )];
 8001632:	005b      	lsls	r3, r3, #1
      Local_Components.hSin =  -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001634:	4252      	negs	r2, r2
      Local_Components.hCos =  hSin_Cos_Table[( uint8_t )( uhindex )];
 8001636:	5e59      	ldrsh	r1, [r3, r1]
      Local_Components.hSin =  -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001638:	b212      	sxth	r2, r2
    }

    default:
      break;
  }
  return (Local_Components);
 800163a:	0408      	lsls	r0, r1, #16
 800163c:	0412      	lsls	r2, r2, #16
 800163e:	0c00      	lsrs	r0, r0, #16
 8001640:	4310      	orrs	r0, r2
}
 8001642:	b003      	add	sp, #12
 8001644:	bd30      	pop	{r4, r5, pc}
  switch (((uint16_t)uhindex) & SIN_MASK)
 8001646:	42a0      	cmp	r0, r4
 8001648:	d1f7      	bne.n	800163a <MCM_Trig_Functions+0x46>
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 800164a:	b2db      	uxtb	r3, r3
 800164c:	43da      	mvns	r2, r3
 800164e:	490f      	ldr	r1, [pc, #60]	; (800168c <MCM_Trig_Functions+0x98>)
 8001650:	b2d2      	uxtb	r2, r2
 8001652:	0052      	lsls	r2, r2, #1
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001654:	005b      	lsls	r3, r3, #1
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001656:	5e52      	ldrsh	r2, [r2, r1]
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001658:	5a59      	ldrh	r1, [r3, r1]
 800165a:	4249      	negs	r1, r1
 800165c:	b209      	sxth	r1, r1
      break;
 800165e:	e7ec      	b.n	800163a <MCM_Trig_Functions+0x46>
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8001660:	b2db      	uxtb	r3, r3
 8001662:	005a      	lsls	r2, r3, #1
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001664:	43db      	mvns	r3, r3
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8001666:	4909      	ldr	r1, [pc, #36]	; (800168c <MCM_Trig_Functions+0x98>)
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001668:	b2db      	uxtb	r3, r3
 800166a:	005b      	lsls	r3, r3, #1
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 800166c:	5e52      	ldrsh	r2, [r2, r1]
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 800166e:	5e59      	ldrsh	r1, [r3, r1]
      break;
 8001670:	e7e3      	b.n	800163a <MCM_Trig_Functions+0x46>
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001672:	b2db      	uxtb	r3, r3
 8001674:	005a      	lsls	r2, r3, #1
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001676:	43db      	mvns	r3, r3
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001678:	4904      	ldr	r1, [pc, #16]	; (800168c <MCM_Trig_Functions+0x98>)
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 800167a:	b2db      	uxtb	r3, r3
 800167c:	005b      	lsls	r3, r3, #1
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 800167e:	5a52      	ldrh	r2, [r2, r1]
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001680:	5a59      	ldrh	r1, [r3, r1]
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001682:	4252      	negs	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001684:	4249      	negs	r1, r1
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001686:	b212      	sxth	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001688:	b209      	sxth	r1, r1
      break;
 800168a:	e7d6      	b.n	800163a <MCM_Trig_Functions+0x46>
 800168c:	08006838 	.word	0x08006838

08001690 <MCM_Park>:
{
 8001690:	b570      	push	{r4, r5, r6, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	9001      	str	r0, [sp, #4]
 8001696:	b205      	sxth	r5, r0
 8001698:	1404      	asrs	r4, r0, #16
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 800169a:	0008      	movs	r0, r1
 800169c:	f7ff ffaa 	bl	80015f4 <MCM_Trig_Functions>
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 80016a0:	b201      	sxth	r1, r0
  q_tmp_2 = Input.beta * ((int32_t)Local_Vector_Components.hSin);
 80016a2:	1403      	asrs	r3, r0, #16
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 80016a4:	000a      	movs	r2, r1
  q_tmp_2 = Input.beta * ((int32_t)Local_Vector_Components.hSin);
 80016a6:	0018      	movs	r0, r3
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 80016a8:	436a      	muls	r2, r5
  q_tmp_2 = Input.beta * ((int32_t)Local_Vector_Components.hSin);
 80016aa:	4360      	muls	r0, r4
  wqd_tmp = (q_tmp_1 - q_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80016ac:	1a12      	subs	r2, r2, r0
  if (wqd_tmp > INT16_MAX)
 80016ae:	2080      	movs	r0, #128	; 0x80
  wqd_tmp = (q_tmp_1 - q_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80016b0:	13d2      	asrs	r2, r2, #15
  if (wqd_tmp > INT16_MAX)
 80016b2:	0200      	lsls	r0, r0, #8
 80016b4:	4282      	cmp	r2, r0
 80016b6:	da12      	bge.n	80016de <MCM_Park+0x4e>
  else if (wqd_tmp < (-32768))
 80016b8:	481a      	ldr	r0, [pc, #104]	; (8001724 <MCM_Park+0x94>)
 80016ba:	4282      	cmp	r2, r0
 80016bc:	da24      	bge.n	8001708 <MCM_Park+0x78>
  if (wqd_tmp > INT16_MAX)
 80016be:	2280      	movs	r2, #128	; 0x80
  d_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hSin);
 80016c0:	436b      	muls	r3, r5
  d_tmp_2 = Input.beta * ((int32_t )Local_Vector_Components.hCos);
 80016c2:	4361      	muls	r1, r4
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80016c4:	185b      	adds	r3, r3, r1
 80016c6:	4818      	ldr	r0, [pc, #96]	; (8001728 <MCM_Park+0x98>)
 80016c8:	13db      	asrs	r3, r3, #15
  if (wqd_tmp > INT16_MAX)
 80016ca:	0212      	lsls	r2, r2, #8
 80016cc:	4293      	cmp	r3, r2
 80016ce:	db0f      	blt.n	80016f0 <MCM_Park+0x60>
 80016d0:	4b16      	ldr	r3, [pc, #88]	; (800172c <MCM_Park+0x9c>)
  return (Output);
 80016d2:	0400      	lsls	r0, r0, #16
 80016d4:	041b      	lsls	r3, r3, #16
 80016d6:	0c00      	lsrs	r0, r0, #16
 80016d8:	4318      	orrs	r0, r3
}
 80016da:	b004      	add	sp, #16
 80016dc:	bd70      	pop	{r4, r5, r6, pc}
 80016de:	4813      	ldr	r0, [pc, #76]	; (800172c <MCM_Park+0x9c>)
  if (wqd_tmp > INT16_MAX)
 80016e0:	2280      	movs	r2, #128	; 0x80
  d_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hSin);
 80016e2:	436b      	muls	r3, r5
  d_tmp_2 = Input.beta * ((int32_t )Local_Vector_Components.hCos);
 80016e4:	4361      	muls	r1, r4
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80016e6:	185b      	adds	r3, r3, r1
 80016e8:	13db      	asrs	r3, r3, #15
  if (wqd_tmp > INT16_MAX)
 80016ea:	0212      	lsls	r2, r2, #8
 80016ec:	4293      	cmp	r3, r2
 80016ee:	daef      	bge.n	80016d0 <MCM_Park+0x40>
  else if (wqd_tmp < (-32768))
 80016f0:	4a0c      	ldr	r2, [pc, #48]	; (8001724 <MCM_Park+0x94>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	da01      	bge.n	80016fa <MCM_Park+0x6a>
 80016f6:	4b0c      	ldr	r3, [pc, #48]	; (8001728 <MCM_Park+0x98>)
 80016f8:	e7eb      	b.n	80016d2 <MCM_Park+0x42>
    hqd_tmp = ((int16_t)wqd_tmp);
 80016fa:	490b      	ldr	r1, [pc, #44]	; (8001728 <MCM_Park+0x98>)
 80016fc:	1c1a      	adds	r2, r3, #0
 80016fe:	b21b      	sxth	r3, r3
 8001700:	428b      	cmp	r3, r1
 8001702:	db0b      	blt.n	800171c <MCM_Park+0x8c>
 8001704:	b213      	sxth	r3, r2
 8001706:	e7e4      	b.n	80016d2 <MCM_Park+0x42>
    hqd_tmp = ((int16_t)wqd_tmp);
 8001708:	4e07      	ldr	r6, [pc, #28]	; (8001728 <MCM_Park+0x98>)
 800170a:	1c10      	adds	r0, r2, #0
 800170c:	b212      	sxth	r2, r2
 800170e:	42b2      	cmp	r2, r6
 8001710:	db01      	blt.n	8001716 <MCM_Park+0x86>
 8001712:	b200      	sxth	r0, r0
 8001714:	e7e4      	b.n	80016e0 <MCM_Park+0x50>
 8001716:	1c30      	adds	r0, r6, #0
 8001718:	b200      	sxth	r0, r0
 800171a:	e7e1      	b.n	80016e0 <MCM_Park+0x50>
 800171c:	1c0a      	adds	r2, r1, #0
 800171e:	b213      	sxth	r3, r2
 8001720:	e7d7      	b.n	80016d2 <MCM_Park+0x42>
 8001722:	46c0      	nop			; (mov r8, r8)
 8001724:	ffff8000 	.word	0xffff8000
 8001728:	ffff8001 	.word	0xffff8001
 800172c:	00007fff 	.word	0x00007fff

08001730 <MCM_Rev_Park>:
{
 8001730:	b530      	push	{r4, r5, lr}
 8001732:	b085      	sub	sp, #20
 8001734:	b205      	sxth	r5, r0
 8001736:	9001      	str	r0, [sp, #4]
 8001738:	1404      	asrs	r4, r0, #16
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 800173a:	0008      	movs	r0, r1
 800173c:	f7ff ff5a 	bl	80015f4 <MCM_Trig_Functions>
  alpha_tmp1 = Input.q * ((int32_t)Local_Vector_Components.hCos);
 8001740:	b202      	sxth	r2, r0
  alpha_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hSin);
 8001742:	1403      	asrs	r3, r0, #16
 8001744:	0019      	movs	r1, r3
  alpha_tmp1 = Input.q * ((int32_t)Local_Vector_Components.hCos);
 8001746:	0010      	movs	r0, r2
  alpha_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hSin);
 8001748:	4361      	muls	r1, r4
  alpha_tmp1 = Input.q * ((int32_t)Local_Vector_Components.hCos);
 800174a:	4368      	muls	r0, r5
  beta_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hCos);
 800174c:	4354      	muls	r4, r2
  beta_tmp1 = Input.q * ((int32_t)Local_Vector_Components.hSin);
 800174e:	436b      	muls	r3, r5
  Output.alpha = (int16_t)(((alpha_tmp1) + (alpha_tmp2)) >> 15);
 8001750:	1840      	adds	r0, r0, r1
  Output.beta = (int16_t)((beta_tmp2 - beta_tmp1) >> 15);
 8001752:	1ae4      	subs	r4, r4, r3
 8001754:	13e4      	asrs	r4, r4, #15
  return (Output);
 8001756:	0040      	lsls	r0, r0, #1
 8001758:	0424      	lsls	r4, r4, #16
 800175a:	0c00      	lsrs	r0, r0, #16
 800175c:	4320      	orrs	r0, r4
}
 800175e:	b005      	add	sp, #20
 8001760:	bd30      	pop	{r4, r5, pc}
 8001762:	46c0      	nop			; (mov r8, r8)

08001764 <FOC_Clear>:

  ab_t NULL_ab = {((int16_t)0), ((int16_t)0)};
  qd_t NULL_qd = {((int16_t)0), ((int16_t)0)};
  alphabeta_t NULL_alphabeta = {((int16_t)0), ((int16_t)0)};

  FOCVars[bMotor].Iab = NULL_ab;
 8001764:	2126      	movs	r1, #38	; 0x26
 8001766:	2200      	movs	r2, #0
 8001768:	4341      	muls	r1, r0
 800176a:	4b12      	ldr	r3, [pc, #72]	; (80017b4 <FOC_Clear+0x50>)
{
 800176c:	b510      	push	{r4, lr}
  FOCVars[bMotor].Iab = NULL_ab;
 800176e:	52ca      	strh	r2, [r1, r3]
 8001770:	185b      	adds	r3, r3, r1
 8001772:	805a      	strh	r2, [r3, #2]
  FOCVars[bMotor].Ialphabeta = NULL_alphabeta;
 8001774:	809a      	strh	r2, [r3, #4]
 8001776:	80da      	strh	r2, [r3, #6]
  FOCVars[bMotor].Iqd = NULL_qd;
 8001778:	819a      	strh	r2, [r3, #12]
 800177a:	81da      	strh	r2, [r3, #14]
    FOCVars[bMotor].Iqdref = NULL_qd;
 800177c:	821a      	strh	r2, [r3, #16]
 800177e:	825a      	strh	r2, [r3, #18]
  FOCVars[bMotor].hTeref = (int16_t)0;
 8001780:	83da      	strh	r2, [r3, #30]
  FOCVars[bMotor].Vqd = NULL_qd;
 8001782:	82da      	strh	r2, [r3, #22]
 8001784:	831a      	strh	r2, [r3, #24]
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
 8001786:	835a      	strh	r2, [r3, #26]
 8001788:	839a      	strh	r2, [r3, #28]
  FOCVars[bMotor].hElAngle = (int16_t)0;
 800178a:	841a      	strh	r2, [r3, #32]

  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 800178c:	4b0a      	ldr	r3, [pc, #40]	; (80017b8 <FOC_Clear+0x54>)
 800178e:	0084      	lsls	r4, r0, #2
 8001790:	58e0      	ldr	r0, [r4, r3]
 8001792:	2100      	movs	r1, #0
 8001794:	f003 fc0e 	bl	8004fb4 <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], ((int32_t)0));
 8001798:	4b08      	ldr	r3, [pc, #32]	; (80017bc <FOC_Clear+0x58>)
 800179a:	2100      	movs	r1, #0
 800179c:	58e0      	ldr	r0, [r4, r3]
 800179e:	f003 fc09 	bl	8004fb4 <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 80017a2:	4b07      	ldr	r3, [pc, #28]	; (80017c0 <FOC_Clear+0x5c>)
 80017a4:	58e0      	ldr	r0, [r4, r3]
 80017a6:	f004 faa3 	bl	8005cf0 <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 80017aa:	4b06      	ldr	r3, [pc, #24]	; (80017c4 <FOC_Clear+0x60>)
 80017ac:	58e0      	ldr	r0, [r4, r3]
 80017ae:	f000 ff1b 	bl	80025e8 <PWMC_SwitchOffPWM>

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 80017b2:	bd10      	pop	{r4, pc}
 80017b4:	200006ac 	.word	0x200006ac
 80017b8:	200003c8 	.word	0x200003c8
 80017bc:	200003c4 	.word	0x200003c4
 80017c0:	200003cc 	.word	0x200003cc
 80017c4:	200006e0 	.word	0x200006e0

080017c8 <MCboot>:
{
 80017c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017ca:	46ce      	mov	lr, r9
 80017cc:	4647      	mov	r7, r8
 80017ce:	b580      	push	{r7, lr}
 80017d0:	0004      	movs	r4, r0
 80017d2:	b085      	sub	sp, #20
  if (MC_NULL == pMCIList)
 80017d4:	2800      	cmp	r0, #0
 80017d6:	d068      	beq.n	80018aa <MCboot+0xe2>
    bMCBootCompleted = (uint8_t )0;
 80017d8:	2300      	movs	r3, #0
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 80017da:	4d36      	ldr	r5, [pc, #216]	; (80018b4 <MCboot+0xec>)
 80017dc:	4836      	ldr	r0, [pc, #216]	; (80018b8 <MCboot+0xf0>)
    bMCBootCompleted = (uint8_t )0;
 80017de:	4a37      	ldr	r2, [pc, #220]	; (80018bc <MCboot+0xf4>)
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 80017e0:	6028      	str	r0, [r5, #0]
    bMCBootCompleted = (uint8_t )0;
 80017e2:	4690      	mov	r8, r2
 80017e4:	7013      	strb	r3, [r2, #0]
    R3_1_Init(&PWM_Handle_M1);
 80017e6:	f003 fccd 	bl	8005184 <R3_1_Init>
    ASPEP_start(&aspepOverUartA);
 80017ea:	4835      	ldr	r0, [pc, #212]	; (80018c0 <MCboot+0xf8>)
 80017ec:	f7ff f860 	bl	80008b0 <ASPEP_start>
    PID_HandleInit(&PIDSpeedHandle_M1);
 80017f0:	4f34      	ldr	r7, [pc, #208]	; (80018c4 <MCboot+0xfc>)
 80017f2:	0038      	movs	r0, r7
 80017f4:	f003 fbca 	bl	8004f8c <PID_HandleInit>
    STO_PLL_Init (&STO_PLL_M1);
 80017f8:	4b33      	ldr	r3, [pc, #204]	; (80018c8 <MCboot+0x100>)
 80017fa:	4699      	mov	r9, r3
 80017fc:	0018      	movs	r0, r3
 80017fe:	f004 fd49 	bl	8006294 <STO_PLL_Init>
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 8001802:	4e32      	ldr	r6, [pc, #200]	; (80018cc <MCboot+0x104>)
 8001804:	464a      	mov	r2, r9
 8001806:	0039      	movs	r1, r7
 8001808:	6830      	ldr	r0, [r6, #0]
 800180a:	f004 fa5b 	bl	8005cc4 <STC_Init>
    VSS_Init(&VirtualSpeedSensorM1);
 800180e:	4f30      	ldr	r7, [pc, #192]	; (80018d0 <MCboot+0x108>)
 8001810:	0038      	movs	r0, r7
 8001812:	f004 fe23 	bl	800645c <VSS_Init>
    RUC_Init(&RevUpControlM1, pSTC[M1], &VirtualSpeedSensorM1, &STO_M1, pwmcHandle[M1]);
 8001816:	682a      	ldr	r2, [r5, #0]
 8001818:	6831      	ldr	r1, [r6, #0]
 800181a:	4b2e      	ldr	r3, [pc, #184]	; (80018d4 <MCboot+0x10c>)
 800181c:	482e      	ldr	r0, [pc, #184]	; (80018d8 <MCboot+0x110>)
 800181e:	9200      	str	r2, [sp, #0]
 8001820:	003a      	movs	r2, r7
 8001822:	f004 f94d 	bl	8005ac0 <RUC_Init>
    PID_HandleInit(&PIDIqHandle_M1);
 8001826:	482d      	ldr	r0, [pc, #180]	; (80018dc <MCboot+0x114>)
 8001828:	f003 fbb0 	bl	8004f8c <PID_HandleInit>
    PID_HandleInit(&PIDIdHandle_M1);
 800182c:	482c      	ldr	r0, [pc, #176]	; (80018e0 <MCboot+0x118>)
 800182e:	f003 fbad 	bl	8004f8c <PID_HandleInit>
    (void)RCM_RegisterRegConv(&VbusRegConv_M1);
 8001832:	482c      	ldr	r0, [pc, #176]	; (80018e4 <MCboot+0x11c>)
 8001834:	f001 fb16 	bl	8002e64 <RCM_RegisterRegConv>
    RVBS_Init(&BusVoltageSensor_M1);
 8001838:	4f2b      	ldr	r7, [pc, #172]	; (80018e8 <MCboot+0x120>)
 800183a:	0038      	movs	r0, r7
 800183c:	f004 f85a 	bl	80058f4 <RVBS_Init>
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8001840:	4b2a      	ldr	r3, [pc, #168]	; (80018ec <MCboot+0x124>)
    NTC_Init(&TempSensor_M1);
 8001842:	482b      	ldr	r0, [pc, #172]	; (80018f0 <MCboot+0x128>)
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	60df      	str	r7, [r3, #12]
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 8001848:	4f2a      	ldr	r7, [pc, #168]	; (80018f4 <MCboot+0x12c>)
 800184a:	609f      	str	r7, [r3, #8]
    NTC_Init(&TempSensor_M1);
 800184c:	f003 fb82 	bl	8004f54 <NTC_Init>
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 8001850:	4b29      	ldr	r3, [pc, #164]	; (80018f8 <MCboot+0x130>)
 8001852:	482a      	ldr	r0, [pc, #168]	; (80018fc <MCboot+0x134>)
 8001854:	6018      	str	r0, [r3, #0]
    REMNG_Init(pREMNG[M1]);
 8001856:	f004 f8ab 	bl	80059b0 <REMNG_Init>
    FOC_Clear(M1);
 800185a:	2000      	movs	r0, #0
 800185c:	f7ff ff82 	bl	8001764 <FOC_Clear>
    FOCVars[M1].bDriveInput = EXTERNAL;
 8001860:	2301      	movs	r3, #1
 8001862:	4699      	mov	r9, r3
 8001864:	464a      	mov	r2, r9
 8001866:	3323      	adds	r3, #35	; 0x23
 8001868:	54fa      	strb	r2, [r7, r3]
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 800186a:	6830      	ldr	r0, [r6, #0]
 800186c:	f004 faca 	bl	8005e04 <STC_GetDefaultIqdref>
 8001870:	6138      	str	r0, [r7, #16]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8001872:	6830      	ldr	r0, [r6, #0]
 8001874:	f004 fac6 	bl	8005e04 <STC_GetDefaultIqdref>
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 8001878:	682b      	ldr	r3, [r5, #0]
 800187a:	4d21      	ldr	r5, [pc, #132]	; (8001900 <MCboot+0x138>)
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 800187c:	0c00      	lsrs	r0, r0, #16
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 800187e:	003a      	movs	r2, r7
 8001880:	6831      	ldr	r1, [r6, #0]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8001882:	82b8      	strh	r0, [r7, #20]
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 8001884:	0028      	movs	r0, r5
 8001886:	f7ff fd4f 	bl	8001328 <MCI_Init>
   Mci[M1].pScale = &scaleParams_M1;
 800188a:	4b1e      	ldr	r3, [pc, #120]	; (8001904 <MCboot+0x13c>)
    MCI_ExecSpeedRamp(&Mci[M1],
 800188c:	6830      	ldr	r0, [r6, #0]
   Mci[M1].pScale = &scaleParams_M1;
 800188e:	61ab      	str	r3, [r5, #24]
    MCI_ExecSpeedRamp(&Mci[M1],
 8001890:	f004 fab4 	bl	8005dfc <STC_GetMecSpeedRefUnitDefault>
 8001894:	2200      	movs	r2, #0
 8001896:	0001      	movs	r1, r0
 8001898:	0028      	movs	r0, r5
 800189a:	f7ff fd53 	bl	8001344 <MCI_ExecSpeedRamp>
    pMCIList[M1] = &Mci[M1];
 800189e:	6025      	str	r5, [r4, #0]
    MC_APP_BootHook();
 80018a0:	f7ff fd3e 	bl	8001320 <MC_APP_BootHook>
    bMCBootCompleted = 1U;
 80018a4:	4643      	mov	r3, r8
 80018a6:	464a      	mov	r2, r9
 80018a8:	701a      	strb	r2, [r3, #0]
}
 80018aa:	b005      	add	sp, #20
 80018ac:	bcc0      	pop	{r6, r7}
 80018ae:	46b9      	mov	r9, r7
 80018b0:	46b0      	mov	r8, r6
 80018b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018b4:	200006e0 	.word	0x200006e0
 80018b8:	200000b4 	.word	0x200000b4
 80018bc:	200006d2 	.word	0x200006d2
 80018c0:	2000040c 	.word	0x2000040c
 80018c4:	20000078 	.word	0x20000078
 80018c8:	20000200 	.word	0x20000200
 80018cc:	200003cc 	.word	0x200003cc
 80018d0:	20000388 	.word	0x20000388
 80018d4:	200001ec 	.word	0x200001ec
 80018d8:	20000174 	.word	0x20000174
 80018dc:	2000004c 	.word	0x2000004c
 80018e0:	20000020 	.word	0x20000020
 80018e4:	20000378 	.word	0x20000378
 80018e8:	20000000 	.word	0x20000000
 80018ec:	200003c0 	.word	0x200003c0
 80018f0:	2000035c 	.word	0x2000035c
 80018f4:	200006ac 	.word	0x200006ac
 80018f8:	200006dc 	.word	0x200006dc
 80018fc:	2000015c 	.word	0x2000015c
 8001900:	20000670 	.word	0x20000670
 8001904:	200003d8 	.word	0x200003d8

08001908 <FOC_InitAdditionalMethods>:
    {
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
    }
}
 8001908:	4770      	bx	lr
 800190a:	46c0      	nop			; (mov r8, r8)

0800190c <FOC_CalcCurrRef>:
{

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if (INTERNAL == FOCVars[bMotor].bDriveInput)
 800190c:	2326      	movs	r3, #38	; 0x26
 800190e:	4343      	muls	r3, r0
{
 8001910:	b510      	push	{r4, lr}
  if (INTERNAL == FOCVars[bMotor].bDriveInput)
 8001912:	4c08      	ldr	r4, [pc, #32]	; (8001934 <FOC_CalcCurrRef+0x28>)
 8001914:	18e4      	adds	r4, r4, r3
 8001916:	0023      	movs	r3, r4
 8001918:	3324      	adds	r3, #36	; 0x24
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d000      	beq.n	8001922 <FOC_CalcCurrRef+0x16>
    /* Nothing to do */
  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 8001920:	bd10      	pop	{r4, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 8001922:	4b05      	ldr	r3, [pc, #20]	; (8001938 <FOC_CalcCurrRef+0x2c>)
 8001924:	0080      	lsls	r0, r0, #2
 8001926:	58c0      	ldr	r0, [r0, r3]
 8001928:	f004 fa3e 	bl	8005da8 <STC_CalcTorqueReference>
 800192c:	83e0      	strh	r0, [r4, #30]
    FOCVars[bMotor].Iqdref.q = FOCVars[bMotor].hTeref;
 800192e:	8220      	strh	r0, [r4, #16]
}
 8001930:	e7f6      	b.n	8001920 <FOC_CalcCurrRef+0x14>
 8001932:	46c0      	nop			; (mov r8, r8)
 8001934:	200006ac 	.word	0x200006ac
 8001938:	200003cc 	.word	0x200003cc

0800193c <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 800193c:	4b01      	ldr	r3, [pc, #4]	; (8001944 <TSK_SetChargeBootCapDelayM1+0x8>)
 800193e:	8018      	strh	r0, [r3, #0]
}
 8001940:	4770      	bx	lr
 8001942:	46c0      	nop			; (mov r8, r8)
 8001944:	200006d4 	.word	0x200006d4

08001948 <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise.
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hBootCapDelayCounterM1)
 8001948:	4b02      	ldr	r3, [pc, #8]	; (8001954 <TSK_ChargeBootCapDelayHasElapsedM1+0xc>)
 800194a:	8818      	ldrh	r0, [r3, #0]
 800194c:	4243      	negs	r3, r0
 800194e:	4158      	adcs	r0, r3
  {
    retVal = true;
  }
  return (retVal);
 8001950:	b2c0      	uxtb	r0, r0
}
 8001952:	4770      	bx	lr
 8001954:	200006d4 	.word	0x200006d4

08001958 <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 8001958:	4b01      	ldr	r3, [pc, #4]	; (8001960 <TSK_SetStopPermanencyTimeM1+0x8>)
 800195a:	8018      	strh	r0, [r3, #0]
}
 800195c:	4770      	bx	lr
 800195e:	46c0      	nop			; (mov r8, r8)
 8001960:	200006d8 	.word	0x200006d8

08001964 <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise.
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hStopPermanencyCounterM1)
 8001964:	4b02      	ldr	r3, [pc, #8]	; (8001970 <TSK_StopPermanencyTimeHasElapsedM1+0xc>)
 8001966:	8818      	ldrh	r0, [r3, #0]
 8001968:	4243      	negs	r3, r0
 800196a:	4158      	adcs	r0, r3
  {
    retVal = true;
  }
  return (retVal);
 800196c:	b2c0      	uxtb	r0, r0
}
 800196e:	4770      	bx	lr
 8001970:	200006d8 	.word	0x200006d8

08001974 <TSK_MediumFrequencyTaskM1>:
{
 8001974:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001976:	b083      	sub	sp, #12
  int16_t wAux = 0;
 8001978:	2300      	movs	r3, #0
 800197a:	466a      	mov	r2, sp
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 800197c:	4faa      	ldr	r7, [pc, #680]	; (8001c28 <TSK_MediumFrequencyTaskM1+0x2b4>)
 800197e:	4669      	mov	r1, sp
 8001980:	0038      	movs	r0, r7
  int16_t wAux = 0;
 8001982:	8013      	strh	r3, [r2, #0]
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 8001984:	f004 fb66 	bl	8006054 <STO_PLL_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower(pMPM[M1]);
 8001988:	4ea8      	ldr	r6, [pc, #672]	; (8001c2c <TSK_MediumFrequencyTaskM1+0x2b8>)
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 800198a:	0005      	movs	r5, r0
  PQD_CalcElMotorPower(pMPM[M1]);
 800198c:	6830      	ldr	r0, [r6, #0]
 800198e:	f003 fb5b 	bl	8005048 <PQD_CalcElMotorPower>
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8001992:	4ca7      	ldr	r4, [pc, #668]	; (8001c30 <TSK_MediumFrequencyTaskM1+0x2bc>)
 8001994:	0020      	movs	r0, r4
 8001996:	f7ff fd31 	bl	80013fc <MCI_GetCurrentFaults>
 800199a:	2800      	cmp	r0, #0
 800199c:	d003      	beq.n	80019a6 <TSK_MediumFrequencyTaskM1+0x32>
    Mci[M1].State = FAULT_NOW;
 800199e:	230a      	movs	r3, #10
 80019a0:	77e3      	strb	r3, [r4, #31]
}
 80019a2:	b003      	add	sp, #12
 80019a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (MCI_GetOccurredFaults(&Mci[M1]) == MC_NO_FAULTS)
 80019a6:	0020      	movs	r0, r4
 80019a8:	f7ff fd26 	bl	80013f8 <MCI_GetOccurredFaults>
 80019ac:	2800      	cmp	r0, #0
 80019ae:	d106      	bne.n	80019be <TSK_MediumFrequencyTaskM1+0x4a>
      switch (Mci[M1].State)
 80019b0:	7fe3      	ldrb	r3, [r4, #31]
 80019b2:	2b13      	cmp	r3, #19
 80019b4:	d8f5      	bhi.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
 80019b6:	4a9f      	ldr	r2, [pc, #636]	; (8001c34 <TSK_MediumFrequencyTaskM1+0x2c0>)
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	58d3      	ldr	r3, [r2, r3]
 80019bc:	469f      	mov	pc, r3
      Mci[M1].State = FAULT_OVER;
 80019be:	230b      	movs	r3, #11
 80019c0:	77e3      	strb	r3, [r4, #31]
 80019c2:	e7ee      	b.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
          if (MCI_STOP == Mci[M1].DirectCommand)
 80019c4:	7fa3      	ldrb	r3, [r4, #30]
 80019c6:	2b05      	cmp	r3, #5
 80019c8:	d100      	bne.n	80019cc <TSK_MediumFrequencyTaskM1+0x58>
 80019ca:	e0d3      	b.n	8001b74 <TSK_MediumFrequencyTaskM1+0x200>
            if (! RUC_Exec(&RevUpControlM1))
 80019cc:	489a      	ldr	r0, [pc, #616]	; (8001c38 <TSK_MediumFrequencyTaskM1+0x2c4>)
 80019ce:	f004 f8ef 	bl	8005bb0 <RUC_Exec>
 80019d2:	2800      	cmp	r0, #0
 80019d4:	d000      	beq.n	80019d8 <TSK_MediumFrequencyTaskM1+0x64>
 80019d6:	e0e8      	b.n	8001baa <TSK_MediumFrequencyTaskM1+0x236>
              MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 80019d8:	2200      	movs	r2, #0
 80019da:	2110      	movs	r1, #16
 80019dc:	0020      	movs	r0, r4
 80019de:	f7ff fcc5 	bl	800136c <MCI_FaultProcessing>
 80019e2:	e7de      	b.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
          if (MCI_STOP == Mci[M1].DirectCommand)
 80019e4:	7fa3      	ldrb	r3, [r4, #30]
 80019e6:	2b05      	cmp	r3, #5
 80019e8:	d100      	bne.n	80019ec <TSK_MediumFrequencyTaskM1+0x78>
 80019ea:	e0c3      	b.n	8001b74 <TSK_MediumFrequencyTaskM1+0x200>
            if (PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC))
 80019ec:	4d93      	ldr	r5, [pc, #588]	; (8001c3c <TSK_MediumFrequencyTaskM1+0x2c8>)
 80019ee:	2101      	movs	r1, #1
 80019f0:	6828      	ldr	r0, [r5, #0]
 80019f2:	f000 fe01 	bl	80025f8 <PWMC_CurrentReadingCalibr>
 80019f6:	2800      	cmp	r0, #0
 80019f8:	d0d3      	beq.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
              if (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand)
 80019fa:	7fa3      	ldrb	r3, [r4, #30]
 80019fc:	2b03      	cmp	r3, #3
 80019fe:	d100      	bne.n	8001a02 <TSK_MediumFrequencyTaskM1+0x8e>
 8001a00:	e109      	b.n	8001c16 <TSK_MediumFrequencyTaskM1+0x2a2>
                R3_1_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8001a02:	6828      	ldr	r0, [r5, #0]
 8001a04:	2100      	movs	r1, #0
 8001a06:	f003 fd69 	bl	80054dc <R3_1_TurnOnLowSides>
                TSK_SetChargeBootCapDelayM1(M1_CHARGE_BOOT_CAP_TICKS);
 8001a0a:	2014      	movs	r0, #20
 8001a0c:	f7ff ff96 	bl	800193c <TSK_SetChargeBootCapDelayM1>
                Mci[M1].State = CHARGE_BOOT_CAP;
 8001a10:	2310      	movs	r3, #16
 8001a12:	77e3      	strb	r3, [r4, #31]
 8001a14:	e7c5      	b.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001a16:	7fa3      	ldrb	r3, [r4, #30]
 8001a18:	2b05      	cmp	r3, #5
 8001a1a:	d100      	bne.n	8001a1e <TSK_MediumFrequencyTaskM1+0xaa>
 8001a1c:	e0aa      	b.n	8001b74 <TSK_MediumFrequencyTaskM1+0x200>
            if (TSK_ChargeBootCapDelayHasElapsedM1())
 8001a1e:	f7ff ff93 	bl	8001948 <TSK_ChargeBootCapDelayHasElapsedM1>
 8001a22:	2800      	cmp	r0, #0
 8001a24:	d0bd      	beq.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
              R3_1_SwitchOffPWM(pwmcHandle[M1]);
 8001a26:	4d85      	ldr	r5, [pc, #532]	; (8001c3c <TSK_MediumFrequencyTaskM1+0x2c8>)
 8001a28:	6828      	ldr	r0, [r5, #0]
 8001a2a:	f003 fdfb 	bl	8005624 <R3_1_SwitchOffPWM>
              FOCVars[M1].bDriveInput = EXTERNAL;
 8001a2e:	2224      	movs	r2, #36	; 0x24
 8001a30:	2101      	movs	r1, #1
 8001a32:	4b83      	ldr	r3, [pc, #524]	; (8001c40 <TSK_MediumFrequencyTaskM1+0x2cc>)
 8001a34:	5499      	strb	r1, [r3, r2]
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001a36:	4b83      	ldr	r3, [pc, #524]	; (8001c44 <TSK_MediumFrequencyTaskM1+0x2d0>)
 8001a38:	4983      	ldr	r1, [pc, #524]	; (8001c48 <TSK_MediumFrequencyTaskM1+0x2d4>)
 8001a3a:	6818      	ldr	r0, [r3, #0]
 8001a3c:	f004 f954 	bl	8005ce8 <STC_SetSpeedSensor>
              STO_PLL_Clear(&STO_PLL_M1);
 8001a40:	0038      	movs	r0, r7
 8001a42:	f004 fbfd 	bl	8006240 <STO_PLL_Clear>
              FOC_Clear( M1 );
 8001a46:	2000      	movs	r0, #0
 8001a48:	f7ff fe8c 	bl	8001764 <FOC_Clear>
                Mci[M1].State = START;
 8001a4c:	2304      	movs	r3, #4
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8001a4e:	6828      	ldr	r0, [r5, #0]
                Mci[M1].State = START;
 8001a50:	77e3      	strb	r3, [r4, #31]
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8001a52:	f000 fdcd 	bl	80025f0 <PWMC_SwitchOnPWM>
 8001a56:	e7a4      	b.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
          if (TSK_StopPermanencyTimeHasElapsedM1())
 8001a58:	f7ff ff84 	bl	8001964 <TSK_StopPermanencyTimeHasElapsedM1>
 8001a5c:	2800      	cmp	r0, #0
 8001a5e:	d0a0      	beq.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
            STC_SetSpeedSensor(pSTC[M1], &VirtualSpeedSensorM1._Super);    /* Sensor-less */
 8001a60:	4b78      	ldr	r3, [pc, #480]	; (8001c44 <TSK_MediumFrequencyTaskM1+0x2d0>)
 8001a62:	4d79      	ldr	r5, [pc, #484]	; (8001c48 <TSK_MediumFrequencyTaskM1+0x2d4>)
 8001a64:	6818      	ldr	r0, [r3, #0]
 8001a66:	0029      	movs	r1, r5
 8001a68:	f004 f93e 	bl	8005ce8 <STC_SetSpeedSensor>
            VSS_Clear(&VirtualSpeedSensorM1); /* Reset measured speed in IDLE */
 8001a6c:	0028      	movs	r0, r5
 8001a6e:	f004 fce7 	bl	8006440 <VSS_Clear>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8001a72:	2300      	movs	r3, #0
 8001a74:	83e3      	strh	r3, [r4, #30]
 8001a76:	e794      	b.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001a78:	7fa3      	ldrb	r3, [r4, #30]
 8001a7a:	2b05      	cmp	r3, #5
 8001a7c:	d07a      	beq.n	8001b74 <TSK_MediumFrequencyTaskM1+0x200>
            MCI_ExecBufferedCommands(&Mci[M1]);
 8001a7e:	0020      	movs	r0, r4
 8001a80:	f7ff fc7c 	bl	800137c <MCI_ExecBufferedCommands>
              FOC_CalcCurrRef(M1);
 8001a84:	2000      	movs	r0, #0
 8001a86:	f7ff ff41 	bl	800190c <FOC_CalcCurrRef>
              if(!IsSpeedReliable)
 8001a8a:	2d00      	cmp	r5, #0
 8001a8c:	d000      	beq.n	8001a90 <TSK_MediumFrequencyTaskM1+0x11c>
 8001a8e:	e788      	b.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
                MCI_FaultProcessing(&Mci[M1], MC_SPEED_FDBK, 0);
 8001a90:	2200      	movs	r2, #0
 8001a92:	2120      	movs	r1, #32
 8001a94:	0020      	movs	r0, r4
 8001a96:	f7ff fc69 	bl	800136c <MCI_FaultProcessing>
 8001a9a:	e782      	b.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001a9c:	7fa3      	ldrb	r3, [r4, #30]
 8001a9e:	2b05      	cmp	r3, #5
 8001aa0:	d068      	beq.n	8001b74 <TSK_MediumFrequencyTaskM1+0x200>
            if(! RUC_Exec(&RevUpControlM1))
 8001aa2:	4d65      	ldr	r5, [pc, #404]	; (8001c38 <TSK_MediumFrequencyTaskM1+0x2c4>)
 8001aa4:	0028      	movs	r0, r5
 8001aa6:	f004 f883 	bl	8005bb0 <RUC_Exec>
 8001aaa:	2800      	cmp	r0, #0
 8001aac:	d173      	bne.n	8001b96 <TSK_MediumFrequencyTaskM1+0x222>
              MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 8001aae:	2200      	movs	r2, #0
 8001ab0:	2110      	movs	r1, #16
 8001ab2:	0020      	movs	r0, r4
 8001ab4:	f7ff fc5a 	bl	800136c <MCI_FaultProcessing>
            (void)VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 8001ab8:	466b      	mov	r3, sp
 8001aba:	4e63      	ldr	r6, [pc, #396]	; (8001c48 <TSK_MediumFrequencyTaskM1+0x2d4>)
 8001abc:	1c99      	adds	r1, r3, #2
 8001abe:	0030      	movs	r0, r6
 8001ac0:	f004 fd28 	bl	8006514 <VSS_CalcAvrgMecSpeedUnit>
            if (true == RUC_FirstAccelerationStageReached(&RevUpControlM1))
 8001ac4:	0028      	movs	r0, r5
 8001ac6:	f004 f8a7 	bl	8005c18 <RUC_FirstAccelerationStageReached>
 8001aca:	2800      	cmp	r0, #0
 8001acc:	d100      	bne.n	8001ad0 <TSK_MediumFrequencyTaskM1+0x15c>
 8001ace:	e768      	b.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
              ObserverConverged = STO_PLL_IsObserverConverged(&STO_PLL_M1, &hForcedMecSpeedUnit);
 8001ad0:	466b      	mov	r3, sp
 8001ad2:	0038      	movs	r0, r7
 8001ad4:	1c99      	adds	r1, r3, #2
 8001ad6:	f004 fc17 	bl	8006308 <STO_PLL_IsObserverConverged>
 8001ada:	0005      	movs	r5, r0
              STO_SetDirection(&STO_PLL_M1, (int8_t)MCI_GetImposedMotorDirection(&Mci[M1]));
 8001adc:	0020      	movs	r0, r4
 8001ade:	f7ff fcfb 	bl	80014d8 <MCI_GetImposedMotorDirection>
 8001ae2:	b241      	sxtb	r1, r0
 8001ae4:	0038      	movs	r0, r7
 8001ae6:	f004 fca7 	bl	8006438 <STO_SetDirection>
              (void)VSS_SetStartTransition(&VirtualSpeedSensorM1, ObserverConverged);
 8001aea:	0029      	movs	r1, r5
 8001aec:	0030      	movs	r0, r6
 8001aee:	f004 fdaf 	bl	8006650 <VSS_SetStartTransition>
            if (ObserverConverged)
 8001af2:	2d00      	cmp	r5, #0
 8001af4:	d100      	bne.n	8001af8 <TSK_MediumFrequencyTaskM1+0x184>
 8001af6:	e754      	b.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 8001af8:	0038      	movs	r0, r7
 8001afa:	f004 f89b 	bl	8005c34 <SPD_GetElAngle>
 8001afe:	4d50      	ldr	r5, [pc, #320]	; (8001c40 <TSK_MediumFrequencyTaskM1+0x2cc>)
 8001b00:	0001      	movs	r1, r0
 8001b02:	6868      	ldr	r0, [r5, #4]
 8001b04:	f7ff fdc4 	bl	8001690 <MCM_Park>
              REMNG_Init(pREMNG[M1]);
 8001b08:	4e50      	ldr	r6, [pc, #320]	; (8001c4c <TSK_MediumFrequencyTaskM1+0x2d8>)
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 8001b0a:	9001      	str	r0, [sp, #4]
              REMNG_Init(pREMNG[M1]);
 8001b0c:	6830      	ldr	r0, [r6, #0]
 8001b0e:	f003 ff4f 	bl	80059b0 <REMNG_Init>
              (void)REMNG_ExecRamp(pREMNG[M1], FOCVars[M1].Iqdref.q, 0);
 8001b12:	2310      	movs	r3, #16
 8001b14:	5ee9      	ldrsh	r1, [r5, r3]
 8001b16:	2200      	movs	r2, #0
 8001b18:	6830      	ldr	r0, [r6, #0]
 8001b1a:	f003 ff8b 	bl	8005a34 <REMNG_ExecRamp>
              (void)REMNG_ExecRamp(pREMNG[M1], StatorCurrent.q, TRANSITION_DURATION);
 8001b1e:	ab01      	add	r3, sp, #4
 8001b20:	2100      	movs	r1, #0
 8001b22:	5e59      	ldrsh	r1, [r3, r1]
 8001b24:	2219      	movs	r2, #25
 8001b26:	6830      	ldr	r0, [r6, #0]
 8001b28:	f003 ff84 	bl	8005a34 <REMNG_ExecRamp>
              Mci[M1].State = SWITCH_OVER;
 8001b2c:	2313      	movs	r3, #19
 8001b2e:	77e3      	strb	r3, [r4, #31]
 8001b30:	e737      	b.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
          if ((MCI_START == Mci[M1].DirectCommand) || (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand))
 8001b32:	2302      	movs	r3, #2
 8001b34:	7fa5      	ldrb	r5, [r4, #30]
 8001b36:	439d      	bics	r5, r3
 8001b38:	2d01      	cmp	r5, #1
 8001b3a:	d000      	beq.n	8001b3e <TSK_MediumFrequencyTaskM1+0x1ca>
 8001b3c:	e731      	b.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
              RUC_Clear(&RevUpControlM1, MCI_GetImposedMotorDirection(&Mci[M1]));
 8001b3e:	0020      	movs	r0, r4
 8001b40:	f7ff fcca 	bl	80014d8 <MCI_GetImposedMotorDirection>
 8001b44:	4b3c      	ldr	r3, [pc, #240]	; (8001c38 <TSK_MediumFrequencyTaskM1+0x2c4>)
 8001b46:	0001      	movs	r1, r0
 8001b48:	0018      	movs	r0, r3
 8001b4a:	f003 fff3 	bl	8005b34 <RUC_Clear>
            if (pwmcHandle[M1]->offsetCalibStatus == false)
 8001b4e:	2381      	movs	r3, #129	; 0x81
 8001b50:	4e3a      	ldr	r6, [pc, #232]	; (8001c3c <TSK_MediumFrequencyTaskM1+0x2c8>)
 8001b52:	6830      	ldr	r0, [r6, #0]
 8001b54:	5cc3      	ldrb	r3, [r0, r3]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d156      	bne.n	8001c08 <TSK_MediumFrequencyTaskM1+0x294>
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_START);
 8001b5a:	2100      	movs	r1, #0
 8001b5c:	f000 fd4c 	bl	80025f8 <PWMC_CurrentReadingCalibr>
              Mci[M1].State = OFFSET_CALIB;
 8001b60:	2311      	movs	r3, #17
 8001b62:	77e3      	strb	r3, [r4, #31]
 8001b64:	e71d      	b.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
          if (MCI_ACK_FAULTS == Mci[M1].DirectCommand)
 8001b66:	7fa3      	ldrb	r3, [r4, #30]
 8001b68:	2b02      	cmp	r3, #2
 8001b6a:	d000      	beq.n	8001b6e <TSK_MediumFrequencyTaskM1+0x1fa>
 8001b6c:	e719      	b.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	83e3      	strh	r3, [r4, #30]
 8001b72:	e716      	b.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
    R3_1_SwitchOffPWM(pwmcHandle[motor]);
 8001b74:	4b31      	ldr	r3, [pc, #196]	; (8001c3c <TSK_MediumFrequencyTaskM1+0x2c8>)
 8001b76:	6818      	ldr	r0, [r3, #0]
 8001b78:	f003 fd54 	bl	8005624 <R3_1_SwitchOffPWM>
  FOC_Clear(motor);
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	f7ff fdf1 	bl	8001764 <FOC_Clear>
  PQD_Clear(pMPM[motor]);
 8001b82:	6830      	ldr	r0, [r6, #0]
 8001b84:	f003 fa7e 	bl	8005084 <PQD_Clear>
  TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 8001b88:	20c8      	movs	r0, #200	; 0xc8
 8001b8a:	0080      	lsls	r0, r0, #2
 8001b8c:	f7ff fee4 	bl	8001958 <TSK_SetStopPermanencyTimeM1>
  Mci[motor].State = STOP;
 8001b90:	2308      	movs	r3, #8
 8001b92:	77e3      	strb	r3, [r4, #31]
}
 8001b94:	e705      	b.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
              IqdRef.q = STC_CalcTorqueReference(pSTC[M1]);
 8001b96:	4b2b      	ldr	r3, [pc, #172]	; (8001c44 <TSK_MediumFrequencyTaskM1+0x2d0>)
 8001b98:	6818      	ldr	r0, [r3, #0]
 8001b9a:	f004 f905 	bl	8005da8 <STC_CalcTorqueReference>
              IqdRef.d = FOCVars[M1].UserIdref;
 8001b9e:	4b28      	ldr	r3, [pc, #160]	; (8001c40 <TSK_MediumFrequencyTaskM1+0x2cc>)
 8001ba0:	2114      	movs	r1, #20
 8001ba2:	5e5a      	ldrsh	r2, [r3, r1]
              FOCVars[M1].Iqdref = IqdRef;
 8001ba4:	8218      	strh	r0, [r3, #16]
 8001ba6:	825a      	strh	r2, [r3, #18]
 8001ba8:	e786      	b.n	8001ab8 <TSK_MediumFrequencyTaskM1+0x144>
              LoopClosed = VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 8001baa:	4d27      	ldr	r5, [pc, #156]	; (8001c48 <TSK_MediumFrequencyTaskM1+0x2d4>)
 8001bac:	a901      	add	r1, sp, #4
 8001bae:	0028      	movs	r0, r5
 8001bb0:	f004 fcb0 	bl	8006514 <VSS_CalcAvrgMecSpeedUnit>
 8001bb4:	0006      	movs	r6, r0
              tempBool = VSS_TransitionEnded(&VirtualSpeedSensorM1);
 8001bb6:	0028      	movs	r0, r5
 8001bb8:	f004 fd5a 	bl	8006670 <VSS_TransitionEnded>
              if (true ==  LoopClosed)
 8001bbc:	2e00      	cmp	r6, #0
 8001bbe:	d102      	bne.n	8001bc6 <TSK_MediumFrequencyTaskM1+0x252>
 8001bc0:	2800      	cmp	r0, #0
 8001bc2:	d100      	bne.n	8001bc6 <TSK_MediumFrequencyTaskM1+0x252>
 8001bc4:	e6ed      	b.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
                                    (((int32_t)FOCVars[M1].Iqdref.q * (int16_t)PID_GetKIDivisor(&PIDSpeedHandle_M1))
 8001bc6:	4b1e      	ldr	r3, [pc, #120]	; (8001c40 <TSK_MediumFrequencyTaskM1+0x2cc>)
 8001bc8:	4e21      	ldr	r6, [pc, #132]	; (8001c50 <TSK_MediumFrequencyTaskM1+0x2dc>)
 8001bca:	2510      	movs	r5, #16
 8001bcc:	5f5d      	ldrsh	r5, [r3, r5]
 8001bce:	0030      	movs	r0, r6
 8001bd0:	f003 f9f2 	bl	8004fb8 <PID_GetKIDivisor>
                PID_SetIntegralTerm(&PIDSpeedHandle_M1,
 8001bd4:	0029      	movs	r1, r5
                                    (((int32_t)FOCVars[M1].Iqdref.q * (int16_t)PID_GetKIDivisor(&PIDSpeedHandle_M1))
 8001bd6:	b200      	sxth	r0, r0
                PID_SetIntegralTerm(&PIDSpeedHandle_M1,
 8001bd8:	4341      	muls	r1, r0
 8001bda:	0030      	movs	r0, r6
 8001bdc:	f003 f9ea 	bl	8004fb4 <PID_SetIntegralTerm>
                STC_SetSpeedSensor(pSTC[M1], &STO_PLL_M1._Super); /* Observer has converged */
 8001be0:	4d18      	ldr	r5, [pc, #96]	; (8001c44 <TSK_MediumFrequencyTaskM1+0x2d0>)
 8001be2:	0039      	movs	r1, r7
 8001be4:	6828      	ldr	r0, [r5, #0]
 8001be6:	f004 f87f 	bl	8005ce8 <STC_SetSpeedSensor>
                FOC_InitAdditionalMethods(M1);
 8001bea:	2000      	movs	r0, #0
 8001bec:	f7ff fe8c 	bl	8001908 <FOC_InitAdditionalMethods>
                FOC_CalcCurrRef(M1);
 8001bf0:	2000      	movs	r0, #0
 8001bf2:	f7ff fe8b 	bl	800190c <FOC_CalcCurrRef>
                STC_ForceSpeedReferenceToCurrentSpeed(pSTC[M1]); /* Init the reference speed to current speed */
 8001bf6:	6828      	ldr	r0, [r5, #0]
 8001bf8:	f004 f90c 	bl	8005e14 <STC_ForceSpeedReferenceToCurrentSpeed>
                MCI_ExecBufferedCommands(&Mci[M1]); /* Exec the speed ramp after changing of the speed sensor */
 8001bfc:	0020      	movs	r0, r4
 8001bfe:	f7ff fbbd 	bl	800137c <MCI_ExecBufferedCommands>
                Mci[M1].State = RUN;
 8001c02:	2306      	movs	r3, #6
 8001c04:	77e3      	strb	r3, [r4, #31]
 8001c06:	e6cc      	b.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
              pwmcHandle[M1]->OffCalibrWaitTimeCounter = 1u;
 8001c08:	2360      	movs	r3, #96	; 0x60
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 8001c0a:	2101      	movs	r1, #1
              pwmcHandle[M1]->OffCalibrWaitTimeCounter = 1u;
 8001c0c:	52c5      	strh	r5, [r0, r3]
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 8001c0e:	f000 fcf3 	bl	80025f8 <PWMC_CurrentReadingCalibr>
              R3_1_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8001c12:	6830      	ldr	r0, [r6, #0]
 8001c14:	e6f6      	b.n	8001a04 <TSK_MediumFrequencyTaskM1+0x90>
                FOC_Clear(M1);
 8001c16:	2000      	movs	r0, #0
 8001c18:	f7ff fda4 	bl	8001764 <FOC_Clear>
                PQD_Clear(pMPM[M1]);
 8001c1c:	6830      	ldr	r0, [r6, #0]
 8001c1e:	f003 fa31 	bl	8005084 <PQD_Clear>
                Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8001c22:	2300      	movs	r3, #0
 8001c24:	83e3      	strh	r3, [r4, #30]
 8001c26:	e6bc      	b.n	80019a2 <TSK_MediumFrequencyTaskM1+0x2e>
 8001c28:	20000200 	.word	0x20000200
 8001c2c:	200003c0 	.word	0x200003c0
 8001c30:	20000670 	.word	0x20000670
 8001c34:	08006a98 	.word	0x08006a98
 8001c38:	20000174 	.word	0x20000174
 8001c3c:	200006e0 	.word	0x200006e0
 8001c40:	200006ac 	.word	0x200006ac
 8001c44:	200003cc 	.word	0x200003cc
 8001c48:	20000388 	.word	0x20000388
 8001c4c:	200006dc 	.word	0x200006dc
 8001c50:	20000078 	.word	0x20000078

08001c54 <MC_Scheduler>:
{
 8001c54:	b570      	push	{r4, r5, r6, lr}
  if (((uint8_t)1) == bMCBootCompleted)
 8001c56:	4b1f      	ldr	r3, [pc, #124]	; (8001cd4 <MC_Scheduler+0x80>)
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d000      	beq.n	8001c60 <MC_Scheduler+0xc>
}
 8001c5e:	bd70      	pop	{r4, r5, r6, pc}
    if(hMFTaskCounterM1 > 0u)
 8001c60:	4c1d      	ldr	r4, [pc, #116]	; (8001cd8 <MC_Scheduler+0x84>)
 8001c62:	8823      	ldrh	r3, [r4, #0]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d013      	beq.n	8001c90 <MC_Scheduler+0x3c>
      hMFTaskCounterM1--;
 8001c68:	3b01      	subs	r3, #1
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0U)
 8001c6e:	4b1b      	ldr	r3, [pc, #108]	; (8001cdc <MC_Scheduler+0x88>)
 8001c70:	881a      	ldrh	r2, [r3, #0]
 8001c72:	2a00      	cmp	r2, #0
 8001c74:	d003      	beq.n	8001c7e <MC_Scheduler+0x2a>
      hBootCapDelayCounterM1--;
 8001c76:	881a      	ldrh	r2, [r3, #0]
 8001c78:	3a01      	subs	r2, #1
 8001c7a:	b292      	uxth	r2, r2
 8001c7c:	801a      	strh	r2, [r3, #0]
    if(hStopPermanencyCounterM1 > 0U)
 8001c7e:	4b18      	ldr	r3, [pc, #96]	; (8001ce0 <MC_Scheduler+0x8c>)
 8001c80:	881a      	ldrh	r2, [r3, #0]
 8001c82:	2a00      	cmp	r2, #0
 8001c84:	d0eb      	beq.n	8001c5e <MC_Scheduler+0xa>
      hStopPermanencyCounterM1--;
 8001c86:	881a      	ldrh	r2, [r3, #0]
 8001c88:	3a01      	subs	r2, #1
 8001c8a:	b292      	uxth	r2, r2
 8001c8c:	801a      	strh	r2, [r3, #0]
}
 8001c8e:	e7e6      	b.n	8001c5e <MC_Scheduler+0xa>
      TSK_MediumFrequencyTaskM1();
 8001c90:	f7ff fe70 	bl	8001974 <TSK_MediumFrequencyTaskM1>
      MC_APP_PostMediumFrequencyHook_M1();
 8001c94:	f7ff fb46 	bl	8001324 <MC_APP_PostMediumFrequencyHook_M1>
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8001c98:	4d12      	ldr	r5, [pc, #72]	; (8001ce4 <MC_Scheduler+0x90>)
 8001c9a:	0029      	movs	r1, r5
 8001c9c:	6828      	ldr	r0, [r5, #0]
 8001c9e:	310c      	adds	r1, #12
 8001ca0:	6883      	ldr	r3, [r0, #8]
 8001ca2:	4798      	blx	r3
 8001ca4:	6068      	str	r0, [r5, #4]
      if ( 0U == MCP_Over_UartA.rxBuffer)
 8001ca6:	2800      	cmp	r0, #0
 8001ca8:	d007      	beq.n	8001cba <MC_Scheduler+0x66>
        if (0U == MCP_Over_UartA.pTransportLayer->fGetBuffer(MCP_Over_UartA.pTransportLayer,
 8001caa:	0029      	movs	r1, r5
 8001cac:	6828      	ldr	r0, [r5, #0]
 8001cae:	220a      	movs	r2, #10
 8001cb0:	6803      	ldr	r3, [r0, #0]
 8001cb2:	3108      	adds	r1, #8
 8001cb4:	4798      	blx	r3
 8001cb6:	2800      	cmp	r0, #0
 8001cb8:	d101      	bne.n	8001cbe <MC_Scheduler+0x6a>
{
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e7d6      	b.n	8001c6c <MC_Scheduler+0x18>
          MCP_ReceivedPacket(&MCP_Over_UartA);
 8001cbe:	0028      	movs	r0, r5
 8001cc0:	f000 fa8e 	bl	80021e0 <MCP_ReceivedPacket>
          MCP_Over_UartA.pTransportLayer->fSendPacket(MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer,
 8001cc4:	6828      	ldr	r0, [r5, #0]
 8001cc6:	230a      	movs	r3, #10
 8001cc8:	89ea      	ldrh	r2, [r5, #14]
 8001cca:	68a9      	ldr	r1, [r5, #8]
 8001ccc:	6845      	ldr	r5, [r0, #4]
 8001cce:	47a8      	blx	r5
{
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e7cb      	b.n	8001c6c <MC_Scheduler+0x18>
 8001cd4:	200006d2 	.word	0x200006d2
 8001cd8:	200006d6 	.word	0x200006d6
 8001cdc:	200006d4 	.word	0x200006d4
 8001ce0:	200006d8 	.word	0x200006d8
 8001ce4:	200003e8 	.word	0x200003e8

08001ce8 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 8001ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cea:	46d6      	mov	lr, sl
 8001cec:	464f      	mov	r7, r9
 8001cee:	4646      	mov	r6, r8

  /* USER CODE END HighFrequencyTask 0 */

  Observer_Inputs_t STO_Inputs; /* Only if sensorless main */

  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
 8001cf0:	4c57      	ldr	r4, [pc, #348]	; (8001e50 <TSK_HighFrequencyTask+0x168>)
{
 8001cf2:	b5c0      	push	{r6, r7, lr}
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
 8001cf4:	0021      	movs	r1, r4
{
 8001cf6:	b088      	sub	sp, #32
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
 8001cf8:	2204      	movs	r2, #4
 8001cfa:	311a      	adds	r1, #26
 8001cfc:	a805      	add	r0, sp, #20
 8001cfe:	f004 fce7 	bl	80066d0 <memcpy>
  if (SWITCH_OVER == Mci[M1].State)
 8001d02:	4f54      	ldr	r7, [pc, #336]	; (8001e54 <TSK_HighFrequencyTask+0x16c>)
 8001d04:	7ffb      	ldrb	r3, [r7, #31]
 8001d06:	2b13      	cmp	r3, #19
 8001d08:	d100      	bne.n	8001d0c <TSK_HighFrequencyTask+0x24>
 8001d0a:	e094      	b.n	8001e36 <TSK_HighFrequencyTask+0x14e>
  ab_t Iab;
  alphabeta_t Ialphabeta, Valphabeta;
  int16_t hElAngle;
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8001d0c:	4b52      	ldr	r3, [pc, #328]	; (8001e58 <TSK_HighFrequencyTask+0x170>)
 8001d0e:	6818      	ldr	r0, [r3, #0]
 8001d10:	f003 ffec 	bl	8005cec <STC_GetSpeedSensor>
 8001d14:	0006      	movs	r6, r0
  hElAngle = SPD_GetElAngle(speedHandle);
 8001d16:	f003 ff8d 	bl	8005c34 <SPD_GetElAngle>
 8001d1a:	0005      	movs	r5, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*PARK_ANGLE_COMPENSATION_FACTOR;
 8001d1c:	0030      	movs	r0, r6
 8001d1e:	f003 ff91 	bl	8005c44 <SPD_GetInstElSpeedDpp>
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001d22:	4b4e      	ldr	r3, [pc, #312]	; (8001e5c <TSK_HighFrequencyTask+0x174>)
 8001d24:	a902      	add	r1, sp, #8
 8001d26:	6818      	ldr	r0, [r3, #0]
 8001d28:	4698      	mov	r8, r3
 8001d2a:	f000 fb1f 	bl	800236c <PWMC_GetPhaseCurrents>
  RCM_ExecNextConv();
 8001d2e:	f001 fa47 	bl	80031c0 <RCM_ExecNextConv>
  Ialphabeta = MCM_Clarke(Iab);
 8001d32:	9802      	ldr	r0, [sp, #8]
 8001d34:	f7ff fc32 	bl	800159c <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001d38:	0029      	movs	r1, r5
  Ialphabeta = MCM_Clarke(Iab);
 8001d3a:	9003      	str	r0, [sp, #12]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001d3c:	f7ff fca8 	bl	8001690 <MCM_Park>
 8001d40:	9000      	str	r0, [sp, #0]
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001d42:	2310      	movs	r3, #16
 8001d44:	5ee1      	ldrsh	r1, [r4, r3]
 8001d46:	b203      	sxth	r3, r0
 8001d48:	1ac9      	subs	r1, r1, r3
 8001d4a:	4b45      	ldr	r3, [pc, #276]	; (8001e60 <TSK_HighFrequencyTask+0x178>)
 8001d4c:	6818      	ldr	r0, [r3, #0]
 8001d4e:	f003 f93b 	bl	8004fc8 <PI_Controller>
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001d52:	2312      	movs	r3, #18
 8001d54:	5ee1      	ldrsh	r1, [r4, r3]
 8001d56:	466b      	mov	r3, sp
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001d58:	4681      	mov	r9, r0
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001d5a:	2202      	movs	r2, #2
 8001d5c:	5e9b      	ldrsh	r3, [r3, r2]
 8001d5e:	1ac9      	subs	r1, r1, r3
 8001d60:	4b40      	ldr	r3, [pc, #256]	; (8001e64 <TSK_HighFrequencyTask+0x17c>)
 8001d62:	6818      	ldr	r0, [r3, #0]
 8001d64:	f003 f930 	bl	8004fc8 <PI_Controller>
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8001d68:	464a      	mov	r2, r9
 8001d6a:	ab01      	add	r3, sp, #4
 8001d6c:	801a      	strh	r2, [r3, #0]
 8001d6e:	8058      	strh	r0, [r3, #2]
 8001d70:	9901      	ldr	r1, [sp, #4]
 8001d72:	483d      	ldr	r0, [pc, #244]	; (8001e68 <TSK_HighFrequencyTask+0x180>)
 8001d74:	f003 f8ac 	bl	8004ed0 <Circle_Limitation>
 8001d78:	b203      	sxth	r3, r0
 8001d7a:	469a      	mov	sl, r3
 8001d7c:	9001      	str	r0, [sp, #4]
 8001d7e:	1403      	asrs	r3, r0, #16
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001d80:	0030      	movs	r0, r6
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8001d82:	4699      	mov	r9, r3
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001d84:	f003 ff5e 	bl	8005c44 <SPD_GetInstElSpeedDpp>
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001d88:	0029      	movs	r1, r5
 8001d8a:	9801      	ldr	r0, [sp, #4]
 8001d8c:	f7ff fcd0 	bl	8001730 <MCM_Rev_Park>
 8001d90:	9004      	str	r0, [sp, #16]
  RCM_ReadOngoingConv();
 8001d92:	f001 fa4d 	bl	8003230 <RCM_ReadOngoingConv>
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001d96:	4643      	mov	r3, r8
 8001d98:	9904      	ldr	r1, [sp, #16]
 8001d9a:	6818      	ldr	r0, [r3, #0]
 8001d9c:	f000 faea 	bl	8002374 <PWMC_SetPhaseVoltage>

  FOCVars[M1].Vqd = Vqd;
 8001da0:	4653      	mov	r3, sl
 8001da2:	82e3      	strh	r3, [r4, #22]
 8001da4:	464b      	mov	r3, r9
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001da6:	0006      	movs	r6, r0
  FOCVars[M1].Iab = Iab;
  FOCVars[M1].Ialphabeta = Ialphabeta;
  FOCVars[M1].Iqd = Iqd;
  FOCVars[M1].Valphabeta = Valphabeta;
 8001da8:	0020      	movs	r0, r4
  FOCVars[M1].Vqd = Vqd;
 8001daa:	8323      	strh	r3, [r4, #24]
  FOCVars[M1].Iab = Iab;
 8001dac:	9b02      	ldr	r3, [sp, #8]
  FOCVars[M1].Valphabeta = Valphabeta;
 8001dae:	2204      	movs	r2, #4
  FOCVars[M1].Iab = Iab;
 8001db0:	6023      	str	r3, [r4, #0]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8001db2:	9b03      	ldr	r3, [sp, #12]
  FOCVars[M1].Valphabeta = Valphabeta;
 8001db4:	301a      	adds	r0, #26
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8001db6:	6063      	str	r3, [r4, #4]
  FOCVars[M1].Iqd = Iqd;
 8001db8:	9b00      	ldr	r3, [sp, #0]
  FOCVars[M1].Valphabeta = Valphabeta;
 8001dba:	a904      	add	r1, sp, #16
  FOCVars[M1].Iqd = Iqd;
 8001dbc:	60e3      	str	r3, [r4, #12]
  FOCVars[M1].Valphabeta = Valphabeta;
 8001dbe:	f004 fc87 	bl	80066d0 <memcpy>
  FOCVars[M1].hElAngle = hElAngle;
 8001dc2:	8425      	strh	r5, [r4, #32]
  if(hFOCreturn == MC_DURATION)
 8001dc4:	2e01      	cmp	r6, #1
 8001dc6:	d030      	beq.n	8001e2a <TSK_HighFrequencyTask+0x142>
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 8001dc8:	4828      	ldr	r0, [pc, #160]	; (8001e6c <TSK_HighFrequencyTask+0x184>)
 8001dca:	f003 ff25 	bl	8005c18 <RUC_FirstAccelerationStageReached>
    STO_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /* Only if sensorless */
 8001dce:	6863      	ldr	r3, [r4, #4]
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 8001dd0:	0005      	movs	r5, r0
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 8001dd2:	4827      	ldr	r0, [pc, #156]	; (8001e70 <TSK_HighFrequencyTask+0x188>)
    STO_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /* Only if sensorless */
 8001dd4:	9306      	str	r3, [sp, #24]
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 8001dd6:	f003 f873 	bl	8004ec0 <VBS_GetAvBusVoltage_d>
 8001dda:	466b      	mov	r3, sp
    (void)STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 8001ddc:	4c25      	ldr	r4, [pc, #148]	; (8001e74 <TSK_HighFrequencyTask+0x18c>)
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 8001dde:	8398      	strh	r0, [r3, #28]
    (void)STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 8001de0:	a905      	add	r1, sp, #20
 8001de2:	0020      	movs	r0, r4
 8001de4:	f004 f81e 	bl	8005e24 <STO_PLL_CalcElAngle>
    STO_PLL_CalcAvrgElSpeedDpp(&STO_PLL_M1); /* Only in case of Sensor-less */
 8001de8:	0020      	movs	r0, r4
 8001dea:	f004 f9f1 	bl	80061d0 <STO_PLL_CalcAvrgElSpeedDpp>
    if (false == IsAccelerationStageReached)
 8001dee:	2d00      	cmp	r5, #0
 8001df0:	d00b      	beq.n	8001e0a <TSK_HighFrequencyTask+0x122>
    if((START == Mci[M1].State) || (SWITCH_OVER == Mci[M1].State))
 8001df2:	7ffb      	ldrb	r3, [r7, #31]
 8001df4:	2b04      	cmp	r3, #4
 8001df6:	d00e      	beq.n	8001e16 <TSK_HighFrequencyTask+0x12e>
 8001df8:	2b13      	cmp	r3, #19
 8001dfa:	d00c      	beq.n	8001e16 <TSK_HighFrequencyTask+0x12e>
}
 8001dfc:	2000      	movs	r0, #0
 8001dfe:	b008      	add	sp, #32
 8001e00:	bce0      	pop	{r5, r6, r7}
 8001e02:	46ba      	mov	sl, r7
 8001e04:	46b1      	mov	r9, r6
 8001e06:	46a8      	mov	r8, r5
 8001e08:	bdf0      	pop	{r4, r5, r6, r7, pc}
      STO_ResetPLL(&STO_PLL_M1);
 8001e0a:	0020      	movs	r0, r4
 8001e0c:	f004 faf6 	bl	80063fc <STO_ResetPLL>
    if((START == Mci[M1].State) || (SWITCH_OVER == Mci[M1].State))
 8001e10:	7ffb      	ldrb	r3, [r7, #31]
 8001e12:	2b04      	cmp	r3, #4
 8001e14:	d1f0      	bne.n	8001df8 <TSK_HighFrequencyTask+0x110>
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8001e16:	0020      	movs	r0, r4
 8001e18:	f003 ff0c 	bl	8005c34 <SPD_GetElAngle>
 8001e1c:	466b      	mov	r3, sp
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8001e1e:	a904      	add	r1, sp, #16
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8001e20:	8218      	strh	r0, [r3, #16]
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8001e22:	4815      	ldr	r0, [pc, #84]	; (8001e78 <TSK_HighFrequencyTask+0x190>)
 8001e24:	f004 fb1e 	bl	8006464 <VSS_CalcElAngle>
 8001e28:	e7e8      	b.n	8001dfc <TSK_HighFrequencyTask+0x114>
    MCI_FaultProcessing(&Mci[M1], MC_DURATION, 0);
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	2101      	movs	r1, #1
 8001e2e:	0038      	movs	r0, r7
 8001e30:	f7ff fa9c 	bl	800136c <MCI_FaultProcessing>
 8001e34:	e7e2      	b.n	8001dfc <TSK_HighFrequencyTask+0x114>
    if (!REMNG_RampCompleted(pREMNG[M1]))
 8001e36:	4d11      	ldr	r5, [pc, #68]	; (8001e7c <TSK_HighFrequencyTask+0x194>)
 8001e38:	6828      	ldr	r0, [r5, #0]
 8001e3a:	f003 fddf 	bl	80059fc <REMNG_RampCompleted>
 8001e3e:	2800      	cmp	r0, #0
 8001e40:	d000      	beq.n	8001e44 <TSK_HighFrequencyTask+0x15c>
 8001e42:	e763      	b.n	8001d0c <TSK_HighFrequencyTask+0x24>
      FOCVars[M1].Iqdref.q = (int16_t)REMNG_Calc(pREMNG[M1]);
 8001e44:	6828      	ldr	r0, [r5, #0]
 8001e46:	f003 fdbb 	bl	80059c0 <REMNG_Calc>
 8001e4a:	8220      	strh	r0, [r4, #16]
 8001e4c:	e75e      	b.n	8001d0c <TSK_HighFrequencyTask+0x24>
 8001e4e:	46c0      	nop			; (mov r8, r8)
 8001e50:	200006ac 	.word	0x200006ac
 8001e54:	20000670 	.word	0x20000670
 8001e58:	200003cc 	.word	0x200003cc
 8001e5c:	200006e0 	.word	0x200006e0
 8001e60:	200003c8 	.word	0x200003c8
 8001e64:	200003c4 	.word	0x200003c4
 8001e68:	2000001c 	.word	0x2000001c
 8001e6c:	20000174 	.word	0x20000174
 8001e70:	20000000 	.word	0x20000000
 8001e74:	20000200 	.word	0x20000200
 8001e78:	20000388 	.word	0x20000388
 8001e7c:	200006dc 	.word	0x200006dc

08001e80 <TSK_SafetyTask_PWMOFF>:
  * @brief  Safety task implementation if  MC.M1_ON_OVER_VOLTAGE == TURN_OFF_PWM.
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink.
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 8001e80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e82:	46c6      	mov	lr, r8

  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */
  uint16_t CodeReturn = MC_NO_ERROR;
  const uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};
  /* Check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
  CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[bMotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001e84:	4b1a      	ldr	r3, [pc, #104]	; (8001ef0 <TSK_SafetyTask_PWMOFF+0x70>)
 8001e86:	0087      	lsls	r7, r0, #2
{
 8001e88:	0005      	movs	r5, r0
 8001e8a:	b500      	push	{lr}
  CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[bMotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001e8c:	59d8      	ldr	r0, [r3, r7]
 8001e8e:	4698      	mov	r8, r3
 8001e90:	f000 fbea 	bl	8002668 <PWMC_IsFaultOccurred>
 8001e94:	0006      	movs	r6, r0
                                                    (for STM32F30x can return MC_OVER_VOLT in case of HW Overvoltage) */
  if (M1 == bMotor)
 8001e96:	2d00      	cmp	r5, #0
 8001e98:	d011      	beq.n	8001ebe <TSK_SafetyTask_PWMOFF+0x3e>
  }
  else
  {
    /* Nothing to do */
  }
  MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* Process faults */
 8001e9a:	43f2      	mvns	r2, r6
 8001e9c:	4b15      	ldr	r3, [pc, #84]	; (8001ef4 <TSK_SafetyTask_PWMOFF+0x74>)
 8001e9e:	197c      	adds	r4, r7, r5
 8001ea0:	00e4      	lsls	r4, r4, #3
 8001ea2:	18e4      	adds	r4, r4, r3
 8001ea4:	0020      	movs	r0, r4
 8001ea6:	0031      	movs	r1, r6
 8001ea8:	b292      	uxth	r2, r2
 8001eaa:	f7ff fa5f 	bl	800136c <MCI_FaultProcessing>

  if (MCI_GetFaultState(&Mci[bMotor]) != (uint32_t)MC_NO_FAULTS)
 8001eae:	0020      	movs	r0, r4
 8001eb0:	f7ff fb08 	bl	80014c4 <MCI_GetFaultState>
 8001eb4:	2800      	cmp	r0, #0
 8001eb6:	d10f      	bne.n	8001ed8 <TSK_SafetyTask_PWMOFF+0x58>
    /* No errors */
  }
  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8001eb8:	bc80      	pop	{r7}
 8001eba:	46b8      	mov	r8, r7
 8001ebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    uint16_t rawValueM1 =  RCM_ExecRegularConv(&VbusRegConv_M1);
 8001ebe:	480e      	ldr	r0, [pc, #56]	; (8001ef8 <TSK_SafetyTask_PWMOFF+0x78>)
 8001ec0:	f001 f888 	bl	8002fd4 <RCM_ExecRegularConv>
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1, rawValueM1);
 8001ec4:	4b0d      	ldr	r3, [pc, #52]	; (8001efc <TSK_SafetyTask_PWMOFF+0x7c>)
    uint16_t rawValueM1 =  RCM_ExecRegularConv(&VbusRegConv_M1);
 8001ec6:	0001      	movs	r1, r0
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1, rawValueM1);
 8001ec8:	0018      	movs	r0, r3
 8001eca:	f003 fd3d 	bl	8005948 <RVBS_CalcAvVbus>
 8001ece:	2308      	movs	r3, #8
 8001ed0:	4398      	bics	r0, r3
 8001ed2:	4306      	orrs	r6, r0
 8001ed4:	b2b6      	uxth	r6, r6
 8001ed6:	e7e0      	b.n	8001e9a <TSK_SafetyTask_PWMOFF+0x1a>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001ed8:	4643      	mov	r3, r8
 8001eda:	59d8      	ldr	r0, [r3, r7]
 8001edc:	f000 fb84 	bl	80025e8 <PWMC_SwitchOffPWM>
    FOC_Clear(bMotor);
 8001ee0:	0028      	movs	r0, r5
 8001ee2:	f7ff fc3f 	bl	8001764 <FOC_Clear>
    PQD_Clear(pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 8001ee6:	4b06      	ldr	r3, [pc, #24]	; (8001f00 <TSK_SafetyTask_PWMOFF+0x80>)
 8001ee8:	59d8      	ldr	r0, [r3, r7]
 8001eea:	f003 f8cb 	bl	8005084 <PQD_Clear>
}
 8001eee:	e7e3      	b.n	8001eb8 <TSK_SafetyTask_PWMOFF+0x38>
 8001ef0:	200006e0 	.word	0x200006e0
 8001ef4:	20000670 	.word	0x20000670
 8001ef8:	20000378 	.word	0x20000378
 8001efc:	20000000 	.word	0x20000000
 8001f00:	200003c0 	.word	0x200003c0

08001f04 <TSK_SafetyTask>:
{
 8001f04:	b510      	push	{r4, lr}
  if (1U == bMCBootCompleted)
 8001f06:	4b05      	ldr	r3, [pc, #20]	; (8001f1c <TSK_SafetyTask+0x18>)
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d000      	beq.n	8001f10 <TSK_SafetyTask+0xc>
}
 8001f0e:	bd10      	pop	{r4, pc}
    TSK_SafetyTask_PWMOFF(M1);
 8001f10:	2000      	movs	r0, #0
 8001f12:	f7ff ffb5 	bl	8001e80 <TSK_SafetyTask_PWMOFF>
    RCM_ExecUserConv();
 8001f16:	f001 f921 	bl	800315c <RCM_ExecUserConv>
}
 8001f1a:	e7f8      	b.n	8001f0e <TSK_SafetyTask+0xa>
 8001f1c:	200006d2 	.word	0x200006d2

08001f20 <MC_RunMotorControlTasks>:
{
 8001f20:	b510      	push	{r4, lr}
  if (0U == bMCBootCompleted)
 8001f22:	4b05      	ldr	r3, [pc, #20]	; (8001f38 <MC_RunMotorControlTasks+0x18>)
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d100      	bne.n	8001f2c <MC_RunMotorControlTasks+0xc>
}
 8001f2a:	bd10      	pop	{r4, pc}
    MC_Scheduler();
 8001f2c:	f7ff fe92 	bl	8001c54 <MC_Scheduler>
    TSK_SafetyTask();
 8001f30:	f7ff ffe8 	bl	8001f04 <TSK_SafetyTask>
}
 8001f34:	e7f9      	b.n	8001f2a <MC_RunMotorControlTasks+0xa>
 8001f36:	46c0      	nop			; (mov r8, r8)
 8001f38:	200006d2 	.word	0x200006d2

08001f3c <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8001f3c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */
  R3_1_SwitchOffPWM(pwmcHandle[M1]);
 8001f3e:	4b05      	ldr	r3, [pc, #20]	; (8001f54 <TSK_HardwareFaultTask+0x18>)
 8001f40:	6818      	ldr	r0, [r3, #0]
 8001f42:	f003 fb6f 	bl	8005624 <R3_1_SwitchOffPWM>
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
 8001f46:	2200      	movs	r2, #0
 8001f48:	2180      	movs	r1, #128	; 0x80
 8001f4a:	4803      	ldr	r0, [pc, #12]	; (8001f58 <TSK_HardwareFaultTask+0x1c>)
 8001f4c:	f7ff fa0e 	bl	800136c <MCI_FaultProcessing>

  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 8001f50:	bd10      	pop	{r4, pc}
 8001f52:	46c0      	nop			; (mov r8, r8)
 8001f54:	200006e0 	.word	0x200006e0
 8001f58:	20000670 	.word	0x20000670

08001f5c <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 8001f5c:	b510      	push	{r4, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (IDLE == MC_GetSTMStateMotor1())
 8001f5e:	f7ff f9d5 	bl	800130c <MC_GetSTMStateMotor1>
 8001f62:	2800      	cmp	r0, #0
 8001f64:	d102      	bne.n	8001f6c <UI_HandleStartStopButton_cb+0x10>
  {
    /* Ramp parameters should be tuned for the actual motor */
    (void)MC_StartMotor1();
 8001f66:	f7ff f9c1 	bl	80012ec <MC_StartMotor1>
  else
  {
    (void)MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 8001f6a:	bd10      	pop	{r4, pc}
    (void)MC_StopMotor1();
 8001f6c:	f7ff f9c6 	bl	80012fc <MC_StopMotor1>
}
 8001f70:	e7fb      	b.n	8001f6a <UI_HandleStartStopButton_cb+0xe>
 8001f72:	46c0      	nop			; (mov r8, r8)

08001f74 <mc_lock_pins>:
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f74:	2390      	movs	r3, #144	; 0x90
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001f76:	2108      	movs	r1, #8
 8001f78:	2002      	movs	r0, #2
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f7a:	4a33      	ldr	r2, [pc, #204]	; (8002048 <mc_lock_pins+0xd4>)
 8001f7c:	05db      	lsls	r3, r3, #23
 8001f7e:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001f80:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f82:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001f84:	69da      	ldr	r2, [r3, #28]

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration.
  */
__weak void mc_lock_pins (void)
{
 8001f86:	b08c      	sub	sp, #48	; 0x30
 8001f88:	920b      	str	r2, [sp, #44]	; 0x2c
  (void) temp;
 8001f8a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f8c:	4a2f      	ldr	r2, [pc, #188]	; (800204c <mc_lock_pins+0xd8>)
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001f8e:	3118      	adds	r1, #24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f90:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001f92:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f94:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001f96:	69da      	ldr	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001f98:	3910      	subs	r1, #16
  temp = READ_REG(GPIOx->LCKR);
 8001f9a:	920a      	str	r2, [sp, #40]	; 0x28
  (void) temp;
 8001f9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f9e:	4a2c      	ldr	r2, [pc, #176]	; (8002050 <mc_lock_pins+0xdc>)
 8001fa0:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001fa2:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fa4:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001fa6:	69da      	ldr	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fa8:	492a      	ldr	r1, [pc, #168]	; (8002054 <mc_lock_pins+0xe0>)
  temp = READ_REG(GPIOx->LCKR);
 8001faa:	9209      	str	r2, [sp, #36]	; 0x24
  (void) temp;
 8001fac:	9a09      	ldr	r2, [sp, #36]	; 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fae:	4a2a      	ldr	r2, [pc, #168]	; (8002058 <mc_lock_pins+0xe4>)
 8001fb0:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001fb2:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fb4:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001fb6:	69d1      	ldr	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001fb8:	30fe      	adds	r0, #254	; 0xfe
  temp = READ_REG(GPIOx->LCKR);
 8001fba:	9108      	str	r1, [sp, #32]
  (void) temp;
 8001fbc:	9908      	ldr	r1, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fbe:	4927      	ldr	r1, [pc, #156]	; (800205c <mc_lock_pins+0xe8>)
 8001fc0:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001fc2:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fc4:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001fc6:	69d9      	ldr	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001fc8:	3001      	adds	r0, #1
  temp = READ_REG(GPIOx->LCKR);
 8001fca:	9107      	str	r1, [sp, #28]
  (void) temp;
 8001fcc:	9907      	ldr	r1, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fce:	2181      	movs	r1, #129	; 0x81
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001fd0:	30ff      	adds	r0, #255	; 0xff
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fd2:	0249      	lsls	r1, r1, #9
 8001fd4:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001fd6:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fd8:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001fda:	69d9      	ldr	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001fdc:	2080      	movs	r0, #128	; 0x80
  temp = READ_REG(GPIOx->LCKR);
 8001fde:	9106      	str	r1, [sp, #24]
  (void) temp;
 8001fe0:	9906      	ldr	r1, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fe2:	2188      	movs	r1, #136	; 0x88
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001fe4:	0140      	lsls	r0, r0, #5
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fe6:	0249      	lsls	r1, r1, #9
 8001fe8:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001fea:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001fec:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001fee:	69d1      	ldr	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ff0:	2080      	movs	r0, #128	; 0x80
  temp = READ_REG(GPIOx->LCKR);
 8001ff2:	9105      	str	r1, [sp, #20]
  (void) temp;
 8001ff4:	9905      	ldr	r1, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ff6:	21a0      	movs	r1, #160	; 0xa0
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ff8:	01c0      	lsls	r0, r0, #7
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ffa:	0249      	lsls	r1, r1, #9
 8001ffc:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ffe:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002000:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002002:	69d1      	ldr	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002004:	2080      	movs	r0, #128	; 0x80
  temp = READ_REG(GPIOx->LCKR);
 8002006:	9104      	str	r1, [sp, #16]
  (void) temp;
 8002008:	9904      	ldr	r1, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800200a:	2182      	movs	r1, #130	; 0x82
  WRITE_REG(GPIOx->LCKR, PinMask);
 800200c:	00c0      	lsls	r0, r0, #3
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800200e:	0249      	lsls	r1, r1, #9
 8002010:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002012:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002014:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002016:	69db      	ldr	r3, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002018:	2180      	movs	r1, #128	; 0x80
  temp = READ_REG(GPIOx->LCKR);
 800201a:	9303      	str	r3, [sp, #12]
  (void) temp;
 800201c:	9b03      	ldr	r3, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800201e:	23c0      	movs	r3, #192	; 0xc0
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002020:	0209      	lsls	r1, r1, #8
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002022:	025b      	lsls	r3, r3, #9
 8002024:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002026:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002028:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 800202a:	69d3      	ldr	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800202c:	2180      	movs	r1, #128	; 0x80
  temp = READ_REG(GPIOx->LCKR);
 800202e:	9302      	str	r3, [sp, #8]
  (void) temp;
 8002030:	9b02      	ldr	r3, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002032:	2390      	movs	r3, #144	; 0x90
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002034:	0189      	lsls	r1, r1, #6
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002036:	025b      	lsls	r3, r3, #9
 8002038:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800203a:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800203c:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 800203e:	69d3      	ldr	r3, [r2, #28]
 8002040:	9301      	str	r3, [sp, #4]
  (void) temp;
 8002042:	9b01      	ldr	r3, [sp, #4]
LL_GPIO_LockPin(M1_OCP_GPIO_Port, M1_OCP_Pin);
LL_GPIO_LockPin(M1_PWM_VL_GPIO_Port, M1_PWM_VL_Pin);
LL_GPIO_LockPin(M1_PWM_WH_GPIO_Port, M1_PWM_WH_Pin);
LL_GPIO_LockPin(M1_PWM_WL_GPIO_Port, M1_PWM_WL_Pin);
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
}
 8002044:	b00c      	add	sp, #48	; 0x30
 8002046:	4770      	bx	lr
 8002048:	00010008 	.word	0x00010008
 800204c:	00010020 	.word	0x00010020
 8002050:	00010010 	.word	0x00010010
 8002054:	00010002 	.word	0x00010002
 8002058:	48000400 	.word	0x48000400
 800205c:	00010100 	.word	0x00010100

08002060 <RI_SetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 8002060:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002062:	4657      	mov	r7, sl
 8002064:	4645      	mov	r5, r8
 8002066:	464e      	mov	r6, r9
 8002068:	46de      	mov	lr, fp
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    int16_t rxLength = pHandle->rxLength;
 800206a:	0002      	movs	r2, r0
{
 800206c:	4680      	mov	r8, r0
 800206e:	b5e0      	push	{r5, r6, r7, lr}
    uint8_t * rxData = pHandle->rxBuffer;
 8002070:	6843      	ldr	r3, [r0, #4]
    uint8_t accessResult;

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8002072:	4833      	ldr	r0, [pc, #204]	; (8002140 <RI_SetRegCommandParser+0xe0>)
{
 8002074:	b089      	sub	sp, #36	; 0x24
    int16_t rxLength = pHandle->rxLength;
 8002076:	240c      	movs	r4, #12
 8002078:	5f14      	ldrsh	r4, [r2, r4]
    uint16_t size = 0U;
 800207a:	aa02      	add	r2, sp, #8
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 800207c:	9006      	str	r0, [sp, #24]
 800207e:	4831      	ldr	r0, [pc, #196]	; (8002144 <RI_SetRegCommandParser+0xe4>)
    uint16_t size = 0U;
 8002080:	4694      	mov	ip, r2
 8002082:	260e      	movs	r6, #14
 8002084:	2200      	movs	r2, #0
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8002086:	9007      	str	r0, [sp, #28]
    uint8_t number_of_item =0;
    pHandle->txLength = 0;
 8002088:	4640      	mov	r0, r8
    uint16_t size = 0U;
 800208a:	4466      	add	r6, ip
 800208c:	8032      	strh	r2, [r6, #0]
    pHandle->txLength = 0;
 800208e:	81c2      	strh	r2, [r0, #14]
    uint8_t * txData = pHandle->txBuffer;
 8002090:	6882      	ldr	r2, [r0, #8]
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8002092:	af06      	add	r7, sp, #24
    uint8_t * txData = pHandle->txBuffer;
 8002094:	4692      	mov	sl, r2
  uint8_t retVal = MCP_CMD_OK;
 8002096:	2200      	movs	r2, #0
        {
          retVal = accessResult;
        }
        else
        {/* Store the result for each access to be able to report failing access */
          if (txSyncFreeSpace !=0 )
 8002098:	4451      	add	r1, sl
  uint8_t retVal = MCP_CMD_OK;
 800209a:	9203      	str	r2, [sp, #12]
          if (txSyncFreeSpace !=0 )
 800209c:	b28a      	uxth	r2, r1
    uint8_t number_of_item =0;
 800209e:	2500      	movs	r5, #0
          if (txSyncFreeSpace !=0 )
 80020a0:	9202      	str	r2, [sp, #8]
    while (rxLength > 0)
 80020a2:	2c00      	cmp	r4, #0
 80020a4:	dd32      	ble.n	800210c <RI_SetRegCommandParser+0xac>
      if (motorID > NBR_OF_MOTORS)
 80020a6:	2106      	movs	r1, #6
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 80020a8:	781a      	ldrb	r2, [r3, #0]
      regID = *dataElementID & REG_MASK;
 80020aa:	8818      	ldrh	r0, [r3, #0]
      if (motorID > NBR_OF_MOTORS)
 80020ac:	4211      	tst	r1, r2
 80020ae:	d131      	bne.n	8002114 <RI_SetRegCommandParser+0xb4>
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80020b0:	1ea1      	subs	r1, r4, #2
      rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 80020b2:	3302      	adds	r3, #2
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80020b4:	468c      	mov	ip, r1
      rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 80020b6:	4699      	mov	r9, r3
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80020b8:	b28c      	uxth	r4, r1
      regID = *dataElementID & REG_MASK;
 80020ba:	2307      	movs	r3, #7
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 80020bc:	2138      	movs	r1, #56	; 0x38
 80020be:	4398      	bics	r0, r3
 80020c0:	4011      	ands	r1, r2
 80020c2:	4013      	ands	r3, r2
 80020c4:	4662      	mov	r2, ip
 80020c6:	b212      	sxth	r2, r2
 80020c8:	9200      	str	r2, [sp, #0]
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	58fb      	ldr	r3, [r7, r3]
 80020ce:	464a      	mov	r2, r9
 80020d0:	469b      	mov	fp, r3
 80020d2:	0033      	movs	r3, r6
 80020d4:	47d8      	blx	fp
        rxLength = (int16_t) (rxLength - size);
 80020d6:	8833      	ldrh	r3, [r6, #0]
      number_of_item ++;
 80020d8:	3501      	adds	r5, #1
        rxLength = (int16_t) (rxLength - size);
 80020da:	1ae4      	subs	r4, r4, r3
      number_of_item ++;
 80020dc:	b2ed      	uxtb	r5, r5
        rxLength = (int16_t) (rxLength - size);
 80020de:	b224      	sxth	r4, r4
        if ((1U == number_of_item) && (0 == rxLength))
 80020e0:	2d01      	cmp	r5, #1
 80020e2:	d021      	beq.n	8002128 <RI_SetRegCommandParser+0xc8>
          if (txSyncFreeSpace !=0 )
 80020e4:	4652      	mov	r2, sl
 80020e6:	9902      	ldr	r1, [sp, #8]
 80020e8:	b292      	uxth	r2, r2
 80020ea:	428a      	cmp	r2, r1
 80020ec:	d01a      	beq.n	8002124 <RI_SetRegCommandParser+0xc4>
          {
            *txData = accessResult;
 80020ee:	4652      	mov	r2, sl
 80020f0:	7010      	strb	r0, [r2, #0]
            txData = txData+1;
            pHandle->txLength++;
 80020f2:	4642      	mov	r2, r8
 80020f4:	4641      	mov	r1, r8
 80020f6:	89d2      	ldrh	r2, [r2, #14]
 80020f8:	3201      	adds	r2, #1
 80020fa:	81ca      	strh	r2, [r1, #14]
            txSyncFreeSpace--; /* decrement one by one no wraparound possible */
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 80020fc:	2800      	cmp	r0, #0
 80020fe:	d107      	bne.n	8002110 <RI_SetRegCommandParser+0xb0>
            txData = txData+1;
 8002100:	2201      	movs	r2, #1
 8002102:	4694      	mov	ip, r2
        rxData = rxData+size;
 8002104:	444b      	add	r3, r9
            txData = txData+1;
 8002106:	44e2      	add	sl, ip
    while (rxLength > 0)
 8002108:	2c00      	cmp	r4, #0
 800210a:	dccc      	bgt.n	80020a6 <RI_SetRegCommandParser+0x46>
 800210c:	9803      	ldr	r0, [sp, #12]
 800210e:	e00d      	b.n	800212c <RI_SetRegCommandParser+0xcc>
            if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 8002110:	2807      	cmp	r0, #7
 8002112:	d110      	bne.n	8002136 <RI_SetRegCommandParser+0xd6>
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8002114:	2001      	movs	r0, #1
    }
  #ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 8002116:	b009      	add	sp, #36	; 0x24
 8002118:	bcf0      	pop	{r4, r5, r6, r7}
 800211a:	46bb      	mov	fp, r7
 800211c:	46b2      	mov	sl, r6
 800211e:	46a9      	mov	r9, r5
 8002120:	46a0      	mov	r8, r4
 8002122:	bdf0      	pop	{r4, r5, r6, r7, pc}
            retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002124:	2008      	movs	r0, #8
 8002126:	e7f6      	b.n	8002116 <RI_SetRegCommandParser+0xb6>
        if ((1U == number_of_item) && (0 == rxLength))
 8002128:	2c00      	cmp	r4, #0
 800212a:	d1db      	bne.n	80020e4 <RI_SetRegCommandParser+0x84>
    if (MCP_CMD_OK == retVal)
 800212c:	2800      	cmp	r0, #0
 800212e:	d1f2      	bne.n	8002116 <RI_SetRegCommandParser+0xb6>
      pHandle->txLength = 0;
 8002130:	4643      	mov	r3, r8
 8002132:	81d8      	strh	r0, [r3, #14]
 8002134:	e7ef      	b.n	8002116 <RI_SetRegCommandParser+0xb6>
            if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 8002136:	280a      	cmp	r0, #10
 8002138:	d0ec      	beq.n	8002114 <RI_SetRegCommandParser+0xb4>
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 800213a:	2201      	movs	r2, #1
 800213c:	9203      	str	r2, [sp, #12]
 800213e:	e7df      	b.n	8002100 <RI_SetRegCommandParser+0xa0>
 8002140:	080026a9 	.word	0x080026a9
 8002144:	08002755 	.word	0x08002755

08002148 <RI_GetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_GetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 8002148:	b5f0      	push	{r4, r5, r6, r7, lr}
 800214a:	464e      	mov	r6, r9
 800214c:	4657      	mov	r7, sl
 800214e:	4645      	mov	r5, r8
 8002150:	46de      	mov	lr, fp
 8002152:	b5e0      	push	{r5, r6, r7, lr}
  else
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
 8002154:	6883      	ldr	r3, [r0, #8]
{
 8002156:	b087      	sub	sp, #28
    uint16_t size = 0U;
 8002158:	2200      	movs	r2, #0
    uint8_t * txData = pHandle->txBuffer;
 800215a:	4699      	mov	r9, r3
    uint16_t size = 0U;
 800215c:	466b      	mov	r3, sp
    uint16_t rxLength = pHandle->rxLength;
    int16_t freeSpaceS16 = (int16_t) txSyncFreeSpace;
 800215e:	b20d      	sxth	r5, r1

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 8002160:	491d      	ldr	r1, [pc, #116]	; (80021d8 <RI_GetRegCommandParser+0x90>)
    uint16_t size = 0U;
 8002162:	81da      	strh	r2, [r3, #14]
    uint16_t rxLength = pHandle->rxLength;
 8002164:	8983      	ldrh	r3, [r0, #12]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 8002166:	9104      	str	r1, [sp, #16]
 8002168:	491c      	ldr	r1, [pc, #112]	; (80021dc <RI_GetRegCommandParser+0x94>)
 800216a:	ae04      	add	r6, sp, #16
{
 800216c:	0007      	movs	r7, r0
    uint8_t * rxData = pHandle->rxBuffer;
 800216e:	6844      	ldr	r4, [r0, #4]
    pHandle->txLength = 0;
 8002170:	81c2      	strh	r2, [r0, #14]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 8002172:	6071      	str	r1, [r6, #4]
    while (rxLength > 0U)
 8002174:	2b00      	cmp	r3, #0
 8002176:	d01f      	beq.n	80021b8 <RI_GetRegCommandParser+0x70>
 8002178:	18e3      	adds	r3, r4, r3
      regID = *dataElementID & REG_MASK;
      typeID = (uint8_t)*dataElementID & TYPE_MASK;

      motorID = (uint8_t)((*dataElementID & MOTOR_MASK));

      if (motorID > NBR_OF_MOTORS)
 800217a:	3206      	adds	r2, #6
    while (rxLength > 0U)
 800217c:	b29b      	uxth	r3, r3
      if (motorID > NBR_OF_MOTORS)
 800217e:	4690      	mov	r8, r2
    while (rxLength > 0U)
 8002180:	469a      	mov	sl, r3
      if (motorID > NBR_OF_MOTORS)
 8002182:	4643      	mov	r3, r8
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 8002184:	7822      	ldrb	r2, [r4, #0]
      regID = *dataElementID & REG_MASK;
 8002186:	8820      	ldrh	r0, [r4, #0]
      if (motorID > NBR_OF_MOTORS)
 8002188:	4213      	tst	r3, r2
 800218a:	d115      	bne.n	80021b8 <RI_GetRegCommandParser+0x70>
      regID = *dataElementID & REG_MASK;
 800218c:	2307      	movs	r3, #7
        retVal = MCP_CMD_NOK;
        rxLength = 0;
      }
      else
      {
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 800218e:	4398      	bics	r0, r3
 8002190:	4013      	ands	r3, r2
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	9500      	str	r5, [sp, #0]
 8002196:	58f3      	ldr	r3, [r6, r3]
 8002198:	2138      	movs	r1, #56	; 0x38
 800219a:	469b      	mov	fp, r3
 800219c:	230e      	movs	r3, #14
 800219e:	4011      	ands	r1, r2
 80021a0:	446b      	add	r3, sp
 80021a2:	464a      	mov	r2, r9
 80021a4:	47d8      	blx	fp
        if (retVal == MCP_CMD_OK )
 80021a6:	2800      	cmp	r0, #0
 80021a8:	d008      	beq.n	80021bc <RI_GetRegCommandParser+0x74>
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 80021aa:	b007      	add	sp, #28
 80021ac:	bcf0      	pop	{r4, r5, r6, r7}
 80021ae:	46bb      	mov	fp, r7
 80021b0:	46b2      	mov	sl, r6
 80021b2:	46a9      	mov	r9, r5
 80021b4:	46a0      	mov	r8, r4
 80021b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  uint8_t retVal = MCP_CMD_NOK;
 80021b8:	2001      	movs	r0, #1
 80021ba:	e7f6      	b.n	80021aa <RI_GetRegCommandParser+0x62>
          txData = txData+size;
 80021bc:	466b      	mov	r3, sp
          pHandle->txLength += size;
 80021be:	89fa      	ldrh	r2, [r7, #14]
          txData = txData+size;
 80021c0:	89db      	ldrh	r3, [r3, #14]
    while (rxLength > 0U)
 80021c2:	3402      	adds	r4, #2
          pHandle->txLength += size;
 80021c4:	189a      	adds	r2, r3, r2
          freeSpaceS16 = freeSpaceS16-size;
 80021c6:	1aed      	subs	r5, r5, r3
          txData = txData+size;
 80021c8:	4499      	add	r9, r3
    while (rxLength > 0U)
 80021ca:	b2a3      	uxth	r3, r4
          pHandle->txLength += size;
 80021cc:	81fa      	strh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 80021ce:	b22d      	sxth	r5, r5
    while (rxLength > 0U)
 80021d0:	459a      	cmp	sl, r3
 80021d2:	d1d6      	bne.n	8002182 <RI_GetRegCommandParser+0x3a>
 80021d4:	e7e9      	b.n	80021aa <RI_GetRegCommandParser+0x62>
 80021d6:	46c0      	nop			; (mov r8, r8)
 80021d8:	08002a0d 	.word	0x08002a0d
 80021dc:	08002ab9 	.word	0x08002ab9

080021e0 <MCP_ReceivedPacket>:
    /* Nothing to do, txBuffer and txLength have not been modified */
  }
  else /* Length is 0, this is a request to send back the last packet */
  {
#endif
    packetHeader = (uint16_t *)pHandle->rxBuffer; //cstat !MISRAC2012-Rule-11.3
 80021e0:	6841      	ldr	r1, [r0, #4]
{
 80021e2:	b5f0      	push	{r4, r5, r6, r7, lr}
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80021e4:	880a      	ldrh	r2, [r1, #0]
{
 80021e6:	0004      	movs	r4, r0
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80021e8:	0013      	movs	r3, r2
 80021ea:	2007      	movs	r0, #7

    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 80021ec:	2680      	movs	r6, #128	; 0x80
 80021ee:	25ff      	movs	r5, #255	; 0xff
 80021f0:	0017      	movs	r7, r2
{
 80021f2:	b083      	sub	sp, #12
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80021f4:	4383      	bics	r3, r0
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 80021f6:	0076      	lsls	r6, r6, #1
 80021f8:	43af      	bics	r7, r5
 80021fa:	42b7      	cmp	r7, r6
 80021fc:	d02f      	beq.n	800225e <MCP_ReceivedPacket+0x7e>
    else
    {
      /* Nothing to do */
    }

    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);
 80021fe:	3a01      	subs	r2, #1
    MCI_Handle_t *pMCI = &Mci[motorID];
 8002200:	4010      	ands	r0, r2
 8002202:	0082      	lsls	r2, r0, #2
 8002204:	1812      	adds	r2, r2, r0

    /* Removing MCP Header from RxBuffer */
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002206:	89a0      	ldrh	r0, [r4, #12]
    MCI_Handle_t *pMCI = &Mci[motorID];
 8002208:	4d48      	ldr	r5, [pc, #288]	; (800232c <MCP_ReceivedPacket+0x14c>)
 800220a:	00d2      	lsls	r2, r2, #3
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 800220c:	3802      	subs	r0, #2
    MCI_Handle_t *pMCI = &Mci[motorID];
 800220e:	1955      	adds	r5, r2, r5
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002210:	b280      	uxth	r0, r0
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;

    /* Commands requiering payload response must be aware of space available for the payload */
    /* Last byte is reserved for MCP response*/
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8002212:	6822      	ldr	r2, [r4, #0]
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 8002214:	3102      	adds	r1, #2
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002216:	81a0      	strh	r0, [r4, #12]
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 8002218:	6061      	str	r1, [r4, #4]
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 800221a:	8992      	ldrh	r2, [r2, #12]
 800221c:	3a01      	subs	r2, #1
 800221e:	b297      	uxth	r7, r2
 8002220:	46bc      	mov	ip, r7

    /* Initialization of the tx length, command which send back data has to increment the txLength
     * (case of Read register) */
    pHandle->txLength = 0U;
 8002222:	2700      	movs	r7, #0
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8002224:	b212      	sxth	r2, r2
    pHandle->txLength = 0U;
 8002226:	81e7      	strh	r7, [r4, #14]

    switch (command)
 8002228:	2b38      	cmp	r3, #56	; 0x38
 800222a:	d80c      	bhi.n	8002246 <MCP_ReceivedPacket+0x66>
 800222c:	4a40      	ldr	r2, [pc, #256]	; (8002330 <MCP_ReceivedPacket+0x150>)
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	58d3      	ldr	r3, [r2, r3]
 8002232:	469f      	mov	pc, r3
 8002234:	2300      	movs	r3, #0
 8002236:	2002      	movs	r0, #2
      {
        MCPResponse = MCP_CMD_UNKNOWN;
        break;
      }
    }
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002238:	68a2      	ldr	r2, [r4, #8]
 800223a:	54d0      	strb	r0, [r2, r3]
    pHandle->txLength++;
 800223c:	89e3      	ldrh	r3, [r4, #14]
 800223e:	3301      	adds	r3, #1
 8002240:	81e3      	strh	r3, [r4, #14]
#ifdef NULL_PTR_CHECK_MCP
  }
#endif
}
 8002242:	b003      	add	sp, #12
 8002244:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch (command)
 8002246:	2b68      	cmp	r3, #104	; 0x68
 8002248:	d05d      	beq.n	8002306 <MCP_ReceivedPacket+0x126>
 800224a:	42b3      	cmp	r3, r6
 800224c:	d06b      	beq.n	8002326 <MCP_ReceivedPacket+0x146>
 800224e:	2b48      	cmp	r3, #72	; 0x48
 8002250:	d1f0      	bne.n	8002234 <MCP_ReceivedPacket+0x54>
        MCI_Clear_Iqdref(pMCI);
 8002252:	0028      	movs	r0, r5
 8002254:	f7ff f99a 	bl	800158c <MCI_Clear_Iqdref>
        MCPResponse = MCP_CMD_OK;
 8002258:	2000      	movs	r0, #0
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800225a:	89e3      	ldrh	r3, [r4, #14]
        break;
 800225c:	e7ec      	b.n	8002238 <MCP_ReceivedPacket+0x58>
    pHandle->txLength = 0U;
 800225e:	2500      	movs	r5, #0
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002260:	89a0      	ldrh	r0, [r4, #12]
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8002262:	6822      	ldr	r2, [r4, #0]
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002264:	3802      	subs	r0, #2
 8002266:	b280      	uxth	r0, r0
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 8002268:	3102      	adds	r1, #2
      userCommand = ((uint8_t)(command & 0xF8U) >> 3U);
 800226a:	b2db      	uxtb	r3, r3
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 800226c:	81a0      	strh	r0, [r4, #12]
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 800226e:	6061      	str	r1, [r4, #4]
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8002270:	8992      	ldrh	r2, [r2, #12]
      userCommand = ((uint8_t)(command & 0xF8U) >> 3U);
 8002272:	08de      	lsrs	r6, r3, #3
    pHandle->txLength = 0U;
 8002274:	81e5      	strh	r5, [r4, #14]
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 8002276:	2b0f      	cmp	r3, #15
 8002278:	d937      	bls.n	80022ea <MCP_ReceivedPacket+0x10a>
        MCPResponse = MCP_CMD_OK;
 800227a:	2300      	movs	r3, #0
          MCPResponse = MCP_ERROR_CALLBACK_NOT_REGISTRED;
 800227c:	200d      	movs	r0, #13
 800227e:	e7db      	b.n	8002238 <MCP_ReceivedPacket+0x58>
        if (IDLE == MCI_GetSTMState(pMCI))
 8002280:	0028      	movs	r0, r5
 8002282:	f7ff f8b7 	bl	80013f4 <MCI_GetSTMState>
 8002286:	2800      	cmp	r0, #0
 8002288:	d045      	beq.n	8002316 <MCP_ReceivedPacket+0x136>
          (void)MCI_StopMotor(pMCI);
 800228a:	0028      	movs	r0, r5
 800228c:	f7ff f8ea 	bl	8001464 <MCI_StopMotor>
          MCPResponse = MCP_CMD_OK;
 8002290:	2000      	movs	r0, #0
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002292:	89e3      	ldrh	r3, [r4, #14]
 8002294:	e7d0      	b.n	8002238 <MCP_ReceivedPacket+0x58>
        if (RUN == MCI_GetSTMState(pMCI))
 8002296:	0028      	movs	r0, r5
 8002298:	f7ff f8ac 	bl	80013f4 <MCI_GetSTMState>
 800229c:	2806      	cmp	r0, #6
 800229e:	d1f7      	bne.n	8002290 <MCP_ReceivedPacket+0xb0>
          MCI_StopRamp(pMCI);
 80022a0:	0028      	movs	r0, r5
 80022a2:	f7ff f93b 	bl	800151c <MCI_StopRamp>
        MCPResponse = MCP_CMD_OK;
 80022a6:	2000      	movs	r0, #0
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80022a8:	89e3      	ldrh	r3, [r4, #14]
 80022aa:	e7c5      	b.n	8002238 <MCP_ReceivedPacket+0x58>
        (void)MCI_FaultAcknowledged(pMCI);
 80022ac:	0028      	movs	r0, r5
 80022ae:	f7ff f8f7 	bl	80014a0 <MCI_FaultAcknowledged>
        MCPResponse = MCP_CMD_OK;
 80022b2:	2000      	movs	r0, #0
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80022b4:	89e3      	ldrh	r3, [r4, #14]
        break;
 80022b6:	e7bf      	b.n	8002238 <MCP_ReceivedPacket+0x58>
        pHandle->txLength = 4U;
 80022b8:	2304      	movs	r3, #4
        *pHandle->txBuffer = MCP_VERSION;
 80022ba:	2201      	movs	r2, #1
        pHandle->txLength = 4U;
 80022bc:	81e3      	strh	r3, [r4, #14]
        *pHandle->txBuffer = MCP_VERSION;
 80022be:	68a3      	ldr	r3, [r4, #8]
        MCPResponse = MCP_CMD_OK;
 80022c0:	2000      	movs	r0, #0
        *pHandle->txBuffer = MCP_VERSION;
 80022c2:	701a      	strb	r2, [r3, #0]
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80022c4:	89e3      	ldrh	r3, [r4, #14]
        break;
 80022c6:	e7b7      	b.n	8002238 <MCP_ReceivedPacket+0x58>
        MCPResponse = RI_SetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 80022c8:	4661      	mov	r1, ip
 80022ca:	0020      	movs	r0, r4
 80022cc:	f7ff fec8 	bl	8002060 <RI_SetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80022d0:	89e3      	ldrh	r3, [r4, #14]
        break;
 80022d2:	e7b1      	b.n	8002238 <MCP_ReceivedPacket+0x58>
        MCPResponse = RI_GetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 80022d4:	4661      	mov	r1, ip
 80022d6:	0020      	movs	r0, r4
 80022d8:	f7ff ff36 	bl	8002148 <RI_GetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80022dc:	89e3      	ldrh	r3, [r4, #14]
        break;
 80022de:	e7ab      	b.n	8002238 <MCP_ReceivedPacket+0x58>
        MCPResponse = (MCI_StartWithPolarizationMotor(pMCI) == false) ? MCP_CMD_OK : MCP_CMD_NOK;
 80022e0:	0028      	movs	r0, r5
 80022e2:	f7ff f8a5 	bl	8001430 <MCI_StartWithPolarizationMotor>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80022e6:	89e3      	ldrh	r3, [r4, #14]
 80022e8:	e7a6      	b.n	8002238 <MCP_ReceivedPacket+0x58>
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 80022ea:	3a01      	subs	r2, #1
 80022ec:	b212      	sxth	r2, r2
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 80022ee:	4b11      	ldr	r3, [pc, #68]	; (8002334 <MCP_ReceivedPacket+0x154>)
 80022f0:	00b6      	lsls	r6, r6, #2
 80022f2:	58f5      	ldr	r5, [r6, r3]
 80022f4:	2d00      	cmp	r5, #0
 80022f6:	d0c0      	beq.n	800227a <MCP_ReceivedPacket+0x9a>
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 80022f8:	68a3      	ldr	r3, [r4, #8]
 80022fa:	9300      	str	r3, [sp, #0]
 80022fc:	0023      	movs	r3, r4
 80022fe:	330e      	adds	r3, #14
 8002300:	47a8      	blx	r5
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002302:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 8002304:	e798      	b.n	8002238 <MCP_ReceivedPacket+0x58>
        MCPResponse = MC_ProfilerCommand(pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength,
 8002306:	68a3      	ldr	r3, [r4, #8]
 8002308:	9300      	str	r3, [sp, #0]
 800230a:	0023      	movs	r3, r4
 800230c:	330e      	adds	r3, #14
 800230e:	f7ff f805 	bl	800131c <MC_ProfilerCommand>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002312:	89e3      	ldrh	r3, [r4, #14]
        break;
 8002314:	e790      	b.n	8002238 <MCP_ReceivedPacket+0x58>
          MCPResponse = (MCI_StartWithPolarizationMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 8002316:	0028      	movs	r0, r5
 8002318:	f7ff f88a 	bl	8001430 <MCI_StartWithPolarizationMotor>
 800231c:	2301      	movs	r3, #1
 800231e:	4058      	eors	r0, r3
 8002320:	b2c0      	uxtb	r0, r0
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002322:	89e3      	ldrh	r3, [r4, #14]
 8002324:	e788      	b.n	8002238 <MCP_ReceivedPacket+0x58>
    switch (command)
 8002326:	2600      	movs	r6, #0
 8002328:	e7e1      	b.n	80022ee <MCP_ReceivedPacket+0x10e>
 800232a:	46c0      	nop			; (mov r8, r8)
 800232c:	20000670 	.word	0x20000670
 8002330:	08006ae8 	.word	0x08006ae8
 8002334:	200007f0 	.word	0x200007f0

08002338 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 8002338:	b510      	push	{r4, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  (void)HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / SYS_TICK_FREQUENCY);
 800233a:	f002 f8a3 	bl	8004484 <HAL_RCC_GetHCLKFreq>
 800233e:	21fa      	movs	r1, #250	; 0xfa
 8002340:	00c9      	lsls	r1, r1, #3
 8002342:	f7fd fee1 	bl	8000108 <__udivsi3>
 8002346:	f001 fc11 	bl	8003b6c <HAL_SYSTICK_Config>
  HAL_NVIC_SetPriority(SysTick_IRQn, uwTickPrio, 0U);
 800234a:	2001      	movs	r0, #1
 800234c:	4b05      	ldr	r3, [pc, #20]	; (8002364 <MX_MotorControl_Init+0x2c>)
 800234e:	2200      	movs	r2, #0
 8002350:	6819      	ldr	r1, [r3, #0]
 8002352:	4240      	negs	r0, r0
 8002354:	f001 fbcc 	bl	8003af0 <HAL_NVIC_SetPriority>

  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 8002358:	4803      	ldr	r0, [pc, #12]	; (8002368 <MX_MotorControl_Init+0x30>)
 800235a:	f7ff fa35 	bl	80017c8 <MCboot>
  mc_lock_pins();
 800235e:	f7ff fe09 	bl	8001f74 <mc_lock_pins>
}
 8002362:	bd10      	pop	{r4, pc}
 8002364:	20000474 	.word	0x20000474
 8002368:	200007f8 	.word	0x200007f8

0800236c <PWMC_GetPhaseCurrents>:
  * @param  Iab: Pointer to the structure that will receive motor current
  *         of phases A & B in ElectricalValue format.
  */
//cstat !MISRAC2012-Rule-8.13 !RED-func-no-effect
__weak void PWMC_GetPhaseCurrents(PWMC_Handle_t *pHandle, ab_t *Iab)
{
 800236c:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctGetPhaseCurrents(pHandle, Iab);
 800236e:	6803      	ldr	r3, [r0, #0]
 8002370:	4798      	blx	r3
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
}
 8002372:	bd10      	pop	{r4, pc}

08002374 <PWMC_SetPhaseVoltage>:
  * @param  Valfa_beta: Voltage Components expressed in the @f$(\alpha, \beta)@f$ reference frame.
  * @retval #MC_NO_ERROR if no error occurred or #MC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage(PWMC_Handle_t *pHandle, alphabeta_t Valfa_beta)
{
 8002374:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002376:	b083      	sub	sp, #12
 8002378:	9101      	str	r1, [sp, #4]
    int32_t wUBeta;
    int32_t wTimePhA;
    int32_t wTimePhB;
    int32_t wTimePhC;

    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 800237a:	b20a      	sxth	r2, r1
{
 800237c:	000b      	movs	r3, r1
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 800237e:	214e      	movs	r1, #78	; 0x4e
 8002380:	5a41      	ldrh	r1, [r0, r1]
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8002382:	141b      	asrs	r3, r3, #16
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8002384:	4351      	muls	r1, r2
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8002386:	2272      	movs	r2, #114	; 0x72
 8002388:	5a85      	ldrh	r5, [r0, r2]
 800238a:	436b      	muls	r3, r5
 800238c:	005b      	lsls	r3, r3, #1

    wX = wUBeta;
    wY = (wUBeta + wUAlpha) / 2;
 800238e:	1acf      	subs	r7, r1, r3
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8002390:	425e      	negs	r6, r3
    wY = (wUBeta + wUAlpha) / 2;
 8002392:	0ffc      	lsrs	r4, r7, #31
 8002394:	19e4      	adds	r4, r4, r7
    wZ = (wUBeta - wUAlpha) / 2;
 8002396:	1a71      	subs	r1, r6, r1
    wY = (wUBeta + wUAlpha) / 2;
 8002398:	1063      	asrs	r3, r4, #1
    wZ = (wUBeta - wUAlpha) / 2;
 800239a:	0fcc      	lsrs	r4, r1, #31
 800239c:	1864      	adds	r4, r4, r1
 800239e:	1064      	asrs	r4, r4, #1

    /* Sector calculation from wX, wY, wZ */
    if (wY < 0)
 80023a0:	1c7a      	adds	r2, r7, #1
 80023a2:	db66      	blt.n	8002472 <PWMC_SetPhaseVoltage+0xfe>
        }
        }
    }
    else /* wY > 0 */
    {
      if (wZ >= 0)
 80023a4:	1c4a      	adds	r2, r1, #1
 80023a6:	db3e      	blt.n	8002426 <PWMC_SetPhaseVoltage+0xb2>
      {
        pHandle->Sector = SECTOR_2;
 80023a8:	227c      	movs	r2, #124	; 0x7c
 80023aa:	2601      	movs	r6, #1
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80023ac:	1b1c      	subs	r4, r3, r4
 80023ae:	17e3      	asrs	r3, r4, #31
 80023b0:	039b      	lsls	r3, r3, #14
 80023b2:	0b9b      	lsrs	r3, r3, #14
 80023b4:	191b      	adds	r3, r3, r4
        wTimePhB = wTimePhA + (wZ / 131072);
        wTimePhC = wTimePhA - (wY / 131072);

        if(true == pHandle->SingleShuntTopology)
 80023b6:	2487      	movs	r4, #135	; 0x87
        pHandle->Sector = SECTOR_2;
 80023b8:	5486      	strb	r6, [r0, r2]
        wTimePhB = wTimePhA + (wZ / 131072);
 80023ba:	17ca      	asrs	r2, r1, #31
 80023bc:	0392      	lsls	r2, r2, #14
 80023be:	0b92      	lsrs	r2, r2, #14
 80023c0:	1852      	adds	r2, r2, r1
        wTimePhC = wTimePhA - (wY / 131072);
 80023c2:	17f9      	asrs	r1, r7, #31
 80023c4:	0389      	lsls	r1, r1, #14
 80023c6:	0b89      	lsrs	r1, r1, #14
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80023c8:	149b      	asrs	r3, r3, #18
 80023ca:	08ad      	lsrs	r5, r5, #2
        wTimePhC = wTimePhA - (wY / 131072);
 80023cc:	19c9      	adds	r1, r1, r7
        if(true == pHandle->SingleShuntTopology)
 80023ce:	5d04      	ldrb	r4, [r0, r4]
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80023d0:	195b      	adds	r3, r3, r5
        wTimePhB = wTimePhA + (wZ / 131072);
 80023d2:	1492      	asrs	r2, r2, #18
        wTimePhC = wTimePhA - (wY / 131072);
 80023d4:	1489      	asrs	r1, r1, #18
        wTimePhB = wTimePhA + (wZ / 131072);
 80023d6:	18d2      	adds	r2, r2, r3
        wTimePhC = wTimePhA - (wY / 131072);
 80023d8:	1a59      	subs	r1, r3, r1
        if(true == pHandle->SingleShuntTopology)
 80023da:	2c00      	cmp	r4, #0
 80023dc:	d169      	bne.n	80024b2 <PWMC_SetPhaseVoltage+0x13e>
          pHandle->midDuty = 0U;
          pHandle->highDuty = 1U;
        }
        else
        {
        pHandle->lowDuty = (uint16_t)wTimePhB;
 80023de:	b297      	uxth	r7, r2
        pHandle->midDuty = (uint16_t)wTimePhA;
 80023e0:	b29e      	uxth	r6, r3
        pHandle->highDuty = (uint16_t)wTimePhC;
 80023e2:	b28d      	uxth	r5, r1
          pHandle->lowDuty = (uint16_t)wTimePhC;
 80023e4:	2458      	movs	r4, #88	; 0x58
 80023e6:	5307      	strh	r7, [r0, r4]
          pHandle->midDuty = (uint16_t)wTimePhB;
 80023e8:	3402      	adds	r4, #2
 80023ea:	5306      	strh	r6, [r0, r4]
          pHandle->highDuty = (uint16_t)wTimePhA;
 80023ec:	3402      	adds	r4, #2
 80023ee:	5305      	strh	r5, [r0, r4]
            pHandle->highDuty = (uint16_t)wTimePhC;
        }
        }
    }

    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 80023f0:	43dc      	mvns	r4, r3
 80023f2:	17e4      	asrs	r4, r4, #31
 80023f4:	4023      	ands	r3, r4
 80023f6:	2450      	movs	r4, #80	; 0x50
 80023f8:	b29b      	uxth	r3, r3
 80023fa:	5303      	strh	r3, [r0, r4]
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 80023fc:	43d4      	mvns	r4, r2
 80023fe:	17e4      	asrs	r4, r4, #31
 8002400:	4022      	ands	r2, r4
 8002402:	2452      	movs	r4, #82	; 0x52
 8002404:	b292      	uxth	r2, r2
 8002406:	5302      	strh	r2, [r0, r4]
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 8002408:	43cc      	mvns	r4, r1
 800240a:	17e4      	asrs	r4, r4, #31
 800240c:	4021      	ands	r1, r4
 800240e:	2454      	movs	r4, #84	; 0x54
 8002410:	b289      	uxth	r1, r1
 8002412:	5301      	strh	r1, [r0, r4]

    if (1U == pHandle->DTTest)
 8002414:	341c      	adds	r4, #28
 8002416:	5b04      	ldrh	r4, [r0, r4]
 8002418:	2c01      	cmp	r4, #1
 800241a:	d100      	bne.n	800241e <PWMC_SetPhaseVoltage+0xaa>
 800241c:	e08b      	b.n	8002536 <PWMC_SetPhaseVoltage+0x1c2>
      else
      {
        pHandle->CntPhC -= pHandle->DTCompCnt;
      }
    }
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 800241e:	6943      	ldr	r3, [r0, #20]
 8002420:	4798      	blx	r3
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (returnValue);
}
 8002422:	b003      	add	sp, #12
 8002424:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ( wX <= 0 )
 8002426:	2e00      	cmp	r6, #0
 8002428:	dd66      	ble.n	80024f8 <PWMC_SetPhaseVoltage+0x184>
          pHandle->Sector = SECTOR_1;
 800242a:	237c      	movs	r3, #124	; 0x7c
 800242c:	2200      	movs	r2, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 800242e:	1b34      	subs	r4, r6, r4
          pHandle->Sector = SECTOR_1;
 8002430:	54c2      	strb	r2, [r0, r3]
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8002432:	17e3      	asrs	r3, r4, #31
 8002434:	039b      	lsls	r3, r3, #14
 8002436:	0b9b      	lsrs	r3, r3, #14
 8002438:	191b      	adds	r3, r3, r4
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 800243a:	247f      	movs	r4, #127	; 0x7f
          wTimePhB = wTimePhA + (wZ / 131072);
 800243c:	17ca      	asrs	r2, r1, #31
 800243e:	0392      	lsls	r2, r2, #14
 8002440:	0b92      	lsrs	r2, r2, #14
 8002442:	1852      	adds	r2, r2, r1
          wTimePhC = wTimePhB - (wX / 131072);
 8002444:	17f1      	asrs	r1, r6, #31
 8002446:	03c9      	lsls	r1, r1, #15
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8002448:	149b      	asrs	r3, r3, #18
 800244a:	08ad      	lsrs	r5, r5, #2
          wTimePhC = wTimePhB - (wX / 131072);
 800244c:	0bc9      	lsrs	r1, r1, #15
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 800244e:	195b      	adds	r3, r3, r5
          wTimePhB = wTimePhA + (wZ / 131072);
 8002450:	1492      	asrs	r2, r2, #18
          wTimePhC = wTimePhB - (wX / 131072);
 8002452:	1989      	adds	r1, r1, r6
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 8002454:	5d04      	ldrb	r4, [r0, r4]
          wTimePhB = wTimePhA + (wZ / 131072);
 8002456:	18d2      	adds	r2, r2, r3
          wTimePhC = wTimePhB - (wX / 131072);
 8002458:	1449      	asrs	r1, r1, #17
 800245a:	1a51      	subs	r1, r2, r1
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 800245c:	2c00      	cmp	r4, #0
 800245e:	d104      	bne.n	800246a <PWMC_SetPhaseVoltage+0xf6>
 8002460:	3487      	adds	r4, #135	; 0x87
 8002462:	5d04      	ldrb	r4, [r0, r4]
 8002464:	2c00      	cmp	r4, #0
 8002466:	d100      	bne.n	800246a <PWMC_SetPhaseVoltage+0xf6>
 8002468:	e0ba      	b.n	80025e0 <PWMC_SetPhaseVoltage+0x26c>
 800246a:	2702      	movs	r7, #2
 800246c:	2601      	movs	r6, #1
 800246e:	2500      	movs	r5, #0
 8002470:	e7b8      	b.n	80023e4 <PWMC_SetPhaseVoltage+0x70>
      if (wZ < 0)
 8002472:	1c4a      	adds	r2, r1, #1
 8002474:	db79      	blt.n	800256a <PWMC_SetPhaseVoltage+0x1f6>
        if (wX <= 0)
 8002476:	2e00      	cmp	r6, #0
 8002478:	dd1f      	ble.n	80024ba <PWMC_SetPhaseVoltage+0x146>
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 800247a:	1b9c      	subs	r4, r3, r6
          pHandle->Sector = SECTOR_3;
 800247c:	227c      	movs	r2, #124	; 0x7c
 800247e:	2102      	movs	r1, #2
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8002480:	17e3      	asrs	r3, r4, #31
 8002482:	039b      	lsls	r3, r3, #14
 8002484:	0b9b      	lsrs	r3, r3, #14
 8002486:	191b      	adds	r3, r3, r4
          if(true == pHandle->SingleShuntTopology)
 8002488:	2487      	movs	r4, #135	; 0x87
          pHandle->Sector = SECTOR_3;
 800248a:	5481      	strb	r1, [r0, r2]
          wTimePhC = wTimePhA - (wY / 131072);
 800248c:	17f9      	asrs	r1, r7, #31
 800248e:	0389      	lsls	r1, r1, #14
 8002490:	0b89      	lsrs	r1, r1, #14
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8002492:	149b      	asrs	r3, r3, #18
 8002494:	08ad      	lsrs	r5, r5, #2
          wTimePhC = wTimePhA - (wY / 131072);
 8002496:	19c9      	adds	r1, r1, r7
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8002498:	195b      	adds	r3, r3, r5
          wTimePhC = wTimePhA - (wY / 131072);
 800249a:	1489      	asrs	r1, r1, #18
          if(true == pHandle->SingleShuntTopology)
 800249c:	5d04      	ldrb	r4, [r0, r4]
          wTimePhC = wTimePhA - (wY / 131072);
 800249e:	1a59      	subs	r1, r3, r1
          wTimePhB = wTimePhC + (wX / 131072);
 80024a0:	1472      	asrs	r2, r6, #17
 80024a2:	1852      	adds	r2, r2, r1
          if(true == pHandle->SingleShuntTopology)
 80024a4:	2c00      	cmp	r4, #0
 80024a6:	d000      	beq.n	80024aa <PWMC_SetPhaseVoltage+0x136>
 80024a8:	e08e      	b.n	80025c8 <PWMC_SetPhaseVoltage+0x254>
          pHandle->lowDuty = (uint16_t)wTimePhB;
 80024aa:	b297      	uxth	r7, r2
          pHandle->midDuty = (uint16_t)wTimePhC;
 80024ac:	b28e      	uxth	r6, r1
          pHandle->highDuty = (uint16_t)wTimePhA;
 80024ae:	b29d      	uxth	r5, r3
 80024b0:	e798      	b.n	80023e4 <PWMC_SetPhaseVoltage+0x70>
 80024b2:	2702      	movs	r7, #2
 80024b4:	2600      	movs	r6, #0
 80024b6:	2501      	movs	r5, #1
 80024b8:	e794      	b.n	80023e4 <PWMC_SetPhaseVoltage+0x70>
          pHandle->Sector = SECTOR_4;
 80024ba:	237c      	movs	r3, #124	; 0x7c
 80024bc:	2203      	movs	r2, #3
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 80024be:	1b34      	subs	r4, r6, r4
          pHandle->Sector = SECTOR_4;
 80024c0:	54c2      	strb	r2, [r0, r3]
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 80024c2:	17e3      	asrs	r3, r4, #31
 80024c4:	039b      	lsls	r3, r3, #14
 80024c6:	0b9b      	lsrs	r3, r3, #14
 80024c8:	191b      	adds	r3, r3, r4
          if(true == pHandle->SingleShuntTopology)
 80024ca:	2487      	movs	r4, #135	; 0x87
          wTimePhB = wTimePhA + (wZ / 131072);
 80024cc:	17ca      	asrs	r2, r1, #31
 80024ce:	0392      	lsls	r2, r2, #14
 80024d0:	0b92      	lsrs	r2, r2, #14
 80024d2:	1852      	adds	r2, r2, r1
          wTimePhC = wTimePhB - (wX / 131072);
 80024d4:	17f1      	asrs	r1, r6, #31
 80024d6:	03c9      	lsls	r1, r1, #15
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 80024d8:	149b      	asrs	r3, r3, #18
 80024da:	08ad      	lsrs	r5, r5, #2
          wTimePhC = wTimePhB - (wX / 131072);
 80024dc:	0bc9      	lsrs	r1, r1, #15
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 80024de:	195b      	adds	r3, r3, r5
          wTimePhB = wTimePhA + (wZ / 131072);
 80024e0:	1492      	asrs	r2, r2, #18
          wTimePhC = wTimePhB - (wX / 131072);
 80024e2:	1989      	adds	r1, r1, r6
          if(true == pHandle->SingleShuntTopology)
 80024e4:	5d04      	ldrb	r4, [r0, r4]
          wTimePhB = wTimePhA + (wZ / 131072);
 80024e6:	18d2      	adds	r2, r2, r3
          wTimePhC = wTimePhB - (wX / 131072);
 80024e8:	1449      	asrs	r1, r1, #17
 80024ea:	1a51      	subs	r1, r2, r1
          if(true == pHandle->SingleShuntTopology)
 80024ec:	2c00      	cmp	r4, #0
 80024ee:	d073      	beq.n	80025d8 <PWMC_SetPhaseVoltage+0x264>
 80024f0:	2700      	movs	r7, #0
 80024f2:	2601      	movs	r6, #1
 80024f4:	2502      	movs	r5, #2
 80024f6:	e775      	b.n	80023e4 <PWMC_SetPhaseVoltage+0x70>
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 80024f8:	1b9c      	subs	r4, r3, r6
          pHandle->Sector = SECTOR_6;
 80024fa:	227c      	movs	r2, #124	; 0x7c
 80024fc:	2105      	movs	r1, #5
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 80024fe:	17e3      	asrs	r3, r4, #31
 8002500:	039b      	lsls	r3, r3, #14
 8002502:	0b9b      	lsrs	r3, r3, #14
 8002504:	191b      	adds	r3, r3, r4
          if(true == pHandle->SingleShuntTopology)
 8002506:	2487      	movs	r4, #135	; 0x87
          pHandle->Sector = SECTOR_6;
 8002508:	5481      	strb	r1, [r0, r2]
          wTimePhC = wTimePhA - (wY / 131072);
 800250a:	17f9      	asrs	r1, r7, #31
 800250c:	0389      	lsls	r1, r1, #14
          wTimePhB = wTimePhC + (wX / 131072);
 800250e:	17f2      	asrs	r2, r6, #31
          wTimePhC = wTimePhA - (wY / 131072);
 8002510:	0b89      	lsrs	r1, r1, #14
          wTimePhB = wTimePhC + (wX / 131072);
 8002512:	03d2      	lsls	r2, r2, #15
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 8002514:	149b      	asrs	r3, r3, #18
 8002516:	08ad      	lsrs	r5, r5, #2
          wTimePhC = wTimePhA - (wY / 131072);
 8002518:	19c9      	adds	r1, r1, r7
          wTimePhB = wTimePhC + (wX / 131072);
 800251a:	0bd2      	lsrs	r2, r2, #15
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 800251c:	195b      	adds	r3, r3, r5
          wTimePhC = wTimePhA - (wY / 131072);
 800251e:	1489      	asrs	r1, r1, #18
          wTimePhB = wTimePhC + (wX / 131072);
 8002520:	1992      	adds	r2, r2, r6
          if(true == pHandle->SingleShuntTopology)
 8002522:	5d04      	ldrb	r4, [r0, r4]
          wTimePhC = wTimePhA - (wY / 131072);
 8002524:	1a59      	subs	r1, r3, r1
          wTimePhB = wTimePhC + (wX / 131072);
 8002526:	1452      	asrs	r2, r2, #17
 8002528:	1852      	adds	r2, r2, r1
          if(true == pHandle->SingleShuntTopology)
 800252a:	2c00      	cmp	r4, #0
 800252c:	d050      	beq.n	80025d0 <PWMC_SetPhaseVoltage+0x25c>
 800252e:	2701      	movs	r7, #1
 8002530:	2602      	movs	r6, #2
 8002532:	2500      	movs	r5, #0
 8002534:	e756      	b.n	80023e4 <PWMC_SetPhaseVoltage+0x70>
      if (pHandle->Ia > 0)
 8002536:	3461      	adds	r4, #97	; 0x61
 8002538:	5f04      	ldrsh	r4, [r0, r4]
 800253a:	2c00      	cmp	r4, #0
 800253c:	dd3b      	ble.n	80025b6 <PWMC_SetPhaseVoltage+0x242>
        pHandle->CntPhA += pHandle->DTCompCnt;
 800253e:	2474      	movs	r4, #116	; 0x74
 8002540:	5b04      	ldrh	r4, [r0, r4]
 8002542:	18e3      	adds	r3, r4, r3
 8002544:	b29b      	uxth	r3, r3
 8002546:	2550      	movs	r5, #80	; 0x50
 8002548:	5343      	strh	r3, [r0, r5]
      if (pHandle->Ib > 0)
 800254a:	2364      	movs	r3, #100	; 0x64
 800254c:	5ec3      	ldrsh	r3, [r0, r3]
 800254e:	2b00      	cmp	r3, #0
 8002550:	dd2e      	ble.n	80025b0 <PWMC_SetPhaseVoltage+0x23c>
        pHandle->CntPhB += pHandle->DTCompCnt;
 8002552:	1912      	adds	r2, r2, r4
 8002554:	b292      	uxth	r2, r2
 8002556:	2352      	movs	r3, #82	; 0x52
 8002558:	52c2      	strh	r2, [r0, r3]
      if (pHandle->Ic > 0)
 800255a:	3314      	adds	r3, #20
 800255c:	5ec3      	ldrsh	r3, [r0, r3]
 800255e:	2b00      	cmp	r3, #0
 8002560:	dd22      	ble.n	80025a8 <PWMC_SetPhaseVoltage+0x234>
        pHandle->CntPhC += pHandle->DTCompCnt;
 8002562:	2354      	movs	r3, #84	; 0x54
 8002564:	190c      	adds	r4, r1, r4
 8002566:	52c4      	strh	r4, [r0, r3]
 8002568:	e759      	b.n	800241e <PWMC_SetPhaseVoltage+0xaa>
        pHandle->Sector = SECTOR_5;
 800256a:	227c      	movs	r2, #124	; 0x7c
 800256c:	2604      	movs	r6, #4
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 800256e:	1b1c      	subs	r4, r3, r4
 8002570:	17e3      	asrs	r3, r4, #31
 8002572:	039b      	lsls	r3, r3, #14
 8002574:	0b9b      	lsrs	r3, r3, #14
 8002576:	191b      	adds	r3, r3, r4
        if(true == pHandle->SingleShuntTopology)
 8002578:	2487      	movs	r4, #135	; 0x87
        pHandle->Sector = SECTOR_5;
 800257a:	5486      	strb	r6, [r0, r2]
        wTimePhB = wTimePhA + (wZ / 131072);
 800257c:	17ca      	asrs	r2, r1, #31
 800257e:	0392      	lsls	r2, r2, #14
 8002580:	0b92      	lsrs	r2, r2, #14
 8002582:	1852      	adds	r2, r2, r1
        wTimePhC = wTimePhA - (wY / 131072) ;
 8002584:	17f9      	asrs	r1, r7, #31
 8002586:	0389      	lsls	r1, r1, #14
 8002588:	0b89      	lsrs	r1, r1, #14
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 800258a:	149b      	asrs	r3, r3, #18
 800258c:	08ad      	lsrs	r5, r5, #2
        wTimePhC = wTimePhA - (wY / 131072) ;
 800258e:	19c9      	adds	r1, r1, r7
        if(true == pHandle->SingleShuntTopology)
 8002590:	5d04      	ldrb	r4, [r0, r4]
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002592:	195b      	adds	r3, r3, r5
        wTimePhB = wTimePhA + (wZ / 131072);
 8002594:	1492      	asrs	r2, r2, #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 8002596:	1489      	asrs	r1, r1, #18
        wTimePhB = wTimePhA + (wZ / 131072);
 8002598:	18d2      	adds	r2, r2, r3
        wTimePhC = wTimePhA - (wY / 131072) ;
 800259a:	1a59      	subs	r1, r3, r1
        if(true == pHandle->SingleShuntTopology)
 800259c:	2c00      	cmp	r4, #0
 800259e:	d10f      	bne.n	80025c0 <PWMC_SetPhaseVoltage+0x24c>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 80025a0:	b28f      	uxth	r7, r1
          pHandle->midDuty = (uint16_t)wTimePhA;
 80025a2:	b29e      	uxth	r6, r3
          pHandle->highDuty = (uint16_t)wTimePhB;
 80025a4:	b295      	uxth	r5, r2
 80025a6:	e71d      	b.n	80023e4 <PWMC_SetPhaseVoltage+0x70>
        pHandle->CntPhC -= pHandle->DTCompCnt;
 80025a8:	2354      	movs	r3, #84	; 0x54
 80025aa:	1b09      	subs	r1, r1, r4
 80025ac:	52c1      	strh	r1, [r0, r3]
 80025ae:	e736      	b.n	800241e <PWMC_SetPhaseVoltage+0xaa>
        pHandle->CntPhB -= pHandle->DTCompCnt;
 80025b0:	1b12      	subs	r2, r2, r4
 80025b2:	b292      	uxth	r2, r2
 80025b4:	e7cf      	b.n	8002556 <PWMC_SetPhaseVoltage+0x1e2>
        pHandle->CntPhA -= pHandle->DTCompCnt;
 80025b6:	2474      	movs	r4, #116	; 0x74
 80025b8:	5b04      	ldrh	r4, [r0, r4]
 80025ba:	1b1b      	subs	r3, r3, r4
 80025bc:	b29b      	uxth	r3, r3
 80025be:	e7c2      	b.n	8002546 <PWMC_SetPhaseVoltage+0x1d2>
 80025c0:	2701      	movs	r7, #1
 80025c2:	2600      	movs	r6, #0
 80025c4:	2502      	movs	r5, #2
 80025c6:	e70d      	b.n	80023e4 <PWMC_SetPhaseVoltage+0x70>
 80025c8:	2700      	movs	r7, #0
 80025ca:	2602      	movs	r6, #2
 80025cc:	2501      	movs	r5, #1
 80025ce:	e709      	b.n	80023e4 <PWMC_SetPhaseVoltage+0x70>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 80025d0:	b29f      	uxth	r7, r3
            pHandle->midDuty = (uint16_t)wTimePhC;
 80025d2:	b28e      	uxth	r6, r1
            pHandle->highDuty = (uint16_t)wTimePhB;
 80025d4:	b295      	uxth	r5, r2
 80025d6:	e705      	b.n	80023e4 <PWMC_SetPhaseVoltage+0x70>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 80025d8:	b28f      	uxth	r7, r1
          pHandle->midDuty = (uint16_t)wTimePhB;
 80025da:	b296      	uxth	r6, r2
          pHandle->highDuty = (uint16_t)wTimePhA;
 80025dc:	b29d      	uxth	r5, r3
 80025de:	e701      	b.n	80023e4 <PWMC_SetPhaseVoltage+0x70>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 80025e0:	b29f      	uxth	r7, r3
            pHandle->midDuty = (uint16_t)wTimePhB;
 80025e2:	b296      	uxth	r6, r2
            pHandle->highDuty = (uint16_t)wTimePhC;
 80025e4:	b28d      	uxth	r5, r1
 80025e6:	e6fd      	b.n	80023e4 <PWMC_SetPhaseVoltage+0x70>

080025e8 <PWMC_SwitchOffPWM>:
  *
  * @param  pHandle: Handler of the current instance of the PWM component.
  */
//cstat !MISRAC2012-Rule-8.13 !RED-func-no-effect
__weak void PWMC_SwitchOffPWM(PWMC_Handle_t *pHandle)
{
 80025e8:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOffPwm(pHandle);
 80025ea:	6843      	ldr	r3, [r0, #4]
 80025ec:	4798      	blx	r3
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
}
 80025ee:	bd10      	pop	{r4, pc}

080025f0 <PWMC_SwitchOnPWM>:
  *
  * @param  pHandle: Handler of the current instance of the PWM component.
  */
//cstat !MISRAC2012-Rule-8.13 !RED-func-no-effect
__weak void PWMC_SwitchOnPWM(PWMC_Handle_t *pHandle)
{
 80025f0:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOnPwm(pHandle);
 80025f2:	6883      	ldr	r3, [r0, #8]
 80025f4:	4798      	blx	r3
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
}
 80025f6:	bd10      	pop	{r4, pc}

080025f8 <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, **false** if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr(PWMC_Handle_t *pHandle, CRCAction_t action)
{
 80025f8:	b570      	push	{r4, r5, r6, lr}
 80025fa:	0004      	movs	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    if (CRC_START == action)
 80025fc:	2900      	cmp	r1, #0
 80025fe:	d011      	beq.n	8002624 <PWMC_CurrentReadingCalibr+0x2c>
    {
      PWMC_SwitchOffPWM(pHandle);
      pHandle->pFctCurrReadingCalib(pHandle);
      retVal = true;
    }
    else if (CRC_EXEC == action)
 8002600:	2901      	cmp	r1, #1
 8002602:	d002      	beq.n	800260a <PWMC_CurrentReadingCalibr+0x12>
  bool retVal = false;
 8002604:	2500      	movs	r5, #0
    }
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (retVal);
}
 8002606:	0028      	movs	r0, r5
 8002608:	bd70      	pop	{r4, r5, r6, pc}
      if (pHandle->OffCalibrWaitTimeCounter > 0u)
 800260a:	2260      	movs	r2, #96	; 0x60
 800260c:	5a83      	ldrh	r3, [r0, r2]
        retVal = true;
 800260e:	2501      	movs	r5, #1
      if (pHandle->OffCalibrWaitTimeCounter > 0u)
 8002610:	2b00      	cmp	r3, #0
 8002612:	d0f8      	beq.n	8002606 <PWMC_CurrentReadingCalibr+0xe>
        pHandle->OffCalibrWaitTimeCounter--;
 8002614:	3b01      	subs	r3, #1
 8002616:	b29b      	uxth	r3, r3
 8002618:	5283      	strh	r3, [r0, r2]
        if (0U == pHandle->OffCalibrWaitTimeCounter)
 800261a:	2b00      	cmp	r3, #0
 800261c:	d1f2      	bne.n	8002604 <PWMC_CurrentReadingCalibr+0xc>
          pHandle->pFctCurrReadingCalib(pHandle);
 800261e:	68c3      	ldr	r3, [r0, #12]
 8002620:	4798      	blx	r3
          retVal = true;
 8002622:	e7f0      	b.n	8002606 <PWMC_CurrentReadingCalibr+0xe>
      PWMC_SwitchOffPWM(pHandle);
 8002624:	f7ff ffe0 	bl	80025e8 <PWMC_SwitchOffPWM>
      pHandle->pFctCurrReadingCalib(pHandle);
 8002628:	0020      	movs	r0, r4
 800262a:	68e3      	ldr	r3, [r4, #12]
 800262c:	4798      	blx	r3
      retVal = true;
 800262e:	2501      	movs	r5, #1
 8002630:	e7e9      	b.n	8002606 <PWMC_CurrentReadingCalibr+0xe>
 8002632:	46c0      	nop			; (mov r8, r8)

08002634 <PWMC_OCP_Handler>:
    tempPointer = MC_NULL;
  }
  else
  {
#endif
    if (false == pHandle->BrakeActionLock)
 8002634:	2385      	movs	r3, #133	; 0x85
 8002636:	5cc3      	ldrb	r3, [r0, r3]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d103      	bne.n	8002644 <PWMC_OCP_Handler+0x10>
    {
      if (ES_GPIO == pHandle->LowSideOutputs)
 800263c:	337d      	adds	r3, #125	; 0x7d
 800263e:	5cc3      	ldrb	r3, [r0, r3]
 8002640:	2b02      	cmp	r3, #2
 8002642:	d004      	beq.n	800264e <PWMC_OCP_Handler+0x1a>
    }
    else
    {
      /* Nothing to do */
    }
    pHandle->OverCurrentFlag = true;
 8002644:	2382      	movs	r3, #130	; 0x82
 8002646:	2201      	movs	r2, #1
 8002648:	54c2      	strb	r2, [r0, r3]
    tempPointer = &(pHandle->Motor);
 800264a:	307a      	adds	r0, #122	; 0x7a
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (tempPointer);
}
 800264c:	4770      	bx	lr
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_u_port, pHandle->pwm_en_u_pin);
 800264e:	2248      	movs	r2, #72	; 0x48
 8002650:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8002652:	5a82      	ldrh	r2, [r0, r2]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8002654:	629a      	str	r2, [r3, #40]	; 0x28
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_v_port, pHandle->pwm_en_v_pin);
 8002656:	224a      	movs	r2, #74	; 0x4a
 8002658:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800265a:	5a82      	ldrh	r2, [r0, r2]
 800265c:	629a      	str	r2, [r3, #40]	; 0x28
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_w_port, pHandle->pwm_en_w_pin);
 800265e:	224c      	movs	r2, #76	; 0x4c
 8002660:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002662:	5a82      	ldrh	r2, [r0, r2]
 8002664:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002666:	e7ed      	b.n	8002644 <PWMC_OCP_Handler+0x10>

08002668 <PWMC_IsFaultOccurred>:
  */
__weak uint16_t PWMC_IsFaultOccurred(PWMC_Handle_t *pHandle)
{
  uint16_t retVal = MC_NO_FAULTS;

  if (true == pHandle->OverVoltageFlag)
 8002668:	2283      	movs	r2, #131	; 0x83
{
 800266a:	b510      	push	{r4, lr}
  if (true == pHandle->OverVoltageFlag)
 800266c:	5c81      	ldrb	r1, [r0, r2]
{
 800266e:	0003      	movs	r3, r0
  if (true == pHandle->OverVoltageFlag)
 8002670:	2900      	cmp	r1, #0
 8002672:	d015      	beq.n	80026a0 <PWMC_IsFaultOccurred+0x38>
  {
    retVal = MC_OVER_VOLT;
    pHandle->OverVoltageFlag = false;
 8002674:	2100      	movs	r1, #0
 8002676:	2442      	movs	r4, #66	; 0x42
 8002678:	5481      	strb	r1, [r0, r2]
    retVal = MC_OVER_VOLT;
 800267a:	2002      	movs	r0, #2
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->OverCurrentFlag)
 800267c:	2282      	movs	r2, #130	; 0x82
 800267e:	5c99      	ldrb	r1, [r3, r2]
 8002680:	2900      	cmp	r1, #0
 8002682:	d002      	beq.n	800268a <PWMC_IsFaultOccurred+0x22>
  {
    retVal |= MC_OVER_CURR;
    pHandle->OverCurrentFlag = false;
 8002684:	2100      	movs	r1, #0
    retVal |= MC_OVER_CURR;
 8002686:	0020      	movs	r0, r4
    pHandle->OverCurrentFlag = false;
 8002688:	5499      	strb	r1, [r3, r2]
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->driverProtectionFlag)
 800268a:	2284      	movs	r2, #132	; 0x84
 800268c:	5c99      	ldrb	r1, [r3, r2]
 800268e:	2900      	cmp	r1, #0
 8002690:	d005      	beq.n	800269e <PWMC_IsFaultOccurred+0x36>
  {
    retVal |= MC_DP_FAULT;
 8002692:	2180      	movs	r1, #128	; 0x80
 8002694:	00c9      	lsls	r1, r1, #3
 8002696:	4308      	orrs	r0, r1
    pHandle->driverProtectionFlag = false;
 8002698:	2100      	movs	r1, #0
    retVal |= MC_DP_FAULT;
 800269a:	b280      	uxth	r0, r0
    pHandle->driverProtectionFlag = false;
 800269c:	5499      	strb	r1, [r3, r2]
  {
    /* Nothing to do */
  }

  return (retVal);
}
 800269e:	bd10      	pop	{r4, pc}
 80026a0:	2440      	movs	r4, #64	; 0x40
  uint16_t retVal = MC_NO_FAULTS;
 80026a2:	2000      	movs	r0, #0
 80026a4:	e7ea      	b.n	800267c <PWMC_IsFaultOccurred+0x14>
 80026a6:	46c0      	nop			; (mov r8, r8)

080026a8 <RI_SetRegisterGlobal>:
#include "mcp.h"
#include "mcp_config.h"
#include "mc_configuration_registers.h"

uint8_t RI_SetRegisterGlobal(uint16_t regID, uint8_t typeID, uint8_t *data, uint16_t *size, int16_t dataAvailable)
{
 80026a8:	b530      	push	{r4, r5, lr}
 80026aa:	ac03      	add	r4, sp, #12
 80026ac:	2500      	movs	r5, #0
 80026ae:	5f64      	ldrsh	r4, [r4, r5]
  uint8_t retVal = MCP_CMD_OK;
  switch(typeID)
 80026b0:	2918      	cmp	r1, #24
 80026b2:	d031      	beq.n	8002718 <RI_SetRegisterGlobal+0x70>
 80026b4:	d815      	bhi.n	80026e2 <RI_SetRegisterGlobal+0x3a>
 80026b6:	2908      	cmp	r1, #8
 80026b8:	d039      	beq.n	800272e <RI_SetRegisterGlobal+0x86>
 80026ba:	2910      	cmp	r1, #16
 80026bc:	d133      	bne.n	8002726 <RI_SetRegisterGlobal+0x7e>
      break;
    }

    case TYPE_DATA_16BIT:
    {
      switch (regID)
 80026be:	22e5      	movs	r2, #229	; 0xe5
 80026c0:	0112      	lsls	r2, r2, #4
 80026c2:	4290      	cmp	r0, r2
 80026c4:	d03a      	beq.n	800273c <RI_SetRegisterGlobal+0x94>
 80026c6:	d91e      	bls.n	8002706 <RI_SetRegisterGlobal+0x5e>
 80026c8:	22e9      	movs	r2, #233	; 0xe9
 80026ca:	0112      	lsls	r2, r2, #4
 80026cc:	4290      	cmp	r0, r2
 80026ce:	d035      	beq.n	800273c <RI_SetRegisterGlobal+0x94>
 80026d0:	4a1e      	ldr	r2, [pc, #120]	; (800274c <RI_SetRegisterGlobal+0xa4>)
 80026d2:	4694      	mov	ip, r2
 80026d4:	4460      	add	r0, ip
 80026d6:	1e42      	subs	r2, r0, #1
 80026d8:	4190      	sbcs	r0, r2
 80026da:	3004      	adds	r0, #4
        {
          retVal = MCP_ERROR_UNKNOWN_REG;
          break;
        }
      }
      *size = 2;
 80026dc:	2202      	movs	r2, #2
 80026de:	801a      	strh	r2, [r3, #0]
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
      break;
    }
  }
  return (retVal);
}
 80026e0:	bd30      	pop	{r4, r5, pc}
  switch(typeID)
 80026e2:	2928      	cmp	r1, #40	; 0x28
 80026e4:	d11f      	bne.n	8002726 <RI_SetRegisterGlobal+0x7e>
      *size = rawSize + 2U;
 80026e6:	8812      	ldrh	r2, [r2, #0]
      if (*size > (uint16_t)dataAvailable)
 80026e8:	b2a4      	uxth	r4, r4
      *size = rawSize + 2U;
 80026ea:	3202      	adds	r2, #2
 80026ec:	b292      	uxth	r2, r2
 80026ee:	801a      	strh	r2, [r3, #0]
      if (*size > (uint16_t)dataAvailable)
 80026f0:	42a2      	cmp	r2, r4
 80026f2:	d825      	bhi.n	8002740 <RI_SetRegisterGlobal+0x98>
        switch (regID)
 80026f4:	28e8      	cmp	r0, #232	; 0xe8
 80026f6:	d027      	beq.n	8002748 <RI_SetRegisterGlobal+0xa0>
 80026f8:	2380      	movs	r3, #128	; 0x80
 80026fa:	4398      	bics	r0, r3
            retVal = MCP_ERROR_RO_REG;
 80026fc:	3828      	subs	r0, #40	; 0x28
 80026fe:	1e43      	subs	r3, r0, #1
 8002700:	4198      	sbcs	r0, r3
 8002702:	3004      	adds	r0, #4
 8002704:	e7ec      	b.n	80026e0 <RI_SetRegisterGlobal+0x38>
 8002706:	2240      	movs	r2, #64	; 0x40
 8002708:	4390      	bics	r0, r2
 800270a:	4a11      	ldr	r2, [pc, #68]	; (8002750 <RI_SetRegisterGlobal+0xa8>)
 800270c:	4694      	mov	ip, r2
 800270e:	4460      	add	r0, ip
 8002710:	1e42      	subs	r2, r0, #1
 8002712:	4190      	sbcs	r0, r2
 8002714:	3004      	adds	r0, #4
 8002716:	e7e1      	b.n	80026dc <RI_SetRegisterGlobal+0x34>
          retVal = MCP_ERROR_UNKNOWN_REG;
 8002718:	3818      	subs	r0, #24
 800271a:	1e42      	subs	r2, r0, #1
 800271c:	4190      	sbcs	r0, r2
      *size = 4;
 800271e:	2204      	movs	r2, #4
          retVal = MCP_ERROR_UNKNOWN_REG;
 8002720:	3004      	adds	r0, #4
      *size = 4;
 8002722:	801a      	strh	r2, [r3, #0]
      break;
 8002724:	e7dc      	b.n	80026e0 <RI_SetRegisterGlobal+0x38>
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 8002726:	2200      	movs	r2, #0
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 8002728:	2007      	movs	r0, #7
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 800272a:	801a      	strh	r2, [r3, #0]
      break;
 800272c:	e7d8      	b.n	80026e0 <RI_SetRegisterGlobal+0x38>
          retVal = MCP_ERROR_UNKNOWN_REG;
 800272e:	3848      	subs	r0, #72	; 0x48
 8002730:	1e42      	subs	r2, r0, #1
 8002732:	4190      	sbcs	r0, r2
      *size = 1;
 8002734:	2201      	movs	r2, #1
          retVal = MCP_ERROR_UNKNOWN_REG;
 8002736:	3004      	adds	r0, #4
      *size = 1;
 8002738:	801a      	strh	r2, [r3, #0]
      break;
 800273a:	e7d1      	b.n	80026e0 <RI_SetRegisterGlobal+0x38>
  uint8_t retVal = MCP_CMD_OK;
 800273c:	2000      	movs	r0, #0
 800273e:	e7cd      	b.n	80026dc <RI_SetRegisterGlobal+0x34>
        *size = 0;
 8002740:	2200      	movs	r2, #0
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 8002742:	200a      	movs	r0, #10
        *size = 0;
 8002744:	801a      	strh	r2, [r3, #0]
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 8002746:	e7cb      	b.n	80026e0 <RI_SetRegisterGlobal+0x38>
            retVal = MCP_ERROR_RO_REG;
 8002748:	2004      	movs	r0, #4
 800274a:	e7c9      	b.n	80026e0 <RI_SetRegisterGlobal+0x38>
 800274c:	ffffe4a8 	.word	0xffffe4a8
 8002750:	fffffa70 	.word	0xfffffa70

08002754 <RI_SetRegisterMotor1>:

uint8_t RI_SetRegisterMotor1(uint16_t regID, uint8_t typeID, uint8_t *data, uint16_t *size, int16_t dataAvailable)
{
 8002754:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002756:	b083      	sub	sp, #12
 8002758:	001d      	movs	r5, r3
 800275a:	ab08      	add	r3, sp, #32
 800275c:	2400      	movs	r4, #0
 800275e:	5f1b      	ldrsh	r3, [r3, r4]
  uint8_t retVal = MCP_CMD_OK;
  uint8_t motorID=0;
  MCI_Handle_t *pMCIN = &Mci[motorID];

  switch(typeID)
 8002760:	2918      	cmp	r1, #24
 8002762:	d100      	bne.n	8002766 <RI_SetRegisterMotor1+0x12>
 8002764:	e094      	b.n	8002890 <RI_SetRegisterMotor1+0x13c>
 8002766:	d823      	bhi.n	80027b0 <RI_SetRegisterMotor1+0x5c>
 8002768:	2908      	cmp	r1, #8
 800276a:	d100      	bne.n	800276e <RI_SetRegisterMotor1+0x1a>
 800276c:	e0a9      	b.n	80028c2 <RI_SetRegisterMotor1+0x16e>
 800276e:	2910      	cmp	r1, #16
 8002770:	d000      	beq.n	8002774 <RI_SetRegisterMotor1+0x20>
 8002772:	e0a2      	b.n	80028ba <RI_SetRegisterMotor1+0x166>
      break;
    }

    case TYPE_DATA_16BIT:
    {
      uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 8002774:	238a      	movs	r3, #138	; 0x8a
 8002776:	8814      	ldrh	r4, [r2, #0]
      switch (regID)
 8002778:	00db      	lsls	r3, r3, #3
 800277a:	4298      	cmp	r0, r3
 800277c:	d100      	bne.n	8002780 <RI_SetRegisterMotor1+0x2c>
 800277e:	e10b      	b.n	8002998 <RI_SetRegisterMotor1+0x244>
 8002780:	d94b      	bls.n	800281a <RI_SetRegisterMotor1+0xc6>
 8002782:	23a9      	movs	r3, #169	; 0xa9
 8002784:	011b      	lsls	r3, r3, #4
 8002786:	4298      	cmp	r0, r3
 8002788:	d100      	bne.n	800278c <RI_SetRegisterMotor1+0x38>
 800278a:	e0e5      	b.n	8002958 <RI_SetRegisterMotor1+0x204>
 800278c:	d92d      	bls.n	80027ea <RI_SetRegisterMotor1+0x96>
 800278e:	23e5      	movs	r3, #229	; 0xe5
 8002790:	011b      	lsls	r3, r3, #4
 8002792:	4298      	cmp	r0, r3
 8002794:	d100      	bne.n	8002798 <RI_SetRegisterMotor1+0x44>
 8002796:	e0fd      	b.n	8002994 <RI_SetRegisterMotor1+0x240>
 8002798:	d800      	bhi.n	800279c <RI_SetRegisterMotor1+0x48>
 800279a:	e09e      	b.n	80028da <RI_SetRegisterMotor1+0x186>
 800279c:	23e9      	movs	r3, #233	; 0xe9
  uint8_t retVal = MCP_CMD_OK;
 800279e:	2400      	movs	r4, #0
 80027a0:	011b      	lsls	r3, r3, #4
 80027a2:	4298      	cmp	r0, r3
 80027a4:	d133      	bne.n	800280e <RI_SetRegisterMotor1+0xba>
        {
          retVal = MCP_ERROR_UNKNOWN_REG;
          break;
        }
      }
      *size = 2;
 80027a6:	2302      	movs	r3, #2
 80027a8:	802b      	strh	r3, [r5, #0]
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
      break;
    }
  }
  return (retVal);
}
 80027aa:	0020      	movs	r0, r4
 80027ac:	b003      	add	sp, #12
 80027ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
  switch(typeID)
 80027b0:	2928      	cmp	r1, #40	; 0x28
 80027b2:	d000      	beq.n	80027b6 <RI_SetRegisterMotor1+0x62>
 80027b4:	e081      	b.n	80028ba <RI_SetRegisterMotor1+0x166>
      *size = rawSize + 2U;
 80027b6:	8811      	ldrh	r1, [r2, #0]
      if (*size > (uint16_t)dataAvailable)
 80027b8:	b29b      	uxth	r3, r3
      *size = rawSize + 2U;
 80027ba:	3102      	adds	r1, #2
 80027bc:	b289      	uxth	r1, r1
 80027be:	8029      	strh	r1, [r5, #0]
      if (*size > (uint16_t)dataAvailable)
 80027c0:	4299      	cmp	r1, r3
 80027c2:	d900      	bls.n	80027c6 <RI_SetRegisterMotor1+0x72>
 80027c4:	e0a8      	b.n	8002918 <RI_SetRegisterMotor1+0x1c4>
        switch (regID)
 80027c6:	23d4      	movs	r3, #212	; 0xd4
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	4298      	cmp	r0, r3
 80027cc:	d100      	bne.n	80027d0 <RI_SetRegisterMotor1+0x7c>
 80027ce:	e0e9      	b.n	80029a4 <RI_SetRegisterMotor1+0x250>
 80027d0:	d900      	bls.n	80027d4 <RI_SetRegisterMotor1+0x80>
 80027d2:	e0f6      	b.n	80029c2 <RI_SetRegisterMotor1+0x26e>
            retVal = MCP_ERROR_RO_REG;
 80027d4:	2404      	movs	r4, #4
 80027d6:	28e8      	cmp	r0, #232	; 0xe8
 80027d8:	d0e7      	beq.n	80027aa <RI_SetRegisterMotor1+0x56>
 80027da:	3b29      	subs	r3, #41	; 0x29
 80027dc:	3bff      	subs	r3, #255	; 0xff
 80027de:	4398      	bics	r0, r3
 80027e0:	3828      	subs	r0, #40	; 0x28
 80027e2:	1e43      	subs	r3, r0, #1
 80027e4:	4198      	sbcs	r0, r3
 80027e6:	1d04      	adds	r4, r0, #4
 80027e8:	e7df      	b.n	80027aa <RI_SetRegisterMotor1+0x56>
 80027ea:	23ba      	movs	r3, #186	; 0xba
 80027ec:	00db      	lsls	r3, r3, #3
 80027ee:	4298      	cmp	r0, r3
 80027f0:	d100      	bne.n	80027f4 <RI_SetRegisterMotor1+0xa0>
 80027f2:	e0b1      	b.n	8002958 <RI_SetRegisterMotor1+0x204>
 80027f4:	d93c      	bls.n	8002870 <RI_SetRegisterMotor1+0x11c>
 80027f6:	23a1      	movs	r3, #161	; 0xa1
 80027f8:	011b      	lsls	r3, r3, #4
 80027fa:	4298      	cmp	r0, r3
 80027fc:	d100      	bne.n	8002800 <RI_SetRegisterMotor1+0xac>
 80027fe:	e0ab      	b.n	8002958 <RI_SetRegisterMotor1+0x204>
 8002800:	d976      	bls.n	80028f0 <RI_SetRegisterMotor1+0x19c>
 8002802:	4b77      	ldr	r3, [pc, #476]	; (80029e0 <RI_SetRegisterMotor1+0x28c>)
 8002804:	18c4      	adds	r4, r0, r3
 8002806:	1e63      	subs	r3, r4, #1
 8002808:	419c      	sbcs	r4, r3
 800280a:	3404      	adds	r4, #4
 800280c:	e7cb      	b.n	80027a6 <RI_SetRegisterMotor1+0x52>
 800280e:	4b75      	ldr	r3, [pc, #468]	; (80029e4 <RI_SetRegisterMotor1+0x290>)
 8002810:	18c4      	adds	r4, r0, r3
 8002812:	1e63      	subs	r3, r4, #1
 8002814:	419c      	sbcs	r4, r3
 8002816:	3404      	adds	r4, #4
 8002818:	e7c5      	b.n	80027a6 <RI_SetRegisterMotor1+0x52>
 800281a:	2388      	movs	r3, #136	; 0x88
 800281c:	005b      	lsls	r3, r3, #1
 800281e:	4298      	cmp	r0, r3
 8002820:	d100      	bne.n	8002824 <RI_SetRegisterMotor1+0xd0>
 8002822:	e0b1      	b.n	8002988 <RI_SetRegisterMotor1+0x234>
 8002824:	d918      	bls.n	8002858 <RI_SetRegisterMotor1+0x104>
 8002826:	23d4      	movs	r3, #212	; 0xd4
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	4298      	cmp	r0, r3
 800282c:	d100      	bne.n	8002830 <RI_SetRegisterMotor1+0xdc>
 800282e:	e095      	b.n	800295c <RI_SetRegisterMotor1+0x208>
 8002830:	3340      	adds	r3, #64	; 0x40
 8002832:	4298      	cmp	r0, r3
 8002834:	d000      	beq.n	8002838 <RI_SetRegisterMotor1+0xe4>
 8002836:	e0d1      	b.n	80029dc <RI_SetRegisterMotor1+0x288>
          STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 8002838:	466b      	mov	r3, sp
 800283a:	4e6b      	ldr	r6, [pc, #428]	; (80029e8 <RI_SetRegisterMotor1+0x294>)
 800283c:	af01      	add	r7, sp, #4
 800283e:	1d9a      	adds	r2, r3, #6
 8002840:	0039      	movs	r1, r7
 8002842:	0030      	movs	r0, r6
 8002844:	f003 fdc6 	bl	80063d4 <STO_PLL_GetObserverGains>
          STO_PLL_SetObserverGains(&STO_PLL_M1, hC1, (int16_t)regdata16);
 8002848:	b222      	sxth	r2, r4
 800284a:	0030      	movs	r0, r6
 800284c:	2300      	movs	r3, #0
 800284e:	5ef9      	ldrsh	r1, [r7, r3]
 8002850:	f003 fdc8 	bl	80063e4 <STO_PLL_SetObserverGains>
  uint8_t retVal = MCP_CMD_OK;
 8002854:	2400      	movs	r4, #0
 8002856:	e7a6      	b.n	80027a6 <RI_SetRegisterMotor1+0x52>
 8002858:	2890      	cmp	r0, #144	; 0x90
 800285a:	d100      	bne.n	800285e <RI_SetRegisterMotor1+0x10a>
 800285c:	e08e      	b.n	800297c <RI_SetRegisterMotor1+0x228>
 800285e:	28d0      	cmp	r0, #208	; 0xd0
 8002860:	d000      	beq.n	8002864 <RI_SetRegisterMotor1+0x110>
 8002862:	e0bb      	b.n	80029dc <RI_SetRegisterMotor1+0x288>
          PID_SetKI(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8002864:	b221      	sxth	r1, r4
 8002866:	4861      	ldr	r0, [pc, #388]	; (80029ec <RI_SetRegisterMotor1+0x298>)
 8002868:	f002 fb9a 	bl	8004fa0 <PID_SetKI>
  uint8_t retVal = MCP_CMD_OK;
 800286c:	2400      	movs	r4, #0
          break;
 800286e:	e79a      	b.n	80027a6 <RI_SetRegisterMotor1+0x52>
 8002870:	3b41      	subs	r3, #65	; 0x41
 8002872:	3bff      	subs	r3, #255	; 0xff
 8002874:	4298      	cmp	r0, r3
 8002876:	d105      	bne.n	8002884 <RI_SetRegisterMotor1+0x130>
          PID_SetKP (&(&STO_PLL_M1)->PIRegulator, (int16_t)regdata16);
 8002878:	b221      	sxth	r1, r4
 800287a:	485d      	ldr	r0, [pc, #372]	; (80029f0 <RI_SetRegisterMotor1+0x29c>)
 800287c:	f002 fb8e 	bl	8004f9c <PID_SetKP>
  uint8_t retVal = MCP_CMD_OK;
 8002880:	2400      	movs	r4, #0
          break;
 8002882:	e790      	b.n	80027a6 <RI_SetRegisterMotor1+0x52>
 8002884:	4b5b      	ldr	r3, [pc, #364]	; (80029f4 <RI_SetRegisterMotor1+0x2a0>)
 8002886:	18c4      	adds	r4, r0, r3
 8002888:	1e63      	subs	r3, r4, #1
 800288a:	419c      	sbcs	r4, r3
 800288c:	3404      	adds	r4, #4
 800288e:	e78a      	b.n	80027a6 <RI_SetRegisterMotor1+0x52>
      switch (regID)
 8002890:	2898      	cmp	r0, #152	; 0x98
 8002892:	d045      	beq.n	8002920 <RI_SetRegisterMotor1+0x1cc>
 8002894:	d909      	bls.n	80028aa <RI_SetRegisterMotor1+0x156>
 8002896:	38d8      	subs	r0, #216	; 0xd8
 8002898:	0004      	movs	r4, r0
 800289a:	4b57      	ldr	r3, [pc, #348]	; (80029f8 <RI_SetRegisterMotor1+0x2a4>)
 800289c:	401c      	ands	r4, r3
          retVal = MCP_ERROR_RO_REG;
 800289e:	1e63      	subs	r3, r4, #1
 80028a0:	419c      	sbcs	r4, r3
 80028a2:	3404      	adds	r4, #4
      *size = 4;
 80028a4:	2304      	movs	r3, #4
 80028a6:	802b      	strh	r3, [r5, #0]
      break;
 80028a8:	e77f      	b.n	80027aa <RI_SetRegisterMotor1+0x56>
 80028aa:	2340      	movs	r3, #64	; 0x40
 80028ac:	4398      	bics	r0, r3
          retVal = MCP_ERROR_RO_REG;
 80028ae:	3818      	subs	r0, #24
 80028b0:	0004      	movs	r4, r0
 80028b2:	1e63      	subs	r3, r4, #1
 80028b4:	419c      	sbcs	r4, r3
 80028b6:	3404      	adds	r4, #4
 80028b8:	e7f4      	b.n	80028a4 <RI_SetRegisterMotor1+0x150>
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 80028ba:	2300      	movs	r3, #0
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 80028bc:	2407      	movs	r4, #7
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 80028be:	802b      	strh	r3, [r5, #0]
      break;
 80028c0:	e773      	b.n	80027aa <RI_SetRegisterMotor1+0x56>
      switch (regID)
 80028c2:	2888      	cmp	r0, #136	; 0x88
 80028c4:	d038      	beq.n	8002938 <RI_SetRegisterMotor1+0x1e4>
 80028c6:	2380      	movs	r3, #128	; 0x80
 80028c8:	4398      	bics	r0, r3
            retVal = MCP_ERROR_RO_REG;
 80028ca:	3848      	subs	r0, #72	; 0x48
 80028cc:	0004      	movs	r4, r0
 80028ce:	1e63      	subs	r3, r4, #1
 80028d0:	419c      	sbcs	r4, r3
 80028d2:	3404      	adds	r4, #4
      *size = 1;
 80028d4:	2301      	movs	r3, #1
 80028d6:	802b      	strh	r3, [r5, #0]
      break;
 80028d8:	e767      	b.n	80027aa <RI_SetRegisterMotor1+0x56>
 80028da:	23c5      	movs	r3, #197	; 0xc5
 80028dc:	011b      	lsls	r3, r3, #4
 80028de:	4298      	cmp	r0, r3
 80028e0:	d03a      	beq.n	8002958 <RI_SetRegisterMotor1+0x204>
 80028e2:	d911      	bls.n	8002908 <RI_SetRegisterMotor1+0x1b4>
 80028e4:	4b45      	ldr	r3, [pc, #276]	; (80029fc <RI_SetRegisterMotor1+0x2a8>)
 80028e6:	18c4      	adds	r4, r0, r3
 80028e8:	1e63      	subs	r3, r4, #1
 80028ea:	419c      	sbcs	r4, r3
 80028ec:	3404      	adds	r4, #4
 80028ee:	e75a      	b.n	80027a6 <RI_SetRegisterMotor1+0x52>
 80028f0:	23f2      	movs	r3, #242	; 0xf2
 80028f2:	2404      	movs	r4, #4
 80028f4:	00db      	lsls	r3, r3, #3
 80028f6:	4298      	cmp	r0, r3
 80028f8:	d100      	bne.n	80028fc <RI_SetRegisterMotor1+0x1a8>
 80028fa:	e754      	b.n	80027a6 <RI_SetRegisterMotor1+0x52>
 80028fc:	4b40      	ldr	r3, [pc, #256]	; (8002a00 <RI_SetRegisterMotor1+0x2ac>)
 80028fe:	18c4      	adds	r4, r0, r3
 8002900:	1e63      	subs	r3, r4, #1
 8002902:	419c      	sbcs	r4, r3
 8002904:	3404      	adds	r4, #4
 8002906:	e74e      	b.n	80027a6 <RI_SetRegisterMotor1+0x52>
 8002908:	4b3e      	ldr	r3, [pc, #248]	; (8002a04 <RI_SetRegisterMotor1+0x2b0>)
 800290a:	18c4      	adds	r4, r0, r3
 800290c:	4b3a      	ldr	r3, [pc, #232]	; (80029f8 <RI_SetRegisterMotor1+0x2a4>)
 800290e:	401c      	ands	r4, r3
 8002910:	1e63      	subs	r3, r4, #1
 8002912:	419c      	sbcs	r4, r3
 8002914:	3404      	adds	r4, #4
 8002916:	e746      	b.n	80027a6 <RI_SetRegisterMotor1+0x52>
        *size = 0;
 8002918:	2300      	movs	r3, #0
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 800291a:	240a      	movs	r4, #10
        *size = 0;
 800291c:	802b      	strh	r3, [r5, #0]
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 800291e:	e744      	b.n	80027aa <RI_SetRegisterMotor1+0x56>
          MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 8002920:	2300      	movs	r3, #0
 8002922:	5ed0      	ldrsh	r0, [r2, r3]
 8002924:	2106      	movs	r1, #6
 8002926:	f7fd fc79 	bl	800021c <__divsi3>
 800292a:	2200      	movs	r2, #0
 800292c:	b201      	sxth	r1, r0
 800292e:	4836      	ldr	r0, [pc, #216]	; (8002a08 <RI_SetRegisterMotor1+0x2b4>)
 8002930:	f7fe fd08 	bl	8001344 <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 8002934:	2400      	movs	r4, #0
          break;
 8002936:	e7b5      	b.n	80028a4 <RI_SetRegisterMotor1+0x150>
          uint8_t regdata8 = *data;
 8002938:	7813      	ldrb	r3, [r2, #0]
          if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 800293a:	2b04      	cmp	r3, #4
 800293c:	d043      	beq.n	80029c6 <RI_SetRegisterMotor1+0x272>
  uint8_t retVal = MCP_CMD_OK;
 800293e:	2400      	movs	r4, #0
          if ((uint8_t)MCM_SPEED_MODE == regdata8)
 8002940:	2b03      	cmp	r3, #3
 8002942:	d1c7      	bne.n	80028d4 <RI_SetRegisterMotor1+0x180>
            MCI_ExecSpeedRamp(pMCIN, MCI_GetMecSpeedRefUnit(pMCIN), 0);
 8002944:	4e30      	ldr	r6, [pc, #192]	; (8002a08 <RI_SetRegisterMotor1+0x2b4>)
 8002946:	0030      	movs	r0, r6
 8002948:	f7fe fdf6 	bl	8001538 <MCI_GetMecSpeedRefUnit>
 800294c:	2200      	movs	r2, #0
 800294e:	0001      	movs	r1, r0
 8002950:	0030      	movs	r0, r6
 8002952:	f7fe fcf7 	bl	8001344 <MCI_ExecSpeedRamp>
 8002956:	e7bd      	b.n	80028d4 <RI_SetRegisterMotor1+0x180>
 8002958:	2404      	movs	r4, #4
 800295a:	e724      	b.n	80027a6 <RI_SetRegisterMotor1+0x52>
          STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 800295c:	466b      	mov	r3, sp
 800295e:	4e22      	ldr	r6, [pc, #136]	; (80029e8 <RI_SetRegisterMotor1+0x294>)
 8002960:	1d9f      	adds	r7, r3, #6
 8002962:	003a      	movs	r2, r7
 8002964:	0030      	movs	r0, r6
 8002966:	a901      	add	r1, sp, #4
 8002968:	f003 fd34 	bl	80063d4 <STO_PLL_GetObserverGains>
          STO_PLL_SetObserverGains(&STO_PLL_M1, (int16_t)regdata16, hC2);
 800296c:	b221      	sxth	r1, r4
 800296e:	0030      	movs	r0, r6
 8002970:	2300      	movs	r3, #0
 8002972:	5efa      	ldrsh	r2, [r7, r3]
 8002974:	f003 fd36 	bl	80063e4 <STO_PLL_SetObserverGains>
  uint8_t retVal = MCP_CMD_OK;
 8002978:	2400      	movs	r4, #0
 800297a:	e714      	b.n	80027a6 <RI_SetRegisterMotor1+0x52>
          PID_SetKP(&PIDSpeedHandle_M1, (int16_t)regdata16);
 800297c:	b221      	sxth	r1, r4
 800297e:	481b      	ldr	r0, [pc, #108]	; (80029ec <RI_SetRegisterMotor1+0x298>)
 8002980:	f002 fb0c 	bl	8004f9c <PID_SetKP>
  uint8_t retVal = MCP_CMD_OK;
 8002984:	2400      	movs	r4, #0
          break;
 8002986:	e70e      	b.n	80027a6 <RI_SetRegisterMotor1+0x52>
          PID_SetKD(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8002988:	b221      	sxth	r1, r4
 800298a:	4818      	ldr	r0, [pc, #96]	; (80029ec <RI_SetRegisterMotor1+0x298>)
 800298c:	f002 fb16 	bl	8004fbc <PID_SetKD>
  uint8_t retVal = MCP_CMD_OK;
 8002990:	2400      	movs	r4, #0
          break;
 8002992:	e708      	b.n	80027a6 <RI_SetRegisterMotor1+0x52>
  uint8_t retVal = MCP_CMD_OK;
 8002994:	2400      	movs	r4, #0
 8002996:	e706      	b.n	80027a6 <RI_SetRegisterMotor1+0x52>
          PID_SetKI (&(&STO_PLL_M1)->PIRegulator, (int16_t)regdata16);
 8002998:	b221      	sxth	r1, r4
 800299a:	4815      	ldr	r0, [pc, #84]	; (80029f0 <RI_SetRegisterMotor1+0x29c>)
 800299c:	f002 fb00 	bl	8004fa0 <PID_SetKI>
  uint8_t retVal = MCP_CMD_OK;
 80029a0:	2400      	movs	r4, #0
          break;
 80029a2:	e700      	b.n	80027a6 <RI_SetRegisterMotor1+0x52>
            rpm = (((int32_t)(*(int16_t *)&rawData[2])) << 16) | *(uint16_t *)rawData; //cstat !MISRAC2012-Rule-11.3
 80029a4:	8890      	ldrh	r0, [r2, #4]
 80029a6:	8853      	ldrh	r3, [r2, #2]
 80029a8:	0400      	lsls	r0, r0, #16
            MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 80029aa:	2106      	movs	r1, #6
            rpm = (((int32_t)(*(int16_t *)&rawData[2])) << 16) | *(uint16_t *)rawData; //cstat !MISRAC2012-Rule-11.3
 80029ac:	4318      	orrs	r0, r3
            MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 80029ae:	88d4      	ldrh	r4, [r2, #6]
 80029b0:	f7fd fc34 	bl	800021c <__divsi3>
 80029b4:	0022      	movs	r2, r4
 80029b6:	b201      	sxth	r1, r0
 80029b8:	4813      	ldr	r0, [pc, #76]	; (8002a08 <RI_SetRegisterMotor1+0x2b4>)
 80029ba:	f7fe fcc3 	bl	8001344 <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 80029be:	2400      	movs	r4, #0
            break;
 80029c0:	e6f3      	b.n	80027aa <RI_SetRegisterMotor1+0x56>
 80029c2:	2405      	movs	r4, #5
 80029c4:	e6f1      	b.n	80027aa <RI_SetRegisterMotor1+0x56>
            MCI_ExecTorqueRamp(pMCIN, MCI_GetTeref(pMCIN), 0);
 80029c6:	4c10      	ldr	r4, [pc, #64]	; (8002a08 <RI_SetRegisterMotor1+0x2b4>)
 80029c8:	0020      	movs	r0, r4
 80029ca:	f7fe fddb 	bl	8001584 <MCI_GetTeref>
 80029ce:	2200      	movs	r2, #0
 80029d0:	0001      	movs	r1, r0
 80029d2:	0020      	movs	r0, r4
 80029d4:	f7fe fcc0 	bl	8001358 <MCI_ExecTorqueRamp>
  uint8_t retVal = MCP_CMD_OK;
 80029d8:	2400      	movs	r4, #0
 80029da:	e77b      	b.n	80028d4 <RI_SetRegisterMotor1+0x180>
          retVal = MCP_ERROR_UNKNOWN_REG;
 80029dc:	2405      	movs	r4, #5
 80029de:	e6e2      	b.n	80027a6 <RI_SetRegisterMotor1+0x52>
 80029e0:	fffff5b0 	.word	0xfffff5b0
 80029e4:	ffffe4a8 	.word	0xffffe4a8
 80029e8:	20000200 	.word	0x20000200
 80029ec:	20000078 	.word	0x20000078
 80029f0:	20000234 	.word	0x20000234
 80029f4:	fffffa70 	.word	0xfffffa70
 80029f8:	0000ffbf 	.word	0x0000ffbf
 80029fc:	fffff370 	.word	0xfffff370
 8002a00:	fffff630 	.word	0xfffff630
 8002a04:	fffff4b0 	.word	0xfffff4b0
 8002a08:	20000670 	.word	0x20000670

08002a0c <RI_GetRegisterGlobal>:

uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 8002a0c:	b570      	push	{r4, r5, r6, lr}
    uint8_t retVal = MCP_CMD_OK;
    switch (typeID)
 8002a0e:	000c      	movs	r4, r1
 8002a10:	3c08      	subs	r4, #8
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 8002a12:	001e      	movs	r6, r3
    switch (typeID)
 8002a14:	b2e4      	uxtb	r4, r4
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 8002a16:	ab04      	add	r3, sp, #16
 8002a18:	0005      	movs	r5, r0
 8002a1a:	2000      	movs	r0, #0
 8002a1c:	5e1b      	ldrsh	r3, [r3, r0]
    switch (typeID)
 8002a1e:	2c20      	cmp	r4, #32
 8002a20:	d803      	bhi.n	8002a2a <RI_GetRegisterGlobal+0x1e>
 8002a22:	4821      	ldr	r0, [pc, #132]	; (8002aa8 <RI_GetRegisterGlobal+0x9c>)
 8002a24:	00a4      	lsls	r4, r4, #2
 8002a26:	5900      	ldr	r0, [r0, r4]
 8002a28:	4687      	mov	pc, r0
 8002a2a:	2007      	movs	r0, #7
        retVal = MCP_ERROR_BAD_DATA_TYPE;
        break;
      }
    }
  return (retVal);
}
 8002a2c:	bd70      	pop	{r4, r5, r6, pc}
        switch (regID)
 8002a2e:	2d28      	cmp	r5, #40	; 0x28
 8002a30:	d025      	beq.n	8002a7e <RI_GetRegisterGlobal+0x72>
        *size = (*rawSize) + 2U;
 8002a32:	8813      	ldrh	r3, [r2, #0]
            retVal = MCP_ERROR_UNKNOWN_REG;
 8002a34:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 8002a36:	3302      	adds	r3, #2
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	8033      	strh	r3, [r6, #0]
        break;
 8002a3c:	e7f6      	b.n	8002a2c <RI_GetRegisterGlobal+0x20>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002a3e:	0008      	movs	r0, r1
        if (freeSpace > 0)
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	ddf3      	ble.n	8002a2c <RI_GetRegisterGlobal+0x20>
          *size = 1;
 8002a44:	2301      	movs	r3, #1
              retVal = MCP_ERROR_UNKNOWN_REG;
 8002a46:	2005      	movs	r0, #5
          *size = 1;
 8002a48:	8033      	strh	r3, [r6, #0]
 8002a4a:	e7ef      	b.n	8002a2c <RI_GetRegisterGlobal+0x20>
        if (freeSpace >= 2)
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	dd28      	ble.n	8002aa2 <RI_GetRegisterGlobal+0x96>
          switch (regID)
 8002a50:	4b16      	ldr	r3, [pc, #88]	; (8002aac <RI_GetRegisterGlobal+0xa0>)
 8002a52:	4a17      	ldr	r2, [pc, #92]	; (8002ab0 <RI_GetRegisterGlobal+0xa4>)
 8002a54:	18eb      	adds	r3, r5, r3
 8002a56:	4013      	ands	r3, r2
    uint8_t retVal = MCP_CMD_OK;
 8002a58:	1e5a      	subs	r2, r3, #1
 8002a5a:	4193      	sbcs	r3, r2
 8002a5c:	2005      	movs	r0, #5
 8002a5e:	425b      	negs	r3, r3
 8002a60:	4018      	ands	r0, r3
          *size = 2;
 8002a62:	2302      	movs	r3, #2
 8002a64:	8033      	strh	r3, [r6, #0]
 8002a66:	e7e1      	b.n	8002a2c <RI_GetRegisterGlobal+0x20>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002a68:	2008      	movs	r0, #8
        if (freeSpace >= 4)
 8002a6a:	2b03      	cmp	r3, #3
 8002a6c:	ddde      	ble.n	8002a2c <RI_GetRegisterGlobal+0x20>
          *size = 4;
 8002a6e:	2304      	movs	r3, #4
              retVal = MCP_ERROR_UNKNOWN_REG;
 8002a70:	3803      	subs	r0, #3
          *size = 4;
 8002a72:	8033      	strh	r3, [r6, #0]
 8002a74:	e7da      	b.n	8002a2c <RI_GetRegisterGlobal+0x20>
            *size= 0 ; /* */
 8002a76:	2300      	movs	r3, #0
            retVal = MCP_ERROR_UNKNOWN_REG;
 8002a78:	2005      	movs	r0, #5
            *size= 0 ; /* */
 8002a7a:	8033      	strh	r3, [r6, #0]
            break;
 8002a7c:	e7d6      	b.n	8002a2c <RI_GetRegisterGlobal+0x20>
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8002a7e:	210a      	movs	r1, #10
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002a80:	b29b      	uxth	r3, r3
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8002a82:	8011      	strh	r1, [r2, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002a84:	2b0b      	cmp	r3, #11
 8002a86:	d803      	bhi.n	8002a90 <RI_GetRegisterGlobal+0x84>
 8002a88:	230c      	movs	r3, #12
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002a8a:	2008      	movs	r0, #8
        *size = (*rawSize) + 2U;
 8002a8c:	8033      	strh	r3, [r6, #0]
        break;
 8002a8e:	e7cd      	b.n	8002a2c <RI_GetRegisterGlobal+0x20>
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8002a90:	1c90      	adds	r0, r2, #2
 8002a92:	4908      	ldr	r1, [pc, #32]	; (8002ab4 <RI_GetRegisterGlobal+0xa8>)
 8002a94:	220a      	movs	r2, #10
 8002a96:	f003 fe1b 	bl	80066d0 <memcpy>
 8002a9a:	230c      	movs	r3, #12
    uint8_t retVal = MCP_CMD_OK;
 8002a9c:	2000      	movs	r0, #0
        *size = (*rawSize) + 2U;
 8002a9e:	8033      	strh	r3, [r6, #0]
        break;
 8002aa0:	e7c4      	b.n	8002a2c <RI_GetRegisterGlobal+0x20>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002aa2:	2008      	movs	r0, #8
 8002aa4:	e7c2      	b.n	8002a2c <RI_GetRegisterGlobal+0x20>
 8002aa6:	46c0      	nop			; (mov r8, r8)
 8002aa8:	08006bcc 	.word	0x08006bcc
 8002aac:	fffff1b0 	.word	0xfffff1b0
 8002ab0:	0000ffbf 	.word	0x0000ffbf
 8002ab4:	0800682c 	.word	0x0800682c

08002ab8 <RI_GetRegisterMotor1>:

  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8002ab8:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t retVal = MCP_CMD_OK;
    uint8_t motorID=0;
    MCI_Handle_t *pMCIN = &Mci[motorID];
    BusVoltageSensor_Handle_t* BusVoltageSensor= &BusVoltageSensor_M1._Super;
    switch (typeID)
 8002aba:	000d      	movs	r5, r1
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8002abc:	b087      	sub	sp, #28
    switch (typeID)
 8002abe:	3d08      	subs	r5, #8
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8002ac0:	001e      	movs	r6, r3
    switch (typeID)
 8002ac2:	b2ed      	uxtb	r5, r5
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8002ac4:	ab0c      	add	r3, sp, #48	; 0x30
 8002ac6:	0017      	movs	r7, r2
 8002ac8:	0004      	movs	r4, r0
 8002aca:	2200      	movs	r2, #0
 8002acc:	5e9b      	ldrsh	r3, [r3, r2]
    switch (typeID)
 8002ace:	2d20      	cmp	r5, #32
 8002ad0:	d803      	bhi.n	8002ada <RI_GetRegisterMotor1+0x22>
 8002ad2:	4abc      	ldr	r2, [pc, #752]	; (8002dc4 <RI_GetRegisterMotor1+0x30c>)
 8002ad4:	00ad      	lsls	r5, r5, #2
 8002ad6:	5952      	ldr	r2, [r2, r5]
 8002ad8:	4697      	mov	pc, r2
 8002ada:	2007      	movs	r0, #7
        retVal = MCP_ERROR_BAD_DATA_TYPE;
        break;
      }
    }
    return (retVal);
  }
 8002adc:	b007      	add	sp, #28
 8002ade:	bdf0      	pop	{r4, r5, r6, r7, pc}
        rawData++;
 8002ae0:	2294      	movs	r2, #148	; 0x94
 8002ae2:	1cb8      	adds	r0, r7, #2
        switch (regID)
 8002ae4:	0052      	lsls	r2, r2, #1
 8002ae6:	4294      	cmp	r4, r2
 8002ae8:	d100      	bne.n	8002aec <RI_GetRegisterMotor1+0x34>
 8002aea:	e110      	b.n	8002d0e <RI_GetRegisterMotor1+0x256>
 8002aec:	d85e      	bhi.n	8002bac <RI_GetRegisterMotor1+0xf4>
 8002aee:	2ca8      	cmp	r4, #168	; 0xa8
 8002af0:	d100      	bne.n	8002af4 <RI_GetRegisterMotor1+0x3c>
 8002af2:	e103      	b.n	8002cfc <RI_GetRegisterMotor1+0x244>
 8002af4:	2ce8      	cmp	r4, #232	; 0xe8
 8002af6:	d000      	beq.n	8002afa <RI_GetRegisterMotor1+0x42>
 8002af8:	e116      	b.n	8002d28 <RI_GetRegisterMotor1+0x270>
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8002afa:	220e      	movs	r2, #14
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002afc:	b29b      	uxth	r3, r3
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8002afe:	803a      	strh	r2, [r7, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002b00:	2b0f      	cmp	r3, #15
 8002b02:	d900      	bls.n	8002b06 <RI_GetRegisterMotor1+0x4e>
 8002b04:	e0f0      	b.n	8002ce8 <RI_GetRegisterMotor1+0x230>
 8002b06:	2310      	movs	r3, #16
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002b08:	2008      	movs	r0, #8
        *size = (*rawSize) + 2U;
 8002b0a:	8033      	strh	r3, [r6, #0]
        break;
 8002b0c:	e7e6      	b.n	8002adc <RI_GetRegisterMotor1+0x24>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002b0e:	0008      	movs	r0, r1
        if (freeSpace > 0)
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	dde3      	ble.n	8002adc <RI_GetRegisterMotor1+0x24>
          switch (regID)
 8002b14:	2c88      	cmp	r4, #136	; 0x88
 8002b16:	d100      	bne.n	8002b1a <RI_GetRegisterMotor1+0x62>
 8002b18:	e118      	b.n	8002d4c <RI_GetRegisterMotor1+0x294>
 8002b1a:	2cc8      	cmp	r4, #200	; 0xc8
 8002b1c:	d100      	bne.n	8002b20 <RI_GetRegisterMotor1+0x68>
 8002b1e:	e10f      	b.n	8002d40 <RI_GetRegisterMotor1+0x288>
 8002b20:	2005      	movs	r0, #5
 8002b22:	2c48      	cmp	r4, #72	; 0x48
 8002b24:	d100      	bne.n	8002b28 <RI_GetRegisterMotor1+0x70>
 8002b26:	e105      	b.n	8002d34 <RI_GetRegisterMotor1+0x27c>
          *size = 1;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	8033      	strh	r3, [r6, #0]
 8002b2c:	e7d6      	b.n	8002adc <RI_GetRegisterMotor1+0x24>
        if (freeSpace >= 2)
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	dc00      	bgt.n	8002b34 <RI_GetRegisterMotor1+0x7c>
 8002b32:	e0d5      	b.n	8002ce0 <RI_GetRegisterMotor1+0x228>
          switch (regID)
 8002b34:	239d      	movs	r3, #157	; 0x9d
 8002b36:	011b      	lsls	r3, r3, #4
 8002b38:	4298      	cmp	r0, r3
 8002b3a:	d100      	bne.n	8002b3e <RI_GetRegisterMotor1+0x86>
 8002b3c:	e181      	b.n	8002e42 <RI_GetRegisterMotor1+0x38a>
 8002b3e:	d870      	bhi.n	8002c22 <RI_GetRegisterMotor1+0x16a>
 8002b40:	23e4      	movs	r3, #228	; 0xe4
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	4298      	cmp	r0, r3
 8002b46:	d100      	bne.n	8002b4a <RI_GetRegisterMotor1+0x92>
 8002b48:	e171      	b.n	8002e2e <RI_GetRegisterMotor1+0x376>
 8002b4a:	d956      	bls.n	8002bfa <RI_GetRegisterMotor1+0x142>
 8002b4c:	23b2      	movs	r3, #178	; 0xb2
 8002b4e:	00db      	lsls	r3, r3, #3
 8002b50:	4298      	cmp	r0, r3
 8002b52:	d100      	bne.n	8002b56 <RI_GetRegisterMotor1+0x9e>
 8002b54:	e165      	b.n	8002e22 <RI_GetRegisterMotor1+0x36a>
 8002b56:	d942      	bls.n	8002bde <RI_GetRegisterMotor1+0x126>
 8002b58:	23ba      	movs	r3, #186	; 0xba
 8002b5a:	00db      	lsls	r3, r3, #3
 8002b5c:	4298      	cmp	r0, r3
 8002b5e:	d000      	beq.n	8002b62 <RI_GetRegisterMotor1+0xaa>
 8002b60:	e0c0      	b.n	8002ce4 <RI_GetRegisterMotor1+0x22c>
              *regdata16 = NTC_GetAvTemp_C(&TempSensor_M1);
 8002b62:	4899      	ldr	r0, [pc, #612]	; (8002dc8 <RI_GetRegisterMotor1+0x310>)
 8002b64:	f002 fa02 	bl	8004f6c <NTC_GetAvTemp_C>
 8002b68:	8038      	strh	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002b6a:	2000      	movs	r0, #0
          *size = 2;
 8002b6c:	2302      	movs	r3, #2
 8002b6e:	8033      	strh	r3, [r6, #0]
 8002b70:	e7b4      	b.n	8002adc <RI_GetRegisterMotor1+0x24>
        if (freeSpace >= 4)
 8002b72:	2b03      	cmp	r3, #3
 8002b74:	dc00      	bgt.n	8002b78 <RI_GetRegisterMotor1+0xc0>
 8002b76:	e0b3      	b.n	8002ce0 <RI_GetRegisterMotor1+0x228>
          switch (regID)
 8002b78:	28d8      	cmp	r0, #216	; 0xd8
 8002b7a:	d100      	bne.n	8002b7e <RI_GetRegisterMotor1+0xc6>
 8002b7c:	e0f6      	b.n	8002d6c <RI_GetRegisterMotor1+0x2b4>
 8002b7e:	d900      	bls.n	8002b82 <RI_GetRegisterMotor1+0xca>
 8002b80:	e0a0      	b.n	8002cc4 <RI_GetRegisterMotor1+0x20c>
 8002b82:	2858      	cmp	r0, #88	; 0x58
 8002b84:	d100      	bne.n	8002b88 <RI_GetRegisterMotor1+0xd0>
 8002b86:	e0f7      	b.n	8002d78 <RI_GetRegisterMotor1+0x2c0>
 8002b88:	2898      	cmp	r0, #152	; 0x98
 8002b8a:	d000      	beq.n	8002b8e <RI_GetRegisterMotor1+0xd6>
 8002b8c:	e092      	b.n	8002cb4 <RI_GetRegisterMotor1+0x1fc>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8002b8e:	488f      	ldr	r0, [pc, #572]	; (8002dcc <RI_GetRegisterMotor1+0x314>)
 8002b90:	f7fe fcd2 	bl	8001538 <MCI_GetMecSpeedRefUnit>
 8002b94:	0043      	lsls	r3, r0, #1
 8002b96:	181b      	adds	r3, r3, r0
    uint8_t retVal = MCP_CMD_OK;
 8002b98:	2000      	movs	r0, #0
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	603b      	str	r3, [r7, #0]
          *size = 4;
 8002b9e:	2304      	movs	r3, #4
 8002ba0:	8033      	strh	r3, [r6, #0]
 8002ba2:	e79b      	b.n	8002adc <RI_GetRegisterMotor1+0x24>
            *size= 0 ; /* */
 8002ba4:	2300      	movs	r3, #0
            retVal = MCP_ERROR_UNKNOWN_REG;
 8002ba6:	2005      	movs	r0, #5
            *size= 0 ; /* */
 8002ba8:	8033      	strh	r3, [r6, #0]
            break;
 8002baa:	e797      	b.n	8002adc <RI_GetRegisterMotor1+0x24>
 8002bac:	23d4      	movs	r3, #212	; 0xd4
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	429c      	cmp	r4, r3
 8002bb2:	d000      	beq.n	8002bb6 <RI_GetRegisterMotor1+0xfe>
 8002bb4:	e0b8      	b.n	8002d28 <RI_GetRegisterMotor1+0x270>
            int32_t rpm32 = ((int32_t)(MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 8002bb6:	4c85      	ldr	r4, [pc, #532]	; (8002dcc <RI_GetRegisterMotor1+0x314>)
 8002bb8:	0020      	movs	r0, r4
 8002bba:	f7fe fca9 	bl	8001510 <MCI_GetLastRampFinalSpeed>
 8002bbe:	0043      	lsls	r3, r0, #1
 8002bc0:	1818      	adds	r0, r3, r0
 8002bc2:	0040      	lsls	r0, r0, #1
            *rpm16p = (uint16_t)rpm32;
 8002bc4:	8078      	strh	r0, [r7, #2]
            *(rpm16p+1) = (uint16_t)(rpm32>>16);
 8002bc6:	1400      	asrs	r0, r0, #16
 8002bc8:	80b8      	strh	r0, [r7, #4]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8002bca:	0020      	movs	r0, r4
 8002bcc:	f7fe fca4 	bl	8001518 <MCI_GetLastRampFinalDuration>
            *rawSize = 6;
 8002bd0:	2306      	movs	r3, #6
 8002bd2:	803b      	strh	r3, [r7, #0]
            break;
 8002bd4:	3302      	adds	r3, #2
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8002bd6:	80f8      	strh	r0, [r7, #6]
    uint8_t retVal = MCP_CMD_OK;
 8002bd8:	2000      	movs	r0, #0
        *size = (*rawSize) + 2U;
 8002bda:	8033      	strh	r3, [r6, #0]
        break;
 8002bdc:	e77e      	b.n	8002adc <RI_GetRegisterMotor1+0x24>
 8002bde:	3b41      	subs	r3, #65	; 0x41
 8002be0:	3bff      	subs	r3, #255	; 0xff
 8002be2:	4298      	cmp	r0, r3
 8002be4:	d100      	bne.n	8002be8 <RI_GetRegisterMotor1+0x130>
 8002be6:	e10f      	b.n	8002e08 <RI_GetRegisterMotor1+0x350>
 8002be8:	3340      	adds	r3, #64	; 0x40
 8002bea:	4298      	cmp	r0, r3
 8002bec:	d17a      	bne.n	8002ce4 <RI_GetRegisterMotor1+0x22c>
              *regdata16 = PID_GetKP (&(&STO_PLL_M1)->PIRegulator);
 8002bee:	4878      	ldr	r0, [pc, #480]	; (8002dd0 <RI_GetRegisterMotor1+0x318>)
 8002bf0:	f002 f9d8 	bl	8004fa4 <PID_GetKP>
 8002bf4:	8038      	strh	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002bf6:	2000      	movs	r0, #0
              break;
 8002bf8:	e7b8      	b.n	8002b6c <RI_GetRegisterMotor1+0xb4>
 8002bfa:	2388      	movs	r3, #136	; 0x88
 8002bfc:	005b      	lsls	r3, r3, #1
 8002bfe:	4298      	cmp	r0, r3
 8002c00:	d100      	bne.n	8002c04 <RI_GetRegisterMotor1+0x14c>
 8002c02:	e0d2      	b.n	8002daa <RI_GetRegisterMotor1+0x2f2>
 8002c04:	d923      	bls.n	8002c4e <RI_GetRegisterMotor1+0x196>
 8002c06:	23d4      	movs	r3, #212	; 0xd4
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	4298      	cmp	r0, r3
 8002c0c:	d16a      	bne.n	8002ce4 <RI_GetRegisterMotor1+0x22c>
              STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 8002c0e:	ac04      	add	r4, sp, #16
 8002c10:	4870      	ldr	r0, [pc, #448]	; (8002dd4 <RI_GetRegisterMotor1+0x31c>)
 8002c12:	0021      	movs	r1, r4
 8002c14:	aa05      	add	r2, sp, #20
 8002c16:	f003 fbdd 	bl	80063d4 <STO_PLL_GetObserverGains>
              *regdata16 = hC1;
 8002c1a:	8823      	ldrh	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002c1c:	2000      	movs	r0, #0
              *regdata16 = hC1;
 8002c1e:	803b      	strh	r3, [r7, #0]
              break;
 8002c20:	e7a4      	b.n	8002b6c <RI_GetRegisterMotor1+0xb4>
 8002c22:	23b9      	movs	r3, #185	; 0xb9
 8002c24:	011b      	lsls	r3, r3, #4
 8002c26:	4298      	cmp	r0, r3
 8002c28:	d100      	bne.n	8002c2c <RI_GetRegisterMotor1+0x174>
 8002c2a:	e0b8      	b.n	8002d9e <RI_GetRegisterMotor1+0x2e6>
 8002c2c:	d827      	bhi.n	8002c7e <RI_GetRegisterMotor1+0x1c6>
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	3bff      	subs	r3, #255	; 0xff
 8002c32:	4298      	cmp	r0, r3
 8002c34:	d100      	bne.n	8002c38 <RI_GetRegisterMotor1+0x180>
 8002c36:	e0ab      	b.n	8002d90 <RI_GetRegisterMotor1+0x2d8>
 8002c38:	d914      	bls.n	8002c64 <RI_GetRegisterMotor1+0x1ac>
 8002c3a:	23b5      	movs	r3, #181	; 0xb5
 8002c3c:	011b      	lsls	r3, r3, #4
 8002c3e:	4298      	cmp	r0, r3
 8002c40:	d150      	bne.n	8002ce4 <RI_GetRegisterMotor1+0x22c>
              *regdata16 = SPD_GetElAngle((SpeednPosFdbk_Handle_t *)&STO_PLL_M1);
 8002c42:	4864      	ldr	r0, [pc, #400]	; (8002dd4 <RI_GetRegisterMotor1+0x31c>)
 8002c44:	f002 fff6 	bl	8005c34 <SPD_GetElAngle>
 8002c48:	8038      	strh	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002c4a:	2000      	movs	r0, #0
              break;
 8002c4c:	e78e      	b.n	8002b6c <RI_GetRegisterMotor1+0xb4>
 8002c4e:	2890      	cmp	r0, #144	; 0x90
 8002c50:	d100      	bne.n	8002c54 <RI_GetRegisterMotor1+0x19c>
 8002c52:	e0d3      	b.n	8002dfc <RI_GetRegisterMotor1+0x344>
 8002c54:	28d0      	cmp	r0, #208	; 0xd0
 8002c56:	d145      	bne.n	8002ce4 <RI_GetRegisterMotor1+0x22c>
              *regdata16 = PID_GetKI(&PIDSpeedHandle_M1);
 8002c58:	485f      	ldr	r0, [pc, #380]	; (8002dd8 <RI_GetRegisterMotor1+0x320>)
 8002c5a:	f002 f9a7 	bl	8004fac <PID_GetKI>
 8002c5e:	8038      	strh	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002c60:	2000      	movs	r0, #0
              break;
 8002c62:	e783      	b.n	8002b6c <RI_GetRegisterMotor1+0xb4>
 8002c64:	3b80      	subs	r3, #128	; 0x80
 8002c66:	4298      	cmp	r0, r3
 8002c68:	d100      	bne.n	8002c6c <RI_GetRegisterMotor1+0x1b4>
 8002c6a:	e0a4      	b.n	8002db6 <RI_GetRegisterMotor1+0x2fe>
 8002c6c:	3340      	adds	r3, #64	; 0x40
 8002c6e:	4298      	cmp	r0, r3
 8002c70:	d138      	bne.n	8002ce4 <RI_GetRegisterMotor1+0x22c>
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 8002c72:	4856      	ldr	r0, [pc, #344]	; (8002dcc <RI_GetRegisterMotor1+0x314>)
 8002c74:	f7fe fc76 	bl	8001564 <MCI_GetValphabeta>
 8002c78:	8038      	strh	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002c7a:	2000      	movs	r0, #0
              break;
 8002c7c:	e776      	b.n	8002b6c <RI_GetRegisterMotor1+0xb4>
 8002c7e:	23c9      	movs	r3, #201	; 0xc9
 8002c80:	011b      	lsls	r3, r3, #4
 8002c82:	4298      	cmp	r0, r3
 8002c84:	d100      	bne.n	8002c88 <RI_GetRegisterMotor1+0x1d0>
 8002c86:	e0c5      	b.n	8002e14 <RI_GetRegisterMotor1+0x35c>
 8002c88:	d90b      	bls.n	8002ca2 <RI_GetRegisterMotor1+0x1ea>
 8002c8a:	4b54      	ldr	r3, [pc, #336]	; (8002ddc <RI_GetRegisterMotor1+0x324>)
 8002c8c:	4a54      	ldr	r2, [pc, #336]	; (8002de0 <RI_GetRegisterMotor1+0x328>)
 8002c8e:	18c3      	adds	r3, r0, r3
 8002c90:	4013      	ands	r3, r2
    uint8_t retVal = MCP_CMD_OK;
 8002c92:	1e5a      	subs	r2, r3, #1
 8002c94:	4193      	sbcs	r3, r2
 8002c96:	2005      	movs	r0, #5
 8002c98:	425b      	negs	r3, r3
 8002c9a:	4018      	ands	r0, r3
          *size = 2;
 8002c9c:	2302      	movs	r3, #2
 8002c9e:	8033      	strh	r3, [r6, #0]
 8002ca0:	e71c      	b.n	8002adc <RI_GetRegisterMotor1+0x24>
 8002ca2:	3b40      	subs	r3, #64	; 0x40
 8002ca4:	4298      	cmp	r0, r3
 8002ca6:	d11d      	bne.n	8002ce4 <RI_GetRegisterMotor1+0x22c>
              *regdata16 = STO_PLL_GetEstimatedBemf(&STO_PLL_M1).alpha;
 8002ca8:	484a      	ldr	r0, [pc, #296]	; (8002dd4 <RI_GetRegisterMotor1+0x31c>)
 8002caa:	f003 fb89 	bl	80063c0 <STO_PLL_GetEstimatedBemf>
 8002cae:	8038      	strh	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002cb0:	2000      	movs	r0, #0
              break;
 8002cb2:	e75b      	b.n	8002b6c <RI_GetRegisterMotor1+0xb4>
 8002cb4:	2818      	cmp	r0, #24
 8002cb6:	d11f      	bne.n	8002cf8 <RI_GetRegisterMotor1+0x240>
              *regdataU32 = MCI_GetFaultState(pMCIN);
 8002cb8:	4844      	ldr	r0, [pc, #272]	; (8002dcc <RI_GetRegisterMotor1+0x314>)
 8002cba:	f7fe fc03 	bl	80014c4 <MCI_GetFaultState>
 8002cbe:	6038      	str	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002cc0:	2000      	movs	r0, #0
              break;
 8002cc2:	e76c      	b.n	8002b9e <RI_GetRegisterMotor1+0xe6>
 8002cc4:	238c      	movs	r3, #140	; 0x8c
 8002cc6:	005b      	lsls	r3, r3, #1
 8002cc8:	4298      	cmp	r0, r3
 8002cca:	d049      	beq.n	8002d60 <RI_GetRegisterMotor1+0x2a8>
 8002ccc:	4b45      	ldr	r3, [pc, #276]	; (8002de4 <RI_GetRegisterMotor1+0x32c>)
 8002cce:	4298      	cmp	r0, r3
 8002cd0:	d112      	bne.n	8002cf8 <RI_GetRegisterMotor1+0x240>
              ReadVal.Float_Val = PQD_GetAvrgElMotorPowerW(pMPM[M1]);
 8002cd2:	4b45      	ldr	r3, [pc, #276]	; (8002de8 <RI_GetRegisterMotor1+0x330>)
 8002cd4:	6818      	ldr	r0, [r3, #0]
 8002cd6:	f002 f9d9 	bl	800508c <PQD_GetAvrgElMotorPowerW>
              *regdataU32 = ReadVal.U32_Val; //cstat !UNION-type-punning
 8002cda:	6038      	str	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002cdc:	2000      	movs	r0, #0
 8002cde:	e75e      	b.n	8002b9e <RI_GetRegisterMotor1+0xe6>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002ce0:	2008      	movs	r0, #8
 8002ce2:	e6fb      	b.n	8002adc <RI_GetRegisterMotor1+0x24>
 8002ce4:	2005      	movs	r0, #5
 8002ce6:	e741      	b.n	8002b6c <RI_GetRegisterMotor1+0xb4>
              FOCFwConfig_reg_t const *pFOCConfig_reg = FOCConfig_reg[motorID];
 8002ce8:	4b40      	ldr	r3, [pc, #256]	; (8002dec <RI_GetRegisterMotor1+0x334>)
              (void)memcpy(rawData, (const uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 8002cea:	6819      	ldr	r1, [r3, #0]
 8002cec:	f003 fcf0 	bl	80066d0 <memcpy>
 8002cf0:	2310      	movs	r3, #16
    uint8_t retVal = MCP_CMD_OK;
 8002cf2:	2000      	movs	r0, #0
        *size = (*rawSize) + 2U;
 8002cf4:	8033      	strh	r3, [r6, #0]
        break;
 8002cf6:	e6f1      	b.n	8002adc <RI_GetRegisterMotor1+0x24>
 8002cf8:	2005      	movs	r0, #5
 8002cfa:	e750      	b.n	8002b9e <RI_GetRegisterMotor1+0xe6>
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 8002cfc:	2210      	movs	r2, #16
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002cfe:	b29b      	uxth	r3, r3
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 8002d00:	803a      	strh	r2, [r7, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002d02:	2b11      	cmp	r3, #17
 8002d04:	d83c      	bhi.n	8002d80 <RI_GetRegisterMotor1+0x2c8>
 8002d06:	2312      	movs	r3, #18
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002d08:	2008      	movs	r0, #8
        *size = (*rawSize) + 2U;
 8002d0a:	8033      	strh	r3, [r6, #0]
        break;
 8002d0c:	e6e6      	b.n	8002adc <RI_GetRegisterMotor1+0x24>
            *rawSize = 12;
 8002d0e:	220c      	movs	r2, #12
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8002d10:	b29b      	uxth	r3, r3
            *rawSize = 12;
 8002d12:	803a      	strh	r2, [r7, #0]
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8002d14:	2b0d      	cmp	r3, #13
 8002d16:	d91f      	bls.n	8002d58 <RI_GetRegisterMotor1+0x2a0>
              memcpy(rawData, &scaleParams_M1, sizeof(ScaleParams_t) );
 8002d18:	4935      	ldr	r1, [pc, #212]	; (8002df0 <RI_GetRegisterMotor1+0x338>)
 8002d1a:	3204      	adds	r2, #4
 8002d1c:	f003 fcd8 	bl	80066d0 <memcpy>
 8002d20:	230e      	movs	r3, #14
    uint8_t retVal = MCP_CMD_OK;
 8002d22:	2000      	movs	r0, #0
        *size = (*rawSize) + 2U;
 8002d24:	8033      	strh	r3, [r6, #0]
        break;
 8002d26:	e6d9      	b.n	8002adc <RI_GetRegisterMotor1+0x24>
        *size = (*rawSize) + 2U;
 8002d28:	883b      	ldrh	r3, [r7, #0]
            retVal = MCP_ERROR_UNKNOWN_REG;
 8002d2a:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 8002d2c:	3302      	adds	r3, #2
 8002d2e:	b29b      	uxth	r3, r3
 8002d30:	8033      	strh	r3, [r6, #0]
        break;
 8002d32:	e6d3      	b.n	8002adc <RI_GetRegisterMotor1+0x24>
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 8002d34:	4825      	ldr	r0, [pc, #148]	; (8002dcc <RI_GetRegisterMotor1+0x314>)
 8002d36:	f7fe fb5d 	bl	80013f4 <MCI_GetSTMState>
 8002d3a:	7038      	strb	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002d3c:	2000      	movs	r0, #0
              break;
 8002d3e:	e6f3      	b.n	8002b28 <RI_GetRegisterMotor1+0x70>
              *data = (uint8_t)RUC_GetNumberOfPhases(&RevUpControlM1);
 8002d40:	482c      	ldr	r0, [pc, #176]	; (8002df4 <RI_GetRegisterMotor1+0x33c>)
 8002d42:	f002 ff73 	bl	8005c2c <RUC_GetNumberOfPhases>
 8002d46:	7038      	strb	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002d48:	2000      	movs	r0, #0
              break;
 8002d4a:	e6ed      	b.n	8002b28 <RI_GetRegisterMotor1+0x70>
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 8002d4c:	481f      	ldr	r0, [pc, #124]	; (8002dcc <RI_GetRegisterMotor1+0x314>)
 8002d4e:	f7fe fbbf 	bl	80014d0 <MCI_GetControlMode>
 8002d52:	7038      	strb	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002d54:	2000      	movs	r0, #0
              break;
 8002d56:	e6e7      	b.n	8002b28 <RI_GetRegisterMotor1+0x70>
 8002d58:	230e      	movs	r3, #14
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002d5a:	2008      	movs	r0, #8
        *size = (*rawSize) + 2U;
 8002d5c:	8033      	strh	r3, [r6, #0]
        break;
 8002d5e:	e6bd      	b.n	8002adc <RI_GetRegisterMotor1+0x24>
              *regdata32 = STO_PLL_GetObservedBemfLevel(&STO_PLL_M1);
 8002d60:	481c      	ldr	r0, [pc, #112]	; (8002dd4 <RI_GetRegisterMotor1+0x31c>)
 8002d62:	f003 fb55 	bl	8006410 <STO_PLL_GetObservedBemfLevel>
 8002d66:	6038      	str	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002d68:	2000      	movs	r0, #0
              break;
 8002d6a:	e718      	b.n	8002b9e <RI_GetRegisterMotor1+0xe6>
              *regdata32 = STO_PLL_GetEstimatedBemfLevel(&STO_PLL_M1);
 8002d6c:	4819      	ldr	r0, [pc, #100]	; (8002dd4 <RI_GetRegisterMotor1+0x31c>)
 8002d6e:	f003 fb4b 	bl	8006408 <STO_PLL_GetEstimatedBemfLevel>
 8002d72:	6038      	str	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002d74:	2000      	movs	r0, #0
              break;
 8002d76:	e712      	b.n	8002b9e <RI_GetRegisterMotor1+0xe6>
              *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8002d78:	4814      	ldr	r0, [pc, #80]	; (8002dcc <RI_GetRegisterMotor1+0x314>)
 8002d7a:	f7fe fbd5 	bl	8001528 <MCI_GetAvrgMecSpeedUnit>
 8002d7e:	e709      	b.n	8002b94 <RI_GetRegisterMotor1+0xdc>
              ApplicationConfig_reg_t const *pApplicationConfig_reg = ApplicationConfig_reg[motorID];
 8002d80:	4b1d      	ldr	r3, [pc, #116]	; (8002df8 <RI_GetRegisterMotor1+0x340>)
              (void)memcpy(rawData, (const uint8_t *)pApplicationConfig_reg, sizeof(ApplicationConfig_reg_t));
 8002d82:	6819      	ldr	r1, [r3, #0]
 8002d84:	f003 fca4 	bl	80066d0 <memcpy>
 8002d88:	2312      	movs	r3, #18
    uint8_t retVal = MCP_CMD_OK;
 8002d8a:	2000      	movs	r0, #0
        *size = (*rawSize) + 2U;
 8002d8c:	8033      	strh	r3, [r6, #0]
        break;
 8002d8e:	e6a5      	b.n	8002adc <RI_GetRegisterMotor1+0x24>
              *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 8002d90:	480e      	ldr	r0, [pc, #56]	; (8002dcc <RI_GetRegisterMotor1+0x314>)
 8002d92:	f7fe fbe7 	bl	8001564 <MCI_GetValphabeta>
 8002d96:	0c00      	lsrs	r0, r0, #16
 8002d98:	8038      	strh	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002d9a:	2000      	movs	r0, #0
              break;
 8002d9c:	e6e6      	b.n	8002b6c <RI_GetRegisterMotor1+0xb4>
              *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t *)&STO_PLL_M1);
 8002d9e:	480d      	ldr	r0, [pc, #52]	; (8002dd4 <RI_GetRegisterMotor1+0x31c>)
 8002da0:	f002 ff84 	bl	8005cac <SPD_GetS16Speed>
 8002da4:	8038      	strh	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002da6:	2000      	movs	r0, #0
              break;
 8002da8:	e6e0      	b.n	8002b6c <RI_GetRegisterMotor1+0xb4>
              *regdata16 = PID_GetKD(&PIDSpeedHandle_M1);
 8002daa:	480b      	ldr	r0, [pc, #44]	; (8002dd8 <RI_GetRegisterMotor1+0x320>)
 8002dac:	f002 f908 	bl	8004fc0 <PID_GetKD>
 8002db0:	8038      	strh	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002db2:	2000      	movs	r0, #0
              break;
 8002db4:	e6da      	b.n	8002b6c <RI_GetRegisterMotor1+0xb4>
              *regdata16 = MCI_GetVqd(pMCIN).d;
 8002db6:	4805      	ldr	r0, [pc, #20]	; (8002dcc <RI_GetRegisterMotor1+0x314>)
 8002db8:	f7fe fbc4 	bl	8001544 <MCI_GetVqd>
 8002dbc:	0c00      	lsrs	r0, r0, #16
 8002dbe:	8038      	strh	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002dc0:	2000      	movs	r0, #0
              break;
 8002dc2:	e6d3      	b.n	8002b6c <RI_GetRegisterMotor1+0xb4>
 8002dc4:	08006c50 	.word	0x08006c50
 8002dc8:	2000035c 	.word	0x2000035c
 8002dcc:	20000670 	.word	0x20000670
 8002dd0:	20000234 	.word	0x20000234
 8002dd4:	20000200 	.word	0x20000200
 8002dd8:	20000078 	.word	0x20000078
 8002ddc:	fffff1b0 	.word	0xfffff1b0
 8002de0:	0000ffbf 	.word	0x0000ffbf
 8002de4:	00001b58 	.word	0x00001b58
 8002de8:	200003c0 	.word	0x200003c0
 8002dec:	200003d4 	.word	0x200003d4
 8002df0:	200003d8 	.word	0x200003d8
 8002df4:	20000174 	.word	0x20000174
 8002df8:	200003d0 	.word	0x200003d0
              *regdata16 = PID_GetKP(&PIDSpeedHandle_M1);
 8002dfc:	4814      	ldr	r0, [pc, #80]	; (8002e50 <RI_GetRegisterMotor1+0x398>)
 8002dfe:	f002 f8d1 	bl	8004fa4 <PID_GetKP>
 8002e02:	8038      	strh	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002e04:	2000      	movs	r0, #0
              break;
 8002e06:	e6b1      	b.n	8002b6c <RI_GetRegisterMotor1+0xb4>
              *regdata16 = PID_GetKI (&(&STO_PLL_M1)->PIRegulator);
 8002e08:	4812      	ldr	r0, [pc, #72]	; (8002e54 <RI_GetRegisterMotor1+0x39c>)
 8002e0a:	f002 f8cf 	bl	8004fac <PID_GetKI>
 8002e0e:	8038      	strh	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002e10:	2000      	movs	r0, #0
              break;
 8002e12:	e6ab      	b.n	8002b6c <RI_GetRegisterMotor1+0xb4>
              *regdata16 = STO_PLL_GetEstimatedBemf(&STO_PLL_M1).beta;
 8002e14:	4810      	ldr	r0, [pc, #64]	; (8002e58 <RI_GetRegisterMotor1+0x3a0>)
 8002e16:	f003 fad3 	bl	80063c0 <STO_PLL_GetEstimatedBemf>
 8002e1a:	0c00      	lsrs	r0, r0, #16
 8002e1c:	8038      	strh	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002e1e:	2000      	movs	r0, #0
              break;
 8002e20:	e6a4      	b.n	8002b6c <RI_GetRegisterMotor1+0xb4>
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor);
 8002e22:	480e      	ldr	r0, [pc, #56]	; (8002e5c <RI_GetRegisterMotor1+0x3a4>)
 8002e24:	f002 f84e 	bl	8004ec4 <VBS_GetAvBusVoltage_V>
 8002e28:	8038      	strh	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002e2a:	2000      	movs	r0, #0
              break;
 8002e2c:	e69e      	b.n	8002b6c <RI_GetRegisterMotor1+0xb4>
              STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 8002e2e:	ac05      	add	r4, sp, #20
 8002e30:	4809      	ldr	r0, [pc, #36]	; (8002e58 <RI_GetRegisterMotor1+0x3a0>)
 8002e32:	0022      	movs	r2, r4
 8002e34:	a904      	add	r1, sp, #16
 8002e36:	f003 facd 	bl	80063d4 <STO_PLL_GetObserverGains>
              *regdata16 = hC2;
 8002e3a:	8823      	ldrh	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002e3c:	2000      	movs	r0, #0
              *regdata16 = hC2;
 8002e3e:	803b      	strh	r3, [r7, #0]
              break;
 8002e40:	e694      	b.n	8002b6c <RI_GetRegisterMotor1+0xb4>
              *regdata16 = MCI_GetVqd(pMCIN).q;
 8002e42:	4807      	ldr	r0, [pc, #28]	; (8002e60 <RI_GetRegisterMotor1+0x3a8>)
 8002e44:	f7fe fb7e 	bl	8001544 <MCI_GetVqd>
 8002e48:	8038      	strh	r0, [r7, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002e4a:	2000      	movs	r0, #0
              break;
 8002e4c:	e68e      	b.n	8002b6c <RI_GetRegisterMotor1+0xb4>
 8002e4e:	46c0      	nop			; (mov r8, r8)
 8002e50:	20000078 	.word	0x20000078
 8002e54:	20000234 	.word	0x20000234
 8002e58:	20000200 	.word	0x20000200
 8002e5c:	20000000 	.word	0x20000000
 8002e60:	20000670 	.word	0x20000670

08002e64 <RCM_RegisterRegConv>:

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8002e64:	4955      	ldr	r1, [pc, #340]	; (8002fbc <RCM_RegisterRegConv+0x158>)
{
 8002e66:	b570      	push	{r4, r5, r6, lr}
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8002e68:	680b      	ldr	r3, [r1, #0]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d029      	beq.n	8002ec2 <RCM_RegisterRegConv+0x5e>
        /* Nothing to do */
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault */
      if (RCM_handle_array [i] != 0)
      {
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8002e6e:	791e      	ldrb	r6, [r3, #4]
 8002e70:	7904      	ldrb	r4, [r0, #4]
 8002e72:	42a6      	cmp	r6, r4
 8002e74:	d019      	beq.n	8002eaa <RCM_RegisterRegConv+0x46>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8002e76:	684d      	ldr	r5, [r1, #4]
 8002e78:	2d00      	cmp	r5, #0
 8002e7a:	d03b      	beq.n	8002ef4 <RCM_RegisterRegConv+0x90>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8002e7c:	792a      	ldrb	r2, [r5, #4]
  uint8_t handle = 255U;
 8002e7e:	23ff      	movs	r3, #255	; 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8002e80:	42a2      	cmp	r2, r4
 8002e82:	d025      	beq.n	8002ed0 <RCM_RegisterRegConv+0x6c>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8002e84:	688d      	ldr	r5, [r1, #8]
 8002e86:	2d00      	cmp	r5, #0
 8002e88:	d05d      	beq.n	8002f46 <RCM_RegisterRegConv+0xe2>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8002e8a:	792a      	ldrb	r2, [r5, #4]
 8002e8c:	42a2      	cmp	r2, r4
 8002e8e:	d029      	beq.n	8002ee4 <RCM_RegisterRegConv+0x80>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8002e90:	68cd      	ldr	r5, [r1, #12]
 8002e92:	2d00      	cmp	r5, #0
 8002e94:	d064      	beq.n	8002f60 <RCM_RegisterRegConv+0xfc>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8002e96:	792a      	ldrb	r2, [r5, #4]
 8002e98:	42a2      	cmp	r2, r4
 8002e9a:	d068      	beq.n	8002f6e <RCM_RegisterRegConv+0x10a>
    while (i < RCM_MAX_CONV)
 8002e9c:	021c      	lsls	r4, r3, #8
 8002e9e:	431c      	orrs	r4, r3
      {
        /* Nothing to do */
      }
      i++;
    }
    if (handle < RCM_MAX_CONV)
 8002ea0:	2b03      	cmp	r3, #3
 8002ea2:	d95b      	bls.n	8002f5c <RCM_RegisterRegConv+0xf8>
 8002ea4:	23ff      	movs	r3, #255	; 0xff
      /* Nothing to do handle is already set to error value : 255 */
    }
#ifdef NULL_PTR_CHECK_REG_CON_MNG
  }
#endif
  regConv->convHandle = handle;
 8002ea6:	7303      	strb	r3, [r0, #12]
}
 8002ea8:	bd70      	pop	{r4, r5, r6, pc}
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	6802      	ldr	r2, [r0, #0]
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d026      	beq.n	8002f00 <RCM_RegisterRegConv+0x9c>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8002eb2:	684d      	ldr	r5, [r1, #4]
 8002eb4:	2d00      	cmp	r5, #0
 8002eb6:	d1e1      	bne.n	8002e7c <RCM_RegisterRegConv+0x18>
 8002eb8:	688d      	ldr	r5, [r1, #8]
 8002eba:	2d00      	cmp	r5, #0
 8002ebc:	d071      	beq.n	8002fa2 <RCM_RegisterRegConv+0x13e>
      i++;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e7e3      	b.n	8002e8a <RCM_RegisterRegConv+0x26>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8002ec2:	684d      	ldr	r5, [r1, #4]
 8002ec4:	2d00      	cmp	r5, #0
 8002ec6:	d065      	beq.n	8002f94 <RCM_RegisterRegConv+0x130>
 8002ec8:	7904      	ldrb	r4, [r0, #4]
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8002eca:	792a      	ldrb	r2, [r5, #4]
 8002ecc:	42a2      	cmp	r2, r4
 8002ece:	d1d9      	bne.n	8002e84 <RCM_RegisterRegConv+0x20>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8002ed0:	682d      	ldr	r5, [r5, #0]
 8002ed2:	6802      	ldr	r2, [r0, #0]
 8002ed4:	4295      	cmp	r5, r2
 8002ed6:	d1d5      	bne.n	8002e84 <RCM_RegisterRegConv+0x20>
 8002ed8:	2302      	movs	r3, #2
 8002eda:	33ff      	adds	r3, #255	; 0xff
 8002edc:	1c1c      	adds	r4, r3, #0
      i++;
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	3bff      	subs	r3, #255	; 0xff
 8002ee2:	e00f      	b.n	8002f04 <RCM_RegisterRegConv+0xa0>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8002ee4:	682d      	ldr	r5, [r5, #0]
 8002ee6:	6802      	ldr	r2, [r0, #0]
 8002ee8:	4295      	cmp	r5, r2
 8002eea:	d1d1      	bne.n	8002e90 <RCM_RegisterRegConv+0x2c>
 8002eec:	4b34      	ldr	r3, [pc, #208]	; (8002fc0 <RCM_RegisterRegConv+0x15c>)
 8002eee:	1c1c      	adds	r4, r3, #0
      i++;
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	e007      	b.n	8002f04 <RCM_RegisterRegConv+0xa0>
 8002ef4:	2301      	movs	r3, #1
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8002ef6:	688d      	ldr	r5, [r1, #8]
 8002ef8:	2d00      	cmp	r5, #0
 8002efa:	d042      	beq.n	8002f82 <RCM_RegisterRegConv+0x11e>
 8002efc:	7904      	ldrb	r4, [r0, #4]
 8002efe:	e7c4      	b.n	8002e8a <RCM_RegisterRegConv+0x26>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8002f00:	2400      	movs	r4, #0
    uint8_t i = 0;
 8002f02:	2300      	movs	r3, #0
      RCM_CB_array [handle].cb = NULL; /* If a previous callback was attached, it is cleared */
 8002f04:	2600      	movs	r6, #0
      RCM_handle_array [handle] = regConv;
 8002f06:	009d      	lsls	r5, r3, #2
 8002f08:	5148      	str	r0, [r1, r5]
      RCM_CB_array [handle].cb = NULL; /* If a previous callback was attached, it is cleared */
 8002f0a:	492e      	ldr	r1, [pc, #184]	; (8002fc4 <RCM_RegisterRegConv+0x160>)
 8002f0c:	00dd      	lsls	r5, r3, #3
 8002f0e:	506e      	str	r6, [r5, r1]
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN));
 8002f10:	6891      	ldr	r1, [r2, #8]
      if (0U == LL_ADC_IsEnabled(regConv->regADC))
 8002f12:	07c9      	lsls	r1, r1, #31
 8002f14:	d40e      	bmi.n	8002f34 <RCM_RegisterRegConv+0xd0>
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx)
{
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f16:	6895      	ldr	r5, [r2, #8]
 8002f18:	492b      	ldr	r1, [pc, #172]	; (8002fc8 <RCM_RegisterRegConv+0x164>)
 8002f1a:	400d      	ands	r5, r1
 8002f1c:	3118      	adds	r1, #24
 8002f1e:	4329      	orrs	r1, r5
 8002f20:	6091      	str	r1, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 8002f22:	6891      	ldr	r1, [r2, #8]
        while (1U == LL_ADC_IsCalibrationOnGoing(regConv->regADC))
 8002f24:	2900      	cmp	r1, #0
 8002f26:	dbfc      	blt.n	8002f22 <RCM_RegisterRegConv+0xbe>
  MODIFY_REG(ADCx->CR,
 8002f28:	6891      	ldr	r1, [r2, #8]
 8002f2a:	4d27      	ldr	r5, [pc, #156]	; (8002fc8 <RCM_RegisterRegConv+0x164>)
 8002f2c:	4029      	ands	r1, r5
 8002f2e:	2501      	movs	r5, #1
 8002f30:	4329      	orrs	r1, r5
 8002f32:	6091      	str	r1, [r2, #8]
      RCM_NoInj_array[handle].enable = false;
 8002f34:	2500      	movs	r5, #0
 8002f36:	0059      	lsls	r1, r3, #1
 8002f38:	4a24      	ldr	r2, [pc, #144]	; (8002fcc <RCM_RegisterRegConv+0x168>)
 8002f3a:	18c9      	adds	r1, r1, r3
 8002f3c:	0049      	lsls	r1, r1, #1
 8002f3e:	548d      	strb	r5, [r1, r2]
      RCM_NoInj_array[handle].prev = handle;
 8002f40:	1852      	adds	r2, r2, r1
 8002f42:	8094      	strh	r4, [r2, #4]
 8002f44:	e7af      	b.n	8002ea6 <RCM_RegisterRegConv+0x42>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8002f46:	2b04      	cmp	r3, #4
 8002f48:	d91a      	bls.n	8002f80 <RCM_RegisterRegConv+0x11c>
 8002f4a:	68cb      	ldr	r3, [r1, #12]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d002      	beq.n	8002f56 <RCM_RegisterRegConv+0xf2>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8002f50:	791a      	ldrb	r2, [r3, #4]
 8002f52:	4294      	cmp	r4, r2
 8002f54:	d020      	beq.n	8002f98 <RCM_RegisterRegConv+0x134>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8002f56:	4b1a      	ldr	r3, [pc, #104]	; (8002fc0 <RCM_RegisterRegConv+0x15c>)
 8002f58:	1c1c      	adds	r4, r3, #0
      i++;
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	6802      	ldr	r2, [r0, #0]
 8002f5e:	e7d1      	b.n	8002f04 <RCM_RegisterRegConv+0xa0>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8002f60:	2b04      	cmp	r3, #4
 8002f62:	d913      	bls.n	8002f8c <RCM_RegisterRegConv+0x128>
 8002f64:	4b1a      	ldr	r3, [pc, #104]	; (8002fd0 <RCM_RegisterRegConv+0x16c>)
 8002f66:	6802      	ldr	r2, [r0, #0]
 8002f68:	1c1c      	adds	r4, r3, #0
      i++;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e7ca      	b.n	8002f04 <RCM_RegisterRegConv+0xa0>
 8002f6e:	6802      	ldr	r2, [r0, #0]
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8002f70:	682c      	ldr	r4, [r5, #0]
 8002f72:	4294      	cmp	r4, r2
 8002f74:	d000      	beq.n	8002f78 <RCM_RegisterRegConv+0x114>
 8002f76:	e791      	b.n	8002e9c <RCM_RegisterRegConv+0x38>
 8002f78:	4b15      	ldr	r3, [pc, #84]	; (8002fd0 <RCM_RegisterRegConv+0x16c>)
 8002f7a:	1c1c      	adds	r4, r3, #0
      i++;
 8002f7c:	2303      	movs	r3, #3
 8002f7e:	e7c1      	b.n	8002f04 <RCM_RegisterRegConv+0xa0>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8002f80:	2300      	movs	r3, #0
 8002f82:	68cd      	ldr	r5, [r1, #12]
 8002f84:	2d00      	cmp	r5, #0
 8002f86:	d001      	beq.n	8002f8c <RCM_RegisterRegConv+0x128>
 8002f88:	7904      	ldrb	r4, [r0, #4]
 8002f8a:	e784      	b.n	8002e96 <RCM_RegisterRegConv+0x32>
 8002f8c:	6802      	ldr	r2, [r0, #0]
    while (i < RCM_MAX_CONV)
 8002f8e:	021c      	lsls	r4, r3, #8
 8002f90:	431c      	orrs	r4, r3
    if (handle < RCM_MAX_CONV)
 8002f92:	e7b7      	b.n	8002f04 <RCM_RegisterRegConv+0xa0>
    uint8_t i = 0;
 8002f94:	2300      	movs	r3, #0
 8002f96:	e7ae      	b.n	8002ef6 <RCM_RegisterRegConv+0x92>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	6802      	ldr	r2, [r0, #0]
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d0eb      	beq.n	8002f78 <RCM_RegisterRegConv+0x114>
 8002fa0:	e7a4      	b.n	8002eec <RCM_RegisterRegConv+0x88>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8002fa2:	68cd      	ldr	r5, [r1, #12]
 8002fa4:	2d00      	cmp	r5, #0
 8002fa6:	d006      	beq.n	8002fb6 <RCM_RegisterRegConv+0x152>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8002fa8:	792c      	ldrb	r4, [r5, #4]
      i++;
 8002faa:	2301      	movs	r3, #1
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8002fac:	42b4      	cmp	r4, r6
 8002fae:	d0df      	beq.n	8002f70 <RCM_RegisterRegConv+0x10c>
 8002fb0:	2402      	movs	r4, #2
 8002fb2:	34ff      	adds	r4, #255	; 0xff
 8002fb4:	e7a6      	b.n	8002f04 <RCM_RegisterRegConv+0xa0>
      i++;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e7e9      	b.n	8002f8e <RCM_RegisterRegConv+0x12a>
 8002fba:	46c0      	nop			; (mov r8, r8)
 8002fbc:	20000840 	.word	0x20000840
 8002fc0:	00000202 	.word	0x00000202
 8002fc4:	200007fc 	.word	0x200007fc
 8002fc8:	7fffffe8 	.word	0x7fffffe8
 8002fcc:	2000081c 	.word	0x2000081c
 8002fd0:	00000303 	.word	0x00000303

08002fd4 <RCM_ExecRegularConv>:
 * Otherwise, the latest stored conversion result will be returned.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
uint16_t RCM_ExecRegularConv (RegConv_t *regConv)
{
 8002fd4:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t retVal;
  uint8_t handle = regConv->convHandle;
 8002fd6:	7b02      	ldrb	r2, [r0, #12]
  uint8_t formerNext;
  uint8_t i=0;
  uint8_t LastEnable = RCM_MAX_CONV;

  if (false == RCM_NoInj_array [handle].enable)
 8002fd8:	4b5a      	ldr	r3, [pc, #360]	; (8003144 <RCM_ExecRegularConv+0x170>)
 8002fda:	0050      	lsls	r0, r2, #1
 8002fdc:	1881      	adds	r1, r0, r2
 8002fde:	0049      	lsls	r1, r1, #1
 8002fe0:	5c59      	ldrb	r1, [r3, r1]
 8002fe2:	2900      	cmp	r1, #0
 8002fe4:	d142      	bne.n	800306c <RCM_ExecRegularConv+0x98>
  {
    /* Find position in the list */
    while (i < RCM_MAX_CONV)
    {
      if (true == RCM_NoInj_array [i].enable)
 8002fe6:	7819      	ldrb	r1, [r3, #0]
 8002fe8:	2900      	cmp	r1, #0
 8002fea:	d11c      	bne.n	8003026 <RCM_ExecRegularConv+0x52>
  uint8_t LastEnable = RCM_MAX_CONV;
 8002fec:	2504      	movs	r5, #4
      if (true == RCM_NoInj_array [i].enable)
 8002fee:	7999      	ldrb	r1, [r3, #6]
 8002ff0:	2900      	cmp	r1, #0
 8002ff2:	d100      	bne.n	8002ff6 <RCM_ExecRegularConv+0x22>
 8002ff4:	e07a      	b.n	80030ec <RCM_ExecRegularConv+0x118>
      {
        if (RCM_NoInj_array[i].next > handle)
 8002ff6:	7add      	ldrb	r5, [r3, #11]
 8002ff8:	42aa      	cmp	r2, r5
 8002ffa:	d200      	bcs.n	8002ffe <RCM_ExecRegularConv+0x2a>
 8002ffc:	e094      	b.n	8003128 <RCM_ExecRegularConv+0x154>
      if (true == RCM_NoInj_array [i].enable)
 8002ffe:	7b19      	ldrb	r1, [r3, #12]
 8003000:	2900      	cmp	r1, #0
 8003002:	d100      	bne.n	8003006 <RCM_ExecRegularConv+0x32>
 8003004:	e093      	b.n	800312e <RCM_ExecRegularConv+0x15a>
        if (RCM_NoInj_array[i].next > handle)
 8003006:	7c5d      	ldrb	r5, [r3, #17]
 8003008:	42aa      	cmp	r2, r5
 800300a:	d200      	bcs.n	800300e <RCM_ExecRegularConv+0x3a>
 800300c:	e094      	b.n	8003138 <RCM_ExecRegularConv+0x164>
      if (true == RCM_NoInj_array [i].enable)
 800300e:	7c99      	ldrb	r1, [r3, #18]
      }
      else
      {
        /* Nothing to do */
      }
      i++;
 8003010:	2502      	movs	r5, #2
      if (true == RCM_NoInj_array [i].enable)
 8003012:	2900      	cmp	r1, #0
 8003014:	d100      	bne.n	8003018 <RCM_ExecRegularConv+0x44>
 8003016:	e073      	b.n	8003100 <RCM_ExecRegularConv+0x12c>
        if (RCM_NoInj_array[i].next > handle)
 8003018:	7ddd      	ldrb	r5, [r3, #23]
 800301a:	4295      	cmp	r5, r2
 800301c:	d800      	bhi.n	8003020 <RCM_ExecRegularConv+0x4c>
 800301e:	e08e      	b.n	800313e <RCM_ExecRegularConv+0x16a>
      i++;
 8003020:	2603      	movs	r6, #3
      if (true == RCM_NoInj_array [i].enable)
 8003022:	2403      	movs	r4, #3
 8003024:	e005      	b.n	8003032 <RCM_ExecRegularConv+0x5e>
        if (RCM_NoInj_array[i].next > handle)
 8003026:	795d      	ldrb	r5, [r3, #5]
 8003028:	4295      	cmp	r5, r2
 800302a:	d800      	bhi.n	800302e <RCM_ExecRegularConv+0x5a>
 800302c:	e076      	b.n	800311c <RCM_ExecRegularConv+0x148>
  uint8_t i=0;
 800302e:	2600      	movs	r6, #0
      if (true == RCM_NoInj_array [i].enable)
 8003030:	2400      	movs	r4, #0
          RCM_NoInj_array[handle].next = formerNext;
 8003032:	1881      	adds	r1, r0, r2
 8003034:	0049      	lsls	r1, r1, #1
 8003036:	1859      	adds	r1, r3, r1
 8003038:	714d      	strb	r5, [r1, #5]
          RCM_NoInj_array[handle].prev = i;
 800303a:	710e      	strb	r6, [r1, #4]
          RCM_NoInj_array[i].next = handle;
 800303c:	0061      	lsls	r1, r4, #1
 800303e:	1909      	adds	r1, r1, r4
 8003040:	0049      	lsls	r1, r1, #1
 8003042:	1859      	adds	r1, r3, r1
 8003044:	714a      	strb	r2, [r1, #5]
          RCM_NoInj_array[formerNext].prev = handle;
 8003046:	0069      	lsls	r1, r5, #1
 8003048:	1949      	adds	r1, r1, r5
       {
         formerNext = RCM_NoInj_array[LastEnable].next;
         RCM_NoInj_array[handle].next = formerNext;
         RCM_NoInj_array[handle].prev = LastEnable;
         RCM_NoInj_array[LastEnable].next = handle;
         RCM_NoInj_array[formerNext].prev = handle;
 800304a:	0049      	lsls	r1, r1, #1
 800304c:	1859      	adds	r1, r3, r1
 800304e:	710a      	strb	r2, [r1, #4]
      }
    }
    /* The handle is now linked with others, we can set the enable flag */
    RCM_NoInj_array[handle].enable = true;
    RCM_NoInj_array[handle].status = notvalid;
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003050:	493d      	ldr	r1, [pc, #244]	; (8003148 <RCM_ExecRegularConv+0x174>)
 8003052:	780d      	ldrb	r5, [r1, #0]
    RCM_NoInj_array[handle].enable = true;
 8003054:	2601      	movs	r6, #1
 8003056:	1884      	adds	r4, r0, r2
 8003058:	0064      	lsls	r4, r4, #1
 800305a:	531e      	strh	r6, [r3, r4]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 800305c:	006c      	lsls	r4, r5, #1
 800305e:	1964      	adds	r4, r4, r5
 8003060:	0064      	lsls	r4, r4, #1
 8003062:	191c      	adds	r4, r3, r4
 8003064:	7864      	ldrb	r4, [r4, #1]
 8003066:	2c01      	cmp	r4, #1
 8003068:	d000      	beq.n	800306c <RCM_ExecRegularConv+0x98>
    {/* Select the new conversion to be the next scheduled only if a conversion is not ongoing */
      RCM_currentHandle = handle;
 800306a:	700a      	strb	r2, [r1, #0]
  }
  else
  {
    /* Nothing to do the current handle is already scheduled */
  }
  if (false == PWM_Handle_M1.ADCRegularLocked)
 800306c:	24a0      	movs	r4, #160	; 0xa0
 800306e:	4937      	ldr	r1, [pc, #220]	; (800314c <RCM_ExecRegularConv+0x178>)
 8003070:	5d09      	ldrb	r1, [r1, r4]
 8003072:	2900      	cmp	r1, #0
 8003074:	d135      	bne.n	80030e2 <RCM_ExecRegularConv+0x10e>
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 8003076:	2703      	movs	r7, #3
  /* The ADC is free to be used asynchronously */
  {
    LL_ADC_REG_SetDMATransfer(RCM_handle_array[handle]->regADC, LL_ADC_REG_DMA_TRANSFER_NONE);
 8003078:	4e35      	ldr	r6, [pc, #212]	; (8003150 <RCM_ExecRegularConv+0x17c>)
 800307a:	0091      	lsls	r1, r2, #2
 800307c:	5875      	ldr	r5, [r6, r1]
 800307e:	6829      	ldr	r1, [r5, #0]
 8003080:	68cc      	ldr	r4, [r1, #12]
 8003082:	43bc      	bics	r4, r7
 8003084:	60cc      	str	r4, [r1, #12]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 8003086:	68cc      	ldr	r4, [r1, #12]
 8003088:	4f32      	ldr	r7, [pc, #200]	; (8003154 <RCM_ExecRegularConv+0x180>)
 800308a:	403c      	ands	r4, r7
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 800308c:	2707      	movs	r7, #7
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 800308e:	60cc      	str	r4, [r1, #12]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8003090:	694c      	ldr	r4, [r1, #20]
 8003092:	43bc      	bics	r4, r7
 8003094:	68af      	ldr	r7, [r5, #8]
 8003096:	433c      	orrs	r4, r7
 8003098:	614c      	str	r4, [r1, #20]
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800309a:	2480      	movs	r4, #128	; 0x80
    LL_ADC_REG_SetTriggerSource(RCM_handle_array[handle]->regADC, LL_ADC_REG_TRIG_SOFTWARE);

    /* Set Sampling time and channel */
    LL_ADC_SetSamplingTimeCommonChannels(RCM_handle_array[handle]->regADC, RCM_handle_array[handle]->samplingTime);
    LL_ADC_REG_SetSequencerChannels(RCM_handle_array[handle]->regADC,
                                    __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 800309c:	792d      	ldrb	r5, [r5, #4]
 800309e:	01a4      	lsls	r4, r4, #6
 80030a0:	40ac      	lsls	r4, r5
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80030a2:	2504      	movs	r5, #4
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80030a4:	0b64      	lsrs	r4, r4, #13
 80030a6:	628c      	str	r4, [r1, #40]	; 0x28
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80030a8:	600d      	str	r5, [r1, #0]
  MODIFY_REG(ADCx->CR,
 80030aa:	688c      	ldr	r4, [r1, #8]
 80030ac:	4f2a      	ldr	r7, [pc, #168]	; (8003158 <RCM_ExecRegularConv+0x184>)
 80030ae:	403c      	ands	r4, r7
 80030b0:	432c      	orrs	r4, r5
 80030b2:	608c      	str	r4, [r1, #8]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 80030b4:	680c      	ldr	r4, [r1, #0]

    /* Start ADC conversion */
    LL_ADC_REG_StartConversion(RCM_handle_array[handle]->regADC);

    /* Wait EOC */
    while ( 0U == LL_ADC_IsActiveFlag_EOC(RCM_handle_array[handle]->regADC))
 80030b6:	4225      	tst	r5, r4
 80030b8:	d0fc      	beq.n	80030b4 <RCM_ExecRegularConv+0xe0>
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 80030ba:	2703      	movs	r7, #3
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 80030bc:	6c0c      	ldr	r4, [r1, #64]	; 0x40
    {
      /* Nothing to do */
    }

    /* Read the "Regular" conversion (Not related to current sampling) */
    RCM_NoInj_array[handle].value = LL_ADC_REG_ReadConversionData12(RCM_handle_array[handle]->regADC);
 80030be:	1881      	adds	r1, r0, r2
    LL_ADC_REG_SetDMATransfer(RCM_handle_array[RCM_currentHandle]->regADC, LL_ADC_REG_DMA_TRANSFER_LIMITED);
 80030c0:	4d21      	ldr	r5, [pc, #132]	; (8003148 <RCM_ExecRegularConv+0x174>)
    RCM_NoInj_array[handle].value = LL_ADC_REG_ReadConversionData12(RCM_handle_array[handle]->regADC);
 80030c2:	0049      	lsls	r1, r1, #1
 80030c4:	1859      	adds	r1, r3, r1
 80030c6:	804c      	strh	r4, [r1, #2]
    LL_ADC_REG_SetDMATransfer(RCM_handle_array[RCM_currentHandle]->regADC, LL_ADC_REG_DMA_TRANSFER_LIMITED);
 80030c8:	782c      	ldrb	r4, [r5, #0]
 80030ca:	00a4      	lsls	r4, r4, #2
 80030cc:	5934      	ldr	r4, [r6, r4]
 80030ce:	6826      	ldr	r6, [r4, #0]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 80030d0:	68f4      	ldr	r4, [r6, #12]
 80030d2:	43bc      	bics	r4, r7
 80030d4:	3f02      	subs	r7, #2
 80030d6:	433c      	orrs	r4, r7
 80030d8:	60f4      	str	r4, [r6, #12]
    RCM_currentHandle = RCM_NoInj_array[handle].next;
 80030da:	794c      	ldrb	r4, [r1, #5]
 80030dc:	702c      	strb	r4, [r5, #0]
    RCM_NoInj_array[handle].status = valid;
 80030de:	2402      	movs	r4, #2
 80030e0:	704c      	strb	r4, [r1, #1]
  }
  else
  {
    /* Nothing to do */
  }
  retVal = RCM_NoInj_array[handle].value;
 80030e2:	1880      	adds	r0, r0, r2
 80030e4:	0040      	lsls	r0, r0, #1
 80030e6:	181b      	adds	r3, r3, r0
  return (retVal);
 80030e8:	8858      	ldrh	r0, [r3, #2]
}
 80030ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (true == RCM_NoInj_array [i].enable)
 80030ec:	7b19      	ldrb	r1, [r3, #12]
 80030ee:	2900      	cmp	r1, #0
 80030f0:	d000      	beq.n	80030f4 <RCM_ExecRegularConv+0x120>
 80030f2:	e788      	b.n	8003006 <RCM_ExecRegularConv+0x32>
 80030f4:	7c99      	ldrb	r1, [r3, #18]
 80030f6:	2900      	cmp	r1, #0
 80030f8:	d000      	beq.n	80030fc <RCM_ExecRegularConv+0x128>
 80030fa:	e78d      	b.n	8003018 <RCM_ExecRegularConv+0x44>
       if (LastEnable != RCM_MAX_CONV )
 80030fc:	2d04      	cmp	r5, #4
 80030fe:	d00f      	beq.n	8003120 <RCM_ExecRegularConv+0x14c>
         formerNext = RCM_NoInj_array[LastEnable].next;
 8003100:	0069      	lsls	r1, r5, #1
 8003102:	1949      	adds	r1, r1, r5
 8003104:	0049      	lsls	r1, r1, #1
 8003106:	1859      	adds	r1, r3, r1
         RCM_NoInj_array[handle].next = formerNext;
 8003108:	1884      	adds	r4, r0, r2
         formerNext = RCM_NoInj_array[LastEnable].next;
 800310a:	794e      	ldrb	r6, [r1, #5]
         RCM_NoInj_array[handle].next = formerNext;
 800310c:	0064      	lsls	r4, r4, #1
 800310e:	191c      	adds	r4, r3, r4
 8003110:	7166      	strb	r6, [r4, #5]
         RCM_NoInj_array[LastEnable].next = handle;
 8003112:	714a      	strb	r2, [r1, #5]
         RCM_NoInj_array[formerNext].prev = handle;
 8003114:	0071      	lsls	r1, r6, #1
         RCM_NoInj_array[handle].prev = LastEnable;
 8003116:	7125      	strb	r5, [r4, #4]
         RCM_NoInj_array[formerNext].prev = handle;
 8003118:	1989      	adds	r1, r1, r6
 800311a:	e796      	b.n	800304a <RCM_ExecRegularConv+0x76>
  uint8_t i=0;
 800311c:	2500      	movs	r5, #0
 800311e:	e766      	b.n	8002fee <RCM_ExecRegularConv+0x1a>
         RCM_currentHandle = handle;
 8003120:	4909      	ldr	r1, [pc, #36]	; (8003148 <RCM_ExecRegularConv+0x174>)
 8003122:	0015      	movs	r5, r2
 8003124:	700a      	strb	r2, [r1, #0]
    while (i < RCM_MAX_CONV)
 8003126:	e795      	b.n	8003054 <RCM_ExecRegularConv+0x80>
      i++;
 8003128:	2601      	movs	r6, #1
      if (true == RCM_NoInj_array [i].enable)
 800312a:	2401      	movs	r4, #1
 800312c:	e781      	b.n	8003032 <RCM_ExecRegularConv+0x5e>
 800312e:	7c99      	ldrb	r1, [r3, #18]
      i++;
 8003130:	2501      	movs	r5, #1
      if (true == RCM_NoInj_array [i].enable)
 8003132:	2900      	cmp	r1, #0
 8003134:	d0e4      	beq.n	8003100 <RCM_ExecRegularConv+0x12c>
 8003136:	e76f      	b.n	8003018 <RCM_ExecRegularConv+0x44>
      i++;
 8003138:	2602      	movs	r6, #2
      if (true == RCM_NoInj_array [i].enable)
 800313a:	2402      	movs	r4, #2
 800313c:	e779      	b.n	8003032 <RCM_ExecRegularConv+0x5e>
      i++;
 800313e:	2503      	movs	r5, #3
 8003140:	e7de      	b.n	8003100 <RCM_ExecRegularConv+0x12c>
 8003142:	46c0      	nop			; (mov r8, r8)
 8003144:	2000081c 	.word	0x2000081c
 8003148:	2000083c 	.word	0x2000083c
 800314c:	200000b4 	.word	0x200000b4
 8003150:	20000840 	.word	0x20000840
 8003154:	fffff23f 	.word	0xfffff23f
 8003158:	7fffffe8 	.word	0x7fffffe8

0800315c <RCM_ExecUserConv>:
 *  latest call to RCM_RequestUserConv.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv()
{
 800315c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t handle;
  if (RCM_UserConvHandle != NULL)
 800315e:	4b13      	ldr	r3, [pc, #76]	; (80031ac <RCM_ExecUserConv+0x50>)
 8003160:	681c      	ldr	r4, [r3, #0]
 8003162:	2c00      	cmp	r4, #0
 8003164:	d004      	beq.n	8003170 <RCM_ExecUserConv+0x14>
  {
    handle = RCM_UserConvHandle->convHandle;
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 8003166:	4d12      	ldr	r5, [pc, #72]	; (80031b0 <RCM_ExecUserConv+0x54>)
    handle = RCM_UserConvHandle->convHandle;
 8003168:	7b26      	ldrb	r6, [r4, #12]
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 800316a:	782b      	ldrb	r3, [r5, #0]
 800316c:	2b01      	cmp	r3, #1
 800316e:	d000      	beq.n	8003172 <RCM_ExecUserConv+0x16>
  }
  else
  {
     /* Nothing to do */
  }
}
 8003170:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8003172:	0020      	movs	r0, r4
 8003174:	f7ff ff2e 	bl	8002fd4 <RCM_ExecRegularConv>
 8003178:	4b0e      	ldr	r3, [pc, #56]	; (80031b4 <RCM_ExecUserConv+0x58>)
      if (RCM_NoInj_array [handle].status != notvalid)
 800317a:	0072      	lsls	r2, r6, #1
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 800317c:	8018      	strh	r0, [r3, #0]
      if (RCM_NoInj_array [handle].status != notvalid)
 800317e:	1992      	adds	r2, r2, r6
 8003180:	4b0d      	ldr	r3, [pc, #52]	; (80031b8 <RCM_ExecUserConv+0x5c>)
 8003182:	0052      	lsls	r2, r2, #1
 8003184:	189b      	adds	r3, r3, r2
 8003186:	785b      	ldrb	r3, [r3, #1]
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8003188:	0001      	movs	r1, r0
      if (RCM_NoInj_array [handle].status != notvalid)
 800318a:	2b00      	cmp	r3, #0
 800318c:	d001      	beq.n	8003192 <RCM_ExecUserConv+0x36>
        RCM_UserConvState = RCM_USERCONV_EOC;
 800318e:	2302      	movs	r3, #2
 8003190:	702b      	strb	r3, [r5, #0]
      if (RCM_CB_array[handle].cb != NULL)
 8003192:	4b0a      	ldr	r3, [pc, #40]	; (80031bc <RCM_ExecUserConv+0x60>)
 8003194:	00f6      	lsls	r6, r6, #3
 8003196:	58f7      	ldr	r7, [r6, r3]
 8003198:	2f00      	cmp	r7, #0
 800319a:	d0e9      	beq.n	8003170 <RCM_ExecUserConv+0x14>
        RCM_UserConvState = RCM_USERCONV_IDLE;
 800319c:	2200      	movs	r2, #0
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 800319e:	199b      	adds	r3, r3, r6
        RCM_UserConvState = RCM_USERCONV_IDLE;
 80031a0:	702a      	strb	r2, [r5, #0]
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 80031a2:	0020      	movs	r0, r4
 80031a4:	685a      	ldr	r2, [r3, #4]
 80031a6:	47b8      	blx	r7
}
 80031a8:	e7e2      	b.n	8003170 <RCM_ExecUserConv+0x14>
 80031aa:	46c0      	nop			; (mov r8, r8)
 80031ac:	20000834 	.word	0x20000834
 80031b0:	20000838 	.word	0x20000838
 80031b4:	2000083a 	.word	0x2000083a
 80031b8:	2000081c 	.word	0x2000081c
 80031bc:	200007fc 	.word	0x200007fc

080031c0 <RCM_ExecNextConv>:
 * and user conversion.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecNextConv(void)
{
 80031c0:	b570      	push	{r4, r5, r6, lr}
  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 80031c2:	4b16      	ldr	r3, [pc, #88]	; (800321c <RCM_ExecNextConv+0x5c>)
 80031c4:	4916      	ldr	r1, [pc, #88]	; (8003220 <RCM_ExecNextConv+0x60>)
 80031c6:	781a      	ldrb	r2, [r3, #0]
 80031c8:	0053      	lsls	r3, r2, #1
 80031ca:	189b      	adds	r3, r3, r2
 80031cc:	005b      	lsls	r3, r3, #1
 80031ce:	5c58      	ldrb	r0, [r3, r1]
 80031d0:	2800      	cmp	r0, #0
 80031d2:	d021      	beq.n	8003218 <RCM_ExecNextConv+0x58>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80031d4:	2504      	movs	r5, #4
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 80031d6:	2603      	movs	r6, #3
    /* When this function is called, the ADC conversions triggered by External
       event for current reading has been completed.
       ADC is therefore ready to be started because already stopped */

    /* Clear EOC */
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 80031d8:	4812      	ldr	r0, [pc, #72]	; (8003224 <RCM_ExecNextConv+0x64>)
 80031da:	0092      	lsls	r2, r2, #2
 80031dc:	5814      	ldr	r4, [r2, r0]
    (void)LL_ADC_REG_SetSequencerChannels(RCM_handle_array[RCM_currentHandle]->regADC,
                                       __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));

    /* Start ADC for regular conversion */
    LL_ADC_REG_StartConversion(RCM_handle_array[RCM_currentHandle]->regADC);
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 80031de:	18c9      	adds	r1, r1, r3
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 80031e0:	6822      	ldr	r2, [r4, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80031e2:	6015      	str	r5, [r2, #0]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 80031e4:	68d0      	ldr	r0, [r2, #12]
 80031e6:	43b0      	bics	r0, r6
 80031e8:	60d0      	str	r0, [r2, #12]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 80031ea:	68d0      	ldr	r0, [r2, #12]
 80031ec:	4e0e      	ldr	r6, [pc, #56]	; (8003228 <RCM_ExecNextConv+0x68>)
 80031ee:	4030      	ands	r0, r6
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 80031f0:	2607      	movs	r6, #7
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 80031f2:	60d0      	str	r0, [r2, #12]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 80031f4:	6950      	ldr	r0, [r2, #20]
 80031f6:	43b0      	bics	r0, r6
 80031f8:	68a6      	ldr	r6, [r4, #8]
 80031fa:	4330      	orrs	r0, r6
 80031fc:	6150      	str	r0, [r2, #20]
                                       __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 80031fe:	7920      	ldrb	r0, [r4, #4]
 8003200:	2401      	movs	r4, #1
 8003202:	0026      	movs	r6, r4
 8003204:	4086      	lsls	r6, r0
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003206:	0370      	lsls	r0, r6, #13
 8003208:	0b40      	lsrs	r0, r0, #13
 800320a:	6290      	str	r0, [r2, #40]	; 0x28
  MODIFY_REG(ADCx->CR,
 800320c:	6890      	ldr	r0, [r2, #8]
 800320e:	4e07      	ldr	r6, [pc, #28]	; (800322c <RCM_ExecNextConv+0x6c>)
 8003210:	4030      	ands	r0, r6
 8003212:	4328      	orrs	r0, r5
 8003214:	6090      	str	r0, [r2, #8]
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 8003216:	704c      	strb	r4, [r1, #1]
  }
  else
  {
    /* Nothing to do, conversion not enabled have already notvalid status */
  }
}
 8003218:	bd70      	pop	{r4, r5, r6, pc}
 800321a:	46c0      	nop			; (mov r8, r8)
 800321c:	2000083c 	.word	0x2000083c
 8003220:	2000081c 	.word	0x2000081c
 8003224:	20000840 	.word	0x20000840
 8003228:	fffff23f 	.word	0xfffff23f
 800322c:	7fffffe8 	.word	0x7fffffe8

08003230 <RCM_ReadOngoingConv>:
 * and user conversion.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ReadOngoingConv(void)
{
 8003230:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t result;
  RCM_status_t status;

  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 8003232:	4c13      	ldr	r4, [pc, #76]	; (8003280 <RCM_ReadOngoingConv+0x50>)
 8003234:	4913      	ldr	r1, [pc, #76]	; (8003284 <RCM_ReadOngoingConv+0x54>)
 8003236:	7820      	ldrb	r0, [r4, #0]
 8003238:	0042      	lsls	r2, r0, #1
 800323a:	1813      	adds	r3, r2, r0
 800323c:	005b      	lsls	r3, r3, #1
 800323e:	5ccd      	ldrb	r5, [r1, r3]
 8003240:	2d00      	cmp	r5, #0
 8003242:	d00f      	beq.n	8003264 <RCM_ReadOngoingConv+0x34>
  {
    status = RCM_NoInj_array[RCM_currentHandle].status;
    result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
    if (( valid == status ) || ( notvalid == status ) || ( 0U == result ))
 8003244:	2702      	movs	r7, #2
    result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8003246:	4d10      	ldr	r5, [pc, #64]	; (8003288 <RCM_ReadOngoingConv+0x58>)
 8003248:	0086      	lsls	r6, r0, #2
 800324a:	5975      	ldr	r5, [r6, r5]
    status = RCM_NoInj_array[RCM_currentHandle].status;
 800324c:	18cb      	adds	r3, r1, r3
    result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 800324e:	682e      	ldr	r6, [r5, #0]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 8003250:	6835      	ldr	r5, [r6, #0]
 8003252:	46ac      	mov	ip, r5
    if (( valid == status ) || ( notvalid == status ) || ( 0U == result ))
 8003254:	785d      	ldrb	r5, [r3, #1]
 8003256:	43bd      	bics	r5, r7
 8003258:	d105      	bne.n	8003266 <RCM_ReadOngoingConv+0x36>
      /* Restore back DMA configuration */
      LL_ADC_REG_SetDMATransfer( RCM_handle_array[RCM_currentHandle]->regADC, LL_ADC_REG_DMA_TRANSFER_LIMITED );
    }

    /* Prepare next conversion */
    RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 800325a:	1812      	adds	r2, r2, r0
 800325c:	0052      	lsls	r2, r2, #1
 800325e:	1889      	adds	r1, r1, r2
 8003260:	794b      	ldrb	r3, [r1, #5]
 8003262:	7023      	strb	r3, [r4, #0]
    }
    else
    {
      /* Nothing to do */
    }
}
 8003264:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (( valid == status ) || ( notvalid == status ) || ( 0U == result ))
 8003266:	4665      	mov	r5, ip
 8003268:	076d      	lsls	r5, r5, #29
 800326a:	d5f6      	bpl.n	800325a <RCM_ReadOngoingConv+0x2a>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 800326c:	6c35      	ldr	r5, [r6, #64]	; 0x40
      RCM_NoInj_array[RCM_currentHandle].status = valid;
 800326e:	705f      	strb	r7, [r3, #1]
                    = LL_ADC_REG_ReadConversionData12(RCM_handle_array[RCM_currentHandle]->regADC);
 8003270:	805d      	strh	r5, [r3, #2]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 8003272:	2503      	movs	r5, #3
 8003274:	68f3      	ldr	r3, [r6, #12]
 8003276:	43ab      	bics	r3, r5
 8003278:	3d02      	subs	r5, #2
 800327a:	432b      	orrs	r3, r5
 800327c:	60f3      	str	r3, [r6, #12]
}
 800327e:	e7ec      	b.n	800325a <RCM_ReadOngoingConv+0x2a>
 8003280:	2000083c 	.word	0x2000083c
 8003284:	2000081c 	.word	0x2000081c
 8003288:	20000840 	.word	0x20000840

0800328c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800328c:	2201      	movs	r2, #1
 800328e:	4b0a      	ldr	r3, [pc, #40]	; (80032b8 <HAL_MspInit+0x2c>)
{
 8003290:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003292:	6999      	ldr	r1, [r3, #24]
 8003294:	4311      	orrs	r1, r2
 8003296:	6199      	str	r1, [r3, #24]
 8003298:	6999      	ldr	r1, [r3, #24]
 800329a:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 800329c:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800329e:	9200      	str	r2, [sp, #0]
 80032a0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80032a2:	69da      	ldr	r2, [r3, #28]
 80032a4:	0549      	lsls	r1, r1, #21
 80032a6:	430a      	orrs	r2, r1
 80032a8:	61da      	str	r2, [r3, #28]
 80032aa:	69db      	ldr	r3, [r3, #28]
 80032ac:	400b      	ands	r3, r1
 80032ae:	9301      	str	r3, [sp, #4]
 80032b0:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032b2:	b002      	add	sp, #8
 80032b4:	4770      	bx	lr
 80032b6:	46c0      	nop			; (mov r8, r8)
 80032b8:	40021000 	.word	0x40021000

080032bc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80032bc:	b570      	push	{r4, r5, r6, lr}
 80032be:	0004      	movs	r4, r0
 80032c0:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032c2:	2214      	movs	r2, #20
 80032c4:	2100      	movs	r1, #0
 80032c6:	a804      	add	r0, sp, #16
 80032c8:	f003 f9d6 	bl	8006678 <memset>
  if(hadc->Instance==ADC1)
 80032cc:	4b28      	ldr	r3, [pc, #160]	; (8003370 <HAL_ADC_MspInit+0xb4>)
 80032ce:	6822      	ldr	r2, [r4, #0]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d001      	beq.n	80032d8 <HAL_ADC_MspInit+0x1c>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80032d4:	b00a      	add	sp, #40	; 0x28
 80032d6:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 80032d8:	2180      	movs	r1, #128	; 0x80
 80032da:	4b26      	ldr	r3, [pc, #152]	; (8003374 <HAL_ADC_MspInit+0xb8>)
 80032dc:	0089      	lsls	r1, r1, #2
 80032de:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032e0:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_ADC1_CLK_ENABLE();
 80032e2:	430a      	orrs	r2, r1
 80032e4:	619a      	str	r2, [r3, #24]
 80032e6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032e8:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC1_CLK_ENABLE();
 80032ea:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032ec:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 80032ee:	9201      	str	r2, [sp, #4]
 80032f0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032f2:	695a      	ldr	r2, [r3, #20]
 80032f4:	0289      	lsls	r1, r1, #10
 80032f6:	430a      	orrs	r2, r1
 80032f8:	615a      	str	r2, [r3, #20]
 80032fa:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032fc:	2600      	movs	r6, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032fe:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003300:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003302:	9202      	str	r2, [sp, #8]
 8003304:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003306:	695a      	ldr	r2, [r3, #20]
 8003308:	02c9      	lsls	r1, r1, #11
 800330a:	430a      	orrs	r2, r1
 800330c:	615a      	str	r2, [r3, #20]
 800330e:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin|M1_CURR_AMPL_V_Pin|M1_CURR_AMPL_U_Pin;
 8003310:	2238      	movs	r2, #56	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003312:	400b      	ands	r3, r1
 8003314:	9303      	str	r3, [sp, #12]
 8003316:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin|M1_CURR_AMPL_V_Pin|M1_CURR_AMPL_U_Pin;
 8003318:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800331a:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin|M1_CURR_AMPL_V_Pin|M1_CURR_AMPL_U_Pin;
 800331c:	9204      	str	r2, [sp, #16]
 800331e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003320:	f000 fc78 	bl	8003c14 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin;
 8003324:	2303      	movs	r3, #3
 8003326:	2202      	movs	r2, #2
    HAL_GPIO_Init(M1_BUS_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8003328:	4813      	ldr	r0, [pc, #76]	; (8003378 <HAL_ADC_MspInit+0xbc>)
 800332a:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin;
 800332c:	9204      	str	r2, [sp, #16]
 800332e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003330:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(M1_BUS_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8003332:	f000 fc6f 	bl	8003c14 <HAL_GPIO_Init>
    hdma_adc.Instance = DMA1_Channel1;
 8003336:	4d11      	ldr	r5, [pc, #68]	; (800337c <HAL_ADC_MspInit+0xc0>)
 8003338:	4b11      	ldr	r3, [pc, #68]	; (8003380 <HAL_ADC_MspInit+0xc4>)
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 800333a:	0028      	movs	r0, r5
    hdma_adc.Instance = DMA1_Channel1;
 800333c:	602b      	str	r3, [r5, #0]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 800333e:	2380      	movs	r3, #128	; 0x80
 8003340:	60eb      	str	r3, [r5, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003342:	3380      	adds	r3, #128	; 0x80
 8003344:	612b      	str	r3, [r5, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003346:	2380      	movs	r3, #128	; 0x80
 8003348:	00db      	lsls	r3, r3, #3
 800334a:	616b      	str	r3, [r5, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 800334c:	2320      	movs	r3, #32
 800334e:	61ab      	str	r3, [r5, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 8003350:	2380      	movs	r3, #128	; 0x80
 8003352:	019b      	lsls	r3, r3, #6
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003354:	606e      	str	r6, [r5, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8003356:	60ae      	str	r6, [r5, #8]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 8003358:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 800335a:	f000 fc27 	bl	8003bac <HAL_DMA_Init>
 800335e:	2800      	cmp	r0, #0
 8003360:	d102      	bne.n	8003368 <HAL_ADC_MspInit+0xac>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8003362:	6325      	str	r5, [r4, #48]	; 0x30
 8003364:	626c      	str	r4, [r5, #36]	; 0x24
}
 8003366:	e7b5      	b.n	80032d4 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 8003368:	f7fd ffbe 	bl	80012e8 <Error_Handler>
 800336c:	e7f9      	b.n	8003362 <HAL_ADC_MspInit+0xa6>
 800336e:	46c0      	nop			; (mov r8, r8)
 8003370:	40012400 	.word	0x40012400
 8003374:	40021000 	.word	0x40021000
 8003378:	48000400 	.word	0x48000400
 800337c:	200004d4 	.word	0x200004d4
 8003380:	40020008 	.word	0x40020008

08003384 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003384:	b510      	push	{r4, lr}
 8003386:	0004      	movs	r4, r0
 8003388:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800338a:	2214      	movs	r2, #20
 800338c:	2100      	movs	r1, #0
 800338e:	a802      	add	r0, sp, #8
 8003390:	f003 f972 	bl	8006678 <memset>
  if(htim_pwm->Instance==TIM1)
 8003394:	4b12      	ldr	r3, [pc, #72]	; (80033e0 <HAL_TIM_PWM_MspInit+0x5c>)
 8003396:	6822      	ldr	r2, [r4, #0]
 8003398:	429a      	cmp	r2, r3
 800339a:	d001      	beq.n	80033a0 <HAL_TIM_PWM_MspInit+0x1c>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800339c:	b008      	add	sp, #32
 800339e:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 80033a0:	2180      	movs	r1, #128	; 0x80
 80033a2:	4b10      	ldr	r3, [pc, #64]	; (80033e4 <HAL_TIM_PWM_MspInit+0x60>)
 80033a4:	0109      	lsls	r1, r1, #4
 80033a6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 80033a8:	480f      	ldr	r0, [pc, #60]	; (80033e8 <HAL_TIM_PWM_MspInit+0x64>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 80033aa:	430a      	orrs	r2, r1
 80033ac:	619a      	str	r2, [r3, #24]
 80033ae:	699a      	ldr	r2, [r3, #24]
 80033b0:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033b2:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_TIM1_CLK_ENABLE();
 80033b4:	9200      	str	r2, [sp, #0]
 80033b6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033b8:	695a      	ldr	r2, [r3, #20]
 80033ba:	02c9      	lsls	r1, r1, #11
 80033bc:	430a      	orrs	r2, r1
 80033be:	615a      	str	r2, [r3, #20]
 80033c0:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 80033c2:	2280      	movs	r2, #128	; 0x80
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033c4:	400b      	ands	r3, r1
 80033c6:	9301      	str	r3, [sp, #4]
 80033c8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 80033ca:	2302      	movs	r3, #2
 80033cc:	0152      	lsls	r2, r2, #5
 80033ce:	9202      	str	r2, [sp, #8]
 80033d0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80033d2:	2302      	movs	r3, #2
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 80033d4:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80033d6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80033d8:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 80033da:	f000 fc1b 	bl	8003c14 <HAL_GPIO_Init>
}
 80033de:	e7dd      	b.n	800339c <HAL_TIM_PWM_MspInit+0x18>
 80033e0:	40012c00 	.word	0x40012c00
 80033e4:	40021000 	.word	0x40021000
 80033e8:	48000400 	.word	0x48000400

080033ec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80033ec:	b5d0      	push	{r4, r6, r7, lr}
 80033ee:	0004      	movs	r4, r0
 80033f0:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033f2:	2214      	movs	r2, #20
 80033f4:	2100      	movs	r1, #0
 80033f6:	a802      	add	r0, sp, #8
 80033f8:	f003 f93e 	bl	8006678 <memset>
  if(htim->Instance==TIM1)
 80033fc:	4b1a      	ldr	r3, [pc, #104]	; (8003468 <HAL_TIM_MspPostInit+0x7c>)
 80033fe:	6822      	ldr	r2, [r4, #0]
 8003400:	429a      	cmp	r2, r3
 8003402:	d001      	beq.n	8003408 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003404:	b008      	add	sp, #32
 8003406:	bdd0      	pop	{r4, r6, r7, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003408:	2180      	movs	r1, #128	; 0x80
 800340a:	4b18      	ldr	r3, [pc, #96]	; (800346c <HAL_TIM_MspPostInit+0x80>)
 800340c:	02c9      	lsls	r1, r1, #11
 800340e:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 8003410:	2602      	movs	r6, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003412:	430a      	orrs	r2, r1
 8003414:	615a      	str	r2, [r3, #20]
 8003416:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 8003418:	2703      	movs	r7, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800341a:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800341c:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800341e:	9200      	str	r2, [sp, #0]
 8003420:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003422:	695a      	ldr	r2, [r3, #20]
 8003424:	0289      	lsls	r1, r1, #10
 8003426:	430a      	orrs	r2, r1
 8003428:	615a      	str	r2, [r3, #20]
 800342a:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 800342c:	22e0      	movs	r2, #224	; 0xe0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800342e:	400b      	ands	r3, r1
 8003430:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003432:	2402      	movs	r4, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003434:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 8003436:	2302      	movs	r3, #2
 8003438:	0212      	lsls	r2, r2, #8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800343a:	a902      	add	r1, sp, #8
 800343c:	480c      	ldr	r0, [pc, #48]	; (8003470 <HAL_TIM_MspPostInit+0x84>)
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 800343e:	9202      	str	r2, [sp, #8]
 8003440:	9303      	str	r3, [sp, #12]
 8003442:	9604      	str	r6, [sp, #16]
 8003444:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003446:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003448:	f000 fbe4 	bl	8003c14 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 800344c:	22e0      	movs	r2, #224	; 0xe0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800344e:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8003450:	2302      	movs	r3, #2
 8003452:	00d2      	lsls	r2, r2, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003454:	a902      	add	r1, sp, #8
 8003456:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8003458:	9202      	str	r2, [sp, #8]
 800345a:	9303      	str	r3, [sp, #12]
 800345c:	9604      	str	r6, [sp, #16]
 800345e:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003460:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003462:	f000 fbd7 	bl	8003c14 <HAL_GPIO_Init>
}
 8003466:	e7cd      	b.n	8003404 <HAL_TIM_MspPostInit+0x18>
 8003468:	40012c00 	.word	0x40012c00
 800346c:	40021000 	.word	0x40021000
 8003470:	48000400 	.word	0x48000400

08003474 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003474:	b530      	push	{r4, r5, lr}
 8003476:	0004      	movs	r4, r0
 8003478:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800347a:	2214      	movs	r2, #20
 800347c:	2100      	movs	r1, #0
 800347e:	a802      	add	r0, sp, #8
 8003480:	f003 f8fa 	bl	8006678 <memset>
  if(huart->Instance==USART1)
 8003484:	4b27      	ldr	r3, [pc, #156]	; (8003524 <HAL_UART_MspInit+0xb0>)
 8003486:	6822      	ldr	r2, [r4, #0]
 8003488:	429a      	cmp	r2, r3
 800348a:	d001      	beq.n	8003490 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800348c:	b009      	add	sp, #36	; 0x24
 800348e:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8003490:	2180      	movs	r1, #128	; 0x80
 8003492:	4b25      	ldr	r3, [pc, #148]	; (8003528 <HAL_UART_MspInit+0xb4>)
 8003494:	01c9      	lsls	r1, r1, #7
 8003496:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003498:	4824      	ldr	r0, [pc, #144]	; (800352c <HAL_UART_MspInit+0xb8>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800349a:	430a      	orrs	r2, r1
 800349c:	619a      	str	r2, [r3, #24]
 800349e:	699a      	ldr	r2, [r3, #24]
 80034a0:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034a2:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 80034a4:	9200      	str	r2, [sp, #0]
 80034a6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034a8:	695a      	ldr	r2, [r3, #20]
 80034aa:	02c9      	lsls	r1, r1, #11
 80034ac:	430a      	orrs	r2, r1
 80034ae:	615a      	str	r2, [r3, #20]
 80034b0:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 80034b2:	22c0      	movs	r2, #192	; 0xc0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034b4:	400b      	ands	r3, r1
 80034b6:	9301      	str	r3, [sp, #4]
 80034b8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 80034ba:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034bc:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 80034be:	9202      	str	r2, [sp, #8]
 80034c0:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034c2:	f000 fba7 	bl	8003c14 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel3;
 80034c6:	4d1a      	ldr	r5, [pc, #104]	; (8003530 <HAL_UART_MspInit+0xbc>)
 80034c8:	4b1a      	ldr	r3, [pc, #104]	; (8003534 <HAL_UART_MspInit+0xc0>)
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80034ca:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_rx.Instance = DMA1_Channel3;
 80034cc:	602b      	str	r3, [r5, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80034ce:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80034d0:	0028      	movs	r0, r5
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80034d2:	606b      	str	r3, [r5, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80034d4:	60ab      	str	r3, [r5, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80034d6:	60ea      	str	r2, [r5, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80034d8:	612b      	str	r3, [r5, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80034da:	616b      	str	r3, [r5, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80034dc:	61ab      	str	r3, [r5, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80034de:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80034e0:	f000 fb64 	bl	8003bac <HAL_DMA_Init>
 80034e4:	2800      	cmp	r0, #0
 80034e6:	d116      	bne.n	8003516 <HAL_UART_MspInit+0xa2>
    hdma_usart1_tx.Instance = DMA1_Channel2;
 80034e8:	4b13      	ldr	r3, [pc, #76]	; (8003538 <HAL_UART_MspInit+0xc4>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80034ea:	6765      	str	r5, [r4, #116]	; 0x74
 80034ec:	626c      	str	r4, [r5, #36]	; 0x24
    hdma_usart1_tx.Instance = DMA1_Channel2;
 80034ee:	4d13      	ldr	r5, [pc, #76]	; (800353c <HAL_UART_MspInit+0xc8>)
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80034f0:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_tx.Instance = DMA1_Channel2;
 80034f2:	602b      	str	r3, [r5, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80034f4:	2310      	movs	r3, #16
 80034f6:	606b      	str	r3, [r5, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80034f8:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80034fa:	0028      	movs	r0, r5
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80034fc:	60ab      	str	r3, [r5, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80034fe:	60ea      	str	r2, [r5, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003500:	612b      	str	r3, [r5, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003502:	616b      	str	r3, [r5, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003504:	61ab      	str	r3, [r5, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003506:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003508:	f000 fb50 	bl	8003bac <HAL_DMA_Init>
 800350c:	2800      	cmp	r0, #0
 800350e:	d105      	bne.n	800351c <HAL_UART_MspInit+0xa8>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003510:	6725      	str	r5, [r4, #112]	; 0x70
 8003512:	626c      	str	r4, [r5, #36]	; 0x24
}
 8003514:	e7ba      	b.n	800348c <HAL_UART_MspInit+0x18>
      Error_Handler();
 8003516:	f7fd fee7 	bl	80012e8 <Error_Handler>
 800351a:	e7e5      	b.n	80034e8 <HAL_UART_MspInit+0x74>
      Error_Handler();
 800351c:	f7fd fee4 	bl	80012e8 <Error_Handler>
 8003520:	e7f6      	b.n	8003510 <HAL_UART_MspInit+0x9c>
 8003522:	46c0      	nop			; (mov r8, r8)
 8003524:	40013800 	.word	0x40013800
 8003528:	40021000 	.word	0x40021000
 800352c:	48000400 	.word	0x48000400
 8003530:	20000518 	.word	0x20000518
 8003534:	40020030 	.word	0x40020030
 8003538:	4002001c 	.word	0x4002001c
 800353c:	2000055c 	.word	0x2000055c

08003540 <DMA1_Channel1_IRQHandler>:
  /* USER CODE BEGIN CURRENT_REGULATION_IRQn 0 */

  /* USER CODE END CURRENT_REGULATION_IRQn 0 */

  /* Clear Flags */
  DMA1->IFCR = (LL_DMA_ISR_GIF1|LL_DMA_ISR_TCIF1|LL_DMA_ISR_HTIF1);
 8003540:	2207      	movs	r2, #7
{
 8003542:	b510      	push	{r4, lr}
  DMA1->IFCR = (LL_DMA_ISR_GIF1|LL_DMA_ISR_TCIF1|LL_DMA_ISR_HTIF1);
 8003544:	4b02      	ldr	r3, [pc, #8]	; (8003550 <DMA1_Channel1_IRQHandler+0x10>)
 8003546:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN CURRENT_REGULATION_IRQn 1 */

  /* USER CODE END CURRENT_REGULATION_IRQn 1 */
    TSK_HighFrequencyTask();
 8003548:	f7fe fbce 	bl	8001ce8 <TSK_HighFrequencyTask>

  /* USER CODE BEGIN CURRENT_REGULATION_IRQn 2 */

  /* USER CODE END CURRENT_REGULATION_IRQn 2 */
}
 800354c:	bd10      	pop	{r4, pc}
 800354e:	46c0      	nop			; (mov r8, r8)
 8003550:	40020000 	.word	0x40020000

08003554 <TIM1_BRK_UP_TRG_COM_IRQHandler>:
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(const TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8003554:	2201      	movs	r2, #1
 8003556:	4b0e      	ldr	r3, [pc, #56]	; (8003590 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x3c>)
/**
  * @brief  This function handles first motor TIMx Update, Break-in interrupt request.
  * @param  None
  */
void TIMx_UP_BRK_M1_IRQHandler(void)
{
 8003558:	b510      	push	{r4, lr}
 800355a:	6919      	ldr	r1, [r3, #16]
 800355c:	420a      	tst	r2, r1
 800355e:	d002      	beq.n	8003566 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x12>
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(const TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 8003560:	68d9      	ldr	r1, [r3, #12]
 8003562:	420a      	tst	r2, r1
 8003564:	d10e      	bne.n	8003584 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x30>
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 8003566:	2280      	movs	r2, #128	; 0x80
 8003568:	4b09      	ldr	r3, [pc, #36]	; (8003590 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x3c>)
 800356a:	6919      	ldr	r1, [r3, #16]
 800356c:	420a      	tst	r2, r1
 800356e:	d008      	beq.n	8003582 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x2e>
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_BRK(const TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->DIER, TIM_DIER_BIE) == (TIM_DIER_BIE)) ? 1UL : 0UL);
 8003570:	68d9      	ldr	r1, [r3, #12]
 8003572:	420a      	tst	r2, r1
 8003574:	d005      	beq.n	8003582 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x2e>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8003576:	3a02      	subs	r2, #2
 8003578:	3aff      	subs	r2, #255	; 0xff
    /* USER CODE END PWM_Update */
  }
  if(LL_TIM_IsActiveFlag_BRK(TIM1) && LL_TIM_IsEnabledIT_BRK(TIM1))
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    PWMC_OCP_Handler(&PWM_Handle_M1._Super);
 800357a:	4806      	ldr	r0, [pc, #24]	; (8003594 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x40>)
 800357c:	611a      	str	r2, [r3, #16]
 800357e:	f7ff f859 	bl	8002634 <PWMC_OCP_Handler>
   /* No other interrupts are routed to this handler */
  }
  /* USER CODE BEGIN TIMx_UP_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_UP_BRK_M1_IRQn 1 */
}
 8003582:	bd10      	pop	{r4, pc}
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003584:	3a03      	subs	r2, #3
 8003586:	611a      	str	r2, [r3, #16]
    R3_1_TIMx_UP_IRQHandler( &PWM_Handle_M1 );
 8003588:	4802      	ldr	r0, [pc, #8]	; (8003594 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x40>)
 800358a:	f002 f94f 	bl	800582c <R3_1_TIMx_UP_IRQHandler>
 800358e:	e7ea      	b.n	8003566 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x12>
 8003590:	40012c00 	.word	0x40012c00
 8003594:	200000b4 	.word	0x200000b4

08003598 <DMA1_Channel4_5_IRQHandler>:
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx)
{
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF5) == (DMA_ISR_TCIF5));
 8003598:	2280      	movs	r2, #128	; 0x80
 800359a:	4b03      	ldr	r3, [pc, #12]	; (80035a8 <DMA1_Channel4_5_IRQHandler+0x10>)
 800359c:	0292      	lsls	r2, r2, #10
 800359e:	6819      	ldr	r1, [r3, #0]
void DMAx_R1_M1_IRQHandler(void)
{
  /* USER CODE BEGIN DMAx_R1_M1_IRQn 0 */

  /* USER CODE END DMAx_R1_M1_IRQn 0 */
  if (LL_DMA_IsActiveFlag_TC5(DMA1))
 80035a0:	4211      	tst	r1, r2
 80035a2:	d000      	beq.n	80035a6 <DMA1_Channel4_5_IRQHandler+0xe>
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx)
{
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF5);
 80035a4:	605a      	str	r2, [r3, #4]
  }

  /* USER CODE BEGIN DMAx_R1_M1_IRQn 1 */

  /* USER CODE END DMAx_R1_M1_IRQn 1 */
}
 80035a6:	4770      	bx	lr
 80035a8:	40020000 	.word	0x40020000

080035ac <DMA1_Channel2_3_IRQHandler>:
}

//cstat !MISRAC2012-Rule-8.13
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR,
 80035ac:	2280      	movs	r2, #128	; 0x80
 80035ae:	4b05      	ldr	r3, [pc, #20]	; (80035c4 <DMA1_Channel2_3_IRQHandler+0x18>)
 80035b0:	0092      	lsls	r2, r2, #2
 80035b2:	6819      	ldr	r1, [r3, #0]

void DMA1_Channel2_3_IRQHandler (void)
{
 80035b4:	b510      	push	{r4, lr}
 80035b6:	4211      	tst	r1, r2
 80035b8:	d003      	beq.n	80035c2 <DMA1_Channel2_3_IRQHandler+0x16>
  /* Buffer is ready by the HW layer to be processed */
  if (LL_DMA_IsActiveFlag_TC (DMA_RX_A, DMACH_RX_A) ){
    LL_DMA_ClearFlag_TC (DMA_RX_A, DMACH_RX_A);
    ASPEP_HWDataReceivedIT (&aspepOverUartA);
 80035ba:	4803      	ldr	r0, [pc, #12]	; (80035c8 <DMA1_Channel2_3_IRQHandler+0x1c>)
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 80035bc:	605a      	str	r2, [r3, #4]
 80035be:	f7fd fc75 	bl	8000eac <ASPEP_HWDataReceivedIT>
  }
}
 80035c2:	bd10      	pop	{r4, pc}
 80035c4:	40020000 	.word	0x40020000
 80035c8:	2000040c 	.word	0x2000040c

080035cc <USART1_IRQHandler>:
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 80035cc:	2240      	movs	r2, #64	; 0x40
 80035ce:	4b24      	ldr	r3, [pc, #144]	; (8003660 <USART1_IRQHandler+0x94>)

void USART1_IRQHandler(void)
{
 80035d0:	b510      	push	{r4, lr}
 80035d2:	69d9      	ldr	r1, [r3, #28]
 80035d4:	420a      	tst	r2, r1
 80035d6:	d008      	beq.n	80035ea <USART1_IRQHandler+0x1e>
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 80035d8:	2401      	movs	r4, #1
 80035da:	4822      	ldr	r0, [pc, #136]	; (8003664 <USART1_IRQHandler+0x98>)
 80035dc:	6801      	ldr	r1, [r0, #0]
 80035de:	43a1      	bics	r1, r4
 80035e0:	6001      	str	r1, [r0, #0]
    /* Disable the DMA channel to prepare the next chunck of data*/
    LL_DMA_DisableChannel( DMA_TX_A, DMACH_TX_A );
    LL_USART_ClearFlag_TC (USARTA);
    /* Data Sent by UART*/
    /* Need to free the buffer, and to check pending transfer*/
    ASPEP_HWDataTransmittedIT (&aspepOverUartA);
 80035e2:	4821      	ldr	r0, [pc, #132]	; (8003668 <USART1_IRQHandler+0x9c>)
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 80035e4:	621a      	str	r2, [r3, #32]
 80035e6:	f7fd fa8d 	bl	8000b04 <ASPEP_HWDataTransmittedIT>
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 80035ea:	2208      	movs	r2, #8
 80035ec:	4b1c      	ldr	r3, [pc, #112]	; (8003660 <USART1_IRQHandler+0x94>)
 80035ee:	69d9      	ldr	r1, [r3, #28]
 80035f0:	420a      	tst	r2, r1
 80035f2:	d00b      	beq.n	800360c <USART1_IRQHandler+0x40>
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 80035f4:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035f6:	f3ef 8110 	mrs	r1, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035fa:	3a07      	subs	r2, #7
 80035fc:	f382 8810 	msr	PRIMASK, r2
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003600:	2010      	movs	r0, #16
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	4302      	orrs	r2, r0
 8003606:	601a      	str	r2, [r3, #0]
 8003608:	f381 8810 	msr	PRIMASK, r1
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 800360c:	2210      	movs	r2, #16
 800360e:	4b14      	ldr	r3, [pc, #80]	; (8003660 <USART1_IRQHandler+0x94>)
 8003610:	69d9      	ldr	r1, [r3, #28]
 8003612:	420a      	tst	r2, r1
 8003614:	d023      	beq.n	800365e <USART1_IRQHandler+0x92>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_IDLE(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8003616:	6819      	ldr	r1, [r3, #0]
 8003618:	420a      	tst	r2, r1
 800361a:	d020      	beq.n	800365e <USART1_IRQHandler+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800361c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003620:	2101      	movs	r1, #1
 8003622:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003626:	6818      	ldr	r0, [r3, #0]
 8003628:	4390      	bics	r0, r2
 800362a:	6018      	str	r0, [r3, #0]
 800362c:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003630:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003634:	f381 8810 	msr	PRIMASK, r1
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003638:	2040      	movs	r0, #64	; 0x40
 800363a:	689a      	ldr	r2, [r3, #8]
 800363c:	4382      	bics	r2, r0
 800363e:	609a      	str	r2, [r3, #8]
 8003640:	f384 8810 	msr	PRIMASK, r4
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8003644:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003646:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800364a:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 800364e:	689a      	ldr	r2, [r3, #8]
 8003650:	4302      	orrs	r2, r0
 8003652:	609a      	str	r2, [r3, #8]
 8003654:	f384 8810 	msr	PRIMASK, r4
    /* To be sure we fetch the potential pendig data*/
    /* We disable the DMA request, Read the dummy data, endable back the DMA request */
    LL_USART_DisableDMAReq_RX (USARTA);
    LL_USART_ReceiveData8(USARTA);
    LL_USART_EnableDMAReq_RX (USARTA);
    ASPEP_HWDMAReset (&aspepOverUartA);
 8003658:	4803      	ldr	r0, [pc, #12]	; (8003668 <USART1_IRQHandler+0x9c>)
 800365a:	f7fd fc75 	bl	8000f48 <ASPEP_HWDMAReset>
  /* USER CODE END USART1_IRQHandlern 0 */

  /* USER CODE BEGIN USART1_IRQHandler 1 */

  /* USER CODE END USART1_IRQHandler 1 */
}
 800365e:	bd10      	pop	{r4, pc}
 8003660:	40013800 	.word	0x40013800
 8003664:	4002001c 	.word	0x4002001c
 8003668:	2000040c 	.word	0x2000040c

0800366c <HardFault_Handler>:
/**
  * @brief  This function handles Hard Fault exception.
  * @param  None
  */
void HardFault_Handler(void)
{
 800366c:	b510      	push	{r4, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 800366e:	f7fe fc65 	bl	8001f3c <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8003672:	e7fe      	b.n	8003672 <HardFault_Handler+0x6>

08003674 <SysTick_Handler>:
 /* USER CODE END HardFault_IRQn 1 */

}

void SysTick_Handler(void)
{
 8003674:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 8003676:	4c0d      	ldr	r4, [pc, #52]	; (80036ac <SysTick_Handler+0x38>)
 8003678:	7823      	ldrb	r3, [r4, #0]
 800367a:	2b02      	cmp	r3, #2
 800367c:	d00f      	beq.n	800369e <SysTick_Handler+0x2a>
  }
  else
  {
    /* Nothing to do */
  }
  SystickDividerCounter ++;
 800367e:	3301      	adds	r3, #1
 8003680:	b2db      	uxtb	r3, r3
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR,
 8003682:	2280      	movs	r2, #128	; 0x80
 8003684:	7023      	strb	r3, [r4, #0]
 8003686:	4b0a      	ldr	r3, [pc, #40]	; (80036b0 <SysTick_Handler+0x3c>)
 8003688:	0092      	lsls	r2, r2, #2
 800368a:	6819      	ldr	r1, [r3, #0]
 800368c:	4211      	tst	r1, r2
 800368e:	d003      	beq.n	8003698 <SysTick_Handler+0x24>

  /* Buffer is ready by the HW layer to be processed */
  if (LL_DMA_IsActiveFlag_TC (DMA_RX_A, DMACH_RX_A))
  {
    LL_DMA_ClearFlag_TC (DMA_RX_A, DMACH_RX_A);
    ASPEP_HWDataReceivedIT(&aspepOverUartA);
 8003690:	4808      	ldr	r0, [pc, #32]	; (80036b4 <SysTick_Handler+0x40>)
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8003692:	605a      	str	r2, [r3, #4]
 8003694:	f7fd fc0a 	bl	8000eac <ASPEP_HWDataReceivedIT>
  }

  /* USER CODE BEGIN SysTick_IRQn 1 */
  /* USER CODE END SysTick_IRQn 1 */

    MC_RunMotorControlTasks();
 8003698:	f7fe fc42 	bl	8001f20 <MC_RunMotorControlTasks>

  /* USER CODE BEGIN SysTick_IRQn 2 */
  /* USER CODE END SysTick_IRQn 2 */
}
 800369c:	bd10      	pop	{r4, pc}
    HAL_IncTick();
 800369e:	f000 f8d9 	bl	8003854 <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 80036a2:	f000 fa7f 	bl	8003ba4 <HAL_SYSTICK_IRQHandler>
    SystickDividerCounter = 0;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e7eb      	b.n	8003682 <SysTick_Handler+0xe>
 80036aa:	46c0      	nop			; (mov r8, r8)
 80036ac:	20000468 	.word	0x20000468
 80036b0:	40020000 	.word	0x40020000
 80036b4:	2000040c 	.word	0x2000040c

080036b8 <EXTI0_1_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR, ExtiLine));
 80036b8:	2201      	movs	r2, #1
 80036ba:	4b05      	ldr	r3, [pc, #20]	; (80036d0 <EXTI0_1_IRQHandler+0x18>)

/**
  * @brief  This function handles Button IRQ on PIN PF0.
  */
void EXTI0_1_IRQHandler (void)
{
 80036bc:	b510      	push	{r4, lr}
 80036be:	6959      	ldr	r1, [r3, #20]
	/* USER CODE BEGIN START_STOP_BTN */
  if ( LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_0) )
 80036c0:	420a      	tst	r2, r1
 80036c2:	d100      	bne.n	80036c6 <EXTI0_1_IRQHandler+0xe>
  {
    LL_EXTI_ClearFlag_0_31 (LL_EXTI_LINE_0);
    UI_HandleStartStopButton_cb ();
  }

}
 80036c4:	bd10      	pop	{r4, pc}
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR, ExtiLine);
 80036c6:	615a      	str	r2, [r3, #20]
    UI_HandleStartStopButton_cb ();
 80036c8:	f7fe fc48 	bl	8001f5c <UI_HandleStartStopButton_cb>
}
 80036cc:	e7fa      	b.n	80036c4 <EXTI0_1_IRQHandler+0xc>
 80036ce:	46c0      	nop			; (mov r8, r8)
 80036d0:	40010400 	.word	0x40010400

080036d4 <UASPEP_INIT>:
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 80036d4:	2240      	movs	r2, #64	; 0x40
  }
  else
  {
#endif
    /* Enable DMA UART */
    LL_USART_ClearFlag_TC(pHandle->USARTx);
 80036d6:	6803      	ldr	r3, [r0, #0]
{
 80036d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036da:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036dc:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036e0:	2101      	movs	r1, #1
 80036e2:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 80036e6:	681c      	ldr	r4, [r3, #0]
 80036e8:	4314      	orrs	r4, r2
 80036ea:	601c      	str	r4, [r3, #0]
 80036ec:	f385 8810 	msr	PRIMASK, r5
    LL_USART_EnableIT_TC(pHandle->USARTx);

    /* Enable DMA UART to start the TX request */
    LL_USART_EnableDMAReq_TX(pHandle->USARTx);
 80036f0:	6804      	ldr	r4, [r0, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036f2:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036f6:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 80036fa:	2680      	movs	r6, #128	; 0x80
 80036fc:	68a3      	ldr	r3, [r4, #8]
 80036fe:	4333      	orrs	r3, r6
 8003700:	60a3      	str	r3, [r4, #8]
 8003702:	f385 8810 	msr	PRIMASK, r5

    /* Write the USART_TDR register address in the DMA control register to configure it as
     * the destination of the transfer */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)&pHandle->USARTx->TDR);
 8003706:	6805      	ldr	r5, [r0, #0]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8003708:	6904      	ldr	r4, [r0, #16]
 800370a:	002e      	movs	r6, r5
 800370c:	4b13      	ldr	r3, [pc, #76]	; (800375c <UASPEP_INIT+0x88>)
 800370e:	3628      	adds	r6, #40	; 0x28
 8003710:	191c      	adds	r4, r3, r4
 8003712:	3c01      	subs	r4, #1
 8003714:	7827      	ldrb	r7, [r4, #0]
 8003716:	6884      	ldr	r4, [r0, #8]
 8003718:	19e4      	adds	r4, r4, r7
 800371a:	60a6      	str	r6, [r4, #8]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 800371c:	622a      	str	r2, [r5, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800371e:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003722:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8003726:	68ac      	ldr	r4, [r5, #8]
 8003728:	430c      	orrs	r4, r1
 800372a:	60ac      	str	r4, [r5, #8]
 800372c:	f386 8810 	msr	PRIMASK, r6
    LL_USART_EnableIT_ERROR(pHandle->USARTx);

    /* Write the USART_RDR register address in the DMA control register to configure it as
     * the source of the transfer */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)&pHandle->USARTx->RDR);
 8003730:	6804      	ldr	r4, [r0, #0]
 8003732:	68c6      	ldr	r6, [r0, #12]
 8003734:	0025      	movs	r5, r4
 8003736:	199b      	adds	r3, r3, r6
 8003738:	3b01      	subs	r3, #1
 800373a:	781e      	ldrb	r6, [r3, #0]
 800373c:	6843      	ldr	r3, [r0, #4]
 800373e:	3524      	adds	r5, #36	; 0x24
 8003740:	199b      	adds	r3, r3, r6
 8003742:	609d      	str	r5, [r3, #8]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003744:	6222      	str	r2, [r4, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003746:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800374a:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 800374e:	68a3      	ldr	r3, [r4, #8]
 8003750:	4313      	orrs	r3, r2
 8003752:	60a3      	str	r3, [r4, #8]
 8003754:	f380 8810 	msr	PRIMASK, r0
}
 8003758:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800375a:	46c0      	nop			; (mov r8, r8)
 800375c:	08006cd4 	.word	0x08006cd4

08003760 <UASPEP_SEND_PACKET>:
  * @param  pHWHandle Hardware components chosen for communication
  * @param  data Data to be transmitted to controller
  * @param  length Length of the data to be transmitted
  */
bool UASPEP_SEND_PACKET(void *pHWHandle, void *data, uint16_t length)
{
 8003760:	b530      	push	{r4, r5, lr}
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  bool result;
  if (0U == LL_DMA_IsEnabledChannel(pHandle->txDMA, pHandle->txChannel))
 8003762:	2501      	movs	r5, #1
{
 8003764:	0014      	movs	r4, r2
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8003766:	4b0b      	ldr	r3, [pc, #44]	; (8003794 <UASPEP_SEND_PACKET+0x34>)
 8003768:	6902      	ldr	r2, [r0, #16]
 800376a:	189b      	adds	r3, r3, r2
 800376c:	3b01      	subs	r3, #1
 800376e:	781a      	ldrb	r2, [r3, #0]
 8003770:	6883      	ldr	r3, [r0, #8]
    LL_DMA_EnableChannel(pHandle->txDMA, pHandle->txChannel);
    result = true;
  }
  else
  {
    result = false;
 8003772:	2000      	movs	r0, #0
 8003774:	189b      	adds	r3, r3, r2
 8003776:	681a      	ldr	r2, [r3, #0]
  if (0U == LL_DMA_IsEnabledChannel(pHandle->txDMA, pHandle->txChannel))
 8003778:	4215      	tst	r5, r2
 800377a:	d109      	bne.n	8003790 <UASPEP_SEND_PACKET+0x30>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 800377c:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 800377e:	6859      	ldr	r1, [r3, #4]
    result = true;
 8003780:	3001      	adds	r0, #1
 8003782:	0c09      	lsrs	r1, r1, #16
 8003784:	040a      	lsls	r2, r1, #16
 8003786:	4322      	orrs	r2, r4
 8003788:	605a      	str	r2, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	432a      	orrs	r2, r5
 800378e:	601a      	str	r2, [r3, #0]
  }
  return (result);
}
 8003790:	bd30      	pop	{r4, r5, pc}
 8003792:	46c0      	nop			; (mov r8, r8)
 8003794:	08006cd4 	.word	0x08006cd4

08003798 <UASPEP_RECEIVE_BUFFER>:
  * @param  pHWHandle Hardware components chosen for communication
  * @param  buffer Buffer which will receive the communicated data
  * @param  length Length of the received data
  */
void UASPEP_RECEIVE_BUFFER(void *pHWHandle, void* buffer, uint16_t length)
{
 8003798:	b510      	push	{r4, lr}
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 800379a:	4b0a      	ldr	r3, [pc, #40]	; (80037c4 <UASPEP_RECEIVE_BUFFER+0x2c>)
 800379c:	68c4      	ldr	r4, [r0, #12]
 800379e:	191b      	adds	r3, r3, r4
 80037a0:	3b01      	subs	r3, #1
 80037a2:	781c      	ldrb	r4, [r3, #0]
 80037a4:	6843      	ldr	r3, [r0, #4]
 80037a6:	191b      	adds	r3, r3, r4
 80037a8:	2401      	movs	r4, #1
 80037aa:	6818      	ldr	r0, [r3, #0]
 80037ac:	43a0      	bics	r0, r4
 80037ae:	6018      	str	r0, [r3, #0]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 80037b0:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 80037b2:	6859      	ldr	r1, [r3, #4]
 80037b4:	0c09      	lsrs	r1, r1, #16
 80037b6:	0409      	lsls	r1, r1, #16
 80037b8:	4311      	orrs	r1, r2
 80037ba:	6059      	str	r1, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	4322      	orrs	r2, r4
 80037c0:	601a      	str	r2, [r3, #0]
  //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
  LL_DMA_SetMemoryAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)buffer);
  LL_DMA_SetDataLength(pHandle->rxDMA, pHandle->rxChannel, length);

  LL_DMA_EnableChannel(pHandle->rxDMA, pHandle->rxChannel);
}
 80037c2:	bd10      	pop	{r4, pc}
 80037c4:	08006cd4 	.word	0x08006cd4

080037c8 <UASPEP_IDLE_ENABLE>:
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 80037c8:	2110      	movs	r1, #16
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_IDLE_ENABLE(void *pHWHandle)
{
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  LL_USART_ClearFlag_IDLE(pHandle->USARTx);
 80037ca:	6803      	ldr	r3, [r0, #0]
 80037cc:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037ce:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037d2:	2201      	movs	r2, #1
 80037d4:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	430a      	orrs	r2, r1
 80037dc:	601a      	str	r2, [r3, #0]
 80037de:	f380 8810 	msr	PRIMASK, r0
  LL_USART_EnableIT_IDLE(pHandle->USARTx);
}
 80037e2:	4770      	bx	lr

080037e4 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80037e4:	4770      	bx	lr
 80037e6:	46c0      	nop			; (mov r8, r8)

080037e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037e8:	b570      	push	{r4, r5, r6, lr}
 80037ea:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80037ec:	20fa      	movs	r0, #250	; 0xfa
 80037ee:	4b0e      	ldr	r3, [pc, #56]	; (8003828 <HAL_InitTick+0x40>)
 80037f0:	0080      	lsls	r0, r0, #2
 80037f2:	7819      	ldrb	r1, [r3, #0]
 80037f4:	f7fc fc88 	bl	8000108 <__udivsi3>
 80037f8:	4d0c      	ldr	r5, [pc, #48]	; (800382c <HAL_InitTick+0x44>)
 80037fa:	0001      	movs	r1, r0
 80037fc:	6828      	ldr	r0, [r5, #0]
 80037fe:	f7fc fc83 	bl	8000108 <__udivsi3>
 8003802:	f000 f9b3 	bl	8003b6c <HAL_SYSTICK_Config>
 8003806:	2800      	cmp	r0, #0
 8003808:	d10c      	bne.n	8003824 <HAL_InitTick+0x3c>
  {
    return HAL_ERROR;
 800380a:	3001      	adds	r0, #1
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800380c:	2c03      	cmp	r4, #3
 800380e:	d900      	bls.n	8003812 <HAL_InitTick+0x2a>
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8003810:	bd70      	pop	{r4, r5, r6, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003812:	3802      	subs	r0, #2
 8003814:	2200      	movs	r2, #0
 8003816:	0021      	movs	r1, r4
 8003818:	f000 f96a 	bl	8003af0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800381c:	4b04      	ldr	r3, [pc, #16]	; (8003830 <HAL_InitTick+0x48>)
 800381e:	2000      	movs	r0, #0
 8003820:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8003822:	e7f5      	b.n	8003810 <HAL_InitTick+0x28>
    return HAL_ERROR;
 8003824:	2001      	movs	r0, #1
 8003826:	e7f3      	b.n	8003810 <HAL_InitTick+0x28>
 8003828:	20000470 	.word	0x20000470
 800382c:	2000046c 	.word	0x2000046c
 8003830:	20000474 	.word	0x20000474

08003834 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003834:	2110      	movs	r1, #16
 8003836:	4a06      	ldr	r2, [pc, #24]	; (8003850 <HAL_Init+0x1c>)
{
 8003838:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800383a:	6813      	ldr	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800383c:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800383e:	430b      	orrs	r3, r1
 8003840:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8003842:	f7ff ffd1 	bl	80037e8 <HAL_InitTick>
  HAL_MspInit();
 8003846:	f7ff fd21 	bl	800328c <HAL_MspInit>
}
 800384a:	2000      	movs	r0, #0
 800384c:	bd10      	pop	{r4, pc}
 800384e:	46c0      	nop			; (mov r8, r8)
 8003850:	40022000 	.word	0x40022000

08003854 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003854:	4a03      	ldr	r2, [pc, #12]	; (8003864 <HAL_IncTick+0x10>)
 8003856:	4b04      	ldr	r3, [pc, #16]	; (8003868 <HAL_IncTick+0x14>)
 8003858:	6811      	ldr	r1, [r2, #0]
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	185b      	adds	r3, r3, r1
 800385e:	6013      	str	r3, [r2, #0]
}
 8003860:	4770      	bx	lr
 8003862:	46c0      	nop			; (mov r8, r8)
 8003864:	20000850 	.word	0x20000850
 8003868:	20000470 	.word	0x20000470

0800386c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800386c:	4b01      	ldr	r3, [pc, #4]	; (8003874 <HAL_GetTick+0x8>)
 800386e:	6818      	ldr	r0, [r3, #0]
}
 8003870:	4770      	bx	lr
 8003872:	46c0      	nop			; (mov r8, r8)
 8003874:	20000850 	.word	0x20000850

08003878 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003878:	b570      	push	{r4, r5, r6, lr}
 800387a:	1e04      	subs	r4, r0, #0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0U;

  /* Check ADC handle */
  if(hadc == NULL)
 800387c:	d100      	bne.n	8003880 <HAL_ADC_Init+0x8>
 800387e:	e082      	b.n	8003986 <HAL_ADC_Init+0x10e>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003880:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003882:	2b00      	cmp	r3, #0
 8003884:	d069      	beq.n	800395a <HAL_ADC_Init+0xe2>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003886:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003888:	06db      	lsls	r3, r3, #27
 800388a:	d460      	bmi.n	800394e <HAL_ADC_Init+0xd6>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800388c:	6822      	ldr	r2, [r4, #0]
 800388e:	6893      	ldr	r3, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8003890:	075b      	lsls	r3, r3, #29
 8003892:	d45c      	bmi.n	800394e <HAL_ADC_Init+0xd6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003894:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003896:	4949      	ldr	r1, [pc, #292]	; (80039bc <HAL_ADC_Init+0x144>)
 8003898:	400b      	ands	r3, r1
 800389a:	3106      	adds	r1, #6
 800389c:	31ff      	adds	r1, #255	; 0xff
 800389e:	430b      	orrs	r3, r1
 80038a0:	63a3      	str	r3, [r4, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80038a2:	2303      	movs	r3, #3
 80038a4:	6891      	ldr	r1, [r2, #8]
 80038a6:	400b      	ands	r3, r1
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d05c      	beq.n	8003966 <HAL_ADC_Init+0xee>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80038ac:	2118      	movs	r1, #24
 80038ae:	68d3      	ldr	r3, [r2, #12]
 80038b0:	438b      	bics	r3, r1
 80038b2:	68a1      	ldr	r1, [r4, #8]
 80038b4:	430b      	orrs	r3, r1
 80038b6:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80038b8:	6913      	ldr	r3, [r2, #16]
 80038ba:	6861      	ldr	r1, [r4, #4]
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	089b      	lsrs	r3, r3, #2
 80038c0:	430b      	orrs	r3, r1
 80038c2:	6113      	str	r3, [r2, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80038c4:	68d3      	ldr	r3, [r2, #12]
 80038c6:	493e      	ldr	r1, [pc, #248]	; (80039c0 <HAL_ADC_Init+0x148>)
 80038c8:	400b      	ands	r3, r1
 80038ca:	60d3      	str	r3, [r2, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80038cc:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80038ce:	7e61      	ldrb	r1, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80038d0:	039b      	lsls	r3, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80038d2:	03c9      	lsls	r1, r1, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80038d4:	430b      	orrs	r3, r1
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80038d6:	7ea0      	ldrb	r0, [r4, #26]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
                 hadc->Init.DataAlign                                             |
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80038d8:	68e1      	ldr	r1, [r4, #12]
 80038da:	430b      	orrs	r3, r1
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80038dc:	0341      	lsls	r1, r0, #13
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80038de:	430b      	orrs	r3, r1
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80038e0:	2124      	movs	r1, #36	; 0x24
 80038e2:	5c61      	ldrb	r1, [r4, r1]
 80038e4:	0049      	lsls	r1, r1, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80038e6:	430b      	orrs	r3, r1
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80038e8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80038ea:	3901      	subs	r1, #1
 80038ec:	1e4d      	subs	r5, r1, #1
 80038ee:	41a9      	sbcs	r1, r5
 80038f0:	0309      	lsls	r1, r1, #12
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80038f2:	430b      	orrs	r3, r1
 80038f4:	6921      	ldr	r1, [r4, #16]
 80038f6:	3902      	subs	r1, #2
 80038f8:	424d      	negs	r5, r1
 80038fa:	4169      	adcs	r1, r5
 80038fc:	0089      	lsls	r1, r1, #2
 80038fe:	430b      	orrs	r3, r1
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003900:	7ee1      	ldrb	r1, [r4, #27]
 8003902:	2901      	cmp	r1, #1
 8003904:	d04b      	beq.n	800399e <HAL_ADC_Init+0x126>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003906:	20c2      	movs	r0, #194	; 0xc2
 8003908:	69e1      	ldr	r1, [r4, #28]
 800390a:	30ff      	adds	r0, #255	; 0xff
 800390c:	4281      	cmp	r1, r0
 800390e:	d002      	beq.n	8003916 <HAL_ADC_Init+0x9e>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003910:	6a20      	ldr	r0, [r4, #32]
 8003912:	4301      	orrs	r1, r0
 8003914:	430b      	orrs	r3, r1
                    hadc->Init.ExternalTrigConvEdge );
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8003916:	68d1      	ldr	r1, [r2, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003918:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CFGR1 |= tmpCFGR1;
 800391a:	4319      	orrs	r1, r3
 800391c:	60d1      	str	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800391e:	2180      	movs	r1, #128	; 0x80
 8003920:	0549      	lsls	r1, r1, #21
 8003922:	428d      	cmp	r5, r1
 8003924:	d026      	beq.n	8003974 <HAL_ADC_Init+0xfc>
 8003926:	1e69      	subs	r1, r5, #1
 8003928:	2906      	cmp	r1, #6
 800392a:	d923      	bls.n	8003974 <HAL_ADC_Init+0xfc>
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800392c:	68d2      	ldr	r2, [r2, #12]
 800392e:	4925      	ldr	r1, [pc, #148]	; (80039c4 <HAL_ADC_Init+0x14c>)
 8003930:	400a      	ands	r2, r1
 8003932:	429a      	cmp	r2, r3
 8003934:	d029      	beq.n	800398a <HAL_ADC_Init+0x112>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003936:	2212      	movs	r2, #18
 8003938:	6ba3      	ldr	r3, [r4, #56]	; 0x38
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
      
      tmp_hal_status = HAL_ERROR;
 800393a:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 800393c:	4393      	bics	r3, r2
 800393e:	3a02      	subs	r2, #2
 8003940:	4313      	orrs	r3, r2
 8003942:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003944:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003946:	3a0f      	subs	r2, #15
 8003948:	4313      	orrs	r3, r2
 800394a:	63e3      	str	r3, [r4, #60]	; 0x3c
      tmp_hal_status = HAL_ERROR;
 800394c:	e004      	b.n	8003958 <HAL_ADC_Init+0xe0>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800394e:	2210      	movs	r2, #16
        
    tmp_hal_status = HAL_ERROR;
 8003950:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003952:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003954:	4313      	orrs	r3, r2
 8003956:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 8003958:	bd70      	pop	{r4, r5, r6, pc}
    hadc->Lock = HAL_UNLOCKED;
 800395a:	2234      	movs	r2, #52	; 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 800395c:	63c3      	str	r3, [r0, #60]	; 0x3c
    hadc->Lock = HAL_UNLOCKED;
 800395e:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 8003960:	f7ff fcac 	bl	80032bc <HAL_ADC_MspInit>
 8003964:	e78f      	b.n	8003886 <HAL_ADC_Init+0xe>
    if (ADC_IS_ENABLE(hadc) == RESET)
 8003966:	6811      	ldr	r1, [r2, #0]
 8003968:	420b      	tst	r3, r1
 800396a:	d1ab      	bne.n	80038c4 <HAL_ADC_Init+0x4c>
 800396c:	68d3      	ldr	r3, [r2, #12]
 800396e:	041b      	lsls	r3, r3, #16
 8003970:	d4a8      	bmi.n	80038c4 <HAL_ADC_Init+0x4c>
 8003972:	e79b      	b.n	80038ac <HAL_ADC_Init+0x34>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003974:	2107      	movs	r1, #7
 8003976:	6950      	ldr	r0, [r2, #20]
 8003978:	4388      	bics	r0, r1
 800397a:	6150      	str	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800397c:	6950      	ldr	r0, [r2, #20]
 800397e:	4029      	ands	r1, r5
 8003980:	4301      	orrs	r1, r0
 8003982:	6151      	str	r1, [r2, #20]
 8003984:	e7d2      	b.n	800392c <HAL_ADC_Init+0xb4>
    return HAL_ERROR;
 8003986:	2001      	movs	r0, #1
 8003988:	e7e6      	b.n	8003958 <HAL_ADC_Init+0xe0>
      ADC_CLEAR_ERRORCODE(hadc);
 800398a:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 800398c:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 800398e:	63e3      	str	r3, [r4, #60]	; 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 8003990:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003992:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8003994:	4393      	bics	r3, r2
 8003996:	3a02      	subs	r2, #2
 8003998:	4313      	orrs	r3, r2
 800399a:	63a3      	str	r3, [r4, #56]	; 0x38
 800399c:	e7dc      	b.n	8003958 <HAL_ADC_Init+0xe0>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800399e:	2800      	cmp	r0, #0
 80039a0:	d103      	bne.n	80039aa <HAL_ADC_Init+0x132>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80039a2:	2180      	movs	r1, #128	; 0x80
 80039a4:	0249      	lsls	r1, r1, #9
 80039a6:	430b      	orrs	r3, r1
 80039a8:	e7ad      	b.n	8003906 <HAL_ADC_Init+0x8e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039aa:	2520      	movs	r5, #32
 80039ac:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80039ae:	4328      	orrs	r0, r5
 80039b0:	63a0      	str	r0, [r4, #56]	; 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039b2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80039b4:	4301      	orrs	r1, r0
 80039b6:	63e1      	str	r1, [r4, #60]	; 0x3c
 80039b8:	e7a5      	b.n	8003906 <HAL_ADC_Init+0x8e>
 80039ba:	46c0      	nop			; (mov r8, r8)
 80039bc:	fffffefd 	.word	0xfffffefd
 80039c0:	fffe0219 	.word	0xfffe0219
 80039c4:	833fffe7 	.word	0x833fffe7

080039c8 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 80039c8:	2300      	movs	r3, #0
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80039ca:	2234      	movs	r2, #52	; 0x34
{
 80039cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039ce:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 80039d0:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80039d2:	5c83      	ldrb	r3, [r0, r2]
{
 80039d4:	0004      	movs	r4, r0
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80039d6:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
  __HAL_LOCK(hadc);
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d060      	beq.n	8003a9e <HAL_ADC_ConfigChannel+0xd6>
 80039dc:	2301      	movs	r3, #1
 80039de:	5483      	strb	r3, [r0, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80039e0:	6805      	ldr	r5, [r0, #0]
 80039e2:	68aa      	ldr	r2, [r5, #8]
 80039e4:	0752      	lsls	r2, r2, #29
 80039e6:	d509      	bpl.n	80039fc <HAL_ADC_ConfigChannel+0x34>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039e8:	2220      	movs	r2, #32
 80039ea:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80039ec:	4313      	orrs	r3, r2
 80039ee:	6383      	str	r3, [r0, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80039f0:	2001      	movs	r0, #1
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039f2:	2334      	movs	r3, #52	; 0x34
 80039f4:	2200      	movs	r2, #0
 80039f6:	54e2      	strb	r2, [r4, r3]
  
  /* Return function status */
  return tmp_hal_status;
}
 80039f8:	b003      	add	sp, #12
 80039fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (sConfig->Rank != ADC_RANK_NONE)
 80039fc:	4a36      	ldr	r2, [pc, #216]	; (8003ad8 <HAL_ADC_ConfigChannel+0x110>)
 80039fe:	6848      	ldr	r0, [r1, #4]
 8003a00:	4290      	cmp	r0, r2
 8003a02:	d030      	beq.n	8003a66 <HAL_ADC_ConfigChannel+0x9e>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003a04:	680a      	ldr	r2, [r1, #0]
 8003a06:	6aaf      	ldr	r7, [r5, #40]	; 0x28
 8003a08:	4093      	lsls	r3, r2
 8003a0a:	0018      	movs	r0, r3
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003a0c:	2380      	movs	r3, #128	; 0x80
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003a0e:	4338      	orrs	r0, r7
 8003a10:	62a8      	str	r0, [r5, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003a12:	055b      	lsls	r3, r3, #21
 8003a14:	429e      	cmp	r6, r3
 8003a16:	d00f      	beq.n	8003a38 <HAL_ADC_ConfigChannel+0x70>
 8003a18:	3e01      	subs	r6, #1
 8003a1a:	2e06      	cmp	r6, #6
 8003a1c:	d90c      	bls.n	8003a38 <HAL_ADC_ConfigChannel+0x70>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8003a1e:	2307      	movs	r3, #7
 8003a20:	6888      	ldr	r0, [r1, #8]
 8003a22:	6969      	ldr	r1, [r5, #20]
 8003a24:	4019      	ands	r1, r3
 8003a26:	4288      	cmp	r0, r1
 8003a28:	d006      	beq.n	8003a38 <HAL_ADC_ConfigChannel+0x70>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003a2a:	6969      	ldr	r1, [r5, #20]
 8003a2c:	4399      	bics	r1, r3
 8003a2e:	6169      	str	r1, [r5, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8003a30:	6969      	ldr	r1, [r5, #20]
 8003a32:	4003      	ands	r3, r0
 8003a34:	430b      	orrs	r3, r1
 8003a36:	616b      	str	r3, [r5, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003a38:	0013      	movs	r3, r2
 8003a3a:	3b10      	subs	r3, #16
 8003a3c:	2b02      	cmp	r3, #2
 8003a3e:	d810      	bhi.n	8003a62 <HAL_ADC_ConfigChannel+0x9a>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003a40:	4926      	ldr	r1, [pc, #152]	; (8003adc <HAL_ADC_ConfigChannel+0x114>)
 8003a42:	680b      	ldr	r3, [r1, #0]
 8003a44:	2a10      	cmp	r2, #16
 8003a46:	d02e      	beq.n	8003aa6 <HAL_ADC_ConfigChannel+0xde>
 8003a48:	3a11      	subs	r2, #17
 8003a4a:	1e50      	subs	r0, r2, #1
 8003a4c:	4182      	sbcs	r2, r0
 8003a4e:	20c0      	movs	r0, #192	; 0xc0
 8003a50:	4252      	negs	r2, r2
 8003a52:	0400      	lsls	r0, r0, #16
 8003a54:	4002      	ands	r2, r0
 8003a56:	2080      	movs	r0, #128	; 0x80
 8003a58:	03c0      	lsls	r0, r0, #15
 8003a5a:	4684      	mov	ip, r0
 8003a5c:	4462      	add	r2, ip
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	600b      	str	r3, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a62:	2000      	movs	r0, #0
 8003a64:	e7c5      	b.n	80039f2 <HAL_ADC_ConfigChannel+0x2a>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003a66:	680a      	ldr	r2, [r1, #0]
 8003a68:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8003a6a:	4093      	lsls	r3, r2
 8003a6c:	4398      	bics	r0, r3
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003a6e:	0013      	movs	r3, r2
 8003a70:	3b10      	subs	r3, #16
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003a72:	62a8      	str	r0, [r5, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	d8f4      	bhi.n	8003a62 <HAL_ADC_ConfigChannel+0x9a>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003a78:	4b18      	ldr	r3, [pc, #96]	; (8003adc <HAL_ADC_ConfigChannel+0x114>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	2a10      	cmp	r2, #16
 8003a7e:	d010      	beq.n	8003aa2 <HAL_ADC_ConfigChannel+0xda>
 8003a80:	3a11      	subs	r2, #17
 8003a82:	4251      	negs	r1, r2
 8003a84:	414a      	adcs	r2, r1
 8003a86:	21c0      	movs	r1, #192	; 0xc0
 8003a88:	4252      	negs	r2, r2
 8003a8a:	0409      	lsls	r1, r1, #16
 8003a8c:	400a      	ands	r2, r1
 8003a8e:	4914      	ldr	r1, [pc, #80]	; (8003ae0 <HAL_ADC_ConfigChannel+0x118>)
 8003a90:	468c      	mov	ip, r1
 8003a92:	4462      	add	r2, ip
 8003a94:	401a      	ands	r2, r3
 8003a96:	4b11      	ldr	r3, [pc, #68]	; (8003adc <HAL_ADC_ConfigChannel+0x114>)
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a98:	2000      	movs	r0, #0
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003a9a:	601a      	str	r2, [r3, #0]
 8003a9c:	e7a9      	b.n	80039f2 <HAL_ADC_ConfigChannel+0x2a>
  __HAL_LOCK(hadc);
 8003a9e:	2002      	movs	r0, #2
 8003aa0:	e7aa      	b.n	80039f8 <HAL_ADC_ConfigChannel+0x30>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003aa2:	4a10      	ldr	r2, [pc, #64]	; (8003ae4 <HAL_ADC_ConfigChannel+0x11c>)
 8003aa4:	e7f6      	b.n	8003a94 <HAL_ADC_ConfigChannel+0xcc>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003aa6:	2280      	movs	r2, #128	; 0x80
 8003aa8:	0412      	lsls	r2, r2, #16
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	600b      	str	r3, [r1, #0]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003aae:	4b0e      	ldr	r3, [pc, #56]	; (8003ae8 <HAL_ADC_ConfigChannel+0x120>)
 8003ab0:	490e      	ldr	r1, [pc, #56]	; (8003aec <HAL_ADC_ConfigChannel+0x124>)
 8003ab2:	6818      	ldr	r0, [r3, #0]
 8003ab4:	f7fc fb28 	bl	8000108 <__udivsi3>
 8003ab8:	0083      	lsls	r3, r0, #2
 8003aba:	181b      	adds	r3, r3, r0
 8003abc:	005b      	lsls	r3, r3, #1
 8003abe:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8003ac0:	9b01      	ldr	r3, [sp, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d0cd      	beq.n	8003a62 <HAL_ADC_ConfigChannel+0x9a>
            wait_loop_index--;
 8003ac6:	9b01      	ldr	r3, [sp, #4]
 8003ac8:	3b01      	subs	r3, #1
 8003aca:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8003acc:	9b01      	ldr	r3, [sp, #4]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d1f9      	bne.n	8003ac6 <HAL_ADC_ConfigChannel+0xfe>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ad2:	2000      	movs	r0, #0
 8003ad4:	e78d      	b.n	80039f2 <HAL_ADC_ConfigChannel+0x2a>
 8003ad6:	46c0      	nop			; (mov r8, r8)
 8003ad8:	00001001 	.word	0x00001001
 8003adc:	40012708 	.word	0x40012708
 8003ae0:	feffffff 	.word	0xfeffffff
 8003ae4:	ff7fffff 	.word	0xff7fffff
 8003ae8:	2000046c 	.word	0x2000046c
 8003aec:	000f4240 	.word	0x000f4240

08003af0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003af0:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8003af2:	2800      	cmp	r0, #0
 8003af4:	db14      	blt.n	8003b20 <HAL_NVIC_SetPriority+0x30>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003af6:	4b15      	ldr	r3, [pc, #84]	; (8003b4c <HAL_NVIC_SetPriority+0x5c>)
 8003af8:	2203      	movs	r2, #3
 8003afa:	469c      	mov	ip, r3
 8003afc:	23ff      	movs	r3, #255	; 0xff
 8003afe:	0884      	lsrs	r4, r0, #2
 8003b00:	4002      	ands	r2, r0
 8003b02:	0018      	movs	r0, r3
 8003b04:	26c0      	movs	r6, #192	; 0xc0
 8003b06:	00d2      	lsls	r2, r2, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003b08:	0189      	lsls	r1, r1, #6
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b0a:	4090      	lsls	r0, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003b0c:	400b      	ands	r3, r1
 8003b0e:	4093      	lsls	r3, r2
 8003b10:	00a4      	lsls	r4, r4, #2
 8003b12:	4464      	add	r4, ip
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b14:	00b6      	lsls	r6, r6, #2
 8003b16:	59a5      	ldr	r5, [r4, r6]
 8003b18:	4385      	bics	r5, r0
 8003b1a:	432b      	orrs	r3, r5
 8003b1c:	51a3      	str	r3, [r4, r6]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8003b1e:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b20:	4a0b      	ldr	r2, [pc, #44]	; (8003b50 <HAL_NVIC_SetPriority+0x60>)
 8003b22:	230f      	movs	r3, #15
 8003b24:	4694      	mov	ip, r2
 8003b26:	2203      	movs	r2, #3
 8003b28:	4003      	ands	r3, r0
 8003b2a:	4010      	ands	r0, r2
 8003b2c:	32fc      	adds	r2, #252	; 0xfc
 8003b2e:	0015      	movs	r5, r2
 8003b30:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003b32:	0189      	lsls	r1, r1, #6
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b34:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003b36:	400a      	ands	r2, r1
 8003b38:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b3a:	3b08      	subs	r3, #8
 8003b3c:	089b      	lsrs	r3, r3, #2
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	4463      	add	r3, ip
 8003b42:	69dc      	ldr	r4, [r3, #28]
 8003b44:	43ac      	bics	r4, r5
 8003b46:	4322      	orrs	r2, r4
 8003b48:	61da      	str	r2, [r3, #28]
 8003b4a:	e7e8      	b.n	8003b1e <HAL_NVIC_SetPriority+0x2e>
 8003b4c:	e000e100 	.word	0xe000e100
 8003b50:	e000ed00 	.word	0xe000ed00

08003b54 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003b54:	2800      	cmp	r0, #0
 8003b56:	db05      	blt.n	8003b64 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b58:	221f      	movs	r2, #31
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	4002      	ands	r2, r0
 8003b5e:	4093      	lsls	r3, r2
 8003b60:	4a01      	ldr	r2, [pc, #4]	; (8003b68 <HAL_NVIC_EnableIRQ+0x14>)
 8003b62:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003b64:	4770      	bx	lr
 8003b66:	46c0      	nop			; (mov r8, r8)
 8003b68:	e000e100 	.word	0xe000e100

08003b6c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b6c:	2280      	movs	r2, #128	; 0x80
 8003b6e:	1e43      	subs	r3, r0, #1
 8003b70:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b72:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d20e      	bcs.n	8003b96 <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b78:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b7a:	4a07      	ldr	r2, [pc, #28]	; (8003b98 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b7c:	4807      	ldr	r0, [pc, #28]	; (8003b9c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b7e:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b80:	6a03      	ldr	r3, [r0, #32]
 8003b82:	0609      	lsls	r1, r1, #24
 8003b84:	021b      	lsls	r3, r3, #8
 8003b86:	0a1b      	lsrs	r3, r3, #8
 8003b88:	430b      	orrs	r3, r1
 8003b8a:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b8c:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b8e:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b90:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b92:	3307      	adds	r3, #7
 8003b94:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003b96:	4770      	bx	lr
 8003b98:	e000e010 	.word	0xe000e010
 8003b9c:	e000ed00 	.word	0xe000ed00

08003ba0 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003ba0:	4770      	bx	lr
 8003ba2:	46c0      	nop			; (mov r8, r8)

08003ba4 <HAL_SYSTICK_IRQHandler>:
{
 8003ba4:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 8003ba6:	f7ff fffb 	bl	8003ba0 <HAL_SYSTICK_Callback>
}
 8003baa:	bd10      	pop	{r4, pc}

08003bac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003bac:	b570      	push	{r4, r5, r6, lr}
 8003bae:	1e04      	subs	r4, r0, #0
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8003bb0:	d027      	beq.n	8003c02 <HAL_DMA_Init+0x56>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003bb2:	2521      	movs	r5, #33	; 0x21
 8003bb4:	2302      	movs	r3, #2
 8003bb6:	5543      	strb	r3, [r0, r5]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003bb8:	6800      	ldr	r0, [r0, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003bba:	4b13      	ldr	r3, [pc, #76]	; (8003c08 <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 8003bbc:	6802      	ldr	r2, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003bbe:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003bc0:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8003bc2:	6863      	ldr	r3, [r4, #4]
 8003bc4:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bc6:	68e1      	ldr	r1, [r4, #12]
 8003bc8:	430b      	orrs	r3, r1
 8003bca:	6921      	ldr	r1, [r4, #16]
 8003bcc:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bce:	6961      	ldr	r1, [r4, #20]
 8003bd0:	430b      	orrs	r3, r1
 8003bd2:	69a1      	ldr	r1, [r4, #24]
 8003bd4:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bd6:	69e1      	ldr	r1, [r4, #28]
 8003bd8:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8003bda:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003bdc:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003bde:	4b0b      	ldr	r3, [pc, #44]	; (8003c0c <HAL_DMA_Init+0x60>)
 8003be0:	2114      	movs	r1, #20
 8003be2:	469c      	mov	ip, r3
 8003be4:	4460      	add	r0, ip
 8003be6:	f7fc fa8f 	bl	8000108 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8003bea:	4b09      	ldr	r3, [pc, #36]	; (8003c10 <HAL_DMA_Init+0x64>)
  hdma->State = HAL_DMA_STATE_READY;
 8003bec:	2201      	movs	r2, #1
  hdma->DmaBaseAddress = DMA1;
 8003bee:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bf0:	2300      	movs	r3, #0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003bf2:	0080      	lsls	r0, r0, #2
 8003bf4:	6420      	str	r0, [r4, #64]	; 0x40
  return HAL_OK;
 8003bf6:	2000      	movs	r0, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bf8:	63a3      	str	r3, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8003bfa:	5562      	strb	r2, [r4, r5]
  hdma->Lock = HAL_UNLOCKED;
 8003bfc:	321f      	adds	r2, #31
 8003bfe:	54a3      	strb	r3, [r4, r2]
}
 8003c00:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8003c02:	2001      	movs	r0, #1
 8003c04:	e7fc      	b.n	8003c00 <HAL_DMA_Init+0x54>
 8003c06:	46c0      	nop			; (mov r8, r8)
 8003c08:	ffffc00f 	.word	0xffffc00f
 8003c0c:	bffdfff8 	.word	0xbffdfff8
 8003c10:	40020000 	.word	0x40020000

08003c14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c16:	46de      	mov	lr, fp
 8003c18:	4657      	mov	r7, sl
 8003c1a:	464e      	mov	r6, r9
 8003c1c:	4645      	mov	r5, r8
 8003c1e:	b5e0      	push	{r5, r6, r7, lr}
 8003c20:	468c      	mov	ip, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c22:	6809      	ldr	r1, [r1, #0]
 8003c24:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 8003c26:	2300      	movs	r3, #0
{
 8003c28:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c2a:	2900      	cmp	r1, #0
 8003c2c:	d100      	bne.n	8003c30 <HAL_GPIO_Init+0x1c>
 8003c2e:	e0d0      	b.n	8003dd2 <HAL_GPIO_Init+0x1be>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c30:	4c72      	ldr	r4, [pc, #456]	; (8003dfc <HAL_GPIO_Init+0x1e8>)
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c32:	46e2      	mov	sl, ip
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c34:	46a3      	mov	fp, r4
 8003c36:	e064      	b.n	8003d02 <HAL_GPIO_Init+0xee>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c38:	4665      	mov	r5, ip
 8003c3a:	2d03      	cmp	r5, #3
 8003c3c:	d000      	beq.n	8003c40 <HAL_GPIO_Init+0x2c>
 8003c3e:	e0b6      	b.n	8003dae <HAL_GPIO_Init+0x19a>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003c40:	4666      	mov	r6, ip
 8003c42:	4096      	lsls	r6, r2
 8003c44:	43f5      	mvns	r5, r6
 8003c46:	9502      	str	r5, [sp, #8]
      temp = GPIOx->MODER;
 8003c48:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003c4a:	9d02      	ldr	r5, [sp, #8]
 8003c4c:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003c4e:	432e      	orrs	r6, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c50:	25c0      	movs	r5, #192	; 0xc0
 8003c52:	02ad      	lsls	r5, r5, #10
      GPIOx->MODER = temp;
 8003c54:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c56:	422c      	tst	r4, r5
 8003c58:	d04d      	beq.n	8003cf6 <HAL_GPIO_Init+0xe2>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c5a:	465d      	mov	r5, fp
 8003c5c:	2601      	movs	r6, #1
 8003c5e:	465f      	mov	r7, fp
 8003c60:	69ad      	ldr	r5, [r5, #24]
 8003c62:	4335      	orrs	r5, r6
 8003c64:	61bd      	str	r5, [r7, #24]
 8003c66:	69bd      	ldr	r5, [r7, #24]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003c68:	2703      	movs	r7, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c6a:	4035      	ands	r5, r6
 8003c6c:	4e64      	ldr	r6, [pc, #400]	; (8003e00 <HAL_GPIO_Init+0x1ec>)
 8003c6e:	9505      	str	r5, [sp, #20]
 8003c70:	46b4      	mov	ip, r6
 8003c72:	9d05      	ldr	r5, [sp, #20]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003c74:	401f      	ands	r7, r3
        temp = SYSCFG->EXTICR[position >> 2u];
 8003c76:	089d      	lsrs	r5, r3, #2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003c78:	00bf      	lsls	r7, r7, #2
 8003c7a:	00ad      	lsls	r5, r5, #2
 8003c7c:	4465      	add	r5, ip
 8003c7e:	46bc      	mov	ip, r7
        temp = SYSCFG->EXTICR[position >> 2u];
 8003c80:	68ae      	ldr	r6, [r5, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003c82:	270f      	movs	r7, #15
        temp = SYSCFG->EXTICR[position >> 2u];
 8003c84:	46b1      	mov	r9, r6
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003c86:	4666      	mov	r6, ip
 8003c88:	40b7      	lsls	r7, r6
 8003c8a:	003e      	movs	r6, r7
 8003c8c:	464f      	mov	r7, r9
 8003c8e:	43b7      	bics	r7, r6
 8003c90:	46b9      	mov	r9, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003c92:	2790      	movs	r7, #144	; 0x90
 8003c94:	05ff      	lsls	r7, r7, #23
 8003c96:	42b8      	cmp	r0, r7
 8003c98:	d00e      	beq.n	8003cb8 <HAL_GPIO_Init+0xa4>
 8003c9a:	4f5a      	ldr	r7, [pc, #360]	; (8003e04 <HAL_GPIO_Init+0x1f0>)
 8003c9c:	42b8      	cmp	r0, r7
 8003c9e:	d100      	bne.n	8003ca2 <HAL_GPIO_Init+0x8e>
 8003ca0:	e09e      	b.n	8003de0 <HAL_GPIO_Init+0x1cc>
 8003ca2:	4f59      	ldr	r7, [pc, #356]	; (8003e08 <HAL_GPIO_Init+0x1f4>)
 8003ca4:	42b8      	cmp	r0, r7
 8003ca6:	d100      	bne.n	8003caa <HAL_GPIO_Init+0x96>
 8003ca8:	e0a1      	b.n	8003dee <HAL_GPIO_Init+0x1da>
 8003caa:	4666      	mov	r6, ip
 8003cac:	2705      	movs	r7, #5
 8003cae:	40b7      	lsls	r7, r6
 8003cb0:	003e      	movs	r6, r7
 8003cb2:	464f      	mov	r7, r9
 8003cb4:	4337      	orrs	r7, r6
 8003cb6:	46b9      	mov	r9, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003cb8:	464e      	mov	r6, r9
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003cba:	2780      	movs	r7, #128	; 0x80
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003cbc:	60ae      	str	r6, [r5, #8]
        temp = EXTI->RTSR;
 8003cbe:	4d53      	ldr	r5, [pc, #332]	; (8003e0c <HAL_GPIO_Init+0x1f8>)
        temp &= ~(iocurrent);
 8003cc0:	9e01      	ldr	r6, [sp, #4]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003cc2:	037f      	lsls	r7, r7, #13
        temp &= ~(iocurrent);
 8003cc4:	43f6      	mvns	r6, r6
        temp = EXTI->RTSR;
 8003cc6:	68ad      	ldr	r5, [r5, #8]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003cc8:	423c      	tst	r4, r7
 8003cca:	d17f      	bne.n	8003dcc <HAL_GPIO_Init+0x1b8>
        temp &= ~(iocurrent);
 8003ccc:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8003cce:	4f4f      	ldr	r7, [pc, #316]	; (8003e0c <HAL_GPIO_Init+0x1f8>)
 8003cd0:	60bd      	str	r5, [r7, #8]

        temp = EXTI->FTSR;
 8003cd2:	68fd      	ldr	r5, [r7, #12]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003cd4:	02a7      	lsls	r7, r4, #10
 8003cd6:	d476      	bmi.n	8003dc6 <HAL_GPIO_Init+0x1b2>
        temp &= ~(iocurrent);
 8003cd8:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8003cda:	4f4c      	ldr	r7, [pc, #304]	; (8003e0c <HAL_GPIO_Init+0x1f8>)
 8003cdc:	60fd      	str	r5, [r7, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8003cde:	687d      	ldr	r5, [r7, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ce0:	03a7      	lsls	r7, r4, #14
 8003ce2:	d46d      	bmi.n	8003dc0 <HAL_GPIO_Init+0x1ac>
        temp &= ~(iocurrent);
 8003ce4:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8003ce6:	4f49      	ldr	r7, [pc, #292]	; (8003e0c <HAL_GPIO_Init+0x1f8>)
 8003ce8:	607d      	str	r5, [r7, #4]

        temp = EXTI->IMR;
 8003cea:	683d      	ldr	r5, [r7, #0]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003cec:	03e4      	lsls	r4, r4, #15
 8003cee:	d463      	bmi.n	8003db8 <HAL_GPIO_Init+0x1a4>
        temp &= ~(iocurrent);
 8003cf0:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8003cf2:	4c46      	ldr	r4, [pc, #280]	; (8003e0c <HAL_GPIO_Init+0x1f8>)
 8003cf4:	6025      	str	r5, [r4, #0]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cf6:	000c      	movs	r4, r1
      }
    }

    position++;
 8003cf8:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cfa:	40dc      	lsrs	r4, r3
 8003cfc:	3202      	adds	r2, #2
 8003cfe:	2c00      	cmp	r4, #0
 8003d00:	d067      	beq.n	8003dd2 <HAL_GPIO_Init+0x1be>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d02:	2601      	movs	r6, #1
 8003d04:	000c      	movs	r4, r1
 8003d06:	409e      	lsls	r6, r3
 8003d08:	4034      	ands	r4, r6
 8003d0a:	9401      	str	r4, [sp, #4]
    if (iocurrent != 0x00u)
 8003d0c:	4231      	tst	r1, r6
 8003d0e:	d0f2      	beq.n	8003cf6 <HAL_GPIO_Init+0xe2>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003d10:	4654      	mov	r4, sl
 8003d12:	2503      	movs	r5, #3
 8003d14:	6864      	ldr	r4, [r4, #4]
 8003d16:	4025      	ands	r5, r4
 8003d18:	46ac      	mov	ip, r5
 8003d1a:	3d01      	subs	r5, #1
 8003d1c:	2d01      	cmp	r5, #1
 8003d1e:	d88b      	bhi.n	8003c38 <HAL_GPIO_Init+0x24>
        temp = GPIOx->OSPEEDR;
 8003d20:	6885      	ldr	r5, [r0, #8]
 8003d22:	46a9      	mov	r9, r5
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003d24:	2503      	movs	r5, #3
 8003d26:	4095      	lsls	r5, r2
 8003d28:	46a8      	mov	r8, r5
 8003d2a:	43ed      	mvns	r5, r5
 8003d2c:	464f      	mov	r7, r9
 8003d2e:	9502      	str	r5, [sp, #8]
 8003d30:	4645      	mov	r5, r8
 8003d32:	43af      	bics	r7, r5
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003d34:	4655      	mov	r5, sl
 8003d36:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003d38:	46b9      	mov	r9, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003d3a:	002f      	movs	r7, r5
 8003d3c:	4097      	lsls	r7, r2
 8003d3e:	46b8      	mov	r8, r7
 8003d40:	464f      	mov	r7, r9
 8003d42:	4645      	mov	r5, r8
 8003d44:	432f      	orrs	r7, r5
        GPIOx->OSPEEDR = temp;
 8003d46:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8003d48:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d4a:	002f      	movs	r7, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d4c:	2501      	movs	r5, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d4e:	43b7      	bics	r7, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d50:	0926      	lsrs	r6, r4, #4
 8003d52:	402e      	ands	r6, r5
 8003d54:	409e      	lsls	r6, r3
 8003d56:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 8003d58:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 8003d5a:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003d5c:	9d02      	ldr	r5, [sp, #8]
 8003d5e:	402e      	ands	r6, r5
 8003d60:	46b0      	mov	r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003d62:	4656      	mov	r6, sl
 8003d64:	68b6      	ldr	r6, [r6, #8]
 8003d66:	4647      	mov	r7, r8
 8003d68:	4096      	lsls	r6, r2
 8003d6a:	433e      	orrs	r6, r7
        GPIOx->PUPDR = temp;
 8003d6c:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d6e:	4667      	mov	r7, ip
 8003d70:	4666      	mov	r6, ip
 8003d72:	4096      	lsls	r6, r2
 8003d74:	2f02      	cmp	r7, #2
 8003d76:	d000      	beq.n	8003d7a <HAL_GPIO_Init+0x166>
 8003d78:	e766      	b.n	8003c48 <HAL_GPIO_Init+0x34>
        temp = GPIOx->AFR[position >> 3u];
 8003d7a:	08dd      	lsrs	r5, r3, #3
 8003d7c:	00ad      	lsls	r5, r5, #2
 8003d7e:	46ac      	mov	ip, r5
 8003d80:	4484      	add	ip, r0
 8003d82:	4665      	mov	r5, ip
 8003d84:	6a2f      	ldr	r7, [r5, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003d86:	2507      	movs	r5, #7
 8003d88:	401d      	ands	r5, r3
 8003d8a:	00ad      	lsls	r5, r5, #2
 8003d8c:	46a8      	mov	r8, r5
        temp = GPIOx->AFR[position >> 3u];
 8003d8e:	9703      	str	r7, [sp, #12]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003d90:	250f      	movs	r5, #15
 8003d92:	4647      	mov	r7, r8
 8003d94:	40bd      	lsls	r5, r7
 8003d96:	9f03      	ldr	r7, [sp, #12]
 8003d98:	43af      	bics	r7, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d9a:	4655      	mov	r5, sl
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003d9c:	9703      	str	r7, [sp, #12]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d9e:	4647      	mov	r7, r8
 8003da0:	692d      	ldr	r5, [r5, #16]
 8003da2:	40bd      	lsls	r5, r7
 8003da4:	9f03      	ldr	r7, [sp, #12]
 8003da6:	432f      	orrs	r7, r5
        GPIOx->AFR[position >> 3u] = temp;
 8003da8:	4665      	mov	r5, ip
 8003daa:	622f      	str	r7, [r5, #32]
 8003dac:	e74c      	b.n	8003c48 <HAL_GPIO_Init+0x34>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003dae:	2503      	movs	r5, #3
 8003db0:	4095      	lsls	r5, r2
 8003db2:	43ed      	mvns	r5, r5
 8003db4:	9502      	str	r5, [sp, #8]
 8003db6:	e7d0      	b.n	8003d5a <HAL_GPIO_Init+0x146>
          temp |= iocurrent;
 8003db8:	9c01      	ldr	r4, [sp, #4]
 8003dba:	432c      	orrs	r4, r5
 8003dbc:	0025      	movs	r5, r4
 8003dbe:	e798      	b.n	8003cf2 <HAL_GPIO_Init+0xde>
          temp |= iocurrent;
 8003dc0:	9f01      	ldr	r7, [sp, #4]
 8003dc2:	433d      	orrs	r5, r7
 8003dc4:	e78f      	b.n	8003ce6 <HAL_GPIO_Init+0xd2>
          temp |= iocurrent;
 8003dc6:	9f01      	ldr	r7, [sp, #4]
 8003dc8:	433d      	orrs	r5, r7
 8003dca:	e786      	b.n	8003cda <HAL_GPIO_Init+0xc6>
          temp |= iocurrent;
 8003dcc:	9f01      	ldr	r7, [sp, #4]
 8003dce:	433d      	orrs	r5, r7
 8003dd0:	e77d      	b.n	8003cce <HAL_GPIO_Init+0xba>
  } 
}
 8003dd2:	b007      	add	sp, #28
 8003dd4:	bcf0      	pop	{r4, r5, r6, r7}
 8003dd6:	46bb      	mov	fp, r7
 8003dd8:	46b2      	mov	sl, r6
 8003dda:	46a9      	mov	r9, r5
 8003ddc:	46a0      	mov	r8, r4
 8003dde:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003de0:	4667      	mov	r7, ip
 8003de2:	2601      	movs	r6, #1
 8003de4:	40be      	lsls	r6, r7
 8003de6:	464f      	mov	r7, r9
 8003de8:	4337      	orrs	r7, r6
 8003dea:	46b9      	mov	r9, r7
 8003dec:	e764      	b.n	8003cb8 <HAL_GPIO_Init+0xa4>
 8003dee:	4667      	mov	r7, ip
 8003df0:	2602      	movs	r6, #2
 8003df2:	40be      	lsls	r6, r7
 8003df4:	464f      	mov	r7, r9
 8003df6:	4337      	orrs	r7, r6
 8003df8:	46b9      	mov	r9, r7
 8003dfa:	e75d      	b.n	8003cb8 <HAL_GPIO_Init+0xa4>
 8003dfc:	40021000 	.word	0x40021000
 8003e00:	40010000 	.word	0x40010000
 8003e04:	48000400 	.word	0x48000400
 8003e08:	48000800 	.word	0x48000800
 8003e0c:	40010400 	.word	0x40010400

08003e10 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003e10:	2a00      	cmp	r2, #0
 8003e12:	d001      	beq.n	8003e18 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003e14:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003e16:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003e18:	6281      	str	r1, [r0, #40]	; 0x28
}
 8003e1a:	e7fc      	b.n	8003e16 <HAL_GPIO_WritePin+0x6>

08003e1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e1e:	46ce      	mov	lr, r9
 8003e20:	4647      	mov	r7, r8
 8003e22:	b580      	push	{r7, lr}
 8003e24:	0004      	movs	r4, r0
 8003e26:	b083      	sub	sp, #12
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e28:	2800      	cmp	r0, #0
 8003e2a:	d100      	bne.n	8003e2e <HAL_RCC_OscConfig+0x12>
 8003e2c:	e0ee      	b.n	800400c <HAL_RCC_OscConfig+0x1f0>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e2e:	6803      	ldr	r3, [r0, #0]
 8003e30:	07da      	lsls	r2, r3, #31
 8003e32:	d535      	bpl.n	8003ea0 <HAL_RCC_OscConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003e34:	210c      	movs	r1, #12
 8003e36:	48c3      	ldr	r0, [pc, #780]	; (8004144 <HAL_RCC_OscConfig+0x328>)
 8003e38:	6842      	ldr	r2, [r0, #4]
 8003e3a:	400a      	ands	r2, r1
 8003e3c:	2a04      	cmp	r2, #4
 8003e3e:	d100      	bne.n	8003e42 <HAL_RCC_OscConfig+0x26>
 8003e40:	e101      	b.n	8004046 <HAL_RCC_OscConfig+0x22a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003e42:	6842      	ldr	r2, [r0, #4]
 8003e44:	4011      	ands	r1, r2
 8003e46:	2908      	cmp	r1, #8
 8003e48:	d100      	bne.n	8003e4c <HAL_RCC_OscConfig+0x30>
 8003e4a:	e0f8      	b.n	800403e <HAL_RCC_OscConfig+0x222>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e4c:	6863      	ldr	r3, [r4, #4]
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d00f      	beq.n	8003e72 <HAL_RCC_OscConfig+0x56>
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d100      	bne.n	8003e58 <HAL_RCC_OscConfig+0x3c>
 8003e56:	e11e      	b.n	8004096 <HAL_RCC_OscConfig+0x27a>
 8003e58:	2b05      	cmp	r3, #5
 8003e5a:	d100      	bne.n	8003e5e <HAL_RCC_OscConfig+0x42>
 8003e5c:	e1a7      	b.n	80041ae <HAL_RCC_OscConfig+0x392>
 8003e5e:	4bb9      	ldr	r3, [pc, #740]	; (8004144 <HAL_RCC_OscConfig+0x328>)
 8003e60:	49b9      	ldr	r1, [pc, #740]	; (8004148 <HAL_RCC_OscConfig+0x32c>)
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	400a      	ands	r2, r1
 8003e66:	601a      	str	r2, [r3, #0]
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	49b8      	ldr	r1, [pc, #736]	; (800414c <HAL_RCC_OscConfig+0x330>)
 8003e6c:	400a      	ands	r2, r1
 8003e6e:	601a      	str	r2, [r3, #0]
 8003e70:	e005      	b.n	8003e7e <HAL_RCC_OscConfig+0x62>
 8003e72:	2380      	movs	r3, #128	; 0x80
 8003e74:	4ab3      	ldr	r2, [pc, #716]	; (8004144 <HAL_RCC_OscConfig+0x328>)
 8003e76:	025b      	lsls	r3, r3, #9
 8003e78:	6811      	ldr	r1, [r2, #0]
 8003e7a:	430b      	orrs	r3, r1
 8003e7c:	6013      	str	r3, [r2, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e7e:	f7ff fcf5 	bl	800386c <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e82:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8003e84:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e86:	4faf      	ldr	r7, [pc, #700]	; (8004144 <HAL_RCC_OscConfig+0x328>)
 8003e88:	02b6      	lsls	r6, r6, #10
 8003e8a:	e005      	b.n	8003e98 <HAL_RCC_OscConfig+0x7c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e8c:	f7ff fcee 	bl	800386c <HAL_GetTick>
 8003e90:	1b40      	subs	r0, r0, r5
 8003e92:	2864      	cmp	r0, #100	; 0x64
 8003e94:	d900      	bls.n	8003e98 <HAL_RCC_OscConfig+0x7c>
 8003e96:	e0fc      	b.n	8004092 <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	4233      	tst	r3, r6
 8003e9c:	d0f6      	beq.n	8003e8c <HAL_RCC_OscConfig+0x70>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e9e:	6823      	ldr	r3, [r4, #0]
 8003ea0:	079a      	lsls	r2, r3, #30
 8003ea2:	d529      	bpl.n	8003ef8 <HAL_RCC_OscConfig+0xdc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003ea4:	220c      	movs	r2, #12
 8003ea6:	49a7      	ldr	r1, [pc, #668]	; (8004144 <HAL_RCC_OscConfig+0x328>)
 8003ea8:	6848      	ldr	r0, [r1, #4]
 8003eaa:	4202      	tst	r2, r0
 8003eac:	d100      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x94>
 8003eae:	e0a6      	b.n	8003ffe <HAL_RCC_OscConfig+0x1e2>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003eb0:	6848      	ldr	r0, [r1, #4]
 8003eb2:	4002      	ands	r2, r0
 8003eb4:	2a08      	cmp	r2, #8
 8003eb6:	d100      	bne.n	8003eba <HAL_RCC_OscConfig+0x9e>
 8003eb8:	e09d      	b.n	8003ff6 <HAL_RCC_OscConfig+0x1da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003eba:	68e3      	ldr	r3, [r4, #12]
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ebc:	4da1      	ldr	r5, [pc, #644]	; (8004144 <HAL_RCC_OscConfig+0x328>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d100      	bne.n	8003ec4 <HAL_RCC_OscConfig+0xa8>
 8003ec2:	e11f      	b.n	8004104 <HAL_RCC_OscConfig+0x2e8>
        __HAL_RCC_HSI_ENABLE();
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	682b      	ldr	r3, [r5, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ec8:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003ece:	f7ff fccd 	bl	800386c <HAL_GetTick>
 8003ed2:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ed4:	e005      	b.n	8003ee2 <HAL_RCC_OscConfig+0xc6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ed6:	f7ff fcc9 	bl	800386c <HAL_GetTick>
 8003eda:	1b80      	subs	r0, r0, r6
 8003edc:	2802      	cmp	r0, #2
 8003ede:	d900      	bls.n	8003ee2 <HAL_RCC_OscConfig+0xc6>
 8003ee0:	e0d7      	b.n	8004092 <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ee2:	682b      	ldr	r3, [r5, #0]
 8003ee4:	421f      	tst	r7, r3
 8003ee6:	d0f6      	beq.n	8003ed6 <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ee8:	21f8      	movs	r1, #248	; 0xf8
 8003eea:	682a      	ldr	r2, [r5, #0]
 8003eec:	6923      	ldr	r3, [r4, #16]
 8003eee:	438a      	bics	r2, r1
 8003ef0:	00db      	lsls	r3, r3, #3
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	602b      	str	r3, [r5, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ef6:	6823      	ldr	r3, [r4, #0]
 8003ef8:	071a      	lsls	r2, r3, #28
 8003efa:	d42d      	bmi.n	8003f58 <HAL_RCC_OscConfig+0x13c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003efc:	075a      	lsls	r2, r3, #29
 8003efe:	d544      	bpl.n	8003f8a <HAL_RCC_OscConfig+0x16e>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f00:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8003f02:	2000      	movs	r0, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f04:	4b8f      	ldr	r3, [pc, #572]	; (8004144 <HAL_RCC_OscConfig+0x328>)
 8003f06:	0552      	lsls	r2, r2, #21
 8003f08:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 8003f0a:	4681      	mov	r9, r0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f0c:	4211      	tst	r1, r2
 8003f0e:	d108      	bne.n	8003f22 <HAL_RCC_OscConfig+0x106>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f10:	69d9      	ldr	r1, [r3, #28]
 8003f12:	4311      	orrs	r1, r2
 8003f14:	61d9      	str	r1, [r3, #28]
 8003f16:	69db      	ldr	r3, [r3, #28]
 8003f18:	4013      	ands	r3, r2
 8003f1a:	9301      	str	r3, [sp, #4]
 8003f1c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	4699      	mov	r9, r3
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f22:	2780      	movs	r7, #128	; 0x80
 8003f24:	4e8a      	ldr	r6, [pc, #552]	; (8004150 <HAL_RCC_OscConfig+0x334>)
 8003f26:	007f      	lsls	r7, r7, #1
 8003f28:	6833      	ldr	r3, [r6, #0]
 8003f2a:	423b      	tst	r3, r7
 8003f2c:	d100      	bne.n	8003f30 <HAL_RCC_OscConfig+0x114>
 8003f2e:	e094      	b.n	800405a <HAL_RCC_OscConfig+0x23e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f30:	68a3      	ldr	r3, [r4, #8]
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d100      	bne.n	8003f38 <HAL_RCC_OscConfig+0x11c>
 8003f36:	e0f8      	b.n	800412a <HAL_RCC_OscConfig+0x30e>
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d100      	bne.n	8003f3e <HAL_RCC_OscConfig+0x122>
 8003f3c:	e0c4      	b.n	80040c8 <HAL_RCC_OscConfig+0x2ac>
 8003f3e:	2b05      	cmp	r3, #5
 8003f40:	d100      	bne.n	8003f44 <HAL_RCC_OscConfig+0x128>
 8003f42:	e140      	b.n	80041c6 <HAL_RCC_OscConfig+0x3aa>
 8003f44:	2101      	movs	r1, #1
 8003f46:	4b7f      	ldr	r3, [pc, #508]	; (8004144 <HAL_RCC_OscConfig+0x328>)
 8003f48:	6a1a      	ldr	r2, [r3, #32]
 8003f4a:	438a      	bics	r2, r1
 8003f4c:	621a      	str	r2, [r3, #32]
 8003f4e:	6a1a      	ldr	r2, [r3, #32]
 8003f50:	3103      	adds	r1, #3
 8003f52:	438a      	bics	r2, r1
 8003f54:	621a      	str	r2, [r3, #32]
 8003f56:	e0ec      	b.n	8004132 <HAL_RCC_OscConfig+0x316>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f58:	69e3      	ldr	r3, [r4, #28]
      __HAL_RCC_LSI_ENABLE();
 8003f5a:	4d7a      	ldr	r5, [pc, #488]	; (8004144 <HAL_RCC_OscConfig+0x328>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d05b      	beq.n	8004018 <HAL_RCC_OscConfig+0x1fc>
      __HAL_RCC_LSI_ENABLE();
 8003f60:	2201      	movs	r2, #1
 8003f62:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f64:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8003f66:	4313      	orrs	r3, r2
 8003f68:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8003f6a:	f7ff fc7f 	bl	800386c <HAL_GetTick>
 8003f6e:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f70:	e005      	b.n	8003f7e <HAL_RCC_OscConfig+0x162>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f72:	f7ff fc7b 	bl	800386c <HAL_GetTick>
 8003f76:	1b80      	subs	r0, r0, r6
 8003f78:	2802      	cmp	r0, #2
 8003f7a:	d900      	bls.n	8003f7e <HAL_RCC_OscConfig+0x162>
 8003f7c:	e089      	b.n	8004092 <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f7e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003f80:	421f      	tst	r7, r3
 8003f82:	d0f6      	beq.n	8003f72 <HAL_RCC_OscConfig+0x156>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f84:	6823      	ldr	r3, [r4, #0]
 8003f86:	075a      	lsls	r2, r3, #29
 8003f88:	d4ba      	bmi.n	8003f00 <HAL_RCC_OscConfig+0xe4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003f8a:	06db      	lsls	r3, r3, #27
 8003f8c:	d512      	bpl.n	8003fb4 <HAL_RCC_OscConfig+0x198>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003f8e:	6963      	ldr	r3, [r4, #20]
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d100      	bne.n	8003f96 <HAL_RCC_OscConfig+0x17a>
 8003f94:	e13d      	b.n	8004212 <HAL_RCC_OscConfig+0x3f6>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003f96:	3305      	adds	r3, #5
 8003f98:	d000      	beq.n	8003f9c <HAL_RCC_OscConfig+0x180>
 8003f9a:	e0e9      	b.n	8004170 <HAL_RCC_OscConfig+0x354>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003f9c:	2104      	movs	r1, #4

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003f9e:	20f8      	movs	r0, #248	; 0xf8
      __HAL_RCC_HSI14ADC_ENABLE();
 8003fa0:	4a68      	ldr	r2, [pc, #416]	; (8004144 <HAL_RCC_OscConfig+0x328>)
 8003fa2:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8003fa4:	438b      	bics	r3, r1
 8003fa6:	6353      	str	r3, [r2, #52]	; 0x34
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003fa8:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8003faa:	69a3      	ldr	r3, [r4, #24]
 8003fac:	4381      	bics	r1, r0
 8003fae:	00db      	lsls	r3, r3, #3
 8003fb0:	430b      	orrs	r3, r1
 8003fb2:	6353      	str	r3, [r2, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fb4:	6a23      	ldr	r3, [r4, #32]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d01b      	beq.n	8003ff2 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003fba:	220c      	movs	r2, #12
 8003fbc:	4d61      	ldr	r5, [pc, #388]	; (8004144 <HAL_RCC_OscConfig+0x328>)
 8003fbe:	6869      	ldr	r1, [r5, #4]
 8003fc0:	400a      	ands	r2, r1
 8003fc2:	2a08      	cmp	r2, #8
 8003fc4:	d100      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x1ac>
 8003fc6:	e108      	b.n	80041da <HAL_RCC_OscConfig+0x3be>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d100      	bne.n	8003fce <HAL_RCC_OscConfig+0x1b2>
 8003fcc:	e13f      	b.n	800424e <HAL_RCC_OscConfig+0x432>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fce:	682b      	ldr	r3, [r5, #0]
 8003fd0:	4a60      	ldr	r2, [pc, #384]	; (8004154 <HAL_RCC_OscConfig+0x338>)
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fd2:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003fd8:	f7ff fc48 	bl	800386c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fdc:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 8003fde:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fe0:	e004      	b.n	8003fec <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fe2:	f7ff fc43 	bl	800386c <HAL_GetTick>
 8003fe6:	1b00      	subs	r0, r0, r4
 8003fe8:	2802      	cmp	r0, #2
 8003fea:	d852      	bhi.n	8004092 <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fec:	682b      	ldr	r3, [r5, #0]
 8003fee:	4233      	tst	r3, r6
 8003ff0:	d1f7      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x1c6>
        }
      }
    }
  }

  return HAL_OK;
 8003ff2:	2000      	movs	r0, #0
 8003ff4:	e00b      	b.n	800400e <HAL_RCC_OscConfig+0x1f2>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003ff6:	684a      	ldr	r2, [r1, #4]
 8003ff8:	03d2      	lsls	r2, r2, #15
 8003ffa:	d500      	bpl.n	8003ffe <HAL_RCC_OscConfig+0x1e2>
 8003ffc:	e75d      	b.n	8003eba <HAL_RCC_OscConfig+0x9e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ffe:	4a51      	ldr	r2, [pc, #324]	; (8004144 <HAL_RCC_OscConfig+0x328>)
 8004000:	6812      	ldr	r2, [r2, #0]
 8004002:	0792      	lsls	r2, r2, #30
 8004004:	d539      	bpl.n	800407a <HAL_RCC_OscConfig+0x25e>
 8004006:	68e2      	ldr	r2, [r4, #12]
 8004008:	2a01      	cmp	r2, #1
 800400a:	d036      	beq.n	800407a <HAL_RCC_OscConfig+0x25e>
        return HAL_ERROR;
 800400c:	2001      	movs	r0, #1
}
 800400e:	b003      	add	sp, #12
 8004010:	bcc0      	pop	{r6, r7}
 8004012:	46b9      	mov	r9, r7
 8004014:	46b0      	mov	r8, r6
 8004016:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_LSI_DISABLE();
 8004018:	2201      	movs	r2, #1
 800401a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800401c:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 800401e:	4393      	bics	r3, r2
 8004020:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8004022:	f7ff fc23 	bl	800386c <HAL_GetTick>
 8004026:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004028:	e004      	b.n	8004034 <HAL_RCC_OscConfig+0x218>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800402a:	f7ff fc1f 	bl	800386c <HAL_GetTick>
 800402e:	1b80      	subs	r0, r0, r6
 8004030:	2802      	cmp	r0, #2
 8004032:	d82e      	bhi.n	8004092 <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004034:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004036:	421f      	tst	r7, r3
 8004038:	d1f7      	bne.n	800402a <HAL_RCC_OscConfig+0x20e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800403a:	6823      	ldr	r3, [r4, #0]
 800403c:	e7a3      	b.n	8003f86 <HAL_RCC_OscConfig+0x16a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800403e:	6842      	ldr	r2, [r0, #4]
 8004040:	03d2      	lsls	r2, r2, #15
 8004042:	d400      	bmi.n	8004046 <HAL_RCC_OscConfig+0x22a>
 8004044:	e702      	b.n	8003e4c <HAL_RCC_OscConfig+0x30>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004046:	4a3f      	ldr	r2, [pc, #252]	; (8004144 <HAL_RCC_OscConfig+0x328>)
 8004048:	6812      	ldr	r2, [r2, #0]
 800404a:	0392      	lsls	r2, r2, #14
 800404c:	d400      	bmi.n	8004050 <HAL_RCC_OscConfig+0x234>
 800404e:	e727      	b.n	8003ea0 <HAL_RCC_OscConfig+0x84>
 8004050:	6862      	ldr	r2, [r4, #4]
 8004052:	2a00      	cmp	r2, #0
 8004054:	d000      	beq.n	8004058 <HAL_RCC_OscConfig+0x23c>
 8004056:	e723      	b.n	8003ea0 <HAL_RCC_OscConfig+0x84>
 8004058:	e7d8      	b.n	800400c <HAL_RCC_OscConfig+0x1f0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800405a:	6833      	ldr	r3, [r6, #0]
 800405c:	433b      	orrs	r3, r7
 800405e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8004060:	f7ff fc04 	bl	800386c <HAL_GetTick>
 8004064:	0005      	movs	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004066:	e004      	b.n	8004072 <HAL_RCC_OscConfig+0x256>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004068:	f7ff fc00 	bl	800386c <HAL_GetTick>
 800406c:	1b40      	subs	r0, r0, r5
 800406e:	2864      	cmp	r0, #100	; 0x64
 8004070:	d80f      	bhi.n	8004092 <HAL_RCC_OscConfig+0x276>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004072:	6833      	ldr	r3, [r6, #0]
 8004074:	423b      	tst	r3, r7
 8004076:	d0f7      	beq.n	8004068 <HAL_RCC_OscConfig+0x24c>
 8004078:	e75a      	b.n	8003f30 <HAL_RCC_OscConfig+0x114>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800407a:	25f8      	movs	r5, #248	; 0xf8
 800407c:	4831      	ldr	r0, [pc, #196]	; (8004144 <HAL_RCC_OscConfig+0x328>)
 800407e:	6922      	ldr	r2, [r4, #16]
 8004080:	6801      	ldr	r1, [r0, #0]
 8004082:	00d2      	lsls	r2, r2, #3
 8004084:	43a9      	bics	r1, r5
 8004086:	430a      	orrs	r2, r1
 8004088:	6002      	str	r2, [r0, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800408a:	071a      	lsls	r2, r3, #28
 800408c:	d400      	bmi.n	8004090 <HAL_RCC_OscConfig+0x274>
 800408e:	e735      	b.n	8003efc <HAL_RCC_OscConfig+0xe0>
 8004090:	e762      	b.n	8003f58 <HAL_RCC_OscConfig+0x13c>
            return HAL_TIMEOUT;
 8004092:	2003      	movs	r0, #3
 8004094:	e7bb      	b.n	800400e <HAL_RCC_OscConfig+0x1f2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004096:	4d2b      	ldr	r5, [pc, #172]	; (8004144 <HAL_RCC_OscConfig+0x328>)
 8004098:	4a2b      	ldr	r2, [pc, #172]	; (8004148 <HAL_RCC_OscConfig+0x32c>)
 800409a:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800409c:	2780      	movs	r7, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800409e:	4013      	ands	r3, r2
 80040a0:	602b      	str	r3, [r5, #0]
 80040a2:	682b      	ldr	r3, [r5, #0]
 80040a4:	4a29      	ldr	r2, [pc, #164]	; (800414c <HAL_RCC_OscConfig+0x330>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040a6:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040a8:	4013      	ands	r3, r2
 80040aa:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80040ac:	f7ff fbde 	bl	800386c <HAL_GetTick>
 80040b0:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040b2:	e004      	b.n	80040be <HAL_RCC_OscConfig+0x2a2>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040b4:	f7ff fbda 	bl	800386c <HAL_GetTick>
 80040b8:	1b80      	subs	r0, r0, r6
 80040ba:	2864      	cmp	r0, #100	; 0x64
 80040bc:	d8e9      	bhi.n	8004092 <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040be:	682b      	ldr	r3, [r5, #0]
 80040c0:	423b      	tst	r3, r7
 80040c2:	d1f7      	bne.n	80040b4 <HAL_RCC_OscConfig+0x298>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040c4:	6823      	ldr	r3, [r4, #0]
 80040c6:	e6eb      	b.n	8003ea0 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040c8:	2201      	movs	r2, #1
 80040ca:	4e1e      	ldr	r6, [pc, #120]	; (8004144 <HAL_RCC_OscConfig+0x328>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040cc:	4d22      	ldr	r5, [pc, #136]	; (8004158 <HAL_RCC_OscConfig+0x33c>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040ce:	6a33      	ldr	r3, [r6, #32]
 80040d0:	4393      	bics	r3, r2
 80040d2:	6233      	str	r3, [r6, #32]
 80040d4:	6a33      	ldr	r3, [r6, #32]
 80040d6:	3203      	adds	r2, #3
 80040d8:	4393      	bics	r3, r2
 80040da:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 80040dc:	f7ff fbc6 	bl	800386c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040e0:	2302      	movs	r3, #2
      tickstart = HAL_GetTick();
 80040e2:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040e4:	4698      	mov	r8, r3
 80040e6:	e004      	b.n	80040f2 <HAL_RCC_OscConfig+0x2d6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040e8:	f7ff fbc0 	bl	800386c <HAL_GetTick>
 80040ec:	1bc0      	subs	r0, r0, r7
 80040ee:	42a8      	cmp	r0, r5
 80040f0:	d8cf      	bhi.n	8004092 <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040f2:	4642      	mov	r2, r8
 80040f4:	6a33      	ldr	r3, [r6, #32]
 80040f6:	421a      	tst	r2, r3
 80040f8:	d1f6      	bne.n	80040e8 <HAL_RCC_OscConfig+0x2cc>
    if(pwrclkchanged == SET)
 80040fa:	464b      	mov	r3, r9
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d04f      	beq.n	80041a0 <HAL_RCC_OscConfig+0x384>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8004100:	6823      	ldr	r3, [r4, #0]
 8004102:	e742      	b.n	8003f8a <HAL_RCC_OscConfig+0x16e>
        __HAL_RCC_HSI_DISABLE();
 8004104:	2201      	movs	r2, #1
 8004106:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004108:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 800410a:	4393      	bics	r3, r2
 800410c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800410e:	f7ff fbad 	bl	800386c <HAL_GetTick>
 8004112:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004114:	e004      	b.n	8004120 <HAL_RCC_OscConfig+0x304>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004116:	f7ff fba9 	bl	800386c <HAL_GetTick>
 800411a:	1b80      	subs	r0, r0, r6
 800411c:	2802      	cmp	r0, #2
 800411e:	d8b8      	bhi.n	8004092 <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004120:	682b      	ldr	r3, [r5, #0]
 8004122:	421f      	tst	r7, r3
 8004124:	d1f7      	bne.n	8004116 <HAL_RCC_OscConfig+0x2fa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004126:	6823      	ldr	r3, [r4, #0]
 8004128:	e6e6      	b.n	8003ef8 <HAL_RCC_OscConfig+0xdc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800412a:	4906      	ldr	r1, [pc, #24]	; (8004144 <HAL_RCC_OscConfig+0x328>)
 800412c:	6a0a      	ldr	r2, [r1, #32]
 800412e:	4313      	orrs	r3, r2
 8004130:	620b      	str	r3, [r1, #32]
      tickstart = HAL_GetTick();
 8004132:	f7ff fb9b 	bl	800386c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004136:	4b03      	ldr	r3, [pc, #12]	; (8004144 <HAL_RCC_OscConfig+0x328>)
      tickstart = HAL_GetTick();
 8004138:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800413a:	4698      	mov	r8, r3
 800413c:	2702      	movs	r7, #2
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800413e:	4d06      	ldr	r5, [pc, #24]	; (8004158 <HAL_RCC_OscConfig+0x33c>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004140:	e011      	b.n	8004166 <HAL_RCC_OscConfig+0x34a>
 8004142:	46c0      	nop			; (mov r8, r8)
 8004144:	40021000 	.word	0x40021000
 8004148:	fffeffff 	.word	0xfffeffff
 800414c:	fffbffff 	.word	0xfffbffff
 8004150:	40007000 	.word	0x40007000
 8004154:	feffffff 	.word	0xfeffffff
 8004158:	00001388 	.word	0x00001388
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800415c:	f7ff fb86 	bl	800386c <HAL_GetTick>
 8004160:	1b80      	subs	r0, r0, r6
 8004162:	42a8      	cmp	r0, r5
 8004164:	d895      	bhi.n	8004092 <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004166:	4643      	mov	r3, r8
 8004168:	6a1b      	ldr	r3, [r3, #32]
 800416a:	421f      	tst	r7, r3
 800416c:	d0f6      	beq.n	800415c <HAL_RCC_OscConfig+0x340>
 800416e:	e7c4      	b.n	80040fa <HAL_RCC_OscConfig+0x2de>
      __HAL_RCC_HSI14ADC_DISABLE();
 8004170:	2204      	movs	r2, #4
 8004172:	4d53      	ldr	r5, [pc, #332]	; (80042c0 <HAL_RCC_OscConfig+0x4a4>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004174:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8004176:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8004178:	4313      	orrs	r3, r2
 800417a:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 800417c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800417e:	3a03      	subs	r2, #3
 8004180:	4393      	bics	r3, r2
 8004182:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8004184:	f7ff fb72 	bl	800386c <HAL_GetTick>
 8004188:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800418a:	e005      	b.n	8004198 <HAL_RCC_OscConfig+0x37c>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800418c:	f7ff fb6e 	bl	800386c <HAL_GetTick>
 8004190:	1b80      	subs	r0, r0, r6
 8004192:	2802      	cmp	r0, #2
 8004194:	d900      	bls.n	8004198 <HAL_RCC_OscConfig+0x37c>
 8004196:	e77c      	b.n	8004092 <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004198:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800419a:	421f      	tst	r7, r3
 800419c:	d1f6      	bne.n	800418c <HAL_RCC_OscConfig+0x370>
 800419e:	e709      	b.n	8003fb4 <HAL_RCC_OscConfig+0x198>
      __HAL_RCC_PWR_CLK_DISABLE();
 80041a0:	4a47      	ldr	r2, [pc, #284]	; (80042c0 <HAL_RCC_OscConfig+0x4a4>)
 80041a2:	4948      	ldr	r1, [pc, #288]	; (80042c4 <HAL_RCC_OscConfig+0x4a8>)
 80041a4:	69d3      	ldr	r3, [r2, #28]
 80041a6:	400b      	ands	r3, r1
 80041a8:	61d3      	str	r3, [r2, #28]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80041aa:	6823      	ldr	r3, [r4, #0]
 80041ac:	e6ed      	b.n	8003f8a <HAL_RCC_OscConfig+0x16e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041ae:	2280      	movs	r2, #128	; 0x80
 80041b0:	4b43      	ldr	r3, [pc, #268]	; (80042c0 <HAL_RCC_OscConfig+0x4a4>)
 80041b2:	02d2      	lsls	r2, r2, #11
 80041b4:	6819      	ldr	r1, [r3, #0]
 80041b6:	430a      	orrs	r2, r1
 80041b8:	601a      	str	r2, [r3, #0]
 80041ba:	2280      	movs	r2, #128	; 0x80
 80041bc:	6819      	ldr	r1, [r3, #0]
 80041be:	0252      	lsls	r2, r2, #9
 80041c0:	430a      	orrs	r2, r1
 80041c2:	601a      	str	r2, [r3, #0]
 80041c4:	e65b      	b.n	8003e7e <HAL_RCC_OscConfig+0x62>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041c6:	2104      	movs	r1, #4
 80041c8:	4b3d      	ldr	r3, [pc, #244]	; (80042c0 <HAL_RCC_OscConfig+0x4a4>)
 80041ca:	6a1a      	ldr	r2, [r3, #32]
 80041cc:	430a      	orrs	r2, r1
 80041ce:	621a      	str	r2, [r3, #32]
 80041d0:	6a1a      	ldr	r2, [r3, #32]
 80041d2:	3903      	subs	r1, #3
 80041d4:	430a      	orrs	r2, r1
 80041d6:	621a      	str	r2, [r3, #32]
 80041d8:	e7ab      	b.n	8004132 <HAL_RCC_OscConfig+0x316>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041da:	2b01      	cmp	r3, #1
 80041dc:	d100      	bne.n	80041e0 <HAL_RCC_OscConfig+0x3c4>
 80041de:	e715      	b.n	800400c <HAL_RCC_OscConfig+0x1f0>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041e0:	2380      	movs	r3, #128	; 0x80
        pll_config  = RCC->CFGR;
 80041e2:	686a      	ldr	r2, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041e4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80041e6:	025b      	lsls	r3, r3, #9
        return HAL_ERROR;
 80041e8:	2001      	movs	r0, #1
        pll_config2 = RCC->CFGR2;
 80041ea:	6aed      	ldr	r5, [r5, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041ec:	4013      	ands	r3, r2
 80041ee:	428b      	cmp	r3, r1
 80041f0:	d000      	beq.n	80041f4 <HAL_RCC_OscConfig+0x3d8>
 80041f2:	e70c      	b.n	800400e <HAL_RCC_OscConfig+0x1f2>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80041f4:	230f      	movs	r3, #15
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041f6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80041f8:	402b      	ands	r3, r5
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041fa:	428b      	cmp	r3, r1
 80041fc:	d000      	beq.n	8004200 <HAL_RCC_OscConfig+0x3e4>
 80041fe:	e706      	b.n	800400e <HAL_RCC_OscConfig+0x1f2>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004200:	23f0      	movs	r3, #240	; 0xf0
 8004202:	039b      	lsls	r3, r3, #14
 8004204:	401a      	ands	r2, r3
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004206:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004208:	1ad2      	subs	r2, r2, r3
 800420a:	1e53      	subs	r3, r2, #1
 800420c:	419a      	sbcs	r2, r3
    return HAL_ERROR;
 800420e:	b2d0      	uxtb	r0, r2
 8004210:	e6fd      	b.n	800400e <HAL_RCC_OscConfig+0x1f2>
      __HAL_RCC_HSI14ADC_DISABLE();
 8004212:	2104      	movs	r1, #4
 8004214:	4d2a      	ldr	r5, [pc, #168]	; (80042c0 <HAL_RCC_OscConfig+0x4a4>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004216:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8004218:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800421a:	430a      	orrs	r2, r1
 800421c:	636a      	str	r2, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 800421e:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8004220:	4313      	orrs	r3, r2
 8004222:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8004224:	f7ff fb22 	bl	800386c <HAL_GetTick>
 8004228:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800422a:	e005      	b.n	8004238 <HAL_RCC_OscConfig+0x41c>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800422c:	f7ff fb1e 	bl	800386c <HAL_GetTick>
 8004230:	1b80      	subs	r0, r0, r6
 8004232:	2802      	cmp	r0, #2
 8004234:	d900      	bls.n	8004238 <HAL_RCC_OscConfig+0x41c>
 8004236:	e72c      	b.n	8004092 <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004238:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800423a:	421f      	tst	r7, r3
 800423c:	d0f6      	beq.n	800422c <HAL_RCC_OscConfig+0x410>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800423e:	21f8      	movs	r1, #248	; 0xf8
 8004240:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8004242:	69a3      	ldr	r3, [r4, #24]
 8004244:	438a      	bics	r2, r1
 8004246:	00db      	lsls	r3, r3, #3
 8004248:	4313      	orrs	r3, r2
 800424a:	636b      	str	r3, [r5, #52]	; 0x34
 800424c:	e6b2      	b.n	8003fb4 <HAL_RCC_OscConfig+0x198>
        __HAL_RCC_PLL_DISABLE();
 800424e:	682b      	ldr	r3, [r5, #0]
 8004250:	4a1d      	ldr	r2, [pc, #116]	; (80042c8 <HAL_RCC_OscConfig+0x4ac>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004252:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8004254:	4013      	ands	r3, r2
 8004256:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004258:	f7ff fb08 	bl	800386c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800425c:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 800425e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004260:	e005      	b.n	800426e <HAL_RCC_OscConfig+0x452>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004262:	f7ff fb03 	bl	800386c <HAL_GetTick>
 8004266:	1b80      	subs	r0, r0, r6
 8004268:	2802      	cmp	r0, #2
 800426a:	d900      	bls.n	800426e <HAL_RCC_OscConfig+0x452>
 800426c:	e711      	b.n	8004092 <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800426e:	682b      	ldr	r3, [r5, #0]
 8004270:	423b      	tst	r3, r7
 8004272:	d1f6      	bne.n	8004262 <HAL_RCC_OscConfig+0x446>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004274:	220f      	movs	r2, #15
 8004276:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004278:	4e11      	ldr	r6, [pc, #68]	; (80042c0 <HAL_RCC_OscConfig+0x4a4>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800427a:	4393      	bics	r3, r2
 800427c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800427e:	4313      	orrs	r3, r2
 8004280:	62eb      	str	r3, [r5, #44]	; 0x2c
 8004282:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004284:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004286:	686a      	ldr	r2, [r5, #4]
 8004288:	430b      	orrs	r3, r1
 800428a:	4910      	ldr	r1, [pc, #64]	; (80042cc <HAL_RCC_OscConfig+0x4b0>)
 800428c:	400a      	ands	r2, r1
 800428e:	4313      	orrs	r3, r2
 8004290:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8004292:	2380      	movs	r3, #128	; 0x80
 8004294:	682a      	ldr	r2, [r5, #0]
 8004296:	045b      	lsls	r3, r3, #17
 8004298:	4313      	orrs	r3, r2
 800429a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800429c:	f7ff fae6 	bl	800386c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80042a0:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 80042a2:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80042a4:	04ad      	lsls	r5, r5, #18
 80042a6:	e005      	b.n	80042b4 <HAL_RCC_OscConfig+0x498>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042a8:	f7ff fae0 	bl	800386c <HAL_GetTick>
 80042ac:	1b00      	subs	r0, r0, r4
 80042ae:	2802      	cmp	r0, #2
 80042b0:	d900      	bls.n	80042b4 <HAL_RCC_OscConfig+0x498>
 80042b2:	e6ee      	b.n	8004092 <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80042b4:	6833      	ldr	r3, [r6, #0]
 80042b6:	422b      	tst	r3, r5
 80042b8:	d0f6      	beq.n	80042a8 <HAL_RCC_OscConfig+0x48c>
  return HAL_OK;
 80042ba:	2000      	movs	r0, #0
 80042bc:	e6a7      	b.n	800400e <HAL_RCC_OscConfig+0x1f2>
 80042be:	46c0      	nop			; (mov r8, r8)
 80042c0:	40021000 	.word	0x40021000
 80042c4:	efffffff 	.word	0xefffffff
 80042c8:	feffffff 	.word	0xfeffffff
 80042cc:	ffc2ffff 	.word	0xffc2ffff

080042d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042d2:	46ce      	mov	lr, r9
 80042d4:	4647      	mov	r7, r8
 80042d6:	0004      	movs	r4, r0
 80042d8:	000d      	movs	r5, r1
 80042da:	b580      	push	{r7, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80042dc:	2800      	cmp	r0, #0
 80042de:	d00d      	beq.n	80042fc <HAL_RCC_ClockConfig+0x2c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80042e0:	2301      	movs	r3, #1
 80042e2:	494a      	ldr	r1, [pc, #296]	; (800440c <HAL_RCC_ClockConfig+0x13c>)
 80042e4:	680a      	ldr	r2, [r1, #0]
 80042e6:	401a      	ands	r2, r3
 80042e8:	42aa      	cmp	r2, r5
 80042ea:	d20c      	bcs.n	8004306 <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ec:	680a      	ldr	r2, [r1, #0]
 80042ee:	439a      	bics	r2, r3
 80042f0:	432a      	orrs	r2, r5
 80042f2:	600a      	str	r2, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042f4:	680a      	ldr	r2, [r1, #0]
 80042f6:	4013      	ands	r3, r2
 80042f8:	42ab      	cmp	r3, r5
 80042fa:	d004      	beq.n	8004306 <HAL_RCC_ClockConfig+0x36>
    return HAL_ERROR;
 80042fc:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
}
 80042fe:	bcc0      	pop	{r6, r7}
 8004300:	46b9      	mov	r9, r7
 8004302:	46b0      	mov	r8, r6
 8004304:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004306:	6823      	ldr	r3, [r4, #0]
 8004308:	079a      	lsls	r2, r3, #30
 800430a:	d50e      	bpl.n	800432a <HAL_RCC_ClockConfig+0x5a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800430c:	075a      	lsls	r2, r3, #29
 800430e:	d505      	bpl.n	800431c <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004310:	22e0      	movs	r2, #224	; 0xe0
 8004312:	493f      	ldr	r1, [pc, #252]	; (8004410 <HAL_RCC_ClockConfig+0x140>)
 8004314:	00d2      	lsls	r2, r2, #3
 8004316:	6848      	ldr	r0, [r1, #4]
 8004318:	4302      	orrs	r2, r0
 800431a:	604a      	str	r2, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800431c:	20f0      	movs	r0, #240	; 0xf0
 800431e:	493c      	ldr	r1, [pc, #240]	; (8004410 <HAL_RCC_ClockConfig+0x140>)
 8004320:	684a      	ldr	r2, [r1, #4]
 8004322:	4382      	bics	r2, r0
 8004324:	68a0      	ldr	r0, [r4, #8]
 8004326:	4302      	orrs	r2, r0
 8004328:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800432a:	07db      	lsls	r3, r3, #31
 800432c:	d522      	bpl.n	8004374 <HAL_RCC_ClockConfig+0xa4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800432e:	4b38      	ldr	r3, [pc, #224]	; (8004410 <HAL_RCC_ClockConfig+0x140>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004330:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004332:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004334:	2a01      	cmp	r2, #1
 8004336:	d05b      	beq.n	80043f0 <HAL_RCC_ClockConfig+0x120>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004338:	2a02      	cmp	r2, #2
 800433a:	d056      	beq.n	80043ea <HAL_RCC_ClockConfig+0x11a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800433c:	079b      	lsls	r3, r3, #30
 800433e:	d5dd      	bpl.n	80042fc <HAL_RCC_ClockConfig+0x2c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004340:	2103      	movs	r1, #3
 8004342:	4e33      	ldr	r6, [pc, #204]	; (8004410 <HAL_RCC_ClockConfig+0x140>)
 8004344:	6873      	ldr	r3, [r6, #4]
 8004346:	438b      	bics	r3, r1
 8004348:	4313      	orrs	r3, r2
 800434a:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800434c:	f7ff fa8e 	bl	800386c <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004350:	230c      	movs	r3, #12
 8004352:	4698      	mov	r8, r3
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004354:	4b2f      	ldr	r3, [pc, #188]	; (8004414 <HAL_RCC_ClockConfig+0x144>)
    tickstart = HAL_GetTick();
 8004356:	0007      	movs	r7, r0
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004358:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800435a:	e004      	b.n	8004366 <HAL_RCC_ClockConfig+0x96>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800435c:	f7ff fa86 	bl	800386c <HAL_GetTick>
 8004360:	1bc0      	subs	r0, r0, r7
 8004362:	4548      	cmp	r0, r9
 8004364:	d847      	bhi.n	80043f6 <HAL_RCC_ClockConfig+0x126>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004366:	4643      	mov	r3, r8
 8004368:	6872      	ldr	r2, [r6, #4]
 800436a:	401a      	ands	r2, r3
 800436c:	6863      	ldr	r3, [r4, #4]
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	429a      	cmp	r2, r3
 8004372:	d1f3      	bne.n	800435c <HAL_RCC_ClockConfig+0x8c>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004374:	2101      	movs	r1, #1
 8004376:	4a25      	ldr	r2, [pc, #148]	; (800440c <HAL_RCC_ClockConfig+0x13c>)
 8004378:	6813      	ldr	r3, [r2, #0]
 800437a:	400b      	ands	r3, r1
 800437c:	42ab      	cmp	r3, r5
 800437e:	d905      	bls.n	800438c <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004380:	6813      	ldr	r3, [r2, #0]
 8004382:	438b      	bics	r3, r1
 8004384:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004386:	6813      	ldr	r3, [r2, #0]
 8004388:	4219      	tst	r1, r3
 800438a:	d1b7      	bne.n	80042fc <HAL_RCC_ClockConfig+0x2c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800438c:	6823      	ldr	r3, [r4, #0]
 800438e:	075b      	lsls	r3, r3, #29
 8004390:	d506      	bpl.n	80043a0 <HAL_RCC_ClockConfig+0xd0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004392:	4a1f      	ldr	r2, [pc, #124]	; (8004410 <HAL_RCC_ClockConfig+0x140>)
 8004394:	4920      	ldr	r1, [pc, #128]	; (8004418 <HAL_RCC_ClockConfig+0x148>)
 8004396:	6853      	ldr	r3, [r2, #4]
 8004398:	400b      	ands	r3, r1
 800439a:	68e1      	ldr	r1, [r4, #12]
 800439c:	430b      	orrs	r3, r1
 800439e:	6053      	str	r3, [r2, #4]
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80043a0:	230c      	movs	r3, #12
  tmpreg = RCC->CFGR;
 80043a2:	491b      	ldr	r1, [pc, #108]	; (8004410 <HAL_RCC_ClockConfig+0x140>)
 80043a4:	684a      	ldr	r2, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80043a6:	4013      	ands	r3, r2
 80043a8:	2b08      	cmp	r3, #8
 80043aa:	d00e      	beq.n	80043ca <HAL_RCC_ClockConfig+0xfa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80043ac:	481b      	ldr	r0, [pc, #108]	; (800441c <HAL_RCC_ClockConfig+0x14c>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80043ae:	4b18      	ldr	r3, [pc, #96]	; (8004410 <HAL_RCC_ClockConfig+0x140>)
 80043b0:	4a1b      	ldr	r2, [pc, #108]	; (8004420 <HAL_RCC_ClockConfig+0x150>)
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	491b      	ldr	r1, [pc, #108]	; (8004424 <HAL_RCC_ClockConfig+0x154>)
 80043b6:	061b      	lsls	r3, r3, #24
 80043b8:	0f1b      	lsrs	r3, r3, #28
 80043ba:	5cd3      	ldrb	r3, [r2, r3]
 80043bc:	40d8      	lsrs	r0, r3
 80043be:	6008      	str	r0, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80043c0:	2003      	movs	r0, #3
 80043c2:	f7ff fa11 	bl	80037e8 <HAL_InitTick>
  return HAL_OK;
 80043c6:	2000      	movs	r0, #0
 80043c8:	e799      	b.n	80042fe <HAL_RCC_ClockConfig+0x2e>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80043ca:	250f      	movs	r5, #15
 80043cc:	4816      	ldr	r0, [pc, #88]	; (8004428 <HAL_RCC_ClockConfig+0x158>)
 80043ce:	0c93      	lsrs	r3, r2, #18
 80043d0:	402b      	ands	r3, r5
 80043d2:	5cc4      	ldrb	r4, [r0, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80043d4:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80043d6:	03d2      	lsls	r2, r2, #15
 80043d8:	d50f      	bpl.n	80043fa <HAL_RCC_ClockConfig+0x12a>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80043da:	4b14      	ldr	r3, [pc, #80]	; (800442c <HAL_RCC_ClockConfig+0x15c>)
 80043dc:	400d      	ands	r5, r1
 80043de:	5d59      	ldrb	r1, [r3, r5]
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80043e0:	480e      	ldr	r0, [pc, #56]	; (800441c <HAL_RCC_ClockConfig+0x14c>)
 80043e2:	f7fb fe91 	bl	8000108 <__udivsi3>
 80043e6:	4360      	muls	r0, r4
 80043e8:	e7e1      	b.n	80043ae <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043ea:	019b      	lsls	r3, r3, #6
 80043ec:	d4a8      	bmi.n	8004340 <HAL_RCC_ClockConfig+0x70>
 80043ee:	e785      	b.n	80042fc <HAL_RCC_ClockConfig+0x2c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043f0:	039b      	lsls	r3, r3, #14
 80043f2:	d4a5      	bmi.n	8004340 <HAL_RCC_ClockConfig+0x70>
 80043f4:	e782      	b.n	80042fc <HAL_RCC_ClockConfig+0x2c>
        return HAL_TIMEOUT;
 80043f6:	2003      	movs	r0, #3
 80043f8:	e781      	b.n	80042fe <HAL_RCC_ClockConfig+0x2e>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80043fa:	0163      	lsls	r3, r4, #5
 80043fc:	1b1b      	subs	r3, r3, r4
 80043fe:	0198      	lsls	r0, r3, #6
 8004400:	1ac0      	subs	r0, r0, r3
 8004402:	00c0      	lsls	r0, r0, #3
 8004404:	1900      	adds	r0, r0, r4
 8004406:	0200      	lsls	r0, r0, #8
 8004408:	e7d1      	b.n	80043ae <HAL_RCC_ClockConfig+0xde>
 800440a:	46c0      	nop			; (mov r8, r8)
 800440c:	40022000 	.word	0x40022000
 8004410:	40021000 	.word	0x40021000
 8004414:	00001388 	.word	0x00001388
 8004418:	fffff8ff 	.word	0xfffff8ff
 800441c:	007a1200 	.word	0x007a1200
 8004420:	08006cdc 	.word	0x08006cdc
 8004424:	2000046c 	.word	0x2000046c
 8004428:	08006cf4 	.word	0x08006cf4
 800442c:	08006d04 	.word	0x08006d04

08004430 <HAL_RCC_GetSysClockFreq>:
  switch (tmpreg & RCC_CFGR_SWS)
 8004430:	230c      	movs	r3, #12
  tmpreg = RCC->CFGR;
 8004432:	4910      	ldr	r1, [pc, #64]	; (8004474 <HAL_RCC_GetSysClockFreq+0x44>)
{
 8004434:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8004436:	684a      	ldr	r2, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8004438:	4013      	ands	r3, r2
 800443a:	2b08      	cmp	r3, #8
 800443c:	d001      	beq.n	8004442 <HAL_RCC_GetSysClockFreq+0x12>
      sysclockfreq = HSE_VALUE;
 800443e:	480e      	ldr	r0, [pc, #56]	; (8004478 <HAL_RCC_GetSysClockFreq+0x48>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8004440:	bd70      	pop	{r4, r5, r6, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004442:	250f      	movs	r5, #15
 8004444:	480d      	ldr	r0, [pc, #52]	; (800447c <HAL_RCC_GetSysClockFreq+0x4c>)
 8004446:	0c93      	lsrs	r3, r2, #18
 8004448:	402b      	ands	r3, r5
 800444a:	5cc4      	ldrb	r4, [r0, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800444c:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800444e:	03d2      	lsls	r2, r2, #15
 8004450:	d507      	bpl.n	8004462 <HAL_RCC_GetSysClockFreq+0x32>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8004452:	4b0b      	ldr	r3, [pc, #44]	; (8004480 <HAL_RCC_GetSysClockFreq+0x50>)
 8004454:	400d      	ands	r5, r1
 8004456:	5d59      	ldrb	r1, [r3, r5]
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004458:	4807      	ldr	r0, [pc, #28]	; (8004478 <HAL_RCC_GetSysClockFreq+0x48>)
 800445a:	f7fb fe55 	bl	8000108 <__udivsi3>
 800445e:	4360      	muls	r0, r4
 8004460:	e7ee      	b.n	8004440 <HAL_RCC_GetSysClockFreq+0x10>
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004462:	0162      	lsls	r2, r4, #5
 8004464:	1b12      	subs	r2, r2, r4
 8004466:	0193      	lsls	r3, r2, #6
 8004468:	1a9b      	subs	r3, r3, r2
 800446a:	00db      	lsls	r3, r3, #3
 800446c:	191b      	adds	r3, r3, r4
 800446e:	0218      	lsls	r0, r3, #8
 8004470:	e7e6      	b.n	8004440 <HAL_RCC_GetSysClockFreq+0x10>
 8004472:	46c0      	nop			; (mov r8, r8)
 8004474:	40021000 	.word	0x40021000
 8004478:	007a1200 	.word	0x007a1200
 800447c:	08006cf4 	.word	0x08006cf4
 8004480:	08006d04 	.word	0x08006d04

08004484 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8004484:	4b01      	ldr	r3, [pc, #4]	; (800448c <HAL_RCC_GetHCLKFreq+0x8>)
 8004486:	6818      	ldr	r0, [r3, #0]
}
 8004488:	4770      	bx	lr
 800448a:	46c0      	nop			; (mov r8, r8)
 800448c:	2000046c 	.word	0x2000046c

08004490 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004490:	4b04      	ldr	r3, [pc, #16]	; (80044a4 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8004492:	4a05      	ldr	r2, [pc, #20]	; (80044a8 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	4905      	ldr	r1, [pc, #20]	; (80044ac <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004498:	055b      	lsls	r3, r3, #21
 800449a:	0f5b      	lsrs	r3, r3, #29
 800449c:	5ccb      	ldrb	r3, [r1, r3]
 800449e:	6810      	ldr	r0, [r2, #0]
 80044a0:	40d8      	lsrs	r0, r3
}    
 80044a2:	4770      	bx	lr
 80044a4:	40021000 	.word	0x40021000
 80044a8:	2000046c 	.word	0x2000046c
 80044ac:	08006cec 	.word	0x08006cec

080044b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044b2:	46ce      	mov	lr, r9
 80044b4:	4647      	mov	r7, r8
 80044b6:	b580      	push	{r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80044b8:	6803      	ldr	r3, [r0, #0]
{
 80044ba:	0004      	movs	r4, r0
 80044bc:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80044be:	03da      	lsls	r2, r3, #15
 80044c0:	d530      	bpl.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x74>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044c2:	2280      	movs	r2, #128	; 0x80
 80044c4:	4b43      	ldr	r3, [pc, #268]	; (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 80044c6:	0552      	lsls	r2, r2, #21
 80044c8:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 80044ca:	2700      	movs	r7, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044cc:	4211      	tst	r1, r2
 80044ce:	d041      	beq.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044d0:	2680      	movs	r6, #128	; 0x80
 80044d2:	4d41      	ldr	r5, [pc, #260]	; (80045d8 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 80044d4:	0076      	lsls	r6, r6, #1
 80044d6:	682b      	ldr	r3, [r5, #0]
 80044d8:	4233      	tst	r3, r6
 80044da:	d049      	beq.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0xc0>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80044dc:	4d3d      	ldr	r5, [pc, #244]	; (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 80044de:	23c0      	movs	r3, #192	; 0xc0
 80044e0:	6a2a      	ldr	r2, [r5, #32]
 80044e2:	009b      	lsls	r3, r3, #2
 80044e4:	0010      	movs	r0, r2
 80044e6:	4018      	ands	r0, r3
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80044e8:	421a      	tst	r2, r3
 80044ea:	d063      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80044ec:	6861      	ldr	r1, [r4, #4]
 80044ee:	400b      	ands	r3, r1
 80044f0:	4283      	cmp	r3, r0
 80044f2:	d00e      	beq.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80044f4:	2080      	movs	r0, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80044f6:	6a2b      	ldr	r3, [r5, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80044f8:	6a2e      	ldr	r6, [r5, #32]
 80044fa:	0240      	lsls	r0, r0, #9
 80044fc:	4330      	orrs	r0, r6
 80044fe:	6228      	str	r0, [r5, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004500:	6a28      	ldr	r0, [r5, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004502:	4a36      	ldr	r2, [pc, #216]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x12c>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004504:	4e36      	ldr	r6, [pc, #216]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004506:	401a      	ands	r2, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004508:	4030      	ands	r0, r6
 800450a:	6228      	str	r0, [r5, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800450c:	622a      	str	r2, [r5, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800450e:	07db      	lsls	r3, r3, #31
 8004510:	d43f      	bmi.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0xe2>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004512:	4a30      	ldr	r2, [pc, #192]	; (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8004514:	4831      	ldr	r0, [pc, #196]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8004516:	6a13      	ldr	r3, [r2, #32]
 8004518:	4003      	ands	r3, r0
 800451a:	430b      	orrs	r3, r1
 800451c:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800451e:	2f01      	cmp	r7, #1
 8004520:	d051      	beq.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x116>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004522:	6823      	ldr	r3, [r4, #0]
 8004524:	07da      	lsls	r2, r3, #31
 8004526:	d506      	bpl.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004528:	2003      	movs	r0, #3
 800452a:	492a      	ldr	r1, [pc, #168]	; (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 800452c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 800452e:	4382      	bics	r2, r0
 8004530:	68a0      	ldr	r0, [r4, #8]
 8004532:	4302      	orrs	r2, r0
 8004534:	630a      	str	r2, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004536:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004538:	069b      	lsls	r3, r3, #26
 800453a:	d506      	bpl.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800453c:	2110      	movs	r1, #16
 800453e:	4a25      	ldr	r2, [pc, #148]	; (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8004540:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8004542:	438b      	bics	r3, r1
 8004544:	68e1      	ldr	r1, [r4, #12]
 8004546:	430b      	orrs	r3, r1
 8004548:	6313      	str	r3, [r2, #48]	; 0x30
}
 800454a:	b003      	add	sp, #12
 800454c:	bcc0      	pop	{r6, r7}
 800454e:	46b9      	mov	r9, r7
 8004550:	46b0      	mov	r8, r6
 8004552:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004554:	2680      	movs	r6, #128	; 0x80
    __HAL_RCC_PWR_CLK_ENABLE();
 8004556:	69d9      	ldr	r1, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004558:	4d1f      	ldr	r5, [pc, #124]	; (80045d8 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800455a:	4311      	orrs	r1, r2
 800455c:	61d9      	str	r1, [r3, #28]
 800455e:	69db      	ldr	r3, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004560:	0076      	lsls	r6, r6, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 8004562:	4013      	ands	r3, r2
 8004564:	9301      	str	r3, [sp, #4]
 8004566:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004568:	682b      	ldr	r3, [r5, #0]
      pwrclkchanged = SET;
 800456a:	3701      	adds	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800456c:	4233      	tst	r3, r6
 800456e:	d1b5      	bne.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x2c>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004570:	682b      	ldr	r3, [r5, #0]
 8004572:	4333      	orrs	r3, r6
 8004574:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8004576:	f7ff f979 	bl	800386c <HAL_GetTick>
 800457a:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800457c:	682b      	ldr	r3, [r5, #0]
 800457e:	4233      	tst	r3, r6
 8004580:	d1ac      	bne.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x2c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004582:	f7ff f973 	bl	800386c <HAL_GetTick>
 8004586:	4643      	mov	r3, r8
 8004588:	1ac0      	subs	r0, r0, r3
 800458a:	2864      	cmp	r0, #100	; 0x64
 800458c:	d9f6      	bls.n	800457c <HAL_RCCEx_PeriphCLKConfig+0xcc>
          return HAL_TIMEOUT;
 800458e:	2003      	movs	r0, #3
 8004590:	e7db      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        tickstart = HAL_GetTick();
 8004592:	f7ff f96b 	bl	800386c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004596:	2302      	movs	r3, #2
 8004598:	4698      	mov	r8, r3
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800459a:	4b12      	ldr	r3, [pc, #72]	; (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
        tickstart = HAL_GetTick();
 800459c:	0006      	movs	r6, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800459e:	4699      	mov	r9, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045a0:	e004      	b.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0xfc>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045a2:	f7ff f963 	bl	800386c <HAL_GetTick>
 80045a6:	1b80      	subs	r0, r0, r6
 80045a8:	4548      	cmp	r0, r9
 80045aa:	d8f0      	bhi.n	800458e <HAL_RCCEx_PeriphCLKConfig+0xde>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045ac:	4642      	mov	r2, r8
 80045ae:	6a2b      	ldr	r3, [r5, #32]
 80045b0:	421a      	tst	r2, r3
 80045b2:	d0f6      	beq.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80045b4:	4a07      	ldr	r2, [pc, #28]	; (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 80045b6:	4809      	ldr	r0, [pc, #36]	; (80045dc <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 80045b8:	6a13      	ldr	r3, [r2, #32]
 80045ba:	6861      	ldr	r1, [r4, #4]
 80045bc:	4003      	ands	r3, r0
 80045be:	430b      	orrs	r3, r1
 80045c0:	6213      	str	r3, [r2, #32]
    if(pwrclkchanged == SET)
 80045c2:	2f01      	cmp	r7, #1
 80045c4:	d1ad      	bne.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x72>
      __HAL_RCC_PWR_CLK_DISABLE();
 80045c6:	69d3      	ldr	r3, [r2, #28]
 80045c8:	4907      	ldr	r1, [pc, #28]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 80045ca:	400b      	ands	r3, r1
 80045cc:	61d3      	str	r3, [r2, #28]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80045ce:	6823      	ldr	r3, [r4, #0]
 80045d0:	e7a8      	b.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80045d2:	46c0      	nop			; (mov r8, r8)
 80045d4:	40021000 	.word	0x40021000
 80045d8:	40007000 	.word	0x40007000
 80045dc:	fffffcff 	.word	0xfffffcff
 80045e0:	fffeffff 	.word	0xfffeffff
 80045e4:	00001388 	.word	0x00001388
 80045e8:	efffffff 	.word	0xefffffff

080045ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80045ec:	b510      	push	{r4, lr}
 80045ee:	1e04      	subs	r4, r0, #0
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045f0:	d066      	beq.n	80046c0 <HAL_TIM_PWM_Init+0xd4>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045f2:	233d      	movs	r3, #61	; 0x3d
 80045f4:	5cc3      	ldrb	r3, [r0, r3]
 80045f6:	b2da      	uxtb	r2, r3
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d041      	beq.n	8004680 <HAL_TIM_PWM_Init+0x94>
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045fc:	233d      	movs	r3, #61	; 0x3d
 80045fe:	2202      	movs	r2, #2
 8004600:	54e2      	strb	r2, [r4, r3]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004602:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004604:	492f      	ldr	r1, [pc, #188]	; (80046c4 <HAL_TIM_PWM_Init+0xd8>)
  tmpcr1 = TIMx->CR1;
 8004606:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004608:	428a      	cmp	r2, r1
 800460a:	d045      	beq.n	8004698 <HAL_TIM_PWM_Init+0xac>
 800460c:	2180      	movs	r1, #128	; 0x80
 800460e:	05c9      	lsls	r1, r1, #23
 8004610:	428a      	cmp	r2, r1
 8004612:	d02c      	beq.n	800466e <HAL_TIM_PWM_Init+0x82>
 8004614:	492c      	ldr	r1, [pc, #176]	; (80046c8 <HAL_TIM_PWM_Init+0xdc>)
 8004616:	428a      	cmp	r2, r1
 8004618:	d029      	beq.n	800466e <HAL_TIM_PWM_Init+0x82>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800461a:	492c      	ldr	r1, [pc, #176]	; (80046cc <HAL_TIM_PWM_Init+0xe0>)
 800461c:	428a      	cmp	r2, r1
 800461e:	d02a      	beq.n	8004676 <HAL_TIM_PWM_Init+0x8a>
 8004620:	492b      	ldr	r1, [pc, #172]	; (80046d0 <HAL_TIM_PWM_Init+0xe4>)
 8004622:	428a      	cmp	r2, r1
 8004624:	d03c      	beq.n	80046a0 <HAL_TIM_PWM_Init+0xb4>
 8004626:	492b      	ldr	r1, [pc, #172]	; (80046d4 <HAL_TIM_PWM_Init+0xe8>)
 8004628:	428a      	cmp	r2, r1
 800462a:	d039      	beq.n	80046a0 <HAL_TIM_PWM_Init+0xb4>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800462c:	2180      	movs	r1, #128	; 0x80
 800462e:	438b      	bics	r3, r1
 8004630:	69a1      	ldr	r1, [r4, #24]
 8004632:	430b      	orrs	r3, r1

  TIMx->CR1 = tmpcr1;
 8004634:	6013      	str	r3, [r2, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004636:	68e3      	ldr	r3, [r4, #12]
 8004638:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800463a:	6863      	ldr	r3, [r4, #4]
 800463c:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800463e:	2301      	movs	r3, #1
 8004640:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004642:	2246      	movs	r2, #70	; 0x46
  return HAL_OK;
 8004644:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004646:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004648:	3a08      	subs	r2, #8
 800464a:	54a3      	strb	r3, [r4, r2]
 800464c:	3201      	adds	r2, #1
 800464e:	54a3      	strb	r3, [r4, r2]
 8004650:	3201      	adds	r2, #1
 8004652:	54a3      	strb	r3, [r4, r2]
 8004654:	3201      	adds	r2, #1
 8004656:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004658:	3201      	adds	r2, #1
 800465a:	54a3      	strb	r3, [r4, r2]
 800465c:	3201      	adds	r2, #1
 800465e:	54a3      	strb	r3, [r4, r2]
 8004660:	3201      	adds	r2, #1
 8004662:	54a3      	strb	r3, [r4, r2]
 8004664:	3201      	adds	r2, #1
 8004666:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8004668:	3a08      	subs	r2, #8
 800466a:	54a3      	strb	r3, [r4, r2]
}
 800466c:	bd10      	pop	{r4, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800466e:	2170      	movs	r1, #112	; 0x70
 8004670:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 8004672:	68a1      	ldr	r1, [r4, #8]
 8004674:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8004676:	4918      	ldr	r1, [pc, #96]	; (80046d8 <HAL_TIM_PWM_Init+0xec>)
 8004678:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800467a:	6921      	ldr	r1, [r4, #16]
 800467c:	430b      	orrs	r3, r1
 800467e:	e7d5      	b.n	800462c <HAL_TIM_PWM_Init+0x40>
    htim->Lock = HAL_UNLOCKED;
 8004680:	333c      	adds	r3, #60	; 0x3c
 8004682:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 8004684:	f7fe fe7e 	bl	8003384 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004688:	233d      	movs	r3, #61	; 0x3d
 800468a:	2202      	movs	r2, #2
 800468c:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800468e:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004690:	490c      	ldr	r1, [pc, #48]	; (80046c4 <HAL_TIM_PWM_Init+0xd8>)
  tmpcr1 = TIMx->CR1;
 8004692:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004694:	428a      	cmp	r2, r1
 8004696:	d1b9      	bne.n	800460c <HAL_TIM_PWM_Init+0x20>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004698:	2170      	movs	r1, #112	; 0x70
 800469a:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 800469c:	68a1      	ldr	r1, [r4, #8]
 800469e:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 80046a0:	490d      	ldr	r1, [pc, #52]	; (80046d8 <HAL_TIM_PWM_Init+0xec>)
 80046a2:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046a4:	6921      	ldr	r1, [r4, #16]
 80046a6:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046a8:	2180      	movs	r1, #128	; 0x80
 80046aa:	438b      	bics	r3, r1
 80046ac:	69a1      	ldr	r1, [r4, #24]
 80046ae:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80046b0:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046b2:	68e3      	ldr	r3, [r4, #12]
 80046b4:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80046b6:	6863      	ldr	r3, [r4, #4]
 80046b8:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80046ba:	6963      	ldr	r3, [r4, #20]
 80046bc:	6313      	str	r3, [r2, #48]	; 0x30
 80046be:	e7be      	b.n	800463e <HAL_TIM_PWM_Init+0x52>
    return HAL_ERROR;
 80046c0:	2001      	movs	r0, #1
 80046c2:	e7d3      	b.n	800466c <HAL_TIM_PWM_Init+0x80>
 80046c4:	40012c00 	.word	0x40012c00
 80046c8:	40000400 	.word	0x40000400
 80046cc:	40002000 	.word	0x40002000
 80046d0:	40014400 	.word	0x40014400
 80046d4:	40014800 	.word	0x40014800
 80046d8:	fffffcff 	.word	0xfffffcff

080046dc <HAL_TIM_PWM_ConfigChannel>:
{
 80046dc:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 80046de:	203c      	movs	r0, #60	; 0x3c
{
 80046e0:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80046e2:	5c1c      	ldrb	r4, [r3, r0]
 80046e4:	2c01      	cmp	r4, #1
 80046e6:	d100      	bne.n	80046ea <HAL_TIM_PWM_ConfigChannel+0xe>
 80046e8:	e0de      	b.n	80048a8 <HAL_TIM_PWM_ConfigChannel+0x1cc>
 80046ea:	2401      	movs	r4, #1
 80046ec:	541c      	strb	r4, [r3, r0]
  switch (Channel)
 80046ee:	2a08      	cmp	r2, #8
 80046f0:	d100      	bne.n	80046f4 <HAL_TIM_PWM_ConfigChannel+0x18>
 80046f2:	e0ac      	b.n	800484e <HAL_TIM_PWM_ConfigChannel+0x172>
 80046f4:	d834      	bhi.n	8004760 <HAL_TIM_PWM_ConfigChannel+0x84>
 80046f6:	2a00      	cmp	r2, #0
 80046f8:	d100      	bne.n	80046fc <HAL_TIM_PWM_ConfigChannel+0x20>
 80046fa:	e07d      	b.n	80047f8 <HAL_TIM_PWM_ConfigChannel+0x11c>
 80046fc:	2a04      	cmp	r2, #4
 80046fe:	d161      	bne.n	80047c4 <HAL_TIM_PWM_ConfigChannel+0xe8>
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004700:	2410      	movs	r4, #16
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004702:	681a      	ldr	r2, [r3, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004704:	4d77      	ldr	r5, [pc, #476]	; (80048e4 <HAL_TIM_PWM_ConfigChannel+0x208>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004706:	6a10      	ldr	r0, [r2, #32]
 8004708:	43a0      	bics	r0, r4
 800470a:	6210      	str	r0, [r2, #32]
  tmpccer = TIMx->CCER;
 800470c:	6a10      	ldr	r0, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 800470e:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8004710:	6994      	ldr	r4, [r2, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004712:	402c      	ands	r4, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004714:	680d      	ldr	r5, [r1, #0]
 8004716:	022d      	lsls	r5, r5, #8
 8004718:	4325      	orrs	r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800471a:	2420      	movs	r4, #32
 800471c:	43a0      	bics	r0, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800471e:	688c      	ldr	r4, [r1, #8]
 8004720:	0124      	lsls	r4, r4, #4
 8004722:	4304      	orrs	r4, r0

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004724:	4870      	ldr	r0, [pc, #448]	; (80048e8 <HAL_TIM_PWM_ConfigChannel+0x20c>)
 8004726:	4282      	cmp	r2, r0
 8004728:	d057      	beq.n	80047da <HAL_TIM_PWM_ConfigChannel+0xfe>
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800472a:	4870      	ldr	r0, [pc, #448]	; (80048ec <HAL_TIM_PWM_ConfigChannel+0x210>)
 800472c:	4282      	cmp	r2, r0
 800472e:	d05b      	beq.n	80047e8 <HAL_TIM_PWM_ConfigChannel+0x10c>
 8004730:	486f      	ldr	r0, [pc, #444]	; (80048f0 <HAL_TIM_PWM_ConfigChannel+0x214>)
 8004732:	4282      	cmp	r2, r0
 8004734:	d058      	beq.n	80047e8 <HAL_TIM_PWM_ConfigChannel+0x10c>

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004736:	6848      	ldr	r0, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004738:	6056      	str	r6, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 800473a:	6195      	str	r5, [r2, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800473c:	6390      	str	r0, [r2, #56]	; 0x38
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800473e:	2080      	movs	r0, #128	; 0x80

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004740:	6214      	str	r4, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004742:	6994      	ldr	r4, [r2, #24]
 8004744:	0100      	lsls	r0, r0, #4
 8004746:	4320      	orrs	r0, r4
 8004748:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800474a:	6990      	ldr	r0, [r2, #24]
 800474c:	4c69      	ldr	r4, [pc, #420]	; (80048f4 <HAL_TIM_PWM_ConfigChannel+0x218>)
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800474e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004750:	4020      	ands	r0, r4
 8004752:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004754:	6990      	ldr	r0, [r2, #24]
 8004756:	0209      	lsls	r1, r1, #8
 8004758:	4301      	orrs	r1, r0
 800475a:	6191      	str	r1, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800475c:	2000      	movs	r0, #0
      break;
 800475e:	e032      	b.n	80047c6 <HAL_TIM_PWM_ConfigChannel+0xea>
  switch (Channel)
 8004760:	2a0c      	cmp	r2, #12
 8004762:	d12f      	bne.n	80047c4 <HAL_TIM_PWM_ConfigChannel+0xe8>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004764:	681a      	ldr	r2, [r3, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004766:	4c64      	ldr	r4, [pc, #400]	; (80048f8 <HAL_TIM_PWM_ConfigChannel+0x21c>)
 8004768:	6a10      	ldr	r0, [r2, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800476a:	4d5e      	ldr	r5, [pc, #376]	; (80048e4 <HAL_TIM_PWM_ConfigChannel+0x208>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800476c:	4020      	ands	r0, r4
 800476e:	6210      	str	r0, [r2, #32]
  tmpccer = TIMx->CCER;
 8004770:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8004772:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 8004774:	69d0      	ldr	r0, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004776:	4028      	ands	r0, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004778:	680d      	ldr	r5, [r1, #0]
 800477a:	022d      	lsls	r5, r5, #8
 800477c:	4305      	orrs	r5, r0

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800477e:	485f      	ldr	r0, [pc, #380]	; (80048fc <HAL_TIM_PWM_ConfigChannel+0x220>)
 8004780:	4004      	ands	r4, r0
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004782:	6888      	ldr	r0, [r1, #8]
 8004784:	0300      	lsls	r0, r0, #12
 8004786:	4320      	orrs	r0, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004788:	4c57      	ldr	r4, [pc, #348]	; (80048e8 <HAL_TIM_PWM_ConfigChannel+0x20c>)
 800478a:	42a2      	cmp	r2, r4
 800478c:	d01f      	beq.n	80047ce <HAL_TIM_PWM_ConfigChannel+0xf2>
 800478e:	4c57      	ldr	r4, [pc, #348]	; (80048ec <HAL_TIM_PWM_ConfigChannel+0x210>)
 8004790:	42a2      	cmp	r2, r4
 8004792:	d01c      	beq.n	80047ce <HAL_TIM_PWM_ConfigChannel+0xf2>
 8004794:	4c56      	ldr	r4, [pc, #344]	; (80048f0 <HAL_TIM_PWM_ConfigChannel+0x214>)
 8004796:	42a2      	cmp	r2, r4
 8004798:	d019      	beq.n	80047ce <HAL_TIM_PWM_ConfigChannel+0xf2>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800479a:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800479c:	6056      	str	r6, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 800479e:	61d5      	str	r5, [r2, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80047a0:	6414      	str	r4, [r2, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047a2:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80047a4:	2080      	movs	r0, #128	; 0x80
 80047a6:	69d4      	ldr	r4, [r2, #28]
 80047a8:	0100      	lsls	r0, r0, #4
 80047aa:	4320      	orrs	r0, r4
 80047ac:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80047ae:	69d0      	ldr	r0, [r2, #28]
 80047b0:	4c50      	ldr	r4, [pc, #320]	; (80048f4 <HAL_TIM_PWM_ConfigChannel+0x218>)
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80047b2:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80047b4:	4020      	ands	r0, r4
 80047b6:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80047b8:	69d0      	ldr	r0, [r2, #28]
 80047ba:	0209      	lsls	r1, r1, #8
 80047bc:	4301      	orrs	r1, r0
 80047be:	61d1      	str	r1, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80047c0:	2000      	movs	r0, #0
      break;
 80047c2:	e000      	b.n	80047c6 <HAL_TIM_PWM_ConfigChannel+0xea>
  switch (Channel)
 80047c4:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80047c6:	223c      	movs	r2, #60	; 0x3c
 80047c8:	2100      	movs	r1, #0
 80047ca:	5499      	strb	r1, [r3, r2]
}
 80047cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpcr2 &= ~TIM_CR2_OIS4;
 80047ce:	4c4c      	ldr	r4, [pc, #304]	; (8004900 <HAL_TIM_PWM_ConfigChannel+0x224>)
 80047d0:	4034      	ands	r4, r6
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80047d2:	694e      	ldr	r6, [r1, #20]
 80047d4:	01b6      	lsls	r6, r6, #6
 80047d6:	4326      	orrs	r6, r4
 80047d8:	e7df      	b.n	800479a <HAL_TIM_PWM_ConfigChannel+0xbe>
    tmpccer &= ~TIM_CCER_CC2NP;
 80047da:	2080      	movs	r0, #128	; 0x80
 80047dc:	4384      	bics	r4, r0
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80047de:	68c8      	ldr	r0, [r1, #12]
 80047e0:	0100      	lsls	r0, r0, #4
 80047e2:	4304      	orrs	r4, r0
    tmpccer &= ~TIM_CCER_CC2NE;
 80047e4:	2040      	movs	r0, #64	; 0x40
 80047e6:	4384      	bics	r4, r0
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80047e8:	4846      	ldr	r0, [pc, #280]	; (8004904 <HAL_TIM_PWM_ConfigChannel+0x228>)
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80047ea:	694f      	ldr	r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80047ec:	4030      	ands	r0, r6
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80047ee:	698e      	ldr	r6, [r1, #24]
 80047f0:	433e      	orrs	r6, r7
 80047f2:	00b6      	lsls	r6, r6, #2
 80047f4:	4306      	orrs	r6, r0
 80047f6:	e79e      	b.n	8004736 <HAL_TIM_PWM_ConfigChannel+0x5a>
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047f8:	2673      	movs	r6, #115	; 0x73
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80047fa:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047fc:	6a10      	ldr	r0, [r2, #32]
 80047fe:	43a0      	bics	r0, r4
 8004800:	6210      	str	r0, [r2, #32]
  tmpccer = TIMx->CCER;
 8004802:	6a10      	ldr	r0, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8004804:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8004806:	6994      	ldr	r4, [r2, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004808:	43b4      	bics	r4, r6
  tmpccmrx |= OC_Config->OCMode;
 800480a:	680e      	ldr	r6, [r1, #0]
 800480c:	4334      	orrs	r4, r6
  tmpccer &= ~TIM_CCER_CC1P;
 800480e:	2602      	movs	r6, #2
 8004810:	43b0      	bics	r0, r6
  tmpccer |= OC_Config->OCPolarity;
 8004812:	688e      	ldr	r6, [r1, #8]
 8004814:	4330      	orrs	r0, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004816:	4e34      	ldr	r6, [pc, #208]	; (80048e8 <HAL_TIM_PWM_ConfigChannel+0x20c>)
 8004818:	42b2      	cmp	r2, r6
 800481a:	d047      	beq.n	80048ac <HAL_TIM_PWM_ConfigChannel+0x1d0>
 800481c:	4e33      	ldr	r6, [pc, #204]	; (80048ec <HAL_TIM_PWM_ConfigChannel+0x210>)
 800481e:	42b2      	cmp	r2, r6
 8004820:	d044      	beq.n	80048ac <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8004822:	4e33      	ldr	r6, [pc, #204]	; (80048f0 <HAL_TIM_PWM_ConfigChannel+0x214>)
 8004824:	42b2      	cmp	r2, r6
 8004826:	d041      	beq.n	80048ac <HAL_TIM_PWM_ConfigChannel+0x1d0>
  TIMx->CR2 = tmpcr2;
 8004828:	6055      	str	r5, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 800482a:	6194      	str	r4, [r2, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800482c:	684c      	ldr	r4, [r1, #4]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800482e:	6909      	ldr	r1, [r1, #16]
  TIMx->CCR1 = OC_Config->Pulse;
 8004830:	6354      	str	r4, [r2, #52]	; 0x34
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004832:	2408      	movs	r4, #8
  TIMx->CCER = tmpccer;
 8004834:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004836:	6990      	ldr	r0, [r2, #24]
 8004838:	4320      	orrs	r0, r4
 800483a:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800483c:	6990      	ldr	r0, [r2, #24]
 800483e:	3c04      	subs	r4, #4
 8004840:	43a0      	bics	r0, r4
 8004842:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004844:	6990      	ldr	r0, [r2, #24]
 8004846:	4301      	orrs	r1, r0
 8004848:	6191      	str	r1, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800484a:	2000      	movs	r0, #0
      break;
 800484c:	e7bb      	b.n	80047c6 <HAL_TIM_PWM_ConfigChannel+0xea>
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800484e:	2673      	movs	r6, #115	; 0x73
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004850:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004852:	4c2d      	ldr	r4, [pc, #180]	; (8004908 <HAL_TIM_PWM_ConfigChannel+0x22c>)
 8004854:	6a10      	ldr	r0, [r2, #32]
 8004856:	4020      	ands	r0, r4
 8004858:	6210      	str	r0, [r2, #32]
  tmpccer = TIMx->CCER;
 800485a:	6a10      	ldr	r0, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 800485c:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 800485e:	69d4      	ldr	r4, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004860:	43b4      	bics	r4, r6
  tmpccmrx |= OC_Config->OCMode;
 8004862:	680e      	ldr	r6, [r1, #0]
 8004864:	4326      	orrs	r6, r4
  tmpccer &= ~TIM_CCER_CC3P;
 8004866:	4c29      	ldr	r4, [pc, #164]	; (800490c <HAL_TIM_PWM_ConfigChannel+0x230>)
 8004868:	4020      	ands	r0, r4
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800486a:	688c      	ldr	r4, [r1, #8]
 800486c:	0224      	lsls	r4, r4, #8
 800486e:	4320      	orrs	r0, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004870:	4c1d      	ldr	r4, [pc, #116]	; (80048e8 <HAL_TIM_PWM_ConfigChannel+0x20c>)
 8004872:	42a2      	cmp	r2, r4
 8004874:	d027      	beq.n	80048c6 <HAL_TIM_PWM_ConfigChannel+0x1ea>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004876:	4c1d      	ldr	r4, [pc, #116]	; (80048ec <HAL_TIM_PWM_ConfigChannel+0x210>)
 8004878:	42a2      	cmp	r2, r4
 800487a:	d02b      	beq.n	80048d4 <HAL_TIM_PWM_ConfigChannel+0x1f8>
 800487c:	4c1c      	ldr	r4, [pc, #112]	; (80048f0 <HAL_TIM_PWM_ConfigChannel+0x214>)
 800487e:	42a2      	cmp	r2, r4
 8004880:	d028      	beq.n	80048d4 <HAL_TIM_PWM_ConfigChannel+0x1f8>
  TIMx->CCR3 = OC_Config->Pulse;
 8004882:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004884:	6055      	str	r5, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004886:	61d6      	str	r6, [r2, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8004888:	63d4      	str	r4, [r2, #60]	; 0x3c
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800488a:	2408      	movs	r4, #8
  TIMx->CCER = tmpccer;
 800488c:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800488e:	69d0      	ldr	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004890:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004892:	4320      	orrs	r0, r4
 8004894:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004896:	69d0      	ldr	r0, [r2, #28]
 8004898:	3c04      	subs	r4, #4
 800489a:	43a0      	bics	r0, r4
 800489c:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800489e:	69d0      	ldr	r0, [r2, #28]
 80048a0:	4301      	orrs	r1, r0
 80048a2:	61d1      	str	r1, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80048a4:	2000      	movs	r0, #0
      break;
 80048a6:	e78e      	b.n	80047c6 <HAL_TIM_PWM_ConfigChannel+0xea>
  __HAL_LOCK(htim);
 80048a8:	2002      	movs	r0, #2
 80048aa:	e78f      	b.n	80047cc <HAL_TIM_PWM_ConfigChannel+0xf0>
    tmpccer &= ~TIM_CCER_CC1NP;
 80048ac:	2608      	movs	r6, #8
 80048ae:	43b0      	bics	r0, r6
    tmpccer |= OC_Config->OCNPolarity;
 80048b0:	68ce      	ldr	r6, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 80048b2:	698f      	ldr	r7, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 80048b4:	4330      	orrs	r0, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 80048b6:	2604      	movs	r6, #4
 80048b8:	43b0      	bics	r0, r6
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80048ba:	4e15      	ldr	r6, [pc, #84]	; (8004910 <HAL_TIM_PWM_ConfigChannel+0x234>)
 80048bc:	402e      	ands	r6, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 80048be:	694d      	ldr	r5, [r1, #20]
 80048c0:	433d      	orrs	r5, r7
 80048c2:	4335      	orrs	r5, r6
 80048c4:	e7b0      	b.n	8004828 <HAL_TIM_PWM_ConfigChannel+0x14c>
    tmpccer &= ~TIM_CCER_CC3NP;
 80048c6:	4c13      	ldr	r4, [pc, #76]	; (8004914 <HAL_TIM_PWM_ConfigChannel+0x238>)
 80048c8:	4020      	ands	r0, r4
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80048ca:	68cc      	ldr	r4, [r1, #12]
 80048cc:	0224      	lsls	r4, r4, #8
 80048ce:	4304      	orrs	r4, r0
    tmpccer &= ~TIM_CCER_CC3NE;
 80048d0:	4808      	ldr	r0, [pc, #32]	; (80048f4 <HAL_TIM_PWM_ConfigChannel+0x218>)
 80048d2:	4020      	ands	r0, r4
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80048d4:	4c10      	ldr	r4, [pc, #64]	; (8004918 <HAL_TIM_PWM_ConfigChannel+0x23c>)
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80048d6:	694f      	ldr	r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80048d8:	402c      	ands	r4, r5
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80048da:	698d      	ldr	r5, [r1, #24]
 80048dc:	433d      	orrs	r5, r7
 80048de:	012d      	lsls	r5, r5, #4
 80048e0:	4325      	orrs	r5, r4
 80048e2:	e7ce      	b.n	8004882 <HAL_TIM_PWM_ConfigChannel+0x1a6>
 80048e4:	ffff8cff 	.word	0xffff8cff
 80048e8:	40012c00 	.word	0x40012c00
 80048ec:	40014400 	.word	0x40014400
 80048f0:	40014800 	.word	0x40014800
 80048f4:	fffffbff 	.word	0xfffffbff
 80048f8:	ffffefff 	.word	0xffffefff
 80048fc:	ffffdfff 	.word	0xffffdfff
 8004900:	ffffbfff 	.word	0xffffbfff
 8004904:	fffff3ff 	.word	0xfffff3ff
 8004908:	fffffeff 	.word	0xfffffeff
 800490c:	fffffdff 	.word	0xfffffdff
 8004910:	fffffcff 	.word	0xfffffcff
 8004914:	fffff7ff 	.word	0xfffff7ff
 8004918:	ffffcfff 	.word	0xffffcfff

0800491c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800491c:	233c      	movs	r3, #60	; 0x3c
{
 800491e:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8004920:	5cc3      	ldrb	r3, [r0, r3]
 8004922:	2b01      	cmp	r3, #1
 8004924:	d021      	beq.n	800496a <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004926:	233d      	movs	r3, #61	; 0x3d
 8004928:	2202      	movs	r2, #2

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800492a:	2570      	movs	r5, #112	; 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 800492c:	54c2      	strb	r2, [r0, r3]
  tmpcr2 = htim->Instance->CR2;
 800492e:	6803      	ldr	r3, [r0, #0]
 8004930:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8004932:	689c      	ldr	r4, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8004934:	43aa      	bics	r2, r5
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004936:	680d      	ldr	r5, [r1, #0]
 8004938:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800493a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800493c:	4a0c      	ldr	r2, [pc, #48]	; (8004970 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d006      	beq.n	8004950 <HAL_TIMEx_MasterConfigSynchronization+0x34>
 8004942:	2280      	movs	r2, #128	; 0x80
 8004944:	05d2      	lsls	r2, r2, #23
 8004946:	4293      	cmp	r3, r2
 8004948:	d002      	beq.n	8004950 <HAL_TIMEx_MasterConfigSynchronization+0x34>
 800494a:	4a0a      	ldr	r2, [pc, #40]	; (8004974 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d104      	bne.n	800495a <HAL_TIMEx_MasterConfigSynchronization+0x3e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004950:	2280      	movs	r2, #128	; 0x80
 8004952:	4394      	bics	r4, r2
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004954:	684a      	ldr	r2, [r1, #4]
 8004956:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004958:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800495a:	233d      	movs	r3, #61	; 0x3d
 800495c:	2201      	movs	r2, #1
 800495e:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 8004960:	2200      	movs	r2, #0
 8004962:	3b01      	subs	r3, #1
 8004964:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8004966:	2000      	movs	r0, #0
}
 8004968:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 800496a:	2002      	movs	r0, #2
 800496c:	e7fc      	b.n	8004968 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800496e:	46c0      	nop			; (mov r8, r8)
 8004970:	40012c00 	.word	0x40012c00
 8004974:	40000400 	.word	0x40000400

08004978 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004978:	223c      	movs	r2, #60	; 0x3c
{
 800497a:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 800497c:	5c83      	ldrb	r3, [r0, r2]
 800497e:	2b01      	cmp	r3, #1
 8004980:	d01e      	beq.n	80049c0 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004982:	68cb      	ldr	r3, [r1, #12]
 8004984:	4c0f      	ldr	r4, [pc, #60]	; (80049c4 <HAL_TIMEx_ConfigBreakDeadTime+0x4c>)
 8004986:	4023      	ands	r3, r4
 8004988:	688c      	ldr	r4, [r1, #8]
 800498a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800498c:	4c0e      	ldr	r4, [pc, #56]	; (80049c8 <HAL_TIMEx_ConfigBreakDeadTime+0x50>)
 800498e:	4023      	ands	r3, r4
 8004990:	684c      	ldr	r4, [r1, #4]
 8004992:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004994:	4c0d      	ldr	r4, [pc, #52]	; (80049cc <HAL_TIMEx_ConfigBreakDeadTime+0x54>)
 8004996:	4023      	ands	r3, r4
 8004998:	680c      	ldr	r4, [r1, #0]
 800499a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800499c:	4c0c      	ldr	r4, [pc, #48]	; (80049d0 <HAL_TIMEx_ConfigBreakDeadTime+0x58>)
 800499e:	4023      	ands	r3, r4
 80049a0:	690c      	ldr	r4, [r1, #16]
 80049a2:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80049a4:	4c0b      	ldr	r4, [pc, #44]	; (80049d4 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>)
 80049a6:	4023      	ands	r3, r4
 80049a8:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80049aa:	69c9      	ldr	r1, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80049ac:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80049ae:	4c0a      	ldr	r4, [pc, #40]	; (80049d8 <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 80049b0:	4023      	ands	r3, r4
 80049b2:	430b      	orrs	r3, r1


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80049b4:	6801      	ldr	r1, [r0, #0]
 80049b6:	644b      	str	r3, [r1, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80049b8:	2300      	movs	r3, #0
 80049ba:	5483      	strb	r3, [r0, r2]

  return HAL_OK;
 80049bc:	2000      	movs	r0, #0
}
 80049be:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 80049c0:	2002      	movs	r0, #2
 80049c2:	e7fc      	b.n	80049be <HAL_TIMEx_ConfigBreakDeadTime+0x46>
 80049c4:	fffffcff 	.word	0xfffffcff
 80049c8:	fffffbff 	.word	0xfffffbff
 80049cc:	fffff7ff 	.word	0xfffff7ff
 80049d0:	ffffefff 	.word	0xffffefff
 80049d4:	ffffdfff 	.word	0xffffdfff
 80049d8:	ffffbfff 	.word	0xffffbfff

080049dc <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80049dc:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80049de:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80049e0:	07da      	lsls	r2, r3, #31
 80049e2:	d506      	bpl.n	80049f2 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80049e4:	6801      	ldr	r1, [r0, #0]
 80049e6:	4c28      	ldr	r4, [pc, #160]	; (8004a88 <UART_AdvFeatureConfig+0xac>)
 80049e8:	684a      	ldr	r2, [r1, #4]
 80049ea:	4022      	ands	r2, r4
 80049ec:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80049ee:	4322      	orrs	r2, r4
 80049f0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80049f2:	079a      	lsls	r2, r3, #30
 80049f4:	d506      	bpl.n	8004a04 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80049f6:	6801      	ldr	r1, [r0, #0]
 80049f8:	4c24      	ldr	r4, [pc, #144]	; (8004a8c <UART_AdvFeatureConfig+0xb0>)
 80049fa:	684a      	ldr	r2, [r1, #4]
 80049fc:	4022      	ands	r2, r4
 80049fe:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8004a00:	4322      	orrs	r2, r4
 8004a02:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004a04:	075a      	lsls	r2, r3, #29
 8004a06:	d506      	bpl.n	8004a16 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004a08:	6801      	ldr	r1, [r0, #0]
 8004a0a:	4c21      	ldr	r4, [pc, #132]	; (8004a90 <UART_AdvFeatureConfig+0xb4>)
 8004a0c:	684a      	ldr	r2, [r1, #4]
 8004a0e:	4022      	ands	r2, r4
 8004a10:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8004a12:	4322      	orrs	r2, r4
 8004a14:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a16:	071a      	lsls	r2, r3, #28
 8004a18:	d506      	bpl.n	8004a28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004a1a:	6801      	ldr	r1, [r0, #0]
 8004a1c:	4c1d      	ldr	r4, [pc, #116]	; (8004a94 <UART_AdvFeatureConfig+0xb8>)
 8004a1e:	684a      	ldr	r2, [r1, #4]
 8004a20:	4022      	ands	r2, r4
 8004a22:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8004a24:	4322      	orrs	r2, r4
 8004a26:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004a28:	06da      	lsls	r2, r3, #27
 8004a2a:	d506      	bpl.n	8004a3a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004a2c:	6801      	ldr	r1, [r0, #0]
 8004a2e:	4c1a      	ldr	r4, [pc, #104]	; (8004a98 <UART_AdvFeatureConfig+0xbc>)
 8004a30:	688a      	ldr	r2, [r1, #8]
 8004a32:	4022      	ands	r2, r4
 8004a34:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8004a36:	4322      	orrs	r2, r4
 8004a38:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004a3a:	069a      	lsls	r2, r3, #26
 8004a3c:	d506      	bpl.n	8004a4c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004a3e:	6801      	ldr	r1, [r0, #0]
 8004a40:	4c16      	ldr	r4, [pc, #88]	; (8004a9c <UART_AdvFeatureConfig+0xc0>)
 8004a42:	688a      	ldr	r2, [r1, #8]
 8004a44:	4022      	ands	r2, r4
 8004a46:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8004a48:	4322      	orrs	r2, r4
 8004a4a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004a4c:	065a      	lsls	r2, r3, #25
 8004a4e:	d50a      	bpl.n	8004a66 <UART_AdvFeatureConfig+0x8a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a50:	6801      	ldr	r1, [r0, #0]
 8004a52:	4d13      	ldr	r5, [pc, #76]	; (8004aa0 <UART_AdvFeatureConfig+0xc4>)
 8004a54:	684a      	ldr	r2, [r1, #4]
 8004a56:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8004a58:	402a      	ands	r2, r5
 8004a5a:	4322      	orrs	r2, r4
 8004a5c:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004a5e:	2280      	movs	r2, #128	; 0x80
 8004a60:	0352      	lsls	r2, r2, #13
 8004a62:	4294      	cmp	r4, r2
 8004a64:	d009      	beq.n	8004a7a <UART_AdvFeatureConfig+0x9e>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a66:	061b      	lsls	r3, r3, #24
 8004a68:	d506      	bpl.n	8004a78 <UART_AdvFeatureConfig+0x9c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a6a:	6802      	ldr	r2, [r0, #0]
 8004a6c:	490d      	ldr	r1, [pc, #52]	; (8004aa4 <UART_AdvFeatureConfig+0xc8>)
 8004a6e:	6853      	ldr	r3, [r2, #4]
 8004a70:	400b      	ands	r3, r1
 8004a72:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004a74:	430b      	orrs	r3, r1
 8004a76:	6053      	str	r3, [r2, #4]
  }
}
 8004a78:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004a7a:	684a      	ldr	r2, [r1, #4]
 8004a7c:	4c0a      	ldr	r4, [pc, #40]	; (8004aa8 <UART_AdvFeatureConfig+0xcc>)
 8004a7e:	4022      	ands	r2, r4
 8004a80:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8004a82:	4322      	orrs	r2, r4
 8004a84:	604a      	str	r2, [r1, #4]
 8004a86:	e7ee      	b.n	8004a66 <UART_AdvFeatureConfig+0x8a>
 8004a88:	fffdffff 	.word	0xfffdffff
 8004a8c:	fffeffff 	.word	0xfffeffff
 8004a90:	fffbffff 	.word	0xfffbffff
 8004a94:	ffff7fff 	.word	0xffff7fff
 8004a98:	ffffefff 	.word	0xffffefff
 8004a9c:	ffffdfff 	.word	0xffffdfff
 8004aa0:	ffefffff 	.word	0xffefffff
 8004aa4:	fff7ffff 	.word	0xfff7ffff
 8004aa8:	ff9fffff 	.word	0xff9fffff

08004aac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004aac:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004aae:	2384      	movs	r3, #132	; 0x84
 8004ab0:	2200      	movs	r2, #0
{
 8004ab2:	46c6      	mov	lr, r8
 8004ab4:	0004      	movs	r4, r0
 8004ab6:	b500      	push	{lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ab8:	50c2      	str	r2, [r0, r3]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004aba:	f7fe fed7 	bl	800386c <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004abe:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8004ac0:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	0712      	lsls	r2, r2, #28
 8004ac6:	d410      	bmi.n	8004aea <UART_CheckIdleState+0x3e>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	0752      	lsls	r2, r2, #29
 8004acc:	d43c      	bmi.n	8004b48 <UART_CheckIdleState+0x9c>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004ace:	2320      	movs	r3, #32
  huart->RxState = HAL_UART_STATE_READY;
 8004ad0:	2280      	movs	r2, #128	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 8004ad2:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004ad4:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ad6:	2300      	movs	r3, #0
  huart->RxEventType = HAL_UART_RXEVENT_TC;

  __HAL_UNLOCK(huart);

  return HAL_OK;
 8004ad8:	2000      	movs	r0, #0
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ada:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004adc:	6663      	str	r3, [r4, #100]	; 0x64
      __HAL_UNLOCK(huart);
 8004ade:	2378      	movs	r3, #120	; 0x78
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	54e2      	strb	r2, [r4, r3]
}
 8004ae4:	bc80      	pop	{r7}
 8004ae6:	46b8      	mov	r8, r7
 8004ae8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004aea:	69da      	ldr	r2, [r3, #28]
 8004aec:	0292      	lsls	r2, r2, #10
 8004aee:	d4eb      	bmi.n	8004ac8 <UART_CheckIdleState+0x1c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004af0:	2680      	movs	r6, #128	; 0x80
        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004af2:	2308      	movs	r3, #8
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004af4:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004af6:	4698      	mov	r8, r3
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004af8:	04b6      	lsls	r6, r6, #18
 8004afa:	e010      	b.n	8004b1e <UART_CheckIdleState+0x72>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004afc:	6823      	ldr	r3, [r4, #0]
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	4217      	tst	r7, r2
 8004b02:	d009      	beq.n	8004b18 <UART_CheckIdleState+0x6c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b04:	4641      	mov	r1, r8
 8004b06:	69da      	ldr	r2, [r3, #28]
 8004b08:	4211      	tst	r1, r2
 8004b0a:	d158      	bne.n	8004bbe <UART_CheckIdleState+0x112>
           /* Process Unlocked */
           __HAL_UNLOCK(huart);

           return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b0c:	2280      	movs	r2, #128	; 0x80
 8004b0e:	69d9      	ldr	r1, [r3, #28]
 8004b10:	0112      	lsls	r2, r2, #4
 8004b12:	4211      	tst	r1, r2
 8004b14:	d000      	beq.n	8004b18 <UART_CheckIdleState+0x6c>
 8004b16:	e083      	b.n	8004c20 <UART_CheckIdleState+0x174>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b18:	69da      	ldr	r2, [r3, #28]
 8004b1a:	0292      	lsls	r2, r2, #10
 8004b1c:	d4d4      	bmi.n	8004ac8 <UART_CheckIdleState+0x1c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b1e:	f7fe fea5 	bl	800386c <HAL_GetTick>
 8004b22:	1b40      	subs	r0, r0, r5
 8004b24:	42b0      	cmp	r0, r6
 8004b26:	d3e9      	bcc.n	8004afc <UART_CheckIdleState+0x50>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b28:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004b32:	2080      	movs	r0, #128	; 0x80
 8004b34:	6822      	ldr	r2, [r4, #0]
 8004b36:	6813      	ldr	r3, [r2, #0]
 8004b38:	4383      	bics	r3, r0
 8004b3a:	6013      	str	r3, [r2, #0]
 8004b3c:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8004b40:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 8004b42:	387d      	subs	r0, #125	; 0x7d
      huart->gState = HAL_UART_STATE_READY;
 8004b44:	67e3      	str	r3, [r4, #124]	; 0x7c
      return HAL_TIMEOUT;
 8004b46:	e7ca      	b.n	8004ade <UART_CheckIdleState+0x32>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b48:	69db      	ldr	r3, [r3, #28]
 8004b4a:	025b      	lsls	r3, r3, #9
 8004b4c:	d4bf      	bmi.n	8004ace <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b4e:	2680      	movs	r6, #128	; 0x80
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b50:	2308      	movs	r3, #8
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004b52:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b54:	4698      	mov	r8, r3
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b56:	04b6      	lsls	r6, r6, #18
 8004b58:	e011      	b.n	8004b7e <UART_CheckIdleState+0xd2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004b5a:	6823      	ldr	r3, [r4, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	4217      	tst	r7, r2
 8004b60:	d00a      	beq.n	8004b78 <UART_CheckIdleState+0xcc>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b62:	4641      	mov	r1, r8
 8004b64:	69da      	ldr	r2, [r3, #28]
 8004b66:	4211      	tst	r1, r2
 8004b68:	d000      	beq.n	8004b6c <UART_CheckIdleState+0xc0>
 8004b6a:	e089      	b.n	8004c80 <UART_CheckIdleState+0x1d4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b6c:	2280      	movs	r2, #128	; 0x80
 8004b6e:	69d9      	ldr	r1, [r3, #28]
 8004b70:	0112      	lsls	r2, r2, #4
 8004b72:	4211      	tst	r1, r2
 8004b74:	d000      	beq.n	8004b78 <UART_CheckIdleState+0xcc>
 8004b76:	e0b4      	b.n	8004ce2 <UART_CheckIdleState+0x236>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b78:	69db      	ldr	r3, [r3, #28]
 8004b7a:	025b      	lsls	r3, r3, #9
 8004b7c:	d4a7      	bmi.n	8004ace <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b7e:	f7fe fe75 	bl	800386c <HAL_GetTick>
 8004b82:	1b40      	subs	r0, r0, r5
 8004b84:	42b0      	cmp	r0, r6
 8004b86:	d3e8      	bcc.n	8004b5a <UART_CheckIdleState+0xae>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b88:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b92:	6821      	ldr	r1, [r4, #0]
 8004b94:	4d6b      	ldr	r5, [pc, #428]	; (8004d44 <UART_CheckIdleState+0x298>)
 8004b96:	680b      	ldr	r3, [r1, #0]
 8004b98:	402b      	ands	r3, r5
 8004b9a:	600b      	str	r3, [r1, #0]
 8004b9c:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ba0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ba4:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ba8:	6821      	ldr	r1, [r4, #0]
 8004baa:	688b      	ldr	r3, [r1, #8]
 8004bac:	4393      	bics	r3, r2
 8004bae:	608b      	str	r3, [r1, #8]
 8004bb0:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8004bb4:	2380      	movs	r3, #128	; 0x80
 8004bb6:	321f      	adds	r2, #31
      return HAL_TIMEOUT;
 8004bb8:	2003      	movs	r0, #3
      huart->RxState = HAL_UART_STATE_READY;
 8004bba:	50e2      	str	r2, [r4, r3]
      return HAL_TIMEOUT;
 8004bbc:	e78f      	b.n	8004ade <UART_CheckIdleState+0x32>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004bbe:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bc0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	f382 8810 	msr	PRIMASK, r2
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bca:	6821      	ldr	r1, [r4, #0]
 8004bcc:	4d5d      	ldr	r5, [pc, #372]	; (8004d44 <UART_CheckIdleState+0x298>)
 8004bce:	680b      	ldr	r3, [r1, #0]
 8004bd0:	402b      	ands	r3, r5
 8004bd2:	600b      	str	r3, [r1, #0]
 8004bd4:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bd8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bdc:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004be0:	6821      	ldr	r1, [r4, #0]
 8004be2:	688b      	ldr	r3, [r1, #8]
 8004be4:	4393      	bics	r3, r2
 8004be6:	608b      	str	r3, [r1, #8]
 8004be8:	f380 8810 	msr	PRIMASK, r0

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bec:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d10a      	bne.n	8004c08 <UART_CheckIdleState+0x15c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bf2:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bf6:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bfa:	2010      	movs	r0, #16
 8004bfc:	6822      	ldr	r2, [r4, #0]
 8004bfe:	6813      	ldr	r3, [r2, #0]
 8004c00:	4383      	bics	r3, r0
 8004c02:	6013      	str	r3, [r2, #0]
 8004c04:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c08:	2380      	movs	r3, #128	; 0x80
 8004c0a:	2220      	movs	r2, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c0c:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8004c0e:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c10:	2300      	movs	r3, #0
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c12:	3264      	adds	r2, #100	; 0x64
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c14:	6623      	str	r3, [r4, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c16:	66a3      	str	r3, [r4, #104]	; 0x68
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c18:	50a1      	str	r1, [r4, r2]
           __HAL_UNLOCK(huart);
 8004c1a:	3a0c      	subs	r2, #12
 8004c1c:	54a3      	strb	r3, [r4, r2]
           return HAL_ERROR;
 8004c1e:	e783      	b.n	8004b28 <UART_CheckIdleState+0x7c>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c20:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c22:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c26:	2201      	movs	r2, #1
 8004c28:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c2c:	6821      	ldr	r1, [r4, #0]
 8004c2e:	4d45      	ldr	r5, [pc, #276]	; (8004d44 <UART_CheckIdleState+0x298>)
 8004c30:	680b      	ldr	r3, [r1, #0]
 8004c32:	402b      	ands	r3, r5
 8004c34:	600b      	str	r3, [r1, #0]
 8004c36:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c3a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c3e:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c42:	6821      	ldr	r1, [r4, #0]
 8004c44:	688b      	ldr	r3, [r1, #8]
 8004c46:	4393      	bics	r3, r2
 8004c48:	608b      	str	r3, [r1, #8]
 8004c4a:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c4e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d10a      	bne.n	8004c6a <UART_CheckIdleState+0x1be>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c54:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c58:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c5c:	2010      	movs	r0, #16
 8004c5e:	6822      	ldr	r2, [r4, #0]
 8004c60:	6813      	ldr	r3, [r2, #0]
 8004c62:	4383      	bics	r3, r0
 8004c64:	6013      	str	r3, [r2, #0]
 8004c66:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8004c6a:	2220      	movs	r2, #32
 8004c6c:	2380      	movs	r3, #128	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c6e:	2184      	movs	r1, #132	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8004c70:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c72:	2300      	movs	r3, #0
 8004c74:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxISR = NULL;
 8004c76:	66a3      	str	r3, [r4, #104]	; 0x68
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c78:	5062      	str	r2, [r4, r1]
          __HAL_UNLOCK(huart);
 8004c7a:	3258      	adds	r2, #88	; 0x58
 8004c7c:	54a3      	strb	r3, [r4, r2]
          return HAL_TIMEOUT;
 8004c7e:	e753      	b.n	8004b28 <UART_CheckIdleState+0x7c>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004c80:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c82:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c86:	2201      	movs	r2, #1
 8004c88:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c8c:	6821      	ldr	r1, [r4, #0]
 8004c8e:	4d2d      	ldr	r5, [pc, #180]	; (8004d44 <UART_CheckIdleState+0x298>)
 8004c90:	680b      	ldr	r3, [r1, #0]
 8004c92:	402b      	ands	r3, r5
 8004c94:	600b      	str	r3, [r1, #0]
 8004c96:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c9a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c9e:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ca2:	6821      	ldr	r1, [r4, #0]
 8004ca4:	688b      	ldr	r3, [r1, #8]
 8004ca6:	4393      	bics	r3, r2
 8004ca8:	608b      	str	r3, [r1, #8]
 8004caa:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cae:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d10a      	bne.n	8004cca <UART_CheckIdleState+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cb4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cb8:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cbc:	2010      	movs	r0, #16
 8004cbe:	6822      	ldr	r2, [r4, #0]
 8004cc0:	6813      	ldr	r3, [r2, #0]
 8004cc2:	4383      	bics	r3, r0
 8004cc4:	6013      	str	r3, [r2, #0]
 8004cc6:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8004cca:	2380      	movs	r3, #128	; 0x80
 8004ccc:	2220      	movs	r2, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004cce:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8004cd0:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cd2:	2300      	movs	r3, #0
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004cd4:	3264      	adds	r2, #100	; 0x64
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cd6:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxISR = NULL;
 8004cd8:	66a3      	str	r3, [r4, #104]	; 0x68
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004cda:	50a1      	str	r1, [r4, r2]
           __HAL_UNLOCK(huart);
 8004cdc:	3a0c      	subs	r2, #12
 8004cde:	54a3      	strb	r3, [r4, r2]
           return HAL_ERROR;
 8004ce0:	e752      	b.n	8004b88 <UART_CheckIdleState+0xdc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ce2:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ce4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ce8:	2201      	movs	r2, #1
 8004cea:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cee:	6821      	ldr	r1, [r4, #0]
 8004cf0:	4d14      	ldr	r5, [pc, #80]	; (8004d44 <UART_CheckIdleState+0x298>)
 8004cf2:	680b      	ldr	r3, [r1, #0]
 8004cf4:	402b      	ands	r3, r5
 8004cf6:	600b      	str	r3, [r1, #0]
 8004cf8:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cfc:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d00:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d04:	6821      	ldr	r1, [r4, #0]
 8004d06:	688b      	ldr	r3, [r1, #8]
 8004d08:	4393      	bics	r3, r2
 8004d0a:	608b      	str	r3, [r1, #8]
 8004d0c:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d10:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d10a      	bne.n	8004d2c <UART_CheckIdleState+0x280>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d16:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d1a:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d1e:	2010      	movs	r0, #16
 8004d20:	6822      	ldr	r2, [r4, #0]
 8004d22:	6813      	ldr	r3, [r2, #0]
 8004d24:	4383      	bics	r3, r0
 8004d26:	6013      	str	r3, [r2, #0]
 8004d28:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8004d2c:	2220      	movs	r2, #32
 8004d2e:	2380      	movs	r3, #128	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d30:	2184      	movs	r1, #132	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8004d32:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d34:	2300      	movs	r3, #0
 8004d36:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxISR = NULL;
 8004d38:	66a3      	str	r3, [r4, #104]	; 0x68
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d3a:	5062      	str	r2, [r4, r1]
          __HAL_UNLOCK(huart);
 8004d3c:	3258      	adds	r2, #88	; 0x58
 8004d3e:	54a3      	strb	r3, [r4, r2]
          return HAL_TIMEOUT;
 8004d40:	e722      	b.n	8004b88 <UART_CheckIdleState+0xdc>
 8004d42:	46c0      	nop			; (mov r8, r8)
 8004d44:	fffffedf 	.word	0xfffffedf

08004d48 <HAL_UART_Init>:
{
 8004d48:	b570      	push	{r4, r5, r6, lr}
 8004d4a:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8004d4c:	d100      	bne.n	8004d50 <HAL_UART_Init+0x8>
 8004d4e:	e076      	b.n	8004e3e <HAL_UART_Init+0xf6>
  if (huart->gState == HAL_UART_STATE_RESET)
 8004d50:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d067      	beq.n	8004e26 <HAL_UART_Init+0xde>
  huart->gState = HAL_UART_STATE_BUSY;
 8004d56:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8004d58:	2101      	movs	r1, #1
 8004d5a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004d5c:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 8004d5e:	6813      	ldr	r3, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d60:	6925      	ldr	r5, [r4, #16]
  __HAL_UART_DISABLE(huart);
 8004d62:	438b      	bics	r3, r1
 8004d64:	6013      	str	r3, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d66:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d68:	6810      	ldr	r0, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d6a:	432b      	orrs	r3, r5
 8004d6c:	6965      	ldr	r5, [r4, #20]
 8004d6e:	69e1      	ldr	r1, [r4, #28]
 8004d70:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d72:	4d49      	ldr	r5, [pc, #292]	; (8004e98 <HAL_UART_Init+0x150>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d74:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d76:	4028      	ands	r0, r5
 8004d78:	4303      	orrs	r3, r0
 8004d7a:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d7c:	6853      	ldr	r3, [r2, #4]
 8004d7e:	4847      	ldr	r0, [pc, #284]	; (8004e9c <HAL_UART_Init+0x154>)
  tmpreg |= huart->Init.OneBitSampling;
 8004d80:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d82:	4003      	ands	r3, r0
 8004d84:	68e0      	ldr	r0, [r4, #12]
 8004d86:	4303      	orrs	r3, r0
 8004d88:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004d8a:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d8c:	6890      	ldr	r0, [r2, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8004d8e:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d90:	4d43      	ldr	r5, [pc, #268]	; (8004ea0 <HAL_UART_Init+0x158>)
 8004d92:	4028      	ands	r0, r5
 8004d94:	4303      	orrs	r3, r0
 8004d96:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d98:	4b42      	ldr	r3, [pc, #264]	; (8004ea4 <HAL_UART_Init+0x15c>)
 8004d9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	4013      	ands	r3, r2
 8004da0:	3b01      	subs	r3, #1
 8004da2:	2b02      	cmp	r3, #2
 8004da4:	d91f      	bls.n	8004de6 <HAL_UART_Init+0x9e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004da6:	2380      	movs	r3, #128	; 0x80
 8004da8:	021b      	lsls	r3, r3, #8
 8004daa:	4299      	cmp	r1, r3
 8004dac:	d100      	bne.n	8004db0 <HAL_UART_Init+0x68>
 8004dae:	e070      	b.n	8004e92 <HAL_UART_Init+0x14a>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004db0:	f7ff fb6e 	bl	8004490 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004db4:	2800      	cmp	r0, #0
 8004db6:	d124      	bne.n	8004e02 <HAL_UART_Init+0xba>
  huart->RxISR = NULL;
 8004db8:	2300      	movs	r3, #0
 8004dba:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8004dbc:	66e3      	str	r3, [r4, #108]	; 0x6c
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004dbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d135      	bne.n	8004e30 <HAL_UART_Init+0xe8>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004dc4:	6823      	ldr	r3, [r4, #0]
 8004dc6:	4938      	ldr	r1, [pc, #224]	; (8004ea8 <HAL_UART_Init+0x160>)
 8004dc8:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8004dca:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004dcc:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004dce:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004dd0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004dd2:	689a      	ldr	r2, [r3, #8]
 8004dd4:	438a      	bics	r2, r1
 8004dd6:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	3929      	subs	r1, #41	; 0x29
 8004ddc:	430a      	orrs	r2, r1
 8004dde:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8004de0:	f7ff fe64 	bl	8004aac <UART_CheckIdleState>
 8004de4:	e01b      	b.n	8004e1e <HAL_UART_Init+0xd6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004de6:	2080      	movs	r0, #128	; 0x80
 8004de8:	4a30      	ldr	r2, [pc, #192]	; (8004eac <HAL_UART_Init+0x164>)
 8004dea:	0200      	lsls	r0, r0, #8
 8004dec:	5cd3      	ldrb	r3, [r2, r3]
 8004dee:	4281      	cmp	r1, r0
 8004df0:	d027      	beq.n	8004e42 <HAL_UART_Init+0xfa>
    switch (clocksource)
 8004df2:	2b04      	cmp	r3, #4
 8004df4:	d044      	beq.n	8004e80 <HAL_UART_Init+0x138>
 8004df6:	d813      	bhi.n	8004e20 <HAL_UART_Init+0xd8>
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d0d9      	beq.n	8004db0 <HAL_UART_Init+0x68>
 8004dfc:	2b02      	cmp	r3, #2
 8004dfe:	d10a      	bne.n	8004e16 <HAL_UART_Init+0xce>
        pclk = (uint32_t) HSI_VALUE;
 8004e00:	482b      	ldr	r0, [pc, #172]	; (8004eb0 <HAL_UART_Init+0x168>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004e02:	6861      	ldr	r1, [r4, #4]
 8004e04:	084b      	lsrs	r3, r1, #1
 8004e06:	1818      	adds	r0, r3, r0
 8004e08:	f7fb f97e 	bl	8000108 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e0c:	0002      	movs	r2, r0
 8004e0e:	4b29      	ldr	r3, [pc, #164]	; (8004eb4 <HAL_UART_Init+0x16c>)
 8004e10:	3a10      	subs	r2, #16
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d910      	bls.n	8004e38 <HAL_UART_Init+0xf0>
  huart->RxISR = NULL;
 8004e16:	2300      	movs	r3, #0
    return HAL_ERROR;
 8004e18:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8004e1a:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8004e1c:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8004e1e:	bd70      	pop	{r4, r5, r6, pc}
    switch (clocksource)
 8004e20:	2b08      	cmp	r3, #8
 8004e22:	d0ee      	beq.n	8004e02 <HAL_UART_Init+0xba>
 8004e24:	e7f7      	b.n	8004e16 <HAL_UART_Init+0xce>
    huart->Lock = HAL_UNLOCKED;
 8004e26:	2278      	movs	r2, #120	; 0x78
 8004e28:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 8004e2a:	f7fe fb23 	bl	8003474 <HAL_UART_MspInit>
 8004e2e:	e792      	b.n	8004d56 <HAL_UART_Init+0xe>
    UART_AdvFeatureConfig(huart);
 8004e30:	0020      	movs	r0, r4
 8004e32:	f7ff fdd3 	bl	80049dc <UART_AdvFeatureConfig>
 8004e36:	e7c5      	b.n	8004dc4 <HAL_UART_Init+0x7c>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004e38:	6823      	ldr	r3, [r4, #0]
 8004e3a:	60d8      	str	r0, [r3, #12]
  return ret;
 8004e3c:	e7bc      	b.n	8004db8 <HAL_UART_Init+0x70>
    return HAL_ERROR;
 8004e3e:	2001      	movs	r0, #1
 8004e40:	e7ed      	b.n	8004e1e <HAL_UART_Init+0xd6>
    switch (clocksource)
 8004e42:	2b04      	cmp	r3, #4
 8004e44:	d01f      	beq.n	8004e86 <HAL_UART_Init+0x13e>
 8004e46:	d816      	bhi.n	8004e76 <HAL_UART_Init+0x12e>
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d022      	beq.n	8004e92 <HAL_UART_Init+0x14a>
 8004e4c:	2b02      	cmp	r3, #2
 8004e4e:	d1e2      	bne.n	8004e16 <HAL_UART_Init+0xce>
 8004e50:	4b19      	ldr	r3, [pc, #100]	; (8004eb8 <HAL_UART_Init+0x170>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004e52:	6861      	ldr	r1, [r4, #4]
 8004e54:	0848      	lsrs	r0, r1, #1
 8004e56:	18c0      	adds	r0, r0, r3
 8004e58:	f7fb f956 	bl	8000108 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e5c:	0002      	movs	r2, r0
 8004e5e:	4b15      	ldr	r3, [pc, #84]	; (8004eb4 <HAL_UART_Init+0x16c>)
 8004e60:	3a10      	subs	r2, #16
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d8d7      	bhi.n	8004e16 <HAL_UART_Init+0xce>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e66:	4b15      	ldr	r3, [pc, #84]	; (8004ebc <HAL_UART_Init+0x174>)
        huart->Instance->BRR = brrtemp;
 8004e68:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e6a:	4003      	ands	r3, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004e6c:	0700      	lsls	r0, r0, #28
 8004e6e:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8004e70:	4303      	orrs	r3, r0
 8004e72:	60d3      	str	r3, [r2, #12]
  return ret;
 8004e74:	e7a0      	b.n	8004db8 <HAL_UART_Init+0x70>
    switch (clocksource)
 8004e76:	2b08      	cmp	r3, #8
 8004e78:	d1cd      	bne.n	8004e16 <HAL_UART_Init+0xce>
 8004e7a:	2380      	movs	r3, #128	; 0x80
 8004e7c:	025b      	lsls	r3, r3, #9
 8004e7e:	e7e8      	b.n	8004e52 <HAL_UART_Init+0x10a>
        pclk = HAL_RCC_GetSysClockFreq();
 8004e80:	f7ff fad6 	bl	8004430 <HAL_RCC_GetSysClockFreq>
        break;
 8004e84:	e796      	b.n	8004db4 <HAL_UART_Init+0x6c>
        pclk = HAL_RCC_GetSysClockFreq();
 8004e86:	f7ff fad3 	bl	8004430 <HAL_RCC_GetSysClockFreq>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004e8a:	0043      	lsls	r3, r0, #1
    if (pclk != 0U)
 8004e8c:	2800      	cmp	r0, #0
 8004e8e:	d1e0      	bne.n	8004e52 <HAL_UART_Init+0x10a>
 8004e90:	e792      	b.n	8004db8 <HAL_UART_Init+0x70>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e92:	f7ff fafd 	bl	8004490 <HAL_RCC_GetPCLK1Freq>
        break;
 8004e96:	e7f8      	b.n	8004e8a <HAL_UART_Init+0x142>
 8004e98:	ffff69f3 	.word	0xffff69f3
 8004e9c:	ffffcfff 	.word	0xffffcfff
 8004ea0:	fffff4ff 	.word	0xfffff4ff
 8004ea4:	40021000 	.word	0x40021000
 8004ea8:	ffffb7ff 	.word	0xffffb7ff
 8004eac:	08006d14 	.word	0x08006d14
 8004eb0:	007a1200 	.word	0x007a1200
 8004eb4:	0000ffef 	.word	0x0000ffef
 8004eb8:	00f42400 	.word	0x00f42400
 8004ebc:	0000fff0 	.word	0x0000fff0

08004ec0 <VBS_GetAvBusVoltage_d>:
  {
    temp_avBusVoltage_d = pHandle->AvBusVoltage_d;
  }
  return (temp_avBusVoltage_d);
#else
  return (pHandle->AvBusVoltage_d);
 8004ec0:	88c0      	ldrh	r0, [r0, #6]
#endif
}
 8004ec2:	4770      	bx	lr

08004ec4 <VBS_GetAvBusVoltage_V>:
  * @brief  It return latest averaged Vbus measurement expressed in Volt format
  * @param  pHandle related Handle of BusVoltageSensor_Handle_t
  * @retval uint16_t Latest averaged Vbus measurement in Volt format
  */
__weak uint16_t VBS_GetAvBusVoltage_V(const BusVoltageSensor_Handle_t *pHandle)
{
 8004ec4:	0003      	movs	r3, r0
    temp = 0U;
  }
  else
  {
#endif
    temp = (uint32_t)(pHandle->AvBusVoltage_d);
 8004ec6:	88c0      	ldrh	r0, [r0, #6]
    temp *= pHandle->ConversionFactor;
 8004ec8:	885b      	ldrh	r3, [r3, #2]
 8004eca:	4358      	muls	r0, r3
    temp /= 65536U;
#ifdef NULL_PTR_CHECK_BUS_VOLT
  }
#endif
  return ((uint16_t)temp);
 8004ecc:	0c00      	lsrs	r0, r0, #16
}
 8004ece:	4770      	bx	lr

08004ed0 <Circle_Limitation>:
  *  @f$v_q = \sqrt(MaxModule^2-v_d^2\ ) @f$

  *
  */
__weak qd_t Circle_Limitation(const CircleLimitation_Handle_t *pHandle, qd_t Vqd)
{
 8004ed0:	b530      	push	{r4, r5, lr}
 8004ed2:	b20b      	sxth	r3, r1
 8004ed4:	1409      	asrs	r1, r1, #16
    int32_t square_limit;
    int32_t vd_square_limit;
    int32_t new_q;
    int32_t new_d;

    maxModule = (int32_t)pHandle->MaxModule;
 8004ed6:	8802      	ldrh	r2, [r0, #0]

    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 8004ed8:	000c      	movs	r4, r1
    square_limit = maxModule * maxModule;
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
 8004eda:	8845      	ldrh	r5, [r0, #2]
    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
 8004edc:	0018      	movs	r0, r3
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 8004ede:	434c      	muls	r4, r1
    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
 8004ee0:	4358      	muls	r0, r3
    square_limit = maxModule * maxModule;
 8004ee2:	4352      	muls	r2, r2
    square_sum = square_q + square_d;
 8004ee4:	1900      	adds	r0, r0, r4
{
 8004ee6:	b085      	sub	sp, #20

    if (square_sum > square_limit)
 8004ee8:	4282      	cmp	r2, r0
 8004eea:	da0f      	bge.n	8004f0c <Circle_Limitation+0x3c>
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
 8004eec:	0028      	movs	r0, r5
 8004eee:	436d      	muls	r5, r5
    {
      if (square_d <= vd_square_limit)
 8004ef0:	42ac      	cmp	r4, r5
 8004ef2:	dc11      	bgt.n	8004f18 <Circle_Limitation+0x48>
      {
#if defined CIRCLE_LIMITATION_SQRT_M0
        square_temp = (square_limit - square_d) / 1048576;
 8004ef4:	1b12      	subs	r2, r2, r4
 8004ef6:	17d4      	asrs	r4, r2, #31
 8004ef8:	0324      	lsls	r4, r4, #12
 8004efa:	0b24      	lsrs	r4, r4, #12
 8004efc:	18a2      	adds	r2, r4, r2
        new_q = SqrtTable[square_temp];
 8004efe:	4812      	ldr	r0, [pc, #72]	; (8004f48 <Circle_Limitation+0x78>)
        square_temp = (square_limit - square_d) / 1048576;
 8004f00:	1512      	asrs	r2, r2, #20
        new_q = SqrtTable[square_temp];
 8004f02:	0052      	lsls	r2, r2, #1
 8004f04:	5a12      	ldrh	r2, [r2, r0]
#else
        square_temp = square_limit - square_d;
        new_q = MCM_Sqrt(square_temp);
#endif
        if (Vqd.q < 0)
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	db19      	blt.n	8004f3e <Circle_Limitation+0x6e>
        else
        {
          /* Nothing to do */
        }
      }
      local_vqd.q = (int16_t)new_q;
 8004f0a:	b213      	sxth	r3, r2
      local_vqd.d = (int16_t)new_d;
    }
#ifdef NULL_PTR_CHECK_CRC_LIM
  }
#endif
  return (local_vqd);
 8004f0c:	0418      	lsls	r0, r3, #16
 8004f0e:	0409      	lsls	r1, r1, #16
 8004f10:	0c00      	lsrs	r0, r0, #16
 8004f12:	4308      	orrs	r0, r1
}
 8004f14:	b005      	add	sp, #20
 8004f16:	bd30      	pop	{r4, r5, pc}
        if (Vqd.d < 0)
 8004f18:	2900      	cmp	r1, #0
 8004f1a:	db13      	blt.n	8004f44 <Circle_Limitation+0x74>
        square_temp = (square_limit - vd_square_limit) / 1048576;
 8004f1c:	1b52      	subs	r2, r2, r5
 8004f1e:	17d4      	asrs	r4, r2, #31
 8004f20:	0324      	lsls	r4, r4, #12
 8004f22:	0b24      	lsrs	r4, r4, #12
 8004f24:	18a2      	adds	r2, r4, r2
        new_q = SqrtTable[square_temp];
 8004f26:	4908      	ldr	r1, [pc, #32]	; (8004f48 <Circle_Limitation+0x78>)
        square_temp = (square_limit - vd_square_limit) / 1048576;
 8004f28:	1512      	asrs	r2, r2, #20
        new_q = SqrtTable[square_temp];
 8004f2a:	0052      	lsls	r2, r2, #1
 8004f2c:	5a52      	ldrh	r2, [r2, r1]
        if (Vqd.q < 0)
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	db02      	blt.n	8004f38 <Circle_Limitation+0x68>
      local_vqd.d = (int16_t)new_d;
 8004f32:	b201      	sxth	r1, r0
      local_vqd.q = (int16_t)new_q;
 8004f34:	b213      	sxth	r3, r2
      local_vqd.d = (int16_t)new_d;
 8004f36:	e7e9      	b.n	8004f0c <Circle_Limitation+0x3c>
          new_q = - new_q;
 8004f38:	4252      	negs	r2, r2
      local_vqd.d = (int16_t)new_d;
 8004f3a:	b201      	sxth	r1, r0
 8004f3c:	e7fa      	b.n	8004f34 <Circle_Limitation+0x64>
          new_q = -new_q;
 8004f3e:	4252      	negs	r2, r2
      local_vqd.q = (int16_t)new_q;
 8004f40:	b213      	sxth	r3, r2
      local_vqd.d = (int16_t)new_d;
 8004f42:	e7e3      	b.n	8004f0c <Circle_Limitation+0x3c>
          new_d = -new_d;
 8004f44:	4240      	negs	r0, r0
 8004f46:	e7e9      	b.n	8004f1c <Circle_Limitation+0x4c>
 8004f48:	08006d18 	.word	0x08006d18

08004f4c <NTC_Clear>:
    /* nothing to do */
  }
  else
  {
#endif
    pHandle->hAvTemp_d = 0U;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	8043      	strh	r3, [r0, #2]
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
}
 8004f50:	4770      	bx	lr
 8004f52:	46c0      	nop			; (mov r8, r8)

08004f54 <NTC_Init>:
    if (REAL_SENSOR == pHandle->bSensorType)
 8004f54:	7803      	ldrb	r3, [r0, #0]
{
 8004f56:	b510      	push	{r4, lr}
    if (REAL_SENSOR == pHandle->bSensorType)
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d004      	beq.n	8004f66 <NTC_Init+0x12>
      pHandle->hFaultState = MC_NO_ERROR;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	8103      	strh	r3, [r0, #8]
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8004f60:	8883      	ldrh	r3, [r0, #4]
 8004f62:	8043      	strh	r3, [r0, #2]
}
 8004f64:	bd10      	pop	{r4, pc}
      NTC_Clear(pHandle);
 8004f66:	f7ff fff1 	bl	8004f4c <NTC_Clear>
 8004f6a:	e7fb      	b.n	8004f64 <NTC_Init+0x10>

08004f6c <NTC_GetAvTemp_C>:
  else
  {
#endif
    int32_t wTemp;

    if (REAL_SENSOR == pHandle->bSensorType)
 8004f6c:	7803      	ldrb	r3, [r0, #0]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d10a      	bne.n	8004f88 <NTC_GetAvTemp_C+0x1c>
    {
      wTemp = (int32_t)pHandle->hAvTemp_d;
      wTemp -= ((int32_t)pHandle->wV0);
 8004f72:	6942      	ldr	r2, [r0, #20]
      wTemp = (int32_t)pHandle->hAvTemp_d;
 8004f74:	8843      	ldrh	r3, [r0, #2]
      wTemp -= ((int32_t)pHandle->wV0);
 8004f76:	1a9b      	subs	r3, r3, r2
      wTemp *= pHandle->hSensitivity;
 8004f78:	2110      	movs	r1, #16
 8004f7a:	5e42      	ldrsh	r2, [r0, r1]
#ifndef FULL_MISRA_C_COMPLIANCY_NTC_TEMP
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8004f7c:	8b00      	ldrh	r0, [r0, #24]
      wTemp *= pHandle->hSensitivity;
 8004f7e:	4353      	muls	r3, r2
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8004f80:	141b      	asrs	r3, r3, #16
 8004f82:	18c0      	adds	r0, r0, r3
    }
    returnValue = (int16_t)wTemp;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
 8004f84:	b200      	sxth	r0, r0
}
 8004f86:	4770      	bx	lr
      wTemp = (int32_t)pHandle->hExpectedTemp_C;
 8004f88:	88c0      	ldrh	r0, [r0, #6]
 8004f8a:	e7fb      	b.n	8004f84 <NTC_GetAvTemp_C+0x18>

08004f8c <PID_HandleInit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8004f8c:	6803      	ldr	r3, [r0, #0]
 8004f8e:	6043      	str	r3, [r0, #4]
    pHandle->hKiGain =  pHandle->hDefKiGain;
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8004f90:	8c03      	ldrh	r3, [r0, #32]
 8004f92:	8443      	strh	r3, [r0, #34]	; 0x22
    pHandle->wIntegralTerm = 0;
 8004f94:	2300      	movs	r3, #0
 8004f96:	6083      	str	r3, [r0, #8]
    pHandle->wPrevProcessVarError = 0;
 8004f98:	6283      	str	r3, [r0, #40]	; 0x28
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8004f9a:	4770      	bx	lr

08004f9c <PID_SetKP>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain = hKpGain;
 8004f9c:	8081      	strh	r1, [r0, #4]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8004f9e:	4770      	bx	lr

08004fa0 <PID_SetKI>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKiGain = hKiGain;
 8004fa0:	80c1      	strh	r1, [r0, #6]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8004fa2:	4770      	bx	lr

08004fa4 <PID_GetKP>:
__weak int16_t PID_GetKP(PID_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKpGain);
#else
  return (pHandle->hKpGain);
 8004fa4:	2304      	movs	r3, #4
 8004fa6:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 8004fa8:	4770      	bx	lr
 8004faa:	46c0      	nop			; (mov r8, r8)

08004fac <PID_GetKI>:
__weak int16_t PID_GetKI(PID_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKiGain);
#else
  return (pHandle->hKiGain);
 8004fac:	2306      	movs	r3, #6
 8004fae:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 8004fb0:	4770      	bx	lr
 8004fb2:	46c0      	nop			; (mov r8, r8)

08004fb4 <PID_SetIntegralTerm>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wIntegralTerm = wIntegralTermValue;
 8004fb4:	6081      	str	r1, [r0, #8]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return;
}
 8004fb6:	4770      	bx	lr

08004fb8 <PID_GetKIDivisor>:
__weak uint16_t PID_GetKIDivisor(PID_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisor);
#else
  return (pHandle->hKiDivisor);
 8004fb8:	8b40      	ldrh	r0, [r0, #26]
#endif
}
 8004fba:	4770      	bx	lr

08004fbc <PID_SetKD>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKdGain = hKdGain;
 8004fbc:	8441      	strh	r1, [r0, #34]	; 0x22
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8004fbe:	4770      	bx	lr

08004fc0 <PID_GetKD>:
__weak int16_t PID_GetKD(PID_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKdGain);
#else
  return (pHandle->hKdGain);
 8004fc0:	2322      	movs	r3, #34	; 0x22
 8004fc2:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 8004fc4:	4770      	bx	lr
 8004fc6:	46c0      	nop			; (mov r8, r8)

08004fc8 <PI_Controller>:
  * 
  * The resulting value is then saturated by the upper and lower output limit values before 
  * being returned.
  */
__weak int16_t PI_Controller(PID_Handle_t *pHandle, int32_t wProcessVarError)
{
 8004fc8:	0003      	movs	r3, r0
 8004fca:	b570      	push	{r4, r5, r6, lr}
    int32_t wIntegral_Term;
    int32_t wOutput_32;
    int32_t wIntegral_sum_temp;
    int32_t wDischarge = 0;
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 8004fcc:	2216      	movs	r2, #22
 8004fce:	5e9e      	ldrsh	r6, [r3, r2]
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8004fd0:	2214      	movs	r2, #20
 8004fd2:	5e80      	ldrsh	r0, [r0, r2]

    /* Proportional term computation*/
    wProportional_Term = pHandle->hKpGain * wProcessVarError;

    /* Integral term computation */
    if (0 == pHandle->hKiGain)
 8004fd4:	2406      	movs	r4, #6
 8004fd6:	5f1d      	ldrsh	r5, [r3, r4]
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8004fd8:	2404      	movs	r4, #4
 8004fda:	5f1a      	ldrsh	r2, [r3, r4]
 8004fdc:	2400      	movs	r4, #0
 8004fde:	434a      	muls	r2, r1
    if (0 == pHandle->hKiGain)
 8004fe0:	2d00      	cmp	r5, #0
 8004fe2:	d00b      	beq.n	8004ffc <PI_Controller+0x34>
    {
      pHandle->wIntegralTerm = 0;
    }
    else
    {
      wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 8004fe4:	4369      	muls	r1, r5
      wIntegral_sum_temp = pHandle->wIntegralTerm + wIntegral_Term;
 8004fe6:	689c      	ldr	r4, [r3, #8]

      if (wIntegral_sum_temp < 0)
 8004fe8:	1865      	adds	r5, r4, r1
 8004fea:	d41b      	bmi.n	8005024 <PI_Controller+0x5c>
          /* Nothing to do */
        }
      }
      else
      {
        if (pHandle->wIntegralTerm < 0)
 8004fec:	4021      	ands	r1, r4
 8004fee:	d424      	bmi.n	800503a <PI_Controller+0x72>
        {
          /* Nothing to do */
        }
      }

      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8004ff0:	68dc      	ldr	r4, [r3, #12]
 8004ff2:	42ac      	cmp	r4, r5
 8004ff4:	db02      	blt.n	8004ffc <PI_Controller+0x34>
      {
        pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
      }
      else if (wIntegral_sum_temp < pHandle->wLowerIntegralLimit)
 8004ff6:	691c      	ldr	r4, [r3, #16]
 8004ff8:	42ac      	cmp	r4, r5
 8004ffa:	dd1c      	ble.n	8005036 <PI_Controller+0x6e>
    /* WARNING: the below instruction is not MISRA compliant, user should verify
               that Cortex-M3 assembly instruction ASR (arithmetic shift right)
               is used by the compiler to perform the shifts (instead of LSR
               logical shift right)*/
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    wOutput_32 = (wProportional_Term >> pHandle->hKpDivisorPOW2) + (pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2);
 8004ffc:	0025      	movs	r5, r4
 8004ffe:	8b99      	ldrh	r1, [r3, #28]
 8005000:	410a      	asrs	r2, r1
 8005002:	8bd9      	ldrh	r1, [r3, #30]
 8005004:	410d      	asrs	r5, r1
 8005006:	1952      	adds	r2, r2, r5
#else
    wOutput_32 = (wProportional_Term / (int32_t)pHandle->hKpDivisor)
              + (pHandle->wIntegralTerm / (int32_t)pHandle->hKiDivisor);
#endif

    if (wOutput_32 > hUpperOutputLimit)
 8005008:	4290      	cmp	r0, r2
 800500a:	da03      	bge.n	8005014 <PI_Controller+0x4c>
    {
      wDischarge = hUpperOutputLimit - wOutput_32;
 800500c:	1a82      	subs	r2, r0, r2
    else
    {
      /* Nothing to do here */
    }

    pHandle->wIntegralTerm += wDischarge;
 800500e:	18a4      	adds	r4, r4, r2
 8005010:	609c      	str	r4, [r3, #8]
    returnValue = (int16_t)wOutput_32;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
}
 8005012:	bd70      	pop	{r4, r5, r6, pc}
    else if (wOutput_32 < hLowerOutputLimit)
 8005014:	4296      	cmp	r6, r2
 8005016:	dd03      	ble.n	8005020 <PI_Controller+0x58>
      wDischarge = hLowerOutputLimit - wOutput_32;
 8005018:	1ab2      	subs	r2, r6, r2
 800501a:	0030      	movs	r0, r6
    pHandle->wIntegralTerm += wDischarge;
 800501c:	18a4      	adds	r4, r4, r2
 800501e:	e7f7      	b.n	8005010 <PI_Controller+0x48>
    returnValue = (int16_t)wOutput_32;
 8005020:	b210      	sxth	r0, r2
 8005022:	e7f5      	b.n	8005010 <PI_Controller+0x48>
        if (pHandle->wIntegralTerm > 0)
 8005024:	2c00      	cmp	r4, #0
 8005026:	dde3      	ble.n	8004ff0 <PI_Controller+0x28>
          if (wIntegral_Term > 0)
 8005028:	2900      	cmp	r1, #0
 800502a:	dde1      	ble.n	8004ff0 <PI_Controller+0x28>
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 800502c:	68dc      	ldr	r4, [r3, #12]
 800502e:	4904      	ldr	r1, [pc, #16]	; (8005040 <PI_Controller+0x78>)
            wIntegral_sum_temp = INT32_MAX;
 8005030:	0025      	movs	r5, r4
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8005032:	428c      	cmp	r4, r1
 8005034:	d1e2      	bne.n	8004ffc <PI_Controller+0x34>
        pHandle->wIntegralTerm = wIntegral_sum_temp;
 8005036:	002c      	movs	r4, r5
 8005038:	e7e0      	b.n	8004ffc <PI_Controller+0x34>
            wIntegral_sum_temp = -INT32_MAX;
 800503a:	4d02      	ldr	r5, [pc, #8]	; (8005044 <PI_Controller+0x7c>)
 800503c:	e7d8      	b.n	8004ff0 <PI_Controller+0x28>
 800503e:	46c0      	nop			; (mov r8, r8)
 8005040:	7fffffff 	.word	0x7fffffff
 8005044:	80000001 	.word	0x80000001

08005048 <PQD_CalcElMotorPower>:
  * computed as an int16_t value.
  * 
  * @param pHandle Handle on the related PQD Motor Power Measurement component instance.
  */
__weak void PQD_CalcElMotorPower(PQD_MotorPowMeas_Handle_t *pHandle)
{
 8005048:	b510      	push	{r4, lr}
  }
  else
  {
#endif
    int32_t wAux;
    qd_t Iqd = pHandle->pFOCVars->Iqd;
 800504a:	6883      	ldr	r3, [r0, #8]
    qd_t Vqd = pHandle->pFOCVars->Vqd;

    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 800504c:	220c      	movs	r2, #12
 800504e:	5e99      	ldrsh	r1, [r3, r2]
 8005050:	2416      	movs	r4, #22
 8005052:	5f1a      	ldrsh	r2, [r3, r4]
 8005054:	434a      	muls	r2, r1
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8005056:	240e      	movs	r4, #14
 8005058:	5f19      	ldrsh	r1, [r3, r4]
 800505a:	2418      	movs	r4, #24
 800505c:	5f1b      	ldrsh	r3, [r3, r4]
 800505e:	434b      	muls	r3, r1
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 8005060:	18d2      	adds	r2, r2, r3
    wAux /= 65536;

    /* pHandle->hAvrgElMotorPower += (wAux - pHandle->hAvrgElMotorPower) >> 4 */
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 8005062:	2300      	movs	r3, #0
 8005064:	5ec1      	ldrsh	r1, [r0, r3]
    wAux /= 65536;
 8005066:	17d3      	asrs	r3, r2, #31
 8005068:	041b      	lsls	r3, r3, #16
 800506a:	0c1b      	lsrs	r3, r3, #16
 800506c:	189b      	adds	r3, r3, r2
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 800506e:	220f      	movs	r2, #15
    wAux /= 65536;
 8005070:	141b      	asrs	r3, r3, #16
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 8005072:	1a5b      	subs	r3, r3, r1
 8005074:	17dc      	asrs	r4, r3, #31
 8005076:	4022      	ands	r2, r4
 8005078:	18d3      	adds	r3, r2, r3
 800507a:	111b      	asrs	r3, r3, #4
 800507c:	185b      	adds	r3, r3, r1
 800507e:	8003      	strh	r3, [r0, #0]

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
}
 8005080:	bd10      	pop	{r4, pc}
 8005082:	46c0      	nop			; (mov r8, r8)

08005084 <PQD_Clear>:
    /* nothing to do */
  }
  else
  {
#endif
    pHandle->hAvrgElMotorPower = 0;
 8005084:	2300      	movs	r3, #0
 8005086:	8003      	strh	r3, [r0, #0]
#ifdef NULL_PTR_CHECK_MOT_POW_MES
  }
#endif
}
 8005088:	4770      	bx	lr
 800508a:	46c0      	nop			; (mov r8, r8)

0800508c <PQD_GetAvrgElMotorPowerW>:
  * 
  * @param pHandle pointer on the related component instance.
  * @retval float_t The average measured motor power expressed in Watts.
  */
__weak float_t PQD_GetAvrgElMotorPowerW(const PQD_MotorPowMeas_Handle_t *pHandle)
{
 800508c:	b570      	push	{r4, r5, r6, lr}
 800508e:	0004      	movs	r4, r0
  else
  {
#endif

  /* First perform an integer multiplication, then a float one. */
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8005090:	2300      	movs	r3, #0
 8005092:	5ec0      	ldrsh	r0, [r0, r3]
 8005094:	f7fb fb2a 	bl	80006ec <__aeabi_i2f>
 8005098:	1c06      	adds	r6, r0, #0
 800509a:	68e0      	ldr	r0, [r4, #12]
 800509c:	f7ff ff12 	bl	8004ec4 <VBS_GetAvBusVoltage_V>
 80050a0:	6861      	ldr	r1, [r4, #4]
 80050a2:	0005      	movs	r5, r0
 80050a4:	1c30      	adds	r0, r6, #0
 80050a6:	f7fb f9d3 	bl	8000450 <__aeabi_fmul>
 80050aa:	1c04      	adds	r4, r0, #0
 80050ac:	0028      	movs	r0, r5
 80050ae:	f7fb fb6f 	bl	8000790 <__aeabi_ui2f>
 80050b2:	1c01      	adds	r1, r0, #0
 80050b4:	1c20      	adds	r0, r4, #0
 80050b6:	f7fb f9cb 	bl	8000450 <__aeabi_fmul>

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
  return (PowerW);
}
 80050ba:	bd70      	pop	{r4, r5, r6, pc}

080050bc <waitForPolarizationEnd>:
  * @param  repCnt Repetition counter value.
  * @param  cnt Polarization counter value.
  */
//cstat !MISRAC2012-Rule-8.13
__weak void waitForPolarizationEnd(TIM_TypeDef *TIMx, uint16_t  *SWerror, uint8_t repCnt, volatile uint8_t *cnt)
{
 80050bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80050be:	2703      	movs	r7, #3
  {
#endif
    uint16_t hCalibrationPeriodCounter;
    uint16_t hMaxPeriodsNumber;

    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 80050c0:	3201      	adds	r2, #1
 80050c2:	0856      	lsrs	r6, r2, #1
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 80050c4:	2502      	movs	r5, #2

    /* Wait for NB_CONVERSIONS to be executed */
    LL_TIM_ClearFlag_CC1(TIMx);
    hCalibrationPeriodCounter = 0u;
 80050c6:	2200      	movs	r2, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80050c8:	427f      	negs	r7, r7
    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 80050ca:	0176      	lsls	r6, r6, #5
 80050cc:	6107      	str	r7, [r0, #16]
    while (*cnt < NB_CONVERSIONS)
 80050ce:	781c      	ldrb	r4, [r3, #0]
 80050d0:	2c0f      	cmp	r4, #15
 80050d2:	d80c      	bhi.n	80050ee <waitForPolarizationEnd+0x32>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 80050d4:	6904      	ldr	r4, [r0, #16]
 80050d6:	4225      	tst	r5, r4
 80050d8:	d0f9      	beq.n	80050ce <waitForPolarizationEnd+0x12>
    {
      if ((uint32_t)ERROR == LL_TIM_IsActiveFlag_CC1(TIMx))
      {
        LL_TIM_ClearFlag_CC1(TIMx);
        hCalibrationPeriodCounter++;
 80050da:	3201      	adds	r2, #1
 80050dc:	b292      	uxth	r2, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80050de:	6107      	str	r7, [r0, #16]
        if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 80050e0:	4296      	cmp	r6, r2
 80050e2:	d8f4      	bhi.n	80050ce <waitForPolarizationEnd+0x12>
        {
          if (*cnt < NB_CONVERSIONS)
 80050e4:	781c      	ldrb	r4, [r3, #0]
 80050e6:	2c0f      	cmp	r4, #15
 80050e8:	d8f1      	bhi.n	80050ce <waitForPolarizationEnd+0x12>
          {
            *SWerror = 1u;
 80050ea:	2301      	movs	r3, #1
 80050ec:	800b      	strh	r3, [r1, #0]
      }
    }
#ifdef NULL_PTR_CHECK_POW_COM
  }
#endif
  }
 80050ee:	bdf0      	pop	{r4, r5, r6, r7, pc}

080050f0 <R3_1_HFCurrentsCalibrationAB>:
  PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
#if defined (__ICCARM__)
#pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif
  TIM_TypeDef * TIMx = TIM1;
  uint8_t bSector = pHandle->CalibSector;
 80050f0:	239f      	movs	r3, #159	; 0x9f
{
 80050f2:	b570      	push	{r4, r5, r6, lr}
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80050f4:	2570      	movs	r5, #112	; 0x70
 80050f6:	4a10      	ldr	r2, [pc, #64]	; (8005138 <R3_1_HFCurrentsCalibrationAB+0x48>)
  uint8_t bSector = pHandle->CalibSector;
 80050f8:	5cc4      	ldrb	r4, [r0, r3]
 80050fa:	6853      	ldr	r3, [r2, #4]
 80050fc:	43ab      	bics	r3, r5
 80050fe:	6053      	str	r3, [r2, #4]

  /* disable ADC trigger source */
  LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 8005100:	239e      	movs	r3, #158	; 0x9e
 8005102:	5cc2      	ldrb	r2, [r0, r3]
 8005104:	2a0f      	cmp	r2, #15
 8005106:	d813      	bhi.n	8005130 <R3_1_HFCurrentsCalibrationAB+0x40>
  {
    pHandle->PhaseAOffset += *pHandle->pParams_str->ADCDataReg1[bSector];
 8005108:	22a4      	movs	r2, #164	; 0xa4
 800510a:	5882      	ldr	r2, [r0, r2]
 800510c:	00a4      	lsls	r4, r4, #2
 800510e:	1912      	adds	r2, r2, r4
 8005110:	69d4      	ldr	r4, [r2, #28]
 8005112:	3518      	adds	r5, #24
 8005114:	8826      	ldrh	r6, [r4, #0]
 8005116:	5944      	ldr	r4, [r0, r5]
    pHandle->PhaseBOffset += *pHandle->pParams_str->ADCDataReg2[bSector];
 8005118:	6b52      	ldr	r2, [r2, #52]	; 0x34
    pHandle->PhaseAOffset += *pHandle->pParams_str->ADCDataReg1[bSector];
 800511a:	19a4      	adds	r4, r4, r6
 800511c:	5144      	str	r4, [r0, r5]
    pHandle->PhaseBOffset += *pHandle->pParams_str->ADCDataReg2[bSector];
 800511e:	248c      	movs	r4, #140	; 0x8c
 8005120:	8815      	ldrh	r5, [r2, #0]
 8005122:	5902      	ldr	r2, [r0, r4]
 8005124:	1952      	adds	r2, r2, r5
 8005126:	5102      	str	r2, [r0, r4]
    pHandle->PolarizationCounter++;
 8005128:	5cc2      	ldrb	r2, [r0, r3]
 800512a:	3201      	adds	r2, #1
 800512c:	b2d2      	uxtb	r2, r2
 800512e:	54c2      	strb	r2, [r0, r3]
  }

  /* during offset calibration no current is flowing in the phases */
  pStator_Currents->a = 0;
 8005130:	2300      	movs	r3, #0
 8005132:	800b      	strh	r3, [r1, #0]
  pStator_Currents->b = 0;
 8005134:	804b      	strh	r3, [r1, #2]
}
 8005136:	bd70      	pop	{r4, r5, r6, pc}
 8005138:	40012c00 	.word	0x40012c00

0800513c <R3_1_HFCurrentsCalibrationC>:
  PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
#if defined (__ICCARM__)
#pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif
  TIM_TypeDef * TIMx = TIM1;
  uint8_t bSector = pHandle->CalibSector;
 800513c:	239f      	movs	r3, #159	; 0x9f
{
 800513e:	b530      	push	{r4, r5, lr}
 8005140:	2570      	movs	r5, #112	; 0x70
 8005142:	4c0f      	ldr	r4, [pc, #60]	; (8005180 <R3_1_HFCurrentsCalibrationC+0x44>)
  uint8_t bSector = pHandle->CalibSector;
 8005144:	5cc2      	ldrb	r2, [r0, r3]
 8005146:	6863      	ldr	r3, [r4, #4]
 8005148:	43ab      	bics	r3, r5
 800514a:	6063      	str	r3, [r4, #4]

  /* disable ADC trigger source */
  LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);
  
  pHandle->_Super.Sector = SECTOR_1;
 800514c:	237c      	movs	r3, #124	; 0x7c
 800514e:	2400      	movs	r4, #0
 8005150:	54c4      	strb	r4, [r0, r3]
  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 8005152:	3322      	adds	r3, #34	; 0x22
 8005154:	5cc4      	ldrb	r4, [r0, r3]
 8005156:	2c0f      	cmp	r4, #15
 8005158:	d80e      	bhi.n	8005178 <R3_1_HFCurrentsCalibrationC+0x3c>
  {
    pHandle->PhaseCOffset += *pHandle->pParams_str->ADCDataReg2[bSector];
 800515a:	24a4      	movs	r4, #164	; 0xa4
 800515c:	320c      	adds	r2, #12
 800515e:	5904      	ldr	r4, [r0, r4]
 8005160:	0092      	lsls	r2, r2, #2
 8005162:	18a2      	adds	r2, r4, r2
 8005164:	2490      	movs	r4, #144	; 0x90
 8005166:	6852      	ldr	r2, [r2, #4]
 8005168:	8815      	ldrh	r5, [r2, #0]
 800516a:	5902      	ldr	r2, [r0, r4]
 800516c:	1952      	adds	r2, r2, r5
 800516e:	5102      	str	r2, [r0, r4]
    pHandle->PolarizationCounter++;
 8005170:	5cc2      	ldrb	r2, [r0, r3]
 8005172:	3201      	adds	r2, #1
 8005174:	b2d2      	uxtb	r2, r2
 8005176:	54c2      	strb	r2, [r0, r3]
  }

  /* during offset calibration no current is flowing in the phases */
  pStator_Currents->a = 0;
 8005178:	2300      	movs	r3, #0
 800517a:	800b      	strh	r3, [r1, #0]
  pStator_Currents->b = 0;
 800517c:	804b      	strh	r3, [r1, #2]
}
 800517e:	bd30      	pop	{r4, r5, pc}
 8005180:	40012c00 	.word	0x40012c00

08005184 <R3_1_Init>:
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8005184:	2104      	movs	r1, #4
 8005186:	4a39      	ldr	r2, [pc, #228]	; (800526c <R3_1_Init+0xe8>)
{
 8005188:	b530      	push	{r4, r5, lr}
 800518a:	6853      	ldr	r3, [r2, #4]
 800518c:	0004      	movs	r4, r0
 800518e:	438b      	bics	r3, r1
 8005190:	6053      	str	r3, [r2, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8005192:	6011      	str	r1, [r2, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 8005194:	6853      	ldr	r3, [r2, #4]
 8005196:	3104      	adds	r1, #4
 8005198:	438b      	bics	r3, r1
 800519a:	6053      	str	r3, [r2, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
 800519c:	6011      	str	r1, [r2, #0]
  * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
{
  SET_BIT(RCC->CR, RCC_CR_CSSON);
 800519e:	2180      	movs	r1, #128	; 0x80
 80051a0:	4b33      	ldr	r3, [pc, #204]	; (8005270 <R3_1_Init+0xec>)
 80051a2:	0309      	lsls	r1, r1, #12
 80051a4:	6818      	ldr	r0, [r3, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 80051a6:	2580      	movs	r5, #128	; 0x80
 80051a8:	4301      	orrs	r1, r0
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 80051aa:	2081      	movs	r0, #129	; 0x81
 80051ac:	6019      	str	r1, [r3, #0]
 80051ae:	4931      	ldr	r1, [pc, #196]	; (8005274 <R3_1_Init+0xf0>)
 80051b0:	4240      	negs	r0, r0
 80051b2:	6108      	str	r0, [r1, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 80051b4:	68c8      	ldr	r0, [r1, #12]
 80051b6:	b083      	sub	sp, #12
 80051b8:	4328      	orrs	r0, r5
 80051ba:	60c8      	str	r0, [r1, #12]
    LL_TIM_SetCounter( TIM1, ( uint32_t )( pHandle->Half_PWMPeriod ) - 1u );
 80051bc:	2098      	movs	r0, #152	; 0x98
 80051be:	5a20      	ldrh	r0, [r4, r0]
  return (READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS));
 80051c0:	3d7e      	subs	r5, #126	; 0x7e
 80051c2:	3801      	subs	r0, #1
  WRITE_REG(TIMx->CNT, Counter);
 80051c4:	6248      	str	r0, [r1, #36]	; 0x24
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80051c6:	2080      	movs	r0, #128	; 0x80
 80051c8:	6999      	ldr	r1, [r3, #24]
 80051ca:	03c0      	lsls	r0, r0, #15
 80051cc:	4301      	orrs	r1, r0
 80051ce:	6199      	str	r1, [r3, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80051d0:	699b      	ldr	r3, [r3, #24]
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 80051d2:	4929      	ldr	r1, [pc, #164]	; (8005278 <R3_1_Init+0xf4>)
 80051d4:	4003      	ands	r3, r0
 80051d6:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80051d8:	9b01      	ldr	r3, [sp, #4]
 80051da:	2380      	movs	r3, #128	; 0x80
 80051dc:	68c8      	ldr	r0, [r1, #12]
 80051de:	011b      	lsls	r3, r3, #4
 80051e0:	4303      	orrs	r3, r0
 80051e2:	60cb      	str	r3, [r1, #12]
  MODIFY_REG(ADCx->CR,
 80051e4:	6891      	ldr	r1, [r2, #8]
 80051e6:	4b25      	ldr	r3, [pc, #148]	; (800527c <R3_1_Init+0xf8>)
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP));
 80051e8:	2010      	movs	r0, #16
  MODIFY_REG(ADCx->CR,
 80051ea:	4019      	ands	r1, r3
 80051ec:	3318      	adds	r3, #24
 80051ee:	430b      	orrs	r3, r1
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 80051f0:	2104      	movs	r1, #4
  MODIFY_REG(ADCx->CR,
 80051f2:	6093      	str	r3, [r2, #8]
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 80051f4:	6893      	ldr	r3, [r2, #8]
           (LL_ADC_REG_IsStopConversionOngoing(ADC1) == SET) ||
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	dbfc      	blt.n	80051f4 <R3_1_Init+0x70>
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 80051fa:	6893      	ldr	r3, [r2, #8]
    while ((LL_ADC_IsCalibrationOnGoing(ADC1) == SET) ||
 80051fc:	4219      	tst	r1, r3
 80051fe:	d1f9      	bne.n	80051f4 <R3_1_Init+0x70>
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP));
 8005200:	6893      	ldr	r3, [r2, #8]
           (LL_ADC_REG_IsConversionOngoing(ADC1) == SET) ||
 8005202:	4218      	tst	r0, r3
 8005204:	d1f6      	bne.n	80051f4 <R3_1_Init+0x70>
  return (READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS));
 8005206:	6893      	ldr	r3, [r2, #8]
           (LL_ADC_REG_IsStopConversionOngoing(ADC1) == SET) ||
 8005208:	421d      	tst	r5, r3
 800520a:	d1f3      	bne.n	80051f4 <R3_1_Init+0x70>
  MODIFY_REG(ADCx->CR,
 800520c:	6893      	ldr	r3, [r2, #8]
 800520e:	491b      	ldr	r1, [pc, #108]	; (800527c <R3_1_Init+0xf8>)
 8005210:	400b      	ands	r3, r1
 8005212:	2101      	movs	r1, #1
 8005214:	430b      	orrs	r3, r1
 8005216:	6093      	str	r3, [r2, #8]
    while ( LL_ADC_IsActiveFlag_ADRDY( ADC1 ) == RESET )
 8005218:	2201      	movs	r2, #1
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 800521a:	4914      	ldr	r1, [pc, #80]	; (800526c <R3_1_Init+0xe8>)
 800521c:	680b      	ldr	r3, [r1, #0]
 800521e:	421a      	tst	r2, r3
 8005220:	d0fc      	beq.n	800521c <R3_1_Init+0x98>
    LL_DMA_SetMemoryAddress( DMA1, LL_DMA_CHANNEL_1, ( uint32_t )pHandle->ADC1_DMA_converted );
 8005222:	0023      	movs	r3, r4
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8005224:	2003      	movs	r0, #3
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8005226:	4916      	ldr	r1, [pc, #88]	; (8005280 <R3_1_Init+0xfc>)
 8005228:	339a      	adds	r3, #154	; 0x9a
 800522a:	60cb      	str	r3, [r1, #12]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 800522c:	4b15      	ldr	r3, [pc, #84]	; (8005284 <R3_1_Init+0x100>)
 800522e:	608b      	str	r3, [r1, #8]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8005230:	684b      	ldr	r3, [r1, #4]
 8005232:	0c1b      	lsrs	r3, r3, #16
 8005234:	041b      	lsls	r3, r3, #16
 8005236:	4303      	orrs	r3, r0
 8005238:	604b      	str	r3, [r1, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 800523a:	680b      	ldr	r3, [r1, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800523c:	306d      	adds	r0, #109	; 0x6d
 800523e:	4313      	orrs	r3, r2
 8005240:	600b      	str	r3, [r1, #0]
 8005242:	4b0c      	ldr	r3, [pc, #48]	; (8005274 <R3_1_Init+0xf0>)
 8005244:	6859      	ldr	r1, [r3, #4]
 8005246:	4381      	bics	r1, r0
 8005248:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->CCER, Channels);
 800524a:	6a1d      	ldr	r5, [r3, #32]
 800524c:	490e      	ldr	r1, [pc, #56]	; (8005288 <R3_1_Init+0x104>)
 800524e:	4329      	orrs	r1, r5
    pHandle->ADCTriggerEdge = LL_ADC_REG_TRIG_EXT_RISING;
 8005250:	2580      	movs	r5, #128	; 0x80
 8005252:	6219      	str	r1, [r3, #32]
 8005254:	2194      	movs	r1, #148	; 0x94
 8005256:	00ed      	lsls	r5, r5, #3
 8005258:	5065      	str	r5, [r4, r1]
    pHandle->ADCRegularLocked=false; 
 800525a:	2100      	movs	r1, #0
 800525c:	25a0      	movs	r5, #160	; 0xa0
 800525e:	5561      	strb	r1, [r4, r5]
    pHandle->_Super.DTTest = 0u;
 8005260:	5221      	strh	r1, [r4, r0]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8005262:	6819      	ldr	r1, [r3, #0]
 8005264:	430a      	orrs	r2, r1
 8005266:	601a      	str	r2, [r3, #0]
}
 8005268:	b003      	add	sp, #12
 800526a:	bd30      	pop	{r4, r5, pc}
 800526c:	40012400 	.word	0x40012400
 8005270:	40021000 	.word	0x40021000
 8005274:	40012c00 	.word	0x40012c00
 8005278:	40015800 	.word	0x40015800
 800527c:	7fffffe8 	.word	0x7fffffe8
 8005280:	40020008 	.word	0x40020008
 8005284:	40012440 	.word	0x40012440
 8005288:	00000555 	.word	0x00000555

0800528c <R3_1_SetOffsetCalib>:
  pHandle->PhaseAOffset = offsets->phaseAOffset;
 800528c:	2388      	movs	r3, #136	; 0x88
 800528e:	688a      	ldr	r2, [r1, #8]
{
 8005290:	b510      	push	{r4, lr}
  pHandle->PhaseAOffset = offsets->phaseAOffset;
 8005292:	684c      	ldr	r4, [r1, #4]
 8005294:	6809      	ldr	r1, [r1, #0]
 8005296:	50c1      	str	r1, [r0, r3]
 8005298:	3304      	adds	r3, #4
 800529a:	50c4      	str	r4, [r0, r3]
 800529c:	3304      	adds	r3, #4
 800529e:	50c2      	str	r2, [r0, r3]
  pHdl->offsetCalibStatus = true;
 80052a0:	2201      	movs	r2, #1
 80052a2:	3b0f      	subs	r3, #15
 80052a4:	54c2      	strb	r2, [r0, r3]
}
 80052a6:	bd10      	pop	{r4, pc}

080052a8 <R3_1_GetOffsetCalib>:
  offsets->phaseAOffset = pHandle->PhaseAOffset;
 80052a8:	238c      	movs	r3, #140	; 0x8c
{
 80052aa:	b510      	push	{r4, lr}
  offsets->phaseAOffset = pHandle->PhaseAOffset;
 80052ac:	2488      	movs	r4, #136	; 0x88
 80052ae:	58c2      	ldr	r2, [r0, r3]
 80052b0:	3304      	adds	r3, #4
 80052b2:	58c3      	ldr	r3, [r0, r3]
 80052b4:	5900      	ldr	r0, [r0, r4]
 80052b6:	c10d      	stmia	r1!, {r0, r2, r3}
}
 80052b8:	bd10      	pop	{r4, pc}
 80052ba:	46c0      	nop			; (mov r8, r8)

080052bc <R3_1_GetPhaseCurrents>:
{
 80052bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80052be:	2470      	movs	r4, #112	; 0x70
 80052c0:	4a54      	ldr	r2, [pc, #336]	; (8005414 <R3_1_GetPhaseCurrents+0x158>)
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_SCANDIR, ScanDirection);
 80052c2:	2504      	movs	r5, #4
 80052c4:	6853      	ldr	r3, [r2, #4]
 80052c6:	43a3      	bics	r3, r4
 80052c8:	6053      	str	r3, [r2, #4]
  bSector = ( uint8_t ) pHandle->_Super.Sector;
 80052ca:	237c      	movs	r3, #124	; 0x7c
 80052cc:	4c52      	ldr	r4, [pc, #328]	; (8005418 <R3_1_GetPhaseCurrents+0x15c>)
 80052ce:	5cc3      	ldrb	r3, [r0, r3]
 80052d0:	68e2      	ldr	r2, [r4, #12]
 80052d2:	43aa      	bics	r2, r5
 80052d4:	60e2      	str	r2, [r4, #12]
  hReg1 = *pHandle->pParams_str->ADCDataReg1[bSector];
 80052d6:	22a4      	movs	r2, #164	; 0xa4
 80052d8:	5882      	ldr	r2, [r0, r2]
 80052da:	009c      	lsls	r4, r3, #2
 80052dc:	1912      	adds	r2, r2, r4
 80052de:	69d4      	ldr	r4, [r2, #28]
  hReg2 = *pHandle->pParams_str->ADCDataReg2[bSector];
 80052e0:	6b52      	ldr	r2, [r2, #52]	; 0x34
  hReg1 = *pHandle->pParams_str->ADCDataReg1[bSector];
 80052e2:	8824      	ldrh	r4, [r4, #0]
  hReg2 = *pHandle->pParams_str->ADCDataReg2[bSector];
 80052e4:	8817      	ldrh	r7, [r2, #0]
  hReg1 = *pHandle->pParams_str->ADCDataReg1[bSector];
 80052e6:	b2a4      	uxth	r4, r4
  hReg2 = *pHandle->pParams_str->ADCDataReg2[bSector];
 80052e8:	b2bf      	uxth	r7, r7
  switch ( bSector )
 80052ea:	2b04      	cmp	r3, #4
 80052ec:	d811      	bhi.n	8005312 <R3_1_GetPhaseCurrents+0x56>
 80052ee:	2b02      	cmp	r3, #2
 80052f0:	d84b      	bhi.n	800538a <R3_1_GetPhaseCurrents+0xce>
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d030      	beq.n	8005358 <R3_1_GetPhaseCurrents+0x9c>
      wAux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( hReg1 );
 80052f6:	2388      	movs	r3, #136	; 0x88
      if ( wAux < -INT16_MAX )
 80052f8:	4d48      	ldr	r5, [pc, #288]	; (800541c <R3_1_GetPhaseCurrents+0x160>)
      wAux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( hReg1 );
 80052fa:	58c2      	ldr	r2, [r0, r3]
 80052fc:	1b12      	subs	r2, r2, r4
      if ( wAux < -INT16_MAX )
 80052fe:	42aa      	cmp	r2, r5
 8005300:	db18      	blt.n	8005334 <R3_1_GetPhaseCurrents+0x78>
      else  if ( wAux > INT16_MAX )
 8005302:	2380      	movs	r3, #128	; 0x80
 8005304:	021b      	lsls	r3, r3, #8
 8005306:	429a      	cmp	r2, r3
 8005308:	db67      	blt.n	80053da <R3_1_GetPhaseCurrents+0x11e>
 800530a:	4b45      	ldr	r3, [pc, #276]	; (8005420 <R3_1_GetPhaseCurrents+0x164>)
 800530c:	001a      	movs	r2, r3
 800530e:	001e      	movs	r6, r3
 8005310:	e013      	b.n	800533a <R3_1_GetPhaseCurrents+0x7e>
  switch ( bSector )
 8005312:	2b05      	cmp	r3, #5
 8005314:	d020      	beq.n	8005358 <R3_1_GetPhaseCurrents+0x9c>
  pHandle->_Super.Ia = pStator_Currents->a;
 8005316:	2300      	movs	r3, #0
 8005318:	5ece      	ldrsh	r6, [r1, r3]
  pHandle->_Super.Ib = pStator_Currents->b;
 800531a:	2302      	movs	r3, #2
 800531c:	5ecc      	ldrsh	r4, [r1, r3]
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 800531e:	884d      	ldrh	r5, [r1, #2]
 8005320:	880b      	ldrh	r3, [r1, #0]
  pHandle->_Super.Ia = pStator_Currents->a;
 8005322:	2262      	movs	r2, #98	; 0x62
 8005324:	5286      	strh	r6, [r0, r2]
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8005326:	195b      	adds	r3, r3, r5
  pHandle->_Super.Ib = pStator_Currents->b;
 8005328:	3202      	adds	r2, #2
 800532a:	5284      	strh	r4, [r0, r2]
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 800532c:	425b      	negs	r3, r3
 800532e:	3202      	adds	r2, #2
 8005330:	5283      	strh	r3, [r0, r2]
}
 8005332:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005334:	002a      	movs	r2, r5
 8005336:	002e      	movs	r6, r5
 8005338:	4b3a      	ldr	r3, [pc, #232]	; (8005424 <R3_1_GetPhaseCurrents+0x168>)
      wAux = ( int32_t )( pHandle->PhaseCOffset ) - ( int32_t )( hReg2 );
 800533a:	2490      	movs	r4, #144	; 0x90
      wAux = -wAux -  ( int32_t )pStator_Currents->a;         /* Ib  */
 800533c:	5904      	ldr	r4, [r0, r4]
        pStator_Currents->a = -INT16_MAX;
 800533e:	800e      	strh	r6, [r1, #0]
      wAux = -wAux -  ( int32_t )pStator_Currents->a;         /* Ib  */
 8005340:	1b3c      	subs	r4, r7, r4
 8005342:	1aa2      	subs	r2, r4, r2
      if ( wAux > INT16_MAX )
 8005344:	2480      	movs	r4, #128	; 0x80
 8005346:	0224      	lsls	r4, r4, #8
 8005348:	42a2      	cmp	r2, r4
 800534a:	da3e      	bge.n	80053ca <R3_1_GetPhaseCurrents+0x10e>
      else  if ( wAux < -INT16_MAX )
 800534c:	4c33      	ldr	r4, [pc, #204]	; (800541c <R3_1_GetPhaseCurrents+0x160>)
 800534e:	42a2      	cmp	r2, r4
 8005350:	da51      	bge.n	80053f6 <R3_1_GetPhaseCurrents+0x13a>
        pStator_Currents->b = -INT16_MAX;
 8005352:	4d34      	ldr	r5, [pc, #208]	; (8005424 <R3_1_GetPhaseCurrents+0x168>)
 8005354:	804c      	strh	r4, [r1, #2]
 8005356:	e7e4      	b.n	8005322 <R3_1_GetPhaseCurrents+0x66>
      wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg1 );
 8005358:	238c      	movs	r3, #140	; 0x8c
 800535a:	58c6      	ldr	r6, [r0, r3]
      if ( wAux < -INT16_MAX )
 800535c:	4b2f      	ldr	r3, [pc, #188]	; (800541c <R3_1_GetPhaseCurrents+0x160>)
      wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg1 );
 800535e:	1b36      	subs	r6, r6, r4
      if ( wAux < -INT16_MAX )
 8005360:	429e      	cmp	r6, r3
 8005362:	db36      	blt.n	80053d2 <R3_1_GetPhaseCurrents+0x116>
      else  if ( wAux > INT16_MAX )
 8005364:	2380      	movs	r3, #128	; 0x80
 8005366:	021b      	lsls	r3, r3, #8
 8005368:	429e      	cmp	r6, r3
 800536a:	da4a      	bge.n	8005402 <R3_1_GetPhaseCurrents+0x146>
        pStator_Currents->b = ( int16_t )wAux;
 800536c:	b234      	sxth	r4, r6
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 800536e:	b2b5      	uxth	r5, r6
      wAux = ( int32_t )( pHandle->PhaseCOffset ) - ( int32_t )( hReg2 );
 8005370:	2390      	movs	r3, #144	; 0x90
      if ( wAux > INT16_MAX )
 8005372:	2280      	movs	r2, #128	; 0x80
      wAux = -wAux - ( int32_t )pStator_Currents->b;
 8005374:	58c3      	ldr	r3, [r0, r3]
        pStator_Currents->b = -INT16_MAX;
 8005376:	804c      	strh	r4, [r1, #2]
      wAux = -wAux - ( int32_t )pStator_Currents->b;
 8005378:	1afb      	subs	r3, r7, r3
 800537a:	1b9b      	subs	r3, r3, r6
      if ( wAux > INT16_MAX )
 800537c:	0212      	lsls	r2, r2, #8
 800537e:	4293      	cmp	r3, r2
 8005380:	db2e      	blt.n	80053e0 <R3_1_GetPhaseCurrents+0x124>
        pStator_Currents->a = INT16_MAX;
 8005382:	4b27      	ldr	r3, [pc, #156]	; (8005420 <R3_1_GetPhaseCurrents+0x164>)
 8005384:	001e      	movs	r6, r3
 8005386:	800b      	strh	r3, [r1, #0]
 8005388:	e7cb      	b.n	8005322 <R3_1_GetPhaseCurrents+0x66>
      wAux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( hReg1 );
 800538a:	2388      	movs	r3, #136	; 0x88
      if ( wAux < -INT16_MAX )
 800538c:	4a23      	ldr	r2, [pc, #140]	; (800541c <R3_1_GetPhaseCurrents+0x160>)
      wAux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( hReg1 );
 800538e:	58c3      	ldr	r3, [r0, r3]
 8005390:	0016      	movs	r6, r2
 8005392:	1b1b      	subs	r3, r3, r4
      if ( wAux < -INT16_MAX )
 8005394:	4293      	cmp	r3, r2
 8005396:	db04      	blt.n	80053a2 <R3_1_GetPhaseCurrents+0xe6>
      else  if ( wAux > INT16_MAX )
 8005398:	2280      	movs	r2, #128	; 0x80
 800539a:	0212      	lsls	r2, r2, #8
 800539c:	4293      	cmp	r3, r2
 800539e:	da2e      	bge.n	80053fe <R3_1_GetPhaseCurrents+0x142>
        pStator_Currents->a = ( int16_t )wAux;
 80053a0:	b21e      	sxth	r6, r3
      wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg2 );
 80053a2:	238c      	movs	r3, #140	; 0x8c
      if ( wAux < -INT16_MAX )
 80053a4:	4c1d      	ldr	r4, [pc, #116]	; (800541c <R3_1_GetPhaseCurrents+0x160>)
      wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg2 );
 80053a6:	58c5      	ldr	r5, [r0, r3]
        pStator_Currents->a = -INT16_MAX;
 80053a8:	800e      	strh	r6, [r1, #0]
      wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg2 );
 80053aa:	1bed      	subs	r5, r5, r7
      if ( wAux < -INT16_MAX )
 80053ac:	42a5      	cmp	r5, r4
 80053ae:	db08      	blt.n	80053c2 <R3_1_GetPhaseCurrents+0x106>
      else  if ( wAux > INT16_MAX )
 80053b0:	2380      	movs	r3, #128	; 0x80
 80053b2:	021b      	lsls	r3, r3, #8
 80053b4:	429d      	cmp	r5, r3
 80053b6:	db19      	blt.n	80053ec <R3_1_GetPhaseCurrents+0x130>
        pStator_Currents->b = INT16_MAX;
 80053b8:	4d19      	ldr	r5, [pc, #100]	; (8005420 <R3_1_GetPhaseCurrents+0x164>)
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 80053ba:	b2b3      	uxth	r3, r6
 80053bc:	002c      	movs	r4, r5
        pStator_Currents->b = INT16_MAX;
 80053be:	804d      	strh	r5, [r1, #2]
 80053c0:	e7af      	b.n	8005322 <R3_1_GetPhaseCurrents+0x66>
        pStator_Currents->b = -INT16_MAX;
 80053c2:	4d18      	ldr	r5, [pc, #96]	; (8005424 <R3_1_GetPhaseCurrents+0x168>)
 80053c4:	804c      	strh	r4, [r1, #2]
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 80053c6:	b2b3      	uxth	r3, r6
 80053c8:	e7ab      	b.n	8005322 <R3_1_GetPhaseCurrents+0x66>
        pStator_Currents->b = INT16_MAX;
 80053ca:	4d15      	ldr	r5, [pc, #84]	; (8005420 <R3_1_GetPhaseCurrents+0x164>)
 80053cc:	002c      	movs	r4, r5
 80053ce:	804d      	strh	r5, [r1, #2]
 80053d0:	e7a7      	b.n	8005322 <R3_1_GetPhaseCurrents+0x66>
 80053d2:	001e      	movs	r6, r3
 80053d4:	001c      	movs	r4, r3
 80053d6:	4d13      	ldr	r5, [pc, #76]	; (8005424 <R3_1_GetPhaseCurrents+0x168>)
 80053d8:	e7ca      	b.n	8005370 <R3_1_GetPhaseCurrents+0xb4>
        pStator_Currents->a = ( int16_t )wAux;
 80053da:	b216      	sxth	r6, r2
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 80053dc:	b293      	uxth	r3, r2
 80053de:	e7ac      	b.n	800533a <R3_1_GetPhaseCurrents+0x7e>
      else  if ( wAux < -INT16_MAX )
 80053e0:	4e0e      	ldr	r6, [pc, #56]	; (800541c <R3_1_GetPhaseCurrents+0x160>)
 80053e2:	42b3      	cmp	r3, r6
 80053e4:	da11      	bge.n	800540a <R3_1_GetPhaseCurrents+0x14e>
        pStator_Currents->a = -INT16_MAX;
 80053e6:	4b0f      	ldr	r3, [pc, #60]	; (8005424 <R3_1_GetPhaseCurrents+0x168>)
 80053e8:	800e      	strh	r6, [r1, #0]
 80053ea:	e79a      	b.n	8005322 <R3_1_GetPhaseCurrents+0x66>
        pStator_Currents->b = ( int16_t )wAux;
 80053ec:	b22c      	sxth	r4, r5
 80053ee:	804c      	strh	r4, [r1, #2]
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 80053f0:	b2b3      	uxth	r3, r6
 80053f2:	b2ad      	uxth	r5, r5
 80053f4:	e795      	b.n	8005322 <R3_1_GetPhaseCurrents+0x66>
        pStator_Currents->b = ( int16_t )wAux;
 80053f6:	b214      	sxth	r4, r2
 80053f8:	804c      	strh	r4, [r1, #2]
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 80053fa:	b295      	uxth	r5, r2
 80053fc:	e791      	b.n	8005322 <R3_1_GetPhaseCurrents+0x66>
 80053fe:	4e08      	ldr	r6, [pc, #32]	; (8005420 <R3_1_GetPhaseCurrents+0x164>)
 8005400:	e7cf      	b.n	80053a2 <R3_1_GetPhaseCurrents+0xe6>
 8005402:	4d07      	ldr	r5, [pc, #28]	; (8005420 <R3_1_GetPhaseCurrents+0x164>)
 8005404:	002e      	movs	r6, r5
 8005406:	002c      	movs	r4, r5
 8005408:	e7b2      	b.n	8005370 <R3_1_GetPhaseCurrents+0xb4>
        pStator_Currents->a = ( int16_t )wAux;
 800540a:	b21e      	sxth	r6, r3
 800540c:	800e      	strh	r6, [r1, #0]
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 800540e:	b29b      	uxth	r3, r3
 8005410:	e787      	b.n	8005322 <R3_1_GetPhaseCurrents+0x66>
 8005412:	46c0      	nop			; (mov r8, r8)
 8005414:	40012c00 	.word	0x40012c00
 8005418:	40012400 	.word	0x40012400
 800541c:	ffff8001 	.word	0xffff8001
 8005420:	00007fff 	.word	0x00007fff
 8005424:	00008001 	.word	0x00008001

08005428 <R3_1_WriteTIMRegisters>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8005428:	22a4      	movs	r2, #164	; 0xa4
{
 800542a:	0003      	movs	r3, r0
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800542c:	5882      	ldr	r2, [r0, r2]
  LL_TIM_OC_SetCompareCH1 ( TIMx, (uint32_t)pHandle->_Super.CntPhA );
 800542e:	2050      	movs	r0, #80	; 0x50
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8005430:	6812      	ldr	r2, [r2, #0]
  LL_TIM_OC_SetCompareCH1 ( TIMx, (uint32_t)pHandle->_Super.CntPhA );
 8005432:	5a18      	ldrh	r0, [r3, r0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005434:	6350      	str	r0, [r2, #52]	; 0x34
  LL_TIM_OC_SetCompareCH2 ( TIMx, (uint32_t)pHandle->_Super.CntPhB );
 8005436:	2052      	movs	r0, #82	; 0x52
 8005438:	5a18      	ldrh	r0, [r3, r0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800543a:	6390      	str	r0, [r2, #56]	; 0x38
  LL_TIM_OC_SetCompareCH3 ( TIMx, (uint32_t)pHandle->_Super.CntPhC );
 800543c:	2054      	movs	r0, #84	; 0x54
 800543e:	5a18      	ldrh	r0, [r3, r0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8005440:	63d0      	str	r0, [r2, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8005442:	6411      	str	r1, [r2, #64]	; 0x40
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 8005444:	6851      	ldr	r1, [r2, #4]
  if ( pHandle->_Super.SWerror == 1u )
 8005446:	2256      	movs	r2, #86	; 0x56
 8005448:	5a98      	ldrh	r0, [r3, r2]
 800544a:	2801      	cmp	r0, #1
 800544c:	d005      	beq.n	800545a <R3_1_WriteTIMRegisters+0x32>
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 800544e:	2070      	movs	r0, #112	; 0x70
 8005450:	4008      	ands	r0, r1
 8005452:	1e43      	subs	r3, r0, #1
 8005454:	4198      	sbcs	r0, r3
    hAux = MC_DURATION;
 8005456:	b280      	uxth	r0, r0
}
 8005458:	4770      	bx	lr
    pHandle->_Super.SWerror = 0u;
 800545a:	2100      	movs	r1, #0
 800545c:	5299      	strh	r1, [r3, r2]
 800545e:	e7fb      	b.n	8005458 <R3_1_WriteTIMRegisters+0x30>

08005460 <R3_1_SetADCSampPointCalibration>:
  pHandle->ADCTriggerEdge = LL_ADC_REG_TRIG_EXT_RISING;
 8005460:	2280      	movs	r2, #128	; 0x80
 8005462:	2394      	movs	r3, #148	; 0x94
{
 8005464:	b510      	push	{r4, lr}
  pHandle->ADCTriggerEdge = LL_ADC_REG_TRIG_EXT_RISING;
 8005466:	00d2      	lsls	r2, r2, #3
 8005468:	50c2      	str	r2, [r0, r3]
  pHandle->_Super.Sector = pHandle->CalibSector;
 800546a:	330b      	adds	r3, #11
 800546c:	5cc2      	ldrb	r2, [r0, r3]
 800546e:	3b23      	subs	r3, #35	; 0x23
 8005470:	54c2      	strb	r2, [r0, r3]
  return R3_1_WriteTIMRegisters( pHdl,  ( uint16_t )( pHandle->Half_PWMPeriod ) - 1u);
 8005472:	331c      	adds	r3, #28
 8005474:	5ac1      	ldrh	r1, [r0, r3]
 8005476:	3901      	subs	r1, #1
 8005478:	b289      	uxth	r1, r1
 800547a:	f7ff ffd5 	bl	8005428 <R3_1_WriteTIMRegisters>
}
 800547e:	bd10      	pop	{r4, pc}

08005480 <R3_1_SetADCSampPointSectX>:
  register uint16_t lowDuty = pHdl->lowDuty;
 8005480:	2358      	movs	r3, #88	; 0x58
  if ( ( uint16_t )( pHandle->Half_PWMPeriod - lowDuty ) > pHandle->pParams_str->hTafter )
 8005482:	21a4      	movs	r1, #164	; 0xa4
{
 8005484:	b570      	push	{r4, r5, r6, lr}
  register uint16_t lowDuty = pHdl->lowDuty;
 8005486:	5ac5      	ldrh	r5, [r0, r3]
  register uint16_t midDuty = pHdl->midDuty;
 8005488:	3302      	adds	r3, #2
 800548a:	5ac2      	ldrh	r2, [r0, r3]
  if ( ( uint16_t )( pHandle->Half_PWMPeriod - lowDuty ) > pHandle->pParams_str->hTafter )
 800548c:	333e      	adds	r3, #62	; 0x3e
 800548e:	5846      	ldr	r6, [r0, r1]
 8005490:	5ac4      	ldrh	r4, [r0, r3]
 8005492:	3956      	subs	r1, #86	; 0x56
 8005494:	1b63      	subs	r3, r4, r5
 8005496:	5a71      	ldrh	r1, [r6, r1]
 8005498:	b29b      	uxth	r3, r3
 800549a:	428b      	cmp	r3, r1
 800549c:	d907      	bls.n	80054ae <R3_1_SetADCSampPointSectX+0x2e>
    pHandle->_Super.Sector = SECTOR_5;
 800549e:	237c      	movs	r3, #124	; 0x7c
 80054a0:	2204      	movs	r2, #4
    hCntSmp = ( uint32_t )( pHandle->Half_PWMPeriod ) - 1u;
 80054a2:	3c01      	subs	r4, #1
    pHandle->_Super.Sector = SECTOR_5;
 80054a4:	54c2      	strb	r2, [r0, r3]
    hCntSmp = ( uint32_t )( pHandle->Half_PWMPeriod ) - 1u;
 80054a6:	b2a1      	uxth	r1, r4
  return R3_1_WriteTIMRegisters( &pHandle->_Super, hCntSmp );
 80054a8:	f7ff ffbe 	bl	8005428 <R3_1_WriteTIMRegisters>
}
 80054ac:	bd70      	pop	{r4, r5, r6, pc}
    hDeltaDuty = ( uint16_t )( lowDuty - midDuty );
 80054ae:	1aaa      	subs	r2, r5, r2
    if ( hDeltaDuty > ( uint16_t )( pHandle->Half_PWMPeriod - lowDuty ) * 2u )
 80054b0:	b292      	uxth	r2, r2
 80054b2:	005b      	lsls	r3, r3, #1
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d904      	bls.n	80054c2 <R3_1_SetADCSampPointSectX+0x42>
      hCntSmp = lowDuty - pHandle->pParams_str->hTbefore;
 80054b8:	2350      	movs	r3, #80	; 0x50
 80054ba:	5af1      	ldrh	r1, [r6, r3]
 80054bc:	1a69      	subs	r1, r5, r1
 80054be:	b289      	uxth	r1, r1
 80054c0:	e7f2      	b.n	80054a8 <R3_1_SetADCSampPointSectX+0x28>
      hCntSmp = lowDuty + pHandle->pParams_str->hTafter;
 80054c2:	1949      	adds	r1, r1, r5
 80054c4:	b289      	uxth	r1, r1
      if ( hCntSmp >= pHandle->Half_PWMPeriod )
 80054c6:	428c      	cmp	r4, r1
 80054c8:	d8ee      	bhi.n	80054a8 <R3_1_SetADCSampPointSectX+0x28>
        pHandle->ADCTriggerEdge = LL_ADC_REG_TRIG_EXT_FALLING;
 80054ca:	2280      	movs	r2, #128	; 0x80
 80054cc:	2394      	movs	r3, #148	; 0x94
        hCntSmp = ( 2u * pHandle->Half_PWMPeriod ) - hCntSmp - 1u;
 80054ce:	0064      	lsls	r4, r4, #1
 80054d0:	3c01      	subs	r4, #1
        pHandle->ADCTriggerEdge = LL_ADC_REG_TRIG_EXT_FALLING;
 80054d2:	0112      	lsls	r2, r2, #4
        hCntSmp = ( 2u * pHandle->Half_PWMPeriod ) - hCntSmp - 1u;
 80054d4:	1a61      	subs	r1, r4, r1
        pHandle->ADCTriggerEdge = LL_ADC_REG_TRIG_EXT_FALLING;
 80054d6:	50c2      	str	r2, [r0, r3]
        hCntSmp = ( 2u * pHandle->Half_PWMPeriod ) - hCntSmp - 1u;
 80054d8:	b289      	uxth	r1, r1
 80054da:	e7e5      	b.n	80054a8 <R3_1_SetADCSampPointSectX+0x28>

080054dc <R3_1_TurnOnLowSides>:
#if defined (__ICCARM__)
#pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif
  TIM_TypeDef * TIMx = TIM1;

  pHandle->_Super.TurnOnLowSidesAction = true;
 80054dc:	237e      	movs	r3, #126	; 0x7e
 80054de:	2201      	movs	r2, #1
 80054e0:	54c2      	strb	r2, [r0, r3]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80054e2:	4b10      	ldr	r3, [pc, #64]	; (8005524 <R3_1_TurnOnLowSides+0x48>)
 80054e4:	3a03      	subs	r2, #3
 80054e6:	611a      	str	r2, [r3, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80054e8:	6359      	str	r1, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80054ea:	6399      	str	r1, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80054ec:	63d9      	str	r1, [r3, #60]	; 0x3c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80054ee:	2101      	movs	r1, #1
 80054f0:	691a      	ldr	r2, [r3, #16]
 80054f2:	4211      	tst	r1, r2
 80054f4:	d0fc      	beq.n	80054f0 <R3_1_TurnOnLowSides+0x14>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80054f6:	2280      	movs	r2, #128	; 0x80
 80054f8:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80054fa:	0212      	lsls	r2, r2, #8
 80054fc:	430a      	orrs	r2, r1
 80054fe:	645a      	str	r2, [r3, #68]	; 0x44
  {}

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs(TIMx);

  if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 8005500:	237d      	movs	r3, #125	; 0x7d
 8005502:	5cc3      	ldrb	r3, [r0, r3]
 8005504:	2b02      	cmp	r3, #2
 8005506:	d10b      	bne.n	8005520 <R3_1_TurnOnLowSides+0x44>
  {
    /* Enable signals activation */
    LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
 8005508:	2248      	movs	r2, #72	; 0x48
 800550a:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800550c:	5a82      	ldrh	r2, [r0, r2]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800550e:	619a      	str	r2, [r3, #24]
    LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 8005510:	224a      	movs	r2, #74	; 0x4a
 8005512:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005514:	5a82      	ldrh	r2, [r0, r2]
 8005516:	619a      	str	r2, [r3, #24]
    LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 8005518:	224c      	movs	r2, #76	; 0x4c
 800551a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800551c:	5a82      	ldrh	r2, [r0, r2]
 800551e:	619a      	str	r2, [r3, #24]

  }
  return;
}
 8005520:	4770      	bx	lr
 8005522:	46c0      	nop			; (mov r8, r8)
 8005524:	40012c00 	.word	0x40012c00

08005528 <R3_1_SwitchOnPWM>:
#if defined (__ICCARM__)
#pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif
  TIM_TypeDef * TIMx = TIM1;

  pHandle->_Super.TurnOnLowSidesAction = false;
 8005528:	237e      	movs	r3, #126	; 0x7e
 800552a:	2200      	movs	r2, #0
{
 800552c:	b570      	push	{r4, r5, r6, lr}
  pHandle->_Super.TurnOnLowSidesAction = false;
 800552e:	54c2      	strb	r2, [r0, r3]

  /* We forbid ADC usage for regular conversion on Systick*/
  pHandle->ADCRegularLocked=true; 
 8005530:	3322      	adds	r3, #34	; 0x22
 8005532:	3201      	adds	r2, #1
 8005534:	54c2      	strb	r2, [r0, r3]
  
  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t)(pHandle->Half_PWMPeriod >> 1));
 8005536:	3b08      	subs	r3, #8
 8005538:	5ac2      	ldrh	r2, [r0, r3]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800553a:	4b35      	ldr	r3, [pc, #212]	; (8005610 <R3_1_SwitchOnPWM+0xe8>)
 800553c:	0851      	lsrs	r1, r2, #1
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t)(pHandle->Half_PWMPeriod >> 1));
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)(pHandle->Half_PWMPeriod >> 1));
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t)(pHandle->Half_PWMPeriod - 5u));
 800553e:	3a05      	subs	r2, #5
 8005540:	6359      	str	r1, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8005542:	6399      	str	r1, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8005544:	63d9      	str	r1, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8005546:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8005548:	2202      	movs	r2, #2
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800554a:	2101      	movs	r1, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800554c:	4252      	negs	r2, r2
 800554e:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8005550:	691a      	ldr	r2, [r3, #16]
 8005552:	4211      	tst	r1, r2
 8005554:	d0fc      	beq.n	8005550 <R3_1_SwitchOnPWM+0x28>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8005556:	2202      	movs	r2, #2
 8005558:	4252      	negs	r2, r2
 800555a:	611a      	str	r2, [r3, #16]
  {}
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 800555c:	2280      	movs	r2, #128	; 0x80
 800555e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8005560:	00d2      	lsls	r2, r2, #3
 8005562:	430a      	orrs	r2, r1
 8005564:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8005566:	2280      	movs	r2, #128	; 0x80
 8005568:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800556a:	0212      	lsls	r2, r2, #8
 800556c:	430a      	orrs	r2, r1
 800556e:	645a      	str	r2, [r3, #68]	; 0x44
  LL_TIM_EnableAllOutputs(TIMx);

  if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 8005570:	227d      	movs	r2, #125	; 0x7d
 8005572:	5c82      	ldrb	r2, [r0, r2]
 8005574:	2a02      	cmp	r2, #2
 8005576:	d02b      	beq.n	80055d0 <R3_1_SwitchOnPWM+0xa8>

	  
    /* Configuration of DMA and ADC to next conversions */
    /* It's possible write the CHSELR resgister because the ADC conversion
       is stopped by the R3_1_SwitchOffPWM function */
    LL_ADC_SetSamplingTimeCommonChannels ( ADC1, pHandle->pParams_str->b_ISamplingTime );
 8005578:	23a4      	movs	r3, #164	; 0xa4
 800557a:	58c0      	ldr	r0, [r0, r3]
 800557c:	3b4c      	subs	r3, #76	; 0x4c
 800557e:	5cc3      	ldrb	r3, [r0, r3]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8005580:	2007      	movs	r0, #7
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8005582:	2402      	movs	r4, #2
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8005584:	2504      	movs	r5, #4
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 8005586:	2603      	movs	r6, #3
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8005588:	4922      	ldr	r1, [pc, #136]	; (8005614 <R3_1_SwitchOnPWM+0xec>)
 800558a:	694a      	ldr	r2, [r1, #20]
 800558c:	4382      	bics	r2, r0
 800558e:	4313      	orrs	r3, r2
 8005590:	614b      	str	r3, [r1, #20]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8005592:	4b21      	ldr	r3, [pc, #132]	; (8005618 <R3_1_SwitchOnPWM+0xf0>)
 8005594:	3806      	subs	r0, #6
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	4382      	bics	r2, r0
 800559a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 800559c:	685a      	ldr	r2, [r3, #4]
 800559e:	0c12      	lsrs	r2, r2, #16
 80055a0:	0412      	lsls	r2, r2, #16
 80055a2:	4322      	orrs	r2, r4
 80055a4:	605a      	str	r2, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	4302      	orrs	r2, r0
 80055aa:	601a      	str	r2, [r3, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80055ac:	600d      	str	r5, [r1, #0]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 80055ae:	68ca      	ldr	r2, [r1, #12]
 80055b0:	43b2      	bics	r2, r6
 80055b2:	4302      	orrs	r2, r0
 80055b4:	60ca      	str	r2, [r1, #12]
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT1(DMA_TypeDef *DMAx)
{
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF1);
 80055b6:	4a19      	ldr	r2, [pc, #100]	; (800561c <R3_1_SwitchOnPWM+0xf4>)
 80055b8:	6055      	str	r5, [r2, #4]
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	4322      	orrs	r2, r4
 80055be:	601a      	str	r2, [r3, #0]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80055c0:	2202      	movs	r2, #2
 80055c2:	4b13      	ldr	r3, [pc, #76]	; (8005610 <R3_1_SwitchOnPWM+0xe8>)
 80055c4:	4252      	negs	r2, r2
 80055c6:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80055c8:	68da      	ldr	r2, [r3, #12]
 80055ca:	4302      	orrs	r2, r0
 80055cc:	60da      	str	r2, [r3, #12]
    LL_TIM_ClearFlag_UPDATE( TIMx );
    /* Enable Update IRQ */
    LL_TIM_EnableIT_UPDATE( TIMx );
  
  return;
}
 80055ce:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
 80055d0:	6a1b      	ldr	r3, [r3, #32]
 80055d2:	4a13      	ldr	r2, [pc, #76]	; (8005620 <R3_1_SwitchOnPWM+0xf8>)
 80055d4:	4013      	ands	r3, r2
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d00c      	beq.n	80055f4 <R3_1_SwitchOnPWM+0xcc>
      LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
 80055da:	2248      	movs	r2, #72	; 0x48
 80055dc:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80055de:	5a82      	ldrh	r2, [r0, r2]
  WRITE_REG(GPIOx->BRR, PinMask);
 80055e0:	629a      	str	r2, [r3, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 80055e2:	224a      	movs	r2, #74	; 0x4a
 80055e4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80055e6:	5a82      	ldrh	r2, [r0, r2]
 80055e8:	629a      	str	r2, [r3, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 80055ea:	224c      	movs	r2, #76	; 0x4c
 80055ec:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80055ee:	5a82      	ldrh	r2, [r0, r2]
 80055f0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80055f2:	e7c1      	b.n	8005578 <R3_1_SwitchOnPWM+0x50>
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
 80055f4:	2248      	movs	r2, #72	; 0x48
 80055f6:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80055f8:	5a82      	ldrh	r2, [r0, r2]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80055fa:	619a      	str	r2, [r3, #24]
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 80055fc:	224a      	movs	r2, #74	; 0x4a
 80055fe:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005600:	5a82      	ldrh	r2, [r0, r2]
 8005602:	619a      	str	r2, [r3, #24]
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 8005604:	224c      	movs	r2, #76	; 0x4c
 8005606:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005608:	5a82      	ldrh	r2, [r0, r2]
 800560a:	619a      	str	r2, [r3, #24]
}
 800560c:	e7b4      	b.n	8005578 <R3_1_SwitchOnPWM+0x50>
 800560e:	46c0      	nop			; (mov r8, r8)
 8005610:	40012c00 	.word	0x40012c00
 8005614:	40012400 	.word	0x40012400
 8005618:	40020008 	.word	0x40020008
 800561c:	40020000 	.word	0x40020000
 8005620:	00000555 	.word	0x00000555

08005624 <R3_1_SwitchOffPWM>:
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8005624:	2101      	movs	r1, #1
 8005626:	4b23      	ldr	r3, [pc, #140]	; (80056b4 <R3_1_SwitchOffPWM+0x90>)
  * @brief  Contains the TIMx Update event interrupt.
  *
  * @param  pHandle: Handler of the current instance of the PWM component.
  */
__weak void R3_1_SwitchOffPWM( PWMC_Handle_t * pHdl )
{
 8005628:	b510      	push	{r4, lr}
 800562a:	68da      	ldr	r2, [r3, #12]
 800562c:	438a      	bics	r2, r1
 800562e:	60da      	str	r2, [r3, #12]
  TIM_TypeDef * TIMx = TIM1;

  /* Enable Update IRQ */
  LL_TIM_DisableIT_UPDATE( TIMx );

  pHandle->_Super.TurnOnLowSidesAction = false;
 8005630:	2100      	movs	r1, #0
 8005632:	227e      	movs	r2, #126	; 0x7e
 8005634:	5481      	strb	r1, [r0, r2]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8005636:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005638:	491f      	ldr	r1, [pc, #124]	; (80056b8 <R3_1_SwitchOffPWM+0x94>)
 800563a:	400a      	ands	r2, r1
 800563c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs(TIMx);
  if ( pHandle->_Super.BrakeActionLock == true )
 800563e:	2385      	movs	r3, #133	; 0x85
 8005640:	5cc3      	ldrb	r3, [r0, r3]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d103      	bne.n	800564e <R3_1_SwitchOffPWM+0x2a>
  {
  }
  else
  {
    if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 8005646:	337d      	adds	r3, #125	; 0x7d
 8005648:	5cc3      	ldrb	r3, [r0, r3]
 800564a:	2b02      	cmp	r3, #2
 800564c:	d025      	beq.n	800569a <R3_1_SwitchOffPWM+0x76>
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 800564e:	2102      	movs	r1, #2
 8005650:	4a1a      	ldr	r2, [pc, #104]	; (80056bc <R3_1_SwitchOffPWM+0x98>)
  MODIFY_REG(ADCx->CR,
 8005652:	4c1b      	ldr	r4, [pc, #108]	; (80056c0 <R3_1_SwitchOffPWM+0x9c>)
 8005654:	6813      	ldr	r3, [r2, #0]
 8005656:	438b      	bics	r3, r1
 8005658:	6013      	str	r3, [r2, #0]
 800565a:	4b1a      	ldr	r3, [pc, #104]	; (80056c4 <R3_1_SwitchOffPWM+0xa0>)
 800565c:	689a      	ldr	r2, [r3, #8]
 800565e:	4022      	ands	r2, r4
 8005660:	2410      	movs	r4, #16
 8005662:	4322      	orrs	r2, r4
 8005664:	609a      	str	r2, [r3, #8]
  LL_DMA_DisableIT_TC( DMA1, LL_DMA_CHANNEL_1 );

  LL_ADC_REG_StopConversion( ADC1 );

  /* Disable ADC DMA request*/
  ADC1->CFGR1 &= ~ADC_CFGR1_DMAEN;
 8005666:	68da      	ldr	r2, [r3, #12]
 8005668:	3c0f      	subs	r4, #15
 800566a:	43a2      	bics	r2, r4
 800566c:	60da      	str	r2, [r3, #12]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
 800566e:	4a16      	ldr	r2, [pc, #88]	; (80056c8 <R3_1_SwitchOffPWM+0xa4>)
 8005670:	6051      	str	r1, [r2, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8005672:	2204      	movs	r2, #4
 8005674:	601a      	str	r2, [r3, #0]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 8005676:	68da      	ldr	r2, [r3, #12]
 8005678:	4914      	ldr	r1, [pc, #80]	; (80056cc <R3_1_SwitchOffPWM+0xa8>)
 800567a:	400a      	ands	r2, r1
 800567c:	60da      	str	r2, [r3, #12]

  /* The ADC is not triggered anymore by the PWM timer */
  LL_ADC_REG_SetTriggerSource (ADC1, LL_ADC_REG_TRIG_SOFTWARE);
  
 /* We allow ADC usage for regular conversion on Systick*/
  pHandle->ADCRegularLocked=false; 
 800567e:	23a0      	movs	r3, #160	; 0xa0
 8005680:	2200      	movs	r2, #0
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8005682:	2101      	movs	r1, #1
 8005684:	54c2      	strb	r2, [r0, r3]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8005686:	4b0b      	ldr	r3, [pc, #44]	; (80056b4 <R3_1_SwitchOffPWM+0x90>)
 8005688:	3a02      	subs	r2, #2
 800568a:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800568c:	691a      	ldr	r2, [r3, #16]
 800568e:	4211      	tst	r1, r2
 8005690:	d0fc      	beq.n	800568c <R3_1_SwitchOffPWM+0x68>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8005692:	2202      	movs	r2, #2
 8005694:	4252      	negs	r2, r2
 8005696:	611a      	str	r2, [r3, #16]
  {}
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );

  return;
}
 8005698:	bd10      	pop	{r4, pc}
      LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
 800569a:	2248      	movs	r2, #72	; 0x48
 800569c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800569e:	5a82      	ldrh	r2, [r0, r2]
  WRITE_REG(GPIOx->BRR, PinMask);
 80056a0:	629a      	str	r2, [r3, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 80056a2:	224a      	movs	r2, #74	; 0x4a
 80056a4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80056a6:	5a82      	ldrh	r2, [r0, r2]
 80056a8:	629a      	str	r2, [r3, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 80056aa:	224c      	movs	r2, #76	; 0x4c
 80056ac:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80056ae:	5a82      	ldrh	r2, [r0, r2]
 80056b0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80056b2:	e7cc      	b.n	800564e <R3_1_SwitchOffPWM+0x2a>
 80056b4:	40012c00 	.word	0x40012c00
 80056b8:	ffff7fff 	.word	0xffff7fff
 80056bc:	40020008 	.word	0x40020008
 80056c0:	7fffffe8 	.word	0x7fffffe8
 80056c4:	40012400 	.word	0x40012400
 80056c8:	40020000 	.word	0x40020000
 80056cc:	fffff23f 	.word	0xfffff23f

080056d0 <R3_1_CurrentReadingCalibration>:
{
 80056d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056d2:	464e      	mov	r6, r9
 80056d4:	4645      	mov	r5, r8
 80056d6:	46de      	mov	lr, fp
 80056d8:	4657      	mov	r7, sl
 80056da:	b5e0      	push	{r5, r6, r7, lr}
  if (false == pHandle->_Super.offsetCalibStatus)
 80056dc:	2681      	movs	r6, #129	; 0x81
 80056de:	5d85      	ldrb	r5, [r0, r6]
{
 80056e0:	0004      	movs	r4, r0
 80056e2:	b083      	sub	sp, #12
  if (false == pHandle->_Super.offsetCalibStatus)
 80056e4:	2d00      	cmp	r5, #0
 80056e6:	d02e      	beq.n	8005746 <R3_1_CurrentReadingCalibration+0x76>
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80056e8:	4b47      	ldr	r3, [pc, #284]	; (8005808 <R3_1_CurrentReadingCalibration+0x138>)
 80056ea:	4948      	ldr	r1, [pc, #288]	; (800580c <R3_1_CurrentReadingCalibration+0x13c>)
 80056ec:	681a      	ldr	r2, [r3, #0]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80056ee:	2508      	movs	r5, #8
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80056f0:	400a      	ands	r2, r1
 80056f2:	601a      	str	r2, [r3, #0]
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	400a      	ands	r2, r1
 80056f8:	601a      	str	r2, [r3, #0]
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	400a      	ands	r2, r1
 80056fe:	601a      	str	r2, [r3, #0]
  LL_TIM_OC_SetCompareCH1( TIMx, pHandle->Half_PWMPeriod );
 8005700:	2298      	movs	r2, #152	; 0x98
 8005702:	5aa1      	ldrh	r1, [r4, r2]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005704:	4a42      	ldr	r2, [pc, #264]	; (8005810 <R3_1_CurrentReadingCalibration+0x140>)
 8005706:	6351      	str	r1, [r2, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8005708:	6391      	str	r1, [r2, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800570a:	63d1      	str	r1, [r2, #60]	; 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800570c:	4941      	ldr	r1, [pc, #260]	; (8005814 <R3_1_CurrentReadingCalibration+0x144>)
 800570e:	6808      	ldr	r0, [r1, #0]
 8005710:	4328      	orrs	r0, r5
 8005712:	6008      	str	r0, [r1, #0]
 8005714:	2080      	movs	r0, #128	; 0x80
 8005716:	680e      	ldr	r6, [r1, #0]
 8005718:	0100      	lsls	r0, r0, #4
 800571a:	4330      	orrs	r0, r6
 800571c:	6008      	str	r0, [r1, #0]
 800571e:	6819      	ldr	r1, [r3, #0]
 8005720:	4329      	orrs	r1, r5
 8005722:	6019      	str	r1, [r3, #0]
  SET_BIT(TIMx->CCER, Channels);
 8005724:	6a11      	ldr	r1, [r2, #32]
 8005726:	4b3c      	ldr	r3, [pc, #240]	; (8005818 <R3_1_CurrentReadingCalibration+0x148>)
 8005728:	430b      	orrs	r3, r1
 800572a:	6213      	str	r3, [r2, #32]
  pHandle->_Super.Sector = SECTOR_5;
 800572c:	237c      	movs	r3, #124	; 0x7c
 800572e:	2204      	movs	r2, #4
 8005730:	54e2      	strb	r2, [r4, r3]
  pHandle->_Super.BrakeActionLock = false;
 8005732:	2200      	movs	r2, #0
 8005734:	3309      	adds	r3, #9
 8005736:	54e2      	strb	r2, [r4, r3]
}
 8005738:	b003      	add	sp, #12
 800573a:	bcf0      	pop	{r4, r5, r6, r7}
 800573c:	46bb      	mov	fp, r7
 800573e:	46b2      	mov	sl, r6
 8005740:	46a9      	mov	r9, r5
 8005742:	46a0      	mov	r8, r4
 8005744:	bdf0      	pop	{r4, r5, r6, r7, pc}
    GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 8005746:	6803      	ldr	r3, [r0, #0]
    pHandle->PhaseCOffset = 0u;
 8005748:	2290      	movs	r2, #144	; 0x90
    GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 800574a:	9300      	str	r3, [sp, #0]
    SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 800574c:	6943      	ldr	r3, [r0, #20]
  CLEAR_BIT(TIMx->CCER, Channels);
 800574e:	4f30      	ldr	r7, [pc, #192]	; (8005810 <R3_1_CurrentReadingCalibration+0x140>)
 8005750:	9301      	str	r3, [sp, #4]
    pHandle->PhaseAOffset = 0u;
 8005752:	2388      	movs	r3, #136	; 0x88
 8005754:	50c5      	str	r5, [r0, r3]
 8005756:	469b      	mov	fp, r3
    pHandle->PhaseBOffset = 0u;
 8005758:	3304      	adds	r3, #4
 800575a:	50c5      	str	r5, [r0, r3]
 800575c:	469a      	mov	sl, r3
    pHandle->PolarizationCounter = 0u;
 800575e:	3312      	adds	r3, #18
    pHandle->PhaseCOffset = 0u;
 8005760:	5085      	str	r5, [r0, r2]
    pHandle->PolarizationCounter = 0u;
 8005762:	54c5      	strb	r5, [r0, r3]
 8005764:	6a3b      	ldr	r3, [r7, #32]
 8005766:	4a2d      	ldr	r2, [pc, #180]	; (800581c <R3_1_CurrentReadingCalibration+0x14c>)
    pHandle->CalibSector = SECTOR_5;
 8005768:	219f      	movs	r1, #159	; 0x9f
 800576a:	4013      	ands	r3, r2
 800576c:	623b      	str	r3, [r7, #32]
    pHandle->_Super.pFctGetPhaseCurrents     = &R3_1_HFCurrentsCalibrationAB;
 800576e:	4b2c      	ldr	r3, [pc, #176]	; (8005820 <R3_1_CurrentReadingCalibration+0x150>)
 8005770:	6003      	str	r3, [r0, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = &R3_1_SetADCSampPointCalibration;
 8005772:	4b2c      	ldr	r3, [pc, #176]	; (8005824 <R3_1_CurrentReadingCalibration+0x154>)
 8005774:	6143      	str	r3, [r0, #20]
    pHandle->CalibSector = SECTOR_5;
 8005776:	2304      	movs	r3, #4
 8005778:	5443      	strb	r3, [r0, r1]
    pHandle->_Super.Sector = SECTOR_5;
 800577a:	207c      	movs	r0, #124	; 0x7c
 800577c:	5423      	strb	r3, [r4, r0]
    R3_1_SwitchOnPWM( &pHandle->_Super );
 800577e:	0020      	movs	r0, r4
 8005780:	f7ff fed2 	bl	8005528 <R3_1_SwitchOnPWM>
    waitForPolarizationEnd( TIMx,
 8005784:	209e      	movs	r0, #158	; 0x9e
                            pHandle->pParams_str->RepetitionCounter,
 8005786:	23a4      	movs	r3, #164	; 0xa4
    waitForPolarizationEnd( TIMx,
 8005788:	4681      	mov	r9, r0
 800578a:	3848      	subs	r0, #72	; 0x48
 800578c:	4680      	mov	r8, r0
 800578e:	2159      	movs	r1, #89	; 0x59
                            pHandle->pParams_str->RepetitionCounter,
 8005790:	58e3      	ldr	r3, [r4, r3]
    waitForPolarizationEnd( TIMx,
 8005792:	44a1      	add	r9, r4
 8005794:	44a0      	add	r8, r4
 8005796:	5c5a      	ldrb	r2, [r3, r1]
 8005798:	0038      	movs	r0, r7
 800579a:	464b      	mov	r3, r9
 800579c:	4641      	mov	r1, r8
 800579e:	f7ff fc8d 	bl	80050bc <waitForPolarizationEnd>
    R3_1_SwitchOffPWM( &pHandle->_Super );
 80057a2:	0020      	movs	r0, r4
 80057a4:	f7ff ff3e 	bl	8005624 <R3_1_SwitchOffPWM>
    pHandle->_Super.pFctGetPhaseCurrents = &R3_1_HFCurrentsCalibrationC;
 80057a8:	4b1f      	ldr	r3, [pc, #124]	; (8005828 <R3_1_CurrentReadingCalibration+0x158>)
    pHandle->CalibSector = SECTOR_1;
 80057aa:	219f      	movs	r1, #159	; 0x9f
    pHandle->_Super.pFctGetPhaseCurrents = &R3_1_HFCurrentsCalibrationC;
 80057ac:	6023      	str	r3, [r4, #0]
    pHandle->_Super.Sector = SECTOR_1;
 80057ae:	207c      	movs	r0, #124	; 0x7c
    pHandle->PolarizationCounter = 0;
 80057b0:	239e      	movs	r3, #158	; 0x9e
    pHandle->CalibSector = SECTOR_1;
 80057b2:	5465      	strb	r5, [r4, r1]
    pHandle->_Super.Sector = SECTOR_1;
 80057b4:	5425      	strb	r5, [r4, r0]
    R3_1_SwitchOnPWM( &pHandle->_Super );
 80057b6:	0020      	movs	r0, r4
    pHandle->PolarizationCounter = 0;
 80057b8:	54e5      	strb	r5, [r4, r3]
    R3_1_SwitchOnPWM( &pHandle->_Super );
 80057ba:	f7ff feb5 	bl	8005528 <R3_1_SwitchOnPWM>
                            pHandle->pParams_str->RepetitionCounter,
 80057be:	23a4      	movs	r3, #164	; 0xa4
    waitForPolarizationEnd( TIMx,
 80057c0:	2159      	movs	r1, #89	; 0x59
                            pHandle->pParams_str->RepetitionCounter,
 80057c2:	58e3      	ldr	r3, [r4, r3]
    waitForPolarizationEnd( TIMx,
 80057c4:	0038      	movs	r0, r7
 80057c6:	5c5a      	ldrb	r2, [r3, r1]
 80057c8:	464b      	mov	r3, r9
 80057ca:	4641      	mov	r1, r8
 80057cc:	f7ff fc76 	bl	80050bc <waitForPolarizationEnd>
    R3_1_SwitchOffPWM( &pHandle->_Super );
 80057d0:	0020      	movs	r0, r4
 80057d2:	f7ff ff27 	bl	8005624 <R3_1_SwitchOffPWM>
    pHandle->PhaseAOffset = pHandle->PhaseAOffset / NB_CONVERSIONS;
 80057d6:	465b      	mov	r3, fp
 80057d8:	4659      	mov	r1, fp
 80057da:	58e3      	ldr	r3, [r4, r3]
    pHandle->PhaseCOffset = pHandle->PhaseCOffset / NB_CONVERSIONS;
 80057dc:	2290      	movs	r2, #144	; 0x90
    pHandle->PhaseAOffset = pHandle->PhaseAOffset / NB_CONVERSIONS;
 80057de:	091b      	lsrs	r3, r3, #4
 80057e0:	5063      	str	r3, [r4, r1]
    pHandle->PhaseBOffset = pHandle->PhaseBOffset / NB_CONVERSIONS;
 80057e2:	4653      	mov	r3, sl
 80057e4:	4651      	mov	r1, sl
 80057e6:	58e3      	ldr	r3, [r4, r3]
 80057e8:	091b      	lsrs	r3, r3, #4
 80057ea:	5063      	str	r3, [r4, r1]
    pHandle->PhaseCOffset = pHandle->PhaseCOffset / NB_CONVERSIONS;
 80057ec:	58a3      	ldr	r3, [r4, r2]
 80057ee:	091b      	lsrs	r3, r3, #4
 80057f0:	50a3      	str	r3, [r4, r2]
    if (0U == pHandle->_Super.SWerror)
 80057f2:	2356      	movs	r3, #86	; 0x56
 80057f4:	5ae3      	ldrh	r3, [r4, r3]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d101      	bne.n	80057fe <R3_1_CurrentReadingCalibration+0x12e>
      pHandle->_Super.offsetCalibStatus = true;
 80057fa:	3301      	adds	r3, #1
 80057fc:	55a3      	strb	r3, [r4, r6]
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 80057fe:	9b00      	ldr	r3, [sp, #0]
 8005800:	6023      	str	r3, [r4, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 8005802:	9b01      	ldr	r3, [sp, #4]
 8005804:	6163      	str	r3, [r4, #20]
 8005806:	e76f      	b.n	80056e8 <R3_1_CurrentReadingCalibration+0x18>
 8005808:	40012c1c 	.word	0x40012c1c
 800580c:	fffff7ff 	.word	0xfffff7ff
 8005810:	40012c00 	.word	0x40012c00
 8005814:	40012c18 	.word	0x40012c18
 8005818:	00000555 	.word	0x00000555
 800581c:	fffffaaa 	.word	0xfffffaaa
 8005820:	080050f1 	.word	0x080050f1
 8005824:	08005461 	.word	0x08005461
 8005828:	0800513d 	.word	0x0800513d

0800582c <R3_1_TIMx_UP_IRQHandler>:
  */
void * R3_1_TIMx_UP_IRQHandler( PWMC_R3_1_Handle_t * pHandle )
{
  
  /* Set the trigger polarity as computed inside SetADCSampPointSectX*/
  LL_ADC_REG_SetTriggerEdge (ADC1, pHandle->ADCTriggerEdge);
 800582c:	2394      	movs	r3, #148	; 0x94
{
 800582e:	b5f0      	push	{r4, r5, r6, r7, lr}
  LL_ADC_REG_SetTriggerEdge (ADC1, pHandle->ADCTriggerEdge);
 8005830:	58c1      	ldr	r1, [r0, r3]
{
 8005832:	46ce      	mov	lr, r9
  LL_ADC_REG_SetTriggerEdge (ADC1, pHandle->ADCTriggerEdge);
 8005834:	4699      	mov	r9, r3
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN, ExternalTriggerEdge);
 8005836:	4b1e      	ldr	r3, [pc, #120]	; (80058b0 <R3_1_TIMx_UP_IRQHandler+0x84>)
{
 8005838:	4647      	mov	r7, r8
 800583a:	68da      	ldr	r2, [r3, #12]
 800583c:	4d1d      	ldr	r5, [pc, #116]	; (80058b4 <R3_1_TIMx_UP_IRQHandler+0x88>)
 800583e:	b580      	push	{r7, lr}
 8005840:	402a      	ands	r2, r5
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 8005842:	2580      	movs	r5, #128	; 0x80
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN, ExternalTriggerEdge);
 8005844:	430a      	orrs	r2, r1
 8005846:	60da      	str	r2, [r3, #12]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 8005848:	68da      	ldr	r2, [r3, #12]
 800584a:	491b      	ldr	r1, [pc, #108]	; (80058b8 <R3_1_TIMx_UP_IRQHandler+0x8c>)
 800584c:	00ed      	lsls	r5, r5, #3
 800584e:	400a      	ands	r2, r1
 8005850:	432a      	orrs	r2, r5
 8005852:	60da      	str	r2, [r3, #12]
  /* set ADC trigger source */
  LL_ADC_REG_SetTriggerSource(ADC1, LL_ADC_REG_TRIG_EXT_TIM1_TRGO);
  /* Set scan direction according to the sector */  
  LL_ADC_REG_SetSequencerScanDirection(ADC1, pHandle->pParams_str->ADCScandir[pHandle->_Super.Sector]<<ADC_CFGR1_SCANDIR_Pos);
 8005854:	22a4      	movs	r2, #164	; 0xa4
 8005856:	5887      	ldr	r7, [r0, r2]
 8005858:	3a28      	subs	r2, #40	; 0x28
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_SCANDIR, ScanDirection);
 800585a:	68d9      	ldr	r1, [r3, #12]
 800585c:	5c82      	ldrb	r2, [r0, r2]
 800585e:	468c      	mov	ip, r1
 8005860:	18b9      	adds	r1, r7, r2
 8005862:	315a      	adds	r1, #90	; 0x5a
 8005864:	7809      	ldrb	r1, [r1, #0]
 8005866:	2604      	movs	r6, #4
 8005868:	0089      	lsls	r1, r1, #2
 800586a:	4688      	mov	r8, r1
 800586c:	4661      	mov	r1, ip
 800586e:	4644      	mov	r4, r8
 8005870:	43b1      	bics	r1, r6
 8005872:	430c      	orrs	r4, r1
  /* Configure the ADC scheduler as selected inside SetADCSampPointSectX*/
  ADC1->CHSELR = pHandle->pParams_str->ADCConfig[pHandle->_Super.Sector];
 8005874:	0092      	lsls	r2, r2, #2
 8005876:	60dc      	str	r4, [r3, #12]
 8005878:	18ba      	adds	r2, r7, r2
 800587a:	6852      	ldr	r2, [r2, #4]
 800587c:	629a      	str	r2, [r3, #40]	; 0x28
  /* ReConfigure sampling time, as deconfigured by reg_conv_manager */
  LL_ADC_SetSamplingTimeCommonChannels ( ADC1, pHandle->pParams_str->b_ISamplingTime );
 800587e:	2258      	movs	r2, #88	; 0x58
 8005880:	5cba      	ldrb	r2, [r7, r2]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8005882:	2707      	movs	r7, #7
 8005884:	6959      	ldr	r1, [r3, #20]
 8005886:	43b9      	bics	r1, r7
 8005888:	430a      	orrs	r2, r1
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800588a:	490c      	ldr	r1, [pc, #48]	; (80058bc <R3_1_TIMx_UP_IRQHandler+0x90>)
 800588c:	615a      	str	r2, [r3, #20]
 800588e:	684a      	ldr	r2, [r1, #4]
 8005890:	3769      	adds	r7, #105	; 0x69
 8005892:	433a      	orrs	r2, r7
 8005894:	604a      	str	r2, [r1, #4]
  MODIFY_REG(ADCx->CR,
 8005896:	689a      	ldr	r2, [r3, #8]
 8005898:	4909      	ldr	r1, [pc, #36]	; (80058c0 <R3_1_TIMx_UP_IRQHandler+0x94>)
 800589a:	400a      	ands	r2, r1
 800589c:	4332      	orrs	r2, r6
 800589e:	609a      	str	r2, [r3, #8]
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_OC4REF);
  /* ADC needs to be restarted because DMA is configured as limited */
  LL_ADC_REG_StartConversion( ADC1 );

  /* Reset the ADC trigger edge for next conversion */
  pHandle->ADCTriggerEdge = LL_ADC_REG_TRIG_EXT_RISING;
 80058a0:	464b      	mov	r3, r9
 80058a2:	50c5      	str	r5, [r0, r3]

  return &pHandle->_Super.Motor;
 80058a4:	307a      	adds	r0, #122	; 0x7a
}
 80058a6:	bcc0      	pop	{r6, r7}
 80058a8:	46b9      	mov	r9, r7
 80058aa:	46b0      	mov	r8, r6
 80058ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058ae:	46c0      	nop			; (mov r8, r8)
 80058b0:	40012400 	.word	0x40012400
 80058b4:	fffff3ff 	.word	0xfffff3ff
 80058b8:	fffff23f 	.word	0xfffff23f
 80058bc:	40012c00 	.word	0x40012c00
 80058c0:	7fffffe8 	.word	0x7fffffe8

080058c4 <RVBS_Clear>:
  {
#endif
    uint16_t aux;
    uint16_t index;

    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 80058c4:	8a43      	ldrh	r3, [r0, #18]
 80058c6:	8981      	ldrh	r1, [r0, #12]
{
 80058c8:	b530      	push	{r4, r5, lr}
    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 80058ca:	18c9      	adds	r1, r1, r3
 80058cc:	0849      	lsrs	r1, r1, #1
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 80058ce:	8943      	ldrh	r3, [r0, #10]
 80058d0:	040d      	lsls	r5, r1, #16
 80058d2:	430d      	orrs	r5, r1
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d008      	beq.n	80058ea <RVBS_Clear+0x26>
 80058d8:	2300      	movs	r3, #0
    {
      pHandle->aBuffer[index] = aux;
 80058da:	6944      	ldr	r4, [r0, #20]
 80058dc:	005a      	lsls	r2, r3, #1
 80058de:	5311      	strh	r1, [r2, r4]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 80058e0:	3301      	adds	r3, #1
 80058e2:	8942      	ldrh	r2, [r0, #10]
 80058e4:	b29b      	uxth	r3, r3
 80058e6:	429a      	cmp	r2, r3
 80058e8:	d8f8      	bhi.n	80058dc <RVBS_Clear+0x18>
    }
    pHandle->_Super.LatestConv = aux;
    pHandle->_Super.AvBusVoltage_d = aux;
    pHandle->index = 0U;
 80058ea:	2300      	movs	r3, #0
    pHandle->_Super.LatestConv = aux;
 80058ec:	6045      	str	r5, [r0, #4]
    pHandle->index = 0U;
 80058ee:	7643      	strb	r3, [r0, #25]
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
}
 80058f0:	bd30      	pop	{r4, r5, pc}
 80058f2:	46c0      	nop			; (mov r8, r8)

080058f4 <RVBS_Init>:
{
 80058f4:	b510      	push	{r4, lr}
    RVBS_Clear(pHandle);
 80058f6:	f7ff ffe5 	bl	80058c4 <RVBS_Clear>
}
 80058fa:	bd10      	pop	{r4, pc}

080058fc <RVBS_CheckFaultState>:
  *         bus voltage and protection threshold values
  * @param  pHandle related RDivider_Handle_t
  * @retval uint16_t Fault code error
  */
__weak uint16_t RVBS_CheckFaultState(RDivider_Handle_t *pHandle)
{
 80058fc:	b510      	push	{r4, lr}
  }
  else
  {
#endif
	/* If both thresholds are equal, single threshold feature is used */
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 80058fe:	8982      	ldrh	r2, [r0, #12]
 8005900:	89c1      	ldrh	r1, [r0, #14]
{
 8005902:	0003      	movs	r3, r0
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 8005904:	428a      	cmp	r2, r1
 8005906:	d00d      	beq.n	8005924 <RVBS_CheckFaultState+0x28>
      }
	}
    else
    {
      /* If both thresholds are different, hysteresis feature is used (Brake mode) */
      if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 8005908:	88c4      	ldrh	r4, [r0, #6]
 800590a:	8a40      	ldrh	r0, [r0, #18]
 800590c:	42a0      	cmp	r0, r4
 800590e:	d807      	bhi.n	8005920 <RVBS_CheckFaultState+0x24>
      {
        fault = MC_UNDER_VOLT;
      }
      else if ( false == pHandle->OverVoltageHysteresisUpDir )
 8005910:	7c18      	ldrb	r0, [r3, #16]
 8005912:	2800      	cmp	r0, #0
 8005914:	d10f      	bne.n	8005936 <RVBS_CheckFaultState+0x3a>
      {
        if (pHandle->_Super.AvBusVoltage_d < pHandle->OverVoltageThresholdLow)
 8005916:	42a1      	cmp	r1, r4
 8005918:	d913      	bls.n	8005942 <RVBS_CheckFaultState+0x46>
        {
          pHandle->OverVoltageHysteresisUpDir = true;
 800591a:	2201      	movs	r2, #1
 800591c:	741a      	strb	r2, [r3, #16]
          fault = MC_NO_ERROR;
 800591e:	e000      	b.n	8005922 <RVBS_CheckFaultState+0x26>
        fault = MC_UNDER_VOLT;
 8005920:	2004      	movs	r0, #4
    }
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
  return (fault);
}
 8005922:	bd10      	pop	{r4, pc}
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 8005924:	88c0      	ldrh	r0, [r0, #6]
 8005926:	4282      	cmp	r2, r0
 8005928:	d30b      	bcc.n	8005942 <RVBS_CheckFaultState+0x46>
      else if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 800592a:	8a5b      	ldrh	r3, [r3, #18]
 800592c:	4298      	cmp	r0, r3
 800592e:	4180      	sbcs	r0, r0
 8005930:	4240      	negs	r0, r0
 8005932:	0080      	lsls	r0, r0, #2
 8005934:	e7f5      	b.n	8005922 <RVBS_CheckFaultState+0x26>
          fault = MC_NO_ERROR;
 8005936:	2000      	movs	r0, #0
        if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 8005938:	42a2      	cmp	r2, r4
 800593a:	d2f2      	bcs.n	8005922 <RVBS_CheckFaultState+0x26>
          pHandle->OverVoltageHysteresisUpDir = false;
 800593c:	7418      	strb	r0, [r3, #16]
          fault = MC_OVER_VOLT;
 800593e:	3002      	adds	r0, #2
 8005940:	e7ef      	b.n	8005922 <RVBS_CheckFaultState+0x26>
        fault = MC_OVER_VOLT;
 8005942:	2002      	movs	r0, #2
 8005944:	e7ed      	b.n	8005922 <RVBS_CheckFaultState+0x26>
 8005946:	46c0      	nop			; (mov r8, r8)

08005948 <RVBS_CalcAvVbus>:
{
 8005948:	b5f0      	push	{r4, r5, r6, r7, lr}
 800594a:	46c6      	mov	lr, r8
    if (0xFFFFU == hAux)
 800594c:	4b17      	ldr	r3, [pc, #92]	; (80059ac <RVBS_CalcAvVbus+0x64>)
{
 800594e:	0004      	movs	r4, r0
 8005950:	000d      	movs	r5, r1
 8005952:	b500      	push	{lr}
    if (0xFFFFU == hAux)
 8005954:	4299      	cmp	r1, r3
 8005956:	d01d      	beq.n	8005994 <RVBS_CalcAvVbus+0x4c>
      pHandle->aBuffer[pHandle->index] = hAux;
 8005958:	7e43      	ldrb	r3, [r0, #25]
 800595a:	6942      	ldr	r2, [r0, #20]
 800595c:	4698      	mov	r8, r3
 800595e:	005b      	lsls	r3, r3, #1
 8005960:	5299      	strh	r1, [r3, r2]
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8005962:	7a87      	ldrb	r7, [r0, #10]
 8005964:	8946      	ldrh	r6, [r0, #10]
 8005966:	2f00      	cmp	r7, #0
 8005968:	d01e      	beq.n	80059a8 <RVBS_CalcAvVbus+0x60>
 800596a:	2300      	movs	r3, #0
      wtemp = 0u;
 800596c:	2000      	movs	r0, #0
        wtemp += pHandle->aBuffer[i];
 800596e:	8811      	ldrh	r1, [r2, #0]
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8005970:	3301      	adds	r3, #1
 8005972:	b2db      	uxtb	r3, r3
        wtemp += pHandle->aBuffer[i];
 8005974:	1840      	adds	r0, r0, r1
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8005976:	3202      	adds	r2, #2
 8005978:	42bb      	cmp	r3, r7
 800597a:	d1f8      	bne.n	800596e <RVBS_CalcAvVbus+0x26>
      wtemp /= pHandle->LowPassFilterBW;
 800597c:	0031      	movs	r1, r6
 800597e:	f7fa fbc3 	bl	8000108 <__udivsi3>
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 8005982:	b280      	uxth	r0, r0
      if ((uint16_t)pHandle->index < (pHandle->LowPassFilterBW - 1U))
 8005984:	3e01      	subs	r6, #1
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 8005986:	80e0      	strh	r0, [r4, #6]
      pHandle->_Super.LatestConv = hAux;
 8005988:	80a5      	strh	r5, [r4, #4]
      if ((uint16_t)pHandle->index < (pHandle->LowPassFilterBW - 1U))
 800598a:	45b0      	cmp	r8, r6
 800598c:	d209      	bcs.n	80059a2 <RVBS_CalcAvVbus+0x5a>
        pHandle->index++;
 800598e:	4647      	mov	r7, r8
 8005990:	3701      	adds	r7, #1
 8005992:	7667      	strb	r7, [r4, #25]
    pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 8005994:	0020      	movs	r0, r4
 8005996:	f7ff ffb1 	bl	80058fc <RVBS_CheckFaultState>
 800599a:	8120      	strh	r0, [r4, #8]
}
 800599c:	bc80      	pop	{r7}
 800599e:	46b8      	mov	r8, r7
 80059a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pHandle->index = 0U;
 80059a2:	2300      	movs	r3, #0
 80059a4:	7663      	strb	r3, [r4, #25]
 80059a6:	e7f5      	b.n	8005994 <RVBS_CalcAvVbus+0x4c>
      wtemp /= pHandle->LowPassFilterBW;
 80059a8:	2000      	movs	r0, #0
 80059aa:	e7eb      	b.n	8005984 <RVBS_CalcAvVbus+0x3c>
 80059ac:	0000ffff 	.word	0x0000ffff

080059b0 <REMNG_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->Ext = 0;
 80059b0:	2300      	movs	r3, #0
 80059b2:	6083      	str	r3, [r0, #8]
    pHandle->TargetFinal = 0;
 80059b4:	6043      	str	r3, [r0, #4]
    pHandle->RampRemainingStep = 0U;
 80059b6:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 80059b8:	6103      	str	r3, [r0, #16]
    pHandle->ScalingFactor = 1U;
 80059ba:	3301      	adds	r3, #1
 80059bc:	6143      	str	r3, [r0, #20]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
}
 80059be:	4770      	bx	lr

080059c0 <REMNG_Calc>:
    int32_t current_ref;

    current_ref = pHandle->Ext;

    /* Update the variable and terminates the ramp if needed */
    if (pHandle->RampRemainingStep > 1U)
 80059c0:	68c3      	ldr	r3, [r0, #12]
{
 80059c2:	b570      	push	{r4, r5, r6, lr}
 80059c4:	0004      	movs	r4, r0
    current_ref = pHandle->Ext;
 80059c6:	6885      	ldr	r5, [r0, #8]
    if (pHandle->RampRemainingStep > 1U)
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d909      	bls.n	80059e0 <REMNG_Calc+0x20>
    {
      /* Increment/decrement the reference value */
      current_ref += pHandle->IncDecAmount;
 80059cc:	6902      	ldr	r2, [r0, #16]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep --;
 80059ce:	3b01      	subs	r3, #1
      current_ref += pHandle->IncDecAmount;
 80059d0:	18ad      	adds	r5, r5, r2
    {
      /* Do nothing */
    }

    pHandle->Ext = current_ref;
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 80059d2:	6941      	ldr	r1, [r0, #20]
      pHandle->RampRemainingStep --;
 80059d4:	60c3      	str	r3, [r0, #12]
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 80059d6:	0028      	movs	r0, r5
 80059d8:	f7fa fc20 	bl	800021c <__divsi3>
    pHandle->Ext = current_ref;
 80059dc:	60a5      	str	r5, [r4, #8]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
  return (ret_val);
}
 80059de:	bd70      	pop	{r4, r5, r6, pc}
    else if (1U == pHandle->RampRemainingStep)
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d004      	beq.n	80059ee <REMNG_Calc+0x2e>
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 80059e4:	6941      	ldr	r1, [r0, #20]
 80059e6:	0028      	movs	r0, r5
 80059e8:	f7fa fc18 	bl	800021c <__divsi3>
 80059ec:	e7f6      	b.n	80059dc <REMNG_Calc+0x1c>
      pHandle->RampRemainingStep = 0U;
 80059ee:	2300      	movs	r3, #0
      current_ref = pHandle->TargetFinal * ((int32_t)pHandle->ScalingFactor);
 80059f0:	6840      	ldr	r0, [r0, #4]
 80059f2:	6965      	ldr	r5, [r4, #20]
      pHandle->RampRemainingStep = 0U;
 80059f4:	60e3      	str	r3, [r4, #12]
      current_ref = pHandle->TargetFinal * ((int32_t)pHandle->ScalingFactor);
 80059f6:	4345      	muls	r5, r0
      pHandle->RampRemainingStep = 0U;
 80059f8:	e7f0      	b.n	80059dc <REMNG_Calc+0x1c>
 80059fa:	46c0      	nop			; (mov r8, r8)

080059fc <REMNG_RampCompleted>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (0U == pHandle->RampRemainingStep)
 80059fc:	68c0      	ldr	r0, [r0, #12]
 80059fe:	4243      	negs	r3, r0
 8005a00:	4158      	adcs	r0, r3
      /* nothing to do */
    }
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
  return (retVal);
 8005a02:	b2c0      	uxtb	r0, r0

}
 8005a04:	4770      	bx	lr
 8005a06:	46c0      	nop			; (mov r8, r8)

08005a08 <getScalingFactor>:
  {
    TargetAbs = (uint32_t)Target;
  }
  for (i = 1U; i < 32U; i++)
  {
    uint32_t limit = (((uint32_t)1) << (31U - i));
 8005a08:	2180      	movs	r1, #128	; 0x80
    aux = -Target;
 8005a0a:	17c3      	asrs	r3, r0, #31
 8005a0c:	18c0      	adds	r0, r0, r3
 8005a0e:	4058      	eors	r0, r3
    uint32_t limit = (((uint32_t)1) << (31U - i));
 8005a10:	0609      	lsls	r1, r1, #24
{
 8005a12:	2301      	movs	r3, #1
 8005a14:	e002      	b.n	8005a1c <getScalingFactor+0x14>
  for (i = 1U; i < 32U; i++)
 8005a16:	3301      	adds	r3, #1
 8005a18:	2b20      	cmp	r3, #32
 8005a1a:	d007      	beq.n	8005a2c <getScalingFactor+0x24>
    uint32_t limit = (((uint32_t)1) << (31U - i));
 8005a1c:	000a      	movs	r2, r1
 8005a1e:	40da      	lsrs	r2, r3
    if (TargetAbs >= limit)
 8005a20:	4290      	cmp	r0, r2
 8005a22:	d3f8      	bcc.n	8005a16 <getScalingFactor+0xe>
    else
    {
      /* Nothing to do */
    }
  }
  return (((uint32_t)1) << (i - 1U));
 8005a24:	2001      	movs	r0, #1
 8005a26:	3b01      	subs	r3, #1
 8005a28:	4098      	lsls	r0, r3
}
 8005a2a:	4770      	bx	lr
 8005a2c:	2080      	movs	r0, #128	; 0x80
 8005a2e:	0600      	lsls	r0, r0, #24
 8005a30:	e7fb      	b.n	8005a2a <getScalingFactor+0x22>
 8005a32:	46c0      	nop			; (mov r8, r8)

08005a34 <REMNG_ExecRamp>:
{
 8005a34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a36:	464f      	mov	r7, r9
 8005a38:	0004      	movs	r4, r0
 8005a3a:	46d6      	mov	lr, sl
 8005a3c:	4646      	mov	r6, r8
 8005a3e:	0015      	movs	r5, r2
 8005a40:	b5c0      	push	{r6, r7, lr}
    current_ref = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8005a42:	6880      	ldr	r0, [r0, #8]
{
 8005a44:	000f      	movs	r7, r1
    current_ref = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8005a46:	6961      	ldr	r1, [r4, #20]
    if (0U == Durationms)
 8005a48:	2a00      	cmp	r2, #0
 8005a4a:	d10e      	bne.n	8005a6a <REMNG_ExecRamp+0x36>
      pHandle->ScalingFactor = getScalingFactor(TargetFinal);
 8005a4c:	0038      	movs	r0, r7
 8005a4e:	f7ff ffdb 	bl	8005a08 <getScalingFactor>
 8005a52:	6160      	str	r0, [r4, #20]
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8005a54:	4378      	muls	r0, r7
 8005a56:	60a0      	str	r0, [r4, #8]
      pHandle->IncDecAmount = 0;
 8005a58:	2000      	movs	r0, #0
      pHandle->RampRemainingStep = 0U;
 8005a5a:	60e5      	str	r5, [r4, #12]
      pHandle->IncDecAmount = 0;
 8005a5c:	6120      	str	r0, [r4, #16]
}
 8005a5e:	2001      	movs	r0, #1
 8005a60:	bce0      	pop	{r5, r6, r7}
 8005a62:	46ba      	mov	sl, r7
 8005a64:	46b1      	mov	r9, r6
 8005a66:	46a8      	mov	r8, r5
 8005a68:	bdf0      	pop	{r4, r5, r6, r7, pc}
    current_ref = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8005a6a:	f7fa fbd7 	bl	800021c <__divsi3>
      uint32_t wScalingFactor = getScalingFactor(TargetFinal - current_ref);
 8005a6e:	1a3b      	subs	r3, r7, r0
    current_ref = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8005a70:	4680      	mov	r8, r0
      uint32_t wScalingFactor = getScalingFactor(TargetFinal - current_ref);
 8005a72:	0018      	movs	r0, r3
 8005a74:	4699      	mov	r9, r3
 8005a76:	f7ff ffc7 	bl	8005a08 <getScalingFactor>
 8005a7a:	4682      	mov	sl, r0
      uint32_t wScalingFactor2 = getScalingFactor(current_ref);
 8005a7c:	4640      	mov	r0, r8
 8005a7e:	f7ff ffc3 	bl	8005a08 <getScalingFactor>
 8005a82:	0006      	movs	r6, r0
      uint32_t wScalingFactor3 = getScalingFactor(TargetFinal);
 8005a84:	0038      	movs	r0, r7
 8005a86:	f7ff ffbf 	bl	8005a08 <getScalingFactor>
      if (wScalingFactor <  wScalingFactor2)
 8005a8a:	45b2      	cmp	sl, r6
 8005a8c:	d214      	bcs.n	8005ab8 <REMNG_ExecRamp+0x84>
        if (wScalingFactor < wScalingFactor3)
 8005a8e:	4656      	mov	r6, sl
 8005a90:	4286      	cmp	r6, r0
 8005a92:	d813      	bhi.n	8005abc <REMNG_ExecRamp+0x88>
      pHandle->Ext = current_ref * ((int32_t)pHandle->ScalingFactor);
 8005a94:	4643      	mov	r3, r8
      aux /= 1000U;
 8005a96:	21fa      	movs	r1, #250	; 0xfa
      pHandle->Ext = current_ref * ((int32_t)pHandle->ScalingFactor);
 8005a98:	4373      	muls	r3, r6
      aux = Durationms * ((uint32_t)pHandle->FrequencyHz); /* Check for overflow and use prescaler */
 8005a9a:	6820      	ldr	r0, [r4, #0]
      pHandle->ScalingFactor = wScalingFactorMin;
 8005a9c:	6166      	str	r6, [r4, #20]
      aux = Durationms * ((uint32_t)pHandle->FrequencyHz); /* Check for overflow and use prescaler */
 8005a9e:	4368      	muls	r0, r5
      pHandle->Ext = current_ref * ((int32_t)pHandle->ScalingFactor);
 8005aa0:	60a3      	str	r3, [r4, #8]
      pHandle->TargetFinal = TargetFinal;
 8005aa2:	6067      	str	r7, [r4, #4]
      aux /= 1000U;
 8005aa4:	0089      	lsls	r1, r1, #2
 8005aa6:	f7fa fb2f 	bl	8000108 <__udivsi3>
      pHandle->RampRemainingStep++;
 8005aaa:	1c45      	adds	r5, r0, #1
      aux1 = (TargetFinal - current_ref) * ((int32_t)pHandle->ScalingFactor);
 8005aac:	4648      	mov	r0, r9
      aux1 /= ((int32_t)pHandle->RampRemainingStep);
 8005aae:	0029      	movs	r1, r5
      aux1 = (TargetFinal - current_ref) * ((int32_t)pHandle->ScalingFactor);
 8005ab0:	4370      	muls	r0, r6
      aux1 /= ((int32_t)pHandle->RampRemainingStep);
 8005ab2:	f7fa fbb3 	bl	800021c <__divsi3>
      pHandle->IncDecAmount = aux1;
 8005ab6:	e7d0      	b.n	8005a5a <REMNG_ExecRamp+0x26>
        if (wScalingFactor2 < wScalingFactor3)
 8005ab8:	4286      	cmp	r6, r0
 8005aba:	d9eb      	bls.n	8005a94 <REMNG_ExecRamp+0x60>
 8005abc:	0006      	movs	r6, r0
 8005abe:	e7e9      	b.n	8005a94 <REMNG_ExecRamp+0x60>

08005ac0 <RUC_Init>:
__weak void RUC_Init(RevUpCtrl_Handle_t *pHandle,
                     SpeednTorqCtrl_Handle_t *pSTC,
                     VirtualSpeedSensor_Handle_t *pVSS,
                     STO_Handle_t *pSNSL,
                     PWMC_Handle_t *pPWM)
{
 8005ac0:	b510      	push	{r4, lr}
    RevUpCtrl_PhaseParams_t *pRUCPhaseParams = &pHandle->ParamsData[0];
    uint8_t bPhase = 0U;

    pHandle->pSTC = pSTC;
    pHandle->pVSS = pVSS;
    pHandle->pSNSL = pSNSL;
 8005ac2:	6703      	str	r3, [r0, #112]	; 0x70
    pHandle->pPWM = pPWM;
 8005ac4:	9b02      	ldr	r3, [sp, #8]
    pHandle->pVSS = pVSS;
 8005ac6:	66c2      	str	r2, [r0, #108]	; 0x6c
    pHandle->pPWM = pPWM;
 8005ac8:	6743      	str	r3, [r0, #116]	; 0x74
    pHandle->OTFSCLowside = false;
 8005aca:	2200      	movs	r2, #0
 8005acc:	2354      	movs	r3, #84	; 0x54
    pHandle->pSTC = pSTC;
 8005ace:	6681      	str	r1, [r0, #104]	; 0x68
    pHandle->OTFSCLowside = false;
 8005ad0:	52c2      	strh	r2, [r0, r3]
    pHandle->EnteredZone1 = false;

    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
    {
      /* Dump HF data for now HF data are forced to 16 bits */
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8005ad2:	6943      	ldr	r3, [r0, #20]
{
 8005ad4:	0004      	movs	r4, r0
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d01f      	beq.n	8005b1a <RUC_Init+0x5a>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8005ada:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d01f      	beq.n	8005b20 <RUC_Init+0x60>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8005ae0:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d01f      	beq.n	8005b26 <RUC_Init+0x66>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8005ae6:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d01f      	beq.n	8005b2c <RUC_Init+0x6c>
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	2105      	movs	r1, #5
 8005af0:	3204      	adds	r2, #4
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d012      	beq.n	8005b1c <RUC_Init+0x5c>
    {
      /* nothing to do error */
    }
    else
    {
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8005af6:	0053      	lsls	r3, r2, #1
 8005af8:	189b      	adds	r3, r3, r2
 8005afa:	2200      	movs	r2, #0
 8005afc:	009b      	lsls	r3, r3, #2
 8005afe:	18e3      	adds	r3, r4, r3
 8005b00:	615a      	str	r2, [r3, #20]

      pHandle->bPhaseNbr = bPhase;
 8005b02:	2348      	movs	r3, #72	; 0x48

      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 8005b04:	2064      	movs	r0, #100	; 0x64
      pHandle->bPhaseNbr = bPhase;
 8005b06:	54e1      	strb	r1, [r4, r3]
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 8005b08:	21fa      	movs	r1, #250	; 0xfa
 8005b0a:	8823      	ldrh	r3, [r4, #0]
 8005b0c:	0089      	lsls	r1, r1, #2
 8005b0e:	4358      	muls	r0, r3
 8005b10:	f7fa fafa 	bl	8000108 <__udivsi3>
 8005b14:	2356      	movs	r3, #86	; 0x56
 8005b16:	54e0      	strb	r0, [r4, r3]
    }
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
}
 8005b18:	bd10      	pop	{r4, pc}
      bPhase++;
 8005b1a:	2101      	movs	r1, #1
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8005b1c:	1e4a      	subs	r2, r1, #1
 8005b1e:	e7ea      	b.n	8005af6 <RUC_Init+0x36>
      bPhase++;
 8005b20:	2102      	movs	r1, #2
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8005b22:	1e4a      	subs	r2, r1, #1
 8005b24:	e7e7      	b.n	8005af6 <RUC_Init+0x36>
      bPhase++;
 8005b26:	2103      	movs	r1, #3
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8005b28:	1e4a      	subs	r2, r1, #1
 8005b2a:	e7e4      	b.n	8005af6 <RUC_Init+0x36>
      bPhase++;
 8005b2c:	2104      	movs	r1, #4
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8005b2e:	1e4a      	subs	r2, r1, #1
 8005b30:	e7e1      	b.n	8005af6 <RUC_Init+0x36>
 8005b32:	46c0      	nop			; (mov r8, r8)

08005b34 <RUC_Clear>:
  * @param  pHandle: Pointer on Handle structure of RevUp controller.
  * @param  hMotorDirection: Rotor rotation direction.
  *         This parameter must be -1 or +1.
  */
__weak void RUC_Clear(RevUpCtrl_Handle_t *pHandle, int16_t hMotorDirection)
{
 8005b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

    pHandle->hDirection = hMotorDirection;
    pHandle->EnteredZone1 = false;

    /* Initializes the rev up stages counter */
    pHandle->bStageCnt = 0U;
 8005b36:	2258      	movs	r2, #88	; 0x58
 8005b38:	2300      	movs	r3, #0
{
 8005b3a:	0004      	movs	r4, r0
 8005b3c:	000d      	movs	r5, r1
    SpeednTorqCtrl_Handle_t *pSTC = pHandle->pSTC;
 8005b3e:	6e87      	ldr	r7, [r0, #104]	; 0x68
    VirtualSpeedSensor_Handle_t *pVSS = pHandle->pVSS;
 8005b40:	6ec6      	ldr	r6, [r0, #108]	; 0x6c
    pHandle->hDirection = hMotorDirection;
 8005b42:	80c1      	strh	r1, [r0, #6]
    pHandle->bStageCnt = 0U;
 8005b44:	5483      	strb	r3, [r0, r2]
    pHandle->bOTFRelCounter = 0U;
 8005b46:	3a05      	subs	r2, #5
 8005b48:	5483      	strb	r3, [r0, r2]
    pHandle->OTFSCLowside = false;
 8005b4a:	3201      	adds	r2, #1
 8005b4c:	5283      	strh	r3, [r0, r2]

    /* Calls the clear method of VSS */
    VSS_Clear(pVSS);
 8005b4e:	0030      	movs	r0, r6
 8005b50:	f000 fc76 	bl	8006440 <VSS_Clear>

    /* Sets the STC in torque mode */
    STC_SetControlMode(pSTC, MCM_TORQUE_MODE);
 8005b54:	0038      	movs	r0, r7
 8005b56:	2104      	movs	r1, #4
 8005b58:	f000 f8dc 	bl	8005d14 <STC_SetControlMode>

    /* Sets the mechanical starting angle of VSS */
    VSS_SetMecAngle(pVSS, pHandle->hStartingMecAngle * hMotorDirection);
 8005b5c:	8861      	ldrh	r1, [r4, #2]
 8005b5e:	b2ad      	uxth	r5, r5
 8005b60:	4369      	muls	r1, r5
 8005b62:	0030      	movs	r0, r6
 8005b64:	b209      	sxth	r1, r1
 8005b66:	f000 fd19 	bl	800659c <VSS_SetMecAngle>

    /* Sets to zero the starting torque of STC */
    (void)STC_ExecRamp(pSTC, 0, 0U);
 8005b6a:	0038      	movs	r0, r7
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	2100      	movs	r1, #0
 8005b70:	f000 f8d4 	bl	8005d1c <STC_ExecRamp>

    /* Gives the first command to STC and VSS */
    (void)STC_ExecRamp(pSTC, pPhaseParams->hFinalTorque * hMotorDirection, (uint32_t)(pPhaseParams->hDurationms));
 8005b74:	8a21      	ldrh	r1, [r4, #16]
 8005b76:	0038      	movs	r0, r7
 8005b78:	4369      	muls	r1, r5
 8005b7a:	89a2      	ldrh	r2, [r4, #12]
 8005b7c:	b209      	sxth	r1, r1
 8005b7e:	f000 f8cd 	bl	8005d1c <STC_ExecRamp>

    VSS_SetMecAcceleration(pVSS, pPhaseParams->hFinalMecSpeedUnit * hMotorDirection, pPhaseParams->hDurationms);
 8005b82:	89e1      	ldrh	r1, [r4, #14]
 8005b84:	0030      	movs	r0, r6
 8005b86:	4369      	muls	r1, r5
 8005b88:	89a2      	ldrh	r2, [r4, #12]
 8005b8a:	b209      	sxth	r1, r1
 8005b8c:	f000 fd12 	bl	80065b4 <VSS_SetMecAcceleration>

    /* Compute hPhaseRemainingTicks */
    pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pPhaseParams->hDurationms)
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
                                              / 1000U );
 8005b90:	21fa      	movs	r1, #250	; 0xfa
    pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pPhaseParams->hDurationms)
 8005b92:	89a3      	ldrh	r3, [r4, #12]
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 8005b94:	8820      	ldrh	r0, [r4, #0]
                                              / 1000U );
 8005b96:	0089      	lsls	r1, r1, #2
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 8005b98:	4358      	muls	r0, r3
                                              / 1000U );
 8005b9a:	f7fa fab5 	bl	8000108 <__udivsi3>

    pHandle->hPhaseRemainingTicks++;

    /* Set the next phases parameter pointer */
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t *)pPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8005b9e:	6963      	ldr	r3, [r4, #20]

    /* Timeout counter for PLL reset during OTF */
    pHandle->bResetPLLCnt = 0U;
 8005ba0:	2200      	movs	r2, #0
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t *)pPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8005ba2:	60a3      	str	r3, [r4, #8]
    pHandle->bResetPLLCnt = 0U;
 8005ba4:	2357      	movs	r3, #87	; 0x57
    pHandle->hPhaseRemainingTicks++;
 8005ba6:	3001      	adds	r0, #1
 8005ba8:	80a0      	strh	r0, [r4, #4]
    pHandle->bResetPLLCnt = 0U;
 8005baa:	54e2      	strb	r2, [r4, r3]
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
}
 8005bac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005bae:	46c0      	nop			; (mov r8, r8)

08005bb0 <RUC_Exec>:
  * @brief  FOC Main Rev-Up controller procedure executing overall programmed phases.
  * @param  pHandle: Pointer on Handle structure of RevUp controller.
  *  @retval Boolean set to false when entire Rev-Up phases have been completed.
  */
__weak bool RUC_Exec(RevUpCtrl_Handle_t *pHandle)
{
 8005bb0:	b570      	push	{r4, r5, r6, lr}
    retVal = false;
  }
  else
  {
#endif
    if (pHandle->hPhaseRemainingTicks > 0U)
 8005bb2:	8883      	ldrh	r3, [r0, #4]
{
 8005bb4:	0004      	movs	r4, r0
    if (pHandle->hPhaseRemainingTicks > 0U)
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d126      	bne.n	8005c08 <RUC_Exec+0x58>
      /* Nothing to do */
    }

    if (0U == pHandle->hPhaseRemainingTicks)
    {
      if (pHandle->pCurrentPhaseParams != MC_NULL)
 8005bba:	68a3      	ldr	r3, [r4, #8]
        /* Increases the rev up stages counter */
        pHandle->bStageCnt++;
      }
      else
      {
        retVal = false;
 8005bbc:	2000      	movs	r0, #0
      if (pHandle->pCurrentPhaseParams != MC_NULL)
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d021      	beq.n	8005c06 <RUC_Exec+0x56>
        (void)STC_ExecRamp(pHandle->pSTC, pHandle->pCurrentPhaseParams->hFinalTorque * pHandle->hDirection,
 8005bc2:	881a      	ldrh	r2, [r3, #0]
 8005bc4:	8899      	ldrh	r1, [r3, #4]
 8005bc6:	88e3      	ldrh	r3, [r4, #6]
 8005bc8:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8005bca:	4359      	muls	r1, r3
 8005bcc:	b209      	sxth	r1, r1
 8005bce:	f000 f8a5 	bl	8005d1c <STC_ExecRamp>
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 8005bd2:	68a3      	ldr	r3, [r4, #8]
        VSS_SetMecAcceleration(pHandle->pVSS,
 8005bd4:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8005bd6:	881a      	ldrh	r2, [r3, #0]
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 8005bd8:	8859      	ldrh	r1, [r3, #2]
 8005bda:	88e3      	ldrh	r3, [r4, #6]
 8005bdc:	4359      	muls	r1, r3
        VSS_SetMecAcceleration(pHandle->pVSS,
 8005bde:	b209      	sxth	r1, r1
 8005be0:	f000 fce8 	bl	80065b4 <VSS_SetMecAcceleration>
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 8005be4:	21fa      	movs	r1, #250	; 0xfa
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 8005be6:	68a5      	ldr	r5, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 8005be8:	8820      	ldrh	r0, [r4, #0]
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 8005bea:	882b      	ldrh	r3, [r5, #0]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 8005bec:	0089      	lsls	r1, r1, #2
 8005bee:	4358      	muls	r0, r3
 8005bf0:	f7fa fa8a 	bl	8000108 <__udivsi3>
        pHandle->bStageCnt++;
 8005bf4:	2258      	movs	r2, #88	; 0x58
        pHandle->hPhaseRemainingTicks++;
 8005bf6:	3001      	adds	r0, #1
 8005bf8:	80a0      	strh	r0, [r4, #4]
  bool retVal = true;
 8005bfa:	2001      	movs	r0, #1
        pHandle->pCurrentPhaseParams = pHandle->pCurrentPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 8005bfc:	68ab      	ldr	r3, [r5, #8]
 8005bfe:	60a3      	str	r3, [r4, #8]
        pHandle->bStageCnt++;
 8005c00:	5ca3      	ldrb	r3, [r4, r2]
 8005c02:	3301      	adds	r3, #1
 8005c04:	54a3      	strb	r3, [r4, r2]
    }
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
  return (retVal);
}
 8005c06:	bd70      	pop	{r4, r5, r6, pc}
      pHandle->hPhaseRemainingTicks--;
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	b29b      	uxth	r3, r3
 8005c0c:	8083      	strh	r3, [r0, #4]
    if (0U == pHandle->hPhaseRemainingTicks)
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d0d3      	beq.n	8005bba <RUC_Exec+0xa>
  bool retVal = true;
 8005c12:	2001      	movs	r0, #1
 8005c14:	e7f7      	b.n	8005c06 <RUC_Exec+0x56>
 8005c16:	46c0      	nop			; (mov r8, r8)

08005c18 <RUC_FirstAccelerationStageReached>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (pHandle->bStageCnt >= pHandle->bFirstAccelerationStage)
 8005c18:	2358      	movs	r3, #88	; 0x58
 8005c1a:	5cc2      	ldrb	r2, [r0, r3]
 8005c1c:	3b0f      	subs	r3, #15
 8005c1e:	5cc3      	ldrb	r3, [r0, r3]
 8005c20:	2000      	movs	r0, #0
 8005c22:	429a      	cmp	r2, r3
 8005c24:	4140      	adcs	r0, r0
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
  return (retVal);
 8005c26:	b2c0      	uxtb	r0, r0
}
 8005c28:	4770      	bx	lr
 8005c2a:	46c0      	nop			; (mov r8, r8)

08005c2c <RUC_GetNumberOfPhases>:
__weak uint8_t RUC_GetNumberOfPhases(RevUpCtrl_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  return ((MC_NULL == pHandle) ? 0U : (uint8_t)pHandle->bPhaseNbr);
#else
  return ((uint8_t)pHandle->bPhaseNbr);
 8005c2c:	2348      	movs	r3, #72	; 0x48
 8005c2e:	5cc0      	ldrb	r0, [r0, r3]
#endif
}
 8005c30:	4770      	bx	lr
 8005c32:	46c0      	nop			; (mov r8, r8)

08005c34 <SPD_GetElAngle>:
__weak int16_t SPD_GetElAngle(const SpeednPosFdbk_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hElAngle);
#else
  return (pHandle->hElAngle);
 8005c34:	2304      	movs	r3, #4
 8005c36:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 8005c38:	4770      	bx	lr
 8005c3a:	46c0      	nop			; (mov r8, r8)

08005c3c <SPD_GetAvrgMecSpeedUnit>:
__weak int16_t SPD_GetAvrgMecSpeedUnit(const SpeednPosFdbk_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrMecSpeedUnit);
#else
  return (pHandle->hAvrMecSpeedUnit);
 8005c3c:	230c      	movs	r3, #12
 8005c3e:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 8005c40:	4770      	bx	lr
 8005c42:	46c0      	nop			; (mov r8, r8)

08005c44 <SPD_GetInstElSpeedDpp>:
__weak int16_t SPD_GetInstElSpeedDpp(const SpeednPosFdbk_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->InstantaneousElSpeedDpp);
#else
  return (pHandle->InstantaneousElSpeedDpp);
 8005c44:	2310      	movs	r3, #16
 8005c46:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 8005c48:	4770      	bx	lr
 8005c4a:	46c0      	nop			; (mov r8, r8)

08005c4c <SPD_IsMecSpeedReliable>:
  * - Called at least with the same periodicity on which speed control is executed.
  *         -

  */
__weak bool SPD_IsMecSpeedReliable(SpeednPosFdbk_Handle_t *pHandle, const int16_t *pMecSpeedUnit)
{
 8005c4c:	b570      	push	{r4, r5, r6, lr}
    bool SpeedError = false;

    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

    /* Compute absoulte value of mechanical speed */
    if (*pMecSpeedUnit < 0)
 8005c4e:	2200      	movs	r2, #0
 8005c50:	5e8a      	ldrsh	r2, [r1, r2]
    uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 8005c52:	78c4      	ldrb	r4, [r0, #3]
    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 8005c54:	7803      	ldrb	r3, [r0, #0]
    if (*pMecSpeedUnit < 0)
 8005c56:	2a00      	cmp	r2, #0
 8005c58:	db24      	blt.n	8005ca4 <SPD_IsMecSpeedReliable+0x58>
      hAux = -(*pMecSpeedUnit);
      hAbsMecSpeedUnit = (uint16_t)hAux;
    }
    else
    {
      hAbsMecSpeedUnit = (uint16_t)(*pMecSpeedUnit);
 8005c5a:	b292      	uxth	r2, r2
    else
    {
      /* Nothing to do */
    }

    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 8005c5c:	8ac6      	ldrh	r6, [r0, #22]
    {
      SpeedError = true;
 8005c5e:	2101      	movs	r1, #1
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 8005c60:	8a85      	ldrh	r5, [r0, #20]
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 8005c62:	4296      	cmp	r6, r2
 8005c64:	d802      	bhi.n	8005c6c <SPD_IsMecSpeedReliable+0x20>
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 8005c66:	4295      	cmp	r5, r2
 8005c68:	41ad      	sbcs	r5, r5
 8005c6a:	4269      	negs	r1, r5
    {
      /* Nothing to do */
    }

    /* Compute absoulte value of mechanical acceleration */
    if (pHandle->hMecAccelUnitP < 0)
 8005c6c:	2512      	movs	r5, #18
 8005c6e:	5f42      	ldrsh	r2, [r0, r5]
 8005c70:	2a00      	cmp	r2, #0
 8005c72:	db14      	blt.n	8005c9e <SPD_IsMecSpeedReliable+0x52>
      hAux = -(pHandle->hMecAccelUnitP);
      hAbsMecAccelUnitP = (uint16_t)hAux;
    }
    else
    {
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
 8005c74:	b292      	uxth	r2, r2
    }

    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 8005c76:	8b05      	ldrh	r5, [r0, #24]
 8005c78:	4295      	cmp	r5, r2
 8005c7a:	d301      	bcc.n	8005c80 <SPD_IsMecSpeedReliable+0x34>
    else
    {
      /* Nothing to do */
    }

    if (true == SpeedError)
 8005c7c:	2900      	cmp	r1, #0
 8005c7e:	d009      	beq.n	8005c94 <SPD_IsMecSpeedReliable+0x48>
    {
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 8005c80:	429c      	cmp	r4, r3
 8005c82:	d901      	bls.n	8005c88 <SPD_IsMecSpeedReliable+0x3c>
      {
        bSpeedErrorNumber++;
 8005c84:	3301      	adds	r3, #1
 8005c86:	b2db      	uxtb	r3, r3
    else
    {
      /* Nothing to do */
    }

    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8005c88:	7003      	strb	r3, [r0, #0]
    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 8005c8a:	1b18      	subs	r0, r3, r4
 8005c8c:	1e42      	subs	r2, r0, #1
 8005c8e:	4190      	sbcs	r0, r2
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  }
#endif
  return (SpeedSensorReliability);
 8005c90:	b2c0      	uxtb	r0, r0
}
 8005c92:	bd70      	pop	{r4, r5, r6, pc}
        bSpeedErrorNumber = 0u;
 8005c94:	42a3      	cmp	r3, r4
 8005c96:	4149      	adcs	r1, r1
 8005c98:	4249      	negs	r1, r1
 8005c9a:	400b      	ands	r3, r1
 8005c9c:	e7f4      	b.n	8005c88 <SPD_IsMecSpeedReliable+0x3c>
      hAux = -(pHandle->hMecAccelUnitP);
 8005c9e:	4252      	negs	r2, r2
 8005ca0:	b292      	uxth	r2, r2
      hAbsMecAccelUnitP = (uint16_t)hAux;
 8005ca2:	e7e8      	b.n	8005c76 <SPD_IsMecSpeedReliable+0x2a>
      hAux = -(*pMecSpeedUnit);
 8005ca4:	4252      	negs	r2, r2
 8005ca6:	b292      	uxth	r2, r2
      hAbsMecSpeedUnit = (uint16_t)hAux;
 8005ca8:	e7d8      	b.n	8005c5c <SPD_IsMecSpeedReliable+0x10>
 8005caa:	46c0      	nop			; (mov r8, r8)

08005cac <SPD_GetS16Speed>:
  * -- INT16_MAX when the average mechanical speed is equal to
  * @ref SpeednPosFdbk_Handle_t::hMaxReliableMecSpeedUnit "hMaxReliableMecSpeedUnit" ,\n
  * - Called for speed monitoring through MotorPilote.
  */
__weak int16_t SPD_GetS16Speed(const SpeednPosFdbk_Handle_t *pHandle)
{
 8005cac:	0003      	movs	r3, r0
 8005cae:	b510      	push	{r4, lr}
    tempValue = 0;
  }
  else
  {
#endif
    int32_t wAux = (int32_t)pHandle->hAvrMecSpeedUnit;
 8005cb0:	210c      	movs	r1, #12
 8005cb2:	5e42      	ldrsh	r2, [r0, r1]
    wAux *= INT16_MAX;
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 8005cb4:	2114      	movs	r1, #20
 8005cb6:	5e59      	ldrsh	r1, [r3, r1]
    wAux *= INT16_MAX;
 8005cb8:	03d0      	lsls	r0, r2, #15
 8005cba:	1a80      	subs	r0, r0, r2
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 8005cbc:	f7fa faae 	bl	800021c <__divsi3>
    tempValue = (int16_t)wAux;
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  }
#endif
  return (tempValue);
 8005cc0:	b200      	sxth	r0, r0
}
 8005cc2:	bd10      	pop	{r4, pc}

08005cc4 <STC_Init>:
  else
  {
#endif
    pHandle->PISpeed = pPI;
    pHandle->SPD = SPD_Handle;
    pHandle->Mode = pHandle->ModeDefault;
 8005cc4:	232a      	movs	r3, #42	; 0x2a
    pHandle->SPD = SPD_Handle;
 8005cc6:	6142      	str	r2, [r0, #20]
    pHandle->PISpeed = pPI;
 8005cc8:	6101      	str	r1, [r0, #16]
    pHandle->Mode = pHandle->ModeDefault;
 8005cca:	5cc3      	ldrb	r3, [r0, r3]
 8005ccc:	7003      	strb	r3, [r0, #0]
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8005cce:	222c      	movs	r2, #44	; 0x2c
 8005cd0:	5e83      	ldrsh	r3, [r0, r2]
 8005cd2:	041b      	lsls	r3, r3, #16
 8005cd4:	6043      	str	r3, [r0, #4]
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 8005cd6:	222e      	movs	r2, #46	; 0x2e
 8005cd8:	5e83      	ldrsh	r3, [r0, r2]
 8005cda:	041b      	lsls	r3, r3, #16
 8005cdc:	6083      	str	r3, [r0, #8]
    pHandle->TargetFinal = 0;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	8043      	strh	r3, [r0, #2]
    pHandle->RampRemainingStep = 0U;
 8005ce2:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 8005ce4:	6183      	str	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8005ce6:	4770      	bx	lr

08005ce8 <STC_SetSpeedSensor>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SPD = SPD_Handle;
 8005ce8:	6141      	str	r1, [r0, #20]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8005cea:	4770      	bx	lr

08005cec <STC_GetSpeedSensor>:
__weak SpeednPosFdbk_Handle_t *STC_GetSpeedSensor(SpeednTorqCtrl_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL ==  pHandle) ? MC_NULL : pHandle->SPD);
#else
  return (pHandle->SPD);
 8005cec:	6940      	ldr	r0, [r0, #20]
#endif
}
 8005cee:	4770      	bx	lr

08005cf0 <STC_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (MCM_SPEED_MODE == pHandle->Mode)
 8005cf0:	7803      	ldrb	r3, [r0, #0]
{
 8005cf2:	b510      	push	{r4, lr}
    if (MCM_SPEED_MODE == pHandle->Mode)
 8005cf4:	2b03      	cmp	r3, #3
 8005cf6:	d000      	beq.n	8005cfa <STC_Clear+0xa>
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8005cf8:	bd10      	pop	{r4, pc}
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
 8005cfa:	2100      	movs	r1, #0
 8005cfc:	6900      	ldr	r0, [r0, #16]
 8005cfe:	f7ff f959 	bl	8004fb4 <PID_SetIntegralTerm>
}
 8005d02:	e7f9      	b.n	8005cf8 <STC_Clear+0x8>

08005d04 <STC_GetMecSpeedRefUnit>:
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt >> 16));
#else
  return ((int16_t)(pHandle->SpeedRefUnitExt >> 16));
 8005d04:	2306      	movs	r3, #6
 8005d06:	5ec0      	ldrsh	r0, [r0, r3]
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt / 65536));
#else
  return ((int16_t)(pHandle->SpeedRefUnitExt / 65536));
#endif
#endif
}
 8005d08:	4770      	bx	lr
 8005d0a:	46c0      	nop			; (mov r8, r8)

08005d0c <STC_GetTorqueRef>:
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->TorqueRef >> 16));
#else
  return ((int16_t)(pHandle->TorqueRef >> 16));
 8005d0c:	230a      	movs	r3, #10
 8005d0e:	5ec0      	ldrsh	r0, [r0, r3]
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->TorqueRef / 65536));
#else
  return ((int16_t)(pHandle->TorqueRef / 65536));
#endif
#endif
}
 8005d10:	4770      	bx	lr
 8005d12:	46c0      	nop			; (mov r8, r8)

08005d14 <STC_SetControlMode>:
  }
  else
  {
#endif
    pHandle->Mode = bMode;
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 8005d14:	2300      	movs	r3, #0
    pHandle->Mode = bMode;
 8005d16:	7001      	strb	r1, [r0, #0]
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 8005d18:	60c3      	str	r3, [r0, #12]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8005d1a:	4770      	bx	lr

08005d1c <STC_ExecRamp>:
  * @ref EncAlignCtrl "Encoder Alignment Control",
  * @ref PositionControl "Position Control" loop or
  * speed regulation with @ref SpeedRegulatorPotentiometer Speed potentiometer.
  */
__weak bool STC_ExecRamp(SpeednTorqCtrl_Handle_t *pHandle, int16_t hTargetFinal, uint32_t hDurationms)
{
 8005d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint32_t wAux;
    int32_t wAux1;
    int16_t hCurrentReference;

    /* Check if the hTargetFinal is out of the bound of application */
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8005d1e:	7803      	ldrb	r3, [r0, #0]
{
 8005d20:	0004      	movs	r4, r0
 8005d22:	000d      	movs	r5, r1
 8005d24:	0016      	movs	r6, r2
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8005d26:	2b04      	cmp	r3, #4
 8005d28:	d012      	beq.n	8005d50 <STC_ExecRamp+0x34>
    }
    else
    {
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 8005d2a:	2306      	movs	r3, #6
 8005d2c:	5ec7      	ldrsh	r7, [r0, r3]
#else
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt / 65536);
#endif

#ifdef CHECK_BOUNDARY
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 8005d2e:	8bc3      	ldrh	r3, [r0, #30]
 8005d30:	4299      	cmp	r1, r3
 8005d32:	dd01      	ble.n	8005d38 <STC_ExecRamp+0x1c>
        allowedRange = false;
 8005d34:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (allowedRange);
}
 8005d36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      else if (hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit)
 8005d38:	2224      	movs	r2, #36	; 0x24
 8005d3a:	5e83      	ldrsh	r3, [r0, r2]
 8005d3c:	428b      	cmp	r3, r1
 8005d3e:	dcf9      	bgt.n	8005d34 <STC_ExecRamp+0x18>
      else if ((int32_t)hTargetFinal < (int32_t)pHandle->MinAppPositiveMecSpeedUnit)
 8005d40:	8c03      	ldrh	r3, [r0, #32]
 8005d42:	4299      	cmp	r1, r3
 8005d44:	da0e      	bge.n	8005d64 <STC_ExecRamp+0x48>
        if (hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit)
 8005d46:	2222      	movs	r2, #34	; 0x22
 8005d48:	5e83      	ldrsh	r3, [r0, r2]
 8005d4a:	428b      	cmp	r3, r1
 8005d4c:	dbf2      	blt.n	8005d34 <STC_ExecRamp+0x18>
 8005d4e:	e009      	b.n	8005d64 <STC_ExecRamp+0x48>
      hCurrentReference = STC_GetTorqueRef(pHandle);
 8005d50:	f7ff ffdc 	bl	8005d0c <STC_GetTorqueRef>
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxPositiveTorque)
 8005d54:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
      hCurrentReference = STC_GetTorqueRef(pHandle);
 8005d56:	0007      	movs	r7, r0
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxPositiveTorque)
 8005d58:	429d      	cmp	r5, r3
 8005d5a:	dceb      	bgt.n	8005d34 <STC_ExecRamp+0x18>
      if ((int32_t)hTargetFinal < (int32_t)pHandle->MinNegativeTorque)
 8005d5c:	2228      	movs	r2, #40	; 0x28
 8005d5e:	5ea3      	ldrsh	r3, [r4, r2]
 8005d60:	42ab      	cmp	r3, r5
 8005d62:	dce7      	bgt.n	8005d34 <STC_ExecRamp+0x18>
      if (0U == hDurationms)
 8005d64:	2e00      	cmp	r6, #0
 8005d66:	d109      	bne.n	8005d7c <STC_ExecRamp+0x60>
        if (MCM_SPEED_MODE == pHandle->Mode)
 8005d68:	7823      	ldrb	r3, [r4, #0]
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 8005d6a:	042d      	lsls	r5, r5, #16
        if (MCM_SPEED_MODE == pHandle->Mode)
 8005d6c:	2b03      	cmp	r3, #3
 8005d6e:	d015      	beq.n	8005d9c <STC_ExecRamp+0x80>
          pHandle->TorqueRef = ((int32_t)hTargetFinal) * 65536;
 8005d70:	60a5      	str	r5, [r4, #8]
        pHandle->RampRemainingStep = 0U;
 8005d72:	2300      	movs	r3, #0
 8005d74:	2001      	movs	r0, #1
 8005d76:	60e3      	str	r3, [r4, #12]
        pHandle->IncDecAmount = 0;
 8005d78:	61a3      	str	r3, [r4, #24]
 8005d7a:	e7dc      	b.n	8005d36 <STC_ExecRamp+0x1a>
        wAux /= 1000U;
 8005d7c:	21fa      	movs	r1, #250	; 0xfa
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8005d7e:	8ba0      	ldrh	r0, [r4, #28]
        pHandle->TargetFinal = hTargetFinal;
 8005d80:	8065      	strh	r5, [r4, #2]
        wAux /= 1000U;
 8005d82:	0089      	lsls	r1, r1, #2
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8005d84:	4370      	muls	r0, r6
        wAux /= 1000U;
 8005d86:	f7fa f9bf 	bl	8000108 <__udivsi3>
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 8005d8a:	1bed      	subs	r5, r5, r7
        pHandle->RampRemainingStep++;
 8005d8c:	1c41      	adds	r1, r0, #1
 8005d8e:	60e1      	str	r1, [r4, #12]
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 8005d90:	0428      	lsls	r0, r5, #16
        wAux1 /= ((int32_t)pHandle->RampRemainingStep);
 8005d92:	f7fa fa43 	bl	800021c <__divsi3>
        pHandle->IncDecAmount = wAux1;
 8005d96:	61a0      	str	r0, [r4, #24]
 8005d98:	2001      	movs	r0, #1
 8005d9a:	e7cc      	b.n	8005d36 <STC_ExecRamp+0x1a>
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 8005d9c:	6065      	str	r5, [r4, #4]
 8005d9e:	e7e8      	b.n	8005d72 <STC_ExecRamp+0x56>

08005da0 <STC_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->RampRemainingStep = 0U;
 8005da0:	2300      	movs	r3, #0
 8005da2:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 8005da4:	6183      	str	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8005da6:	4770      	bx	lr

08005da8 <STC_CalcTorqueReference>:
    int32_t wCurrentReference;
    int16_t hMeasuredSpeed;
    int16_t hTargetSpeed;
    int16_t hError;

    if (MCM_TORQUE_MODE == pHandle->Mode)
 8005da8:	7802      	ldrb	r2, [r0, #0]
{
 8005daa:	b570      	push	{r4, r5, r6, lr}
 8005dac:	0004      	movs	r4, r0
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8005dae:	2a04      	cmp	r2, #4
 8005db0:	d022      	beq.n	8005df8 <STC_CalcTorqueReference+0x50>
    {
      wCurrentReference = pHandle->TorqueRef;
    }
    else
    {
      wCurrentReference = pHandle->SpeedRefUnitExt;
 8005db2:	6845      	ldr	r5, [r0, #4]
    }

    /* Update the speed reference or the torque reference according to the mode
       and terminates the ramp if needed */
    if (pHandle->RampRemainingStep > 1U)
 8005db4:	68e3      	ldr	r3, [r4, #12]
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d908      	bls.n	8005dcc <STC_CalcTorqueReference+0x24>
    {
      /* Increment/decrement the reference value */
      wCurrentReference += pHandle->IncDecAmount;
 8005dba:	69a1      	ldr	r1, [r4, #24]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep--;
 8005dbc:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 8005dbe:	186d      	adds	r5, r5, r1
      pHandle->RampRemainingStep--;
 8005dc0:	60e3      	str	r3, [r4, #12]
    else
    {
      pHandle->TorqueRef = wCurrentReference;
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hTorqueReference = (int16_t)(wCurrentReference >> 16);
 8005dc2:	1428      	asrs	r0, r5, #16
    if (MCM_SPEED_MODE == pHandle->Mode)
 8005dc4:	2a03      	cmp	r2, #3
 8005dc6:	d00b      	beq.n	8005de0 <STC_CalcTorqueReference+0x38>
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 8005dc8:	60a5      	str	r5, [r4, #8]
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (hTorqueReference);
}
 8005dca:	bd70      	pop	{r4, r5, r6, pc}
    else if (1U == pHandle->RampRemainingStep)
 8005dcc:	2b01      	cmp	r3, #1
 8005dce:	d1f8      	bne.n	8005dc2 <STC_CalcTorqueReference+0x1a>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8005dd0:	2302      	movs	r3, #2
 8005dd2:	5ee5      	ldrsh	r5, [r4, r3]
      pHandle->RampRemainingStep = 0U;
 8005dd4:	2300      	movs	r3, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8005dd6:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep = 0U;
 8005dd8:	60e3      	str	r3, [r4, #12]
      hTorqueReference = (int16_t)(wCurrentReference >> 16);
 8005dda:	1428      	asrs	r0, r5, #16
    if (MCM_SPEED_MODE == pHandle->Mode)
 8005ddc:	2a03      	cmp	r2, #3
 8005dde:	d1f3      	bne.n	8005dc8 <STC_CalcTorqueReference+0x20>
      hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit(pHandle->SPD);
 8005de0:	6960      	ldr	r0, [r4, #20]
 8005de2:	f7ff ff2b 	bl	8005c3c <SPD_GetAvrgMecSpeedUnit>
      hTargetSpeed = (int16_t)(wCurrentReference >> 16);
 8005de6:	1429      	asrs	r1, r5, #16
      hError = hTargetSpeed - hMeasuredSpeed;
 8005de8:	1a09      	subs	r1, r1, r0
      hTorqueReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 8005dea:	b209      	sxth	r1, r1
 8005dec:	6920      	ldr	r0, [r4, #16]
 8005dee:	f7ff f8eb 	bl	8004fc8 <PI_Controller>
      pHandle->SpeedRefUnitExt = wCurrentReference;
 8005df2:	6065      	str	r5, [r4, #4]
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 8005df4:	0405      	lsls	r5, r0, #16
 8005df6:	e7e7      	b.n	8005dc8 <STC_CalcTorqueReference+0x20>
      wCurrentReference = pHandle->TorqueRef;
 8005df8:	6885      	ldr	r5, [r0, #8]
 8005dfa:	e7db      	b.n	8005db4 <STC_CalcTorqueReference+0xc>

08005dfc <STC_GetMecSpeedRefUnitDefault>:
__weak int16_t STC_GetMecSpeedRefUnitDefault(SpeednTorqCtrl_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL == pHandle) ? 0 : pHandle->MecSpeedRefUnitDefault);
#else
  return (pHandle->MecSpeedRefUnitDefault);
 8005dfc:	232c      	movs	r3, #44	; 0x2c
 8005dfe:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 8005e00:	4770      	bx	lr
 8005e02:	46c0      	nop			; (mov r8, r8)

08005e04 <STC_GetDefaultIqdref>:
    IqdRefDefault.q = pHandle->TorqueRefDefault;
    IqdRefDefault.d = pHandle->IdrefDefault;
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (IqdRefDefault);
 8005e04:	8e03      	ldrh	r3, [r0, #48]	; 0x30
 8005e06:	8dc0      	ldrh	r0, [r0, #46]	; 0x2e
 8005e08:	041b      	lsls	r3, r3, #16
{
 8005e0a:	b082      	sub	sp, #8
  return (IqdRefDefault);
 8005e0c:	4318      	orrs	r0, r3
}
 8005e0e:	b002      	add	sp, #8
 8005e10:	4770      	bx	lr
 8005e12:	46c0      	nop			; (mov r8, r8)

08005e14 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *
  * - Called during the CHARGE_BOOT_CAP, SWITCH_OVER and WAIT_STOP_MOTOR states of the MC state machine
  * into MediumFrequencyTask to initialize the speed reference.
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed(SpeednTorqCtrl_Handle_t *pHandle)
{
 8005e14:	b510      	push	{r4, lr}
 8005e16:	0004      	movs	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SpeedRefUnitExt = ((int32_t)SPD_GetAvrgMecSpeedUnit(pHandle->SPD)) * (int32_t)65536;
 8005e18:	6940      	ldr	r0, [r0, #20]
 8005e1a:	f7ff ff0f 	bl	8005c3c <SPD_GetAvrgMecSpeedUnit>
 8005e1e:	0400      	lsls	r0, r0, #16
 8005e20:	6060      	str	r0, [r4, #4]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8005e22:	bd10      	pop	{r4, pc}

08005e24 <STO_PLL_CalcElAngle>:
  * @param  pInput: Pointer to the observer inputs structure.
  * @retval int16_t Rotor electrical angle (s16Degrees).
  */
//cstat !MISRAC2012-Rule-8.13
__weak int16_t STO_PLL_CalcElAngle(STO_PLL_Handle_t *pHandle, Observer_Inputs_t *pInputs)
{
 8005e24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e26:	46de      	mov	lr, fp
 8005e28:	4657      	mov	r7, sl
 8005e2a:	464e      	mov	r6, r9
 8005e2c:	4645      	mov	r5, r8
 8005e2e:	b5e0      	push	{r5, r6, r7, lr}
 8005e30:	0004      	movs	r4, r0
 8005e32:	b08f      	sub	sp, #60	; 0x3c
  int16_t retValue;

  if ((MC_NULL == pHandle) || (MC_NULL == pInputs))
 8005e34:	2800      	cmp	r0, #0
 8005e36:	d100      	bne.n	8005e3a <STO_PLL_CalcElAngle+0x16>
 8005e38:	e0e6      	b.n	8006008 <STO_PLL_CalcElAngle+0x1e4>
 8005e3a:	2900      	cmp	r1, #0
 8005e3c:	d100      	bne.n	8005e40 <STO_PLL_CalcElAngle+0x1c>
 8005e3e:	e0e3      	b.n	8006008 <STO_PLL_CalcElAngle+0x1e4>
    int16_t hIbeta_err;
    int16_t hRotor_Speed;
    int16_t hValfa;
    int16_t hVbeta;

    if (pHandle->wBemf_alfa_est > (((int32_t)pHandle->hF2) * INT16_MAX))
 8005e40:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8005e42:	4698      	mov	r8, r3
 8005e44:	232e      	movs	r3, #46	; 0x2e
 8005e46:	5ec2      	ldrsh	r2, [r0, r3]
 8005e48:	03d3      	lsls	r3, r2, #15
 8005e4a:	1a9b      	subs	r3, r3, r2
 8005e4c:	4598      	cmp	r8, r3
 8005e4e:	dc00      	bgt.n	8005e52 <STO_PLL_CalcElAngle+0x2e>
 8005e50:	e0e8      	b.n	8006024 <STO_PLL_CalcElAngle+0x200>
    {
      pHandle->wBemf_alfa_est = INT16_MAX * ((int32_t)pHandle->hF2);
 8005e52:	4698      	mov	r8, r3
 8005e54:	6683      	str	r3, [r0, #104]	; 0x68
    {
      /* Nothing to do */
    }
#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8005e56:	228f      	movs	r2, #143	; 0x8f
 8005e58:	4640      	mov	r0, r8
 8005e5a:	0052      	lsls	r2, r2, #1
 8005e5c:	5aa2      	ldrh	r2, [r4, r2]
 8005e5e:	4110      	asrs	r0, r2
 8005e60:	9003      	str	r0, [sp, #12]
 8005e62:	b200      	sxth	r0, r0
 8005e64:	4683      	mov	fp, r0
#else
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est / pHandle->hF2);
#endif

    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 8005e66:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8005e68:	9001      	str	r0, [sp, #4]
 8005e6a:	4283      	cmp	r3, r0
 8005e6c:	da00      	bge.n	8005e70 <STO_PLL_CalcElAngle+0x4c>
 8005e6e:	e0d6      	b.n	800601e <STO_PLL_CalcElAngle+0x1fa>
    {
      pHandle->wBemf_beta_est = INT16_MAX * ((int32_t)pHandle->hF2);
    }
    else if (pHandle->wBemf_beta_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 8005e70:	425b      	negs	r3, r3
 8005e72:	4298      	cmp	r0, r3
 8005e74:	dc00      	bgt.n	8005e78 <STO_PLL_CalcElAngle+0x54>
 8005e76:	e0d2      	b.n	800601e <STO_PLL_CalcElAngle+0x1fa>
    {
      /* Nothing to do */
    }
#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 8005e78:	9b01      	ldr	r3, [sp, #4]
 8005e7a:	4113      	asrs	r3, r2
 8005e7c:	9304      	str	r3, [sp, #16]
 8005e7e:	b21b      	sxth	r3, r3
 8005e80:	469a      	mov	sl, r3
#else
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est / pHandle->hF2);
#endif

    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8005e82:	232c      	movs	r3, #44	; 0x2c
 8005e84:	5ee0      	ldrsh	r0, [r4, r3]
 8005e86:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8005e88:	03c3      	lsls	r3, r0, #15
 8005e8a:	1a1b      	subs	r3, r3, r0
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	dc00      	bgt.n	8005e92 <STO_PLL_CalcElAngle+0x6e>
 8005e90:	e0cf      	b.n	8006032 <STO_PLL_CalcElAngle+0x20e>
    {
      pHandle->Ialfa_est = INT16_MAX * ((int32_t)pHandle->hF1);
 8005e92:	001a      	movs	r2, r3
 8005e94:	6623      	str	r3, [r4, #96]	; 0x60
    else
    {
      /* Nothing to do */
    }

    if (pHandle->Ibeta_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8005e96:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8005e98:	9002      	str	r0, [sp, #8]
 8005e9a:	4283      	cmp	r3, r0
 8005e9c:	da00      	bge.n	8005ea0 <STO_PLL_CalcElAngle+0x7c>
 8005e9e:	e0bb      	b.n	8006018 <STO_PLL_CalcElAngle+0x1f4>
    {
      pHandle->Ibeta_est = INT16_MAX * ((int32_t)pHandle->hF1);
    }
    else if (pHandle->Ibeta_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 8005ea0:	425b      	negs	r3, r3
 8005ea2:	4298      	cmp	r0, r3
 8005ea4:	dc00      	bgt.n	8005ea8 <STO_PLL_CalcElAngle+0x84>
 8005ea6:	e0b7      	b.n	8006018 <STO_PLL_CalcElAngle+0x1f4>
      /* Nothing to do */
    }

#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 8005ea8:	238e      	movs	r3, #142	; 0x8e
 8005eaa:	005b      	lsls	r3, r3, #1
 8005eac:	5ae0      	ldrh	r0, [r4, r3]
 8005eae:	0013      	movs	r3, r2

    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;

#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 8005eb0:	9f02      	ldr	r7, [sp, #8]
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 8005eb2:	4103      	asrs	r3, r0
    hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 8005eb4:	4107      	asrs	r7, r0
 8005eb6:	9705      	str	r7, [sp, #20]
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
#else
    hValfa = (int16_t)(wAux / 65536);
#endif

    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 8005eb8:	2602      	movs	r6, #2
 8005eba:	5f8f      	ldrsh	r7, [r1, r6]
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 8005ebc:	8908      	ldrh	r0, [r1, #8]
 8005ebe:	2600      	movs	r6, #0
 8005ec0:	5f8d      	ldrsh	r5, [r1, r6]
 8005ec2:	4345      	muls	r5, r0
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 8005ec4:	4378      	muls	r0, r7

#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
    hVbeta = ( int16_t ) ( wAux >> 16 ); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8005ec6:	1400      	asrs	r0, r0, #16
 8005ec8:	9006      	str	r0, [sp, #24]
    hAux = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
#else
    hAux = (int16_t)(pHandle->Ialfa_est / pHandle->hF1);
#endif

    wAux = ((int32_t)pHandle->hC1) * hAux;
 8005eca:	2620      	movs	r6, #32
 8005ecc:	5fa0      	ldrsh	r0, [r4, r6]
 8005ece:	b21f      	sxth	r7, r3
 8005ed0:	4347      	muls	r7, r0
    wIalfa_est_Next = pHandle->Ialfa_est - wAux;
 8005ed2:	1bd2      	subs	r2, r2, r7

    wAux = ((int32_t)pHandle->hC2) * hIalfa_err;
 8005ed4:	2622      	movs	r6, #34	; 0x22
 8005ed6:	5fa7      	ldrsh	r7, [r4, r6]
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8005ed8:	142d      	asrs	r5, r5, #16
    wAux = ((int32_t)pHandle->hC2) * hIalfa_err;
 8005eda:	003e      	movs	r6, r7
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8005edc:	888f      	ldrh	r7, [r1, #4]
    wAux = ((int32_t)pHandle->hC2) * hIalfa_err;
 8005ede:	9607      	str	r6, [sp, #28]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8005ee0:	1bdb      	subs	r3, r3, r7
    wAux = ((int32_t)pHandle->hC2) * hIalfa_err;
 8005ee2:	0037      	movs	r7, r6
 8005ee4:	b21b      	sxth	r3, r3
 8005ee6:	435f      	muls	r7, r3
 8005ee8:	46bc      	mov	ip, r7
    wIalfa_est_Next += wAux;
 8005eea:	4494      	add	ip, r2

    wAux = ((int32_t)pHandle->hC5) * hValfa;
 8005eec:	2628      	movs	r6, #40	; 0x28
 8005eee:	5fa2      	ldrsh	r2, [r4, r6]
    wIalfa_est_Next += wAux;

    wAux = ((int32_t)pHandle->hC3) * hAux_Alfa;
 8005ef0:	2624      	movs	r6, #36	; 0x24
 8005ef2:	5fa7      	ldrsh	r7, [r4, r6]
    wAux = ((int32_t)pHandle->hC5) * hValfa;
 8005ef4:	4355      	muls	r5, r2
    wIalfa_est_Next += wAux;
 8005ef6:	4465      	add	r5, ip
    wAux = ((int32_t)pHandle->hC3) * hAux_Alfa;
 8005ef8:	46bc      	mov	ip, r7
 8005efa:	465f      	mov	r7, fp
 8005efc:	4666      	mov	r6, ip
 8005efe:	4377      	muls	r7, r6
    wIalfa_est_Next -= wAux;
 8005f00:	1bed      	subs	r5, r5, r7

    wAux = ((int32_t)pHandle->hC4) * hIalfa_err;
    wBemf_alfa_est_Next = pHandle->wBemf_alfa_est + wAux;

#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
    wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8005f02:	4657      	mov	r7, sl
    wIalfa_est_Next -= wAux;
 8005f04:	950a      	str	r5, [sp, #40]	; 0x28
    wAux = ((int32_t)pHandle->hC4) * hIalfa_err;
 8005f06:	2626      	movs	r6, #38	; 0x26
 8005f08:	5fa5      	ldrsh	r5, [r4, r6]
 8005f0a:	9508      	str	r5, [sp, #32]
 8005f0c:	436b      	muls	r3, r5
    wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8005f0e:	8e65      	ldrh	r5, [r4, #50]	; 0x32
    wBemf_alfa_est_Next = pHandle->wBemf_alfa_est + wAux;
 8005f10:	4443      	add	r3, r8
    wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8005f12:	412f      	asrs	r7, r5
 8005f14:	9509      	str	r5, [sp, #36]	; 0x24
 8005f16:	003d      	movs	r5, r7
#else
    wAux = ((int32_t)hAux_Beta) / pHandle->hF3;
#endif

    wAux = wAux * pHandle->hC6;
 8005f18:	272a      	movs	r7, #42	; 0x2a
 8005f1a:	5fe6      	ldrsh	r6, [r4, r7]
 8005f1c:	4375      	muls	r5, r6
 8005f1e:	46b1      	mov	r9, r6
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
 8005f20:	270e      	movs	r7, #14
 8005f22:	5fe6      	ldrsh	r6, [r4, r7]
    hAux = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
#else
    hAux = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif

    wAux = ((int32_t)pHandle->hC1) * hAux;
 8005f24:	9f05      	ldr	r7, [sp, #20]
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
 8005f26:	4375      	muls	r5, r6
    wBemf_alfa_est_Next += wAux;
 8005f28:	18ed      	adds	r5, r5, r3
    wAux = ((int32_t)pHandle->hC1) * hAux;
 8005f2a:	b23b      	sxth	r3, r7
 8005f2c:	4358      	muls	r0, r3
    wIbeta_est_Next = pHandle->Ibeta_est - wAux;
 8005f2e:	9b02      	ldr	r3, [sp, #8]
    wBemf_alfa_est_Next += wAux;
 8005f30:	950b      	str	r5, [sp, #44]	; 0x2c
    wIbeta_est_Next = pHandle->Ibeta_est - wAux;
 8005f32:	1a18      	subs	r0, r3, r0
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8005f34:	88cb      	ldrh	r3, [r1, #6]
    wIbeta_est_Next += wAux;

    wAux = ((int32_t)pHandle->hC5) * hVbeta;
    wIbeta_est_Next += wAux;

    wAux = ((int32_t)pHandle->hC3) * hAux_Beta;
 8005f36:	4651      	mov	r1, sl
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8005f38:	1afb      	subs	r3, r7, r3
    wAux = ((int32_t)pHandle->hC2) * hIbeta_err;
 8005f3a:	9f07      	ldr	r7, [sp, #28]
 8005f3c:	b21b      	sxth	r3, r3
 8005f3e:	435f      	muls	r7, r3
    wIbeta_est_Next += wAux;
 8005f40:	183f      	adds	r7, r7, r0
    wAux = ((int32_t)pHandle->hC5) * hVbeta;
 8005f42:	9806      	ldr	r0, [sp, #24]
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
 8005f44:	46b0      	mov	r8, r6
    wAux = ((int32_t)pHandle->hC5) * hVbeta;
 8005f46:	4342      	muls	r2, r0
    wIbeta_est_Next += wAux;
 8005f48:	19d2      	adds	r2, r2, r7
    wAux = ((int32_t)pHandle->hC3) * hAux_Beta;
 8005f4a:	4667      	mov	r7, ip
 8005f4c:	434f      	muls	r7, r1
    wIbeta_est_Next -= wAux;
 8005f4e:	1bd7      	subs	r7, r2, r7

    wAux = ((int32_t)pHandle->hC4) * hIbeta_err;
 8005f50:	9a08      	ldr	r2, [sp, #32]
 8005f52:	4353      	muls	r3, r2
    wBemf_beta_est_Next = pHandle->wBemf_beta_est + wAux;
 8005f54:	9a01      	ldr	r2, [sp, #4]
 8005f56:	189e      	adds	r6, r3, r2

#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
    wAux = (int32_t)hAux_Alfa >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8005f58:	465a      	mov	r2, fp
 8005f5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f5c:	411a      	asrs	r2, r3
#else
    wAux = ((int32_t)hAux_Alfa) / pHandle->hF3;
#endif

    wAux = wAux * pHandle->hC6;
 8005f5e:	464b      	mov	r3, r9
 8005f60:	435a      	muls	r2, r3
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
 8005f62:	4643      	mov	r3, r8
 8005f64:	435a      	muls	r2, r3
    wBemf_beta_est_Next -= wAux;

    /* Calls the PLL blockset */
    pHandle->hBemf_alfa_est = hAux_Alfa;
 8005f66:	2370      	movs	r3, #112	; 0x70
    wBemf_beta_est_Next -= wAux;
 8005f68:	1ab6      	subs	r6, r6, r2
    pHandle->hBemf_alfa_est = hAux_Alfa;
 8005f6a:	465a      	mov	r2, fp
 8005f6c:	52e2      	strh	r2, [r4, r3]
    pHandle->hBemf_beta_est = hAux_Beta;
 8005f6e:	3302      	adds	r3, #2
 8005f70:	52e1      	strh	r1, [r4, r3]

    if (0 == pHandle->hForcedDirection)
 8005f72:	33b2      	adds	r3, #178	; 0xb2
 8005f74:	56e3      	ldrsb	r3, [r4, r3]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d162      	bne.n	8006040 <STO_PLL_CalcElAngle+0x21c>
    {
      /* We are in auxiliary mode, then rely on the speed detected */
      if(pHandle->_Super.hElSpeedDpp >= 0)
 8005f7a:	4643      	mov	r3, r8
 8005f7c:	43db      	mvns	r3, r3
 8005f7e:	17db      	asrs	r3, r3, #31
 8005f80:	4698      	mov	r8, r3
 8005f82:	4642      	mov	r2, r8
 8005f84:	4b31      	ldr	r3, [pc, #196]	; (800604c <STO_PLL_CalcElAngle+0x228>)
 8005f86:	4013      	ands	r3, r2
 8005f88:	4a31      	ldr	r2, [pc, #196]	; (8006050 <STO_PLL_CalcElAngle+0x22c>)
 8005f8a:	4690      	mov	r8, r2
 8005f8c:	4498      	add	r8, r3
  int16_t hAux1;
  int16_t hAux2;
  int16_t hOutput;
  Trig_Components Local_Components;

  Local_Components = MCM_Trig_Functions(pHandle->_Super.hElAngle);
 8005f8e:	2304      	movs	r3, #4
 8005f90:	5ee0      	ldrsh	r0, [r4, r3]
 8005f92:	f7fb fb2f 	bl	80015f4 <MCM_Trig_Functions>
    hAux_Beta = (int16_t)(hAux_Beta * wDirection);
 8005f96:	4642      	mov	r2, r8
 8005f98:	9b04      	ldr	r3, [sp, #16]

  /* Alfa & Beta BEMF multiplied by Cos & Sin */
  wAlfa_Sin_tmp = ((int32_t )hBemf_alfa_est) * ((int32_t )Local_Components.hSin);
  wBeta_Cos_tmp = ((int32_t )hBemf_beta_est) * ((int32_t )Local_Components.hCos);
 8005f9a:	b201      	sxth	r1, r0
    hAux_Beta = (int16_t)(hAux_Beta * wDirection);
 8005f9c:	4353      	muls	r3, r2
    hRotor_Speed = STO_ExecutePLL(pHandle, hAux_Alfa, -hAux_Beta);
 8005f9e:	425b      	negs	r3, r3
  wBeta_Cos_tmp = ((int32_t )hBemf_beta_est) * ((int32_t )Local_Components.hCos);
 8005fa0:	b21b      	sxth	r3, r3
 8005fa2:	4359      	muls	r1, r3
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 8005fa4:	9b03      	ldr	r3, [sp, #12]
  wAlfa_Sin_tmp = ((int32_t )hBemf_alfa_est) * ((int32_t )Local_Components.hSin);
 8005fa6:	1400      	asrs	r0, r0, #16
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 8005fa8:	4353      	muls	r3, r2
  wAlfa_Sin_tmp = ((int32_t )hBemf_alfa_est) * ((int32_t )Local_Components.hSin);
 8005faa:	b21b      	sxth	r3, r3
 8005fac:	4358      	muls	r0, r3

#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
  hAux1 = (int16_t)(wBeta_Cos_tmp >> 15); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8005fae:	13c9      	asrs	r1, r1, #15
#else
  hAux1 = (int16_t)(wBeta_Cos_tmp / 32768);
#endif

#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
  hAux2 = (int16_t)(wAlfa_Sin_tmp >> 15); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8005fb0:	13c0      	asrs	r0, r0, #15
#else
  hAux2 = (int16_t)(wAlfa_Sin_tmp / 32768);
#endif

  /* Speed PI regulator */
  hOutput = PI_Controller(& pHandle->PIRegulator, (int32_t)(hAux1 ) - hAux2);
 8005fb2:	b200      	sxth	r0, r0
 8005fb4:	b209      	sxth	r1, r1
 8005fb6:	1a09      	subs	r1, r1, r0
 8005fb8:	0020      	movs	r0, r4
 8005fba:	3034      	adds	r0, #52	; 0x34
 8005fbc:	f7ff f804 	bl	8004fc8 <PI_Controller>
  uint8_t bBuffer_index = pHandle->Speed_Buffer_Index;
 8005fc0:	23f4      	movs	r3, #244	; 0xf4
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 8005fc2:	2287      	movs	r2, #135	; 0x87
    pHandle->_Super.InstantaneousElSpeedDpp = hRotor_Speed;
 8005fc4:	8220      	strh	r0, [r4, #16]
  uint8_t bBuffer_index = pHandle->Speed_Buffer_Index;
 8005fc6:	5ce3      	ldrb	r3, [r4, r3]
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 8005fc8:	0052      	lsls	r2, r2, #1
  bBuffer_index++;
 8005fca:	3301      	adds	r3, #1
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 8005fcc:	5ca2      	ldrb	r2, [r4, r2]
  bBuffer_index++;
 8005fce:	b2db      	uxtb	r3, r3
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	d038      	beq.n	8006046 <STO_PLL_CalcElAngle+0x222>
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 8005fd4:	001a      	movs	r2, r3
 8005fd6:	2174      	movs	r1, #116	; 0x74
 8005fd8:	0052      	lsls	r2, r2, #1
 8005fda:	18a2      	adds	r2, r4, r2
 8005fdc:	4689      	mov	r9, r1
 8005fde:	5e55      	ldrsh	r5, [r2, r1]
 8005fe0:	46a8      	mov	r8, r5
 8005fe2:	2586      	movs	r5, #134	; 0x86
 8005fe4:	4641      	mov	r1, r8
 8005fe6:	006d      	lsls	r5, r5, #1
 8005fe8:	5361      	strh	r1, [r4, r5]
  pHandle->Speed_Buffer[bBuffer_index] = hRotor_Speed;
 8005fea:	4649      	mov	r1, r9
 8005fec:	5250      	strh	r0, [r2, r1]
  pHandle->Speed_Buffer_Index = bBuffer_index;
 8005fee:	22f4      	movs	r2, #244	; 0xf4
 8005ff0:	54a3      	strb	r3, [r4, r2]
    pHandle->_Super.hElAngle += hRotor_Speed;
 8005ff2:	88a3      	ldrh	r3, [r4, #4]
    pHandle->Ibeta_est = wIbeta_est_Next;
 8005ff4:	6667      	str	r7, [r4, #100]	; 0x64
    pHandle->_Super.hElAngle += hRotor_Speed;
 8005ff6:	18c0      	adds	r0, r0, r3
    pHandle->Ialfa_est = wIalfa_est_Next;
 8005ff8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    pHandle->_Super.hElAngle += hRotor_Speed;
 8005ffa:	b200      	sxth	r0, r0
    pHandle->Ialfa_est = wIalfa_est_Next;
 8005ffc:	6623      	str	r3, [r4, #96]	; 0x60
    pHandle->wBemf_alfa_est = wBemf_alfa_est_Next;
 8005ffe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    pHandle->_Super.hElAngle += hRotor_Speed;
 8006000:	80a0      	strh	r0, [r4, #4]
    pHandle->wBemf_alfa_est = wBemf_alfa_est_Next;
 8006002:	66a3      	str	r3, [r4, #104]	; 0x68
    pHandle->wBemf_beta_est = wBemf_beta_est_Next;
 8006004:	66e6      	str	r6, [r4, #108]	; 0x6c
    retValue = pHandle->_Super.hElAngle;
 8006006:	e000      	b.n	800600a <STO_PLL_CalcElAngle+0x1e6>
    retValue = 0;
 8006008:	2000      	movs	r0, #0
}
 800600a:	b00f      	add	sp, #60	; 0x3c
 800600c:	bcf0      	pop	{r4, r5, r6, r7}
 800600e:	46bb      	mov	fp, r7
 8006010:	46b2      	mov	sl, r6
 8006012:	46a9      	mov	r9, r5
 8006014:	46a0      	mov	r8, r4
 8006016:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHandle->Ibeta_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 8006018:	6663      	str	r3, [r4, #100]	; 0x64
 800601a:	9302      	str	r3, [sp, #8]
 800601c:	e744      	b.n	8005ea8 <STO_PLL_CalcElAngle+0x84>
      pHandle->wBemf_beta_est = (-INT16_MAX * ((int32_t)pHandle->hF2));
 800601e:	66e3      	str	r3, [r4, #108]	; 0x6c
 8006020:	9301      	str	r3, [sp, #4]
 8006022:	e729      	b.n	8005e78 <STO_PLL_CalcElAngle+0x54>
    else if (pHandle->wBemf_alfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 8006024:	425a      	negs	r2, r3
 8006026:	4590      	cmp	r8, r2
 8006028:	dd00      	ble.n	800602c <STO_PLL_CalcElAngle+0x208>
 800602a:	e714      	b.n	8005e56 <STO_PLL_CalcElAngle+0x32>
      pHandle->wBemf_alfa_est = -INT16_MAX * ((int32_t)pHandle->hF2);
 800602c:	4690      	mov	r8, r2
 800602e:	6682      	str	r2, [r0, #104]	; 0x68
 8006030:	e711      	b.n	8005e56 <STO_PLL_CalcElAngle+0x32>
    else if (pHandle->Ialfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 8006032:	4258      	negs	r0, r3
 8006034:	4282      	cmp	r2, r0
 8006036:	dd00      	ble.n	800603a <STO_PLL_CalcElAngle+0x216>
 8006038:	e72d      	b.n	8005e96 <STO_PLL_CalcElAngle+0x72>
      pHandle->Ialfa_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 800603a:	0002      	movs	r2, r0
 800603c:	6620      	str	r0, [r4, #96]	; 0x60
 800603e:	e72a      	b.n	8005e96 <STO_PLL_CalcElAngle+0x72>
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 8006040:	b29b      	uxth	r3, r3
 8006042:	4698      	mov	r8, r3
 8006044:	e7a3      	b.n	8005f8e <STO_PLL_CalcElAngle+0x16a>
 8006046:	2200      	movs	r2, #0
    bBuffer_index = 0U;
 8006048:	2300      	movs	r3, #0
 800604a:	e7c4      	b.n	8005fd6 <STO_PLL_CalcElAngle+0x1b2>
 800604c:	ffff0002 	.word	0xffff0002
 8006050:	0000ffff 	.word	0x0000ffff

08006054 <STO_PLL_CalcAvrgMecSpeedUnit>:
{
 8006054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006056:	4647      	mov	r7, r8
 8006058:	46ce      	mov	lr, r9
    uint8_t i, bSpeedBufferSizeUnit = pHandle->SpeedBufferSizeUnit;
 800605a:	2387      	movs	r3, #135	; 0x87
{
 800605c:	b580      	push	{r7, lr}
    uint8_t i, bSpeedBufferSizeUnit = pHandle->SpeedBufferSizeUnit;
 800605e:	005b      	lsls	r3, r3, #1
 8006060:	5cc6      	ldrb	r6, [r0, r3]
{
 8006062:	0005      	movs	r5, r0
 8006064:	4688      	mov	r8, r1
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8006066:	2e00      	cmp	r6, #0
 8006068:	d100      	bne.n	800606c <STO_PLL_CalcAvrgMecSpeedUnit+0x18>
 800606a:	e0ab      	b.n	80061c4 <STO_PLL_CalcAvrgMecSpeedUnit+0x170>
 800606c:	0004      	movs	r4, r0
 800606e:	3474      	adds	r4, #116	; 0x74
 8006070:	0022      	movs	r2, r4
 8006072:	2300      	movs	r3, #0
    int32_t wAvrSpeed_dpp = (int32_t)0;
 8006074:	2000      	movs	r0, #0
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 8006076:	2700      	movs	r7, #0
 8006078:	5fd1      	ldrsh	r1, [r2, r7]
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800607a:	3301      	adds	r3, #1
 800607c:	b2db      	uxtb	r3, r3
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 800607e:	1840      	adds	r0, r0, r1
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8006080:	3202      	adds	r2, #2
 8006082:	429e      	cmp	r6, r3
 8006084:	d1f7      	bne.n	8006076 <STO_PLL_CalcAvrgMecSpeedUnit+0x22>
      wAvrSpeed_dpp = wAvrSpeed_dpp / ((int16_t)bSpeedBufferSizeUnit);
 8006086:	0031      	movs	r1, r6
 8006088:	f7fa f8c8 	bl	800021c <__divsi3>
 800608c:	2200      	movs	r2, #0
 800608e:	0007      	movs	r7, r0
 8006090:	2000      	movs	r0, #0
      wError = ((int32_t)pHandle->Speed_Buffer[i]) - wAvrSpeed_dpp;
 8006092:	2100      	movs	r1, #0
 8006094:	5e63      	ldrsh	r3, [r4, r1]
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8006096:	3201      	adds	r2, #1
      wError = ((int32_t)pHandle->Speed_Buffer[i]) - wAvrSpeed_dpp;
 8006098:	1bdb      	subs	r3, r3, r7
      wError = (wError * wError);
 800609a:	435b      	muls	r3, r3
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800609c:	b2d2      	uxtb	r2, r2
      wAvrQuadraticError += wError;
 800609e:	18c0      	adds	r0, r0, r3
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 80060a0:	3402      	adds	r4, #2
 80060a2:	4296      	cmp	r6, r2
 80060a4:	d1f5      	bne.n	8006092 <STO_PLL_CalcAvrgMecSpeedUnit+0x3e>
    wAvrSquareSpeed = wAvrSpeed_dpp * wAvrSpeed_dpp;
 80060a6:	003c      	movs	r4, r7
 80060a8:	437c      	muls	r4, r7
    wAvrQuadraticError = wAvrQuadraticError / ((int16_t)bSpeedBufferSizeUnit);
 80060aa:	0031      	movs	r1, r6
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * (int64_t)pHandle->VariancePercentage;
 80060ac:	17e3      	asrs	r3, r4, #31
 80060ae:	4699      	mov	r9, r3
    wAvrQuadraticError = wAvrQuadraticError / ((int16_t)bSpeedBufferSizeUnit);
 80060b0:	f7fa f8b4 	bl	800021c <__divsi3>
 80060b4:	0006      	movs	r6, r0
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * (int64_t)pHandle->VariancePercentage;
 80060b6:	2388      	movs	r3, #136	; 0x88
 80060b8:	005b      	lsls	r3, r3, #1
 80060ba:	0022      	movs	r2, r4
 80060bc:	5ae8      	ldrh	r0, [r5, r3]
 80060be:	2100      	movs	r1, #0
 80060c0:	464b      	mov	r3, r9
 80060c2:	f7fa f997 	bl	80003f4 <__aeabi_lmul>
    wAvrSquareSpeed = (int32_t)(lAvrSquareSpeed / (int64_t)128);
 80060c6:	064c      	lsls	r4, r1, #25
 80060c8:	09c0      	lsrs	r0, r0, #7
 80060ca:	4304      	orrs	r4, r0
    wAux = wAvrSpeed_dpp * ((int32_t)pHandle->_Super.hMeasurementFrequency);
 80060cc:	8b68      	ldrh	r0, [r5, #26]
    wAux = wAux * ((int32_t)pHandle->_Super.SpeedUnit);
 80060ce:	78ab      	ldrb	r3, [r5, #2]
    wAux = wAvrSpeed_dpp * ((int32_t)pHandle->_Super.hMeasurementFrequency);
 80060d0:	4378      	muls	r0, r7
    wAux = wAux / ((int32_t)pHandle->_Super.DPPConvFactor);
 80060d2:	69e9      	ldr	r1, [r5, #28]
    wAux = wAux * ((int32_t)pHandle->_Super.SpeedUnit);
 80060d4:	4358      	muls	r0, r3
    wAux = wAux / ((int32_t)pHandle->_Super.DPPConvFactor);
 80060d6:	f7fa f8a1 	bl	800021c <__divsi3>
    wAux = wAux / ((int16_t)pHandle->_Super.bElToMecRatio);
 80060da:	7869      	ldrb	r1, [r5, #1]
 80060dc:	f7fa f89e 	bl	800021c <__divsi3>
    *pMecSpeedUnit = (int16_t)wAux;
 80060e0:	4642      	mov	r2, r8
 80060e2:	b203      	sxth	r3, r0
 80060e4:	8013      	strh	r3, [r2, #0]
    pHandle->_Super.hAvrMecSpeedUnit = (int16_t)wAux;
 80060e6:	81ab      	strh	r3, [r5, #12]
    if (wAvrQuadraticError < wAvrSquareSpeed)
 80060e8:	2301      	movs	r3, #1
 80060ea:	42b4      	cmp	r4, r6
 80060ec:	dc00      	bgt.n	80060f0 <STO_PLL_CalcAvrgMecSpeedUnit+0x9c>
 80060ee:	2300      	movs	r3, #0
    pHandle->IsSpeedReliable = bIs_Speed_Reliable;
 80060f0:	22f5      	movs	r2, #245	; 0xf5
 80060f2:	54ab      	strb	r3, [r5, r2]
    if (true == pHandle->EnableDualCheck) /* Do algorithm if it's enabled */
 80060f4:	2382      	movs	r3, #130	; 0x82
 80060f6:	005b      	lsls	r3, r3, #1
 80060f8:	5ceb      	ldrb	r3, [r5, r3]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d115      	bne.n	800612a <STO_PLL_CalcAvrgMecSpeedUnit+0xd6>
    if (false == pHandle->IsAlgorithmConverged)
 80060fe:	33f8      	adds	r3, #248	; 0xf8
 8006100:	5ceb      	ldrb	r3, [r5, r3]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d02d      	beq.n	8006162 <STO_PLL_CalcAvrgMecSpeedUnit+0x10e>
      if ((false == pHandle->IsSpeedReliable) || (false == bIs_Bemf_Consistent))
 8006106:	42b4      	cmp	r4, r6
 8006108:	dc28      	bgt.n	800615c <STO_PLL_CalcAvrgMecSpeedUnit+0x108>
        pHandle->ReliabilityCounter++;
 800610a:	22f7      	movs	r2, #247	; 0xf7
        if (pHandle->ReliabilityCounter >= pHandle->Reliability_hysteresys)
 800610c:	2118      	movs	r1, #24
        pHandle->ReliabilityCounter++;
 800610e:	5cab      	ldrb	r3, [r5, r2]
        if (pHandle->ReliabilityCounter >= pHandle->Reliability_hysteresys)
 8006110:	31ff      	adds	r1, #255	; 0xff
        pHandle->ReliabilityCounter++;
 8006112:	3301      	adds	r3, #1
 8006114:	b2db      	uxtb	r3, r3
 8006116:	54ab      	strb	r3, [r5, r2]
        if (pHandle->ReliabilityCounter >= pHandle->Reliability_hysteresys)
 8006118:	5c69      	ldrb	r1, [r5, r1]
 800611a:	4299      	cmp	r1, r3
 800611c:	d821      	bhi.n	8006162 <STO_PLL_CalcAvrgMecSpeedUnit+0x10e>
          pHandle->ReliabilityCounter = 0U;
 800611e:	2300      	movs	r3, #0
 8006120:	54ab      	strb	r3, [r5, r2]
          pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8006122:	78eb      	ldrb	r3, [r5, #3]
          bAux = false;
 8006124:	2000      	movs	r0, #0
          pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8006126:	702b      	strb	r3, [r5, #0]
          bAux = false;
 8006128:	e01f      	b.n	800616a <STO_PLL_CalcAvrgMecSpeedUnit+0x116>
      wAux = ((wAux < 0) ? (-wAux) : (wAux));
 800612a:	17c3      	asrs	r3, r0, #31
 800612c:	18c0      	adds	r0, r0, r3
 800612e:	4058      	eors	r0, r3
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 8006130:	238d      	movs	r3, #141	; 0x8d
 8006132:	005b      	lsls	r3, r3, #1
 8006134:	5aeb      	ldrh	r3, [r5, r3]
 8006136:	4283      	cmp	r3, r0
 8006138:	dc1b      	bgt.n	8006172 <STO_PLL_CalcAvrgMecSpeedUnit+0x11e>
    bool bIs_Bemf_Consistent = false;
 800613a:	2300      	movs	r3, #0
    int32_t wEstBemfSq = 0;
 800613c:	2000      	movs	r0, #0
    int32_t wObsBemfSq = 0;
 800613e:	2700      	movs	r7, #0
      pHandle->IsBemfConsistent = bIs_Bemf_Consistent;
 8006140:	22f9      	movs	r2, #249	; 0xf9
 8006142:	54ab      	strb	r3, [r5, r2]
      pHandle->Obs_Bemf_Level = wObsBemfSq;
 8006144:	3203      	adds	r2, #3
 8006146:	50af      	str	r7, [r5, r2]
      pHandle->Est_Bemf_Level = wEstBemfSq;
 8006148:	3204      	adds	r2, #4
 800614a:	50a8      	str	r0, [r5, r2]
    if (false == pHandle->IsAlgorithmConverged)
 800614c:	3a08      	subs	r2, #8
 800614e:	5caa      	ldrb	r2, [r5, r2]
 8006150:	2a00      	cmp	r2, #0
 8006152:	d006      	beq.n	8006162 <STO_PLL_CalcAvrgMecSpeedUnit+0x10e>
      if ((false == pHandle->IsSpeedReliable) || (false == bIs_Bemf_Consistent))
 8006154:	42b4      	cmp	r4, r6
 8006156:	ddd8      	ble.n	800610a <STO_PLL_CalcAvrgMecSpeedUnit+0xb6>
 8006158:	2b00      	cmp	r3, #0
 800615a:	d0d6      	beq.n	800610a <STO_PLL_CalcAvrgMecSpeedUnit+0xb6>
        pHandle->ReliabilityCounter = 0U;
 800615c:	23f7      	movs	r3, #247	; 0xf7
 800615e:	2200      	movs	r2, #0
 8006160:	54ea      	strb	r2, [r5, r3]
        bAux = SPD_IsMecSpeedReliable (&pHandle->_Super, pMecSpeedUnit);
 8006162:	4641      	mov	r1, r8
 8006164:	0028      	movs	r0, r5
 8006166:	f7ff fd71 	bl	8005c4c <SPD_IsMecSpeedReliable>
}
 800616a:	bcc0      	pop	{r6, r7}
 800616c:	46b9      	mov	r9, r7
 800616e:	46b0      	mov	r8, r6
 8006170:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        wObsBemf = (int32_t)pHandle->hBemf_alfa_est;
 8006172:	2370      	movs	r3, #112	; 0x70
 8006174:	5eeb      	ldrsh	r3, [r5, r3]
        wObsBemf = (int32_t)pHandle->hBemf_beta_est;
 8006176:	2272      	movs	r2, #114	; 0x72
 8006178:	5eaf      	ldrsh	r7, [r5, r2]
        wObsBemfSq = wObsBemf * wObsBemf;
 800617a:	435b      	muls	r3, r3
        wObsBemfSq += wObsBemf * wObsBemf;
 800617c:	437f      	muls	r7, r7
 800617e:	18ff      	adds	r7, r7, r3
        wEstBemf = (wAux * 32767) / ((int16_t)pHandle->_Super.hMaxReliableMecSpeedUnit);
 8006180:	03c3      	lsls	r3, r0, #15
 8006182:	1a18      	subs	r0, r3, r0
 8006184:	2314      	movs	r3, #20
 8006186:	5ee9      	ldrsh	r1, [r5, r3]
 8006188:	f7fa f848 	bl	800021c <__divsi3>
        wEstBemfSq = (wEstBemf * ((int32_t)pHandle->BemfConsistencyGain)) / 64;
 800618c:	231a      	movs	r3, #26
        wEstBemf = (wAux * 32767) / ((int16_t)pHandle->_Super.hMaxReliableMecSpeedUnit);
 800618e:	0002      	movs	r2, r0
        wEstBemfSq = (wEstBemf * ((int32_t)pHandle->BemfConsistencyGain)) / 64;
 8006190:	33ff      	adds	r3, #255	; 0xff
 8006192:	5ce9      	ldrb	r1, [r5, r3]
 8006194:	3bda      	subs	r3, #218	; 0xda
 8006196:	4341      	muls	r1, r0
 8006198:	17c8      	asrs	r0, r1, #31
 800619a:	4018      	ands	r0, r3
 800619c:	1840      	adds	r0, r0, r1
 800619e:	1180      	asrs	r0, r0, #6
        wEstBemfSq *= wEstBemf;
 80061a0:	4350      	muls	r0, r2
        wEstBemfSqLo = wEstBemfSq - ((wEstBemfSq / 64) * ((int32_t)pHandle->BemfConsistencyCheck));
 80061a2:	17c2      	asrs	r2, r0, #31
 80061a4:	4013      	ands	r3, r2
 80061a6:	228c      	movs	r2, #140	; 0x8c
 80061a8:	0052      	lsls	r2, r2, #1
 80061aa:	5caa      	ldrb	r2, [r5, r2]
 80061ac:	181b      	adds	r3, r3, r0
 80061ae:	119b      	asrs	r3, r3, #6
 80061b0:	435a      	muls	r2, r3
        if (wObsBemfSq > wEstBemfSqLo)
 80061b2:	2301      	movs	r3, #1
        wEstBemfSqLo = wEstBemfSq - ((wEstBemfSq / 64) * ((int32_t)pHandle->BemfConsistencyCheck));
 80061b4:	1a82      	subs	r2, r0, r2
        if (wObsBemfSq > wEstBemfSqLo)
 80061b6:	4297      	cmp	r7, r2
 80061b8:	dd01      	ble.n	80061be <STO_PLL_CalcAvrgMecSpeedUnit+0x16a>
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	e7c0      	b.n	8006140 <STO_PLL_CalcAvrgMecSpeedUnit+0xec>
 80061be:	2300      	movs	r3, #0
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	e7bd      	b.n	8006140 <STO_PLL_CalcAvrgMecSpeedUnit+0xec>
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 80061c4:	2300      	movs	r3, #0
 80061c6:	2600      	movs	r6, #0
 80061c8:	2400      	movs	r4, #0
 80061ca:	4699      	mov	r9, r3
    int32_t wAvrSpeed_dpp = (int32_t)0;
 80061cc:	2700      	movs	r7, #0
 80061ce:	e772      	b.n	80060b6 <STO_PLL_CalcAvrgMecSpeedUnit+0x62>

080061d0 <STO_PLL_CalcAvrgElSpeedDpp>:
    int32_t wSum = pHandle->DppBufferSum;
 80061d0:	2384      	movs	r3, #132	; 0x84
 80061d2:	005b      	lsls	r3, r3, #1
 80061d4:	58c1      	ldr	r1, [r0, r3]
    int16_t hSpeedBufferSizeUnit = (int16_t)pHandle->SpeedBufferSizeUnit;
 80061d6:	3306      	adds	r3, #6
{
 80061d8:	b570      	push	{r4, r5, r6, lr}
    int16_t hSpeedBufferSizeUnit = (int16_t)pHandle->SpeedBufferSizeUnit;
 80061da:	5cc5      	ldrb	r5, [r0, r3]
    int16_t hSpeedBufferSizedpp = (int16_t)pHandle->SpeedBufferSizeDpp;
 80061dc:	2310      	movs	r3, #16
    int16_t hIndexNew = (int16_t)pHandle->Speed_Buffer_Index;
 80061de:	22f4      	movs	r2, #244	; 0xf4
    int16_t hSpeedBufferSizedpp = (int16_t)pHandle->SpeedBufferSizeDpp;
 80061e0:	33ff      	adds	r3, #255	; 0xff
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 80061e2:	5cc3      	ldrb	r3, [r0, r3]
    int16_t hIndexNew = (int16_t)pHandle->Speed_Buffer_Index;
 80061e4:	5c82      	ldrb	r2, [r0, r2]
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 80061e6:	1aeb      	subs	r3, r5, r3
 80061e8:	b29b      	uxth	r3, r3
    if (0 == hBufferSizeDiff)
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d113      	bne.n	8006216 <STO_PLL_CalcAvrgElSpeedDpp+0x46>
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 80061ee:	3238      	adds	r2, #56	; 0x38
 80061f0:	0052      	lsls	r2, r2, #1
 80061f2:	1882      	adds	r2, r0, r2
 80061f4:	2304      	movs	r3, #4
 80061f6:	5ed3      	ldrsh	r3, [r2, r3]
 80061f8:	2286      	movs	r2, #134	; 0x86
 80061fa:	0052      	lsls	r2, r2, #1
 80061fc:	185b      	adds	r3, r3, r1
 80061fe:	5e82      	ldrsh	r2, [r0, r2]
 8006200:	1a9b      	subs	r3, r3, r2
  wAvrSpeed_dpp = wSum >> pHandle->SpeedBufferSizeDppLOG;
 8006202:	2290      	movs	r2, #144	; 0x90
 8006204:	0019      	movs	r1, r3
 8006206:	0052      	lsls	r2, r2, #1
 8006208:	5a82      	ldrh	r2, [r0, r2]
 800620a:	4111      	asrs	r1, r2
    pHandle->DppBufferSum = wSum;
 800620c:	2284      	movs	r2, #132	; 0x84
 800620e:	0052      	lsls	r2, r2, #1
    pHandle->_Super.hElSpeedDpp = (int16_t)wAvrSpeed_dpp;
 8006210:	81c1      	strh	r1, [r0, #14]
    pHandle->DppBufferSum = wSum;
 8006212:	5083      	str	r3, [r0, r2]
}
 8006214:	bd70      	pop	{r4, r5, r6, pc}
      hIndexOldTemp = hIndexNew + hBufferSizeDiff;
 8006216:	189b      	adds	r3, r3, r2
 8006218:	b29e      	uxth	r6, r3
 800621a:	b21b      	sxth	r3, r3
      if (hIndexOldTemp >= hSpeedBufferSizeUnit)
 800621c:	429d      	cmp	r5, r3
 800621e:	dc01      	bgt.n	8006224 <STO_PLL_CalcAvrgElSpeedDpp+0x54>
        hIndexOld = hIndexOldTemp - hSpeedBufferSizeUnit;
 8006220:	1b76      	subs	r6, r6, r5
 8006222:	b233      	sxth	r3, r6
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->Speed_Buffer[hIndexOld];
 8006224:	3238      	adds	r2, #56	; 0x38
 8006226:	0052      	lsls	r2, r2, #1
 8006228:	1882      	adds	r2, r0, r2
 800622a:	3338      	adds	r3, #56	; 0x38
 800622c:	2404      	movs	r4, #4
 800622e:	5f12      	ldrsh	r2, [r2, r4]
 8006230:	005b      	lsls	r3, r3, #1
 8006232:	18c3      	adds	r3, r0, r3
 8006234:	1852      	adds	r2, r2, r1
 8006236:	2104      	movs	r1, #4
 8006238:	5e5b      	ldrsh	r3, [r3, r1]
 800623a:	1ad3      	subs	r3, r2, r3
 800623c:	e7e1      	b.n	8006202 <STO_PLL_CalcAvrgElSpeedDpp+0x32>
 800623e:	46c0      	nop			; (mov r8, r8)

08006240 <STO_PLL_Clear>:
    pHandle->Ialfa_est = (int32_t)0;
 8006240:	2300      	movs	r3, #0
    pHandle->ConsistencyCounter = 0u;
 8006242:	22f6      	movs	r2, #246	; 0xf6
{
 8006244:	b510      	push	{r4, lr}
    pHandle->Ialfa_est = (int32_t)0;
 8006246:	6603      	str	r3, [r0, #96]	; 0x60
    pHandle->Ibeta_est = (int32_t)0;
 8006248:	6643      	str	r3, [r0, #100]	; 0x64
    pHandle->wBemf_alfa_est = (int32_t)0;
 800624a:	6683      	str	r3, [r0, #104]	; 0x68
    pHandle->wBemf_beta_est = (int32_t)0;
 800624c:	66c3      	str	r3, [r0, #108]	; 0x6c
    pHandle->_Super.hElAngle = (int16_t)0;
 800624e:	8083      	strh	r3, [r0, #4]
    pHandle->_Super.hElSpeedDpp = (int16_t)0;
 8006250:	81c3      	strh	r3, [r0, #14]
    pHandle->ConsistencyCounter = 0u;
 8006252:	5283      	strh	r3, [r0, r2]
    pHandle->IsAlgorithmConverged = false;
 8006254:	3202      	adds	r2, #2
 8006256:	5283      	strh	r3, [r0, r2]
    pHandle->Obs_Bemf_Level = (int32_t)0;
 8006258:	3204      	adds	r2, #4
 800625a:	5083      	str	r3, [r0, r2]
    pHandle->Est_Bemf_Level = (int32_t)0;
 800625c:	3204      	adds	r2, #4
 800625e:	5083      	str	r3, [r0, r2]
    pHandle->DppBufferSum = (int32_t)0;
 8006260:	3208      	adds	r2, #8
 8006262:	5083      	str	r3, [r0, r2]
    pHandle->ForceConvergency = false;
 8006264:	321a      	adds	r2, #26
 8006266:	5283      	strh	r3, [r0, r2]
  *
  */
static void STO_InitSpeedBuffer(STO_PLL_Handle_t * pHandle)
{
  uint8_t b_i;
  uint8_t bSpeedBufferSize = pHandle->SpeedBufferSizeUnit;
 8006268:	330f      	adds	r3, #15
 800626a:	33ff      	adds	r3, #255	; 0xff
 800626c:	5cc2      	ldrb	r2, [r0, r3]
{
 800626e:	0004      	movs	r4, r0

  /* Init speed buffer */
  for (b_i = 0U; b_i < bSpeedBufferSize; b_i++)
 8006270:	2a00      	cmp	r2, #0
 8006272:	d004      	beq.n	800627e <STO_PLL_Clear+0x3e>
  {
    pHandle->Speed_Buffer[b_i] = (int16_t)0;
 8006274:	2100      	movs	r1, #0
 8006276:	0052      	lsls	r2, r2, #1
 8006278:	3074      	adds	r0, #116	; 0x74
 800627a:	f000 f9fd 	bl	8006678 <memset>
  }
  pHandle->Speed_Buffer_Index = 0U;
 800627e:	2300      	movs	r3, #0
 8006280:	22f4      	movs	r2, #244	; 0xf4
    PID_SetIntegralTerm(& pHandle->PIRegulator, (int32_t)0);
 8006282:	0020      	movs	r0, r4
  pHandle->Speed_Buffer_Index = 0U;
 8006284:	54a3      	strb	r3, [r4, r2]
  pHandle->SpeedBufferOldestEl = (int16_t)0;
 8006286:	3218      	adds	r2, #24
    PID_SetIntegralTerm(& pHandle->PIRegulator, (int32_t)0);
 8006288:	2100      	movs	r1, #0
  pHandle->SpeedBufferOldestEl = (int16_t)0;
 800628a:	52a3      	strh	r3, [r4, r2]
    PID_SetIntegralTerm(& pHandle->PIRegulator, (int32_t)0);
 800628c:	3034      	adds	r0, #52	; 0x34
 800628e:	f7fe fe91 	bl	8004fb4 <PID_SetIntegralTerm>
}
 8006292:	bd10      	pop	{r4, pc}

08006294 <STO_PLL_Init>:
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 8006294:	238b      	movs	r3, #139	; 0x8b
{
 8006296:	b570      	push	{r4, r5, r6, lr}
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 8006298:	005b      	lsls	r3, r3, #1
 800629a:	5cc2      	ldrb	r2, [r0, r3]
 800629c:	3b20      	subs	r3, #32
 800629e:	54c2      	strb	r2, [r0, r3]
    pHandle->EnableDualCheck = true;
 80062a0:	2201      	movs	r2, #1
 80062a2:	330e      	adds	r3, #14
 80062a4:	54c2      	strb	r2, [r0, r3]
    pHandle->F3POW2 = 0U;
 80062a6:	2300      	movs	r3, #0
 80062a8:	8643      	strh	r3, [r0, #50]	; 0x32
    htempk = (int16_t)(C6_COMP_CONST1 / pHandle->hF2);
 80062aa:	232e      	movs	r3, #46	; 0x2e
 80062ac:	5ec5      	ldrsh	r5, [r0, r3]
{
 80062ae:	0004      	movs	r4, r0
    htempk = (int16_t)(C6_COMP_CONST1 / pHandle->hF2);
 80062b0:	0029      	movs	r1, r5
 80062b2:	4813      	ldr	r0, [pc, #76]	; (8006300 <STO_PLL_Init+0x6c>)
 80062b4:	f7f9 ffb2 	bl	800021c <__divsi3>
 80062b8:	b203      	sxth	r3, r0
    while (htempk != 0)
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d01d      	beq.n	80062fa <STO_PLL_Init+0x66>
 80062be:	2201      	movs	r2, #1
    wAux = ((int32_t)1);
 80062c0:	2101      	movs	r1, #1
      htempk /= ((int16_t)2);
 80062c2:	0fd8      	lsrs	r0, r3, #31
 80062c4:	18c3      	adds	r3, r0, r3
 80062c6:	0010      	movs	r0, r2
    while (htempk != 0)
 80062c8:	3201      	adds	r2, #1
      htempk /= ((int16_t)2);
 80062ca:	105b      	asrs	r3, r3, #1
      wAux *= ((int32_t)2);
 80062cc:	0049      	lsls	r1, r1, #1
    while (htempk != 0)
 80062ce:	b292      	uxth	r2, r2
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d1f6      	bne.n	80062c2 <STO_PLL_Init+0x2e>
    pHandle->hF3 = (int16_t)wAux;
 80062d4:	b209      	sxth	r1, r1
    wAux = ((int32_t)(pHandle->hF2)) * pHandle->hF3;
 80062d6:	434d      	muls	r5, r1
 80062d8:	8660      	strh	r0, [r4, #50]	; 0x32
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 80062da:	0028      	movs	r0, r5
    pHandle->hF3 = (int16_t)wAux;
 80062dc:	8621      	strh	r1, [r4, #48]	; 0x30
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 80062de:	4909      	ldr	r1, [pc, #36]	; (8006304 <STO_PLL_Init+0x70>)
 80062e0:	f7f9 ff9c 	bl	800021c <__divsi3>
 80062e4:	8560      	strh	r0, [r4, #42]	; 0x2a
    STO_PLL_Clear(pHandle);
 80062e6:	0020      	movs	r0, r4
 80062e8:	f7ff ffaa 	bl	8006240 <STO_PLL_Clear>
    PID_HandleInit(&pHandle->PIRegulator);
 80062ec:	0020      	movs	r0, r4
 80062ee:	3034      	adds	r0, #52	; 0x34
 80062f0:	f7fe fe4c 	bl	8004f8c <PID_HandleInit>
    pHandle->_Super.hMecAccelUnitP = 0;
 80062f4:	2300      	movs	r3, #0
 80062f6:	8263      	strh	r3, [r4, #18]
}
 80062f8:	bd70      	pop	{r4, r5, r6, pc}
    while (htempk != 0)
 80062fa:	2101      	movs	r1, #1
 80062fc:	e7ed      	b.n	80062da <STO_PLL_Init+0x46>
 80062fe:	46c0      	nop			; (mov r8, r8)
 8006300:	000fea5e 	.word	0x000fea5e
 8006304:	000028be 	.word	0x000028be

08006308 <STO_PLL_IsObserverConverged>:
    int32_t wtemp;
    int16_t hEstimatedSpeedUnit;
    int16_t hUpperThreshold;
    int16_t hLowerThreshold;

    if (true == pHandle->ForceConvergency2)
 8006308:	2224      	movs	r2, #36	; 0x24
{
 800630a:	b5f0      	push	{r4, r5, r6, r7, lr}
    if (true == pHandle->ForceConvergency2)
 800630c:	32ff      	adds	r2, #255	; 0xff
 800630e:	5c82      	ldrb	r2, [r0, r2]
{
 8006310:	0003      	movs	r3, r0
    if (true == pHandle->ForceConvergency2)
 8006312:	2a00      	cmp	r2, #0
 8006314:	d002      	beq.n	800631c <STO_PLL_IsObserverConverged+0x14>
    {
      *phForcedMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 8006316:	200c      	movs	r0, #12
 8006318:	5e1a      	ldrsh	r2, [r3, r0]
 800631a:	800a      	strh	r2, [r1, #0]
    else
    {
      /* Nothing to do */
    }

    if (true == pHandle->ForceConvergency)
 800631c:	2291      	movs	r2, #145	; 0x91
 800631e:	0052      	lsls	r2, r2, #1
 8006320:	5c98      	ldrb	r0, [r3, r2]
 8006322:	2800      	cmp	r0, #0
 8006324:	d006      	beq.n	8006334 <STO_PLL_IsObserverConverged+0x2c>
    {
      bAux = true;
      pHandle->IsAlgorithmConverged = true;
 8006326:	22f8      	movs	r2, #248	; 0xf8
 8006328:	2101      	movs	r1, #1
 800632a:	5499      	strb	r1, [r3, r2]
      pHandle->_Super.bSpeedErrorNumber = 0U;
 800632c:	2200      	movs	r2, #0
      bAux = true;
 800632e:	2001      	movs	r0, #1
      pHandle->_Super.bSpeedErrorNumber = 0U;
 8006330:	701a      	strb	r2, [r3, #0]
    }
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (bAux);
}
 8006332:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hEstimatedSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 8006334:	220c      	movs	r2, #12
 8006336:	5e9c      	ldrsh	r4, [r3, r2]
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 8006338:	2500      	movs	r5, #0
 800633a:	5f4a      	ldrsh	r2, [r1, r5]
 800633c:	0015      	movs	r5, r2
 800633e:	4365      	muls	r5, r4
 8006340:	0016      	movs	r6, r2
      if (wtemp > 0)
 8006342:	2d00      	cmp	r5, #0
 8006344:	ddf5      	ble.n	8006332 <STO_PLL_IsObserverConverged+0x2a>
        if (hEstimatedSpeedUnit < 0)
 8006346:	2c00      	cmp	r4, #0
 8006348:	db34      	blt.n	80063b4 <STO_PLL_IsObserverConverged+0xac>
        if (*phForcedMecSpeedUnit < 0)
 800634a:	2a00      	cmp	r2, #0
 800634c:	db2e      	blt.n	80063ac <STO_PLL_IsObserverConverged+0xa4>
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 800634e:	2289      	movs	r2, #137	; 0x89
 8006350:	0052      	lsls	r2, r2, #1
 8006352:	5c99      	ldrb	r1, [r3, r2]
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 8006354:	2214      	movs	r2, #20
 8006356:	32ff      	adds	r2, #255	; 0xff
 8006358:	5c9d      	ldrb	r5, [r3, r2]
        if (true == pHandle->IsSpeedReliable)
 800635a:	3a1e      	subs	r2, #30
 800635c:	5c9a      	ldrb	r2, [r3, r2]
 800635e:	2a00      	cmp	r2, #0
 8006360:	d020      	beq.n	80063a4 <STO_PLL_IsObserverConverged+0x9c>
          if ((uint16_t)hEstimatedSpeedUnit > pHandle->MinStartUpValidSpeed)
 8006362:	228a      	movs	r2, #138	; 0x8a
 8006364:	0052      	lsls	r2, r2, #1
 8006366:	5a9f      	ldrh	r7, [r3, r2]
 8006368:	b2a2      	uxth	r2, r4
 800636a:	4297      	cmp	r7, r2
 800636c:	d21a      	bcs.n	80063a4 <STO_PLL_IsObserverConverged+0x9c>
        hLowerThreshold = (int16_t)(wAux / ((int32_t)16));
 800636e:	270f      	movs	r7, #15
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 8006370:	4375      	muls	r5, r6
        hLowerThreshold = (int16_t)(wAux / ((int32_t)16));
 8006372:	17ea      	asrs	r2, r5, #31
 8006374:	403a      	ands	r2, r7
 8006376:	1952      	adds	r2, r2, r5
 8006378:	1112      	asrs	r2, r2, #4
            if (hEstimatedSpeedUnit >= hLowerThreshold)
 800637a:	b212      	sxth	r2, r2
 800637c:	4294      	cmp	r4, r2
 800637e:	db11      	blt.n	80063a4 <STO_PLL_IsObserverConverged+0x9c>
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 8006380:	434e      	muls	r6, r1
        hUpperThreshold = (int16_t)(wAux / ((int32_t)16));
 8006382:	17f2      	asrs	r2, r6, #31
 8006384:	4017      	ands	r7, r2
 8006386:	19bf      	adds	r7, r7, r6
 8006388:	113a      	asrs	r2, r7, #4
              if (hEstimatedSpeedUnit <= hUpperThreshold)
 800638a:	b212      	sxth	r2, r2
 800638c:	4294      	cmp	r4, r2
 800638e:	dc09      	bgt.n	80063a4 <STO_PLL_IsObserverConverged+0x9c>
                pHandle->ConsistencyCounter++;
 8006390:	21f6      	movs	r1, #246	; 0xf6
 8006392:	5c5a      	ldrb	r2, [r3, r1]
 8006394:	3201      	adds	r2, #1
 8006396:	b2d2      	uxtb	r2, r2
 8006398:	545a      	strb	r2, [r3, r1]
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 800639a:	3120      	adds	r1, #32
 800639c:	5c59      	ldrb	r1, [r3, r1]
 800639e:	4291      	cmp	r1, r2
 80063a0:	d9c1      	bls.n	8006326 <STO_PLL_IsObserverConverged+0x1e>
 80063a2:	e7c6      	b.n	8006332 <STO_PLL_IsObserverConverged+0x2a>
                pHandle->ConsistencyCounter = 0U;
 80063a4:	22f6      	movs	r2, #246	; 0xf6
 80063a6:	2100      	movs	r1, #0
 80063a8:	5499      	strb	r1, [r3, r2]
 80063aa:	e7c2      	b.n	8006332 <STO_PLL_IsObserverConverged+0x2a>
          *phForcedMecSpeedUnit = -*phForcedMecSpeedUnit;
 80063ac:	4252      	negs	r2, r2
 80063ae:	b216      	sxth	r6, r2
 80063b0:	800e      	strh	r6, [r1, #0]
 80063b2:	e7cc      	b.n	800634e <STO_PLL_IsObserverConverged+0x46>
          hEstimatedSpeedUnit = -hEstimatedSpeedUnit;
 80063b4:	4264      	negs	r4, r4
 80063b6:	b224      	sxth	r4, r4
        if (*phForcedMecSpeedUnit < 0)
 80063b8:	2a00      	cmp	r2, #0
 80063ba:	dac8      	bge.n	800634e <STO_PLL_IsObserverConverged+0x46>
 80063bc:	e7f6      	b.n	80063ac <STO_PLL_IsObserverConverged+0xa4>
 80063be:	46c0      	nop			; (mov r8, r8)

080063c0 <STO_PLL_GetEstimatedBemf>:
    vaux.alpha = pHandle->hBemf_alfa_est;
    vaux.beta = pHandle->hBemf_beta_est;
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (vaux);
 80063c0:	6f00      	ldr	r0, [r0, #112]	; 0x70
{
 80063c2:	b082      	sub	sp, #8
  return (vaux);
 80063c4:	0c02      	lsrs	r2, r0, #16
 80063c6:	0400      	lsls	r0, r0, #16
 80063c8:	0412      	lsls	r2, r2, #16
 80063ca:	0c00      	lsrs	r0, r0, #16
 80063cc:	4310      	orrs	r0, r2
}
 80063ce:	b002      	add	sp, #8
 80063d0:	4770      	bx	lr
 80063d2:	46c0      	nop			; (mov r8, r8)

080063d4 <STO_PLL_GetObserverGains>:
  * @brief  Exports current observer gains from @p pHandle and to parameters @p phC2 and @p phC4.
  * 
  */
//cstat !MISRAC2012-Rule-8.13
__weak void STO_PLL_GetObserverGains(STO_PLL_Handle_t *pHandle, int16_t *phC2, int16_t *phC4)
{
 80063d4:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    *phC2 = pHandle->hC2;
 80063d6:	2422      	movs	r4, #34	; 0x22
 80063d8:	5f03      	ldrsh	r3, [r0, r4]
 80063da:	800b      	strh	r3, [r1, #0]
    *phC4 = pHandle->hC4;
 80063dc:	2126      	movs	r1, #38	; 0x26
 80063de:	5e43      	ldrsh	r3, [r0, r1]
 80063e0:	8013      	strh	r3, [r2, #0]
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 80063e2:	bd10      	pop	{r4, pc}

080063e4 <STO_PLL_SetObserverGains>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hC2 = hhC1;
 80063e4:	8441      	strh	r1, [r0, #34]	; 0x22
    pHandle->hC4 = hhC2;
 80063e6:	84c2      	strh	r2, [r0, #38]	; 0x26
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 80063e8:	4770      	bx	lr
 80063ea:	46c0      	nop			; (mov r8, r8)

080063ec <STO_OTF_ResetPLL>:
  * @brief  Resets the PLL integral term during on-the-fly startup.
  * 
  * @param  pHandle: Handler of the current instance of the STO component.
  */
__weak void STO_OTF_ResetPLL(STO_Handle_t * pHandle)
{
 80063ec:	b510      	push	{r4, lr}
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    PID_SetIntegralTerm(&pHdl->PIRegulator, (int32_t)0);
 80063ee:	6800      	ldr	r0, [r0, #0]
 80063f0:	2100      	movs	r1, #0
 80063f2:	3034      	adds	r0, #52	; 0x34
 80063f4:	f7fe fdde 	bl	8004fb4 <PID_SetIntegralTerm>
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 80063f8:	bd10      	pop	{r4, pc}
 80063fa:	46c0      	nop			; (mov r8, r8)

080063fc <STO_ResetPLL>:
  * @brief  Resets the PLL integral term.
  * 
  * @param  pHandle: Handler of the current instance of the STO component.
  */
__weak void STO_ResetPLL(STO_PLL_Handle_t *pHandle)
{
 80063fc:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    PID_SetIntegralTerm(&pHandle->PIRegulator, (int32_t)0);
 80063fe:	2100      	movs	r1, #0
 8006400:	3034      	adds	r0, #52	; 0x34
 8006402:	f7fe fdd7 	bl	8004fb4 <PID_SetIntegralTerm>
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 8006406:	bd10      	pop	{r4, pc}

08006408 <STO_PLL_GetEstimatedBemfLevel>:
__weak int32_t STO_PLL_GetEstimatedBemfLevel(STO_PLL_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  return ((MC_NULL == pHandle) ? 0 : pHandle->Est_Bemf_Level);
#else
  return (pHandle->Est_Bemf_Level);
 8006408:	2380      	movs	r3, #128	; 0x80
 800640a:	005b      	lsls	r3, r3, #1
 800640c:	58c0      	ldr	r0, [r0, r3]
#endif
}
 800640e:	4770      	bx	lr

08006410 <STO_PLL_GetObservedBemfLevel>:
__weak int32_t STO_PLL_GetObservedBemfLevel(STO_PLL_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  return ((MC_NULL == pHandle) ? 0 : pHandle->Obs_Bemf_Level);
#else
  return (pHandle->Obs_Bemf_Level);
 8006410:	23fc      	movs	r3, #252	; 0xfc
 8006412:	58c0      	ldr	r0, [r0, r3]
#endif
}
 8006414:	4770      	bx	lr
 8006416:	46c0      	nop			; (mov r8, r8)

08006418 <STO_PLL_IsVarianceTight>:
    const STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    tempStatus = pHdl->IsSpeedReliable;
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (tempStatus);
 8006418:	23f5      	movs	r3, #245	; 0xf5
    tempStatus = pHdl->IsSpeedReliable;
 800641a:	6802      	ldr	r2, [r0, #0]
  return (tempStatus);
 800641c:	5cd0      	ldrb	r0, [r2, r3]
}
 800641e:	4770      	bx	lr

08006420 <STO_PLL_ForceConvergency1>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    pHdl->ForceConvergency = true;
 8006420:	2391      	movs	r3, #145	; 0x91
 8006422:	2101      	movs	r1, #1
 8006424:	6802      	ldr	r2, [r0, #0]
 8006426:	005b      	lsls	r3, r3, #1
 8006428:	54d1      	strb	r1, [r2, r3]
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 800642a:	4770      	bx	lr

0800642c <STO_PLL_ForceConvergency2>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    pHdl->ForceConvergency2 = true;
 800642c:	2324      	movs	r3, #36	; 0x24
 800642e:	2101      	movs	r1, #1
 8006430:	6802      	ldr	r2, [r0, #0]
 8006432:	33ff      	adds	r3, #255	; 0xff
 8006434:	54d1      	strb	r1, [r2, r3]
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 8006436:	4770      	bx	lr

08006438 <STO_SetDirection>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hForcedDirection = direction;
 8006438:	2392      	movs	r3, #146	; 0x92
 800643a:	005b      	lsls	r3, r3, #1
 800643c:	54c1      	strb	r1, [r0, r3]
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 800643e:	4770      	bx	lr

08006440 <VSS_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->_Super.bSpeedErrorNumber = 0U;
 8006440:	2300      	movs	r3, #0
    pHandle->hRemainingStep = 0U;
    pHandle->hElAngleAccu = 0;

    pHandle->bTransitionStarted = false;
    pHandle->bTransitionEnded = false;
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 8006442:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
    pHandle->_Super.bSpeedErrorNumber = 0U;
 8006444:	7003      	strb	r3, [r0, #0]
    pHandle->_Super.hElAngle = 0;
 8006446:	6043      	str	r3, [r0, #4]
    pHandle->_Super.hAvrMecSpeedUnit = 0;
 8006448:	60c3      	str	r3, [r0, #12]
    pHandle->_Super.hMecAccelUnitP = 0;
 800644a:	8243      	strh	r3, [r0, #18]
    pHandle->wElAccDppP32 = 0;
 800644c:	6203      	str	r3, [r0, #32]
    pHandle->wElSpeedDpp32 = 0;
 800644e:	6243      	str	r3, [r0, #36]	; 0x24
    pHandle->hRemainingStep = 0U;
 8006450:	8503      	strh	r3, [r0, #40]	; 0x28
    pHandle->bTransitionStarted = false;
 8006452:	8583      	strh	r3, [r0, #44]	; 0x2c
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 8006454:	85c2      	strh	r2, [r0, #46]	; 0x2e
    pHandle->hElAngleAccu = 0;
 8006456:	6303      	str	r3, [r0, #48]	; 0x30

    pHandle->bCopyObserver = false;
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 8006458:	4770      	bx	lr
 800645a:	46c0      	nop			; (mov r8, r8)

0800645c <VSS_Init>:
{
 800645c:	b510      	push	{r4, lr}
  VSS_Clear(pHandle);
 800645e:	f7ff ffef 	bl	8006440 <VSS_Clear>
}
 8006462:	bd10      	pop	{r4, pc}

08006464 <VSS_CalcElAngle>:
  *
  * - Systematically called after #SPD_GetElAngle that retrieves last computed rotor electrical angle.
  */
//cstat !MISRAC2012-Rule-8.13
__weak int16_t VSS_CalcElAngle(VirtualSpeedSensor_Handle_t *pHandle, int16_t *pInputVars_str)
{
 8006464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006466:	46c6      	mov	lr, r8
    int16_t hAngleDiff;
    int32_t wAux;
    int16_t hAngleCorr;
    int16_t hSignCorr = 1;

    if (true == pHandle->bCopyObserver)
 8006468:	2333      	movs	r3, #51	; 0x33
{
 800646a:	b500      	push	{lr}
    if (true == pHandle->bCopyObserver)
 800646c:	5cc3      	ldrb	r3, [r0, r3]
{
 800646e:	0004      	movs	r4, r0
 8006470:	000e      	movs	r6, r1
    if (true == pHandle->bCopyObserver)
 8006472:	2b00      	cmp	r3, #0
 8006474:	d006      	beq.n	8006484 <VSS_CalcElAngle+0x20>
    {
      hRetAngle = *(int16_t *)pInputVars_str;
 8006476:	2300      	movs	r3, #0
 8006478:	5ecd      	ldrsh	r5, [r1, r3]
    pHandle->_Super.hElAngle = hRetAngle;
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (hRetAngle);
}
 800647a:	0028      	movs	r0, r5
    pHandle->_Super.hElAngle = hRetAngle;
 800647c:	80a5      	strh	r5, [r4, #4]
}
 800647e:	bc80      	pop	{r7}
 8006480:	46b8      	mov	r8, r7
 8006482:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 8006484:	230e      	movs	r3, #14
 8006486:	5ec7      	ldrsh	r7, [r0, r3]
 8006488:	8e05      	ldrh	r5, [r0, #48]	; 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 800648a:	7841      	ldrb	r1, [r0, #1]
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 800648c:	19ed      	adds	r5, r5, r7
 800648e:	b2ab      	uxth	r3, r5
 8006490:	b22d      	sxth	r5, r5
 8006492:	8605      	strh	r5, [r0, #48]	; 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 8006494:	0038      	movs	r0, r7
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 8006496:	4698      	mov	r8, r3
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 8006498:	f7f9 fec0 	bl	800021c <__divsi3>
 800649c:	88e3      	ldrh	r3, [r4, #6]
 800649e:	18c0      	adds	r0, r0, r3
      if (true == pHandle->bTransitionStarted)
 80064a0:	232c      	movs	r3, #44	; 0x2c
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 80064a2:	80e0      	strh	r0, [r4, #6]
      if (true == pHandle->bTransitionStarted)
 80064a4:	5ce3      	ldrb	r3, [r4, r3]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d0e7      	beq.n	800647a <VSS_CalcElAngle+0x16>
        if (0 == pHandle->hTransitionRemainingSteps)
 80064aa:	232e      	movs	r3, #46	; 0x2e
 80064ac:	5ee0      	ldrsh	r0, [r4, r3]
 80064ae:	2800      	cmp	r0, #0
 80064b0:	d01a      	beq.n	80064e8 <VSS_CalcElAngle+0x84>
          pHandle->hTransitionRemainingSteps--;
 80064b2:	3801      	subs	r0, #1
 80064b4:	b200      	sxth	r0, r0
 80064b6:	85e0      	strh	r0, [r4, #46]	; 0x2e
          if (pHandle->_Super.hElSpeedDpp >= 0)
 80064b8:	2f00      	cmp	r7, #0
 80064ba:	db22      	blt.n	8006502 <VSS_CalcElAngle+0x9e>
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 80064bc:	4643      	mov	r3, r8
 80064be:	8837      	ldrh	r7, [r6, #0]
 80064c0:	1afe      	subs	r6, r7, r3
 80064c2:	2301      	movs	r3, #1
 80064c4:	4698      	mov	r8, r3
 80064c6:	b236      	sxth	r6, r6
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 80064c8:	2336      	movs	r3, #54	; 0x36
 80064ca:	5ee1      	ldrsh	r1, [r4, r3]
          wAux = (int32_t)hAngleDiff * pHandle->hTransitionRemainingSteps;
 80064cc:	4370      	muls	r0, r6
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 80064ce:	f7f9 fea5 	bl	800021c <__divsi3>
          hAngleCorr *= hSignCorr;
 80064d2:	4643      	mov	r3, r8
 80064d4:	4358      	muls	r0, r3
            pHandle->bTransitionLocked = true;
 80064d6:	2332      	movs	r3, #50	; 0x32
          hAngleCorr *= hSignCorr;
 80064d8:	b280      	uxth	r0, r0
          if (hAngleDiff >= 0)
 80064da:	2e00      	cmp	r6, #0
 80064dc:	db0b      	blt.n	80064f6 <VSS_CalcElAngle+0x92>
            pHandle->bTransitionLocked = true;
 80064de:	2201      	movs	r2, #1
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 80064e0:	1a38      	subs	r0, r7, r0
            pHandle->bTransitionLocked = true;
 80064e2:	54e2      	strb	r2, [r4, r3]
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 80064e4:	b205      	sxth	r5, r0
 80064e6:	e7c8      	b.n	800647a <VSS_CalcElAngle+0x16>
          hRetAngle = *(int16_t *)pInputVars_str;
 80064e8:	2300      	movs	r3, #0
 80064ea:	5ef5      	ldrsh	r5, [r6, r3]
          pHandle->bTransitionEnded = true;
 80064ec:	2201      	movs	r2, #1
 80064ee:	232d      	movs	r3, #45	; 0x2d
 80064f0:	54e2      	strb	r2, [r4, r3]
          pHandle->_Super.bSpeedErrorNumber = 0U;
 80064f2:	7020      	strb	r0, [r4, #0]
 80064f4:	e7c1      	b.n	800647a <VSS_CalcElAngle+0x16>
            if (false == pHandle->bTransitionLocked)
 80064f6:	5ce3      	ldrb	r3, [r4, r3]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d0be      	beq.n	800647a <VSS_CalcElAngle+0x16>
              hRetAngle = *(int16_t *)pInputVars_str + hAngleCorr;
 80064fc:	19c0      	adds	r0, r0, r7
 80064fe:	b205      	sxth	r5, r0
 8006500:	e7bb      	b.n	800647a <VSS_CalcElAngle+0x16>
            hAngleDiff = pHandle->hElAngleAccu - *(int16_t *)pInputVars_str;
 8006502:	4643      	mov	r3, r8
 8006504:	8837      	ldrh	r7, [r6, #0]
 8006506:	1bde      	subs	r6, r3, r7
 8006508:	4b01      	ldr	r3, [pc, #4]	; (8006510 <VSS_CalcElAngle+0xac>)
 800650a:	b236      	sxth	r6, r6
 800650c:	4698      	mov	r8, r3
 800650e:	e7db      	b.n	80064c8 <VSS_CalcElAngle+0x64>
 8006510:	0000ffff 	.word	0x0000ffff

08006514 <VSS_CalcAvrgMecSpeedUnit>:
  * - Called with the same periodicity on which speed control is executed, precisely during START and SWITCH_OVER states
  * of the MC tasks state machine or in its RUM state in @ref OpenLoop "Open Loop Control" configuration into
  * TSK_MediumFrequencyTask.
  */
__weak bool VSS_CalcAvrgMecSpeedUnit(VirtualSpeedSensor_Handle_t *pHandle, int16_t *hMecSpeedUnit)
{
 8006514:	b570      	push	{r4, r5, r6, lr}
    SpeedSensorReliability = false;
  }
  else
  {
#endif
    if (pHandle->hRemainingStep > 1u)
 8006516:	8d03      	ldrh	r3, [r0, #40]	; 0x28
{
 8006518:	0004      	movs	r4, r0
 800651a:	000d      	movs	r5, r1
    if (pHandle->hRemainingStep > 1u)
 800651c:	2b01      	cmp	r3, #1
 800651e:	d91c      	bls.n	800655a <VSS_CalcAvrgMecSpeedUnit+0x46>
    {
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 8006520:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006522:	6a02      	ldr	r2, [r0, #32]
#endif

      /* Convert dpp into MecUnit */
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8006524:	69e1      	ldr	r1, [r4, #28]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 8006526:	189b      	adds	r3, r3, r2
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8006528:	8b42      	ldrh	r2, [r0, #26]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 800652a:	6243      	str	r3, [r0, #36]	; 0x24
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 800652c:	141b      	asrs	r3, r3, #16
 800652e:	81c3      	strh	r3, [r0, #14]
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8006530:	4353      	muls	r3, r2
 8006532:	0098      	lsls	r0, r3, #2
 8006534:	18c0      	adds	r0, r0, r3
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8006536:	7863      	ldrb	r3, [r4, #1]
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8006538:	0040      	lsls	r0, r0, #1
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 800653a:	4359      	muls	r1, r3
 800653c:	f7f9 fe6e 	bl	800021c <__divsi3>
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
 8006540:	b200      	sxth	r0, r0
 8006542:	8028      	strh	r0, [r5, #0]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
      pHandle->hRemainingStep--;
 8006544:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8006546:	81a0      	strh	r0, [r4, #12]
      pHandle->hRemainingStep--;
 8006548:	3b01      	subs	r3, #1
 800654a:	8523      	strh	r3, [r4, #40]	; 0x28
    else
    {
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
    }
    /* If the transition is not done yet, we already know that speed is not reliable */
    if (false == pHandle->bTransitionEnded)
 800654c:	232d      	movs	r3, #45	; 0x2d
 800654e:	5ce0      	ldrb	r0, [r4, r3]
 8006550:	2800      	cmp	r0, #0
 8006552:	d10b      	bne.n	800656c <VSS_CalcAvrgMecSpeedUnit+0x58>
    {
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8006554:	78e3      	ldrb	r3, [r4, #3]
 8006556:	7023      	strb	r3, [r4, #0]
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (SpeedSensorReliability);
}
 8006558:	bd70      	pop	{r4, r5, r6, pc}
    else if (1U == pHandle->hRemainingStep)
 800655a:	2b01      	cmp	r3, #1
 800655c:	d00b      	beq.n	8006576 <VSS_CalcAvrgMecSpeedUnit+0x62>
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 800655e:	220c      	movs	r2, #12
 8006560:	5e83      	ldrsh	r3, [r0, r2]
 8006562:	800b      	strh	r3, [r1, #0]
    if (false == pHandle->bTransitionEnded)
 8006564:	232d      	movs	r3, #45	; 0x2d
 8006566:	5ce0      	ldrb	r0, [r4, r3]
 8006568:	2800      	cmp	r0, #0
 800656a:	d0f3      	beq.n	8006554 <VSS_CalcAvrgMecSpeedUnit+0x40>
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 800656c:	0029      	movs	r1, r5
 800656e:	0020      	movs	r0, r4
 8006570:	f7ff fb6c 	bl	8005c4c <SPD_IsMecSpeedReliable>
 8006574:	e7f0      	b.n	8006558 <VSS_CalcAvrgMecSpeedUnit+0x44>
      *hMecSpeedUnit = pHandle->hFinalMecSpeedUnit;
 8006576:	222a      	movs	r2, #42	; 0x2a
 8006578:	5e83      	ldrsh	r3, [r0, r2]
 800657a:	800b      	strh	r3, [r1, #0]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 800657c:	8183      	strh	r3, [r0, #12]
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 800657e:	69c0      	ldr	r0, [r0, #28]
 8006580:	4358      	muls	r0, r3
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8006582:	8b63      	ldrh	r3, [r4, #26]
 8006584:	0099      	lsls	r1, r3, #2
 8006586:	18c9      	adds	r1, r1, r3
 8006588:	0049      	lsls	r1, r1, #1
 800658a:	f7f9 fe47 	bl	800021c <__divsi3>
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800658e:	7863      	ldrb	r3, [r4, #1]
 8006590:	4343      	muls	r3, r0
 8006592:	81e3      	strh	r3, [r4, #14]
      pHandle->hRemainingStep = 0U;
 8006594:	2300      	movs	r3, #0
 8006596:	8523      	strh	r3, [r4, #40]	; 0x28
 8006598:	e7d8      	b.n	800654c <VSS_CalcAvrgMecSpeedUnit+0x38>
 800659a:	46c0      	nop			; (mov r8, r8)

0800659c <VSS_SetMecAngle>:
  *
  * - Called during @ref RevUpCtrl "Rev-Up Control" and
  * @ref EncAlignCtrl "Encoder Alignment Controller procedure" initialization.
  */
__weak void VSS_SetMecAngle(VirtualSpeedSensor_Handle_t *pHandle, int16_t hMecAngle)
{
 800659c:	b570      	push	{r4, r5, r6, lr}
 800659e:	000d      	movs	r5, r1
 80065a0:	0004      	movs	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hElAngleAccu = hMecAngle;
 80065a2:	8601      	strh	r1, [r0, #48]	; 0x30
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 80065a4:	7841      	ldrb	r1, [r0, #1]
 80065a6:	0028      	movs	r0, r5
 80065a8:	f7f9 fe38 	bl	800021c <__divsi3>
    pHandle->_Super.hElAngle = hMecAngle;
 80065ac:	80a5      	strh	r5, [r4, #4]
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 80065ae:	80e0      	strh	r0, [r4, #6]
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 80065b0:	bd70      	pop	{r4, r5, r6, pc}
 80065b2:	46c0      	nop			; (mov r8, r8)

080065b4 <VSS_SetMecAcceleration>:
  * - Called during @ref RevUpCtrl "Rev-Up Control" and
  * @ref EncAlignCtrl "Encoder Alignment Controller procedure" initialization.
  */
__weak void  VSS_SetMecAcceleration(VirtualSpeedSensor_Handle_t *pHandle, int16_t hFinalMecSpeedUnit,
                                    uint16_t hDurationms)
{
 80065b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065b6:	46ce      	mov	lr, r9
 80065b8:	4647      	mov	r7, r8
    int32_t wMecAccDppP32;
    uint16_t hNbrStep;
    int16_t hCurrentMecSpeedDpp;
    int16_t hFinalMecSpeedDpp;

    if (false == pHandle->bTransitionStarted)
 80065ba:	232c      	movs	r3, #44	; 0x2c
{
 80065bc:	b580      	push	{r7, lr}
    if (false == pHandle->bTransitionStarted)
 80065be:	5cc3      	ldrb	r3, [r0, r3]
{
 80065c0:	0004      	movs	r4, r0
 80065c2:	000e      	movs	r6, r1
 80065c4:	0015      	movs	r5, r2
    if (false == pHandle->bTransitionStarted)
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d10f      	bne.n	80065ea <VSS_SetMecAcceleration+0x36>
    {
      if (0U == hDurationms)
 80065ca:	2a00      	cmp	r2, #0
 80065cc:	d111      	bne.n	80065f2 <VSS_SetMecAcceleration+0x3e>
      {
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;
 80065ce:	8181      	strh	r1, [r0, #12]

        pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)hFinalMecSpeedUnit)
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
                                              / (((int32_t)SPEED_UNIT)
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 80065d0:	8b63      	ldrh	r3, [r4, #26]
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 80065d2:	69c0      	ldr	r0, [r0, #28]
 80065d4:	4348      	muls	r0, r1
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 80065d6:	0099      	lsls	r1, r3, #2
 80065d8:	18c9      	adds	r1, r1, r3
 80065da:	0049      	lsls	r1, r1, #1
                                              / (((int32_t)SPEED_UNIT)
 80065dc:	f7f9 fe1e 	bl	800021c <__divsi3>

        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 80065e0:	7863      	ldrb	r3, [r4, #1]

        pHandle->hRemainingStep = 0U;
 80065e2:	8525      	strh	r5, [r4, #40]	; 0x28
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 80065e4:	4343      	muls	r3, r0

        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 80065e6:	8566      	strh	r6, [r4, #42]	; 0x2a
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 80065e8:	81e3      	strh	r3, [r4, #14]
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 80065ea:	bcc0      	pop	{r6, r7}
 80065ec:	46b9      	mov	r9, r7
 80065ee:	46b0      	mov	r8, r6
 80065f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        hNbrStep = (uint16_t)((((uint32_t)hDurationms) * ((uint32_t)pHandle->hSpeedSamplingFreqHz)) / 1000U);
 80065f2:	21fa      	movs	r1, #250	; 0xfa
 80065f4:	8e80      	ldrh	r0, [r0, #52]	; 0x34
 80065f6:	0089      	lsls	r1, r1, #2
 80065f8:	4350      	muls	r0, r2
 80065fa:	f7f9 fd85 	bl	8000108 <__udivsi3>
        hNbrStep++;
 80065fe:	3001      	adds	r0, #1
 8006600:	b285      	uxth	r5, r0
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8006602:	230e      	movs	r3, #14
 8006604:	5ee7      	ldrsh	r7, [r4, r3]
        pHandle->hRemainingStep = hNbrStep;
 8006606:	8525      	strh	r5, [r4, #40]	; 0x28
        if (0U == hNbrStep)
 8006608:	2d00      	cmp	r5, #0
 800660a:	d103      	bne.n	8006614 <VSS_SetMecAcceleration+0x60>
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 800660c:	043f      	lsls	r7, r7, #16
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 800660e:	8566      	strh	r6, [r4, #42]	; 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8006610:	6267      	str	r7, [r4, #36]	; 0x24
}
 8006612:	e7ea      	b.n	80065ea <VSS_SetMecAcceleration+0x36>
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8006614:	7863      	ldrb	r3, [r4, #1]
        hFinalMecSpeedDpp = (int16_t)((((int32_t )hFinalMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 8006616:	69e0      	ldr	r0, [r4, #28]
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8006618:	4699      	mov	r9, r3
                                    / (((int32_t )SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800661a:	8b63      	ldrh	r3, [r4, #26]
        hFinalMecSpeedDpp = (int16_t)((((int32_t )hFinalMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 800661c:	4370      	muls	r0, r6
                                    / (((int32_t )SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800661e:	0099      	lsls	r1, r3, #2
 8006620:	18c9      	adds	r1, r1, r3
 8006622:	0049      	lsls	r1, r1, #1
 8006624:	f7f9 fdfa 	bl	800021c <__divsi3>
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 8006628:	b203      	sxth	r3, r0
 800662a:	4698      	mov	r8, r3
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 800662c:	4649      	mov	r1, r9
 800662e:	0038      	movs	r0, r7
 8006630:	f7f9 fdf4 	bl	800021c <__divsi3>
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 8006634:	4643      	mov	r3, r8
 8006636:	1a18      	subs	r0, r3, r0
 8006638:	0029      	movs	r1, r5
                         * ((int32_t)65536)) / ((int32_t )hNbrStep);
 800663a:	0400      	lsls	r0, r0, #16
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 800663c:	f7f9 fdee 	bl	800021c <__divsi3>
          pHandle->wElAccDppP32 = wMecAccDppP32 * ((int16_t)pHandle->_Super.bElToMecRatio);
 8006640:	464b      	mov	r3, r9
 8006642:	4358      	muls	r0, r3
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8006644:	043f      	lsls	r7, r7, #16
          pHandle->wElAccDppP32 = wMecAccDppP32 * ((int16_t)pHandle->_Super.bElToMecRatio);
 8006646:	6220      	str	r0, [r4, #32]
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8006648:	8566      	strh	r6, [r4, #42]	; 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 800664a:	6267      	str	r7, [r4, #36]	; 0x24
    }
 800664c:	e7cd      	b.n	80065ea <VSS_SetMecAcceleration+0x36>
 800664e:	46c0      	nop			; (mov r8, r8)

08006650 <VSS_SetStartTransition>:
    /* nothing to do */
  }
  else
  {
#endif
    if (true == bCommand)
 8006650:	2900      	cmp	r1, #0
 8006652:	d006      	beq.n	8006662 <VSS_SetStartTransition+0x12>
    {
      pHandle->bTransitionStarted = true;
 8006654:	232c      	movs	r3, #44	; 0x2c
 8006656:	2201      	movs	r2, #1
 8006658:	54c2      	strb	r2, [r0, r3]

      if (0 == pHandle->hTransitionSteps)
 800665a:	2136      	movs	r1, #54	; 0x36
 800665c:	5e43      	ldrsh	r3, [r0, r1]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d001      	beq.n	8006666 <VSS_SetStartTransition+0x16>
  bool bAux = true;
 8006662:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (bAux);
}
 8006664:	4770      	bx	lr
        pHandle->bTransitionEnded = true;
 8006666:	212d      	movs	r1, #45	; 0x2d
 8006668:	5442      	strb	r2, [r0, r1]
        pHandle->_Super.bSpeedErrorNumber = 0U;
 800666a:	7003      	strb	r3, [r0, #0]
        bAux = false;
 800666c:	2000      	movs	r0, #0
 800666e:	e7f9      	b.n	8006664 <VSS_SetStartTransition+0x14>

08006670 <VSS_TransitionEnded>:
__weak bool VSS_TransitionEnded(VirtualSpeedSensor_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  return ((MC_NULL == pHandle) ? false : pHandle->bTransitionEnded);
#else
  return (pHandle->bTransitionEnded);
 8006670:	232d      	movs	r3, #45	; 0x2d
 8006672:	5cc0      	ldrb	r0, [r0, r3]
#endif
}
 8006674:	4770      	bx	lr
 8006676:	46c0      	nop			; (mov r8, r8)

08006678 <memset>:
 8006678:	0003      	movs	r3, r0
 800667a:	1882      	adds	r2, r0, r2
 800667c:	4293      	cmp	r3, r2
 800667e:	d100      	bne.n	8006682 <memset+0xa>
 8006680:	4770      	bx	lr
 8006682:	7019      	strb	r1, [r3, #0]
 8006684:	3301      	adds	r3, #1
 8006686:	e7f9      	b.n	800667c <memset+0x4>

08006688 <__libc_init_array>:
 8006688:	b570      	push	{r4, r5, r6, lr}
 800668a:	2600      	movs	r6, #0
 800668c:	4c0c      	ldr	r4, [pc, #48]	; (80066c0 <__libc_init_array+0x38>)
 800668e:	4d0d      	ldr	r5, [pc, #52]	; (80066c4 <__libc_init_array+0x3c>)
 8006690:	1b64      	subs	r4, r4, r5
 8006692:	10a4      	asrs	r4, r4, #2
 8006694:	42a6      	cmp	r6, r4
 8006696:	d109      	bne.n	80066ac <__libc_init_array+0x24>
 8006698:	2600      	movs	r6, #0
 800669a:	f000 f823 	bl	80066e4 <_init>
 800669e:	4c0a      	ldr	r4, [pc, #40]	; (80066c8 <__libc_init_array+0x40>)
 80066a0:	4d0a      	ldr	r5, [pc, #40]	; (80066cc <__libc_init_array+0x44>)
 80066a2:	1b64      	subs	r4, r4, r5
 80066a4:	10a4      	asrs	r4, r4, #2
 80066a6:	42a6      	cmp	r6, r4
 80066a8:	d105      	bne.n	80066b6 <__libc_init_array+0x2e>
 80066aa:	bd70      	pop	{r4, r5, r6, pc}
 80066ac:	00b3      	lsls	r3, r6, #2
 80066ae:	58eb      	ldr	r3, [r5, r3]
 80066b0:	4798      	blx	r3
 80066b2:	3601      	adds	r6, #1
 80066b4:	e7ee      	b.n	8006694 <__libc_init_array+0xc>
 80066b6:	00b3      	lsls	r3, r6, #2
 80066b8:	58eb      	ldr	r3, [r5, r3]
 80066ba:	4798      	blx	r3
 80066bc:	3601      	adds	r6, #1
 80066be:	e7f2      	b.n	80066a6 <__libc_init_array+0x1e>
 80066c0:	0800751c 	.word	0x0800751c
 80066c4:	0800751c 	.word	0x0800751c
 80066c8:	08007520 	.word	0x08007520
 80066cc:	0800751c 	.word	0x0800751c

080066d0 <memcpy>:
 80066d0:	2300      	movs	r3, #0
 80066d2:	b510      	push	{r4, lr}
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d100      	bne.n	80066da <memcpy+0xa>
 80066d8:	bd10      	pop	{r4, pc}
 80066da:	5ccc      	ldrb	r4, [r1, r3]
 80066dc:	54c4      	strb	r4, [r0, r3]
 80066de:	3301      	adds	r3, #1
 80066e0:	e7f8      	b.n	80066d4 <memcpy+0x4>
	...

080066e4 <_init>:
 80066e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066e6:	46c0      	nop			; (mov r8, r8)
 80066e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066ea:	bc08      	pop	{r3}
 80066ec:	469e      	mov	lr, r3
 80066ee:	4770      	bx	lr

080066f0 <_fini>:
 80066f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066f2:	46c0      	nop			; (mov r8, r8)
 80066f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066f6:	bc08      	pop	{r3}
 80066f8:	469e      	mov	lr, r3
 80066fa:	4770      	bx	lr
