vendor_name = ModelSim
source_file = 1, C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Top-Level/UART_TX_TEST.vhd
source_file = 1, C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/UART_TX_MY.vhd
source_file = 1, C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/BaudGenerator.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Projects/UART_TX_TEST/db/UART_TX_TEST.cbx.xml
design_name = UART_TX_TEST
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, UART_TX_TEST, 1
instance = comp, \TX~output\, TX~output, UART_TX_TEST, 1
instance = comp, \TX_Dane_Gotowe~output\, TX_Dane_Gotowe~output, UART_TX_TEST, 1
instance = comp, \clk~input\, clk~input, UART_TX_TEST, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, UART_TX_TEST, 1
instance = comp, \Bit_Par~input\, Bit_Par~input, UART_TX_TEST, 1
instance = comp, \baud_gen_unit|Add0~0\, baud_gen_unit|Add0~0, UART_TX_TEST, 1
instance = comp, \baud_gen_unit|r_next[0]~0\, baud_gen_unit|r_next[0]~0, UART_TX_TEST, 1
instance = comp, \reset~input\, reset~input, UART_TX_TEST, 1
instance = comp, \baud_gen_unit|r_reg[0]\, baud_gen_unit|r_reg[0], UART_TX_TEST, 1
instance = comp, \baud_gen_unit|Add0~2\, baud_gen_unit|Add0~2, UART_TX_TEST, 1
instance = comp, \baud_gen_unit|r_reg[1]\, baud_gen_unit|r_reg[1], UART_TX_TEST, 1
instance = comp, \baud_gen_unit|Add0~4\, baud_gen_unit|Add0~4, UART_TX_TEST, 1
instance = comp, \baud_gen_unit|r_reg[2]\, baud_gen_unit|r_reg[2], UART_TX_TEST, 1
instance = comp, \baud_gen_unit|Add0~6\, baud_gen_unit|Add0~6, UART_TX_TEST, 1
instance = comp, \baud_gen_unit|r_reg[3]\, baud_gen_unit|r_reg[3], UART_TX_TEST, 1
instance = comp, \baud_gen_unit|Add0~8\, baud_gen_unit|Add0~8, UART_TX_TEST, 1
instance = comp, \baud_gen_unit|r_reg[4]\, baud_gen_unit|r_reg[4], UART_TX_TEST, 1
instance = comp, \baud_gen_unit|Equal0~1\, baud_gen_unit|Equal0~1, UART_TX_TEST, 1
instance = comp, \baud_gen_unit|Add0~10\, baud_gen_unit|Add0~10, UART_TX_TEST, 1
instance = comp, \baud_gen_unit|r_reg[5]\, baud_gen_unit|r_reg[5], UART_TX_TEST, 1
instance = comp, \baud_gen_unit|Add0~12\, baud_gen_unit|Add0~12, UART_TX_TEST, 1
instance = comp, \baud_gen_unit|r_next[6]~1\, baud_gen_unit|r_next[6]~1, UART_TX_TEST, 1
instance = comp, \baud_gen_unit|r_reg[6]\, baud_gen_unit|r_reg[6], UART_TX_TEST, 1
instance = comp, \baud_gen_unit|Add0~14\, baud_gen_unit|Add0~14, UART_TX_TEST, 1
instance = comp, \baud_gen_unit|r_reg[7]\, baud_gen_unit|r_reg[7], UART_TX_TEST, 1
instance = comp, \baud_gen_unit|Equal0~0\, baud_gen_unit|Equal0~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|TX_Dane_Gotowe~0\, uart_tx_unit|TX_Dane_Gotowe~0, UART_TX_TEST, 1
instance = comp, \TX_Start~input\, TX_Start~input, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Selector1~0\, uart_tx_unit|Selector1~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|state_reg.czekaj\, uart_tx_unit|state_reg.czekaj, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|VParzystosc~2\, uart_tx_unit|VParzystosc~2, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Selector2~0\, uart_tx_unit|Selector2~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Selector2~3\, uart_tx_unit|Selector2~3, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Selector2~4\, uart_tx_unit|Selector2~4, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|state_reg.start\, uart_tx_unit|state_reg.start, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Dane_Ctr[0]~0\, uart_tx_unit|Dane_Ctr[0]~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Dane_Ctr[0]~3\, uart_tx_unit|Dane_Ctr[0]~3, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Dane_Ctr[0]\, uart_tx_unit|Dane_Ctr[0], UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Dane_Ctr[1]~2\, uart_tx_unit|Dane_Ctr[1]~2, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Dane_Ctr[1]\, uart_tx_unit|Dane_Ctr[1], UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Add1~0\, uart_tx_unit|Add1~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Dane_Ctr[2]~1\, uart_tx_unit|Dane_Ctr[2]~1, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Dane_Ctr[2]\, uart_tx_unit|Dane_Ctr[2], UART_TX_TEST, 1
instance = comp, \uart_tx_unit|state_next~5\, uart_tx_unit|state_next~5, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Selector3~0\, uart_tx_unit|Selector3~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|state_reg.dane\, uart_tx_unit|state_reg.dane, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Baud_Ctr[3]~2\, uart_tx_unit|Baud_Ctr[3]~2, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Baud_Ctr[3]~1\, uart_tx_unit|Baud_Ctr[3]~1, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Baud_Ctr[3]~3\, uart_tx_unit|Baud_Ctr[3]~3, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Baud_Ctr[3]~4\, uart_tx_unit|Baud_Ctr[3]~4, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Baud_Ctr[0]~0\, uart_tx_unit|Baud_Ctr[0]~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Baud_Ctr[0]~8\, uart_tx_unit|Baud_Ctr[0]~8, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Baud_Ctr[0]\, uart_tx_unit|Baud_Ctr[0], UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Baud_Ctr[1]~7\, uart_tx_unit|Baud_Ctr[1]~7, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Baud_Ctr[1]\, uart_tx_unit|Baud_Ctr[1], UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Add0~1\, uart_tx_unit|Add0~1, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Baud_Ctr[2]~6\, uart_tx_unit|Baud_Ctr[2]~6, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Baud_Ctr[2]\, uart_tx_unit|Baud_Ctr[2], UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Add0~0\, uart_tx_unit|Add0~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Baud_Ctr[3]~5\, uart_tx_unit|Baud_Ctr[3]~5, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Baud_Ctr[3]\, uart_tx_unit|Baud_Ctr[3], UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Equal1~0\, uart_tx_unit|Equal1~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|TX_Dane_Gotowe~1\, uart_tx_unit|TX_Dane_Gotowe~1, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Selector5~0\, uart_tx_unit|Selector5~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|state_reg.stop\, uart_tx_unit|state_reg.stop, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Selector2~1\, uart_tx_unit|Selector2~1, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Selector2~2\, uart_tx_unit|Selector2~2, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Selector4~0\, uart_tx_unit|Selector4~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|state_reg.bit_parzystosci\, uart_tx_unit|state_reg.bit_parzystosci, UART_TX_TEST, 1
instance = comp, \Byte_Ctr_Next[1]~1\, Byte_Ctr_Next[1]~1, UART_TX_TEST, 1
instance = comp, \Byte_Ctr_Reg[3]~1\, Byte_Ctr_Reg[3]~1, UART_TX_TEST, 1
instance = comp, \Byte_Ctr_Reg[1]\, Byte_Ctr_Reg[1], UART_TX_TEST, 1
instance = comp, \Add0~1\, Add0~1, UART_TX_TEST, 1
instance = comp, \Byte_Ctr_Next[3]~3\, Byte_Ctr_Next[3]~3, UART_TX_TEST, 1
instance = comp, \Byte_Ctr_Reg[3]\, Byte_Ctr_Reg[3], UART_TX_TEST, 1
instance = comp, \Byte_Ctr_Reg[3]~0\, Byte_Ctr_Reg[3]~0, UART_TX_TEST, 1
instance = comp, \Byte_Ctr_Next[0]~0\, Byte_Ctr_Next[0]~0, UART_TX_TEST, 1
instance = comp, \Byte_Ctr_Reg[0]\, Byte_Ctr_Reg[0], UART_TX_TEST, 1
instance = comp, \Add0~0\, Add0~0, UART_TX_TEST, 1
instance = comp, \Byte_Ctr_Next[2]~2\, Byte_Ctr_Next[2]~2, UART_TX_TEST, 1
instance = comp, \Byte_Ctr_Reg[2]\, Byte_Ctr_Reg[2], UART_TX_TEST, 1
instance = comp, \Mux0~0\, Mux0~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Selector11~0\, uart_tx_unit|Selector11~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Dane_Reg[0]~0\, uart_tx_unit|Dane_Reg[0]~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Dane_Reg[6]\, uart_tx_unit|Dane_Reg[6], UART_TX_TEST, 1
instance = comp, \Mux1~0\, Mux1~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Selector12~0\, uart_tx_unit|Selector12~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Dane_Reg[5]\, uart_tx_unit|Dane_Reg[5], UART_TX_TEST, 1
instance = comp, \Mux2~0\, Mux2~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Selector13~0\, uart_tx_unit|Selector13~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Dane_Reg[4]\, uart_tx_unit|Dane_Reg[4], UART_TX_TEST, 1
instance = comp, \Mux3~0\, Mux3~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Selector14~0\, uart_tx_unit|Selector14~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Dane_Reg[3]\, uart_tx_unit|Dane_Reg[3], UART_TX_TEST, 1
instance = comp, \Mux4~0\, Mux4~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Selector15~0\, uart_tx_unit|Selector15~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Dane_Reg[2]\, uart_tx_unit|Dane_Reg[2], UART_TX_TEST, 1
instance = comp, \Mux5~0\, Mux5~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Selector16~0\, uart_tx_unit|Selector16~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Dane_Reg[1]\, uart_tx_unit|Dane_Reg[1], UART_TX_TEST, 1
instance = comp, \Mux6~0\, Mux6~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Selector17~0\, uart_tx_unit|Selector17~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Dane_Reg[0]\, uart_tx_unit|Dane_Reg[0], UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Selector0~0\, uart_tx_unit|Selector0~0, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Selector0~1\, uart_tx_unit|Selector0~1, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|VParzystosc~3\, uart_tx_unit|VParzystosc~3, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|VParzystosc\, uart_tx_unit|VParzystosc, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Selector0~2\, uart_tx_unit|Selector0~2, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|Selector0~3\, uart_tx_unit|Selector0~3, UART_TX_TEST, 1
instance = comp, \uart_tx_unit|TX_reg\, uart_tx_unit|TX_reg, UART_TX_TEST, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, UART_TX_TEST, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, UART_TX_TEST, 1
