This repository contains various verilog FPGA projects that were made as a part of the eYSIP Summer Internship
