[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FIFO16BIT|FIFO16BIT>io_valid",
    "sources":[
      "~FIFO16BIT|FIFO16BIT>io_empty"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FIFO16BIT|FIFO16BIT>io_data_out",
    "sources":[
      "~FIFO16BIT|FIFO16BIT>io_rd_en",
      "~FIFO16BIT|FIFO16BIT>io_empty"
    ]
  }
]