{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79947,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79976,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000528765,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000306977,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000111558,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000306977,
	"finish__design__instance__count__class:buffer": 18,
	"finish__design__instance__area__class:buffer": 166.41,
	"finish__design__instance__count__class:clock_buffer": 18,
	"finish__design__instance__area__class:clock_buffer": 417.901,
	"finish__design__instance__count__class:timing_repair_buffer": 30,
	"finish__design__instance__area__class:timing_repair_buffer": 207.699,
	"finish__design__instance__count__class:inverter": 9,
	"finish__design__instance__area__class:inverter": 42.5408,
	"finish__design__instance__count__class:clock_inverter": 14,
	"finish__design__instance__area__class:clock_inverter": 185.178,
	"finish__design__instance__count__class:sequential_cell": 149,
	"finish__design__instance__area__class:sequential_cell": 4372.94,
	"finish__design__instance__count__class:multi_input_combinational_cell": 177,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1866.79,
	"finish__design__instance__count": 415,
	"finish__design__instance__area": 7259.46,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1.91517,
	"finish__clock__skew__setup": 0.00874567,
	"finish__clock__skew__hold": 0.00874567,
	"finish__timing__drv__max_slew_limit": 0.660726,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.94229,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0030336,
	"finish__power__switching__total": 0.00146383,
	"finish__power__leakage__total": 2.59565e-09,
	"finish__power__total": 0.00449743,
	"finish__design__io": 24,
	"finish__design__die__area": 11438.3,
	"finish__design__core__area": 10508.8,
	"finish__design__instance__count": 551,
	"finish__design__instance__area": 7429.63,
	"finish__design__instance__count__stdcell": 551,
	"finish__design__instance__area__stdcell": 7429.63,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.706989,
	"finish__design__instance__utilization__stdcell": 0.706989,
	"finish__design__rows": 37,
	"finish__design__rows:unithd": 37,
	"finish__design__sites": 8399,
	"finish__design__sites:unithd": 8399,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}