sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
7.587240
instruction cache misses l1

  l1 cache instruction misses                               328015000

