/*
 * Copyright (c) 2023 Samsung Electronics Co., Ltd.
 *
 * Author: Youngmin Nam <youngmin.nam@samsung.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * Device Tree binding constants for S5E9945 interrupt controller.
*/

#ifndef _DT_BINDINGS_INTERRUPT_CONTROLLER_S5E_9945_H
#define _DT_BINDINGS_INTERRUPT_CONTROLLER_S5E_9945_H

#include <dt-bindings/interrupt-controller/arm-gic.h>

#define EXT_INTA0_OUT0		0
#define EXT_INTA0_OUT1		1
#define EXT_INTA0_OUT2		2
#define EXT_INTA0_OUT3		3
#define EXT_INTA0_OUT4		4
#define EXT_INTA0_OUT5		5
#define EXT_INTA0_OUT6		6
#define EXT_INTA0_OUT7		7
#define EXT_INTA1_OUT0		8
#define EXT_INTA1_OUT1		9
#define EXT_INTA1_OUT2		10
#define EXT_INTA1_OUT3		11
#define EXT_INTA1_OUT4		12
#define EXT_INTA1_OUT5		13
#define EXT_INTA1_OUT6		14
#define EXT_INTA1_OUT7		15
#define EXT_INTA2_OUT0		16
#define EXT_INTA2_OUT1		17
#define EXT_INTA2_OUT2		18
#define EXT_INTA2_OUT3		19
#define EXT_INTA2_OUT4		20
#define EXT_INTA2_OUT5		21
#define EXT_INTA2_OUT6		22
#define EXT_INTA2_OUT7		23
#define EXT_INTA3_OUT0		24
#define EXT_INTA3_OUT1		25
#define EXT_INTA3_OUT2		26
#define EXT_INTA3_OUT3		27
#define EXT_INTA3_OUT4		28
#define EXT_INTA3_OUT5		29
#define EXT_INTA3_OUT6		30
#define EXT_INTA3_OUT7		31
#define EXT_INTA4_OUT0		32
#define EXT_INTA4_OUT1		33
#define INTREQ__ALIVE_GNSS_ACTIVE		34
#define INTREQ__CLKMON_MONCLK		35
#define INTREQ__CLKMON_REFSTUCK		36
#define INTREQ__COMB_NONSECURE_INTCOMB_VGPIO2AP		37
#define INTREQ__COMB_SFI_CE_NONSECURE_SYSREG_ALIVE		38
#define INTREQ__COMB_SFI_UCE_NONSECURE_SYSREG_ALIVE		39
#define INTREQ__DBGCORE_UART		40
#define INTREQ__MAILBOX_APM2AP		41
#define INTREQ__MAILBOX_ASM2AP		42
#define INTREQ__MAILBOX_CHUB2AP		43
#define INTREQ__MAILBOX_CP2AP_0		44
#define INTREQ__MAILBOX_CP2AP_1		45
#define INTREQ__MAILBOX_CP2AP_2		46
#define INTREQ__MAILBOX_CP2AP_3		47
#define INTREQ__MAILBOX_CP2AP_4		48
#define INTREQ__MAILBOX_DBGCORE2AP		49
#define INTREQ__MAILBOX_GNSS2AP		50
#define INTREQ__MCT_ALIVE_IRQ_0		51
#define INTREQ__MCT_ALIVE_IRQ_1		52
#define INTREQ__MCT_ALIVE_IRQ_2		53
#define INTREQ__MCT_ALIVE_IRQ_3		54
#define INTREQ__MCT_ALIVE_IRQ_4		55
#define INTREQ__MCT_ALIVE_IRQ_5		56
#define INTREQ__MCT_ALIVE_IRQ_6		57
#define INTREQ__MCT_ALIVE_IRQ_7		58
#define INTREQ__MCT_ALIVE_IRQ_8		59
#define INTREQ__MCT_ALIVE_IRQ_9		60
#define INTREQ__MCT_ALIVE_IRQ_10		61
#define INTREQ__MCT_ALIVE_IRQ_11		62
#define INTREQ__MCT_ALIVE_S_IRQ_0		63
#define INTREQ__MCT_ALIVE_S_IRQ_1		64
#define INTREQ__MCT_ALIVE_S_IRQ_2		65
#define INTREQ__MCT_ALIVE_S_IRQ_3		66
#define INTREQ__NOTIFY		67
#define INTREQ__RTC_0_ALARM_INT		68
#define INTREQ__RTC_0_TIC_INT_0		69
#define INTREQ__RTC_S_ALARM_INT		70
#define INTREQ__RTC_S_TIC_INT_0		71
#define INTREQ__S_MAILBOX_CP2AP		72
#define INTREQ__SPMI_MASTER_PMIC_0		73
#define INTREQ__SPMI_MASTER_PMIC_1		74
#define INTREQ__AUD_ABOX_GIC400		75
#define INTREQ__AUD_WDT		76
#define INTREQ__PPMU_AUD		77
#define INTREQ__SYSMMU_AUD_S1_NS		78
#define INTREQ__SYSMMU_AUD_S1_S		79
#define INTREQ__SYSMMU_AUD_S2_NS		80
#define INTREQ__SYSMMU_AUD_S2_S		81
#define INTREQ__BYRP_0		82
#define INTREQ__BYRP_1		83
#define INTREQ__PPMU_BRP		84
#define INTREQ__SYSMMU_S0_BRP_S1_NS		85
#define INTREQ__SYSMMU_S0_BRP_S1_S		86
#define INTREQ__SYSMMU_S0_BRP_S2_NS		87
#define INTREQ__SYSMMU_S0_BRP_S2_S		88
#define INTREQ__EXT_INTB5_0		89
#define INTREQ__EXT_INTB5_1		90
#define INTREQ__EXT_INTB5_2		91
#define INTREQ__EXT_INTB5_3		92
#define INTREQ__EXT_INTH0_0		93
#define INTREQ__EXT_INTH0_1		94
#define INTREQ__EXT_INTH0_2		95
#define INTREQ__EXT_INTH0_3		96
#define INTREQ__EXT_INTH1_0		97
#define INTREQ__EXT_INTH1_1		98
#define INTREQ__EXT_INTH1_2		99
#define INTREQ__EXT_INTH1_3		100
#define INTREQ__EXT_INTH2_0		101
#define INTREQ__EXT_INTH2_1		102
#define INTREQ__EXT_INTH2_2		103
#define INTREQ__EXT_INTH2_3		104
#define INTREQ__EXT_INTH3_0		105
#define INTREQ__EXT_INTH3_1		106
#define INTREQ__EXT_INTH3_2		107
#define INTREQ__EXT_INTH3_3		108
#define INTREQ__EXT_INTH6_0		109
#define INTREQ__EXT_INTH6_1		110
#define INTREQ__EXT_INTH6_2		111
#define INTREQ__EXT_INTH6_3		112
#define INTREQ__EXT_INTH7_0		113
#define INTREQ__EXT_INTH7_1		114
#define INTREQ__EXT_INTH7_2		115
#define INTREQ__EXT_INTH7_3		116
#define INTREQ__EXT_INTH7_4		117
#define INTREQ__EXT_INTH7_5		118
#define INTREQ__EXT_INTH7_6		119
#define INTREQ__I2C_CHUB0		120
#define INTREQ__I2C_CHUB1		121
#define INTREQ__I3C_CHUB0		122
#define INTREQ__I3C_CHUB1		123
#define INTREQ__MAILBOX_AP_VTS		124
#define INTREQ__SPI_I2C_CHUB0		125
#define INTREQ__SPI_I2C_CHUB1		126
#define INTREQ__TIMER_CHUB		127
#define INTREQ__USI_CHUB0		128
#define INTREQ__USI_CHUB1		129
#define INTREQ__USI_CHUB2		130
#define INTREQ__USI_CHUB3		131
#define INTREQ__WDT_CHUB		132
#define INTREQ__WDT_VTS		133
#define INTRQ_PWM_CHUB_0		134
#define INTRQ_PWM_CHUB_1		135
#define INTRQ_PWM_CHUB_2		136
#define INTRQ_PWM_CHUB_3		137
#define INTREQ__EXT_INTM00		138
#define INTREQ__EXT_INTM01		139
#define INTREQ__EXT_INTM02		140
#define INTREQ__EXT_INTM03		141
#define INTREQ__EXT_INTM04		142
#define INTREQ__EXT_INTM05		143
#define INTREQ__EXT_INTM06		144
#define INTREQ__EXT_INTM07		145
#define INTREQ__EXT_INTM08		146
#define INTREQ__EXT_INTM09		147
#define INTREQ__EXT_INTM10		148
#define INTREQ__EXT_INTM11		149
#define INTREQ__EXT_INTM12		150
#define INTREQ__EXT_INTM13		151
#define INTREQ__EXT_INTM14		152
#define INTREQ__EXT_INTM15		153
#define INTREQ__EXT_INTM16		154
#define INTREQ__EXT_INTM17		155
#define INTREQ__EXT_INTM18		156
#define INTREQ__EXT_INTM19		157
#define INTREQ__EXT_INTM20		158
#define INTREQ__EXT_INTM21		159
#define INTREQ__EXT_INTM22		160
#define INTREQ__EXT_INTM23		161
#define INTREQ__EXT_INTM24		162
#define INTREQ__EXT_INTM25		163
#define INTREQ__EXT_INTM26		164
#define INTREQ__EXT_INTM27		165
#define INTREQ__EXT_INTM28		166
#define INTREQ__EXT_INTM29		167
#define INTREQ__EXT_INTM30		168
#define INTREQ__EXT_INTM31		169
#define INTREQ__EXT_INTM32		170
#define INTREQ__EXT_INTM33		171
#define INTREQ__EXT_INTM34		172
#define INTREQ__EXT_INTM35		173
#define INTREQ__EXT_INTM36		174
#define INTREQ__I2C_CMGP2		175
#define INTREQ__I2C_CMGP3		176
#define INTREQ__I2C_CMGP4		177
#define INTREQ__I2C_CMGP5		178
#define INTREQ__I2C_CMGP6		179
#define INTREQ__SPI_I2C_CMGP0		180
#define INTREQ__SPI_I2C_CMGP1		181
#define INTREQ__USI_CMGP0		182
#define INTREQ__USI_CMGP1		183
#define INTREQ__USI_CMGP2		184
#define INTREQ__USI_CMGP3		185
#define INTREQ__USI_CMGP4		186
#define INTREQ__USI_CMGP5		187
#define INTREQ__USI_CMGP6		188
#define CMU_CPUCL1H_PLL_CTRL_USER_IRQ		189
#define INTREQ__CPUCL0_CTIIRQ_10		190
#define CMU_CPUCL1L_PLL_CTRL_USER_IRQ		191
#define CMU_CPUCL2_PLL_CTRL_USER_IRQ		192
#define INTREQ__CPUCL0_CLUSTERCRITIRQ		193
#define INTREQ__CPUCL0_CLUSTERERRIRQ		194
#define INTREQ__CPUCL0_CLUSTERFAULTIRQ		195
#define INTREQ__CPUCL0_CLUSTERPMUIRQ		196
#define INTREQ__CPUCL0_COMPLEXERRIRQ_0		197
#define INTREQ__CPUCL0_COMPLEXERRIRQ_1		198
#define INTREQ__CPUCL0_COMPLEXFAULTIRQ_0		199
#define INTREQ__CPUCL0_COMPLEXFAULTIRQ_1		200
#define INTREQ__CPUCL0_COREERRIRQ_0		201
#define INTREQ__CPUCL0_COREERRIRQ_1		202
#define INTREQ__CPUCL0_COREERRIRQ_2		203
#define INTREQ__CPUCL0_COREERRIRQ_3		204
#define INTREQ__CPUCL0_COREERRIRQ_4		205
#define INTREQ__CPUCL0_COREERRIRQ_5		206
#define INTREQ__CPUCL0_COREERRIRQ_6		207
#define INTREQ__CPUCL0_COREERRIRQ_7		208
#define INTREQ__CPUCL0_COREERRIRQ_8		209
#define INTREQ__CPUCL0_COREERRIRQ_9		210
#define INTREQ__CPUCL0_COREFAULTIRQ_0		211
#define INTREQ__CPUCL0_COREFAULTIRQ_1		212
#define INTREQ__CPUCL0_COREFAULTIRQ_2		213
#define INTREQ__CPUCL0_COREFAULTIRQ_3		214
#define INTREQ__CPUCL0_COREFAULTIRQ_4		215
#define INTREQ__CPUCL0_COREFAULTIRQ_5		216
#define INTREQ__CPUCL0_COREFAULTIRQ_6		217
#define INTREQ__CPUCL0_COREFAULTIRQ_7		218
#define INTREQ__CPUCL0_COREFAULTIRQ_8		219
#define INTREQ__CPUCL0_COREFAULTIRQ_9		220
#define INTREQ__CPUCL0_MPAMNSIRQ		221

#define INTREQ__HDCP				222
#define INTREQ__TBASE				223
#define INTREQ__SECURE_LOG			224
#define INTREQ__RPMB				225
#define INTREQ__S2_LV3_TABLE_ALLOC	226
/*
		227
*/
#define INTREQ__TEEGRIS_EVENT  228
#define INTREQ__TEEGRIS_PANIC  229
#define INTREQ__CPUCL0_MPAMSIRQ		230
#define INTREQ__OCP_REATOR_CPUCL0_0		231
#define INTREQ__OCP_REATOR_CPUCL0_1H		232
#define INTREQ__OCP_REATOR_CPUCL0_1L		233
#define INTREQ__OCP_REATOR_CPUCL0_2		234
#define INTREQ__PPC_INSTRRET_LOWER_CPUCL0_0		235
#define INTREQ__PPC_INSTRRET_LOWER_CPUCL0_1		236
#define INTREQ__PPC_INSTRRET_LOWER_CPUCL0_2		237
#define INTREQ__PPC_INSTRRET_UPPER_CPUCL0_0		238
#define INTREQ__PPC_INSTRRET_UPPER_CPUCL0_1		239
#define INTREQ__PPC_INSTRRET_UPPER_CPUCL0_2		240
#define INTREQ__PPC_INSTRRUN_LOWER_CPUCL0_0		241
#define INTREQ__PPC_INSTRRUN_LOWER_CPUCL0_1		242
#define INTREQ__PPC_INSTRRUN_LOWER_CPUCL0_2		243
#define INTREQ__PPC_INSTRRUN_UPPER_CPUCL0_0		244
#define INTREQ__PPC_INSTRRUN_UPPER_CPUCL0_1		245
#define INTREQ__PPC_INSTRRUN_UPPER_CPUCL0_2		246
#define O_DDC_IRQ_1_CPUCL2		247
#define O_DDC_IRQ_2_CPUCL1_0		248
#define O_DDC_IRQ_2_CPUCL1_1		249
#define O_DDC_IRQ_2_CPUCL1_2		250
#define O_DDC_IRQ_2_CPUCL1_3		251
#define O_DDC_IRQ_2_CPUCL1_4		252
#define O_INTREQ__ADD_CTRL_1H_CPUCL0		253
#define O_INTREQ__ADD_CTRL_1L_CPUCL0		254
#define O_INTREQ__ADD_CTRL_2_CPUCL0		255
#define INTREQ__CSIS0		256
#define INTREQ__CSIS1		257
#define INTREQ__CSIS2		258
#define INTREQ__CSIS3		259
#define INTREQ__CSIS4		260
#define INTREQ__CSIS5		261
#define INTREQ__CSIS6		262
#define INTREQ__CSIS_DMA0		263
#define INTREQ__CSIS_DMA1		264
#define INTREQ__CSIS_DMA2		265
#define INTREQ__CSIS_DMA3		266
#define INTREQ__CSIS_DMA4		267
#define INTREQ__MPC		268
#define INTREQ__NFI		269
#define INTREQ__OIS_MCU_CSIS		270
#define INTREQ__OVERFLOW_CSIS_PDP		271
#define INTREQ__PDP0		272
#define INTREQ__PDP1		273
#define INTREQ__PDP2		274
#define INTREQ__PDP3		275
#define INTREQ__PDP4		276
#define INTREQ__PDP5		277
#define INTREQ__PDP6		278
#define INTREQ__PDP7		279
#define INTREQ__PPMU_CSIS		280
#define INTREQ__SYSMMU_S0_CSIS_S1_NS		281
#define INTREQ__SYSMMU_S0_CSIS_S1_S		282
#define INTREQ__SYSMMU_S0_CSIS_S2_NS		283
#define INTREQ__SYSMMU_S0_CSIS_S2_S		284
#define INTREQ__WDTRESET_OIS_MCU		285
#define INTREQ__CSTAT_CH0_0		286
#define INTREQ__CSTAT_CH0_1		287
#define INTREQ__CSTAT_CH1_0		288
#define INTREQ__CSTAT_CH1_1		289
#define INTREQ__CSTAT_CH2_0		290
#define INTREQ__CSTAT_CH2_1		291
#define INTREQ__CSTAT_CH3_0		292
#define INTREQ__CSTAT_CH3_1		293
#define INTREQ__PPMU_CSTAT		294
#define INTREQ__SYSMMU_S0_CSTAT_S1_NS		295
#define INTREQ__SYSMMU_S0_CSTAT_S1_S		296
#define INTREQ__SYSMMU_S0_CSTAT_S2_NS		297
#define INTREQ__SYSMMU_S0_CSTAT_S2_S		298
#define INTREQ__DLFE_0		299
#define INTREQ__DLFE_1		300
#define INTREQ__DLNE_0_INTREQ		301
#define INTREQ__DLNE_1_INTREQ		302
#define INTREQ__PPMU_D_DLNE		303
#define INTREQ__SYSMMU_S0_DLNE_STAGE1_NONSEC		304
#define INTREQ__SYSMMU_S0_DLNE_STAGE1_SECURE		305
#define INTREQ__SYSMMU_S0_DLNE_STAGE2_NONSEC		306
#define INTREQ__SYSMMU_S0_DLNE_STAGE2_SECURE		307
#define INTREQ__FROM_DNC_OCP_THROTT		308
#define INTREQ__FROM_DNC_TO_HOST_NS_0		309
#define INTREQ__FROM_DNC_TO_HOST_NS_1		310
#define INTREQ__FROM_DNC_TO_HOST_NS_2		311
#define INTREQ__FROM_DNC_TO_HOST_NS_3		312
#define INTREQ__FROM_DNC_TO_HOST_NS_4		313
#define INTREQ__FROM_DNC_TO_HOST_NS_5		314
#define INTREQ__FROM_DNC_TO_HOST_NS_6		315
#define INTREQ__FROM_DNC_TO_HOST_NS_7		316
#define INTREQ__FROM_DNC_TO_HOST_S_0		317
#define INTREQ__FROM_DNC_TO_HOST_S_1		318
#define INTREQ__FROM_DNC_TO_HOST_S_2		319
#define INTREQ__FROM_DNC_TO_HOST_S_3		320
#define INTREQ__FROM_DNC_TO_HOST_S_4		321
#define INTREQ__FROM_DNC_TO_HOST_S_5		322
#define INTREQ__FROM_DNC_TO_HOST_S_6		323
#define INTREQ__FROM_DNC_TO_HOST_S_7		324
#define INTREQ__DPUB_DECON0_DQE_DIMMING_END		325
#define INTREQ__DPUB_DECON0_DQE_DIMMING_START		326
#define INTREQ__DPUB_DECON0_EXTRA		327
#define INTREQ__DPUB_DECON0_FRAME_DONE		328
#define INTREQ__DPUB_DECON0_FRAME_START		329
#define INTREQ__DPUB_DECON1_DQE_DIMMING_END		330
#define INTREQ__DPUB_DECON1_DQE_DIMMING_START		331
#define INTREQ__DPUB_DECON1_EXTRA		332
#define INTREQ__DPUB_DECON1_FRAME_DONE		333
#define INTREQ__DPUB_DECON1_FRAME_START		334
#define INTREQ__DPUB_DECON2_EXTRA		335
#define INTREQ__DPUB_DECON2_FRAME_DONE		336
#define INTREQ__DPUB_DECON2_FRAME_START		337
#define INTREQ__DPUB_DECON3_EXTRA		338
#define INTREQ__DPUB_DECON3_FRAME_DONE		339
#define INTREQ__DPUB_DECON3_FRAME_START		340
#define INTREQ__DPUB_DSIM0		341
#define INTREQ__DPUB_DSIM1		342
#define INTREQ__DPUB_DSIM2		343
#ifdef CONFIG_SOC_S5E9945_EVT0
#define INTREQ__DPUB_VRR0			344
#define INTREQ__DPUB_VRR1			345
#define INTREQ__DPUF0_DMA_C2A0_MST		346
#define INTREQ__DPUF0_DMA_C2A0_SLV		347
#define INTREQ__DPUF1_DMA_C2A1_MST		369
#define INTREQ__DPUF1_DMA_C2A1_SLV		370
#define INTREQ__ADD_CTRL_G3D		387
#else
#define INTREQ__MAILBOX_APM12AP			344
#define INTREQ__FROM_DNC_TREX_TO_HOST		345
#define INTREQ__DPUB_VMC0			346
#define INTREQ__DPUB_VMC1			347
#define INTREQ__DPUB_VMC2			369
#define INTREQ__DPUF0_DMA_RCDDISP0		370
#define INTREQ__DPUF1_DMA_RCDDISP1		387
#define INTREQ__PARITY_LH			736
#endif
#define INTREQ__DPUF0_DMA_CGCTRL0		348
#define INTREQ__DPUF0_DMA_DSIMFC0		349
#define INTREQ__DPUF0_DMA_DSIMFC1		350
#define INTREQ__DPUF0_DMA_L0		351
#define INTREQ__DPUF0_DMA_L1		352
#define INTREQ__DPUF0_DMA_L2		353
#define INTREQ__DPUF0_DMA_L3		354
#define INTREQ__DPUF0_DMA_L4		355
#define INTREQ__DPUF0_DMA_L5		356
#define INTREQ__DPUF0_DMA_L6		357
#define INTREQ__DPUF0_DMA_L7		358
#define INTREQ__DPUF0_DMA_WB0		359
#define INTREQ__DPUF0_PPMU_GLUE		360
#define INTREQ__DPUF0_SRAMCON_D0		361
#define INTREQ__DPUF0_SRAMCON_D1		362
#define INTREQ__DPUF0_SRAMCON_D2		363
#define INTREQ__DPUF0_SRAMCON_D3		364
#define INTREQ__DPUF0_SYSMMU_S0_DPUF_S1_NS		365
#define INTREQ__DPUF0_SYSMMU_S0_DPUF_S1_S		366
#define INTREQ__DPUF0_SYSMMU_S0_DPUF_S2_NS		367
#define INTREQ__DPUF0_SYSMMU_S0_DPUF_S2_S		368
#define INTREQ__DPUF1_DMA_CGCTRL1		371
#define INTREQ__DPUF1_DMA_DSIMFC2		372
#define INTREQ__DPUF1_DMA_L8		373
#define INTREQ__DPUF1_DMA_L9		374
#define INTREQ__DPUF1_DMA_L10		375
#define INTREQ__DPUF1_DMA_L11		376
#define INTREQ__DPUF1_DMA_L12		377
#define INTREQ__DPUF1_DMA_L13		378
#define INTREQ__DPUF1_DMA_L14		379
#define INTREQ__DPUF1_DMA_L15		380
#define INTREQ__DPUF1_DMA_WB0		381
#define INTREQ__DPUF1_SRAMCON_D0		382
#define INTREQ__DPUF1_SRAMCON_D1		383
#define INTREQ__DPUF1_SRAMCON_D2		384
#define INTREQ__DPUF1_SRAMCON_D3		385
#define CMU_G3DCORE_PLL_CTRL_USER_IRQ		386
#define INTREQ__GPU_INT		388
#define INTREQ__HTU_G3D_INT		389
#define O_DDC_IRQ		390
#define INTREQ__HTU_GNPU0		391
#define INTREQ__HTU_GNPU1		392
#define INTREQ__GNSS_PPMU_IRQ		393
#define INTREQ__GNSS_SW_INT		394
#define INTREQ__GNSS_WAKEUP_INT		395
#define INTREQ__GNSS_WDOG_RESET		396
#define INTREQ__DP_LINK		397
#define INTREQ__PPMU_HSI0		398
#define INTREQ__USB2_REMOTE_CONNECT_GIC		399
#define INTREQ__USB2_REMOTE_TIMER_GIC		400
#define INTREQ__USB2_REMOTE_WAKEUP_GIC		401
#define INTREQ__USB20_PHY_FSVPLUS_MINUS_GIC		402
#define INTREQ__USB32DRD_GIC0		403
#define INTREQ__USB32DRD_GIC1		404
#define INTREQ__USB32DRD_REWA_WAKEUP_REQ		405
#define INTREQ__USBDPPHY_TCA		406
#define O_INTERRUPT_STAGE2_NONSEC		407
#define O_INTERRUPT_STAGE2_SECURE		408
#define INTREQ__GPIO_HSI1		409
#define INTREQ__PCIE_GEN4_2L_0_DOORBELL_0		410
#define INTREQ__PCIE_GEN4_2L_0_DOORBELL_1		411
#define INTREQ__PCIE_GEN4_2L_0_DOORBELL_2		412
#define INTREQ__PCIE_GEN4_2L_0_DOORBELL_3		413
#define INTREQ__PCIE_GEN4_2L_0_SOC_CTRL		414
#define INTREQ__PCIE_GEN4_2L_0_edma_int0		415
#define INTREQ__PCIE_GEN4_2L_0_edma_int1		416
#define INTREQ__PCIE_GEN4_2L_0_edma_int2		417
#define INTREQ__PCIE_GEN4_2L_0_edma_int3		418
#define INTREQ__PCIE_GEN4_2L_0_global		419
#define INTREQ__PCIE_GEN4_2L_0_merged_inta		420
#define INTREQ__PCIE_GEN4_2L_0_merged_intb		421
#define INTREQ__PCIE_GEN4_2L_0_merged_intc		422
#define INTREQ__PCIE_GEN4_2L_0_merged_intd		423
#define INTREQ__PCIE_GEN4_2L_0_msi_recieved		424
#define INTREQ__PCIE_GEN4_2L_0_msi_recieved_from_EP_NUM_0		425
#define INTREQ__PCIE_GEN4_2L_0_msi_recieved_from_EP_NUM_1		426
#define INTREQ__PCIE_GEN4_2L_0_msi_recieved_from_EP_NUM_2		427
#define INTREQ__PCIE_GEN4_2L_0_msi_recieved_from_EP_NUM_3		428
#define INTREQ__PCIE_GEN4_2L_0_msi_recieved_from_EP_NUM_4		429
#define INTREQ__PCIE_GEN4_2L_0_msi_recieved_from_EP_NUM_5		430
#define INTREQ__PCIE_GEN4_2L_0_msi_recieved_from_EP_NUM_6		431
#define INTREQ__PCIE_GEN4_2L_0_msi_recieved_from_EP_NUM_7		432
#define INTREQ__PCIE_GEN4_2L_0_subsystem_int		433
#define INTREQ__PCIE_IA__DEBUG_0		434
#define INTREQ__PCIE_IA__DEBUG_1		435
#define INTREQ__PCIE_IA__DEBUG_2		436
#define INTREQ__PPMU_HSI1		437
#define INTREQ__SYSMMU_HSI1_S0_STAGE1_NONSECURE		438
#define INTREQ__SYSMMU_HSI1_S0_STAGE1_SECURE		439
#define INTREQ__SYSMMU_HSI1_S0_STAGE2_NONSECURE		440
#define INTREQ__SYSMMU_HSI1_S0_STAGE2_SECURE		441
#define INTREQ__FROM_ICPU_TO_HOST_0		442
#define INTREQ__FROM_ICPU_TO_HOST_1		443
#define INTREQ__FROM_ICPU_TO_HOST_2		444
#define INTREQ__FROM_ICPU_TO_HOST_3		445
#define INTREQ__FROM_ICPU_TO_HOST_4		446
#define INTREQ__FROM_ICPU_TO_HOST_5		447
#define INTREQ__FROM_ICPU_TO_HOST_6		448
#define INTREQ__FROM_ICPU_TO_HOST_7		449
#define INTREQ__FROM_ICPU_TO_HOST_8		450
#define INTREQ__FROM_ICPU_TO_HOST_9		451
#define INTREQ__FROM_ICPU_TO_HOST_10		452
#define INTREQ__FROM_ICPU_TO_HOST_11		453
#define INTREQ__PPMU_ICPU		454
#define INTREQ__SYSMMU_S0_ICPU_S1_NS		455
#define INTREQ__SYSMMU_S0_ICPU_S1_S		456
#define INTREQ__SYSMMU_S0_ICPU_S2_NS		457
#define INTREQ__SYSMMU_S0_ICPU_S2_S		458
#define INTREQ__GDC_M_IRQ_0		459
#define INTREQ__GDC_M_IRQ_1		460
#define INTREQ__GDC_O_IRQ_0		461
#define INTREQ__GDC_O_IRQ_1		462
#define INTREQ__LME_O_INT0		463
#define INTREQ__PPMU_LME		464
#define INTREQ__SYSMMU_S0_LME_S1_NONSECURE		465
#define INTREQ__SYSMMU_S0_LME_S1_SECURE		466
#define INTREQ__SYSMMU_S0_LME_S2_NONSECURE		467
#define INTREQ__SYSMMU_S0_LME_S2_SECURE		468
#define INTREQ__FRC_MC_DBL_ERR		469
#define INTREQ__FRC_MC_DONE		470
#define INTREQ__M2M__JPEG0		471
#define INTREQ__M2M__JPEG1		472
#define INTREQ__M2M__JSQZ		473
#define INTREQ__M2M__M2M		474
#define INTREQ__PPMU_D_M2M		475
#define INTREQ__SYSMMU_M2M_S0_STAGE1_NONSEC		476
#define INTREQ__SYSMMU_M2M_S0_STAGE1_SECURE		477
#define INTREQ__SYSMMU_M2M_S0_STAGE2_NONSEC		478
#define INTREQ__SYSMMU_M2M_S0_STAGE2_SECURE		479
#define INTREQ__MCFP_INTREQ_0		480
#define INTREQ__MCFP_INTREQ_1		481
#define INTREQ__PPMU_MCFP		482
#define INTREQ__SYSMMU_S0_MCFP_S1_NS		483
#define INTREQ__SYSMMU_S0_MCFP_S1_S		484
#define INTREQ__SYSMMU_S0_MCFP_S2_NS		485
#define INTREQ__SYSMMU_S0_MCFP_S2_S		486
#define INTREQ__MCSC_INTREQ_0		487
#define INTREQ__MCSC_INTREQ_1		488
#define INTREQ__SHRP_INTREQ_0		489
#define INTREQ__SHRP_INTREQ_1		490
#define INTREQ__MFC		491
#define INTREQ__PPMU_MFC		492
#define INTREQ__SYSMMU_MFC_S0_interrupt_s1_ns		493
#define INTREQ__SYSMMU_MFC_S0_interrupt_s1_s		494
#define INTREQ__SYSMMU_MFC_S0_interrupt_s2_ns		495
#define INTREQ__SYSMMU_MFC_S0_interrupt_s2_s		496
#define INTREQ__WFD		497
#define INTREQ__FG		498
#define INTREQ__MFD		499
#define INTREQ__PPMU_MFD		500
#define INTREQ__SYSMMU_MFD_S0_interrupt_s1_ns		501
#define INTREQ__SYSMMU_MFD_S0_interrupt_s1_s		502
#define INTREQ__SYSMMU_MFD_S0_interrupt_s2_ns		503
#define INTREQ__SYSMMU_MFD_S0_interrupt_s2_s		504
#define INTREQ__SYSMMU_MFD_S1_interrupt_s1_ns		505
#define INTREQ__SYSMMU_MFD_S1_interrupt_s1_s		506
#define INTREQ__SYSMMU_MFD_S1_interrupt_s2_ns		507
#define INTREQ__SYSMMU_MFD_S1_interrupt_s2_s		508
#define INTREQ__DMC_ECC_CORERR_MIF0		509
#define INTREQ__DMC_ECC_UNCORERR_MIF0		510
#define INTREQ__DMC_PPMPINT_MIF0		511
#define INTREQ__DMC_TEMPERR_MIF0		512
#define INTREQ__DMC_TEMPHOT_MIF0		513
#define INTREQ__DMC_TZCINT_MIF0		514
#define INTREQ__PPMU_MIF_MIF0		515
#define INTREQ__DMC_ECC_CORERR_MIF1		516
#define INTREQ__DMC_ECC_UNCORERR_MIF1		517
#define INTREQ__DMC_PPMPINT_MIF1		518
#define INTREQ__DMC_TEMPERR_MIF1		519
#define INTREQ__DMC_TEMPHOT_MIF1		520
#define INTREQ__DMC_TZCINT_MIF1		521
#define INTREQ__PPMU_MIF_MIF1		522
#define INTREQ__DMC_ECC_CORERR_MIF2		523
#define INTREQ__DMC_ECC_UNCORERR_MIF2		524
#define INTREQ__DMC_PPMPINT_MIF2		525
#define INTREQ__DMC_TEMPERR_MIF2		526
#define INTREQ__DMC_TEMPHOT_MIF2		527
#define INTREQ__DMC_TZCINT_MIF2		528
#define INTREQ__PPMU_MIF_MIF2		529
#define INTREQ__DMC_ECC_CORERR_MIF3		530
#define INTREQ__DMC_ECC_UNCORERR_MIF3		531
#define INTREQ__DMC_PPMPINT_MIF3		532
#define INTREQ__DMC_TEMPERR_MIF3		533
#define INTREQ__DMC_TEMPHOT_MIF3		534
#define INTREQ__DMC_TZCINT_MIF3		535
#define INTREQ__PPMU_MIF_MIF3		536
#define INTREQ_CPALV_GPIO		537
#define INTREQ_MODEM_PPMU		538
#define INTREQ_RESET_REQ		539
#define INTREQ_WOW_DVFS		540
#define INTREQ__CCI_ERRINT_COR		541
#define INTREQ__CCI_ERRINT_UNCOR		542
#define INTREQ__CCI_TZCINT		543
#define INTREQ__PPC_DEBUG_CCI_PPC_INTR		544
#define INTREQ__PPMU_WOW_GLUE_O_INTREQ__WOW_DVFS_SCI_GIC		545
#define INTREQ__PPMU_WOW_GLUE_O_INTREQ__WOW_DVFS_SMC_GIC		546
#define INTREQ__PPMU_WOW_GLUE_O_PPMU_INTC		547
#define INTREQ__SYSMMU_G3D_S2_NONSECURE		548
#define INTREQ__SYSMMU_G3D_S2_SECURE		549
#define INTREQ__SYSMMU_S0_MODEM_S1_NONSECURE		550
#define INTREQ__SYSMMU_S0_MODEM_S1_SECURE		551
#define INTREQ__SYSMMU_S0_MODEM_S2_NONSECURE		552
#define INTREQ__SYSMMU_S0_MODEM_S2_SECURE		553
#define INTREQ__PPMU_INTERRUPT_NOCL1B		554
#define INTREQ__S2MPU_NOCL1B_S2_NS		555
#define INTREQ__S2MPU_NOCL1B_S2_S		556
#define INTREQ__DBG_UART		557
#define INTREQ__GPIO_PERIC0		558
#define INTREQ__I3C00		559
#define INTREQ__I3C01		560
#define INTREQ__PWM0		561
#define INTREQ__PWM1		562
#define INTREQ__PWM2		563
#define INTREQ__PWM3		564
#define INTREQ__PWM4		565
#define INTREQ__USI04_I2C		566
#define INTREQ__USI04_USI		567
#define INTREQ__USI12_I2C		568
#define INTREQ__USI13_I2C		569
#define INTREQ__BT_UART		570
#define INTREQ__GPIO_PERIC1		571
#define INTREQ__I3C02		572
#define INTREQ__I3C04		573
#define INTREQ__I3C05		574
#define INTREQ__PERIC1_I2C		575
#define INTREQ__USI07_SPI_I2C		576
#define INTREQ__USI07_USI		577
#define INTREQ__USI08_SPI_I2C		578
#define INTREQ__USI08_USI		579
#define INTREQ__USI09_I2C		580
#define INTREQ__USI09_USI		581
#define INTREQ__USI10_I2C		582
#define INTREQ__USI10_USI		583
#define INTREQ__USI14_I2C		584
#define INTREQ__USI15_I2C		585
#define INTREQ__USI16_I2C		586
#define INTREQ__GPIO_PERIC2		587
#define INTREQ__I3C03_OIS		588
#define INTREQ__I3C06		589
#define INTREQ__I3C07		590
#define INTREQ__I3C08		591
#define INTREQ__I3C09		592
#define INTREQ__I3C10		593
#define INTREQ__I3C11		594
#define INTREQ__USI00_SPI_I2C		595
#define INTREQ__USI00_USI		596
#define INTREQ__USI01_SPI_I2C		597
#define INTREQ__USI01_USI		598
#define INTREQ__USI02_I2C		599
#define INTREQ__USI02_USI		600
#define INTREQ__USI03_I2C		601
#define INTREQ__USI03_USI		602
#define INTREQ__USI05_I2C		603
#define INTREQ__USI05_USI_OIS		604
#define INTREQ__USI06_I2C		605
#define INTREQ__USI06_USI_OIS		606
#define INTREQ__USI11_I2C		607
#define INTREQ__USI11_USI		608
#define INTREQ__USI17_I2C		609
#define INTREQ__USI18_I2C		610
#define INTREQ__USI19_I2C		611
#define INTREQ__USI20_I2C		612
#define INTREQ__USI21_I2C		613
#define INTREQ__PPMU_RGBP		614
#define INTREQ__RGBP_0		615
#define INTREQ__RGBP_1		616
#define INTREQ__SYSMMU_S0_RGBP_S1_NS		617
#define INTREQ__SYSMMU_S0_RGBP_S1_S		618
#define INTREQ__SYSMMU_S0_RGBP_S2_NS		619
#define INTREQ__SYSMMU_S0_RGBP_S2_S		620
#define INTREQ__FROM_SDMA_PPMU		621
#define INTREQ__FROM_SDMA_SYSMMU_SDMA_S0_O_STAGE1_NONSEC		622
#define INTREQ__FROM_SDMA_SYSMMU_SDMA_S0_O_STAGE1_SECURE		623
#define INTREQ__FROM_SDMA_SYSMMU_SDMA_S0_O_STAGE2_NONSEC		624
#define INTREQ__FROM_SDMA_SYSMMU_SDMA_S0_O_STAGE2_SECURE		625
#define INTREQ__FROM_SDMA_SYSMMU_SDMA_S1_O_STAGE1_NONSEC		626
#define INTREQ__FROM_SDMA_SYSMMU_SDMA_S1_O_STAGE1_SECURE		627
#define INTREQ__FROM_SDMA_SYSMMU_SDMA_S1_O_STAGE2_NONSEC		628
#define INTREQ__FROM_SDMA_SYSMMU_SDMA_S1_O_STAGE2_SECURE		629
#define INTREQ__MAILBOX_PSP_AP		630
#define INTREQ__PPMU_SSP_O_interrupt_upper_or_normal		631
#define INTREQ__RTIC		632
#define INTREQ__S2MPU_S2_NONSECURE		633
#define INTREQ__S2MPU_S2_SECURE		634
#define INTREQ__STRONG_0		635
#define INTREQ__STRONG_1		636
#define INTREQ__STRONG_2		637
#define INTREQ__STRONG_3		638
#define INTREQ__STRONG_CPU_WDTRESET		639
#define O_AP_WAKEUP_REQ		640
#define O_STRONG_INVALID_IRQ		641
#define INTREQ__I2C_0_INTREQ		642
#define INTREQ__I2C_1_INTREQ		643
#define INTREQ__I3C_0_INTREQ		644
#define INTREQ__I3C_1_INTREQ		645
#define INTREQ__PDMA_INTREQ		646
#define INTREQ__PPMU_D_UFD		647
#define INTREQ__SYSMMU_S0_UFD_STAGE1_NONSEC		648
#define INTREQ__SYSMMU_S0_UFD_STAGE1_SECURE		649
#define INTREQ__SYSMMU_S0_UFD_STAGE2_NONSEC		650
#define INTREQ__SYSMMU_S0_UFD_STAGE2_SECURE		651
#define INTREQ__UFD_0_INTREQ		652
#define INTREQ__UFD_1_INTREQ		653
#define INTREQ__UFD_2_INTREQ		654
#define INTREQ__GPIO_HSI1UFS		655
#define INTREQ__GPIO_UFS		656
#define INTREQ__MMC_CARD		657
#define INTREQ__PPMU_UFS		658
#define INTREQ__SYSMMU_UFS_S2_NONSECURE		659
#define INTREQ__SYSMMU_UFS_S2_SECURE		660
#define INTREQ__UFS_EMBD		661
#define INTREQ__UFS_EMBD_MCQ0		662
#define INTREQ__UFS_EMBD_MCQ1		663
#define INTREQ__UFS_EMBD_MCQ2		664
#define INTREQ__UFS_EMBD_MCQ3		665
#define INTREQ__UFS_EMBD_MCQ4		666
#define INTREQ__UFS_EMBD_MCQ5		667
#define INTREQ__UFS_EMBD_MCQ6		668
#define INTREQ__UFS_EMBD_MCQ7		669
#define INTREQ__UFS_EMBD_MERGED		670
#define INTREQ__UFS_EMBD_PIH		671
#define INTREQ__UFS_EMBD_VS		672
#define INTREQ__FROM_UNPU_TO_HOST		673
#define INTREQ__PPMU_YUVP		674
#define INTREQ__SYSMMU_S0_YUVP_S1_NS		675
#define INTREQ__SYSMMU_S0_YUVP_S1_S		676
#define INTREQ__SYSMMU_S0_YUVP_S2_NS		677
#define INTREQ__SYSMMU_S0_YUVP_S2_S		678
#define INTREQ__YUVP_0		679
#define INTREQ__YUVP_1		680
#define INTREQ__SPMI_MASTER_PMIC_1__0		681
#define INTREQ__SPMI_MASTER_PMIC_1__1		682
#define INTREQ__COMB_NONSECURE_INTCOMB_VGPIO2AP_1		683
/* below 3 interrupts are for EVT1 only */
#define INTREQ__PWRCTL				684
#define INTREQ__LME_O_INT1			685
#define INTREQ__FROM_UNPU_TO_WDT		686
/*
		687
		688
		689
		690
		691
		692
		693
		694
		695
		696
		697
		698
		699
		700
		701
		702
		703
		704
		705
		706
		707
		708
		709
		710
		711
		712
		713
		714
		715
		716
		717
		718
		719
		720
		721
		722
		723
		724
		725
		726
		727
		728
		729
		730
		731
		732
		733
		734
		735
		737
*/
#define INTREQ__MCT_G0		738
#define INTREQ__MCT_G1		739
#define INTREQ__MCT_G2		740
#define INTREQ__MCT_G3		741
#define INTREQ__MCT_L0		742
#define INTREQ__MCT_L1		743
#define INTREQ__MCT_L2		744
#define INTREQ__MCT_L3		745
#define INTREQ__MCT_L4		746
#define INTREQ__MCT_L5		747
#define INTREQ__MCT_L6		748
#define INTREQ__MCT_L7		749
#define INTREQ__MCT_SUB_L0		750
#define INTREQ__S2MPU_PERIS_S2_NS		751
#define INTREQ__S2MPU_PERIS_S2_S		752
#define INTREQ__PPMU		753
#define INTREQ__PDMA		754
#define INTREQ__SPDMA		755
#define INTREQ__OTP_CON_SUB		756
#define INTREQ__OTP_CON_TOP		757
#define INTREQ__TMU_TMU_0		758
#define INTREQ__TMU_TMU_1		759
#define INTREQ__TMU_TMU_2		760
#define INTREQ__TMU_TMU_3		761
#define INTREQ__TREX_DEBUG		762
#define INTREQ__WDT0		763
#define INTREQ__WDT1		764
#define INTREQ__GIC_PMU_INT		765
#define INTREQ__GIC_ERR_INT		766
#define INTREQ__GIC_FAULT_INT		767

#define INTREQ__DUMMY			937 /* Not using GIC num */
#endif /* _DT_BINDINGS_INTERRUPT_CONTROLLER_S5E_9945_H */
