$date
	Sat Jun  7 02:23:50 2025
$end

$version
	Synopsys VCS version U-2023.03-SP2_Full64
$end

$timescale
	1ps
$end

$comment Csum: 1 40f8e4e7d274061d $end


$scope module tb $end
$var reg 1 ! clk0 $end
$var reg 1 " clk1 $end
$var reg 8 # din_a [7:0] $end
$var reg 8 $ din_b [7:0] $end
$var reg 4 % addr_a [3:0] $end
$var reg 4 & addr_b [3:0] $end
$var reg 1 ' we_a $end
$var reg 1 ( we_b $end
$var reg 1 ) re_a $end
$var reg 1 * re_b $end
$var wire 8 + dout_a [7:0] $end
$var wire 8 , dout_b [7:0] $end
$var reg 1 - rst $end

$scope module dut $end
$var wire 1 ! clk0 $end
$var wire 1 " clk1 $end
$var wire 1 - rst $end
$var wire 8 # din_a [7:0] $end
$var wire 4 % addr_a [3:0] $end
$var wire 1 ' we_a $end
$var wire 1 ) re_a $end
$var reg 8 + dout_a [7:0] $end
$var wire 8 $ din_b [7:0] $end
$var wire 4 & addr_b [3:0] $end
$var wire 1 ( we_b $end
$var wire 1 * re_b $end
$var reg 8 , dout_b [7:0] $end
$var integer 32 . i $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0!
0"
0)
0*
1-
0'
0(
b1010 %
b1111 &
b00000001 #
b00000010 $
b00000000 +
b00000000 ,
b00000000000000000000000000010000 .
$end
#1000
0-
#5000
1!
1'
#10000
1"
0!
1*
b00000001 ,
#15000
1!
b00000011 #
#20000
0"
0!
#25000
1!
b00000111 #
#30000
1"
0!
b00000111 ,
#35000
1!
b00011010 #
#40000
0"
0!
#45000
1!
b00010101 #
#50000
1"
0!
b00010101 ,
#55000
1!
b00001010 #
#60000
0"
0!
#65000
1!
b01111111 #
#70000
1"
0!
b01111111 ,
#75000
1!
b00110011 #
#80000
0"
0!
#85000
1!
b11100011 #
#90000
1"
0!
b11100011 ,
#95000
1!
b01101001 #
#100000
0"
0!
#105000
1!
0'
#110000
1"
0!
0*
#115000
1!
#120000
0"
