INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/Parking_Management_FPGA/Parking_Management_FPGA.srcs/sources_1/new/Parking_Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parking_Count
WARNING: [VRFC 10-1315] redeclaration of ansi port Seg is not allowed [C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/Parking_Management_FPGA/Parking_Management_FPGA.srcs/sources_1/new/Parking_Count.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/Parking_Management_FPGA/Parking_Management_FPGA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
