#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffbdc29580 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffbdbfea20 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffbdbfea60 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffbdbfeaa0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffbdbfeae0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000001000000000000>;
P_0x7fffbdbfeb20 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x7fffbdbfeb60 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000000111>;
P_0x7fffbdbfeba0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010101>;
P_0x7fffbdbfebe0 .param/str "TRACE_FILE" 0 2 37, "prog0.mem";
P_0x7fffbdbfec20 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffbdc59270_0 .var/i "address_file", 31 0;
v0x7fffbdc59370_0 .var "address_in", 31 0;
v0x7fffbdc59460_0 .var "clk", 0 0;
v0x7fffbdc59530_0 .var "data_in", 31 0;
v0x7fffbdc595d0_0 .net "data_out", 31 0, v0x7fffbdc586a0_0;  1 drivers
v0x7fffbdc59670_0 .var "enable", 0 0;
v0x7fffbdc59760_0 .net "hit", 0 0, L_0x7fffbdc5b000;  1 drivers
v0x7fffbdc59800_0 .var/i "miss_count", 31 0;
v0x7fffbdc598a0_0 .var "rst", 0 0;
v0x7fffbdc599d0_0 .var/i "scan_file", 31 0;
v0x7fffbdc59ab0_0 .var/i "total_count", 31 0;
E_0x7fffbdbf97a0 .event negedge, v0x7fffbdc54120_0;
S_0x7fffbdc2a250 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffbdc29580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffbdc13880 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffbdc138c0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffbdc13900 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffbdc13940 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffbdc13980 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x7fffbdc139c0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000000111>;
P_0x7fffbdc13a00 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010101>;
P_0x7fffbdc13a40 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffbdc581b0_0 .net *"_ivl_5", 7 0, L_0x7fffbdc5b140;  1 drivers
v0x7fffbdc58290_0 .net "address_in", 31 0, v0x7fffbdc59370_0;  1 drivers
v0x7fffbdc58370_0 .net "clk", 0 0, v0x7fffbdc59460_0;  1 drivers
v0x7fffbdc58440 .array "data", 0 1;
v0x7fffbdc58440_0 .net v0x7fffbdc58440 0, 31 0, L_0x7fffbdc30760; 1 drivers
v0x7fffbdc58440_1 .net v0x7fffbdc58440 1, 31 0, L_0x7fffbdc5ae00; 1 drivers
v0x7fffbdc58560_0 .net "data_in", 31 0, v0x7fffbdc59530_0;  1 drivers
v0x7fffbdc586a0_0 .var "data_out", 31 0;
v0x7fffbdc58760_0 .net "enable", 0 0, v0x7fffbdc59670_0;  1 drivers
v0x7fffbdc58800_0 .var "enables", 1 0;
v0x7fffbdc588c0_0 .net "hit_out", 0 0, L_0x7fffbdc5b000;  alias, 1 drivers
v0x7fffbdc58980_0 .var "hits", 1 0;
v0x7fffbdc58a40_0 .net "match", 1 0, v0x7fffbdc58080_0;  1 drivers
v0x7fffbdc58ae0_0 .net "rst", 0 0, v0x7fffbdc598a0_0;  1 drivers
v0x7fffbdc58b80_0 .net "set_idx", 6 0, L_0x7fffbdc5b230;  1 drivers
v0x7fffbdc58c40_0 .net "tag", 20 0, L_0x7fffbdc5b320;  1 drivers
v0x7fffbdc58d50 .array "tags", 0 1;
v0x7fffbdc58d50_0 .net v0x7fffbdc58d50 0, 20 0, L_0x7fffbdc389b0; 1 drivers
v0x7fffbdc58d50_1 .net v0x7fffbdc58d50 1, 20 0, L_0x7fffbdc275b0; 1 drivers
v0x7fffbdc58e30 .array "valids", 0 1;
v0x7fffbdc58e30_0 .net v0x7fffbdc58e30 0, 0 0, L_0x7fffbdc376b0; 1 drivers
v0x7fffbdc58e30_1 .net v0x7fffbdc58e30 1, 0 0, L_0x7fffbdc2c510; 1 drivers
v0x7fffbdc58f30_0 .var/i "w", 31 0;
v0x7fffbdc590e0_0 .net "way", 1 0, L_0x7fffbdc59b90;  1 drivers
E_0x7fffbdbf7970 .event edge, v0x7fffbdc54040_0, v0x7fffbdc38b10_0;
E_0x7fffbdbf2b50 .event edge, v0x7fffbdc541e0_0, v0x7fffbdc55ca0_0;
L_0x7fffbdc5a4b0 .part v0x7fffbdc58800_0, 0, 1;
L_0x7fffbdc5af10 .part v0x7fffbdc58800_0, 1, 1;
L_0x7fffbdc5b000 .reduce/or v0x7fffbdc58980_0;
L_0x7fffbdc5b140 .part v0x7fffbdc59370_0, 4, 8;
L_0x7fffbdc5b230 .part L_0x7fffbdc5b140, 0, 7;
L_0x7fffbdc5b320 .part v0x7fffbdc59370_0, 11, 21;
S_0x7fffbdc2afb0 .scope generate, "genblk3" "genblk3" 3 71, 3 71 0, S_0x7fffbdc2a250;
 .timescale -9 -12;
S_0x7fffbdc1f3c0 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x7fffbdc2afb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffbdbb9620 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000000010>;
P_0x7fffbdbb9660 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000000111>;
P_0x7fffbdbb96a0 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000010>;
v0x7fffbdc0c6f0_0 .net "clk", 0 0, v0x7fffbdc59460_0;  alias, 1 drivers
v0x7fffbdc36d60 .array/i "counts", 255 0, 31 0;
v0x7fffbdc38b10_0 .net "enable", 0 0, v0x7fffbdc59670_0;  alias, 1 drivers
v0x7fffbdc30900_0 .var/i "i", 31 0;
v0x7fffbdc2b810_0 .var/i "j", 31 0;
v0x7fffbdc268b0_0 .var "min_idx", 6 0;
v0x7fffbdc53f60_0 .var "new_idx", 6 0;
v0x7fffbdc54040_0 .net "next_out", 1 0, L_0x7fffbdc59b90;  alias, 1 drivers
v0x7fffbdc54120_0 .net "rst", 0 0, v0x7fffbdc598a0_0;  alias, 1 drivers
v0x7fffbdc541e0_0 .net "set_in", 6 0, L_0x7fffbdc5b230;  alias, 1 drivers
v0x7fffbdc542c0_0 .var/i "tick", 31 0;
v0x7fffbdc543a0_0 .net "way_in", 1 0, v0x7fffbdc58080_0;  alias, 1 drivers
E_0x7fffbdc38a80 .event edge, v0x7fffbdc38b10_0, v0x7fffbdc543a0_0, v0x7fffbdc541e0_0;
E_0x7fffbdc28430 .event posedge, v0x7fffbdc0c6f0_0;
L_0x7fffbdc59b90 .part v0x7fffbdc53f60_0, 0, 2;
S_0x7fffbdc54540 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffbdc2a250;
 .timescale -9 -12;
P_0x7fffbdc54710 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffbdc547d0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffbdc54540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "index_in";
    .port_info 4 /INPUT 21 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 21 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffbdc549b0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffbdc549f0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000111>;
P_0x7fffbdc54a30 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010101>;
L_0x7fffbdc376b0 .functor BUFZ 1, L_0x7fffbdc59c30, C4<0>, C4<0>, C4<0>;
L_0x7fffbdc389b0 .functor BUFZ 21, L_0x7fffbdc59f40, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x7fffbdc30760 .functor BUFZ 32, L_0x7fffbdc5a1f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbdc54ba0_0 .net *"_ivl_0", 0 0, L_0x7fffbdc59c30;  1 drivers
v0x7fffbdc54e40_0 .net *"_ivl_10", 8 0, L_0x7fffbdc59fe0;  1 drivers
L_0x7f9c49270060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbdc54f20_0 .net *"_ivl_13", 1 0, L_0x7f9c49270060;  1 drivers
v0x7fffbdc55010_0 .net *"_ivl_16", 31 0, L_0x7fffbdc5a1f0;  1 drivers
v0x7fffbdc550f0_0 .net *"_ivl_18", 8 0, L_0x7fffbdc5a290;  1 drivers
v0x7fffbdc55220_0 .net *"_ivl_2", 8 0, L_0x7fffbdc59d50;  1 drivers
L_0x7f9c492700a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbdc55300_0 .net *"_ivl_21", 1 0, L_0x7f9c492700a8;  1 drivers
L_0x7f9c49270018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbdc553e0_0 .net *"_ivl_5", 1 0, L_0x7f9c49270018;  1 drivers
v0x7fffbdc554c0_0 .net *"_ivl_8", 20 0, L_0x7fffbdc59f40;  1 drivers
v0x7fffbdc555a0_0 .var/i "block", 31 0;
v0x7fffbdc55680_0 .net "clk", 0 0, v0x7fffbdc59460_0;  alias, 1 drivers
v0x7fffbdc55720 .array "data", 0 127, 31 0;
v0x7fffbdc557c0_0 .net "data_in", 31 0, v0x7fffbdc59530_0;  alias, 1 drivers
v0x7fffbdc558a0_0 .net "data_out", 31 0, L_0x7fffbdc30760;  alias, 1 drivers
v0x7fffbdc55980_0 .net "enable", 0 0, L_0x7fffbdc5a4b0;  1 drivers
v0x7fffbdc55a40_0 .net "index_in", 6 0, L_0x7fffbdc5b230;  alias, 1 drivers
v0x7fffbdc55b30_0 .net "rst", 0 0, v0x7fffbdc598a0_0;  alias, 1 drivers
v0x7fffbdc55c00 .array "tag", 0 127, 20 0;
v0x7fffbdc55ca0_0 .net "tag_in", 20 0, L_0x7fffbdc5b320;  alias, 1 drivers
v0x7fffbdc55d60_0 .net "tag_out", 20 0, L_0x7fffbdc389b0;  alias, 1 drivers
v0x7fffbdc55e40 .array "valid", 0 127, 0 0;
v0x7fffbdc55ee0_0 .net "valid_out", 0 0, L_0x7fffbdc376b0;  alias, 1 drivers
E_0x7fffbdbdbb80 .event posedge, v0x7fffbdc55980_0;
L_0x7fffbdc59c30 .array/port v0x7fffbdc55e40, L_0x7fffbdc59d50;
L_0x7fffbdc59d50 .concat [ 7 2 0 0], L_0x7fffbdc5b230, L_0x7f9c49270018;
L_0x7fffbdc59f40 .array/port v0x7fffbdc55c00, L_0x7fffbdc59fe0;
L_0x7fffbdc59fe0 .concat [ 7 2 0 0], L_0x7fffbdc5b230, L_0x7f9c49270060;
L_0x7fffbdc5a1f0 .array/port v0x7fffbdc55720, L_0x7fffbdc5a290;
L_0x7fffbdc5a290 .concat [ 7 2 0 0], L_0x7fffbdc5b230, L_0x7f9c492700a8;
S_0x7fffbdc560c0 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffbdc2a250;
 .timescale -9 -12;
P_0x7fffbdc562a0 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffbdc56360 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffbdc560c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "index_in";
    .port_info 4 /INPUT 21 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 21 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffbdc56540 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffbdc56580 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000111>;
P_0x7fffbdc565c0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010101>;
L_0x7fffbdc2c510 .functor BUFZ 1, L_0x7fffbdc5a550, C4<0>, C4<0>, C4<0>;
L_0x7fffbdc275b0 .functor BUFZ 21, L_0x7fffbdc5a7d0, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x7fffbdc5ae00 .functor BUFZ 32, L_0x7fffbdc5abe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbdc56760_0 .net *"_ivl_0", 0 0, L_0x7fffbdc5a550;  1 drivers
v0x7fffbdc56a00_0 .net *"_ivl_10", 8 0, L_0x7fffbdc5a870;  1 drivers
L_0x7f9c49270138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbdc56ae0_0 .net *"_ivl_13", 1 0, L_0x7f9c49270138;  1 drivers
v0x7fffbdc56bd0_0 .net *"_ivl_16", 31 0, L_0x7fffbdc5abe0;  1 drivers
v0x7fffbdc56cb0_0 .net *"_ivl_18", 8 0, L_0x7fffbdc5ac80;  1 drivers
v0x7fffbdc56de0_0 .net *"_ivl_2", 8 0, L_0x7fffbdc5a5f0;  1 drivers
L_0x7f9c49270180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbdc56ec0_0 .net *"_ivl_21", 1 0, L_0x7f9c49270180;  1 drivers
L_0x7f9c492700f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbdc56fa0_0 .net *"_ivl_5", 1 0, L_0x7f9c492700f0;  1 drivers
v0x7fffbdc57080_0 .net *"_ivl_8", 20 0, L_0x7fffbdc5a7d0;  1 drivers
v0x7fffbdc57160_0 .var/i "block", 31 0;
v0x7fffbdc57240_0 .net "clk", 0 0, v0x7fffbdc59460_0;  alias, 1 drivers
v0x7fffbdc572e0 .array "data", 0 127, 31 0;
v0x7fffbdc573a0_0 .net "data_in", 31 0, v0x7fffbdc59530_0;  alias, 1 drivers
v0x7fffbdc57460_0 .net "data_out", 31 0, L_0x7fffbdc5ae00;  alias, 1 drivers
v0x7fffbdc57520_0 .net "enable", 0 0, L_0x7fffbdc5af10;  1 drivers
v0x7fffbdc575e0_0 .net "index_in", 6 0, L_0x7fffbdc5b230;  alias, 1 drivers
v0x7fffbdc576f0_0 .net "rst", 0 0, v0x7fffbdc598a0_0;  alias, 1 drivers
v0x7fffbdc577e0 .array "tag", 0 127, 20 0;
v0x7fffbdc578a0_0 .net "tag_in", 20 0, L_0x7fffbdc5b320;  alias, 1 drivers
v0x7fffbdc57960_0 .net "tag_out", 20 0, L_0x7fffbdc275b0;  alias, 1 drivers
v0x7fffbdc57a20 .array "valid", 0 127, 0 0;
v0x7fffbdc57ac0_0 .net "valid_out", 0 0, L_0x7fffbdc2c510;  alias, 1 drivers
E_0x7fffbdc023a0 .event posedge, v0x7fffbdc57520_0;
L_0x7fffbdc5a550 .array/port v0x7fffbdc57a20, L_0x7fffbdc5a5f0;
L_0x7fffbdc5a5f0 .concat [ 7 2 0 0], L_0x7fffbdc5b230, L_0x7f9c492700f0;
L_0x7fffbdc5a7d0 .array/port v0x7fffbdc577e0, L_0x7fffbdc5a870;
L_0x7fffbdc5a870 .concat [ 7 2 0 0], L_0x7fffbdc5b230, L_0x7f9c49270138;
L_0x7fffbdc5abe0 .array/port v0x7fffbdc572e0, L_0x7fffbdc5ac80;
L_0x7fffbdc5ac80 .concat [ 7 2 0 0], L_0x7fffbdc5b230, L_0x7f9c49270180;
S_0x7fffbdc57cf0 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffbdc2a250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffbdc37c60 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffbdc37ca0 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffbdc57f80_0 .net "in", 1 0, v0x7fffbdc58980_0;  1 drivers
v0x7fffbdc58080_0 .var "out", 1 0;
E_0x7fffbdbeae80 .event edge, v0x7fffbdc57f80_0;
    .scope S_0x7fffbdc1f3c0;
T_0 ;
    %wait E_0x7fffbdc28430;
    %load/vec4 v0x7fffbdc54120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbdc542c0_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fffbdc53f60_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbdc30900_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffbdc30900_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbdc2b810_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fffbdc2b810_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffbdc30900_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fffbdc2b810_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fffbdc36d60, 4, 0;
    %load/vec4 v0x7fffbdc2b810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbdc2b810_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x7fffbdc30900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbdc30900_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffbdc542c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbdc542c0_0, 0, 32;
    %load/vec4 v0x7fffbdc543a0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x7fffbdc542c0_0;
    %load/vec4 v0x7fffbdc541e0_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x7fffbdc543a0_0;
    %pad/u 3;
    %pad/u 13;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7fffbdc36d60, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffbdc1f3c0;
T_1 ;
    %wait E_0x7fffbdc38a80;
    %load/vec4 v0x7fffbdc38b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffbdc543a0_0;
    %pad/u 7;
    %store/vec4 v0x7fffbdc53f60_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fffbdc268b0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbdc30900_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffbdc30900_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fffbdc541e0_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x7fffbdc30900_0;
    %pad/s 13;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffbdc36d60, 4;
    %load/vec4 v0x7fffbdc541e0_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x7fffbdc268b0_0;
    %pad/u 13;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffbdc36d60, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7fffbdc30900_0;
    %pad/s 7;
    %store/vec4 v0x7fffbdc268b0_0, 0, 7;
T_1.4 ;
    %load/vec4 v0x7fffbdc30900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbdc30900_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x7fffbdc542c0_0;
    %load/vec4 v0x7fffbdc541e0_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x7fffbdc268b0_0;
    %pad/u 13;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdc36d60, 0, 4;
    %load/vec4 v0x7fffbdc268b0_0;
    %assign/vec4 v0x7fffbdc53f60_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffbdc547d0;
T_2 ;
    %wait E_0x7fffbdc28430;
    %load/vec4 v0x7fffbdc55b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbdc555a0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffbdc555a0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffbdc555a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdc55e40, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x7fffbdc555a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdc55c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffbdc555a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdc55720, 0, 4;
    %load/vec4 v0x7fffbdc555a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbdc555a0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffbdc547d0;
T_3 ;
    %wait E_0x7fffbdbdbb80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffbdc55a40_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdc55e40, 0, 4;
    %load/vec4 v0x7fffbdc55ca0_0;
    %load/vec4 v0x7fffbdc55a40_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdc55c00, 0, 4;
    %load/vec4 v0x7fffbdc557c0_0;
    %load/vec4 v0x7fffbdc55a40_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdc55720, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffbdc56360;
T_4 ;
    %wait E_0x7fffbdc28430;
    %load/vec4 v0x7fffbdc576f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbdc57160_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffbdc57160_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffbdc57160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdc57a20, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x7fffbdc57160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdc577e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffbdc57160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdc572e0, 0, 4;
    %load/vec4 v0x7fffbdc57160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbdc57160_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffbdc56360;
T_5 ;
    %wait E_0x7fffbdc023a0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffbdc575e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdc57a20, 0, 4;
    %load/vec4 v0x7fffbdc578a0_0;
    %load/vec4 v0x7fffbdc575e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdc577e0, 0, 4;
    %load/vec4 v0x7fffbdc573a0_0;
    %load/vec4 v0x7fffbdc575e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdc572e0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffbdc57cf0;
T_6 ;
    %wait E_0x7fffbdbeae80;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffbdc58080_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffbdc58080_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffbdc57f80_0;
    %load/vec4 v0x7fffbdc58080_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffbdc58080_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffbdc58080_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffbdc2a250;
T_7 ;
    %wait E_0x7fffbdc28430;
    %load/vec4 v0x7fffbdc58ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffbdc58980_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffbdc58800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbdc586a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffbdc58760_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffbdc590e0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffbdc58800_0, 0;
    %load/vec4 v0x7fffbdc58760_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffbdc590e0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffbdc58a40_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffbdc58440, 4;
    %assign/vec4 v0x7fffbdc586a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbdc58f30_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffbdc58f30_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffbdc58c40_0;
    %ix/getv/s 4, v0x7fffbdc58f30_0;
    %load/vec4a v0x7fffbdc58d50, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffbdc58f30_0;
    %load/vec4a v0x7fffbdc58e30, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffbdc58f30_0;
    %store/vec4 v0x7fffbdc58980_0, 4, 1;
    %load/vec4 v0x7fffbdc58f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbdc58f30_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffbdc2a250;
T_8 ;
    %wait E_0x7fffbdbf2b50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbdc58f30_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffbdc58f30_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffbdc58c40_0;
    %ix/getv/s 4, v0x7fffbdc58f30_0;
    %load/vec4a v0x7fffbdc58d50, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffbdc58f30_0;
    %load/vec4a v0x7fffbdc58e30, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffbdc58f30_0;
    %store/vec4 v0x7fffbdc58980_0, 4, 1;
    %load/vec4 v0x7fffbdc58f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbdc58f30_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffbdc2a250;
T_9 ;
    %wait E_0x7fffbdbf7970;
    %load/vec4 v0x7fffbdc58760_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffbdc590e0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffbdc58800_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffbdc29580;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbdc59800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbdc59ab0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffbdc29580;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffbdc2a250 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffbdc29580;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbdc59460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbdc598a0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbdc59460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbdc598a0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbdc59460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbdc598a0_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffbdc59460_0;
    %inv;
    %store/vec4 v0x7fffbdc59460_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffbdc29580;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffbdbfebe0, "r" {0 0 0};
    %store/vec4 v0x7fffbdc59270_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffbdc59270_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffbdc59270_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffbdc29580;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbdc59670_0, 0;
    %wait E_0x7fffbdbf97a0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffbdc59270_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffbdc59800_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffbdc59ab0_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffbdc59800_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffbdc59ab0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffbdc13a40 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffbdc139c0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffbdc13a00 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffbdbfea60 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000001000000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffbdbfeb20 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffbdc59270_0, "%x\012", v0x7fffbdc59370_0 {0 0 0};
    %store/vec4 v0x7fffbdc599d0_0, 0, 32;
    %wait E_0x7fffbdc28430;
    %load/vec4 v0x7fffbdc59ab0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffbdc59ab0_0, 0;
    %load/vec4 v0x7fffbdc59760_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffbdc59800_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffbdc59800_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffbdc59530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbdc59670_0, 0;
T_14.3 ;
    %wait E_0x7fffbdc28430;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbdc59670_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
