Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Sat Oct 24 00:35:29 2015
| Host             : Mickey running 64-bit major release  (build 9200)
| Command          : report_power -file SCOPE_TOP_power_routed.rpt -pb SCOPE_TOP_power_summary_routed.pb
| Design           : SCOPE_TOP
| Device           : xc7a35tcpg236-3
| Design State     : Routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.252 |
| Dynamic (W)              | 0.180 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 98.7  |
| Junction Temperature (C) | 26.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.006 |        5 |       --- |             --- |
| Slice Logic    |     0.021 |    20993 |       --- |             --- |
|   LUT as Logic |     0.019 |    11305 |     20800 |           54.35 |
|   CARRY4       |    <0.001 |     3119 |      8150 |           38.27 |
|   F7/F8 Muxes  |    <0.001 |      281 |     32600 |            0.86 |
|   Register     |    <0.001 |     3094 |     41600 |            7.44 |
|   Others       |     0.000 |      729 |       --- |             --- |
|   BUFG         |     0.000 |        2 |        32 |            6.25 |
| Signals        |     0.020 |    12730 |       --- |             --- |
| MMCM           |     0.123 |        1 |         5 |           20.00 |
| DSPs           |     0.000 |        2 |        90 |            2.22 |
| I/O            |     0.010 |       39 |       106 |           36.79 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.252 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.057 |       0.047 |      0.010 |
| Vccaux    |       1.800 |     0.081 |       0.069 |      0.013 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------------------+-----------------+
| Clock              | Domain                                      | Constraint (ns) |
+--------------------+---------------------------------------------+-----------------+
| clk_out1_clk_wiz_0 | PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0 |             9.3 |
| clkfbout_clk_wiz_0 | PIXEL_CLOCK_GENERATOR/U0/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin        | CLK                                         |            10.0 |
+--------------------+---------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| SCOPE_TOP               |     0.180 |
|   ADJUST_DEBOUNCER      |    <0.001 |
|   BTND_DEBOUNCER        |    <0.001 |
|   BTNL_DEBOUNCER        |    <0.001 |
|   BTNR_DEBOUNCER        |    <0.001 |
|   BTNU_DEBOUNCER        |    <0.001 |
|   CURSOR                |    <0.001 |
|   CURSOR1               |    <0.001 |
|   CURSOR2               |    <0.001 |
|   FSM1                  |    <0.001 |
|   FSM2                  |    <0.001 |
|   GEN_CLK_SUBSAMPLE     |    <0.001 |
|   GEN_CLK_SUBSAMPLE1    |    <0.001 |
|   GEN_CLK_SYNTH_SQUARE  |    <0.001 |
|   PIXEL_CLOCK_GENERATOR |     0.124 |
|     U0                  |     0.124 |
|   TRIG_DEBOUNCER        |    <0.001 |
|   TRIG_TYPE_DEBOUNCER   |    <0.001 |
|   VGA_CONTROLLER        |     0.038 |
|   disp1t1               |    <0.001 |
|   disp1td               |    <0.001 |
|   disp1v1               |    <0.001 |
|   disp1vd               |    <0.001 |
|   disp2t1               |    <0.001 |
|   disp2td               |    <0.001 |
|   disp2v1               |    <0.001 |
|   disp3t1               |    <0.001 |
|   disp3v1               |    <0.001 |
|   disp4t1               |    <0.001 |
|   disp4v1               |    <0.001 |
|   disp5t1               |    <0.001 |
|   disp6v1               |    <0.001 |
|   disp7t1               |    <0.001 |
|   disp8t1               |    <0.001 |
|   disp9t1               |    <0.001 |
+-------------------------+-----------+


