;This file is generated by Trace32PerBuilder Version:1.0.
config 16. 8.
width 50.
BASE EAPB:0x0
;###################Tree###################
TREE "GPU"
    SGROUP "proj_top_th.chip_top.dut.u_digital_top.u_sys_ap_gpu.u_gpu_top @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 0(0x0) sig 1(0x1)" 
    VARX 0x00 %l SWD.read(0x0001000E)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 28.--31. " cgm_gpu_core_fdiv_denom_dvfs[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 24.--27. "   cgm_gpu_core_fdiv_num_dvfs[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 23. "                              1'h0 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--22. "        cgm_gpu_core_div_dvfs[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 19. "                              1'b0 ," "0   ,%d..."
    BITFLD.LONG 0x00 16.--18. "        cgm_gpu_core_sel_dvfs[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12.--15. "      cgm_gpu_core_fdiv_denom[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 8.--11. "        cgm_gpu_core_fdiv_num[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 7. "                              1'h0 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4.--6. "             cgm_gpu_core_div[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 1.--3. "             cgm_gpu_core_sel[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0. "                   cgm_gpu_core_en ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "proj_top_th.chip_top.dut.u_digital_top.u_sys_ap_gpu.u_gpu_top @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 0(0x0) mod 0(0x0) sig 2(0x2)" 
    VARX 0x00 %l SWD.read(0x00020000)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 28.--31. " cgm_gpu_mem_fdiv_denom_dvfs[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 24.--27. "   cgm_gpu_mem_fdiv_num_dvfs[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 23. "                             1'h0 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--22. "        cgm_gpu_mem_div_dvfs[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 17.--19. "        cgm_gpu_mem_sel_dvfs[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 16. "                   cgm_gpu_mem_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12.--15. "      cgm_gpu_mem_fdiv_denom[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 8.--11. "        cgm_gpu_mem_fdiv_num[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 7. "                             1'h0 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4.--6. "             cgm_gpu_mem_div[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 1.--3. "             cgm_gpu_mem_sel[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0. "                   cgm_gpu_mem_eb ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "proj_top_th.chip_top.dut.u_digital_top.u_sys_ap_gpu.u_gpu_top @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 0(0x0) mod 0(0x0) sig 3(0x3)" 
    VARX 0x00 %l SWD.read(0x00030000)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 8.--31. "                     24'h0 ," "0x0      ,%x..."
    BITFLD.LONG 0x00 5.--7. " cgm_gpu_sys_div_dvfs[2:0] ," "0x0      ,%x..."
    BITFLD.LONG 0x00 4. "            cgm_gpu_sys_en ," "0        ,%d..."
    BITFLD.LONG 0x00 1.--3. "      cgm_gpu_sys_div[2:0] ," "0x0      ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "            cgm_gpu_sys_eb ," "0        ,%d..."
    SGROUP "proj_top_th.chip_top.dut.u_digital_top.u_sys_ap_gpu.u_gpu_top.u_nic400_gpu_cfg_mtx_wrap @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 0(0x0) mod 0(0x0) sig 4(0x4)" 
    VARX 0x00 %l SWD.read(0x00040000)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "  axi_detector_overflow ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "    pwr_handshk_clk_req ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "      bridge_trans_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 28. "             rst_subsys ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--27. "                   8'h0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 19. "          trans_idle_m0 ," "0    ,%d..."
    BITFLD.LONG 0x00 16.--18. " leading_wr_cnt_m0[2:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 13.--15. "   wr_trans_cnt_m0[2:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10.--12. "   rd_trans_cnt_m0[2:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "          trans_idle_s0 ," "0    ,%d..."
    BITFLD.LONG 0x00 6.--8. " leading_wr_cnt_s0[2:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 3.--5. "   wr_trans_cnt_s0[2:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--2. "   rd_trans_cnt_s0[2:0] ," "0    ,%d..."
    SGROUP "proj_top_th.chip_top.dut.u_digital_top.u_sys_ap_gpu.u_gpu_top.u_async_bridge_pl2_top_w @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 0(0x0) mod 0(0x0) sig 5(0x5)" 
    VARX 0x00 %l SWD.read(0x00050000)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        BREADY_M ," "0     ,%d..."
    BITFLD.LONG 0x00 30. "        BVALID_M ," "0     ,%d..."
    BITFLD.LONG 0x00 29. "        RREADY_M ," "0     ,%d..."
    BITFLD.LONG 0x00 28. "        RVALID_M ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "       ARREADY_M ," "0     ,%d..."
    BITFLD.LONG 0x00 26. "       ARVALID_M ," "0     ,%d..."
    BITFLD.LONG 0x00 25. "        WREADY_M ," "0     ,%d..."
    BITFLD.LONG 0x00 24. "        WVALID_M ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "       AWREADY_M ," "0     ,%d..."
    BITFLD.LONG 0x00 22. "       AWVALID_M ," "0     ,%d..."
    BITFLD.LONG 0x00 21. "    r_ch_w_empty ," "0     ,%d..."
    BITFLD.LONG 0x00 20. "    b_ch_w_empty ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "    ar_ch_w_full ," "0     ,%d..."
    BITFLD.LONG 0x00 18. "     w_ch_w_full ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "    aw_ch_w_full ," "0     ,%d..."
    BITFLD.LONG 0x00 14.--16. "         cs[2:0] ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "         csysack ," "0     ,%d..."
    BITFLD.LONG 0x00 12. "    csysreq_sync ," "0     ,%d..."
    BITFLD.LONG 0x00 11. "         cactive ," "0     ,%d..."
    BITFLD.LONG 0x00 10. "          mask_w ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. " leading_wr_flag ," "0     ,%d..."
    BITFLD.LONG 0x00 0.--8. "  trans_cnt[8:0] ," "0     ,%d..."
    SGROUP "proj_top_th.chip_top.dut.u_digital_top.u_sys_ap_gpu.u_gpu_top @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 0(0x0) mod 0(0x0) sig 6(0x6)" 
    VARX 0x00 %l SWD.read(0x00060000)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 26.--31. "                  6'h0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 25. "    gpu_top_sw_dvfs_en ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "  int_req_gpu_pro_dvfs ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "      int_req_gpu_core ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "  gpu_top_dvfs_clk_req ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "     gpu_top_dvfs_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "          gpu_dvfs_req ," "0    ,%d..."
    BITFLD.LONG 0x00 19. "          gpu_dvfs_ack ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--18. " gpu_dvfs_voltage[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 15. "          cactive_ab_w ," "0    ,%d..."
    BITFLD.LONG 0x00 14. "      gpu_ddr_wakeup_n ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "    gpu_light_stop_pre ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "        cgm_busy_ap_mm ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "    gpu_ddr_pwr_hs_ack ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "    gpu_ddr_pwr_hs_req ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "   gpu_srst_frc_lp_ack ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "   gpu_srst_frc_lp_req ," "0    ,%d..."
    BITFLD.LONG 0x00 4.--7. " cgm_busy_lpc_bus[3:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 0.--3. "     lp_state_bus[3:0] ," "0x0  ,%x..."
    SGROUP "proj_top_th.chip_top.dut.u_digital_top.u_sys_ap_gpu.u_gpu_top @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 0(0x0) mod 0(0x0) sig 7(0x7)" 
    VARX 0x00 %l SWD.read(0x00070000)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 18.--31. "                 14'h0 ," "0x0    ,%x..."
    BITFLD.LONG 0x00 17. "       gpio_output_ack ," "0      ,%d..."
    BITFLD.LONG 0x00 16. "       gpio_output_req ," "0      ,%d..."
    BITFLD.LONG 0x00 8.--15. " gpio_output_data[7:0] ," "0x0    ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "                  1'h0 ," "0      ,%d..."
    BITFLD.LONG 0x00 6. "      gpu_pwr_complete ," "0      ,%d..."
    BITFLD.LONG 0x00 5. "         gpu_pwr_abort ," "0      ,%d..."
    BITFLD.LONG 0x00 4. "           gpu_pwr_req ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "          gpu_pwr_type ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--2. "   gpu_pwr_domain[2:0] ," "0x0    ,%x..."
    SGROUP "proj_top_th.chip_top.dut.u_digital_top.u_sys_ap_gpu.u_gpu_top.u_gpu_dvfs_top.u_gpu_dvfs_ctrl @ dvfs_gpu_debug_bus0"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 0(0x0) mod 0(0x0) sig 8(0x8)" 
    VARX 0x00 %l SWD.read(0x00080000)
    TEXTLINE ""
    LINE.LONG 0x00 " dvfs_gpu_debug_bus0 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                       cgm_dvfs_en ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "                 gpu_top_dvfs_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "                   cgm_gpu_core_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "                    cgm_gpu_mem_en ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "           gpu_core_freq_upd_en_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            gpu_mem_freq_upd_en_hw ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23.--25. "     gpu_proactive_dvfs_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 20.--22. "      gpu_core_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 17.--19. "       gpu_mem_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--16. "            gpu_core_vote_vol[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 11.--13. "             gpu_mem_vote_vol[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 8.--10. " gpu_internal_vote_voltage_hw[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5.--7. "          gpu_current_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 2.--4. "             gpu_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 1. "                      gpu_dvfs_req ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "                      gpu_dvfs_ack ," "0   ,%d..."
    SGROUP "proj_top_th.chip_top.dut.u_digital_top.u_sys_ap_gpu.u_gpu_top.u_gpu_dvfs_top.u_gpu_dvfs_ctrl @ dvfs_gpu_debug_bus1"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 0(0x0) mod 0(0x0) sig 9(0x9)" 
    VARX 0x00 %l SWD.read(0x00090000)
    TEXTLINE ""
    LINE.LONG 0x00 " dvfs_gpu_debug_bus1 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                         rst_dvfs_n ," "0   ,%d..."
    BITFLD.LONG 0x00 28.--30. "        cgm_gpu_core_sel_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 25.--27. "        cgm_gpu_core_div_index[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21.--24. "   cgm_gpu_core_fdiv_num_index[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 17.--20. " cgm_gpu_core_fdiv_denom_index[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 14.--16. "         cgm_gpu_mem_sel_index[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11.--13. "         cgm_gpu_mem_div_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 7.--10. "    cgm_gpu_mem_fdiv_num_index[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--6. "  cgm_gpu_mem_fdiv_denom_index[3:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--2. "         cgm_gpu_sys_div_index[2:0] ," "0x0 ,%x..."
    SGROUP "proj_top_th.chip_top.dut.u_digital_top.u_sys_ap_gpu.u_gpu_top.u_gpu_dvfs_top.u_gpu_dvfs_ctrl.u_gpu_core_freq_upd @ dvfs_core_f_fsm_debug_bus0"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 0(0x0) mod 0(0x0) sig 10(0xa)" 
    VARX 0x00 %l SWD.read(0x000A0000)
    TEXTLINE ""
    LINE.LONG 0x00 " dvfs_core_f_fsm_debug_bus0 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ," "0x0 ,%x..."
    SGROUP "proj_top_th.chip_top.dut.u_digital_top.u_sys_ap_gpu.u_gpu_top.u_gpu_dvfs_top.u_gpu_dvfs_ctrl.u_gpu_core_freq_upd @ dvfs_core_f_fsm_debug_bus1"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 0(0x0) mod 0(0x0) sig 11(0xb)" 
    VARX 0x00 %l SWD.read(0x000B0000)
    TEXTLINE ""
    LINE.LONG 0x00 " dvfs_core_f_fsm_debug_bus1 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                   2'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 27.--29. "      cgm_sel_shdw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 24.--26. "      cgm_div_shdw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 18.--23. "           sel_ind[5:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15.--17. "      cgm_sel_dvfs[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12.--14. "      cgm_div_dvfs[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 9.--11. "           cgm_sel[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "           cgm_div[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "     dvfs_freq_upd_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 4. " dvfs_freq_upd_fsm_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               sel_only ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "              master_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          hdsk_time_out ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "  freq_upd_bypass_valid ," "0    ,%d..."
    SGROUP "proj_top_th.chip_top.dut.u_digital_top.u_sys_ap_gpu.u_gpu_top.u_gpu_dvfs_top.u_gpu_dvfs_ctrl.u_gpu_mem_freq_upd @ dvfs_mem_f_fsm_debug_bus0"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 0(0x0) mod 0(0x0) sig 12(0xc)" 
    VARX 0x00 %l SWD.read(0x000C0000)
    TEXTLINE ""
    LINE.LONG 0x00 " dvfs_mem_f_fsm_debug_bus0 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ," "0x0 ,%x..."
    SGROUP "proj_top_th.chip_top.dut.u_digital_top.u_sys_ap_gpu.u_gpu_top.u_gpu_dvfs_top.u_gpu_dvfs_ctrl.u_gpu_mem_freq_upd @ dvfs_mem_f_fsm_debug_bus1"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 0(0x0) mod 0(0x0) sig 13(0xd)" 
    VARX 0x00 %l SWD.read(0x000D0000)
    TEXTLINE ""
    LINE.LONG 0x00 " dvfs_mem_f_fsm_debug_bus1 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                   2'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 27.--29. "      cgm_sel_shdw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 24.--26. "      cgm_div_shdw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 18.--23. "           sel_ind[5:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15.--17. "      cgm_sel_dvfs[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12.--14. "      cgm_div_dvfs[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 9.--11. "           cgm_sel[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "           cgm_div[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "     dvfs_freq_upd_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 4. " dvfs_freq_upd_fsm_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               sel_only ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "              master_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          hdsk_time_out ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "  freq_upd_bypass_valid ," "0    ,%d..."
    SGROUP "proj_top_th.chip_top.dut.u_digital_top.u_sys_ap_gpu.u_gpu_top.u_gpu_dvfs_top.u_gpu_dvfs_ctrl.u_gpu_proactive_dvfs @ dvfs_proactive_debug_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 0(0x0) mod 0(0x0) sig 14(0xe)" 
    VARX 0x00 %l SWD.read(0x000E0000)
    TEXTLINE ""
    LINE.LONG 0x00 " dvfs_proactive_debug_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 27.--31. "                          5'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26. "            gpu_proactive_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "        gpu_proactive_dvfs_sel ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "            gpu_core_freq_meet ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "             gpu_mem_freq_meet ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "      gpu_pro_dvfs_index_valid ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21. "            gpu_proactive_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "       gpu_proactive_freq_meet ," "0    ,%d..."
    BITFLD.LONG 0x00 19. "             ack_wait_cnt_busy ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "             ack_wait_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "               ack_wait_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "                gpio_ack_valid ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "                gpio_opp_valid ," "0    ,%d..."
    BITFLD.LONG 0x00 14. "          int_req_gpu_pro_dvfs ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "                 gpio_req_dly1 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10.--12. " gpu_proactive_dvfs_index[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 9. "                      gpio_req ," "0    ,%d..."
    BITFLD.LONG 0x00 1.--8. "                 gpio_opp[7:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "                      gpio_ack ," "0    ,%d..."
    SGROUP "proj_top_th.chip_top.dut.u_digital_top.u_sys_ap_gpu.u_gpu_top.u_gpu_dvfs_top.u_gpu_dvfs_ctrl.u_gpu_dvfs_fsm @ dvfs_v_fsm_debug_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 0(0x0) mod 0(0x0) sig 15(0xf)" 
    VARX 0x00 %l SWD.read(0x000F0000)
    TEXTLINE ""
    LINE.LONG 0x00 " dvfs_v_fsm_debug_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        dvfs_busy_fsm ," "0     ,%d..."
    BITFLD.LONG 0x00 30. "       freq_update_en ," "0     ,%d..."
    BITFLD.LONG 0x00 20.--29. " dvfs_window_cnt[9:0] ," "0     ,%d..."
    BITFLD.LONG 0x00 19. "    vote_voltage_hold ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "         window_close ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "       window_cnt_clr ," "0     ,%d..."
    BITFLD.LONG 0x00 16. "        window_cnt_en ," "0     ,%d..."
    BITFLD.LONG 0x00 13.--15. "   current_state[2:0] ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10.--12. " current_voltage[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 7.--9. "    vote_voltage[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 6. "       dvfs_hold_comb ," "0     ,%d..."
    BITFLD.LONG 0x00 5. "        dvfs_ack_sync ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2.--4. "    dvfs_voltage[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 1. "             dvfs_req ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "             dvfs_ack ," "0     ,%d..."
TREE.END
