Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  19 Dec 2018 08:39:46 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga002.jf.intel.com (orsmga002.jf.intel.com [10.7.209.21])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id E43AA58055F
	for <like.xu@linux.intel.com>; Tue, 18 Dec 2018 07:50:52 -0800 (PST)
Received: from orsmga101.jf.intel.com ([10.7.208.22])
  by orsmga002-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 18 Dec 2018 07:50:52 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AaPGrHRdb4DBRXYTkOuKkElX0lGMj4u6mDksu8pMi?=
 =?us-ascii?q?zoh2WeGdxcWybR7h7PlgxGXEQZ/co6odzbaO4+a4ASQp2tWoiDg6aptCVhsI24?=
 =?us-ascii?q?09vjcLJ4q7M3D9N+PgdCcgHc5PBxdP9nC/NlVJSo6lPwWB6nK94iQPFRrhKAF7?=
 =?us-ascii?q?Ovr6GpLIj8Swyuu+54Dfbx9HiTahYr5+Ngm6oRnMvcQKnIVuLbo8xAHUqXVSYe?=
 =?us-ascii?q?RWwm1oJVOXnxni48q74YBu/SdNtf8/7sBMSar1cbg2QrxeFzQmLns65Nb3uhnZ?=
 =?us-ascii?q?TAuA/WUTX2MLmRdVGQfF7RX6XpDssivms+d2xSeXMdHqQb0yRD+v9LlgRgP2hy?=
 =?us-ascii?q?gbNj456GDXhdJ2jKJHuxKquhhzz5fJbI2JKPZye6XQds4YS2VcRMZcTyJBDY28?=
 =?us-ascii?q?YYURDeUPM+VWoIbhqFUBsBW+HQuhCuHgxzNViHL6wbM10/86HAHaxQwtBc4CvG?=
 =?us-ascii?q?jOodj3MqoZTOC7zLPPzTXGd/5bxTP955bHcxs8vPyDQ7RwcczLzkYxCgjIiU+f?=
 =?us-ascii?q?qYj7MDKazOgCqHaU7+xmVe2xlWEqsAVxojmpxsg2kInJgZgZylfe9SV22Ys4I8?=
 =?us-ascii?q?CzRk1jYdO8DpdcqyKXO5FrTs8/QGxkojg2x7MGtJKhYSQHyowryh3CZ/CdboSE?=
 =?us-ascii?q?/BHuWPyMLTp7hH9pYryyihm0/EO90OPzTNO030xPriddktnDqHQN1xvL58iDS/?=
 =?us-ascii?q?t95Vuh2S2V2wDc7OFEPFo4la3BK54u2rIwl5wTvlrfHiLuhkn6kKybel859uS1?=
 =?us-ascii?q?6OnreKvqq5GcOoNulw3zMLwimsmlDuQ5NggOUXKb+eO51LD75E32XrBKjuAvnq?=
 =?us-ascii?q?bErp/aO9oUpqqgDwBO1YYj9hC/ACu439QDmnUHKFNFeBGZgITzNFDOPej1DfO+?=
 =?us-ascii?q?g1SqjTdqyOrKPrznApXRMHfDlK3tcqp6605Z0wczy9df55RbCrEHPfL/QEjxtM?=
 =?us-ascii?q?bXDhMhKQy73/7nCMlh1oMZQW+PBq6ZMKDMvlOS6eMvPvKBZIsUuDb7Nvgk6OTi?=
 =?us-ascii?q?jX4/mV8BY6ap2YEbZ2y/HvRjcA2kZ2HxiIIBDXsSpVh5C+jrk0GZFzhUYXm0Qu?=
 =?us-ascii?q?Q7/D58DYunCYLKQMeqmKCA2yGgWYRbY30DBl2SHHO7SoOfRv1ZbSuTJtNmwCUJ?=
 =?us-ascii?q?UKXkR4I/2BXrrgLj1rd8MsLS/SsXs4+l08J6sPbOnxM//iAhEsKGzmuWRHt1lG?=
 =?us-ascii?q?5bezhj5qF0oUVnxh+j3K50juZDEtobs+lIWQczL5Kaz+F8B93oQQXHVtOITl+8?=
 =?us-ascii?q?RZOhGz5nHfwrxNpbSkJwC52IgxbFXifiV7YRmqzNDpEy9K/R93zwIc9nzDDBzq?=
 =?us-ascii?q?Z33ApueddGKWDz3v03zAPUHYOc1hzBz6s=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0CBAAAuFhlchxHrdtBkHAEBAQQBAQcEA?=
 =?us-ascii?q?QGBVAQBAQsBAYEvgk8Tg3yIeIsagg2ZShYBARgUhECCXSI3Bg0BAwEBAQEBAQI?=
 =?us-ascii?q?BEwEBAQoLCQgbDiMMQgEOAYFkBQIDGgEGglsBAQEBAgEBAiAEGQEBBAopAQICA?=
 =?us-ascii?q?QECBgEBChgCAgUdBAICAwELASQBBQEBGwYTBYMdgXkIAQMBm3w8iilwfDOCdgE?=
 =?us-ascii?q?BBYJDg2eBBQgSEGmKGIEcghaDAW01hQGDCIJXoSYHApFgGIFdiBmHYSyKHY8DB?=
 =?us-ascii?q?gIJBw8hgTuBeDNKgy+CG4kBhT9ygQeEFYdUgXcBAQ?=
X-IPAS-Result: =?us-ascii?q?A0CBAAAuFhlchxHrdtBkHAEBAQQBAQcEAQGBVAQBAQsBAYE?=
 =?us-ascii?q?vgk8Tg3yIeIsagg2ZShYBARgUhECCXSI3Bg0BAwEBAQEBAQIBEwEBAQoLCQgbD?=
 =?us-ascii?q?iMMQgEOAYFkBQIDGgEGglsBAQEBAgEBAiAEGQEBBAopAQICAQECBgEBChgCAgU?=
 =?us-ascii?q?dBAICAwELASQBBQEBGwYTBYMdgXkIAQMBm3w8iilwfDOCdgEBBYJDg2eBBQgSE?=
 =?us-ascii?q?GmKGIEcghaDAW01hQGDCIJXoSYHApFgGIFdiBmHYSyKHY8DBgIJBw8hgTuBeDN?=
 =?us-ascii?q?Kgy+CG4kBhT9ygQeEFYdUgXcBAQ?=
X-IronPort-AV: E=Sophos;i="5.56,368,1539673200"; 
   d="scan'208";a="45457861"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 18 Dec 2018 07:50:52 -0800
Received: from localhost ([::1]:54670 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gZHdz-0001S9-FB
	for like.xu@linux.intel.com; Tue, 18 Dec 2018 10:50:51 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:45567)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <alex.bennee@linaro.org>) id 1gZHa2-00075g-1E
	for qemu-devel@nongnu.org; Tue, 18 Dec 2018 10:46:51 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <alex.bennee@linaro.org>) id 1gZHZv-0002sb-FZ
	for qemu-devel@nongnu.org; Tue, 18 Dec 2018 10:46:45 -0500
Received: from mail-wr1-x442.google.com ([2a00:1450:4864:20::442]:39900)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <alex.bennee@linaro.org>)
	id 1gZHZu-0002rc-Nu
	for qemu-devel@nongnu.org; Tue, 18 Dec 2018 10:46:39 -0500
Received: by mail-wr1-x442.google.com with SMTP id t27so16399457wra.6
	for <qemu-devel@nongnu.org>; Tue, 18 Dec 2018 07:46:38 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=references:user-agent:from:to:cc:subject:in-reply-to:date
	:message-id:mime-version:content-transfer-encoding;
	bh=2ig3Dm32YURiqvw0hh+3bFzVv+2WfrDp17eQM4b3x70=;
	b=CSHBRlhOSi8CUxlFmma5o/WzyYuPJSGhmYx/g1czTU4XYlLbe1fiNEJM0Lwd87wHM2
	zibKi415s/V/hgqZAipVbLqod++Hsh/xyJjCsGVdTGxZUP8uFjhNO2sTxT5O/8j9WNC9
	Ko5eaE4L8RxFLF146lLs5BDQ0+OHg6ibxTqPY=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:references:user-agent:from:to:cc:subject
	:in-reply-to:date:message-id:mime-version:content-transfer-encoding;
	bh=2ig3Dm32YURiqvw0hh+3bFzVv+2WfrDp17eQM4b3x70=;
	b=bfRN2fe3nRORiM7FI4kULbympaIbHEi9Haq/zrwkgkKuY1+ZtmPSUCMSxvSbAeOVJy
	ii8Y0tZeeDh+saHk6oFeThUFnkBMA+kgcwf9Af0ggGVESgYjQNts9oamh2GUhMr3rRQ1
	tG8LITr5YPaMVkj9atL0JJQsoQelk8TYqASsDt9VETsyomhttAbzLT2Us3dB+o2FkHPC
	d7TTCiSNKqX938rIpJZTgs/4tgHJkbxm/poIW0/071tjR9JRHGs93KrpJhx9KYhSh2pf
	m2cENDXnVtNts+I3szaLKiwia/7cyCmAj4BVQZgJ6xA8goe5XTBdh1S86eEvCygR2Yzx
	DzYA==
X-Gm-Message-State: AA+aEWZvZC1pAJ+I367r4ZXIw4Zkijdqu2jInovA2g3yAeTfK5H0V+6Q
	QjAlswh8bQkfmfAJzu+549CxnQ==
X-Google-Smtp-Source: AFSGD/Wyrk82T6QOtUKqHEPEybGQl/mAWW7V/Vy8H/OTmx3MWD3V0yh4ZE5F8IigucfbM5bIliRkcg==
X-Received: by 2002:a5d:6b81:: with SMTP id n1mr16335386wrx.149.1545147996916; 
	Tue, 18 Dec 2018 07:46:36 -0800 (PST)
Received: from zen.linaro.local ([81.128.185.34])
	by smtp.gmail.com with ESMTPSA id n9sm2133815wrx.80.2018.12.18.07.46.36
	(version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);
	Tue, 18 Dec 2018 07:46:36 -0800 (PST)
Received: from zen (localhost [127.0.0.1])
	by zen.linaro.local (Postfix) with ESMTPS id C52323E00A3;
	Tue, 18 Dec 2018 15:46:35 +0000 (GMT)
References: <20181214201855.14476-1-richard.henderson@linaro.org>
	<87k1k8gic7.fsf@linaro.org>
	<32f6ded3-4dc8-7d3f-b68b-741528433380@linaro.org>
User-agent: mu4e 1.1.0; emacs 26.1.90
From: Alex =?utf-8?Q?Benn=C3=A9e?= <alex.bennee@linaro.org>
To: Richard Henderson <richard.henderson@linaro.org>
In-reply-to: <32f6ded3-4dc8-7d3f-b68b-741528433380@linaro.org>
Date: Tue, 18 Dec 2018 15:46:35 +0000
Message-ID: <87r2eeald0.fsf@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2a00:1450:4864:20::442
Subject: Re: [Qemu-devel] [PATCH] target/arm: Convert ARM_TBFLAG_* to FIELDs
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: peter.maydell@linaro.org, qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>


Richard Henderson <richard.henderson@linaro.org> writes:

> On 12/17/18 9:43 AM, Alex Benn=C3=A9e wrote:
>>> Use "register" TBFLAG_ANY to indicate shared state between
>>> A32 and A64, and "registers" TBFLAG_A32 & TBFLAG_A64 for
>>> fields that are specific to the given cpu state.
>>>
>>> Move ARM_TBFLAG_BE to shared state, instead of its current
>>> placement within "Bit usage when in AArch32 state".
>>
>> This looks like a worthwhile clean-up but really we need to defer this
>> calculation. It's in the top 2 hot functions on my build load stressor:
>>
>>    5.74%  qemu-system-aarch64      [.] helper_lookup_tb_ptr
>>    5.05%  qemu-system-aarch64      [.] get_phys_addr_lpae
>>    4.39%  qemu-system-aarch64      [.] cpu_get_tb_cpu_state
>>    3.73%  qemu-system-aarch64      [.] tcg_gen_code
>>    3.65%  qemu-system-aarch64      [.] qht_lookup_custom
>
> Yes, I know.  We need to put on our thinking caps and come up with a sche=
me
> that minimizes the chances of missing an update to any (partially) pre-co=
mputed
> value.
>
> That has been Peter's (legitimate) resistance to such a scheme so far.  T=
here
> are a *lot* of variables that go into computing tb->flags.
>
> In the meantime this patch just makes the task of adding bits less
> ugly.

I'm having all sorts of trouble applying this patch - have you got a
commit I can reference?

--
Alex Benn=C3=A9e

