#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Dec 14 11:36:52 2024
# Process ID: 11672
# Current directory: D:/backup/ReactionSpeedTester_12_9
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11488 D:\backup\ReactionSpeedTester_12_9\ReactionSpeedTester.xpr
# Log file: D:/backup/ReactionSpeedTester_12_9/vivado.log
# Journal file: D:/backup/ReactionSpeedTester_12_9\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/backup/ReactionSpeedTester_12_9/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 837.637 ; gain = 201.730
update_compile_order -fileset sources_1
launch_sdk -workspace D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk -hwspec D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk -hwspec D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ReactionSpeedTester.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:oledControl:1.0 - oledControl_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:myKEYPAD2:1.0 - myKEYPAD2_0
Adding component instance block -- xilinx.com:user:Timer:1.0 - Timer_0
Successfully read diagram <ReactionSpeedTester> from BD file <D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ReactionSpeedTester.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 949.582 ; gain = 90.742
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/backup/ReactionSpeedTester_12_9/ip_repo'.
report_ip_status -name ip_status
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Timer:1.0 [get_ips  ReactionSpeedTester_Timer_0_6] -log ip_upgrade.log
Upgrading 'D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ReactionSpeedTester.bd'
INFO: [IP_Flow 19-3422] Upgraded ReactionSpeedTester_Timer_0_6 (Timer_v1.0 1.0) from revision 9 to revision 10
Wrote  : <D:\backup\ReactionSpeedTester_12_9\ReactionSpeedTester.srcs\sources_1\bd\ReactionSpeedTester\ReactionSpeedTester.bd> 
Wrote  : <D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ui/bd_a1c2309d.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/backup/ReactionSpeedTester_12_9/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips ReactionSpeedTester_Timer_0_6] -no_script -sync -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ReactionSpeedTester.bd] -top
Wrote  : <D:\backup\ReactionSpeedTester_12_9\ReactionSpeedTester.srcs\sources_1\bd\ReactionSpeedTester\ReactionSpeedTester.bd> 
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/synth/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/sim/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hdl/ReactionSpeedTester_wrapper.v
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'ReactionSpeedTester.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/synth/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/sim/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hdl/ReactionSpeedTester_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block oledControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myKEYPAD2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ip/ReactionSpeedTester_auto_pc_0/ReactionSpeedTester_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hw_handoff/ReactionSpeedTester.hwh
Generated Block Design Tcl file D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hw_handoff/ReactionSpeedTester_bd.tcl
Generated Hardware Definition File D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/synth/ReactionSpeedTester.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ReactionSpeedTester_auto_pc_0, cache-ID = bff70cfbc061a5b1; cache size = 7.285 MB.
[Sat Dec 14 11:40:42 2024] Launched ReactionSpeedTester_Timer_0_6_synth_1, synth_1...
Run output will be captured here:
ReactionSpeedTester_Timer_0_6_synth_1: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/ReactionSpeedTester_Timer_0_6_synth_1/runme.log
synth_1: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/synth_1/runme.log
[Sat Dec 14 11:40:42 2024] Launched impl_1...
Run output will be captured here: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1176.172 ; gain = 54.000
file mkdir D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk
file copy -force D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/ReactionSpeedTester_wrapper.sysdef D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf

launch_sdk -workspace D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk -hwspec D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk -hwspec D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/backup/ReactionSpeedTester_12_9/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Timer:1.0 [get_ips  ReactionSpeedTester_Timer_0_6] -log ip_upgrade.log
Upgrading 'D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ReactionSpeedTester.bd'
INFO: [IP_Flow 19-3422] Upgraded ReactionSpeedTester_Timer_0_6 (Timer_v1.0 1.0) from revision 10 to revision 11
Wrote  : <D:\backup\ReactionSpeedTester_12_9\ReactionSpeedTester.srcs\sources_1\bd\ReactionSpeedTester\ReactionSpeedTester.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/backup/ReactionSpeedTester_12_9/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips ReactionSpeedTester_Timer_0_6] -no_script -sync -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ReactionSpeedTester.bd] -top
Wrote  : <D:\backup\ReactionSpeedTester_12_9\ReactionSpeedTester.srcs\sources_1\bd\ReactionSpeedTester\ReactionSpeedTester.bd> 
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/synth/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/sim/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hdl/ReactionSpeedTester_wrapper.v
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'ReactionSpeedTester.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/synth/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/sim/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hdl/ReactionSpeedTester_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block oledControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myKEYPAD2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ip/ReactionSpeedTester_auto_pc_0/ReactionSpeedTester_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hw_handoff/ReactionSpeedTester.hwh
Generated Block Design Tcl file D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hw_handoff/ReactionSpeedTester_bd.tcl
Generated Hardware Definition File D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/synth/ReactionSpeedTester.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ReactionSpeedTester_auto_pc_0, cache-ID = bff70cfbc061a5b1; cache size = 7.472 MB.
[Sat Dec 14 11:58:41 2024] Launched ReactionSpeedTester_Timer_0_6_synth_1, synth_1...
Run output will be captured here:
ReactionSpeedTester_Timer_0_6_synth_1: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/ReactionSpeedTester_Timer_0_6_synth_1/runme.log
synth_1: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/synth_1/runme.log
[Sat Dec 14 11:58:41 2024] Launched impl_1...
Run output will be captured here: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1264.148 ; gain = 53.629
file mkdir D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk
file copy -force D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/ReactionSpeedTester_wrapper.sysdef D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf

launch_sdk -workspace D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk -hwspec D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk -hwspec D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ReactionSpeedTester.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/backup/ReactionSpeedTester_12_9/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Timer:1.0 [get_ips  ReactionSpeedTester_Timer_0_6] -log ip_upgrade.log
Upgrading 'D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ReactionSpeedTester.bd'
INFO: [IP_Flow 19-3422] Upgraded ReactionSpeedTester_Timer_0_6 (Timer_v1.0 1.0) from revision 11 to revision 12
Wrote  : <D:\backup\ReactionSpeedTester_12_9\ReactionSpeedTester.srcs\sources_1\bd\ReactionSpeedTester\ReactionSpeedTester.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/backup/ReactionSpeedTester_12_9/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips ReactionSpeedTester_Timer_0_6] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
Wrote  : <D:\backup\ReactionSpeedTester_12_9\ReactionSpeedTester.srcs\sources_1\bd\ReactionSpeedTester\ReactionSpeedTester.bd> 
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/synth/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/sim/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hdl/ReactionSpeedTester_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block oledControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myKEYPAD2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ip/ReactionSpeedTester_auto_pc_0/ReactionSpeedTester_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hw_handoff/ReactionSpeedTester.hwh
Generated Block Design Tcl file D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hw_handoff/ReactionSpeedTester_bd.tcl
Generated Hardware Definition File D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/synth/ReactionSpeedTester.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ReactionSpeedTester_auto_pc_0, cache-ID = bff70cfbc061a5b1; cache size = 7.615 MB.
[Sat Dec 14 12:04:27 2024] Launched ReactionSpeedTester_Timer_0_6_synth_1, synth_1...
Run output will be captured here:
ReactionSpeedTester_Timer_0_6_synth_1: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/ReactionSpeedTester_Timer_0_6_synth_1/runme.log
synth_1: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/synth_1/runme.log
[Sat Dec 14 12:04:27 2024] Launched impl_1...
Run output will be captured here: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.074 ; gain = 41.145
report_ip_status -name ip_status 
file mkdir D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk
file copy -force D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/ReactionSpeedTester_wrapper.sysdef D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf

launch_sdk -workspace D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk -hwspec D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk -hwspec D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/backup/ReactionSpeedTester_12_9/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Timer:1.0 [get_ips  ReactionSpeedTester_Timer_0_6] -log ip_upgrade.log
Upgrading 'D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ReactionSpeedTester.bd'
INFO: [IP_Flow 19-3422] Upgraded ReactionSpeedTester_Timer_0_6 (Timer_v1.0 1.0) from revision 12 to revision 13
Wrote  : <D:\backup\ReactionSpeedTester_12_9\ReactionSpeedTester.srcs\sources_1\bd\ReactionSpeedTester\ReactionSpeedTester.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/backup/ReactionSpeedTester_12_9/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips ReactionSpeedTester_Timer_0_6] -no_script -sync -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ReactionSpeedTester.bd] -top
Wrote  : <D:\backup\ReactionSpeedTester_12_9\ReactionSpeedTester.srcs\sources_1\bd\ReactionSpeedTester\ReactionSpeedTester.bd> 
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/synth/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/sim/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hdl/ReactionSpeedTester_wrapper.v
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'ReactionSpeedTester.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/synth/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/sim/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hdl/ReactionSpeedTester_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block oledControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myKEYPAD2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ip/ReactionSpeedTester_auto_pc_0/ReactionSpeedTester_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hw_handoff/ReactionSpeedTester.hwh
Generated Block Design Tcl file D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hw_handoff/ReactionSpeedTester_bd.tcl
Generated Hardware Definition File D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/synth/ReactionSpeedTester.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ReactionSpeedTester_auto_pc_0, cache-ID = bff70cfbc061a5b1; cache size = 7.791 MB.
[Sat Dec 14 12:14:56 2024] Launched ReactionSpeedTester_Timer_0_6_synth_1, synth_1...
Run output will be captured here:
ReactionSpeedTester_Timer_0_6_synth_1: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/ReactionSpeedTester_Timer_0_6_synth_1/runme.log
synth_1: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/synth_1/runme.log
[Sat Dec 14 12:14:56 2024] Launched impl_1...
Run output will be captured here: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1448.238 ; gain = 51.578
file mkdir D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk
file copy -force D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/ReactionSpeedTester_wrapper.sysdef D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf

launch_sdk -workspace D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk -hwspec D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk -hwspec D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/backup/ReactionSpeedTester_12_9/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Timer:1.0 [get_ips  ReactionSpeedTester_Timer_0_6] -log ip_upgrade.log
Upgrading 'D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ReactionSpeedTester.bd'
INFO: [IP_Flow 19-3422] Upgraded ReactionSpeedTester_Timer_0_6 (Timer_v1.0 1.0) from revision 13 to revision 14
Wrote  : <D:\backup\ReactionSpeedTester_12_9\ReactionSpeedTester.srcs\sources_1\bd\ReactionSpeedTester\ReactionSpeedTester.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/backup/ReactionSpeedTester_12_9/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips ReactionSpeedTester_Timer_0_6] -no_script -sync -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ReactionSpeedTester.bd] -top
Wrote  : <D:\backup\ReactionSpeedTester_12_9\ReactionSpeedTester.srcs\sources_1\bd\ReactionSpeedTester\ReactionSpeedTester.bd> 
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/synth/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/sim/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hdl/ReactionSpeedTester_wrapper.v
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'ReactionSpeedTester.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/synth/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/sim/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hdl/ReactionSpeedTester_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block oledControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myKEYPAD2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ip/ReactionSpeedTester_auto_pc_0/ReactionSpeedTester_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hw_handoff/ReactionSpeedTester.hwh
Generated Block Design Tcl file D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hw_handoff/ReactionSpeedTester_bd.tcl
Generated Hardware Definition File D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/synth/ReactionSpeedTester.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ReactionSpeedTester_auto_pc_0, cache-ID = bff70cfbc061a5b1; cache size = 7.962 MB.
[Sat Dec 14 13:23:24 2024] Launched ReactionSpeedTester_Timer_0_6_synth_1, synth_1...
Run output will be captured here:
ReactionSpeedTester_Timer_0_6_synth_1: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/ReactionSpeedTester_Timer_0_6_synth_1/runme.log
synth_1: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/synth_1/runme.log
[Sat Dec 14 13:23:24 2024] Launched impl_1...
Run output will be captured here: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1538.875 ; gain = 56.727
file mkdir D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk
file copy -force D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/ReactionSpeedTester_wrapper.sysdef D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf

launch_sdk -workspace D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk -hwspec D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk -hwspec D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/backup/ReactionSpeedTester_12_9/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Timer:1.0 [get_ips  ReactionSpeedTester_Timer_0_6] -log ip_upgrade.log
Upgrading 'D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ReactionSpeedTester.bd'
INFO: [IP_Flow 19-3422] Upgraded ReactionSpeedTester_Timer_0_6 (Timer_v1.0 1.0) from revision 14 to revision 15
Wrote  : <D:\backup\ReactionSpeedTester_12_9\ReactionSpeedTester.srcs\sources_1\bd\ReactionSpeedTester\ReactionSpeedTester.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/backup/ReactionSpeedTester_12_9/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips ReactionSpeedTester_Timer_0_6] -no_script -sync -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ReactionSpeedTester.bd] -top
Wrote  : <D:\backup\ReactionSpeedTester_12_9\ReactionSpeedTester.srcs\sources_1\bd\ReactionSpeedTester\ReactionSpeedTester.bd> 
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/synth/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/sim/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hdl/ReactionSpeedTester_wrapper.v
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'ReactionSpeedTester.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/synth/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/sim/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hdl/ReactionSpeedTester_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block oledControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myKEYPAD2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ip/ReactionSpeedTester_auto_pc_0/ReactionSpeedTester_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hw_handoff/ReactionSpeedTester.hwh
Generated Block Design Tcl file D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hw_handoff/ReactionSpeedTester_bd.tcl
Generated Hardware Definition File D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/synth/ReactionSpeedTester.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ReactionSpeedTester_auto_pc_0, cache-ID = bff70cfbc061a5b1; cache size = 8.137 MB.
[Sat Dec 14 13:44:17 2024] Launched ReactionSpeedTester_Timer_0_6_synth_1, synth_1...
Run output will be captured here:
ReactionSpeedTester_Timer_0_6_synth_1: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/ReactionSpeedTester_Timer_0_6_synth_1/runme.log
synth_1: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/synth_1/runme.log
[Sat Dec 14 13:44:17 2024] Launched impl_1...
Run output will be captured here: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1628.695 ; gain = 58.293
file copy -force D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/ReactionSpeedTester_wrapper.sysdef D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf

file mkdir D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk
file copy -force D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/ReactionSpeedTester_wrapper.sysdef D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf

launch_sdk -workspace D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk -hwspec D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk -hwspec D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ReactionSpeedTester.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/backup/ReactionSpeedTester_12_9/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Timer:1.0 [get_ips  ReactionSpeedTester_Timer_0_6] -log ip_upgrade.log
Upgrading 'D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ReactionSpeedTester.bd'
INFO: [IP_Flow 19-3422] Upgraded ReactionSpeedTester_Timer_0_6 (Timer_v1.0 1.0) from revision 15 to revision 16
Wrote  : <D:\backup\ReactionSpeedTester_12_9\ReactionSpeedTester.srcs\sources_1\bd\ReactionSpeedTester\ReactionSpeedTester.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/backup/ReactionSpeedTester_12_9/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips ReactionSpeedTester_Timer_0_6] -no_script -sync -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ReactionSpeedTester.bd] -top
Wrote  : <D:\backup\ReactionSpeedTester_12_9\ReactionSpeedTester.srcs\sources_1\bd\ReactionSpeedTester\ReactionSpeedTester.bd> 
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/synth/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/sim/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hdl/ReactionSpeedTester_wrapper.v
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'ReactionSpeedTester.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/synth/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/sim/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hdl/ReactionSpeedTester_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block oledControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myKEYPAD2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ip/ReactionSpeedTester_auto_pc_0/ReactionSpeedTester_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hw_handoff/ReactionSpeedTester.hwh
Generated Block Design Tcl file D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hw_handoff/ReactionSpeedTester_bd.tcl
Generated Hardware Definition File D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/synth/ReactionSpeedTester.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ReactionSpeedTester_auto_pc_0, cache-ID = bff70cfbc061a5b1; cache size = 8.314 MB.
[Sat Dec 14 13:58:32 2024] Launched ReactionSpeedTester_Timer_0_6_synth_1, synth_1...
Run output will be captured here:
ReactionSpeedTester_Timer_0_6_synth_1: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/ReactionSpeedTester_Timer_0_6_synth_1/runme.log
synth_1: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/synth_1/runme.log
[Sat Dec 14 13:58:32 2024] Launched impl_1...
Run output will be captured here: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1711.988 ; gain = 54.094
file mkdir D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk
file copy -force D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/ReactionSpeedTester_wrapper.sysdef D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf

file copy -force D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/ReactionSpeedTester_wrapper.sysdef D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf

launch_sdk -workspace D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk -hwspec D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk -hwspec D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/backup/ReactionSpeedTester_12_9/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Timer:1.0 [get_ips  ReactionSpeedTester_Timer_0_6] -log ip_upgrade.log
Upgrading 'D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ReactionSpeedTester.bd'
INFO: [IP_Flow 19-3422] Upgraded ReactionSpeedTester_Timer_0_6 (Timer_v1.0 1.0) from revision 16 to revision 17
Wrote  : <D:\backup\ReactionSpeedTester_12_9\ReactionSpeedTester.srcs\sources_1\bd\ReactionSpeedTester\ReactionSpeedTester.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/backup/ReactionSpeedTester_12_9/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips ReactionSpeedTester_Timer_0_6] -no_script -sync -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ReactionSpeedTester.bd] -top
Wrote  : <D:\backup\ReactionSpeedTester_12_9\ReactionSpeedTester.srcs\sources_1\bd\ReactionSpeedTester\ReactionSpeedTester.bd> 
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/synth/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/sim/ReactionSpeedTester.v
VHDL Output written to : D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/hdl/ReactionSpeedTester_wrapper.v
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk -hwspec D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk -hwspec D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.sdk/ReactionSpeedTester_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 14 14:12:27 2024...
