INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'v6_gtxwizard_v1_12' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'v6_gtxwizard_v1_12'...
WARNING:sim - A core named 'v6_gtxwizard_v1_12' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'v6_gtxwizard_v1_12'...
Delivering associated files for 'v6_gtxwizard_v1_12'...
WARNING:sim - Component v6_gtxwizard_v1_12 does not have a valid model name for
   VHDL synthesis
Delivering EJava files for 'v6_gtxwizard_v1_12'...
WARNING:sim - Overwriting existing file
   C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12/do
   c/ug516_v6_gtxwizard.pdf with file from view xilinx_documentation
Delivered 2 files into directory
C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6vhx380t.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\.
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
WARNING:sim - The chosen IP does not support an SYM schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: v6_gtxwizard_v1_12.xco
XMDF file found: v6_gtxwizard_v1_12_xmdf.tcl
Adding
C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12/examp
le_design/frame_gen.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12/e
   xample_design/frame_gen.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12/examp
le_design/frame_check.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12/e
   xample_design/frame_check.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12/examp
le_design/v6_gtxwizard_v1_12_top.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12/e
   xample_design/v6_gtxwizard_v1_12_top.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12_gtx.v
hd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12_g
   tx.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12.v
   hd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12/examp
le_design/gtx_attributes.ucf -view all -origin_type created
Adding
C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12/examp
le_design/v6_gtxwizard_v1_12_top.ucf -view all -origin_type created
Adding
C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12/imple
ment/data_vio.ngc -view all -origin_type created
Checking file
"C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12/impl
ement/data_vio.ngc" for project device match ...
WARNING:ProjectMgmt - The file
   "C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12/i
   mplement/data_vio.ngc" device information, xc6vlx75t-ff784-2, does not match
   the current project device, xc6vhx380tff1923-2.
Adding
C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12/imple
ment/icon.ngc -view all -origin_type created
Checking file
"C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12/impl
ement/icon.ngc" for project device match ...
WARNING:ProjectMgmt - The file
   "C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12/i
   mplement/icon.ngc" device information, 6vlx75tff784-2, does not match the
   current project device, xc6vhx380tff1923-2.
Adding
C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12/imple
ment/ila.ngc -view all -origin_type created
Checking file
"C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12/impl
ement/ila.ngc" for project device match ...
WARNING:ProjectMgmt - Failed to confirm that part information for the file
   "C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12/i
   mplement/ila.ngc" matches the current project settings.
Adding
C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12/imple
ment/rx_phase_align_fifo.ngc -view all -origin_type created
Checking file
"C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12/impl
ement/rx_phase_align_fifo.ngc" for project device match ...
WARNING:ProjectMgmt - The file
   "C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12/i
   mplement/rx_phase_align_fifo.ngc" device information, 6vlx130tff1156-2, does
   not match the current project device, xc6vhx380tff1923-2.
Adding
C:/Users/dzwei-home/Desktop/ut3extGP/ipcore_dir/tmp/_cg/v6_gtxwizard_v1_12.vho
-view all -origin_type imported
WARNING:coreutil - WARNING: This core does not have a top level called
   "/v6_gtxwizard_v1_12"
WARNING:coreutil - WARNING: Top level has been set to "/v6_gtxwizard_v1_12_top"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'v6_gtxwizard_v1_12'.
