// Seed: 3319456300
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  assign module_1.id_3 = 0;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    disable id_5;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd25,
    parameter id_1 = 32'd84
) (
    input  wand  _id_0,
    input  uwire _id_1,
    input  tri0  id_2,
    output wor   id_3
    , id_5
);
  logic [id_0 : id_0] id_6[id_1 : 1];
  wire [-1 'b0 : -1 'b0] id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6
  );
endmodule
