Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Aug 16 21:11:01 2020
| Host         : ict-RH2288H-V3 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_utilization -file ./Implement/Config_alu_share_implement/reports/top_utilization_route_design.rpt
| Design       : top
| Device       : xczu19egffvc1760-2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   |  574 |     0 |    522720 |  0.11 |
|   LUT as Logic             |  514 |     0 |    522720 |  0.10 |
|   LUT as Memory            |   60 |     0 |    161280 |  0.04 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   60 |     0 |           |       |
| CLB Registers              |  850 |     0 |   1045440 |  0.08 |
|   Register as Flip Flop    |  850 |     0 |   1045440 |  0.08 |
|   Register as Latch        |    0 |     0 |   1045440 |  0.00 |
| CARRY8                     |   20 |     0 |     65340 |  0.03 |
| F7 Muxes                   |    0 |     0 |    261360 |  0.00 |
| F8 Muxes                   |    0 |     0 |    130680 |  0.00 |
| F9 Muxes                   |    0 |     0 |     65340 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 18    |          Yes |         Set |            - |
| 832   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  217 |     0 |     65340 |  0.33 |
|   CLBL                                     |  138 |     0 |           |       |
|   CLBM                                     |   79 |     0 |           |       |
| LUT as Logic                               |  514 |     0 |    522720 |  0.10 |
|   using O5 output only                     |   23 |       |           |       |
|   using O6 output only                     |  430 |       |           |       |
|   using O5 and O6                          |   61 |       |           |       |
| LUT as Memory                              |   60 |     0 |    161280 |  0.04 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |   60 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   52 |       |           |       |
|     using O5 and O6                        |    8 |       |           |       |
| CLB Registers                              |  850 |     0 |   1045440 |  0.08 |
|   Register driven from within the CLB      |  202 |       |           |       |
|   Register driven from outside the CLB     |  648 |       |           |       |
|     LUT in front of the register is unused |  633 |       |           |       |
|     LUT in front of the register is used   |   15 |       |           |       |
| Unique Control Sets                        |   35 |       |    130680 |  0.03 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       984 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       984 |  0.00 |
|   RAMB18       |    0 |     0 |      1968 |  0.00 |
| URAM           |    0 |     0 |       128 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1968 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       512 |  0.00 |
| HPIOB_M          |    0 |     0 |       192 |  0.00 |
| HPIOB_S          |    0 |     0 |       192 |  0.00 |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        32 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       264 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       264 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        88 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       572 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        88 |  0.00 |
| RIU_OR           |    0 |     0 |        44 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       940 |  0.11 |
|   BUFGCE             |    0 |     0 |       280 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |       456 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    0 |     0 |        11 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         4 |   0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        32 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |         4 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        24 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        24 |   0.00 |
| PCIE40E4        |    0 |     0 |         5 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  832 |            Register |
| LUT6     |  181 |                 CLB |
| LUT3     |  159 |                 CLB |
| LUT4     |  154 |                 CLB |
| SRLC32E  |   51 |                 CLB |
| LUT5     |   50 |                 CLB |
| CARRY8   |   20 |                 CLB |
| FDSE     |   18 |            Register |
| SRL16E   |   17 |                 CLB |
| LUT1     |   16 |                 CLB |
| LUT2     |   15 |                 CLB |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| user4    |    1 |
| user3    |    1 |
| user2    |    1 |
| user1    |    1 |
+----------+------+


