// Seed: 3304041999
`timescale 1ps / 1 ps
module module_0 (
    output supply0 id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    output logic id_5,
    input logic id_6,
    input id_7,
    output id_8
);
  assign id_0[1] = id_2;
  logic id_9;
  type_17(
      1, 'b0, 1, id_8
  );
  logic id_10;
endmodule
