
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//shred_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a98 <.init>:
  401a98:	stp	x29, x30, [sp, #-16]!
  401a9c:	mov	x29, sp
  401aa0:	bl	402040 <__fxstatat@plt+0x60>
  401aa4:	ldp	x29, x30, [sp], #16
  401aa8:	ret

Disassembly of section .plt:

0000000000401ab0 <mbrtowc@plt-0x20>:
  401ab0:	stp	x16, x30, [sp, #-16]!
  401ab4:	adrp	x16, 41b000 <__fxstatat@plt+0x19020>
  401ab8:	ldr	x17, [x16, #4088]
  401abc:	add	x16, x16, #0xff8
  401ac0:	br	x17
  401ac4:	nop
  401ac8:	nop
  401acc:	nop

0000000000401ad0 <mbrtowc@plt>:
  401ad0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401ad4:	ldr	x17, [x16]
  401ad8:	add	x16, x16, #0x0
  401adc:	br	x17

0000000000401ae0 <memcpy@plt>:
  401ae0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401ae4:	ldr	x17, [x16, #8]
  401ae8:	add	x16, x16, #0x8
  401aec:	br	x17

0000000000401af0 <memmove@plt>:
  401af0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401af4:	ldr	x17, [x16, #16]
  401af8:	add	x16, x16, #0x10
  401afc:	br	x17

0000000000401b00 <_exit@plt>:
  401b00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401b04:	ldr	x17, [x16, #24]
  401b08:	add	x16, x16, #0x18
  401b0c:	br	x17

0000000000401b10 <strlen@plt>:
  401b10:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401b14:	ldr	x17, [x16, #32]
  401b18:	add	x16, x16, #0x20
  401b1c:	br	x17

0000000000401b20 <fputs@plt>:
  401b20:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401b24:	ldr	x17, [x16, #40]
  401b28:	add	x16, x16, #0x28
  401b2c:	br	x17

0000000000401b30 <__sprintf_chk@plt>:
  401b30:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401b34:	ldr	x17, [x16, #48]
  401b38:	add	x16, x16, #0x30
  401b3c:	br	x17

0000000000401b40 <exit@plt>:
  401b40:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401b44:	ldr	x17, [x16, #56]
  401b48:	add	x16, x16, #0x38
  401b4c:	br	x17

0000000000401b50 <error@plt>:
  401b50:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401b54:	ldr	x17, [x16, #64]
  401b58:	add	x16, x16, #0x40
  401b5c:	br	x17

0000000000401b60 <fdatasync@plt>:
  401b60:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401b64:	ldr	x17, [x16, #72]
  401b68:	add	x16, x16, #0x48
  401b6c:	br	x17

0000000000401b70 <ferror_unlocked@plt>:
  401b70:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401b74:	ldr	x17, [x16, #80]
  401b78:	add	x16, x16, #0x50
  401b7c:	br	x17

0000000000401b80 <getuid@plt>:
  401b80:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401b84:	ldr	x17, [x16, #88]
  401b88:	add	x16, x16, #0x58
  401b8c:	br	x17

0000000000401b90 <__cxa_atexit@plt>:
  401b90:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401b94:	ldr	x17, [x16, #96]
  401b98:	add	x16, x16, #0x60
  401b9c:	br	x17

0000000000401ba0 <setvbuf@plt>:
  401ba0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401ba4:	ldr	x17, [x16, #104]
  401ba8:	add	x16, x16, #0x68
  401bac:	br	x17

0000000000401bb0 <lseek@plt>:
  401bb0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401bb4:	ldr	x17, [x16, #112]
  401bb8:	add	x16, x16, #0x70
  401bbc:	br	x17

0000000000401bc0 <__fpending@plt>:
  401bc0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401bc4:	ldr	x17, [x16, #120]
  401bc8:	add	x16, x16, #0x78
  401bcc:	br	x17

0000000000401bd0 <localeconv@plt>:
  401bd0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401bd4:	ldr	x17, [x16, #128]
  401bd8:	add	x16, x16, #0x80
  401bdc:	br	x17

0000000000401be0 <fileno@plt>:
  401be0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401be4:	ldr	x17, [x16, #136]
  401be8:	add	x16, x16, #0x88
  401bec:	br	x17

0000000000401bf0 <putc_unlocked@plt>:
  401bf0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401bf4:	ldr	x17, [x16, #144]
  401bf8:	add	x16, x16, #0x90
  401bfc:	br	x17

0000000000401c00 <__memcpy_chk@plt>:
  401c00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401c04:	ldr	x17, [x16, #152]
  401c08:	add	x16, x16, #0x98
  401c0c:	br	x17

0000000000401c10 <fclose@plt>:
  401c10:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401c14:	ldr	x17, [x16, #160]
  401c18:	add	x16, x16, #0xa0
  401c1c:	br	x17

0000000000401c20 <fsync@plt>:
  401c20:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401c24:	ldr	x17, [x16, #168]
  401c28:	add	x16, x16, #0xa8
  401c2c:	br	x17

0000000000401c30 <getpid@plt>:
  401c30:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401c34:	ldr	x17, [x16, #176]
  401c38:	add	x16, x16, #0xb0
  401c3c:	br	x17

0000000000401c40 <nl_langinfo@plt>:
  401c40:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401c44:	ldr	x17, [x16, #184]
  401c48:	add	x16, x16, #0xb8
  401c4c:	br	x17

0000000000401c50 <fopen@plt>:
  401c50:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401c54:	ldr	x17, [x16, #192]
  401c58:	add	x16, x16, #0xc0
  401c5c:	br	x17

0000000000401c60 <time@plt>:
  401c60:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401c64:	ldr	x17, [x16, #200]
  401c68:	add	x16, x16, #0xc8
  401c6c:	br	x17

0000000000401c70 <malloc@plt>:
  401c70:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401c74:	ldr	x17, [x16, #208]
  401c78:	add	x16, x16, #0xd0
  401c7c:	br	x17

0000000000401c80 <chmod@plt>:
  401c80:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401c84:	ldr	x17, [x16, #216]
  401c88:	add	x16, x16, #0xd8
  401c8c:	br	x17

0000000000401c90 <open@plt>:
  401c90:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401c94:	ldr	x17, [x16, #224]
  401c98:	add	x16, x16, #0xe0
  401c9c:	br	x17

0000000000401ca0 <__strcpy_chk@plt>:
  401ca0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401ca4:	ldr	x17, [x16, #232]
  401ca8:	add	x16, x16, #0xe8
  401cac:	br	x17

0000000000401cb0 <getppid@plt>:
  401cb0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401cb4:	ldr	x17, [x16, #240]
  401cb8:	add	x16, x16, #0xf0
  401cbc:	br	x17

0000000000401cc0 <strncmp@plt>:
  401cc0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401cc4:	ldr	x17, [x16, #248]
  401cc8:	add	x16, x16, #0xf8
  401ccc:	br	x17

0000000000401cd0 <bindtextdomain@plt>:
  401cd0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401cd4:	ldr	x17, [x16, #256]
  401cd8:	add	x16, x16, #0x100
  401cdc:	br	x17

0000000000401ce0 <__libc_start_main@plt>:
  401ce0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401ce4:	ldr	x17, [x16, #264]
  401ce8:	add	x16, x16, #0x108
  401cec:	br	x17

0000000000401cf0 <__printf_chk@plt>:
  401cf0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401cf4:	ldr	x17, [x16, #272]
  401cf8:	add	x16, x16, #0x110
  401cfc:	br	x17

0000000000401d00 <memset@plt>:
  401d00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401d04:	ldr	x17, [x16, #280]
  401d08:	add	x16, x16, #0x118
  401d0c:	br	x17

0000000000401d10 <fdopen@plt>:
  401d10:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401d14:	ldr	x17, [x16, #288]
  401d18:	add	x16, x16, #0x120
  401d1c:	br	x17

0000000000401d20 <gettimeofday@plt>:
  401d20:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401d24:	ldr	x17, [x16, #296]
  401d28:	add	x16, x16, #0x128
  401d2c:	br	x17

0000000000401d30 <calloc@plt>:
  401d30:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401d34:	ldr	x17, [x16, #304]
  401d38:	add	x16, x16, #0x130
  401d3c:	br	x17

0000000000401d40 <bcmp@plt>:
  401d40:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401d44:	ldr	x17, [x16, #312]
  401d48:	add	x16, x16, #0x138
  401d4c:	br	x17

0000000000401d50 <realloc@plt>:
  401d50:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401d54:	ldr	x17, [x16, #320]
  401d58:	add	x16, x16, #0x140
  401d5c:	br	x17

0000000000401d60 <getpagesize@plt>:
  401d60:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401d64:	ldr	x17, [x16, #328]
  401d68:	add	x16, x16, #0x148
  401d6c:	br	x17

0000000000401d70 <close@plt>:
  401d70:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401d74:	ldr	x17, [x16, #336]
  401d78:	add	x16, x16, #0x150
  401d7c:	br	x17

0000000000401d80 <strrchr@plt>:
  401d80:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401d84:	ldr	x17, [x16, #344]
  401d88:	add	x16, x16, #0x158
  401d8c:	br	x17

0000000000401d90 <__gmon_start__@plt>:
  401d90:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401d94:	ldr	x17, [x16, #352]
  401d98:	add	x16, x16, #0x160
  401d9c:	br	x17

0000000000401da0 <write@plt>:
  401da0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401da4:	ldr	x17, [x16, #360]
  401da8:	add	x16, x16, #0x168
  401dac:	br	x17

0000000000401db0 <strtoumax@plt>:
  401db0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401db4:	ldr	x17, [x16, #368]
  401db8:	add	x16, x16, #0x170
  401dbc:	br	x17

0000000000401dc0 <abort@plt>:
  401dc0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401dc4:	ldr	x17, [x16, #376]
  401dc8:	add	x16, x16, #0x178
  401dcc:	br	x17

0000000000401dd0 <mbsinit@plt>:
  401dd0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401dd4:	ldr	x17, [x16, #384]
  401dd8:	add	x16, x16, #0x180
  401ddc:	br	x17

0000000000401de0 <fread_unlocked@plt>:
  401de0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401de4:	ldr	x17, [x16, #392]
  401de8:	add	x16, x16, #0x188
  401dec:	br	x17

0000000000401df0 <textdomain@plt>:
  401df0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401df4:	ldr	x17, [x16, #400]
  401df8:	add	x16, x16, #0x190
  401dfc:	br	x17

0000000000401e00 <getopt_long@plt>:
  401e00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401e04:	ldr	x17, [x16, #408]
  401e08:	add	x16, x16, #0x198
  401e0c:	br	x17

0000000000401e10 <__fprintf_chk@plt>:
  401e10:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401e14:	ldr	x17, [x16, #416]
  401e18:	add	x16, x16, #0x1a0
  401e1c:	br	x17

0000000000401e20 <strcmp@plt>:
  401e20:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401e24:	ldr	x17, [x16, #424]
  401e28:	add	x16, x16, #0x1a8
  401e2c:	br	x17

0000000000401e30 <__ctype_b_loc@plt>:
  401e30:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401e34:	ldr	x17, [x16, #432]
  401e38:	add	x16, x16, #0x1b0
  401e3c:	br	x17

0000000000401e40 <fseeko@plt>:
  401e40:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401e44:	ldr	x17, [x16, #440]
  401e48:	add	x16, x16, #0x1b8
  401e4c:	br	x17

0000000000401e50 <free@plt>:
  401e50:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401e54:	ldr	x17, [x16, #448]
  401e58:	add	x16, x16, #0x1c0
  401e5c:	br	x17

0000000000401e60 <sync@plt>:
  401e60:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401e64:	ldr	x17, [x16, #456]
  401e68:	add	x16, x16, #0x1c8
  401e6c:	br	x17

0000000000401e70 <renameat2@plt>:
  401e70:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401e74:	ldr	x17, [x16, #464]
  401e78:	add	x16, x16, #0x1d0
  401e7c:	br	x17

0000000000401e80 <__ctype_get_mb_cur_max@plt>:
  401e80:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401e84:	ldr	x17, [x16, #472]
  401e88:	add	x16, x16, #0x1d8
  401e8c:	br	x17

0000000000401e90 <getgid@plt>:
  401e90:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401e94:	ldr	x17, [x16, #480]
  401e98:	add	x16, x16, #0x1e0
  401e9c:	br	x17

0000000000401ea0 <renameat@plt>:
  401ea0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401ea4:	ldr	x17, [x16, #488]
  401ea8:	add	x16, x16, #0x1e8
  401eac:	br	x17

0000000000401eb0 <strchr@plt>:
  401eb0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401eb4:	ldr	x17, [x16, #496]
  401eb8:	add	x16, x16, #0x1f0
  401ebc:	br	x17

0000000000401ec0 <fcntl@plt>:
  401ec0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401ec4:	ldr	x17, [x16, #504]
  401ec8:	add	x16, x16, #0x1f8
  401ecc:	br	x17

0000000000401ed0 <fflush@plt>:
  401ed0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401ed4:	ldr	x17, [x16, #512]
  401ed8:	add	x16, x16, #0x200
  401edc:	br	x17

0000000000401ee0 <__explicit_bzero_chk@plt>:
  401ee0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401ee4:	ldr	x17, [x16, #520]
  401ee8:	add	x16, x16, #0x208
  401eec:	br	x17

0000000000401ef0 <read@plt>:
  401ef0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401ef4:	ldr	x17, [x16, #528]
  401ef8:	add	x16, x16, #0x210
  401efc:	br	x17

0000000000401f00 <memchr@plt>:
  401f00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401f04:	ldr	x17, [x16, #536]
  401f08:	add	x16, x16, #0x218
  401f0c:	br	x17

0000000000401f10 <isatty@plt>:
  401f10:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401f14:	ldr	x17, [x16, #544]
  401f18:	add	x16, x16, #0x220
  401f1c:	br	x17

0000000000401f20 <__fxstat@plt>:
  401f20:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401f24:	ldr	x17, [x16, #552]
  401f28:	add	x16, x16, #0x228
  401f2c:	br	x17

0000000000401f30 <dcgettext@plt>:
  401f30:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401f34:	ldr	x17, [x16, #560]
  401f38:	add	x16, x16, #0x230
  401f3c:	br	x17

0000000000401f40 <fputs_unlocked@plt>:
  401f40:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401f44:	ldr	x17, [x16, #568]
  401f48:	add	x16, x16, #0x238
  401f4c:	br	x17

0000000000401f50 <__freading@plt>:
  401f50:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401f54:	ldr	x17, [x16, #576]
  401f58:	add	x16, x16, #0x240
  401f5c:	br	x17

0000000000401f60 <ftruncate@plt>:
  401f60:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401f64:	ldr	x17, [x16, #584]
  401f68:	add	x16, x16, #0x248
  401f6c:	br	x17

0000000000401f70 <iswprint@plt>:
  401f70:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401f74:	ldr	x17, [x16, #592]
  401f78:	add	x16, x16, #0x250
  401f7c:	br	x17

0000000000401f80 <__assert_fail@plt>:
  401f80:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401f84:	ldr	x17, [x16, #600]
  401f88:	add	x16, x16, #0x258
  401f8c:	br	x17

0000000000401f90 <__errno_location@plt>:
  401f90:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401f94:	ldr	x17, [x16, #608]
  401f98:	add	x16, x16, #0x260
  401f9c:	br	x17

0000000000401fa0 <getenv@plt>:
  401fa0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401fa4:	ldr	x17, [x16, #616]
  401fa8:	add	x16, x16, #0x268
  401fac:	br	x17

0000000000401fb0 <unlink@plt>:
  401fb0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401fb4:	ldr	x17, [x16, #624]
  401fb8:	add	x16, x16, #0x270
  401fbc:	br	x17

0000000000401fc0 <ioctl@plt>:
  401fc0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401fc4:	ldr	x17, [x16, #632]
  401fc8:	add	x16, x16, #0x278
  401fcc:	br	x17

0000000000401fd0 <setlocale@plt>:
  401fd0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401fd4:	ldr	x17, [x16, #640]
  401fd8:	add	x16, x16, #0x280
  401fdc:	br	x17

0000000000401fe0 <__fxstatat@plt>:
  401fe0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401fe4:	ldr	x17, [x16, #648]
  401fe8:	add	x16, x16, #0x288
  401fec:	br	x17

Disassembly of section .text:

0000000000401ff0 <.text>:
  401ff0:	mov	x29, #0x0                   	// #0
  401ff4:	mov	x30, #0x0                   	// #0
  401ff8:	mov	x5, x0
  401ffc:	ldr	x1, [sp]
  402000:	add	x2, sp, #0x8
  402004:	mov	x6, sp
  402008:	movz	x0, #0x0, lsl #48
  40200c:	movk	x0, #0x0, lsl #32
  402010:	movk	x0, #0x40, lsl #16
  402014:	movk	x0, #0x2418
  402018:	movz	x3, #0x0, lsl #48
  40201c:	movk	x3, #0x0, lsl #32
  402020:	movk	x3, #0x40, lsl #16
  402024:	movk	x3, #0x94c8
  402028:	movz	x4, #0x0, lsl #48
  40202c:	movk	x4, #0x0, lsl #32
  402030:	movk	x4, #0x40, lsl #16
  402034:	movk	x4, #0x9548
  402038:	bl	401ce0 <__libc_start_main@plt>
  40203c:	bl	401dc0 <abort@plt>
  402040:	adrp	x0, 41b000 <__fxstatat@plt+0x19020>
  402044:	ldr	x0, [x0, #4064]
  402048:	cbz	x0, 402050 <__fxstatat@plt+0x70>
  40204c:	b	401d90 <__gmon_start__@plt>
  402050:	ret
  402054:	nop
  402058:	adrp	x0, 41c000 <__fxstatat@plt+0x1a020>
  40205c:	add	x0, x0, #0x310
  402060:	adrp	x1, 41c000 <__fxstatat@plt+0x1a020>
  402064:	add	x1, x1, #0x310
  402068:	cmp	x1, x0
  40206c:	b.eq	402084 <__fxstatat@plt+0xa4>  // b.none
  402070:	adrp	x1, 409000 <__fxstatat@plt+0x7020>
  402074:	ldr	x1, [x1, #1448]
  402078:	cbz	x1, 402084 <__fxstatat@plt+0xa4>
  40207c:	mov	x16, x1
  402080:	br	x16
  402084:	ret
  402088:	adrp	x0, 41c000 <__fxstatat@plt+0x1a020>
  40208c:	add	x0, x0, #0x310
  402090:	adrp	x1, 41c000 <__fxstatat@plt+0x1a020>
  402094:	add	x1, x1, #0x310
  402098:	sub	x1, x1, x0
  40209c:	lsr	x2, x1, #63
  4020a0:	add	x1, x2, x1, asr #3
  4020a4:	cmp	xzr, x1, asr #1
  4020a8:	asr	x1, x1, #1
  4020ac:	b.eq	4020c4 <__fxstatat@plt+0xe4>  // b.none
  4020b0:	adrp	x2, 409000 <__fxstatat@plt+0x7020>
  4020b4:	ldr	x2, [x2, #1456]
  4020b8:	cbz	x2, 4020c4 <__fxstatat@plt+0xe4>
  4020bc:	mov	x16, x2
  4020c0:	br	x16
  4020c4:	ret
  4020c8:	stp	x29, x30, [sp, #-32]!
  4020cc:	mov	x29, sp
  4020d0:	str	x19, [sp, #16]
  4020d4:	adrp	x19, 41c000 <__fxstatat@plt+0x1a020>
  4020d8:	ldrb	w0, [x19, #832]
  4020dc:	cbnz	w0, 4020ec <__fxstatat@plt+0x10c>
  4020e0:	bl	402058 <__fxstatat@plt+0x78>
  4020e4:	mov	w0, #0x1                   	// #1
  4020e8:	strb	w0, [x19, #832]
  4020ec:	ldr	x19, [sp, #16]
  4020f0:	ldp	x29, x30, [sp], #32
  4020f4:	ret
  4020f8:	b	402088 <__fxstatat@plt+0xa8>
  4020fc:	sub	sp, sp, #0xa0
  402100:	stp	x20, x19, [sp, #144]
  402104:	mov	w19, w0
  402108:	stp	x29, x30, [sp, #112]
  40210c:	stp	x22, x21, [sp, #128]
  402110:	add	x29, sp, #0x70
  402114:	cbnz	w0, 4023dc <__fxstatat@plt+0x3fc>
  402118:	adrp	x1, 409000 <__fxstatat@plt+0x7020>
  40211c:	add	x1, x1, #0x934
  402120:	mov	w2, #0x5                   	// #5
  402124:	mov	x0, xzr
  402128:	bl	401f30 <dcgettext@plt>
  40212c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  402130:	ldr	x2, [x8, #864]
  402134:	mov	x1, x0
  402138:	mov	w0, #0x1                   	// #1
  40213c:	bl	401cf0 <__printf_chk@plt>
  402140:	adrp	x1, 409000 <__fxstatat@plt+0x7020>
  402144:	add	x1, x1, #0x953
  402148:	mov	w2, #0x5                   	// #5
  40214c:	mov	x0, xzr
  402150:	bl	401f30 <dcgettext@plt>
  402154:	adrp	x22, 41c000 <__fxstatat@plt+0x1a020>
  402158:	ldr	x1, [x22, #816]
  40215c:	bl	401f40 <fputs_unlocked@plt>
  402160:	adrp	x1, 409000 <__fxstatat@plt+0x7020>
  402164:	add	x1, x1, #0x9d9
  402168:	mov	w2, #0x5                   	// #5
  40216c:	mov	x0, xzr
  402170:	bl	401f30 <dcgettext@plt>
  402174:	ldr	x1, [x22, #816]
  402178:	bl	401f40 <fputs_unlocked@plt>
  40217c:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402180:	add	x1, x1, #0x4fc
  402184:	mov	w2, #0x5                   	// #5
  402188:	mov	x0, xzr
  40218c:	bl	401f30 <dcgettext@plt>
  402190:	ldr	x1, [x22, #816]
  402194:	bl	401f40 <fputs_unlocked@plt>
  402198:	adrp	x1, 409000 <__fxstatat@plt+0x7020>
  40219c:	add	x1, x1, #0xa00
  4021a0:	mov	w2, #0x5                   	// #5
  4021a4:	mov	x0, xzr
  4021a8:	bl	401f30 <dcgettext@plt>
  4021ac:	mov	x1, x0
  4021b0:	mov	w0, #0x1                   	// #1
  4021b4:	mov	w2, #0x3                   	// #3
  4021b8:	bl	401cf0 <__printf_chk@plt>
  4021bc:	adrp	x1, 409000 <__fxstatat@plt+0x7020>
  4021c0:	add	x1, x1, #0xb06
  4021c4:	mov	w2, #0x5                   	// #5
  4021c8:	mov	x0, xzr
  4021cc:	bl	401f30 <dcgettext@plt>
  4021d0:	ldr	x1, [x22, #816]
  4021d4:	bl	401f40 <fputs_unlocked@plt>
  4021d8:	adrp	x1, 409000 <__fxstatat@plt+0x7020>
  4021dc:	add	x1, x1, #0xc75
  4021e0:	mov	w2, #0x5                   	// #5
  4021e4:	mov	x0, xzr
  4021e8:	bl	401f30 <dcgettext@plt>
  4021ec:	ldr	x1, [x22, #816]
  4021f0:	bl	401f40 <fputs_unlocked@plt>
  4021f4:	adrp	x1, 409000 <__fxstatat@plt+0x7020>
  4021f8:	add	x1, x1, #0xca2
  4021fc:	mov	w2, #0x5                   	// #5
  402200:	mov	x0, xzr
  402204:	bl	401f30 <dcgettext@plt>
  402208:	ldr	x1, [x22, #816]
  40220c:	bl	401f40 <fputs_unlocked@plt>
  402210:	adrp	x1, 409000 <__fxstatat@plt+0x7020>
  402214:	add	x1, x1, #0xcd8
  402218:	mov	w2, #0x5                   	// #5
  40221c:	mov	x0, xzr
  402220:	bl	401f30 <dcgettext@plt>
  402224:	ldr	x1, [x22, #816]
  402228:	bl	401f40 <fputs_unlocked@plt>
  40222c:	adrp	x1, 409000 <__fxstatat@plt+0x7020>
  402230:	add	x1, x1, #0xeb3
  402234:	mov	w2, #0x5                   	// #5
  402238:	mov	x0, xzr
  40223c:	bl	401f30 <dcgettext@plt>
  402240:	ldr	x1, [x22, #816]
  402244:	bl	401f40 <fputs_unlocked@plt>
  402248:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  40224c:	add	x1, x1, #0x1f
  402250:	mov	w2, #0x5                   	// #5
  402254:	mov	x0, xzr
  402258:	bl	401f30 <dcgettext@plt>
  40225c:	ldr	x1, [x22, #816]
  402260:	bl	401f40 <fputs_unlocked@plt>
  402264:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402268:	add	x1, x1, #0x15b
  40226c:	mov	w2, #0x5                   	// #5
  402270:	mov	x0, xzr
  402274:	bl	401f30 <dcgettext@plt>
  402278:	ldr	x1, [x22, #816]
  40227c:	bl	401f40 <fputs_unlocked@plt>
  402280:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402284:	add	x1, x1, #0x1c8
  402288:	mov	w2, #0x5                   	// #5
  40228c:	mov	x0, xzr
  402290:	bl	401f30 <dcgettext@plt>
  402294:	ldr	x1, [x22, #816]
  402298:	bl	401f40 <fputs_unlocked@plt>
  40229c:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  4022a0:	add	x1, x1, #0x3a0
  4022a4:	mov	w2, #0x5                   	// #5
  4022a8:	mov	x0, xzr
  4022ac:	bl	401f30 <dcgettext@plt>
  4022b0:	ldr	x1, [x22, #816]
  4022b4:	bl	401f40 <fputs_unlocked@plt>
  4022b8:	adrp	x1, 409000 <__fxstatat@plt+0x7020>
  4022bc:	add	x1, x1, #0x780
  4022c0:	mov	x0, sp
  4022c4:	mov	w2, #0x70                  	// #112
  4022c8:	mov	x21, sp
  4022cc:	bl	401ae0 <memcpy@plt>
  4022d0:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  4022d4:	adrp	x20, 40a000 <__fxstatat@plt+0x8020>
  4022d8:	add	x1, x1, #0x547
  4022dc:	add	x20, x20, #0x447
  4022e0:	mov	x0, x20
  4022e4:	bl	401e20 <strcmp@plt>
  4022e8:	cbz	w0, 4022f4 <__fxstatat@plt+0x314>
  4022ec:	ldr	x1, [x21, #16]!
  4022f0:	cbnz	x1, 4022e0 <__fxstatat@plt+0x300>
  4022f4:	ldr	x8, [x21, #8]
  4022f8:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  4022fc:	add	x1, x1, #0x5a6
  402300:	mov	w2, #0x5                   	// #5
  402304:	cmp	x8, #0x0
  402308:	mov	x0, xzr
  40230c:	csel	x21, x20, x8, eq  // eq = none
  402310:	bl	401f30 <dcgettext@plt>
  402314:	adrp	x2, 40a000 <__fxstatat@plt+0x8020>
  402318:	adrp	x3, 40a000 <__fxstatat@plt+0x8020>
  40231c:	mov	x1, x0
  402320:	add	x2, x2, #0x4cd
  402324:	add	x3, x3, #0x5bd
  402328:	mov	w0, #0x1                   	// #1
  40232c:	bl	401cf0 <__printf_chk@plt>
  402330:	mov	w0, #0x5                   	// #5
  402334:	mov	x1, xzr
  402338:	bl	401fd0 <setlocale@plt>
  40233c:	cbz	x0, 402370 <__fxstatat@plt+0x390>
  402340:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402344:	add	x1, x1, #0x5e5
  402348:	mov	w2, #0x3                   	// #3
  40234c:	bl	401cc0 <strncmp@plt>
  402350:	cbz	w0, 402370 <__fxstatat@plt+0x390>
  402354:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402358:	add	x1, x1, #0x5e9
  40235c:	mov	w2, #0x5                   	// #5
  402360:	mov	x0, xzr
  402364:	bl	401f30 <dcgettext@plt>
  402368:	ldr	x1, [x22, #816]
  40236c:	bl	401f40 <fputs_unlocked@plt>
  402370:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402374:	add	x1, x1, #0x630
  402378:	mov	w2, #0x5                   	// #5
  40237c:	mov	x0, xzr
  402380:	bl	401f30 <dcgettext@plt>
  402384:	adrp	x2, 40a000 <__fxstatat@plt+0x8020>
  402388:	mov	x1, x0
  40238c:	add	x2, x2, #0x5bd
  402390:	mov	w0, #0x1                   	// #1
  402394:	mov	x3, x20
  402398:	bl	401cf0 <__printf_chk@plt>
  40239c:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  4023a0:	add	x1, x1, #0x64b
  4023a4:	mov	w2, #0x5                   	// #5
  4023a8:	mov	x0, xzr
  4023ac:	bl	401f30 <dcgettext@plt>
  4023b0:	adrp	x8, 40a000 <__fxstatat@plt+0x8020>
  4023b4:	adrp	x9, 40a000 <__fxstatat@plt+0x8020>
  4023b8:	add	x8, x8, #0x39f
  4023bc:	add	x9, x9, #0x563
  4023c0:	cmp	x21, x20
  4023c4:	mov	x1, x0
  4023c8:	csel	x3, x9, x8, eq  // eq = none
  4023cc:	mov	w0, #0x1                   	// #1
  4023d0:	mov	x2, x21
  4023d4:	bl	401cf0 <__printf_chk@plt>
  4023d8:	b	402410 <__fxstatat@plt+0x430>
  4023dc:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  4023e0:	ldr	x20, [x8, #792]
  4023e4:	adrp	x1, 409000 <__fxstatat@plt+0x7020>
  4023e8:	add	x1, x1, #0x90d
  4023ec:	mov	w2, #0x5                   	// #5
  4023f0:	mov	x0, xzr
  4023f4:	bl	401f30 <dcgettext@plt>
  4023f8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  4023fc:	ldr	x3, [x8, #864]
  402400:	mov	x2, x0
  402404:	mov	w1, #0x1                   	// #1
  402408:	mov	x0, x20
  40240c:	bl	401e10 <__fprintf_chk@plt>
  402410:	mov	w0, w19
  402414:	bl	401b40 <exit@plt>
  402418:	sub	sp, sp, #0xd0
  40241c:	stp	x29, x30, [sp, #112]
  402420:	add	x29, sp, #0x70
  402424:	movi	v0.2d, #0x0
  402428:	stp	x28, x27, [sp, #128]
  40242c:	stp	x26, x25, [sp, #144]
  402430:	stp	x24, x23, [sp, #160]
  402434:	stp	x22, x21, [sp, #176]
  402438:	stp	x20, x19, [sp, #192]
  40243c:	stp	q0, q0, [x29, #-32]
  402440:	ldr	x8, [x1]
  402444:	mov	w20, w0
  402448:	mov	x19, x1
  40244c:	mov	x0, x8
  402450:	bl	404908 <__fxstatat@plt+0x2928>
  402454:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402458:	add	x1, x1, #0x39f
  40245c:	mov	w0, #0x6                   	// #6
  402460:	bl	401fd0 <setlocale@plt>
  402464:	adrp	x22, 40a000 <__fxstatat@plt+0x8020>
  402468:	add	x22, x22, #0x4d1
  40246c:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402470:	add	x1, x1, #0x44d
  402474:	mov	x0, x22
  402478:	bl	401cd0 <bindtextdomain@plt>
  40247c:	mov	x0, x22
  402480:	bl	401df0 <textdomain@plt>
  402484:	adrp	x0, 403000 <__fxstatat@plt+0x1020>
  402488:	add	x0, x0, #0xd18
  40248c:	bl	409550 <__fxstatat@plt+0x7570>
  402490:	adrp	x9, 409000 <__fxstatat@plt+0x7020>
  402494:	ldr	q0, [x9, #1472]
  402498:	adrp	x22, 40a000 <__fxstatat@plt+0x8020>
  40249c:	adrp	x23, 409000 <__fxstatat@plt+0x7020>
  4024a0:	mov	w8, wzr
  4024a4:	mov	w21, wzr
  4024a8:	mov	x26, xzr
  4024ac:	mov	x24, #0xffffffffffffffff    	// #-1
  4024b0:	mov	w25, #0x3                   	// #3
  4024b4:	add	x22, x22, #0x45f
  4024b8:	add	x23, x23, #0x5f0
  4024bc:	str	wzr, [sp, #8]
  4024c0:	str	wzr, [sp, #44]
  4024c4:	stur	wzr, [x29, #-40]
  4024c8:	stur	q0, [x29, #-24]
  4024cc:	mov	w0, w20
  4024d0:	mov	x1, x19
  4024d4:	mov	x2, x22
  4024d8:	mov	x3, x23
  4024dc:	mov	x4, xzr
  4024e0:	mov	x28, x26
  4024e4:	mov	w26, w8
  4024e8:	bl	401e00 <getopt_long@plt>
  4024ec:	cmp	w0, #0x65
  4024f0:	b.le	402670 <__fxstatat@plt+0x690>
  4024f4:	sub	w8, w0, #0x6e
  4024f8:	cmp	w8, #0xc
  4024fc:	b.hi	40255c <__fxstatat@plt+0x57c>  // b.pmore
  402500:	adrp	x11, 409000 <__fxstatat@plt+0x7020>
  402504:	add	x11, x11, #0x5d0
  402508:	adr	x9, 402518 <__fxstatat@plt+0x538>
  40250c:	ldrh	w10, [x11, x8, lsl #1]
  402510:	add	x9, x9, x10, lsl #2
  402514:	br	x9
  402518:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  40251c:	ldr	x25, [x8, #800]
  402520:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402524:	mov	w2, #0x5                   	// #5
  402528:	mov	x0, xzr
  40252c:	add	x1, x1, #0x469
  402530:	bl	401f30 <dcgettext@plt>
  402534:	adrp	x3, 40a000 <__fxstatat@plt+0x8020>
  402538:	mov	x4, x0
  40253c:	mov	x2, #0x3fffffffffffffff    	// #4611686018427387903
  402540:	mov	x0, x25
  402544:	mov	x1, xzr
  402548:	add	x3, x3, #0x39f
  40254c:	mov	w5, wzr
  402550:	bl	407450 <__fxstatat@plt+0x5470>
  402554:	mov	x25, x0
  402558:	b	402664 <__fxstatat@plt+0x684>
  40255c:	mov	w27, w26
  402560:	cmp	w0, #0x66
  402564:	mov	w8, #0x1                   	// #1
  402568:	mov	x26, x28
  40256c:	b.eq	4024cc <__fxstatat@plt+0x4ec>  // b.none
  402570:	cmp	w0, #0x100
  402574:	b.ne	402cb0 <__fxstatat@plt+0xcd0>  // b.any
  402578:	adrp	x9, 41c000 <__fxstatat@plt+0x1a020>
  40257c:	ldr	x26, [x9, #800]
  402580:	mov	w8, w27
  402584:	cbz	x28, 4024cc <__fxstatat@plt+0x4ec>
  402588:	mov	x0, x28
  40258c:	mov	x1, x26
  402590:	bl	401e20 <strcmp@plt>
  402594:	mov	w8, w27
  402598:	cbz	w0, 4024cc <__fxstatat@plt+0x4ec>
  40259c:	b	402c68 <__fxstatat@plt+0xc88>
  4025a0:	mov	w8, #0x1                   	// #1
  4025a4:	str	w8, [sp, #44]
  4025a8:	b	402664 <__fxstatat@plt+0x684>
  4025ac:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  4025b0:	ldr	x24, [x8, #800]
  4025b4:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  4025b8:	mov	w2, #0x5                   	// #5
  4025bc:	mov	x0, xzr
  4025c0:	add	x1, x1, #0x4bb
  4025c4:	bl	401f30 <dcgettext@plt>
  4025c8:	adrp	x4, 40a000 <__fxstatat@plt+0x8020>
  4025cc:	mov	x5, x0
  4025d0:	mov	x3, #0x7fffffffffffffff    	// #9223372036854775807
  4025d4:	mov	x0, x24
  4025d8:	mov	w1, wzr
  4025dc:	mov	x2, xzr
  4025e0:	add	x4, x4, #0x4ad
  4025e4:	mov	w6, wzr
  4025e8:	bl	407360 <__fxstatat@plt+0x5380>
  4025ec:	mov	x24, x0
  4025f0:	b	402664 <__fxstatat@plt+0x684>
  4025f4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  4025f8:	ldr	x1, [x8, #800]
  4025fc:	mov	w8, #0x3                   	// #3
  402600:	str	w8, [sp, #8]
  402604:	mov	w27, w26
  402608:	mov	w8, w26
  40260c:	mov	x26, x28
  402610:	cbz	x1, 4024cc <__fxstatat@plt+0x4ec>
  402614:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  402618:	ldr	x5, [x8, #680]
  40261c:	adrp	x26, 409000 <__fxstatat@plt+0x7020>
  402620:	adrp	x0, 40a000 <__fxstatat@plt+0x8020>
  402624:	adrp	x2, 409000 <__fxstatat@plt+0x7020>
  402628:	add	x26, x26, #0x750
  40262c:	mov	w4, #0x4                   	// #4
  402630:	add	x0, x0, #0x4a4
  402634:	add	x2, x2, #0x760
  402638:	mov	x3, x26
  40263c:	bl	403bf8 <__fxstatat@plt+0x1c18>
  402640:	ldr	w8, [x26, x0, lsl #2]
  402644:	mov	x26, x28
  402648:	str	w8, [sp, #8]
  40264c:	mov	w8, w27
  402650:	b	4024cc <__fxstatat@plt+0x4ec>
  402654:	mov	w21, #0x1                   	// #1
  402658:	b	402664 <__fxstatat@plt+0x684>
  40265c:	mov	w8, #0x1                   	// #1
  402660:	stur	w8, [x29, #-40]
  402664:	mov	w8, w26
  402668:	mov	x26, x28
  40266c:	b	4024cc <__fxstatat@plt+0x4ec>
  402670:	cmn	w0, #0x1
  402674:	b.ne	402c18 <__fxstatat@plt+0xc38>  // b.any
  402678:	ldur	w8, [x29, #-40]
  40267c:	sturb	w21, [x29, #-2]
  402680:	ldr	w27, [sp, #8]
  402684:	stp	x25, x24, [x29, #-24]
  402688:	sturb	w8, [x29, #-3]
  40268c:	ldr	w8, [sp, #44]
  402690:	stur	w27, [x29, #-8]
  402694:	sturb	w26, [x29, #-32]
  402698:	sturb	w8, [x29, #-4]
  40269c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  4026a0:	ldrsw	x21, [x8, #808]
  4026a4:	subs	w20, w20, w21
  4026a8:	b.eq	402c8c <__fxstatat@plt+0xcac>  // b.none
  4026ac:	mov	x1, #0xffffffffffffffff    	// #-1
  4026b0:	mov	x0, x28
  4026b4:	bl	405ff4 <__fxstatat@plt+0x4014>
  4026b8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  4026bc:	str	x0, [x8, #840]
  4026c0:	cbz	x0, 402cb8 <__fxstatat@plt+0xcd8>
  4026c4:	adrp	x0, 402000 <__fxstatat@plt+0x20>
  4026c8:	add	x0, x0, #0xce8
  4026cc:	bl	409550 <__fxstatat@plt+0x7570>
  4026d0:	cmp	w20, #0x1
  4026d4:	b.lt	402bd4 <__fxstatat@plt+0xbf4>  // b.tstop
  4026d8:	add	x8, x19, x21, lsl #3
  4026dc:	adrp	x25, 409000 <__fxstatat@plt+0x7020>
  4026e0:	str	w26, [sp, #12]
  4026e4:	mov	x26, xzr
  4026e8:	stur	x8, [x29, #-48]
  4026ec:	mov	w8, w20
  4026f0:	mov	w24, #0x1                   	// #1
  4026f4:	mov	w28, #0x30                  	// #48
  4026f8:	add	x25, x25, #0x8cc
  4026fc:	str	x8, [sp, #56]
  402700:	ldur	x19, [x29, #-48]
  402704:	mov	w1, #0x3                   	// #3
  402708:	mov	w0, wzr
  40270c:	ldr	x2, [x19, x26, lsl #3]
  402710:	bl	405d34 <__fxstatat@plt+0x3d54>
  402714:	bl	4072d4 <__fxstatat@plt+0x52f4>
  402718:	ldr	x20, [x19, x26, lsl #3]
  40271c:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402720:	mov	x22, x0
  402724:	add	x1, x1, #0xa5a
  402728:	mov	x0, x20
  40272c:	bl	401e20 <strcmp@plt>
  402730:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  402734:	ldr	x21, [x8, #840]
  402738:	cbz	w0, 4027ac <__fxstatat@plt+0x7cc>
  40273c:	mov	w1, #0x101                 	// #257
  402740:	mov	x0, x20
  402744:	bl	403f58 <__fxstatat@plt+0x1f78>
  402748:	mov	w23, w0
  40274c:	tbnz	w0, #31, 4027e0 <__fxstatat@plt+0x800>
  402750:	sub	x3, x29, #0x20
  402754:	mov	w0, w23
  402758:	mov	x1, x22
  40275c:	mov	x2, x21
  402760:	bl	402cf4 <__fxstatat@plt+0xd14>
  402764:	mov	x21, x22
  402768:	mov	w22, w0
  40276c:	mov	w0, w23
  402770:	bl	401d70 <close@plt>
  402774:	cbz	w0, 402828 <__fxstatat@plt+0x848>
  402778:	bl	401f90 <__errno_location@plt>
  40277c:	ldr	w19, [x0]
  402780:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402784:	mov	w2, #0x5                   	// #5
  402788:	mov	x0, xzr
  40278c:	add	x1, x1, #0x865
  402790:	bl	401f30 <dcgettext@plt>
  402794:	mov	x2, x0
  402798:	mov	w0, wzr
  40279c:	mov	w1, w19
  4027a0:	mov	x3, x21
  4027a4:	bl	401b50 <error@plt>
  4027a8:	b	4028ec <__fxstatat@plt+0x90c>
  4027ac:	mov	w0, #0x1                   	// #1
  4027b0:	mov	w1, #0x3                   	// #3
  4027b4:	bl	407918 <__fxstatat@plt+0x5938>
  4027b8:	tbnz	w0, #31, 402894 <__fxstatat@plt+0x8b4>
  4027bc:	tbnz	w0, #10, 4028c0 <__fxstatat@plt+0x8e0>
  4027c0:	sub	x3, x29, #0x20
  4027c4:	mov	w0, #0x1                   	// #1
  4027c8:	mov	x1, x22
  4027cc:	mov	x2, x21
  4027d0:	bl	402cf4 <__fxstatat@plt+0xd14>
  4027d4:	mov	x21, x22
  4027d8:	mov	w22, w0
  4027dc:	b	4028f0 <__fxstatat@plt+0x910>
  4027e0:	bl	401f90 <__errno_location@plt>
  4027e4:	ldr	w8, [x0]
  4027e8:	mov	x19, x0
  4027ec:	cmp	w8, #0xd
  4027f0:	b.ne	402810 <__fxstatat@plt+0x830>  // b.any
  4027f4:	ldr	w8, [sp, #12]
  4027f8:	tst	w8, #0xff
  4027fc:	b.eq	402810 <__fxstatat@plt+0x830>  // b.none
  402800:	mov	w1, #0x80                  	// #128
  402804:	mov	x0, x20
  402808:	bl	401c80 <chmod@plt>
  40280c:	cbz	w0, 402910 <__fxstatat@plt+0x930>
  402810:	ldr	w19, [x19]
  402814:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402818:	mov	w2, #0x5                   	// #5
  40281c:	mov	x0, xzr
  402820:	add	x1, x1, #0x846
  402824:	b	4028ac <__fxstatat@plt+0x8cc>
  402828:	str	x21, [sp, #48]
  40282c:	cbz	w27, 402bc0 <__fxstatat@plt+0xbe0>
  402830:	ldr	x21, [sp, #48]
  402834:	eor	w8, w22, #0x1
  402838:	tbnz	w8, #0, 4028f0 <__fxstatat@plt+0x910>
  40283c:	mov	x0, x20
  402840:	bl	4072d4 <__fxstatat@plt+0x52f4>
  402844:	mov	x19, x0
  402848:	bl	403ecc <__fxstatat@plt+0x1eec>
  40284c:	mov	x22, x0
  402850:	mov	x0, x19
  402854:	stur	x19, [x29, #-40]
  402858:	bl	403dec <__fxstatat@plt+0x1e0c>
  40285c:	mov	x21, x0
  402860:	mov	w1, #0x3                   	// #3
  402864:	mov	w0, wzr
  402868:	mov	x2, x21
  40286c:	bl	405d34 <__fxstatat@plt+0x3d54>
  402870:	bl	4072d4 <__fxstatat@plt+0x52f4>
  402874:	cmp	w27, #0x3
  402878:	str	x0, [sp, #24]
  40287c:	b.ne	402928 <__fxstatat@plt+0x948>  // b.any
  402880:	mov	w1, #0x4900                	// #18688
  402884:	mov	x0, x21
  402888:	bl	403f58 <__fxstatat@plt+0x1f78>
  40288c:	str	w0, [sp, #40]
  402890:	b	402930 <__fxstatat@plt+0x950>
  402894:	bl	401f90 <__errno_location@plt>
  402898:	ldr	w19, [x0]
  40289c:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  4028a0:	mov	w2, #0x5                   	// #5
  4028a4:	mov	x0, xzr
  4028a8:	add	x1, x1, #0x6d2
  4028ac:	bl	401f30 <dcgettext@plt>
  4028b0:	mov	x2, x0
  4028b4:	mov	w0, wzr
  4028b8:	mov	w1, w19
  4028bc:	b	4028e0 <__fxstatat@plt+0x900>
  4028c0:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  4028c4:	mov	w2, #0x5                   	// #5
  4028c8:	mov	x0, xzr
  4028cc:	add	x1, x1, #0x6e3
  4028d0:	bl	401f30 <dcgettext@plt>
  4028d4:	mov	x2, x0
  4028d8:	mov	w0, wzr
  4028dc:	mov	w1, wzr
  4028e0:	mov	x3, x22
  4028e4:	bl	401b50 <error@plt>
  4028e8:	mov	x21, x22
  4028ec:	mov	w22, wzr
  4028f0:	mov	x0, x21
  4028f4:	and	w24, w24, w22
  4028f8:	bl	401e50 <free@plt>
  4028fc:	ldr	x8, [sp, #56]
  402900:	add	x26, x26, #0x1
  402904:	cmp	x26, x8
  402908:	b.ne	402700 <__fxstatat@plt+0x720>  // b.any
  40290c:	b	402bc8 <__fxstatat@plt+0xbe8>
  402910:	mov	w1, #0x101                 	// #257
  402914:	mov	x0, x20
  402918:	bl	403f58 <__fxstatat@plt+0x1f78>
  40291c:	mov	w23, w0
  402920:	tbz	w0, #31, 402750 <__fxstatat@plt+0x770>
  402924:	b	402810 <__fxstatat@plt+0x830>
  402928:	mov	w8, #0xffffffff            	// #-1
  40292c:	str	w8, [sp, #40]
  402930:	ldr	w8, [sp, #44]
  402934:	tst	w8, #0xff
  402938:	b.eq	402964 <__fxstatat@plt+0x984>  // b.none
  40293c:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402940:	mov	w2, #0x5                   	// #5
  402944:	mov	x0, xzr
  402948:	add	x1, x1, #0x879
  40294c:	bl	401f30 <dcgettext@plt>
  402950:	ldr	x3, [sp, #48]
  402954:	mov	x2, x0
  402958:	mov	w0, wzr
  40295c:	mov	w1, wzr
  402960:	bl	401b50 <error@plt>
  402964:	cmp	w27, #0x1
  402968:	b.ne	402974 <__fxstatat@plt+0x994>  // b.any
  40296c:	mov	w22, #0x1                   	// #1
  402970:	b	402ae0 <__fxstatat@plt+0xb00>
  402974:	mov	x0, x22
  402978:	str	x21, [sp]
  40297c:	bl	403f14 <__fxstatat@plt+0x1f34>
  402980:	cbz	x0, 402ac8 <__fxstatat@plt+0xae8>
  402984:	ldur	x8, [x29, #-40]
  402988:	mov	x27, x0
  40298c:	sub	x21, x22, #0x1
  402990:	mov	w9, #0x1                   	// #1
  402994:	sub	x8, x22, x8
  402998:	add	x8, x20, x8
  40299c:	str	x8, [sp, #16]
  4029a0:	mov	w8, #0x1                   	// #1
  4029a4:	stp	w9, w8, [sp, #32]
  4029a8:	mov	w1, #0x30                  	// #48
  4029ac:	mov	x0, x22
  4029b0:	mov	x2, x27
  4029b4:	bl	401d00 <memset@plt>
  4029b8:	ldur	x3, [x29, #-40]
  4029bc:	mov	w0, #0xffffff9c            	// #-100
  4029c0:	mov	w2, #0xffffff9c            	// #-100
  4029c4:	mov	w4, #0x1                   	// #1
  4029c8:	mov	x1, x20
  4029cc:	strb	wzr, [x22, x27]
  4029d0:	bl	406a38 <__fxstatat@plt+0x4a58>
  4029d4:	cbz	w0, 402a40 <__fxstatat@plt+0xa60>
  4029d8:	bl	401f90 <__errno_location@plt>
  4029dc:	mov	x19, x0
  4029e0:	ldr	w8, [x19]
  4029e4:	cmp	w8, #0x11
  4029e8:	b.ne	402abc <__fxstatat@plt+0xadc>  // b.any
  4029ec:	mov	x23, x27
  4029f0:	cbz	x23, 402abc <__fxstatat@plt+0xadc>
  4029f4:	ldrb	w1, [x21, x23]
  4029f8:	mov	w2, #0x41                  	// #65
  4029fc:	mov	x0, x25
  402a00:	bl	401f00 <memchr@plt>
  402a04:	cbz	x0, 402bf8 <__fxstatat@plt+0xc18>
  402a08:	ldrb	w8, [x0, #1]
  402a0c:	sub	x9, x23, #0x1
  402a10:	cmp	w8, #0x0
  402a14:	csel	w10, w28, w8, eq  // eq = none
  402a18:	strb	w10, [x21, x23]
  402a1c:	mov	x23, x9
  402a20:	cbz	w8, 4029f0 <__fxstatat@plt+0xa10>
  402a24:	ldur	x3, [x29, #-40]
  402a28:	mov	w0, #0xffffff9c            	// #-100
  402a2c:	mov	w2, #0xffffff9c            	// #-100
  402a30:	mov	w4, #0x1                   	// #1
  402a34:	mov	x1, x20
  402a38:	bl	406a38 <__fxstatat@plt+0x4a58>
  402a3c:	cbnz	w0, 4029e0 <__fxstatat@plt+0xa00>
  402a40:	ldr	w0, [sp, #40]
  402a44:	tbnz	w0, #31, 402a60 <__fxstatat@plt+0xa80>
  402a48:	ldr	x1, [sp, #24]
  402a4c:	bl	4038ac <__fxstatat@plt+0x18cc>
  402a50:	ldr	w8, [sp, #36]
  402a54:	cmp	w0, #0x0
  402a58:	csel	w8, w8, wzr, eq  // eq = none
  402a5c:	str	w8, [sp, #36]
  402a60:	ldr	w8, [sp, #44]
  402a64:	tst	w8, #0xff
  402a68:	b.eq	402aac <__fxstatat@plt+0xacc>  // b.none
  402a6c:	ldr	w8, [sp, #32]
  402a70:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402a74:	mov	w2, #0x5                   	// #5
  402a78:	mov	x0, xzr
  402a7c:	tst	w8, #0x1
  402a80:	ldr	x8, [sp, #48]
  402a84:	add	x1, x1, #0x886
  402a88:	csel	x19, x8, x20, ne  // ne = any
  402a8c:	bl	401f30 <dcgettext@plt>
  402a90:	ldur	x4, [x29, #-40]
  402a94:	mov	x2, x0
  402a98:	mov	w0, wzr
  402a9c:	mov	w1, wzr
  402aa0:	mov	x3, x19
  402aa4:	bl	401b50 <error@plt>
  402aa8:	str	wzr, [sp, #32]
  402aac:	ldr	x0, [sp, #16]
  402ab0:	add	x2, x27, #0x1
  402ab4:	mov	x1, x22
  402ab8:	bl	401ae0 <memcpy@plt>
  402abc:	subs	x27, x27, #0x1
  402ac0:	b.ne	4029a8 <__fxstatat@plt+0x9c8>  // b.any
  402ac4:	b	402ad0 <__fxstatat@plt+0xaf0>
  402ac8:	mov	w8, #0x1                   	// #1
  402acc:	str	w8, [sp, #36]
  402ad0:	ldr	w8, [sp, #36]
  402ad4:	ldr	w27, [sp, #8]
  402ad8:	ldr	x21, [sp]
  402adc:	and	w22, w8, #0x1
  402ae0:	mov	x0, x20
  402ae4:	bl	401fb0 <unlink@plt>
  402ae8:	cbz	w0, 402b08 <__fxstatat@plt+0xb28>
  402aec:	bl	401f90 <__errno_location@plt>
  402af0:	ldr	w19, [x0]
  402af4:	ldr	x20, [sp, #24]
  402af8:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402afc:	mov	w22, wzr
  402b00:	add	x1, x1, #0x898
  402b04:	b	402b24 <__fxstatat@plt+0xb44>
  402b08:	ldr	w8, [sp, #44]
  402b0c:	ldr	x20, [sp, #24]
  402b10:	tst	w8, #0xff
  402b14:	b.eq	402b44 <__fxstatat@plt+0xb64>  // b.none
  402b18:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402b1c:	mov	w19, wzr
  402b20:	add	x1, x1, #0x8ad
  402b24:	mov	w2, #0x5                   	// #5
  402b28:	mov	x0, xzr
  402b2c:	bl	401f30 <dcgettext@plt>
  402b30:	ldr	x3, [sp, #48]
  402b34:	mov	x2, x0
  402b38:	mov	w0, wzr
  402b3c:	mov	w1, w19
  402b40:	bl	401b50 <error@plt>
  402b44:	ldr	w23, [sp, #40]
  402b48:	tbnz	w23, #31, 402ba8 <__fxstatat@plt+0xbc8>
  402b4c:	mov	w0, w23
  402b50:	mov	x1, x20
  402b54:	bl	4038ac <__fxstatat@plt+0x18cc>
  402b58:	cmp	w0, #0x0
  402b5c:	mov	w0, w23
  402b60:	cset	w19, eq  // eq = none
  402b64:	bl	401d70 <close@plt>
  402b68:	cbz	w0, 402ba4 <__fxstatat@plt+0xbc4>
  402b6c:	bl	401f90 <__errno_location@plt>
  402b70:	ldr	w19, [x0]
  402b74:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402b78:	mov	w2, #0x5                   	// #5
  402b7c:	mov	x0, xzr
  402b80:	add	x1, x1, #0x865
  402b84:	bl	401f30 <dcgettext@plt>
  402b88:	mov	x2, x0
  402b8c:	mov	w0, wzr
  402b90:	mov	w1, w19
  402b94:	mov	x3, x20
  402b98:	bl	401b50 <error@plt>
  402b9c:	mov	w22, wzr
  402ba0:	b	402ba8 <__fxstatat@plt+0xbc8>
  402ba4:	and	w22, w22, w19
  402ba8:	ldur	x0, [x29, #-40]
  402bac:	bl	401e50 <free@plt>
  402bb0:	mov	x0, x21
  402bb4:	bl	401e50 <free@plt>
  402bb8:	mov	x0, x20
  402bbc:	bl	401e50 <free@plt>
  402bc0:	ldr	x21, [sp, #48]
  402bc4:	b	4028f0 <__fxstatat@plt+0x910>
  402bc8:	mvn	w8, w24
  402bcc:	and	w0, w8, #0x1
  402bd0:	b	402bd8 <__fxstatat@plt+0xbf8>
  402bd4:	mov	w0, wzr
  402bd8:	ldp	x20, x19, [sp, #192]
  402bdc:	ldp	x22, x21, [sp, #176]
  402be0:	ldp	x24, x23, [sp, #160]
  402be4:	ldp	x26, x25, [sp, #144]
  402be8:	ldp	x28, x27, [sp, #128]
  402bec:	ldp	x29, x30, [sp, #112]
  402bf0:	add	sp, sp, #0xd0
  402bf4:	ret
  402bf8:	adrp	x0, 40a000 <__fxstatat@plt+0x8020>
  402bfc:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402c00:	adrp	x3, 40a000 <__fxstatat@plt+0x8020>
  402c04:	add	x0, x0, #0x6b3
  402c08:	add	x1, x1, #0x8b9
  402c0c:	add	x3, x3, #0x8c5
  402c10:	mov	w2, #0x40c                 	// #1036
  402c14:	bl	401f80 <__assert_fail@plt>
  402c18:	cmn	w0, #0x3
  402c1c:	b.ne	402c58 <__fxstatat@plt+0xc78>  // b.any
  402c20:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  402c24:	adrp	x9, 41c000 <__fxstatat@plt+0x1a020>
  402c28:	ldr	x0, [x8, #816]
  402c2c:	ldr	x3, [x9, #672]
  402c30:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402c34:	adrp	x2, 40a000 <__fxstatat@plt+0x8020>
  402c38:	adrp	x4, 40a000 <__fxstatat@plt+0x8020>
  402c3c:	add	x1, x1, #0x447
  402c40:	add	x2, x2, #0x4cd
  402c44:	add	x4, x4, #0x4db
  402c48:	mov	x5, xzr
  402c4c:	bl	406fd4 <__fxstatat@plt+0x4ff4>
  402c50:	mov	w0, wzr
  402c54:	bl	401b40 <exit@plt>
  402c58:	cmn	w0, #0x2
  402c5c:	b.ne	402cb0 <__fxstatat@plt+0xcd0>  // b.any
  402c60:	mov	w0, wzr
  402c64:	bl	4020fc <__fxstatat@plt+0x11c>
  402c68:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402c6c:	add	x1, x1, #0x482
  402c70:	mov	w2, #0x5                   	// #5
  402c74:	mov	x0, xzr
  402c78:	bl	401f30 <dcgettext@plt>
  402c7c:	mov	x2, x0
  402c80:	mov	w0, #0x1                   	// #1
  402c84:	mov	w1, wzr
  402c88:	bl	401b50 <error@plt>
  402c8c:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402c90:	add	x1, x1, #0x4e7
  402c94:	mov	w2, #0x5                   	// #5
  402c98:	mov	x0, xzr
  402c9c:	bl	401f30 <dcgettext@plt>
  402ca0:	mov	x2, x0
  402ca4:	mov	w0, wzr
  402ca8:	mov	w1, wzr
  402cac:	bl	401b50 <error@plt>
  402cb0:	mov	w0, #0x1                   	// #1
  402cb4:	bl	4020fc <__fxstatat@plt+0x11c>
  402cb8:	bl	401f90 <__errno_location@plt>
  402cbc:	ldr	w19, [x0]
  402cc0:	mov	w1, #0x3                   	// #3
  402cc4:	mov	w0, wzr
  402cc8:	mov	x2, x28
  402ccc:	bl	405d34 <__fxstatat@plt+0x3d54>
  402cd0:	adrp	x2, 40a000 <__fxstatat@plt+0x8020>
  402cd4:	mov	x3, x0
  402cd8:	add	x2, x2, #0x93f
  402cdc:	mov	w0, #0x1                   	// #1
  402ce0:	mov	w1, w19
  402ce4:	bl	401b50 <error@plt>
  402ce8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  402cec:	ldr	x0, [x8, #840]
  402cf0:	b	406144 <__fxstatat@plt+0x4164>
  402cf4:	stp	x29, x30, [sp, #-96]!
  402cf8:	stp	x28, x27, [sp, #16]
  402cfc:	stp	x26, x25, [sp, #32]
  402d00:	stp	x24, x23, [sp, #48]
  402d04:	stp	x22, x21, [sp, #64]
  402d08:	stp	x20, x19, [sp, #80]
  402d0c:	mov	x29, sp
  402d10:	sub	sp, sp, #0x8f0
  402d14:	ldrb	w8, [x3, #28]
  402d18:	mov	x23, x3
  402d1c:	mov	x20, x2
  402d20:	mov	x22, x1
  402d24:	mov	w28, w0
  402d28:	cbz	w8, 402d3c <__fxstatat@plt+0xd5c>
  402d2c:	ldr	x8, [x23, #8]
  402d30:	ldrb	w9, [x23, #30]
  402d34:	add	x25, x8, x9
  402d38:	b	402d40 <__fxstatat@plt+0xd60>
  402d3c:	mov	x25, xzr
  402d40:	add	x1, sp, #0xb8
  402d44:	mov	w0, w28
  402d48:	bl	409560 <__fxstatat@plt+0x7580>
  402d4c:	cbz	w0, 402d7c <__fxstatat@plt+0xd9c>
  402d50:	bl	401f90 <__errno_location@plt>
  402d54:	ldr	w19, [x0]
  402d58:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402d5c:	add	x1, x1, #0x710
  402d60:	mov	w2, #0x5                   	// #5
  402d64:	mov	x0, xzr
  402d68:	bl	401f30 <dcgettext@plt>
  402d6c:	mov	x2, x0
  402d70:	mov	w0, wzr
  402d74:	mov	w1, w19
  402d78:	b	402dd8 <__fxstatat@plt+0xdf8>
  402d7c:	ldr	w19, [sp, #200]
  402d80:	and	w21, w19, #0xf000
  402d84:	cmp	w21, #0x8, lsl #12
  402d88:	b.ge	402dac <__fxstatat@plt+0xdcc>  // b.tcont
  402d8c:	cmp	w21, #0x1, lsl #12
  402d90:	b.eq	402db8 <__fxstatat@plt+0xdd8>  // b.none
  402d94:	cmp	w21, #0x2, lsl #12
  402d98:	b.ne	402e10 <__fxstatat@plt+0xe30>  // b.any
  402d9c:	mov	w0, w28
  402da0:	bl	401f10 <isatty@plt>
  402da4:	cbnz	w0, 402db8 <__fxstatat@plt+0xdd8>
  402da8:	b	402e10 <__fxstatat@plt+0xe30>
  402dac:	b.eq	402e08 <__fxstatat@plt+0xe28>  // b.none
  402db0:	cmp	w21, #0xc, lsl #12
  402db4:	b.ne	402e10 <__fxstatat@plt+0xe30>  // b.any
  402db8:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402dbc:	add	x1, x1, #0x721
  402dc0:	mov	w2, #0x5                   	// #5
  402dc4:	mov	x0, xzr
  402dc8:	bl	401f30 <dcgettext@plt>
  402dcc:	mov	x2, x0
  402dd0:	mov	w0, wzr
  402dd4:	mov	w1, wzr
  402dd8:	mov	x3, x22
  402ddc:	bl	401b50 <error@plt>
  402de0:	mov	w19, wzr
  402de4:	and	w0, w19, #0x1
  402de8:	add	sp, sp, #0x8f0
  402dec:	ldp	x20, x19, [sp, #80]
  402df0:	ldp	x22, x21, [sp, #64]
  402df4:	ldp	x24, x23, [sp, #48]
  402df8:	ldp	x26, x25, [sp, #32]
  402dfc:	ldp	x28, x27, [sp, #16]
  402e00:	ldp	x29, x30, [sp], #96
  402e04:	ret
  402e08:	ldr	x8, [sp, #232]
  402e0c:	tbnz	x8, #63, 402e88 <__fxstatat@plt+0xea8>
  402e10:	ldr	x8, [x23, #8]
  402e14:	lsr	x9, x8, #61
  402e18:	cbnz	x9, 40384c <__fxstatat@plt+0x186c>
  402e1c:	lsl	x0, x8, #2
  402e20:	bl	4070e0 <__fxstatat@plt+0x5100>
  402e24:	ldr	x27, [x23, #16]
  402e28:	str	x0, [sp, #176]
  402e2c:	str	x22, [sp, #160]
  402e30:	cmn	x27, #0x1
  402e34:	b.eq	402e6c <__fxstatat@plt+0xe8c>  // b.none
  402e38:	cmp	w21, #0x8, lsl #12
  402e3c:	b.ne	402e80 <__fxstatat@plt+0xea0>  // b.any
  402e40:	ldr	w8, [sp, #240]
  402e44:	ldr	x9, [sp, #232]
  402e48:	mov	w10, #0x200                 	// #512
  402e4c:	cmp	w8, #0x0
  402e50:	csel	w8, w8, w10, gt
  402e54:	sxtw	x10, w8
  402e58:	cmp	x27, w8, sxtw
  402e5c:	csel	x8, x10, x27, gt
  402e60:	cmp	x9, x8
  402e64:	csel	x26, x9, xzr, lt  // lt = tstop
  402e68:	b	402eb0 <__fxstatat@plt+0xed0>
  402e6c:	cmp	w21, #0x8, lsl #12
  402e70:	b.ne	402e94 <__fxstatat@plt+0xeb4>  // b.any
  402e74:	ldrb	w8, [x23, #29]
  402e78:	ldr	x27, [sp, #232]
  402e7c:	cbz	w8, 402f40 <__fxstatat@plt+0xf60>
  402e80:	mov	x26, xzr
  402e84:	b	402eb0 <__fxstatat@plt+0xed0>
  402e88:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402e8c:	add	x1, x1, #0x737
  402e90:	b	402dc0 <__fxstatat@plt+0xde0>
  402e94:	mov	w2, #0x2                   	// #2
  402e98:	mov	w0, w28
  402e9c:	mov	x1, xzr
  402ea0:	bl	401bb0 <lseek@plt>
  402ea4:	cmp	x0, #0x1
  402ea8:	mov	x26, xzr
  402eac:	csinv	x27, x0, xzr, ge  // ge = tcont
  402eb0:	ldr	x24, [x23, #8]
  402eb4:	stp	x25, x23, [sp, #80]
  402eb8:	cbz	x24, 40306c <__fxstatat@plt+0x108c>
  402ebc:	ldr	x10, [sp, #176]
  402ec0:	adrp	x19, 409000 <__fxstatat@plt+0x7020>
  402ec4:	add	x19, x19, #0x7f0
  402ec8:	str	x27, [sp, #112]
  402ecc:	str	w28, [sp, #172]
  402ed0:	mov	x28, xzr
  402ed4:	mov	x25, x19
  402ed8:	mov	x27, x24
  402edc:	ldrsw	x8, [x25]
  402ee0:	mov	x9, x25
  402ee4:	mov	x25, x19
  402ee8:	cbz	w8, 402edc <__fxstatat@plt+0xefc>
  402eec:	and	x21, x8, #0xffffffff
  402ef0:	add	x25, x9, #0x4
  402ef4:	tbz	w21, #31, 402f10 <__fxstatat@plt+0xf30>
  402ef8:	neg	x9, x8
  402efc:	subs	x8, x27, x9
  402f00:	b.ls	402fe0 <__fxstatat@plt+0x1000>  // b.plast
  402f04:	add	x28, x28, x9
  402f08:	mov	x27, x8
  402f0c:	b	402edc <__fxstatat@plt+0xefc>
  402f10:	subs	x22, x27, x21
  402f14:	b.cc	402f88 <__fxstatat@plt+0xfa8>  // b.lo, b.ul, b.last
  402f18:	lsl	x2, x21, #2
  402f1c:	mov	x0, x10
  402f20:	mov	x1, x25
  402f24:	mov	x27, x10
  402f28:	bl	401ae0 <memcpy@plt>
  402f2c:	mov	x10, x27
  402f30:	add	x25, x25, x21, lsl #2
  402f34:	add	x10, x27, x21, lsl #2
  402f38:	mov	x27, x22
  402f3c:	b	402edc <__fxstatat@plt+0xefc>
  402f40:	ldr	w8, [sp, #240]
  402f44:	mov	w9, #0x200                 	// #512
  402f48:	cmp	w8, #0x0
  402f4c:	csel	w8, w8, w9, gt
  402f50:	cbz	x27, 402e80 <__fxstatat@plt+0xea0>
  402f54:	sxtw	x8, w8
  402f58:	sdiv	x9, x27, x8
  402f5c:	cmp	x27, x8
  402f60:	msub	x9, x9, x8, x27
  402f64:	csel	x26, x27, xzr, lt  // lt = tstop
  402f68:	cbz	x9, 402eb0 <__fxstatat@plt+0xed0>
  402f6c:	sub	x8, x8, x9
  402f70:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  402f74:	sub	x9, x9, x27
  402f78:	cmp	x8, x9
  402f7c:	csel	x8, x8, x9, lt  // lt = tstop
  402f80:	add	x27, x8, x27
  402f84:	b	402eb0 <__fxstatat@plt+0xed0>
  402f88:	cmp	x27, #0x2
  402f8c:	b.cc	402fe0 <__fxstatat@plt+0x1000>  // b.lo, b.ul, b.last
  402f90:	and	x21, x8, #0xffffffff
  402f94:	add	x8, x27, x27, lsl #1
  402f98:	cmp	x8, x21
  402f9c:	b.cc	402fe0 <__fxstatat@plt+0x1000>  // b.lo, b.ul, b.last
  402fa0:	cmp	x21, x27
  402fa4:	sub	x21, x21, #0x1
  402fa8:	b.eq	402fc8 <__fxstatat@plt+0xfe8>  // b.none
  402fac:	mov	x0, x20
  402fb0:	mov	x1, x21
  402fb4:	mov	x19, x10
  402fb8:	bl	406030 <__fxstatat@plt+0x4050>
  402fbc:	cmp	x0, x27
  402fc0:	mov	x10, x19
  402fc4:	b.cs	402fd4 <__fxstatat@plt+0xff4>  // b.hs, b.nlast
  402fc8:	ldr	w8, [x25]
  402fcc:	sub	x27, x27, #0x1
  402fd0:	str	w8, [x10], #4
  402fd4:	add	x25, x25, #0x4
  402fd8:	cbnz	x27, 402fa0 <__fxstatat@plt+0xfc0>
  402fdc:	b	402fe4 <__fxstatat@plt+0x1004>
  402fe0:	add	x28, x28, x27
  402fe4:	sub	x22, x28, #0x1
  402fe8:	mov	x19, xzr
  402fec:	sub	x28, x24, x28
  402ff0:	sub	x27, x24, #0x1
  402ff4:	mov	x23, #0xffffffffffffffff    	// #-1
  402ff8:	mov	w21, #0xffffffff            	// #-1
  402ffc:	mov	x25, x22
  403000:	cmp	x25, x22
  403004:	b.ls	403030 <__fxstatat@plt+0x1050>  // b.plast
  403008:	add	x1, x28, x23
  40300c:	mov	x0, x20
  403010:	bl	406030 <__fxstatat@plt+0x4050>
  403014:	ldr	x11, [sp, #176]
  403018:	add	x8, x0, x19
  40301c:	ldr	w9, [x11, x8, lsl #2]
  403020:	ldr	w10, [x11, x19, lsl #2]
  403024:	str	w9, [x11, x19, lsl #2]
  403028:	str	w10, [x11, x8, lsl #2]
  40302c:	b	403048 <__fxstatat@plt+0x1068>
  403030:	ldr	x9, [sp, #176]
  403034:	add	x25, x27, x25
  403038:	ldr	w8, [x9, x19, lsl #2]
  40303c:	str	w8, [x9, x28, lsl #2]
  403040:	add	x28, x28, #0x1
  403044:	str	w21, [x9, x19, lsl #2]
  403048:	add	x19, x19, #0x1
  40304c:	sub	x25, x25, x22
  403050:	cmp	x19, x24
  403054:	sub	x23, x23, #0x1
  403058:	b.cc	403000 <__fxstatat@plt+0x1020>  // b.lo, b.ul, b.last
  40305c:	ldr	w19, [sp, #200]
  403060:	ldr	w28, [sp, #172]
  403064:	ldp	x25, x23, [sp, #80]
  403068:	ldr	x27, [sp, #112]
  40306c:	mov	x0, x20
  403070:	bl	406028 <__fxstatat@plt+0x4048>
  403074:	and	w8, w19, #0xf000
  403078:	str	w8, [sp, #100]
  40307c:	mov	w8, #0x1                   	// #1
  403080:	str	x0, [sp, #120]
  403084:	str	w8, [sp, #76]
  403088:	cbnz	x26, 4030a0 <__fxstatat@plt+0x10c0>
  40308c:	cbz	x27, 403758 <__fxstatat@plt+0x1778>
  403090:	mov	x22, x27
  403094:	mov	x24, x25
  403098:	mov	x27, xzr
  40309c:	b	4030a8 <__fxstatat@plt+0x10c8>
  4030a0:	mov	x24, xzr
  4030a4:	mov	x22, x26
  4030a8:	ldr	x19, [x23, #8]
  4030ac:	ldrb	w8, [x23, #30]
  4030b0:	mov	x26, xzr
  4030b4:	cmn	x19, x8
  4030b8:	b.eq	403088 <__fxstatat@plt+0x10a8>  // b.none
  4030bc:	bl	401d60 <getpagesize@plt>
  4030c0:	ldr	x26, [sp, #160]
  4030c4:	sxtw	x8, w0
  4030c8:	mov	x9, xzr
  4030cc:	sub	x10, x8, #0x1
  4030d0:	str	x8, [sp, #64]
  4030d4:	str	x10, [sp, #32]
  4030d8:	cmp	x9, x19
  4030dc:	b.cs	403128 <__fxstatat@plt+0x1148>  // b.hs, b.nlast
  4030e0:	ldr	x8, [sp, #176]
  4030e4:	ldr	w11, [x8, x9, lsl #2]
  4030e8:	add	x9, x9, #0x1
  4030ec:	str	x9, [sp, #56]
  4030f0:	cmp	w11, #0x1
  4030f4:	str	w11, [sp, #148]
  4030f8:	b.lt	403134 <__fxstatat@plt+0x1154>  // b.tstop
  4030fc:	and	w8, w11, #0xfff
  403100:	bfi	w8, w8, #12, #12
  403104:	ubfx	w9, w11, #4, #8
  403108:	lsr	w8, w8, #8
  40310c:	cmp	w9, w8, uxtb
  403110:	and	w8, w11, #0xff
  403114:	ccmp	w9, w8, #0x0, eq  // eq = none
  403118:	mov	w8, #0x10000               	// #65536
  40311c:	mov	w9, #0xf000                	// #61440
  403120:	csel	x11, x9, x8, ne  // ne = any
  403124:	b	403138 <__fxstatat@plt+0x1158>
  403128:	add	x9, x9, #0x1
  40312c:	str	wzr, [sp, #148]
  403130:	str	x9, [sp, #56]
  403134:	mov	w11, #0x10000               	// #65536
  403138:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40313c:	orr	x8, x11, #0x2
  403140:	movk	x9, #0xaaab
  403144:	umulh	x8, x8, x9
  403148:	lsr	x9, x8, #1
  40314c:	lsl	x9, x9, #1
  403150:	add	x19, x9, x8, lsr #1
  403154:	add	x0, x10, x19
  403158:	mov	x21, x11
  40315c:	bl	4070e0 <__fxstatat@plt+0x5100>
  403160:	cmp	x22, #0x0
  403164:	mov	x9, x22
  403168:	cset	w8, gt
  40316c:	cmp	x22, x21
  403170:	cset	w9, cc  // cc = lo, ul, last
  403174:	and	w8, w8, w9
  403178:	str	x21, [sp, #136]
  40317c:	str	x0, [sp, #104]
  403180:	str	w8, [sp, #172]
  403184:	tbnz	w8, #0, 403194 <__fxstatat@plt+0x11b4>
  403188:	mov	w1, #0x1                   	// #1
  40318c:	mov	w0, w28
  403190:	bl	403850 <__fxstatat@plt+0x1870>
  403194:	ldr	w8, [sp, #100]
  403198:	cmp	w8, #0x2, lsl #12
  40319c:	b.ne	4031c8 <__fxstatat@plt+0x11e8>  // b.any
  4031a0:	mov	w8, #0x6                   	// #6
  4031a4:	mov	w1, #0x6d01                	// #27905
  4031a8:	strh	w8, [sp, #968]
  4031ac:	mov	w8, #0x1                   	// #1
  4031b0:	add	x2, sp, #0x3c8
  4031b4:	movk	w1, #0x4008, lsl #16
  4031b8:	mov	w0, w28
  4031bc:	str	w8, [sp, #972]
  4031c0:	bl	401fc0 <ioctl@plt>
  4031c4:	cbz	w0, 4031e4 <__fxstatat@plt+0x1204>
  4031c8:	mov	w0, w28
  4031cc:	mov	x1, xzr
  4031d0:	mov	w2, wzr
  4031d4:	bl	401bb0 <lseek@plt>
  4031d8:	cmp	x0, #0x1
  4031dc:	b.ge	403828 <__fxstatat@plt+0x1848>  // b.tcont
  4031e0:	cbnz	x0, 403838 <__fxstatat@plt+0x1858>
  4031e4:	ldr	x9, [sp, #64]
  4031e8:	ldr	x8, [sp, #104]
  4031ec:	ldr	w13, [sp, #148]
  4031f0:	add	x8, x8, x9
  4031f4:	sub	x8, x8, #0x1
  4031f8:	udiv	x8, x8, x9
  4031fc:	mul	x25, x8, x9
  403200:	tbnz	w13, #31, 403248 <__fxstatat@plt+0x1268>
  403204:	cmp	x22, x19
  403208:	mov	x11, #0xffffffffffffffff    	// #-1
  40320c:	and	w8, w13, #0xfff
  403210:	mov	w9, w13
  403214:	ccmp	x22, x11, #0x4, cc  // cc = lo, ul, last
  403218:	bfi	w9, w8, #12, #12
  40321c:	csel	x23, x22, x19, gt
  403220:	lsr	w10, w13, #4
  403224:	lsr	w8, w9, #8
  403228:	cmp	x23, #0x6
  40322c:	mov	x12, x22
  403230:	strb	w10, [x25]
  403234:	strb	w8, [x25, #1]
  403238:	strb	w13, [x25, #2]
  40323c:	b.cs	403264 <__fxstatat@plt+0x1284>  // b.hs, b.nlast
  403240:	mov	w19, #0x3                   	// #3
  403244:	b	403288 <__fxstatat@plt+0x12a8>
  403248:	mov	w8, #0x6f64                	// #28516
  40324c:	movk	w8, #0x6d, lsl #16
  403250:	stur	w8, [x29, #-13]
  403254:	mov	w8, #0x6172                	// #24946
  403258:	movk	w8, #0x646e, lsl #16
  40325c:	stur	w8, [x29, #-16]
  403260:	b	4032ec <__fxstatat@plt+0x130c>
  403264:	lsr	x21, x23, #1
  403268:	mov	w19, #0x3                   	// #3
  40326c:	add	x0, x25, x19
  403270:	mov	x1, x25
  403274:	mov	x2, x19
  403278:	bl	401ae0 <memcpy@plt>
  40327c:	lsl	x19, x19, #1
  403280:	cmp	x19, x21
  403284:	b.ls	40326c <__fxstatat@plt+0x128c>  // b.plast
  403288:	subs	x2, x23, x19
  40328c:	b.ls	40329c <__fxstatat@plt+0x12bc>  // b.plast
  403290:	add	x0, x25, x19
  403294:	mov	x1, x25
  403298:	bl	401ae0 <memcpy@plt>
  40329c:	ldr	w8, [sp, #148]
  4032a0:	tbz	w8, #12, 4032c4 <__fxstatat@plt+0x12e4>
  4032a4:	cbz	x23, 4032c4 <__fxstatat@plt+0x12e4>
  4032a8:	mov	x8, xzr
  4032ac:	ldrb	w9, [x25, x8]
  4032b0:	eor	w9, w9, #0x80
  4032b4:	strb	w9, [x25, x8]
  4032b8:	add	x8, x8, #0x200
  4032bc:	cmp	x8, x23
  4032c0:	b.cc	4032ac <__fxstatat@plt+0x12cc>  // b.lo, b.ul, b.last
  4032c4:	ldrb	w4, [x25]
  4032c8:	ldrb	w5, [x25, #1]
  4032cc:	ldrb	w6, [x25, #2]
  4032d0:	adrp	x3, 40a000 <__fxstatat@plt+0x8020>
  4032d4:	sub	x0, x29, #0x10
  4032d8:	mov	w1, #0x1                   	// #1
  4032dc:	mov	w2, #0x7                   	// #7
  4032e0:	add	x3, x3, #0x813
  4032e4:	bl	401b30 <__sprintf_chk@plt>
  4032e8:	ldr	w13, [sp, #148]
  4032ec:	ldr	x9, [sp, #136]
  4032f0:	cbz	x24, 403340 <__fxstatat@plt+0x1360>
  4032f4:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  4032f8:	mov	w2, #0x5                   	// #5
  4032fc:	mov	x0, xzr
  403300:	add	x1, x1, #0x779
  403304:	bl	401f30 <dcgettext@plt>
  403308:	ldr	x4, [sp, #56]
  40330c:	mov	x2, x0
  403310:	sub	x6, x29, #0x10
  403314:	mov	w0, wzr
  403318:	mov	w1, wzr
  40331c:	mov	x3, x26
  403320:	mov	x5, x24
  403324:	bl	401b50 <error@plt>
  403328:	mov	x0, xzr
  40332c:	bl	401c60 <time@plt>
  403330:	ldr	x9, [sp, #136]
  403334:	ldr	w13, [sp, #148]
  403338:	add	x8, x0, #0x5
  40333c:	str	x8, [sp, #24]
  403340:	adrp	x8, 40a000 <__fxstatat@plt+0x8020>
  403344:	mov	w26, wzr
  403348:	mov	x23, xzr
  40334c:	add	x8, x8, #0x39f
  403350:	mov	x19, x22
  403354:	str	x27, [sp, #112]
  403358:	stp	x8, xzr, [sp, #40]
  40335c:	str	x24, [sp, #128]
  403360:	mov	x27, x9
  403364:	tbnz	x19, #63, 403388 <__fxstatat@plt+0x13a8>
  403368:	sub	x8, x19, x23
  40336c:	cmp	x8, x9
  403370:	mov	x27, x9
  403374:	b.cs	403388 <__fxstatat@plt+0x13a8>  // b.hs, b.nlast
  403378:	cmp	x19, x23
  40337c:	b.lt	4036d4 <__fxstatat@plt+0x16f4>  // b.tstop
  403380:	mov	x27, x8
  403384:	cbz	x8, 4036d4 <__fxstatat@plt+0x16f4>
  403388:	tbz	w13, #31, 4033a4 <__fxstatat@plt+0x13c4>
  40338c:	ldr	x0, [sp, #120]
  403390:	mov	x1, x25
  403394:	mov	x2, x27
  403398:	bl	4063e0 <__fxstatat@plt+0x4400>
  40339c:	ldr	x9, [sp, #136]
  4033a0:	ldr	w13, [sp, #148]
  4033a4:	mov	x24, xzr
  4033a8:	cbz	x27, 403504 <__fxstatat@plt+0x1524>
  4033ac:	lsr	x8, x19, #63
  4033b0:	str	x8, [sp, #152]
  4033b4:	add	x1, x25, x24
  4033b8:	sub	x2, x27, x24
  4033bc:	mov	w0, w28
  4033c0:	bl	401da0 <write@plt>
  4033c4:	cmp	x0, #0x1
  4033c8:	b.ge	4034bc <__fxstatat@plt+0x14dc>  // b.tcont
  4033cc:	mov	w21, w28
  4033d0:	mov	x20, x19
  4033d4:	tbnz	x19, #63, 4033e4 <__fxstatat@plt+0x1404>
  4033d8:	bl	401f90 <__errno_location@plt>
  4033dc:	ldr	w19, [x0]
  4033e0:	b	4033f8 <__fxstatat@plt+0x1418>
  4033e4:	cbz	x0, 4034d4 <__fxstatat@plt+0x14f4>
  4033e8:	bl	401f90 <__errno_location@plt>
  4033ec:	ldr	w19, [x0]
  4033f0:	cmp	w19, #0x1c
  4033f4:	b.eq	4034d4 <__fxstatat@plt+0x14f4>  // b.none
  4033f8:	mov	x28, x0
  4033fc:	cmp	w19, #0x16
  403400:	b.ne	403430 <__fxstatat@plt+0x1450>  // b.any
  403404:	ldr	w8, [sp, #172]
  403408:	eor	w8, w8, #0x1
  40340c:	tbz	w8, #0, 403430 <__fxstatat@plt+0x1450>
  403410:	mov	w0, w21
  403414:	mov	w1, wzr
  403418:	mov	w28, w21
  40341c:	bl	403850 <__fxstatat@plt+0x1870>
  403420:	mov	w8, #0x1                   	// #1
  403424:	mov	x0, xzr
  403428:	str	w8, [sp, #172]
  40342c:	b	4034b8 <__fxstatat@plt+0x14d8>
  403430:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  403434:	mov	w2, #0x5                   	// #5
  403438:	mov	x0, xzr
  40343c:	add	x1, x1, #0x792
  403440:	bl	401f30 <dcgettext@plt>
  403444:	mov	x26, x0
  403448:	add	x0, x24, x23
  40344c:	add	x1, sp, #0x3c8
  403450:	bl	4048d0 <__fxstatat@plt+0x28f0>
  403454:	mov	x2, x26
  403458:	ldr	x26, [sp, #160]
  40345c:	mov	x4, x0
  403460:	mov	w0, wzr
  403464:	mov	w1, w19
  403468:	mov	x3, x26
  40346c:	bl	401b50 <error@plt>
  403470:	ldr	x9, [sp, #152]
  403474:	cmp	w19, #0x5
  403478:	cset	w8, ne  // ne = any
  40347c:	orr	w8, w8, w9
  403480:	tbnz	w8, #0, 4037e0 <__fxstatat@plt+0x1800>
  403484:	orr	x8, x24, #0x1ff
  403488:	cmp	x8, x27
  40348c:	b.cs	4037e0 <__fxstatat@plt+0x1800>  // b.hs, b.nlast
  403490:	add	x19, x8, #0x1
  403494:	add	x1, x19, x23
  403498:	mov	w0, w21
  40349c:	mov	w2, wzr
  4034a0:	bl	401bb0 <lseek@plt>
  4034a4:	cmn	x0, #0x1
  4034a8:	b.eq	4037b4 <__fxstatat@plt+0x17d4>  // b.none
  4034ac:	sub	x0, x19, x24
  4034b0:	mov	w26, #0x1                   	// #1
  4034b4:	mov	w28, w21
  4034b8:	mov	x19, x20
  4034bc:	add	x24, x0, x24
  4034c0:	cmp	x27, x24
  4034c4:	b.hi	4033b4 <__fxstatat@plt+0x13d4>  // b.pmore
  4034c8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4034cc:	sub	x8, x8, x23
  4034d0:	b	4034f4 <__fxstatat@plt+0x1514>
  4034d4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4034d8:	sub	x8, x8, x23
  4034dc:	add	x9, x24, x23
  4034e0:	cmp	x24, x8
  4034e4:	mov	x19, x20
  4034e8:	csel	x22, x22, x9, hi  // hi = pmore
  4034ec:	csel	x19, x20, x9, hi  // hi = pmore
  4034f0:	mov	w28, w21
  4034f4:	ldr	w13, [sp, #148]
  4034f8:	ldr	x9, [sp, #136]
  4034fc:	cmp	x8, x24
  403500:	b.cc	403800 <__fxstatat@plt+0x1820>  // b.lo, b.ul, b.last
  403504:	add	x23, x24, x23
  403508:	ldr	x24, [sp, #128]
  40350c:	cbz	x24, 403360 <__fxstatat@plt+0x1380>
  403510:	cmp	x23, x19
  403514:	b.ne	403524 <__fxstatat@plt+0x1544>  // b.any
  403518:	ldr	x8, [sp, #40]
  40351c:	ldrb	w8, [x8]
  403520:	cbnz	w8, 403544 <__fxstatat@plt+0x1564>
  403524:	mov	x0, xzr
  403528:	bl	401c60 <time@plt>
  40352c:	ldr	x8, [sp, #24]
  403530:	ldr	x9, [sp, #136]
  403534:	ldr	w13, [sp, #148]
  403538:	str	x0, [sp, #48]
  40353c:	cmp	x8, x0
  403540:	b.gt	403360 <__fxstatat@plt+0x1380>
  403544:	add	x1, sp, #0x3c8
  403548:	mov	w2, #0x1b2                 	// #434
  40354c:	mov	w3, #0x1                   	// #1
  403550:	mov	w4, #0x1                   	// #1
  403554:	mov	x0, x23
  403558:	bl	403ffc <__fxstatat@plt+0x201c>
  40355c:	cmp	x23, x19
  403560:	mov	x27, x0
  403564:	b.eq	403578 <__fxstatat@plt+0x1598>  // b.none
  403568:	ldr	x0, [sp, #40]
  40356c:	mov	x1, x27
  403570:	bl	401e20 <strcmp@plt>
  403574:	cbz	w0, 4036b8 <__fxstatat@plt+0x16d8>
  403578:	tbnz	x19, #63, 4035a8 <__fxstatat@plt+0x15c8>
  40357c:	cbz	x19, 4035cc <__fxstatat@plt+0x15ec>
  403580:	mov	x8, #0x8f5c                	// #36700
  403584:	movk	x8, #0xf5c2, lsl #16
  403588:	movk	x8, #0x5c28, lsl #32
  40358c:	movk	x8, #0x28f, lsl #48
  403590:	cmp	x23, x8
  403594:	b.hi	4035d4 <__fxstatat@plt+0x15f4>  // b.pmore
  403598:	mov	w8, #0x64                  	// #100
  40359c:	mul	x8, x23, x8
  4035a0:	udiv	x21, x8, x19
  4035a4:	b	4035f4 <__fxstatat@plt+0x1614>
  4035a8:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  4035ac:	mov	w2, #0x5                   	// #5
  4035b0:	mov	x0, xzr
  4035b4:	add	x1, x1, #0x7d5
  4035b8:	mov	x20, x19
  4035bc:	bl	401f30 <dcgettext@plt>
  4035c0:	mov	x2, x0
  4035c4:	sub	x6, x29, #0x10
  4035c8:	b	403644 <__fxstatat@plt+0x1664>
  4035cc:	mov	w21, #0x64                  	// #100
  4035d0:	b	4035f4 <__fxstatat@plt+0x1614>
  4035d4:	mov	x9, #0xf5c3                	// #62915
  4035d8:	movk	x9, #0x5c28, lsl #16
  4035dc:	movk	x9, #0xc28f, lsl #32
  4035e0:	lsr	x8, x19, #2
  4035e4:	movk	x9, #0x28f5, lsl #48
  4035e8:	umulh	x8, x8, x9
  4035ec:	lsr	x8, x8, #2
  4035f0:	udiv	x21, x23, x8
  4035f4:	add	x1, sp, #0x13c
  4035f8:	mov	w2, #0x1b0                 	// #432
  4035fc:	mov	w3, #0x1                   	// #1
  403600:	mov	w4, #0x1                   	// #1
  403604:	mov	x0, x19
  403608:	bl	403ffc <__fxstatat@plt+0x201c>
  40360c:	mov	x8, x19
  403610:	cmp	x23, x8
  403614:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  403618:	mov	x19, x0
  40361c:	csel	x27, x0, x27, eq  // eq = none
  403620:	mov	w2, #0x5                   	// #5
  403624:	mov	x0, xzr
  403628:	add	x1, x1, #0x7f0
  40362c:	mov	x20, x8
  403630:	bl	401f30 <dcgettext@plt>
  403634:	mov	x2, x0
  403638:	sub	x6, x29, #0x10
  40363c:	str	w21, [sp, #8]
  403640:	str	x19, [sp]
  403644:	ldr	x19, [sp, #160]
  403648:	ldr	x4, [sp, #56]
  40364c:	mov	w0, wzr
  403650:	mov	w1, wzr
  403654:	mov	x3, x19
  403658:	mov	x5, x24
  40365c:	mov	x7, x27
  403660:	bl	401b50 <error@plt>
  403664:	add	x8, sp, #0x654
  403668:	add	x0, sp, #0x654
  40366c:	mov	w2, #0x28c                 	// #652
  403670:	mov	x1, x27
  403674:	str	x8, [sp, #40]
  403678:	bl	401ca0 <__strcpy_chk@plt>
  40367c:	ldr	x8, [sp, #48]
  403680:	mov	w0, w28
  403684:	mov	x1, x19
  403688:	add	x8, x8, #0x5
  40368c:	str	x8, [sp, #24]
  403690:	bl	4038ac <__fxstatat@plt+0x18cc>
  403694:	cbz	w0, 4036c4 <__fxstatat@plt+0x16e4>
  403698:	bl	401f90 <__errno_location@plt>
  40369c:	ldr	w8, [x0]
  4036a0:	cmp	w8, #0x5
  4036a4:	b.ne	4037e0 <__fxstatat@plt+0x1800>  // b.any
  4036a8:	mov	x19, x20
  4036ac:	add	x8, sp, #0x654
  4036b0:	mov	w26, #0x1                   	// #1
  4036b4:	str	x8, [sp, #40]
  4036b8:	ldr	w13, [sp, #148]
  4036bc:	ldr	x9, [sp, #136]
  4036c0:	b	403360 <__fxstatat@plt+0x1380>
  4036c4:	ldr	w13, [sp, #148]
  4036c8:	ldr	x9, [sp, #136]
  4036cc:	mov	x19, x20
  4036d0:	b	403360 <__fxstatat@plt+0x1380>
  4036d4:	ldr	x1, [sp, #160]
  4036d8:	mov	w0, w28
  4036dc:	bl	4038ac <__fxstatat@plt+0x18cc>
  4036e0:	cbz	w0, 40370c <__fxstatat@plt+0x172c>
  4036e4:	bl	401f90 <__errno_location@plt>
  4036e8:	ldr	w8, [x0]
  4036ec:	ldp	x25, x23, [sp, #80]
  4036f0:	ldr	x27, [sp, #112]
  4036f4:	cmp	w8, #0x5
  4036f8:	b.ne	4037e0 <__fxstatat@plt+0x1800>  // b.any
  4036fc:	ldr	x0, [sp, #104]
  403700:	bl	401e50 <free@plt>
  403704:	str	wzr, [sp, #76]
  403708:	b	403730 <__fxstatat@plt+0x1750>
  40370c:	ldr	x0, [sp, #104]
  403710:	bl	401e50 <free@plt>
  403714:	ldr	w9, [sp, #76]
  403718:	tst	w26, #0x1
  40371c:	ldp	x25, x23, [sp, #80]
  403720:	ldr	x27, [sp, #112]
  403724:	cset	w8, eq  // eq = none
  403728:	and	w9, w9, w8
  40372c:	str	w9, [sp, #76]
  403730:	ldr	x19, [x23, #8]
  403734:	ldrb	w8, [x23, #30]
  403738:	ldr	x9, [sp, #56]
  40373c:	ldr	x26, [sp, #160]
  403740:	ldr	x10, [sp, #32]
  403744:	add	x8, x19, x8
  403748:	cmp	x9, x8
  40374c:	b.cc	4030d8 <__fxstatat@plt+0x10f8>  // b.lo, b.ul, b.last
  403750:	mov	x26, xzr
  403754:	b	403088 <__fxstatat@plt+0x10a8>
  403758:	ldr	w8, [x23, #24]
  40375c:	cbz	w8, 4037f8 <__fxstatat@plt+0x1818>
  403760:	mov	w0, w28
  403764:	mov	x1, xzr
  403768:	bl	401f60 <ftruncate@plt>
  40376c:	ldr	w19, [sp, #76]
  403770:	cbz	w0, 4037ec <__fxstatat@plt+0x180c>
  403774:	ldr	w8, [sp, #100]
  403778:	cmp	w8, #0x8, lsl #12
  40377c:	b.ne	4037ec <__fxstatat@plt+0x180c>  // b.any
  403780:	bl	401f90 <__errno_location@plt>
  403784:	ldr	w19, [x0]
  403788:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  40378c:	add	x1, x1, #0x752
  403790:	mov	w2, #0x5                   	// #5
  403794:	mov	x0, xzr
  403798:	bl	401f30 <dcgettext@plt>
  40379c:	ldr	x3, [sp, #160]
  4037a0:	mov	x2, x0
  4037a4:	mov	w0, wzr
  4037a8:	mov	w1, w19
  4037ac:	bl	401b50 <error@plt>
  4037b0:	b	4037e8 <__fxstatat@plt+0x1808>
  4037b4:	ldr	w19, [x28]
  4037b8:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  4037bc:	add	x1, x1, #0x7b1
  4037c0:	mov	w2, #0x5                   	// #5
  4037c4:	mov	x0, xzr
  4037c8:	bl	401f30 <dcgettext@plt>
  4037cc:	mov	x2, x0
  4037d0:	mov	w0, wzr
  4037d4:	mov	w1, w19
  4037d8:	mov	x3, x26
  4037dc:	bl	401b50 <error@plt>
  4037e0:	ldr	x0, [sp, #104]
  4037e4:	bl	401e50 <free@plt>
  4037e8:	mov	w19, wzr
  4037ec:	ldr	x0, [sp, #176]
  4037f0:	bl	401e50 <free@plt>
  4037f4:	b	402de4 <__fxstatat@plt+0xe04>
  4037f8:	ldr	w19, [sp, #76]
  4037fc:	b	4037ec <__fxstatat@plt+0x180c>
  403800:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  403804:	add	x1, x1, #0x7c2
  403808:	mov	w2, #0x5                   	// #5
  40380c:	mov	x0, xzr
  403810:	bl	401f30 <dcgettext@plt>
  403814:	ldr	x3, [sp, #160]
  403818:	mov	x2, x0
  40381c:	mov	w0, wzr
  403820:	mov	w1, wzr
  403824:	b	4037dc <__fxstatat@plt+0x17fc>
  403828:	bl	401f90 <__errno_location@plt>
  40382c:	mov	w19, #0x16                  	// #22
  403830:	str	w19, [x0]
  403834:	b	403840 <__fxstatat@plt+0x1860>
  403838:	bl	401f90 <__errno_location@plt>
  40383c:	ldr	w19, [x0]
  403840:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  403844:	add	x1, x1, #0x767
  403848:	b	4037c0 <__fxstatat@plt+0x17e0>
  40384c:	bl	40731c <__fxstatat@plt+0x533c>
  403850:	stp	x29, x30, [sp, #-32]!
  403854:	stp	x20, x19, [sp, #16]
  403858:	mov	w20, w1
  40385c:	mov	w1, #0x3                   	// #3
  403860:	mov	x29, sp
  403864:	mov	w19, w0
  403868:	bl	407918 <__fxstatat@plt+0x5938>
  40386c:	cmp	w0, #0x1
  403870:	b.lt	40388c <__fxstatat@plt+0x18ac>  // b.tstop
  403874:	orr	w8, w0, #0x10000
  403878:	and	w9, w0, #0xfffeffff
  40387c:	tst	w20, #0x1
  403880:	csel	w2, w8, w9, ne  // ne = any
  403884:	cmp	w2, w0
  403888:	b.ne	403898 <__fxstatat@plt+0x18b8>  // b.any
  40388c:	ldp	x20, x19, [sp, #16]
  403890:	ldp	x29, x30, [sp], #32
  403894:	ret
  403898:	mov	w0, w19
  40389c:	ldp	x20, x19, [sp, #16]
  4038a0:	mov	w1, #0x4                   	// #4
  4038a4:	ldp	x29, x30, [sp], #32
  4038a8:	b	407918 <__fxstatat@plt+0x5938>
  4038ac:	stp	x29, x30, [sp, #-48]!
  4038b0:	stp	x22, x21, [sp, #16]
  4038b4:	stp	x20, x19, [sp, #32]
  4038b8:	mov	x29, sp
  4038bc:	mov	x19, x1
  4038c0:	mov	w22, w0
  4038c4:	bl	401b60 <fdatasync@plt>
  4038c8:	cbz	w0, 403970 <__fxstatat@plt+0x1990>
  4038cc:	bl	401f90 <__errno_location@plt>
  4038d0:	ldr	w21, [x0]
  4038d4:	mov	x20, x0
  4038d8:	cmp	w21, #0x16
  4038dc:	b.hi	403934 <__fxstatat@plt+0x1954>  // b.pmore
  4038e0:	mov	w8, #0x1                   	// #1
  4038e4:	mov	w9, #0x200                 	// #512
  4038e8:	lsl	w8, w8, w21
  4038ec:	movk	w9, #0x60, lsl #16
  4038f0:	tst	w8, w9
  4038f4:	b.eq	403934 <__fxstatat@plt+0x1954>  // b.none
  4038f8:	mov	w0, w22
  4038fc:	bl	401c20 <fsync@plt>
  403900:	cbz	w0, 403970 <__fxstatat@plt+0x1990>
  403904:	ldr	w21, [x20]
  403908:	cmp	w21, #0x16
  40390c:	b.hi	403940 <__fxstatat@plt+0x1960>  // b.pmore
  403910:	mov	w8, #0x1                   	// #1
  403914:	mov	w9, #0x200                 	// #512
  403918:	lsl	w8, w8, w21
  40391c:	movk	w9, #0x60, lsl #16
  403920:	tst	w8, w9
  403924:	b.eq	403940 <__fxstatat@plt+0x1960>  // b.none
  403928:	bl	401e60 <sync@plt>
  40392c:	mov	w0, wzr
  403930:	b	403970 <__fxstatat@plt+0x1990>
  403934:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  403938:	add	x1, x1, #0x820
  40393c:	b	403948 <__fxstatat@plt+0x1968>
  403940:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  403944:	add	x1, x1, #0x835
  403948:	mov	w2, #0x5                   	// #5
  40394c:	mov	x0, xzr
  403950:	bl	401f30 <dcgettext@plt>
  403954:	mov	x2, x0
  403958:	mov	w0, wzr
  40395c:	mov	w1, w21
  403960:	mov	x3, x19
  403964:	bl	401b50 <error@plt>
  403968:	str	w21, [x20]
  40396c:	mov	w0, #0xffffffff            	// #-1
  403970:	ldp	x20, x19, [sp, #32]
  403974:	ldp	x22, x21, [sp, #16]
  403978:	ldp	x29, x30, [sp], #48
  40397c:	ret
  403980:	mov	w0, #0x1                   	// #1
  403984:	b	4020fc <__fxstatat@plt+0x11c>
  403988:	stp	x29, x30, [sp, #-96]!
  40398c:	stp	x28, x27, [sp, #16]
  403990:	stp	x26, x25, [sp, #32]
  403994:	stp	x24, x23, [sp, #48]
  403998:	stp	x22, x21, [sp, #64]
  40399c:	stp	x20, x19, [sp, #80]
  4039a0:	mov	x29, sp
  4039a4:	mov	x19, x3
  4039a8:	mov	x20, x2
  4039ac:	mov	x24, x1
  4039b0:	mov	x21, x0
  4039b4:	bl	401b10 <strlen@plt>
  4039b8:	ldr	x25, [x24]
  4039bc:	cbz	x25, 403a48 <__fxstatat@plt+0x1a68>
  4039c0:	mov	x22, x0
  4039c4:	mov	w26, wzr
  4039c8:	mov	x23, xzr
  4039cc:	add	x27, x24, #0x8
  4039d0:	mov	x28, #0xffffffffffffffff    	// #-1
  4039d4:	mov	x24, x20
  4039d8:	mov	x0, x25
  4039dc:	mov	x1, x21
  4039e0:	mov	x2, x22
  4039e4:	bl	401cc0 <strncmp@plt>
  4039e8:	cbnz	w0, 403a28 <__fxstatat@plt+0x1a48>
  4039ec:	mov	x0, x25
  4039f0:	bl	401b10 <strlen@plt>
  4039f4:	cmp	x0, x22
  4039f8:	b.eq	403a4c <__fxstatat@plt+0x1a6c>  // b.none
  4039fc:	cmn	x28, #0x1
  403a00:	b.eq	403a24 <__fxstatat@plt+0x1a44>  // b.none
  403a04:	cbz	x20, 403a1c <__fxstatat@plt+0x1a3c>
  403a08:	madd	x0, x28, x19, x20
  403a0c:	mov	x1, x24
  403a10:	mov	x2, x19
  403a14:	bl	401d40 <bcmp@plt>
  403a18:	cbz	w0, 403a28 <__fxstatat@plt+0x1a48>
  403a1c:	mov	w26, #0x1                   	// #1
  403a20:	b	403a28 <__fxstatat@plt+0x1a48>
  403a24:	mov	x28, x23
  403a28:	ldr	x25, [x27, x23, lsl #3]
  403a2c:	add	x23, x23, #0x1
  403a30:	add	x24, x24, x19
  403a34:	cbnz	x25, 4039d8 <__fxstatat@plt+0x19f8>
  403a38:	tst	w26, #0x1
  403a3c:	mov	x8, #0xfffffffffffffffe    	// #-2
  403a40:	csel	x0, x8, x28, ne  // ne = any
  403a44:	b	403a50 <__fxstatat@plt+0x1a70>
  403a48:	mov	x23, #0xffffffffffffffff    	// #-1
  403a4c:	mov	x0, x23
  403a50:	ldp	x20, x19, [sp, #80]
  403a54:	ldp	x22, x21, [sp, #64]
  403a58:	ldp	x24, x23, [sp, #48]
  403a5c:	ldp	x26, x25, [sp, #32]
  403a60:	ldp	x28, x27, [sp, #16]
  403a64:	ldp	x29, x30, [sp], #96
  403a68:	ret
  403a6c:	stp	x29, x30, [sp, #-48]!
  403a70:	adrp	x8, 40a000 <__fxstatat@plt+0x8020>
  403a74:	adrp	x9, 40a000 <__fxstatat@plt+0x8020>
  403a78:	add	x8, x8, #0x903
  403a7c:	add	x9, x9, #0x8e8
  403a80:	cmn	x2, #0x1
  403a84:	stp	x20, x19, [sp, #32]
  403a88:	mov	x19, x1
  403a8c:	mov	x20, x0
  403a90:	csel	x1, x9, x8, eq  // eq = none
  403a94:	mov	w2, #0x5                   	// #5
  403a98:	mov	x0, xzr
  403a9c:	str	x21, [sp, #16]
  403aa0:	mov	x29, sp
  403aa4:	bl	401f30 <dcgettext@plt>
  403aa8:	mov	x21, x0
  403aac:	mov	w1, #0x8                   	// #8
  403ab0:	mov	w0, wzr
  403ab4:	mov	x2, x19
  403ab8:	bl	405ad8 <__fxstatat@plt+0x3af8>
  403abc:	mov	x19, x0
  403ac0:	mov	w0, #0x1                   	// #1
  403ac4:	mov	x1, x20
  403ac8:	bl	405e68 <__fxstatat@plt+0x3e88>
  403acc:	mov	x2, x21
  403ad0:	mov	x3, x19
  403ad4:	ldp	x20, x19, [sp, #32]
  403ad8:	ldr	x21, [sp, #16]
  403adc:	mov	x4, x0
  403ae0:	mov	w0, wzr
  403ae4:	mov	w1, wzr
  403ae8:	ldp	x29, x30, [sp], #48
  403aec:	b	401b50 <error@plt>
  403af0:	stp	x29, x30, [sp, #-96]!
  403af4:	stp	x20, x19, [sp, #80]
  403af8:	mov	x20, x1
  403afc:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  403b00:	stp	x22, x21, [sp, #64]
  403b04:	mov	x19, x2
  403b08:	mov	x21, x0
  403b0c:	add	x1, x1, #0x920
  403b10:	mov	w2, #0x5                   	// #5
  403b14:	mov	x0, xzr
  403b18:	stp	x28, x27, [sp, #16]
  403b1c:	stp	x26, x25, [sp, #32]
  403b20:	stp	x24, x23, [sp, #48]
  403b24:	mov	x29, sp
  403b28:	bl	401f30 <dcgettext@plt>
  403b2c:	adrp	x26, 41c000 <__fxstatat@plt+0x1a020>
  403b30:	ldr	x1, [x26, #792]
  403b34:	bl	401f40 <fputs_unlocked@plt>
  403b38:	ldr	x24, [x21]
  403b3c:	cbz	x24, 403bd4 <__fxstatat@plt+0x1bf4>
  403b40:	add	x28, x21, #0x8
  403b44:	adrp	x21, 40a000 <__fxstatat@plt+0x8020>
  403b48:	mov	x27, xzr
  403b4c:	mov	x23, xzr
  403b50:	mov	x22, xzr
  403b54:	add	x21, x21, #0x935
  403b58:	cbz	x22, 403b9c <__fxstatat@plt+0x1bbc>
  403b5c:	add	x1, x20, x27
  403b60:	mov	x0, x23
  403b64:	mov	x2, x19
  403b68:	bl	401d40 <bcmp@plt>
  403b6c:	mov	x25, x27
  403b70:	cbnz	w0, 403ba0 <__fxstatat@plt+0x1bc0>
  403b74:	ldr	x25, [x26, #792]
  403b78:	mov	x0, x24
  403b7c:	bl	405e78 <__fxstatat@plt+0x3e98>
  403b80:	adrp	x2, 40a000 <__fxstatat@plt+0x8020>
  403b84:	mov	x3, x0
  403b88:	mov	w1, #0x1                   	// #1
  403b8c:	mov	x0, x25
  403b90:	add	x2, x2, #0x93d
  403b94:	bl	401e10 <__fprintf_chk@plt>
  403b98:	b	403bc4 <__fxstatat@plt+0x1be4>
  403b9c:	mov	x25, xzr
  403ba0:	ldr	x23, [x26, #792]
  403ba4:	mov	x0, x24
  403ba8:	bl	405e78 <__fxstatat@plt+0x3e98>
  403bac:	mov	x3, x0
  403bb0:	mov	w1, #0x1                   	// #1
  403bb4:	mov	x0, x23
  403bb8:	mov	x2, x21
  403bbc:	bl	401e10 <__fprintf_chk@plt>
  403bc0:	add	x23, x20, x25
  403bc4:	ldr	x24, [x28, x22, lsl #3]
  403bc8:	add	x22, x22, #0x1
  403bcc:	add	x27, x27, x19
  403bd0:	cbnz	x24, 403b58 <__fxstatat@plt+0x1b78>
  403bd4:	ldr	x1, [x26, #792]
  403bd8:	ldp	x20, x19, [sp, #80]
  403bdc:	ldp	x22, x21, [sp, #64]
  403be0:	ldp	x24, x23, [sp, #48]
  403be4:	ldp	x26, x25, [sp, #32]
  403be8:	ldp	x28, x27, [sp, #16]
  403bec:	mov	w0, #0xa                   	// #10
  403bf0:	ldp	x29, x30, [sp], #96
  403bf4:	b	401bf0 <putc_unlocked@plt>
  403bf8:	stp	x29, x30, [sp, #-64]!
  403bfc:	stp	x24, x23, [sp, #16]
  403c00:	stp	x22, x21, [sp, #32]
  403c04:	mov	x21, x3
  403c08:	mov	x22, x2
  403c0c:	mov	x23, x1
  403c10:	mov	x24, x0
  403c14:	mov	x0, x1
  403c18:	mov	x1, x2
  403c1c:	mov	x2, x3
  403c20:	mov	x3, x4
  403c24:	stp	x20, x19, [sp, #48]
  403c28:	mov	x29, sp
  403c2c:	mov	x19, x5
  403c30:	mov	x20, x4
  403c34:	bl	403988 <__fxstatat@plt+0x19a8>
  403c38:	mov	x2, x0
  403c3c:	tbz	x0, #63, 403c64 <__fxstatat@plt+0x1c84>
  403c40:	mov	x0, x24
  403c44:	mov	x1, x23
  403c48:	bl	403a6c <__fxstatat@plt+0x1a8c>
  403c4c:	mov	x0, x22
  403c50:	mov	x1, x21
  403c54:	mov	x2, x20
  403c58:	bl	403af0 <__fxstatat@plt+0x1b10>
  403c5c:	blr	x19
  403c60:	mov	x2, #0xffffffffffffffff    	// #-1
  403c64:	ldp	x20, x19, [sp, #48]
  403c68:	ldp	x22, x21, [sp, #32]
  403c6c:	ldp	x24, x23, [sp, #16]
  403c70:	mov	x0, x2
  403c74:	ldp	x29, x30, [sp], #64
  403c78:	ret
  403c7c:	stp	x29, x30, [sp, #-64]!
  403c80:	stp	x22, x21, [sp, #32]
  403c84:	stp	x20, x19, [sp, #48]
  403c88:	ldr	x20, [x1]
  403c8c:	str	x23, [sp, #16]
  403c90:	mov	x29, sp
  403c94:	cbz	x20, 403ce4 <__fxstatat@plt+0x1d04>
  403c98:	mov	x22, x2
  403c9c:	mov	x23, x1
  403ca0:	mov	x1, x2
  403ca4:	mov	x2, x3
  403ca8:	mov	x19, x3
  403cac:	mov	x21, x0
  403cb0:	bl	401d40 <bcmp@plt>
  403cb4:	cbz	w0, 403ce4 <__fxstatat@plt+0x1d04>
  403cb8:	add	x22, x22, x19
  403cbc:	add	x23, x23, #0x8
  403cc0:	ldr	x20, [x23]
  403cc4:	cbz	x20, 403ce4 <__fxstatat@plt+0x1d04>
  403cc8:	mov	x0, x21
  403ccc:	mov	x1, x22
  403cd0:	mov	x2, x19
  403cd4:	bl	401d40 <bcmp@plt>
  403cd8:	add	x22, x22, x19
  403cdc:	add	x23, x23, #0x8
  403ce0:	cbnz	w0, 403cc0 <__fxstatat@plt+0x1ce0>
  403ce4:	mov	x0, x20
  403ce8:	ldp	x20, x19, [sp, #48]
  403cec:	ldp	x22, x21, [sp, #32]
  403cf0:	ldr	x23, [sp, #16]
  403cf4:	ldp	x29, x30, [sp], #64
  403cf8:	ret
  403cfc:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  403d00:	str	x0, [x8, #848]
  403d04:	ret
  403d08:	and	w8, w0, #0x1
  403d0c:	adrp	x9, 41c000 <__fxstatat@plt+0x1a020>
  403d10:	strb	w8, [x9, #856]
  403d14:	ret
  403d18:	stp	x29, x30, [sp, #-48]!
  403d1c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  403d20:	ldr	x0, [x8, #816]
  403d24:	str	x21, [sp, #16]
  403d28:	stp	x20, x19, [sp, #32]
  403d2c:	mov	x29, sp
  403d30:	bl	407d18 <__fxstatat@plt+0x5d38>
  403d34:	cbz	w0, 403d54 <__fxstatat@plt+0x1d74>
  403d38:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  403d3c:	ldrb	w8, [x8, #856]
  403d40:	cbz	w8, 403d74 <__fxstatat@plt+0x1d94>
  403d44:	bl	401f90 <__errno_location@plt>
  403d48:	ldr	w8, [x0]
  403d4c:	cmp	w8, #0x20
  403d50:	b.ne	403d74 <__fxstatat@plt+0x1d94>  // b.any
  403d54:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  403d58:	ldr	x0, [x8, #792]
  403d5c:	bl	407d18 <__fxstatat@plt+0x5d38>
  403d60:	cbnz	w0, 403de0 <__fxstatat@plt+0x1e00>
  403d64:	ldp	x20, x19, [sp, #32]
  403d68:	ldr	x21, [sp, #16]
  403d6c:	ldp	x29, x30, [sp], #48
  403d70:	ret
  403d74:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  403d78:	add	x1, x1, #0x942
  403d7c:	mov	w2, #0x5                   	// #5
  403d80:	mov	x0, xzr
  403d84:	bl	401f30 <dcgettext@plt>
  403d88:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  403d8c:	ldr	x21, [x8, #848]
  403d90:	mov	x19, x0
  403d94:	bl	401f90 <__errno_location@plt>
  403d98:	ldr	w20, [x0]
  403d9c:	cbnz	x21, 403dbc <__fxstatat@plt+0x1ddc>
  403da0:	adrp	x2, 40a000 <__fxstatat@plt+0x8020>
  403da4:	add	x2, x2, #0x93f
  403da8:	mov	w0, wzr
  403dac:	mov	w1, w20
  403db0:	mov	x3, x19
  403db4:	bl	401b50 <error@plt>
  403db8:	b	403de0 <__fxstatat@plt+0x1e00>
  403dbc:	mov	x0, x21
  403dc0:	bl	405c84 <__fxstatat@plt+0x3ca4>
  403dc4:	adrp	x2, 40a000 <__fxstatat@plt+0x8020>
  403dc8:	mov	x3, x0
  403dcc:	add	x2, x2, #0x94e
  403dd0:	mov	w0, wzr
  403dd4:	mov	w1, w20
  403dd8:	mov	x4, x19
  403ddc:	bl	401b50 <error@plt>
  403de0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  403de4:	ldr	w0, [x8, #688]
  403de8:	bl	401b00 <_exit@plt>
  403dec:	stp	x29, x30, [sp, #-16]!
  403df0:	mov	x29, sp
  403df4:	bl	403e60 <__fxstatat@plt+0x1e80>
  403df8:	cbz	x0, 403e04 <__fxstatat@plt+0x1e24>
  403dfc:	ldp	x29, x30, [sp], #16
  403e00:	ret
  403e04:	bl	40731c <__fxstatat@plt+0x533c>
  403e08:	stp	x29, x30, [sp, #-48]!
  403e0c:	str	x21, [sp, #16]
  403e10:	stp	x20, x19, [sp, #32]
  403e14:	mov	x20, x0
  403e18:	ldrb	w8, [x20], #-1
  403e1c:	mov	x29, sp
  403e20:	mov	x19, x0
  403e24:	cmp	w8, #0x2f
  403e28:	cset	w21, eq  // eq = none
  403e2c:	bl	403ecc <__fxstatat@plt+0x1eec>
  403e30:	sub	x8, x0, x19
  403e34:	mov	x0, x8
  403e38:	cmp	x8, x21
  403e3c:	b.ls	403e50 <__fxstatat@plt+0x1e70>  // b.plast
  403e40:	ldrb	w8, [x20, x0]
  403e44:	cmp	w8, #0x2f
  403e48:	sub	x8, x0, #0x1
  403e4c:	b.eq	403e34 <__fxstatat@plt+0x1e54>  // b.none
  403e50:	ldp	x20, x19, [sp, #32]
  403e54:	ldr	x21, [sp, #16]
  403e58:	ldp	x29, x30, [sp], #48
  403e5c:	ret
  403e60:	stp	x29, x30, [sp, #-48]!
  403e64:	str	x21, [sp, #16]
  403e68:	stp	x20, x19, [sp, #32]
  403e6c:	mov	x29, sp
  403e70:	mov	x21, x0
  403e74:	bl	403e08 <__fxstatat@plt+0x1e28>
  403e78:	cmp	x0, #0x0
  403e7c:	cinc	x8, x0, eq  // eq = none
  403e80:	mov	x19, x0
  403e84:	add	x0, x8, #0x1
  403e88:	bl	401c70 <malloc@plt>
  403e8c:	mov	x20, x0
  403e90:	cbz	x0, 403eb8 <__fxstatat@plt+0x1ed8>
  403e94:	mov	x0, x20
  403e98:	mov	x1, x21
  403e9c:	mov	x2, x19
  403ea0:	bl	401ae0 <memcpy@plt>
  403ea4:	cbnz	x19, 403eb4 <__fxstatat@plt+0x1ed4>
  403ea8:	mov	w8, #0x2e                  	// #46
  403eac:	mov	w19, #0x1                   	// #1
  403eb0:	strb	w8, [x20]
  403eb4:	strb	wzr, [x20, x19]
  403eb8:	mov	x0, x20
  403ebc:	ldp	x20, x19, [sp, #32]
  403ec0:	ldr	x21, [sp, #16]
  403ec4:	ldp	x29, x30, [sp], #48
  403ec8:	ret
  403ecc:	sub	x0, x0, #0x1
  403ed0:	ldrb	w10, [x0, #1]!
  403ed4:	cmp	w10, #0x2f
  403ed8:	b.eq	403ed0 <__fxstatat@plt+0x1ef0>  // b.none
  403edc:	mov	w8, wzr
  403ee0:	mov	x9, x0
  403ee4:	and	w10, w10, #0xff
  403ee8:	cmp	w10, #0x2f
  403eec:	b.eq	403f04 <__fxstatat@plt+0x1f24>  // b.none
  403ef0:	cbz	w10, 403f10 <__fxstatat@plt+0x1f30>
  403ef4:	tst	w8, #0x1
  403ef8:	mov	w8, wzr
  403efc:	csel	x0, x9, x0, ne  // ne = any
  403f00:	b	403f08 <__fxstatat@plt+0x1f28>
  403f04:	mov	w8, #0x1                   	// #1
  403f08:	ldrb	w10, [x9, #1]!
  403f0c:	b	403ee4 <__fxstatat@plt+0x1f04>
  403f10:	ret
  403f14:	stp	x29, x30, [sp, #-32]!
  403f18:	str	x19, [sp, #16]
  403f1c:	mov	x29, sp
  403f20:	mov	x19, x0
  403f24:	bl	401b10 <strlen@plt>
  403f28:	mov	x8, x0
  403f2c:	sub	x9, x19, #0x1
  403f30:	mov	x0, x8
  403f34:	cmp	x8, #0x2
  403f38:	b.cc	403f4c <__fxstatat@plt+0x1f6c>  // b.lo, b.ul, b.last
  403f3c:	ldrb	w8, [x9, x0]
  403f40:	cmp	w8, #0x2f
  403f44:	sub	x8, x0, #0x1
  403f48:	b.eq	403f30 <__fxstatat@plt+0x1f50>  // b.none
  403f4c:	ldr	x19, [sp, #16]
  403f50:	ldp	x29, x30, [sp], #32
  403f54:	ret
  403f58:	sub	sp, sp, #0xe0
  403f5c:	stp	x29, x30, [sp, #208]
  403f60:	add	x29, sp, #0xd0
  403f64:	stp	x2, x3, [x29, #-80]
  403f68:	stp	x4, x5, [x29, #-64]
  403f6c:	stp	x6, x7, [x29, #-48]
  403f70:	stp	q1, q2, [sp, #16]
  403f74:	stp	q3, q4, [sp, #48]
  403f78:	str	q0, [sp]
  403f7c:	stp	q5, q6, [sp, #80]
  403f80:	str	q7, [sp, #112]
  403f84:	tbnz	w1, #6, 403f90 <__fxstatat@plt+0x1fb0>
  403f88:	mov	w2, wzr
  403f8c:	b	403fe8 <__fxstatat@plt+0x2008>
  403f90:	mov	x9, #0xffffffffffffffd0    	// #-48
  403f94:	mov	x11, sp
  403f98:	sub	x12, x29, #0x50
  403f9c:	movk	x9, #0xff80, lsl #32
  403fa0:	add	x10, x29, #0x10
  403fa4:	mov	x8, #0xffffffffffffffd0    	// #-48
  403fa8:	add	x11, x11, #0x80
  403fac:	add	x12, x12, #0x30
  403fb0:	stp	x11, x9, [x29, #-16]
  403fb4:	stp	x10, x12, [x29, #-32]
  403fb8:	tbz	w8, #31, 403fd8 <__fxstatat@plt+0x1ff8>
  403fbc:	add	w9, w8, #0x8
  403fc0:	cmn	w8, #0x8
  403fc4:	stur	w9, [x29, #-8]
  403fc8:	b.gt	403fd8 <__fxstatat@plt+0x1ff8>
  403fcc:	ldur	x9, [x29, #-24]
  403fd0:	add	x8, x9, x8
  403fd4:	b	403fe4 <__fxstatat@plt+0x2004>
  403fd8:	ldur	x8, [x29, #-32]
  403fdc:	add	x9, x8, #0x8
  403fe0:	stur	x9, [x29, #-32]
  403fe4:	ldr	w2, [x8]
  403fe8:	bl	401c90 <open@plt>
  403fec:	bl	406bfc <__fxstatat@plt+0x4c1c>
  403ff0:	ldp	x29, x30, [sp, #208]
  403ff4:	add	sp, sp, #0xe0
  403ff8:	ret
  403ffc:	sub	sp, sp, #0xe0
  404000:	tst	w2, #0x20
  404004:	mov	w8, #0x3e8                 	// #1000
  404008:	mov	w9, #0x400                 	// #1024
  40400c:	stp	x29, x30, [sp, #128]
  404010:	stp	x28, x27, [sp, #144]
  404014:	stp	x26, x25, [sp, #160]
  404018:	stp	x24, x23, [sp, #176]
  40401c:	stp	x22, x21, [sp, #192]
  404020:	stp	x20, x19, [sp, #208]
  404024:	add	x29, sp, #0x80
  404028:	mov	x21, x4
  40402c:	mov	x27, x3
  404030:	mov	x19, x1
  404034:	mov	x26, x0
  404038:	and	w28, w2, #0x3
  40403c:	str	w2, [sp, #20]
  404040:	csel	w22, w9, w8, ne  // ne = any
  404044:	bl	401bd0 <localeconv@plt>
  404048:	ldr	x25, [x0]
  40404c:	mov	x23, x0
  404050:	mov	x0, x25
  404054:	bl	401b10 <strlen@plt>
  404058:	ldp	x23, x20, [x23, #8]
  40405c:	sub	x8, x0, #0x1
  404060:	cmp	x8, #0x10
  404064:	adrp	x8, 40a000 <__fxstatat@plt+0x8020>
  404068:	csinc	x24, x0, xzr, cc  // cc = lo, ul, last
  40406c:	add	x8, x8, #0x790
  404070:	mov	x0, x23
  404074:	csel	x25, x25, x8, cc  // cc = lo, ul, last
  404078:	bl	401b10 <strlen@plt>
  40407c:	adrp	x8, 40a000 <__fxstatat@plt+0x8020>
  404080:	mov	x11, x21
  404084:	add	x8, x8, #0x39f
  404088:	cmp	x0, #0x11
  40408c:	csel	x21, x23, x8, cc  // cc = lo, ul, last
  404090:	cmp	x11, x27
  404094:	str	x19, [sp, #24]
  404098:	add	x19, x19, #0x287
  40409c:	stp	x21, x11, [sp]
  4040a0:	b.ls	4040f0 <__fxstatat@plt+0x2110>  // b.plast
  4040a4:	cbz	x27, 404108 <__fxstatat@plt+0x2128>
  4040a8:	udiv	x9, x11, x27
  4040ac:	msub	x8, x9, x27, x11
  4040b0:	cbnz	x8, 404108 <__fxstatat@plt+0x2128>
  4040b4:	udiv	x27, x26, x9
  4040b8:	msub	x8, x27, x9, x26
  4040bc:	add	x8, x8, x8, lsl #2
  4040c0:	lsl	x11, x8, #1
  4040c4:	udiv	x8, x11, x9
  4040c8:	msub	x11, x8, x9, x11
  4040cc:	lsl	x12, x11, #1
  4040d0:	cmp	x12, #0x0
  4040d4:	mov	w10, #0x2                   	// #2
  4040d8:	cset	w13, ne  // ne = any
  4040dc:	cmp	x9, x11, lsl #1
  4040e0:	cinc	w10, w10, cc  // cc = lo, ul, last
  4040e4:	cmp	x12, x9
  4040e8:	csel	w9, w13, w10, cc  // cc = lo, ul, last
  4040ec:	b	404380 <__fxstatat@plt+0x23a0>
  4040f0:	udiv	x10, x27, x11
  4040f4:	msub	x8, x10, x11, x27
  4040f8:	cbnz	x8, 404108 <__fxstatat@plt+0x2128>
  4040fc:	umulh	x8, x10, x26
  404100:	cmp	xzr, x8
  404104:	b.eq	404374 <__fxstatat@plt+0x2394>  // b.none
  404108:	mov	x0, x11
  40410c:	bl	4093b8 <__fxstatat@plt+0x73d8>
  404110:	mov	x0, x26
  404114:	str	q0, [sp, #48]
  404118:	bl	4093b8 <__fxstatat@plt+0x73d8>
  40411c:	mov	x0, x27
  404120:	str	q0, [sp, #64]
  404124:	bl	4093b8 <__fxstatat@plt+0x73d8>
  404128:	ldr	q1, [sp, #48]
  40412c:	bl	407ee0 <__fxstatat@plt+0x5f00>
  404130:	ldr	q1, [sp, #64]
  404134:	bl	408a48 <__fxstatat@plt+0x6a68>
  404138:	ldr	w23, [sp, #20]
  40413c:	tbnz	w23, #4, 4041a4 <__fxstatat@plt+0x21c4>
  404140:	cmp	w28, #0x1
  404144:	b.eq	404334 <__fxstatat@plt+0x2354>  // b.none
  404148:	adrp	x8, 40a000 <__fxstatat@plt+0x8020>
  40414c:	ldr	q1, [x8, #2416]
  404150:	str	q0, [sp, #32]
  404154:	bl	408908 <__fxstatat@plt+0x6928>
  404158:	ldr	x25, [sp, #24]
  40415c:	cmp	w0, #0x0
  404160:	mov	x27, x19
  404164:	b.ge	404340 <__fxstatat@plt+0x2360>  // b.tcont
  404168:	ldr	q0, [sp, #32]
  40416c:	bl	409298 <__fxstatat@plt+0x72b8>
  404170:	cmp	w28, #0x0
  404174:	mov	x24, x0
  404178:	cset	w19, eq  // eq = none
  40417c:	bl	4093b8 <__fxstatat@plt+0x73d8>
  404180:	mov	v1.16b, v0.16b
  404184:	ldr	q0, [sp, #32]
  404188:	bl	408800 <__fxstatat@plt+0x6820>
  40418c:	cmp	w0, #0x0
  404190:	cset	w8, ne  // ne = any
  404194:	and	w8, w19, w8
  404198:	add	x0, x8, x24
  40419c:	bl	4093b8 <__fxstatat@plt+0x73d8>
  4041a0:	b	404344 <__fxstatat@plt+0x2364>
  4041a4:	mov	w0, w22
  4041a8:	str	q0, [sp, #32]
  4041ac:	mov	x27, x19
  4041b0:	bl	409230 <__fxstatat@plt+0x7250>
  4041b4:	adrp	x8, 40a000 <__fxstatat@plt+0x8020>
  4041b8:	str	q0, [sp, #48]
  4041bc:	ldr	q0, [x8, #2400]
  4041c0:	mov	w21, wzr
  4041c4:	str	q0, [sp, #64]
  4041c8:	ldp	q1, q0, [sp, #48]
  4041cc:	mov	w19, w21
  4041d0:	bl	408a48 <__fxstatat@plt+0x6a68>
  4041d4:	ldr	q1, [sp, #48]
  4041d8:	add	w21, w21, #0x1
  4041dc:	str	q0, [sp, #64]
  4041e0:	bl	408a48 <__fxstatat@plt+0x6a68>
  4041e4:	cmp	w19, #0x6
  4041e8:	b.hi	4041fc <__fxstatat@plt+0x221c>  // b.pmore
  4041ec:	ldr	q1, [sp, #32]
  4041f0:	bl	408908 <__fxstatat@plt+0x6928>
  4041f4:	cmp	w0, #0x0
  4041f8:	b.le	4041c8 <__fxstatat@plt+0x21e8>
  4041fc:	ldr	q0, [sp, #32]
  404200:	ldr	q1, [sp, #64]
  404204:	bl	407ee0 <__fxstatat@plt+0x5f00>
  404208:	ldr	x25, [sp, #24]
  40420c:	cmp	w28, #0x1
  404210:	adrp	x26, 40a000 <__fxstatat@plt+0x8020>
  404214:	str	q0, [sp, #64]
  404218:	b.eq	404270 <__fxstatat@plt+0x2290>  // b.none
  40421c:	ldr	q1, [x26, #2416]
  404220:	bl	408908 <__fxstatat@plt+0x6928>
  404224:	ldr	q1, [sp, #64]
  404228:	cmp	w0, #0x0
  40422c:	mov	v0.16b, v1.16b
  404230:	b.ge	404270 <__fxstatat@plt+0x2290>  // b.tcont
  404234:	mov	v0.16b, v1.16b
  404238:	bl	409298 <__fxstatat@plt+0x72b8>
  40423c:	cmp	w28, #0x0
  404240:	mov	x25, x0
  404244:	cset	w19, eq  // eq = none
  404248:	bl	4093b8 <__fxstatat@plt+0x73d8>
  40424c:	mov	v1.16b, v0.16b
  404250:	ldr	q0, [sp, #64]
  404254:	bl	408800 <__fxstatat@plt+0x6820>
  404258:	cmp	w0, #0x0
  40425c:	cset	w8, ne  // ne = any
  404260:	and	w8, w19, w8
  404264:	add	x0, x8, x25
  404268:	ldr	x25, [sp, #24]
  40426c:	bl	4093b8 <__fxstatat@plt+0x73d8>
  404270:	adrp	x3, 40a000 <__fxstatat@plt+0x8020>
  404274:	add	x3, x3, #0x996
  404278:	mov	w1, #0x1                   	// #1
  40427c:	mov	x2, #0xffffffffffffffff    	// #-1
  404280:	mov	x0, x25
  404284:	bl	401b30 <__sprintf_chk@plt>
  404288:	mov	x0, x25
  40428c:	bl	401b10 <strlen@plt>
  404290:	ldr	q0, [sp, #64]
  404294:	tst	w23, #0x20
  404298:	mov	w8, #0x2                   	// #2
  40429c:	cinc	x8, x8, eq  // eq = none
  4042a0:	add	x8, x8, x24
  4042a4:	cmp	x8, x0
  4042a8:	b.cc	4042c8 <__fxstatat@plt+0x22e8>  // b.lo, b.ul, b.last
  4042ac:	mov	x2, x0
  4042b0:	add	x19, x24, #0x1
  4042b4:	tbz	w23, #3, 4043d0 <__fxstatat@plt+0x23f0>
  4042b8:	add	x8, x2, x25
  4042bc:	ldurb	w8, [x8, #-1]
  4042c0:	cmp	w8, #0x30
  4042c4:	b.ne	4043d0 <__fxstatat@plt+0x23f0>  // b.any
  4042c8:	adrp	x8, 40a000 <__fxstatat@plt+0x8020>
  4042cc:	ldr	q1, [x8, #2432]
  4042d0:	str	q1, [sp, #64]
  4042d4:	bl	408a48 <__fxstatat@plt+0x6a68>
  4042d8:	cmp	w28, #0x1
  4042dc:	b.eq	40432c <__fxstatat@plt+0x234c>  // b.none
  4042e0:	ldr	q1, [x26, #2416]
  4042e4:	str	q0, [sp, #48]
  4042e8:	bl	408908 <__fxstatat@plt+0x6928>
  4042ec:	cmp	w0, #0x0
  4042f0:	b.ge	4043a0 <__fxstatat@plt+0x23c0>  // b.tcont
  4042f4:	ldr	q0, [sp, #48]
  4042f8:	bl	409298 <__fxstatat@plt+0x72b8>
  4042fc:	cmp	w28, #0x0
  404300:	mov	x24, x0
  404304:	cset	w19, eq  // eq = none
  404308:	bl	4093b8 <__fxstatat@plt+0x73d8>
  40430c:	mov	v1.16b, v0.16b
  404310:	ldr	q0, [sp, #48]
  404314:	bl	408800 <__fxstatat@plt+0x6820>
  404318:	cmp	w0, #0x0
  40431c:	cset	w8, ne  // ne = any
  404320:	and	w8, w19, w8
  404324:	add	x0, x8, x24
  404328:	bl	4093b8 <__fxstatat@plt+0x73d8>
  40432c:	ldr	q1, [sp, #64]
  404330:	b	4043a4 <__fxstatat@plt+0x23c4>
  404334:	ldr	x25, [sp, #24]
  404338:	mov	x27, x19
  40433c:	b	404344 <__fxstatat@plt+0x2364>
  404340:	ldr	q0, [sp, #32]
  404344:	adrp	x3, 40a000 <__fxstatat@plt+0x8020>
  404348:	add	x3, x3, #0x990
  40434c:	mov	w1, #0x1                   	// #1
  404350:	mov	x2, #0xffffffffffffffff    	// #-1
  404354:	mov	x0, x25
  404358:	bl	401b30 <__sprintf_chk@plt>
  40435c:	mov	x0, x25
  404360:	bl	401b10 <strlen@plt>
  404364:	mov	x2, x0
  404368:	mov	x19, xzr
  40436c:	mov	w21, #0xffffffff            	// #-1
  404370:	b	4043d0 <__fxstatat@plt+0x23f0>
  404374:	mov	w9, wzr
  404378:	mov	w8, wzr
  40437c:	mul	x27, x10, x26
  404380:	ldr	w23, [sp, #20]
  404384:	tbz	w23, #4, 404398 <__fxstatat@plt+0x23b8>
  404388:	cmp	x27, x22
  40438c:	b.cs	4043ec <__fxstatat@plt+0x240c>  // b.hs, b.nlast
  404390:	mov	w21, wzr
  404394:	b	4044e4 <__fxstatat@plt+0x2504>
  404398:	mov	w21, #0xffffffff            	// #-1
  40439c:	b	4044e4 <__fxstatat@plt+0x2504>
  4043a0:	ldp	q0, q1, [sp, #48]
  4043a4:	bl	407ee0 <__fxstatat@plt+0x5f00>
  4043a8:	adrp	x3, 40a000 <__fxstatat@plt+0x8020>
  4043ac:	add	x3, x3, #0x990
  4043b0:	mov	w1, #0x1                   	// #1
  4043b4:	mov	x2, #0xffffffffffffffff    	// #-1
  4043b8:	mov	x0, x25
  4043bc:	bl	401b30 <__sprintf_chk@plt>
  4043c0:	mov	x0, x25
  4043c4:	bl	401b10 <strlen@plt>
  4043c8:	mov	x2, x0
  4043cc:	mov	x19, xzr
  4043d0:	sub	x24, x27, x2
  4043d4:	mov	x0, x24
  4043d8:	mov	x1, x25
  4043dc:	bl	401af0 <memmove@plt>
  4043e0:	sub	x26, x27, x19
  4043e4:	mov	x19, x27
  4043e8:	b	40458c <__fxstatat@plt+0x25ac>
  4043ec:	mov	w12, wzr
  4043f0:	mov	w10, #0xa                   	// #10
  4043f4:	mov	w11, #0x2                   	// #2
  4043f8:	mov	x13, x27
  4043fc:	udiv	x27, x27, x22
  404400:	msub	w13, w27, w22, w13
  404404:	madd	w13, w13, w10, w8
  404408:	udiv	w8, w13, w22
  40440c:	msub	w13, w8, w22, w13
  404410:	lsl	w13, w13, #1
  404414:	add	w13, w13, w9, lsr #1
  404418:	cmp	w13, w22
  40441c:	b.cs	40442c <__fxstatat@plt+0x244c>  // b.hs, b.nlast
  404420:	cmn	w13, w9
  404424:	cset	w9, ne  // ne = any
  404428:	b	404438 <__fxstatat@plt+0x2458>
  40442c:	add	w9, w13, w9
  404430:	cmp	w22, w9
  404434:	cinc	w9, w11, cc  // cc = lo, ul, last
  404438:	cmp	w12, #0x6
  40443c:	add	w21, w12, #0x1
  404440:	b.hi	404450 <__fxstatat@plt+0x2470>  // b.pmore
  404444:	cmp	x27, x22
  404448:	mov	w12, w21
  40444c:	b.cs	4043f8 <__fxstatat@plt+0x2418>  // b.hs, b.nlast
  404450:	cmp	x27, #0x9
  404454:	b.hi	4044e4 <__fxstatat@plt+0x2504>  // b.pmore
  404458:	cmp	w28, #0x1
  40445c:	b.ne	404474 <__fxstatat@plt+0x2494>  // b.any
  404460:	and	w10, w8, #0x1
  404464:	add	w10, w9, w10
  404468:	cmp	w10, #0x2
  40446c:	b.hi	40447c <__fxstatat@plt+0x249c>  // b.pmore
  404470:	b	4044a4 <__fxstatat@plt+0x24c4>
  404474:	cbnz	w28, 4044a4 <__fxstatat@plt+0x24c4>
  404478:	cbz	w9, 4044a4 <__fxstatat@plt+0x24c4>
  40447c:	add	w8, w8, #0x1
  404480:	cmp	w8, #0xa
  404484:	b.ne	4044a0 <__fxstatat@plt+0x24c0>  // b.any
  404488:	cmp	x27, #0x8
  40448c:	mov	w8, wzr
  404490:	b.hi	4044dc <__fxstatat@plt+0x24fc>  // b.pmore
  404494:	add	x27, x27, #0x1
  404498:	mov	w9, w8
  40449c:	b	4044a4 <__fxstatat@plt+0x24c4>
  4044a0:	mov	w9, wzr
  4044a4:	tbz	w23, #3, 4044ac <__fxstatat@plt+0x24cc>
  4044a8:	cbz	w8, 4044e4 <__fxstatat@plt+0x2504>
  4044ac:	ldr	x10, [sp, #24]
  4044b0:	add	w8, w8, #0x30
  4044b4:	mov	x1, x25
  4044b8:	mov	x2, x24
  4044bc:	add	x9, x10, #0x286
  4044c0:	sub	x26, x9, x24
  4044c4:	mov	x0, x26
  4044c8:	strb	w8, [x10, #646]
  4044cc:	bl	401ae0 <memcpy@plt>
  4044d0:	mov	w9, wzr
  4044d4:	mov	w8, wzr
  4044d8:	b	4044e8 <__fxstatat@plt+0x2508>
  4044dc:	mov	w27, #0xa                   	// #10
  4044e0:	mov	w9, w8
  4044e4:	mov	x26, x19
  4044e8:	cbz	w28, 40450c <__fxstatat@plt+0x252c>
  4044ec:	cmp	w28, #0x1
  4044f0:	b.ne	404558 <__fxstatat@plt+0x2578>  // b.any
  4044f4:	and	x10, x27, #0x1
  4044f8:	cmn	x10, w9, uxtw
  4044fc:	cinc	w8, w8, ne  // ne = any
  404500:	cmp	w8, #0x5
  404504:	b.gt	404518 <__fxstatat@plt+0x2538>
  404508:	b	404558 <__fxstatat@plt+0x2578>
  40450c:	add	w8, w8, w9
  404510:	cmp	w8, #0x1
  404514:	b.lt	404558 <__fxstatat@plt+0x2578>  // b.tstop
  404518:	cmp	w21, #0x7
  40451c:	add	x27, x27, #0x1
  404520:	b.gt	404558 <__fxstatat@plt+0x2578>
  404524:	tbz	w23, #4, 404558 <__fxstatat@plt+0x2578>
  404528:	cmp	x27, x22
  40452c:	b.ne	404558 <__fxstatat@plt+0x2578>  // b.any
  404530:	add	w21, w21, #0x1
  404534:	tbnz	w23, #3, 404554 <__fxstatat@plt+0x2574>
  404538:	mov	w8, #0x30                  	// #48
  40453c:	strb	w8, [x26, #-1]!
  404540:	sub	x26, x26, x24
  404544:	mov	x0, x26
  404548:	mov	x1, x25
  40454c:	mov	x2, x24
  404550:	bl	401ae0 <memcpy@plt>
  404554:	mov	w27, #0x1                   	// #1
  404558:	ldr	x25, [sp, #24]
  40455c:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  404560:	movk	x8, #0xcccd
  404564:	mov	w9, #0xa                   	// #10
  404568:	mov	x24, x26
  40456c:	umulh	x10, x27, x8
  404570:	lsr	x10, x10, #3
  404574:	msub	w11, w10, w9, w27
  404578:	orr	w11, w11, #0x30
  40457c:	cmp	x27, #0x9
  404580:	strb	w11, [x24, #-1]!
  404584:	mov	x27, x10
  404588:	b.hi	40456c <__fxstatat@plt+0x258c>  // b.pmore
  40458c:	tbnz	w23, #2, 40459c <__fxstatat@plt+0x25bc>
  404590:	ldr	x9, [sp, #8]
  404594:	tbnz	w23, #7, 404688 <__fxstatat@plt+0x26a8>
  404598:	b	404724 <__fxstatat@plt+0x2744>
  40459c:	ldr	x0, [sp]
  4045a0:	str	x22, [sp, #48]
  4045a4:	str	x19, [sp, #64]
  4045a8:	sub	x28, x26, x24
  4045ac:	bl	401b10 <strlen@plt>
  4045b0:	mov	x25, x0
  4045b4:	sub	x0, x29, #0x2c
  4045b8:	mov	w3, #0x29                  	// #41
  4045bc:	mov	x1, x24
  4045c0:	mov	x2, x28
  4045c4:	sub	x19, x29, #0x2c
  4045c8:	bl	401c00 <__memcpy_chk@plt>
  4045cc:	ldrb	w8, [x20]
  4045d0:	cmp	x8, #0x0
  4045d4:	cset	w23, eq  // eq = none
  4045d8:	cmp	w8, #0xff
  4045dc:	csel	x9, x28, x8, eq  // eq = none
  4045e0:	cmp	w8, #0x0
  4045e4:	csinv	x8, x9, xzr, ne  // ne = any
  4045e8:	cmp	x8, x28
  4045ec:	csel	x27, x28, x8, hi  // hi = pmore
  4045f0:	sub	x24, x26, x27
  4045f4:	sub	x26, x28, x27
  4045f8:	add	x1, x19, x26
  4045fc:	mov	x0, x24
  404600:	mov	x2, x27
  404604:	bl	401ae0 <memcpy@plt>
  404608:	cbz	x26, 404670 <__fxstatat@plt+0x2690>
  40460c:	ldr	x22, [sp]
  404610:	neg	x28, x25
  404614:	add	x24, x24, x28
  404618:	tst	w23, #0x1
  40461c:	mov	x0, x24
  404620:	mov	x1, x22
  404624:	mov	x2, x25
  404628:	cinc	x20, x20, eq  // eq = none
  40462c:	bl	401ae0 <memcpy@plt>
  404630:	ldrb	w8, [x20]
  404634:	cmp	x8, #0x0
  404638:	cset	w23, eq  // eq = none
  40463c:	cmp	w8, #0xff
  404640:	csel	x9, x26, x8, eq  // eq = none
  404644:	cmp	w8, #0x0
  404648:	csel	x8, x27, x9, eq  // eq = none
  40464c:	cmp	x26, x8
  404650:	csel	x27, x26, x8, cc  // cc = lo, ul, last
  404654:	sub	x24, x24, x27
  404658:	sub	x26, x26, x27
  40465c:	add	x1, x19, x26
  404660:	mov	x0, x24
  404664:	mov	x2, x27
  404668:	bl	401ae0 <memcpy@plt>
  40466c:	cbnz	x26, 404614 <__fxstatat@plt+0x2634>
  404670:	ldr	w23, [sp, #20]
  404674:	ldr	x19, [sp, #64]
  404678:	ldr	x25, [sp, #24]
  40467c:	ldr	x9, [sp, #8]
  404680:	ldr	x22, [sp, #48]
  404684:	tbz	w23, #7, 404724 <__fxstatat@plt+0x2744>
  404688:	tbz	w21, #31, 4046c4 <__fxstatat@plt+0x26e4>
  40468c:	cmp	x9, #0x2
  404690:	b.cc	4046b8 <__fxstatat@plt+0x26d8>  // b.lo, b.ul, b.last
  404694:	mov	w21, wzr
  404698:	mov	w8, #0x1                   	// #1
  40469c:	cmp	w21, #0x7
  4046a0:	b.eq	4046c0 <__fxstatat@plt+0x26e0>  // b.none
  4046a4:	mul	x8, x8, x22
  4046a8:	cmp	x8, x9
  4046ac:	add	w21, w21, #0x1
  4046b0:	b.cc	40469c <__fxstatat@plt+0x26bc>  // b.lo, b.ul, b.last
  4046b4:	b	4046c4 <__fxstatat@plt+0x26e4>
  4046b8:	mov	w21, wzr
  4046bc:	b	4046c4 <__fxstatat@plt+0x26e4>
  4046c0:	mov	w21, #0x8                   	// #8
  4046c4:	and	w8, w23, #0x100
  4046c8:	tbz	w23, #6, 4046e0 <__fxstatat@plt+0x2700>
  4046cc:	orr	w9, w21, w8
  4046d0:	cbz	w9, 4046e0 <__fxstatat@plt+0x2700>
  4046d4:	add	x19, x25, #0x288
  4046d8:	mov	w9, #0x20                  	// #32
  4046dc:	strb	w9, [x25, #647]
  4046e0:	cbz	w21, 404708 <__fxstatat@plt+0x2728>
  4046e4:	tbnz	w23, #5, 4046f8 <__fxstatat@plt+0x2718>
  4046e8:	cmp	w21, #0x1
  4046ec:	b.ne	4046f8 <__fxstatat@plt+0x2718>  // b.any
  4046f0:	mov	w9, #0x6b                  	// #107
  4046f4:	b	404704 <__fxstatat@plt+0x2724>
  4046f8:	adrp	x9, 40a000 <__fxstatat@plt+0x8020>
  4046fc:	add	x9, x9, #0x9e8
  404700:	ldrb	w9, [x9, w21, sxtw]
  404704:	strb	w9, [x19], #1
  404708:	cbz	w8, 404724 <__fxstatat@plt+0x2744>
  40470c:	tbz	w23, #5, 40471c <__fxstatat@plt+0x273c>
  404710:	cbz	w21, 40471c <__fxstatat@plt+0x273c>
  404714:	mov	w8, #0x69                  	// #105
  404718:	strb	w8, [x19], #1
  40471c:	mov	w8, #0x42                  	// #66
  404720:	strb	w8, [x19], #1
  404724:	strb	wzr, [x19]
  404728:	mov	x0, x24
  40472c:	ldp	x20, x19, [sp, #208]
  404730:	ldp	x22, x21, [sp, #192]
  404734:	ldp	x24, x23, [sp, #176]
  404738:	ldp	x26, x25, [sp, #160]
  40473c:	ldp	x28, x27, [sp, #144]
  404740:	ldp	x29, x30, [sp, #128]
  404744:	add	sp, sp, #0xe0
  404748:	ret
  40474c:	stp	x29, x30, [sp, #-64]!
  404750:	stp	x20, x19, [sp, #48]
  404754:	mov	x19, x2
  404758:	mov	x20, x1
  40475c:	str	x23, [sp, #16]
  404760:	stp	x22, x21, [sp, #32]
  404764:	mov	x29, sp
  404768:	cbnz	x0, 40478c <__fxstatat@plt+0x27ac>
  40476c:	adrp	x0, 40a000 <__fxstatat@plt+0x8020>
  404770:	add	x0, x0, #0x99c
  404774:	bl	401fa0 <getenv@plt>
  404778:	cbnz	x0, 40478c <__fxstatat@plt+0x27ac>
  40477c:	adrp	x0, 40a000 <__fxstatat@plt+0x8020>
  404780:	add	x0, x0, #0x9a7
  404784:	bl	401fa0 <getenv@plt>
  404788:	cbz	x0, 40487c <__fxstatat@plt+0x289c>
  40478c:	mov	x8, x0
  404790:	ldrb	w9, [x8], #1
  404794:	adrp	x22, 40a000 <__fxstatat@plt+0x8020>
  404798:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  40479c:	add	x22, x22, #0xa10
  4047a0:	cmp	w9, #0x27
  4047a4:	csel	x21, x8, x0, eq  // eq = none
  4047a8:	cset	w9, eq  // eq = none
  4047ac:	add	x1, x1, #0x9f8
  4047b0:	mov	w3, #0x4                   	// #4
  4047b4:	mov	x0, x21
  4047b8:	mov	x2, x22
  4047bc:	lsl	w23, w9, #2
  4047c0:	bl	403988 <__fxstatat@plt+0x19a8>
  4047c4:	tbnz	w0, #31, 4047e8 <__fxstatat@plt+0x2808>
  4047c8:	sbfiz	x8, x0, #2, #32
  4047cc:	ldr	w8, [x22, x8]
  4047d0:	mov	w9, #0x1                   	// #1
  4047d4:	str	x9, [x19]
  4047d8:	orr	w23, w8, w23
  4047dc:	mov	w0, wzr
  4047e0:	str	w23, [x20]
  4047e4:	b	40480c <__fxstatat@plt+0x282c>
  4047e8:	adrp	x4, 40a000 <__fxstatat@plt+0x8020>
  4047ec:	add	x4, x4, #0x9b1
  4047f0:	add	x1, x29, #0x18
  4047f4:	mov	x0, x21
  4047f8:	mov	w2, wzr
  4047fc:	mov	x3, x19
  404800:	bl	40746c <__fxstatat@plt+0x548c>
  404804:	cbz	w0, 40484c <__fxstatat@plt+0x286c>
  404808:	str	wzr, [x20]
  40480c:	ldr	x8, [x19]
  404810:	cbnz	x8, 404838 <__fxstatat@plt+0x2858>
  404814:	adrp	x0, 40a000 <__fxstatat@plt+0x8020>
  404818:	add	x0, x0, #0x9d5
  40481c:	bl	401fa0 <getenv@plt>
  404820:	cmp	x0, #0x0
  404824:	mov	w8, #0x200                 	// #512
  404828:	mov	w9, #0x400                 	// #1024
  40482c:	csel	x8, x9, x8, eq  // eq = none
  404830:	mov	w0, #0x4                   	// #4
  404834:	str	x8, [x19]
  404838:	ldp	x20, x19, [sp, #48]
  40483c:	ldp	x22, x21, [sp, #32]
  404840:	ldr	x23, [sp, #16]
  404844:	ldp	x29, x30, [sp], #64
  404848:	ret
  40484c:	ldrb	w8, [x21]
  404850:	sub	w8, w8, #0x30
  404854:	cmp	w8, #0xa
  404858:	b.cc	4047dc <__fxstatat@plt+0x27fc>  // b.lo, b.ul, b.last
  40485c:	ldr	x8, [x29, #24]
  404860:	cmp	x8, x21
  404864:	b.eq	4048a4 <__fxstatat@plt+0x28c4>  // b.none
  404868:	ldrb	w9, [x21, #1]!
  40486c:	sub	w9, w9, #0x30
  404870:	cmp	w9, #0xa
  404874:	b.cs	404860 <__fxstatat@plt+0x2880>  // b.hs, b.nlast
  404878:	b	4047dc <__fxstatat@plt+0x27fc>
  40487c:	adrp	x0, 40a000 <__fxstatat@plt+0x8020>
  404880:	add	x0, x0, #0x9d5
  404884:	bl	401fa0 <getenv@plt>
  404888:	cmp	x0, #0x0
  40488c:	mov	w8, #0x200                 	// #512
  404890:	mov	w9, #0x400                 	// #1024
  404894:	csel	x8, x9, x8, eq  // eq = none
  404898:	mov	w23, wzr
  40489c:	str	x8, [x19]
  4048a0:	b	4047dc <__fxstatat@plt+0x27fc>
  4048a4:	ldurb	w9, [x8, #-1]
  4048a8:	orr	w10, w23, #0x80
  4048ac:	orr	w23, w23, #0x180
  4048b0:	cmp	w9, #0x42
  4048b4:	csel	w9, w23, w10, eq  // eq = none
  4048b8:	b.ne	4048c8 <__fxstatat@plt+0x28e8>  // b.any
  4048bc:	ldurb	w8, [x8, #-2]
  4048c0:	cmp	w8, #0x69
  4048c4:	b.ne	4047dc <__fxstatat@plt+0x27fc>  // b.any
  4048c8:	orr	w23, w9, #0x20
  4048cc:	b	4047dc <__fxstatat@plt+0x27fc>
  4048d0:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  4048d4:	movk	x8, #0xcccd
  4048d8:	strb	wzr, [x1, #20]!
  4048dc:	mov	w9, #0xa                   	// #10
  4048e0:	umulh	x10, x0, x8
  4048e4:	lsr	x10, x10, #3
  4048e8:	msub	w11, w10, w9, w0
  4048ec:	orr	w11, w11, #0x30
  4048f0:	cmp	x0, #0x9
  4048f4:	strb	w11, [x1, #-1]!
  4048f8:	mov	x0, x10
  4048fc:	b.hi	4048e0 <__fxstatat@plt+0x2900>  // b.pmore
  404900:	mov	x0, x1
  404904:	ret
  404908:	stp	x29, x30, [sp, #-32]!
  40490c:	stp	x20, x19, [sp, #16]
  404910:	mov	x29, sp
  404914:	cbz	x0, 404994 <__fxstatat@plt+0x29b4>
  404918:	mov	w1, #0x2f                  	// #47
  40491c:	mov	x19, x0
  404920:	bl	401d80 <strrchr@plt>
  404924:	cmp	x0, #0x0
  404928:	csinc	x20, x19, x0, eq  // eq = none
  40492c:	sub	x8, x20, x19
  404930:	cmp	x8, #0x7
  404934:	b.lt	404978 <__fxstatat@plt+0x2998>  // b.tstop
  404938:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  40493c:	sub	x0, x20, #0x7
  404940:	add	x1, x1, #0xa50
  404944:	mov	w2, #0x7                   	// #7
  404948:	bl	401cc0 <strncmp@plt>
  40494c:	cbnz	w0, 404978 <__fxstatat@plt+0x2998>
  404950:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  404954:	add	x1, x1, #0xa58
  404958:	mov	w2, #0x3                   	// #3
  40495c:	mov	x0, x20
  404960:	bl	401cc0 <strncmp@plt>
  404964:	mov	x19, x20
  404968:	cbnz	w0, 404978 <__fxstatat@plt+0x2998>
  40496c:	add	x19, x20, #0x3
  404970:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  404974:	str	x19, [x8, #824]
  404978:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  40497c:	adrp	x9, 41c000 <__fxstatat@plt+0x1a020>
  404980:	str	x19, [x8, #864]
  404984:	str	x19, [x9, #784]
  404988:	ldp	x20, x19, [sp, #16]
  40498c:	ldp	x29, x30, [sp], #32
  404990:	ret
  404994:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  404998:	ldr	x1, [x8, #792]
  40499c:	adrp	x0, 40a000 <__fxstatat@plt+0x8020>
  4049a0:	add	x0, x0, #0xa18
  4049a4:	bl	401b20 <fputs@plt>
  4049a8:	bl	401dc0 <abort@plt>
  4049ac:	stp	x29, x30, [sp, #-48]!
  4049b0:	str	x21, [sp, #16]
  4049b4:	stp	x20, x19, [sp, #32]
  4049b8:	mov	x29, sp
  4049bc:	mov	x19, x0
  4049c0:	bl	401f90 <__errno_location@plt>
  4049c4:	ldr	w21, [x0]
  4049c8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  4049cc:	add	x8, x8, #0x368
  4049d0:	cmp	x19, #0x0
  4049d4:	mov	x20, x0
  4049d8:	csel	x0, x8, x19, eq  // eq = none
  4049dc:	mov	w1, #0x38                  	// #56
  4049e0:	bl	407290 <__fxstatat@plt+0x52b0>
  4049e4:	str	w21, [x20]
  4049e8:	ldp	x20, x19, [sp, #32]
  4049ec:	ldr	x21, [sp, #16]
  4049f0:	ldp	x29, x30, [sp], #48
  4049f4:	ret
  4049f8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  4049fc:	add	x8, x8, #0x368
  404a00:	cmp	x0, #0x0
  404a04:	csel	x8, x8, x0, eq  // eq = none
  404a08:	ldr	w0, [x8]
  404a0c:	ret
  404a10:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  404a14:	add	x8, x8, #0x368
  404a18:	cmp	x0, #0x0
  404a1c:	csel	x8, x8, x0, eq  // eq = none
  404a20:	str	w1, [x8]
  404a24:	ret
  404a28:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  404a2c:	add	x8, x8, #0x368
  404a30:	cmp	x0, #0x0
  404a34:	ubfx	w9, w1, #5, #3
  404a38:	csel	x8, x8, x0, eq  // eq = none
  404a3c:	add	x8, x8, w9, uxtw #2
  404a40:	ldr	w9, [x8, #8]
  404a44:	lsr	w10, w9, w1
  404a48:	and	w0, w10, #0x1
  404a4c:	and	w10, w2, #0x1
  404a50:	eor	w10, w0, w10
  404a54:	lsl	w10, w10, w1
  404a58:	eor	w9, w10, w9
  404a5c:	str	w9, [x8, #8]
  404a60:	ret
  404a64:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  404a68:	add	x8, x8, #0x368
  404a6c:	cmp	x0, #0x0
  404a70:	csel	x8, x8, x0, eq  // eq = none
  404a74:	ldr	w0, [x8, #4]
  404a78:	str	w1, [x8, #4]
  404a7c:	ret
  404a80:	stp	x29, x30, [sp, #-16]!
  404a84:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  404a88:	add	x8, x8, #0x368
  404a8c:	cmp	x0, #0x0
  404a90:	csel	x8, x8, x0, eq  // eq = none
  404a94:	mov	w9, #0xa                   	// #10
  404a98:	mov	x29, sp
  404a9c:	str	w9, [x8]
  404aa0:	cbz	x1, 404ab4 <__fxstatat@plt+0x2ad4>
  404aa4:	cbz	x2, 404ab4 <__fxstatat@plt+0x2ad4>
  404aa8:	stp	x1, x2, [x8, #40]
  404aac:	ldp	x29, x30, [sp], #16
  404ab0:	ret
  404ab4:	bl	401dc0 <abort@plt>
  404ab8:	sub	sp, sp, #0x60
  404abc:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  404ac0:	add	x8, x8, #0x368
  404ac4:	cmp	x4, #0x0
  404ac8:	stp	x29, x30, [sp, #16]
  404acc:	str	x25, [sp, #32]
  404ad0:	stp	x24, x23, [sp, #48]
  404ad4:	stp	x22, x21, [sp, #64]
  404ad8:	stp	x20, x19, [sp, #80]
  404adc:	add	x29, sp, #0x10
  404ae0:	mov	x19, x3
  404ae4:	mov	x20, x2
  404ae8:	mov	x21, x1
  404aec:	mov	x22, x0
  404af0:	csel	x24, x8, x4, eq  // eq = none
  404af4:	bl	401f90 <__errno_location@plt>
  404af8:	ldp	w4, w5, [x24]
  404afc:	ldp	x7, x8, [x24, #40]
  404b00:	ldr	w25, [x0]
  404b04:	mov	x23, x0
  404b08:	add	x6, x24, #0x8
  404b0c:	mov	x0, x22
  404b10:	mov	x1, x21
  404b14:	mov	x2, x20
  404b18:	mov	x3, x19
  404b1c:	str	x8, [sp]
  404b20:	bl	404b44 <__fxstatat@plt+0x2b64>
  404b24:	str	w25, [x23]
  404b28:	ldp	x20, x19, [sp, #80]
  404b2c:	ldp	x22, x21, [sp, #64]
  404b30:	ldp	x24, x23, [sp, #48]
  404b34:	ldr	x25, [sp, #32]
  404b38:	ldp	x29, x30, [sp, #16]
  404b3c:	add	sp, sp, #0x60
  404b40:	ret
  404b44:	sub	sp, sp, #0x120
  404b48:	stp	x29, x30, [sp, #192]
  404b4c:	add	x29, sp, #0xc0
  404b50:	ldr	x8, [x29, #96]
  404b54:	stp	x28, x27, [sp, #208]
  404b58:	stp	x26, x25, [sp, #224]
  404b5c:	stp	x24, x23, [sp, #240]
  404b60:	stp	x22, x21, [sp, #256]
  404b64:	stp	x20, x19, [sp, #272]
  404b68:	str	x7, [sp, #88]
  404b6c:	stur	x6, [x29, #-40]
  404b70:	mov	w19, w5
  404b74:	mov	w22, w4
  404b78:	mov	x28, x3
  404b7c:	mov	x20, x2
  404b80:	mov	x24, x1
  404b84:	stur	x8, [x29, #-88]
  404b88:	mov	x21, x0
  404b8c:	bl	401e80 <__ctype_get_mb_cur_max@plt>
  404b90:	mov	w4, w22
  404b94:	mov	w8, wzr
  404b98:	mov	w14, wzr
  404b9c:	str	w19, [sp, #80]
  404ba0:	ubfx	w19, w19, #1, #1
  404ba4:	add	x9, x20, #0x1
  404ba8:	mov	w25, #0x1                   	// #1
  404bac:	str	x0, [sp, #48]
  404bb0:	str	xzr, [sp, #64]
  404bb4:	stur	xzr, [x29, #-64]
  404bb8:	stur	xzr, [x29, #-32]
  404bbc:	str	wzr, [sp, #72]
  404bc0:	stur	x20, [x29, #-80]
  404bc4:	str	x9, [sp, #96]
  404bc8:	cmp	w4, #0xa
  404bcc:	b.hi	405764 <__fxstatat@plt+0x3784>  // b.pmore
  404bd0:	adrp	x12, 40a000 <__fxstatat@plt+0x8020>
  404bd4:	mov	w9, w4
  404bd8:	add	x12, x12, #0xa60
  404bdc:	mov	x22, x24
  404be0:	adr	x10, 404c00 <__fxstatat@plt+0x2c20>
  404be4:	ldrb	w11, [x12, x9]
  404be8:	add	x10, x10, x11, lsl #2
  404bec:	ldur	x24, [x29, #-80]
  404bf0:	mov	x20, xzr
  404bf4:	mov	w16, wzr
  404bf8:	mov	w9, #0x1                   	// #1
  404bfc:	br	x10
  404c00:	adrp	x0, 40a000 <__fxstatat@plt+0x8020>
  404c04:	add	x0, x0, #0xbbe
  404c08:	mov	w1, w4
  404c0c:	mov	w20, w4
  404c10:	mov	w23, w14
  404c14:	bl	405e90 <__fxstatat@plt+0x3eb0>
  404c18:	str	x0, [sp, #88]
  404c1c:	adrp	x0, 40a000 <__fxstatat@plt+0x8020>
  404c20:	add	x0, x0, #0xbc0
  404c24:	mov	w1, w20
  404c28:	bl	405e90 <__fxstatat@plt+0x3eb0>
  404c2c:	mov	w14, w23
  404c30:	mov	w4, w20
  404c34:	stur	x0, [x29, #-88]
  404c38:	tbnz	w19, #0, 404c78 <__fxstatat@plt+0x2c98>
  404c3c:	ldr	x8, [sp, #88]
  404c40:	ldrb	w9, [x8]
  404c44:	cbz	w9, 404c78 <__fxstatat@plt+0x2c98>
  404c48:	mov	w27, w14
  404c4c:	mov	w26, w4
  404c50:	mov	x10, xzr
  404c54:	add	x8, x8, #0x1
  404c58:	cmp	x10, x22
  404c5c:	b.cs	404c64 <__fxstatat@plt+0x2c84>  // b.hs, b.nlast
  404c60:	strb	w9, [x21, x10]
  404c64:	ldrb	w9, [x8, x10]
  404c68:	add	x20, x10, #0x1
  404c6c:	mov	x10, x20
  404c70:	cbnz	w9, 404c58 <__fxstatat@plt+0x2c78>
  404c74:	b	404c84 <__fxstatat@plt+0x2ca4>
  404c78:	mov	w27, w14
  404c7c:	mov	w26, w4
  404c80:	mov	x20, xzr
  404c84:	ldur	x23, [x29, #-88]
  404c88:	mov	x0, x23
  404c8c:	bl	401b10 <strlen@plt>
  404c90:	stur	x0, [x29, #-32]
  404c94:	stur	x23, [x29, #-64]
  404c98:	mov	w9, #0x1                   	// #1
  404c9c:	mov	w16, w19
  404ca0:	mov	w4, w26
  404ca4:	mov	w14, w27
  404ca8:	b	404d24 <__fxstatat@plt+0x2d44>
  404cac:	mov	w8, #0x1                   	// #1
  404cb0:	b	404d00 <__fxstatat@plt+0x2d20>
  404cb4:	mov	w4, wzr
  404cb8:	mov	x20, xzr
  404cbc:	mov	w16, wzr
  404cc0:	mov	w9, w8
  404cc4:	b	404d24 <__fxstatat@plt+0x2d44>
  404cc8:	tbnz	w19, #0, 404d00 <__fxstatat@plt+0x2d20>
  404ccc:	mov	w9, w8
  404cd0:	b	405618 <__fxstatat@plt+0x3638>
  404cd4:	tbz	w19, #0, 4055e0 <__fxstatat@plt+0x3600>
  404cd8:	mov	w8, #0x1                   	// #1
  404cdc:	stur	x8, [x29, #-32]
  404ce0:	adrp	x8, 40a000 <__fxstatat@plt+0x8020>
  404ce4:	add	x8, x8, #0xbbc
  404ce8:	mov	x20, xzr
  404cec:	mov	w4, #0x5                   	// #5
  404cf0:	stur	x8, [x29, #-64]
  404cf4:	mov	w9, #0x1                   	// #1
  404cf8:	b	404d20 <__fxstatat@plt+0x2d40>
  404cfc:	tbz	w19, #0, 405614 <__fxstatat@plt+0x3634>
  404d00:	mov	w9, #0x1                   	// #1
  404d04:	stur	x9, [x29, #-32]
  404d08:	adrp	x9, 40a000 <__fxstatat@plt+0x8020>
  404d0c:	add	x9, x9, #0xbc0
  404d10:	mov	x20, xzr
  404d14:	mov	w4, #0x2                   	// #2
  404d18:	stur	x9, [x29, #-64]
  404d1c:	mov	w9, w8
  404d20:	mov	w16, #0x1                   	// #1
  404d24:	mov	w15, w9
  404d28:	ldp	x8, x9, [x29, #-40]
  404d2c:	eor	w17, w16, #0x1
  404d30:	stur	w17, [x29, #-68]
  404d34:	mov	x23, xzr
  404d38:	cmp	x8, #0x0
  404d3c:	cset	w8, eq  // eq = none
  404d40:	cmp	x9, #0x0
  404d44:	cset	w9, ne  // ne = any
  404d48:	cmp	w4, #0x2
  404d4c:	cset	w10, ne  // ne = any
  404d50:	and	w13, w10, w15
  404d54:	and	w12, w9, w16
  404d58:	orr	w10, w10, w17
  404d5c:	and	w17, w9, w13
  404d60:	orr	w9, w13, w16
  404d64:	eor	w9, w9, #0x1
  404d68:	cset	w11, eq  // eq = none
  404d6c:	orr	w8, w8, w9
  404d70:	and	w12, w15, w12
  404d74:	str	w10, [sp, #84]
  404d78:	and	w10, w11, w16
  404d7c:	stur	w8, [x29, #-24]
  404d80:	eor	w8, w15, #0x1
  404d84:	str	w12, [sp, #56]
  404d88:	str	w10, [sp, #76]
  404d8c:	stur	w15, [x29, #-72]
  404d90:	str	w8, [sp, #60]
  404d94:	stp	w16, w4, [x29, #-48]
  404d98:	stur	w17, [x29, #-52]
  404d9c:	cmn	x28, #0x1
  404da0:	b.eq	404db0 <__fxstatat@plt+0x2dd0>  // b.none
  404da4:	cmp	x23, x28
  404da8:	b.ne	404db8 <__fxstatat@plt+0x2dd8>  // b.any
  404dac:	b	405570 <__fxstatat@plt+0x3590>
  404db0:	ldrb	w8, [x24, x23]
  404db4:	cbz	w8, 405578 <__fxstatat@plt+0x3598>
  404db8:	cbz	w17, 404df8 <__fxstatat@plt+0x2e18>
  404dbc:	ldur	x8, [x29, #-32]
  404dc0:	cmp	x8, #0x2
  404dc4:	add	x19, x23, x8
  404dc8:	b.cc	404df0 <__fxstatat@plt+0x2e10>  // b.lo, b.ul, b.last
  404dcc:	cmn	x28, #0x1
  404dd0:	b.ne	404df0 <__fxstatat@plt+0x2e10>  // b.any
  404dd4:	mov	x0, x24
  404dd8:	mov	w26, w14
  404ddc:	bl	401b10 <strlen@plt>
  404de0:	ldp	w17, w16, [x29, #-52]
  404de4:	ldur	w4, [x29, #-44]
  404de8:	mov	w14, w26
  404dec:	mov	x28, x0
  404df0:	cmp	x19, x28
  404df4:	b.ls	404e00 <__fxstatat@plt+0x2e20>  // b.plast
  404df8:	mov	w27, wzr
  404dfc:	b	404e38 <__fxstatat@plt+0x2e58>
  404e00:	ldur	x1, [x29, #-64]
  404e04:	ldur	x2, [x29, #-32]
  404e08:	add	x0, x24, x23
  404e0c:	mov	w19, w14
  404e10:	bl	401d40 <bcmp@plt>
  404e14:	ldur	w9, [x29, #-68]
  404e18:	cmp	w0, #0x0
  404e1c:	cset	w8, ne  // ne = any
  404e20:	cset	w27, eq  // eq = none
  404e24:	orr	w8, w8, w9
  404e28:	tbz	w8, #0, 405670 <__fxstatat@plt+0x3690>
  404e2c:	ldp	w16, w4, [x29, #-48]
  404e30:	ldur	w17, [x29, #-52]
  404e34:	mov	w14, w19
  404e38:	ldrb	w19, [x24, x23]
  404e3c:	cmp	w19, #0x7e
  404e40:	b.hi	405058 <__fxstatat@plt+0x3078>  // b.pmore
  404e44:	adrp	x13, 40a000 <__fxstatat@plt+0x8020>
  404e48:	add	x13, x13, #0xa6b
  404e4c:	adr	x12, 404e70 <__fxstatat@plt+0x2e90>
  404e50:	ldrb	w9, [x13, x19]
  404e54:	add	x12, x12, x9, lsl #2
  404e58:	mov	w10, wzr
  404e5c:	mov	w8, wzr
  404e60:	mov	w26, #0x1                   	// #1
  404e64:	mov	w11, #0x6e                  	// #110
  404e68:	mov	w9, #0x61                  	// #97
  404e6c:	br	x12
  404e70:	ldur	w9, [x29, #-24]
  404e74:	tbnz	w9, #0, 404e94 <__fxstatat@plt+0x2eb4>
  404e78:	ldur	x10, [x29, #-40]
  404e7c:	lsr	w9, w19, #5
  404e80:	ldr	w9, [x10, w9, uxtw #2]
  404e84:	lsr	w9, w9, w19
  404e88:	tbz	w9, #0, 404e94 <__fxstatat@plt+0x2eb4>
  404e8c:	mov	w9, w19
  404e90:	b	404e9c <__fxstatat@plt+0x2ebc>
  404e94:	mov	w9, w19
  404e98:	cbz	w27, 4050bc <__fxstatat@plt+0x30dc>
  404e9c:	tbnz	w16, #0, 405648 <__fxstatat@plt+0x3668>
  404ea0:	cmp	w4, #0x2
  404ea4:	cset	w8, ne  // ne = any
  404ea8:	orr	w8, w8, w14
  404eac:	tbnz	w8, #0, 404ef0 <__fxstatat@plt+0x2f10>
  404eb0:	cmp	x20, x22
  404eb4:	b.cs	404ec0 <__fxstatat@plt+0x2ee0>  // b.hs, b.nlast
  404eb8:	mov	w8, #0x27                  	// #39
  404ebc:	strb	w8, [x21, x20]
  404ec0:	add	x8, x20, #0x1
  404ec4:	cmp	x8, x22
  404ec8:	b.cs	404ed4 <__fxstatat@plt+0x2ef4>  // b.hs, b.nlast
  404ecc:	mov	w10, #0x24                  	// #36
  404ed0:	strb	w10, [x21, x8]
  404ed4:	add	x8, x20, #0x2
  404ed8:	cmp	x8, x22
  404edc:	b.cs	404ee8 <__fxstatat@plt+0x2f08>  // b.hs, b.nlast
  404ee0:	mov	w10, #0x27                  	// #39
  404ee4:	strb	w10, [x21, x8]
  404ee8:	add	x20, x20, #0x3
  404eec:	mov	w14, #0x1                   	// #1
  404ef0:	cmp	x20, x22
  404ef4:	b.cs	404f00 <__fxstatat@plt+0x2f20>  // b.hs, b.nlast
  404ef8:	mov	w8, #0x5c                  	// #92
  404efc:	strb	w8, [x21, x20]
  404f00:	add	x20, x20, #0x1
  404f04:	b	4050f4 <__fxstatat@plt+0x3114>
  404f08:	cmp	x28, #0x1
  404f0c:	b.eq	404f30 <__fxstatat@plt+0x2f50>  // b.none
  404f10:	cmn	x28, #0x1
  404f14:	b.ne	404f34 <__fxstatat@plt+0x2f54>  // b.any
  404f18:	ldrb	w8, [x24, #1]
  404f1c:	cbz	w8, 404f30 <__fxstatat@plt+0x2f50>
  404f20:	mov	w8, wzr
  404f24:	mov	w26, wzr
  404f28:	mov	x28, #0xffffffffffffffff    	// #-1
  404f2c:	b	404e70 <__fxstatat@plt+0x2e90>
  404f30:	cbz	x23, 404f40 <__fxstatat@plt+0x2f60>
  404f34:	mov	w8, wzr
  404f38:	mov	w26, wzr
  404f3c:	b	404e70 <__fxstatat@plt+0x2e90>
  404f40:	mov	w10, #0x1                   	// #1
  404f44:	cmp	w4, #0x2
  404f48:	b.ne	404f50 <__fxstatat@plt+0x2f70>  // b.any
  404f4c:	tbnz	w16, #0, 405648 <__fxstatat@plt+0x3668>
  404f50:	mov	w8, wzr
  404f54:	mov	w26, w10
  404f58:	b	404e70 <__fxstatat@plt+0x2e90>
  404f5c:	cmp	w4, #0x2
  404f60:	b.ne	4050a4 <__fxstatat@plt+0x30c4>  // b.any
  404f64:	tbz	w16, #0, 4050b0 <__fxstatat@plt+0x30d0>
  404f68:	b	405648 <__fxstatat@plt+0x3668>
  404f6c:	mov	w9, #0x66                  	// #102
  404f70:	b	405110 <__fxstatat@plt+0x3130>
  404f74:	mov	w11, #0x74                  	// #116
  404f78:	b	404f88 <__fxstatat@plt+0x2fa8>
  404f7c:	mov	w9, #0x62                  	// #98
  404f80:	b	405110 <__fxstatat@plt+0x3130>
  404f84:	mov	w11, #0x72                  	// #114
  404f88:	ldr	w8, [sp, #84]
  404f8c:	mov	w9, w11
  404f90:	tbnz	w8, #0, 405110 <__fxstatat@plt+0x3130>
  404f94:	b	405648 <__fxstatat@plt+0x3668>
  404f98:	ldur	w8, [x29, #-72]
  404f9c:	tbz	w8, #0, 405124 <__fxstatat@plt+0x3144>
  404fa0:	cmp	w4, #0x2
  404fa4:	tbnz	w16, #0, 405758 <__fxstatat@plt+0x3778>
  404fa8:	cset	w8, ne  // ne = any
  404fac:	orr	w8, w8, w14
  404fb0:	tbz	w8, #0, 405458 <__fxstatat@plt+0x3478>
  404fb4:	mov	x8, x20
  404fb8:	b	405498 <__fxstatat@plt+0x34b8>
  404fbc:	cmp	w4, #0x5
  404fc0:	b.eq	405248 <__fxstatat@plt+0x3268>  // b.none
  404fc4:	cmp	w4, #0x2
  404fc8:	b.ne	4052f8 <__fxstatat@plt+0x3318>  // b.any
  404fcc:	tbz	w16, #0, 4052f8 <__fxstatat@plt+0x3318>
  404fd0:	b	405648 <__fxstatat@plt+0x3668>
  404fd4:	mov	w9, #0x76                  	// #118
  404fd8:	b	405110 <__fxstatat@plt+0x3130>
  404fdc:	cmp	w4, #0x2
  404fe0:	b.ne	405134 <__fxstatat@plt+0x3154>  // b.any
  404fe4:	tbnz	w16, #0, 405648 <__fxstatat@plt+0x3668>
  404fe8:	ldr	x10, [sp, #64]
  404fec:	cmp	x22, #0x0
  404ff0:	cset	w8, eq  // eq = none
  404ff4:	cmp	x10, #0x0
  404ff8:	cset	w9, ne  // ne = any
  404ffc:	orr	w8, w9, w8
  405000:	cmp	w8, #0x0
  405004:	csel	x10, x10, x22, ne  // ne = any
  405008:	csel	x22, x22, xzr, ne  // ne = any
  40500c:	cmp	x20, x22
  405010:	str	x10, [sp, #64]
  405014:	b.cs	405020 <__fxstatat@plt+0x3040>  // b.hs, b.nlast
  405018:	mov	w8, #0x27                  	// #39
  40501c:	strb	w8, [x21, x20]
  405020:	add	x8, x20, #0x1
  405024:	cmp	x8, x22
  405028:	b.cs	405034 <__fxstatat@plt+0x3054>  // b.hs, b.nlast
  40502c:	mov	w9, #0x5c                  	// #92
  405030:	strb	w9, [x21, x8]
  405034:	add	x8, x20, #0x2
  405038:	cmp	x8, x22
  40503c:	b.cs	405048 <__fxstatat@plt+0x3068>  // b.hs, b.nlast
  405040:	mov	w9, #0x27                  	// #39
  405044:	strb	w9, [x21, x8]
  405048:	mov	w14, wzr
  40504c:	mov	w8, wzr
  405050:	add	x20, x20, #0x3
  405054:	b	405138 <__fxstatat@plt+0x3158>
  405058:	ldr	x8, [sp, #48]
  40505c:	str	w14, [sp, #28]
  405060:	cmp	x8, #0x1
  405064:	b.ne	40514c <__fxstatat@plt+0x316c>  // b.any
  405068:	bl	401e30 <__ctype_b_loc@plt>
  40506c:	ldr	x8, [x0]
  405070:	mov	w11, #0x1                   	// #1
  405074:	ldrh	w8, [x8, x19, lsl #1]
  405078:	ubfx	w26, w8, #14, #1
  40507c:	ldr	w8, [sp, #60]
  405080:	ldp	w16, w4, [x29, #-48]
  405084:	ldr	w14, [sp, #28]
  405088:	ldur	w17, [x29, #-52]
  40508c:	cmp	x11, #0x1
  405090:	orr	w8, w26, w8
  405094:	b.hi	405308 <__fxstatat@plt+0x3328>  // b.pmore
  405098:	tbz	w8, #0, 405308 <__fxstatat@plt+0x3328>
  40509c:	mov	w8, wzr
  4050a0:	b	404e70 <__fxstatat@plt+0x2e90>
  4050a4:	ldr	w8, [sp, #56]
  4050a8:	mov	w9, #0x5c                  	// #92
  4050ac:	tbz	w8, #0, 405110 <__fxstatat@plt+0x3130>
  4050b0:	mov	w8, wzr
  4050b4:	mov	w26, wzr
  4050b8:	mov	w19, #0x5c                  	// #92
  4050bc:	tbnz	w8, #0, 4050f0 <__fxstatat@plt+0x3110>
  4050c0:	tbz	w14, #0, 4050f0 <__fxstatat@plt+0x3110>
  4050c4:	cmp	x20, x22
  4050c8:	b.cs	4050d4 <__fxstatat@plt+0x30f4>  // b.hs, b.nlast
  4050cc:	mov	w8, #0x27                  	// #39
  4050d0:	strb	w8, [x21, x20]
  4050d4:	add	x8, x20, #0x1
  4050d8:	cmp	x8, x22
  4050dc:	b.cs	4050e8 <__fxstatat@plt+0x3108>  // b.hs, b.nlast
  4050e0:	mov	w9, #0x27                  	// #39
  4050e4:	strb	w9, [x21, x8]
  4050e8:	mov	w14, wzr
  4050ec:	add	x20, x20, #0x2
  4050f0:	mov	w9, w19
  4050f4:	cmp	x20, x22
  4050f8:	b.cs	405100 <__fxstatat@plt+0x3120>  // b.hs, b.nlast
  4050fc:	strb	w9, [x21, x20]
  405100:	add	x20, x20, #0x1
  405104:	and	w25, w25, w26
  405108:	add	x23, x23, #0x1
  40510c:	b	404d9c <__fxstatat@plt+0x2dbc>
  405110:	ldur	w10, [x29, #-72]
  405114:	mov	w8, wzr
  405118:	mov	w26, wzr
  40511c:	tbz	w10, #0, 404e70 <__fxstatat@plt+0x2e90>
  405120:	b	404e9c <__fxstatat@plt+0x2ebc>
  405124:	ldr	w8, [sp, #80]
  405128:	tbnz	w8, #0, 405108 <__fxstatat@plt+0x3128>
  40512c:	mov	w19, wzr
  405130:	b	404f34 <__fxstatat@plt+0x2f54>
  405134:	mov	w8, wzr
  405138:	mov	w9, #0x1                   	// #1
  40513c:	mov	w19, #0x27                  	// #39
  405140:	str	w9, [sp, #72]
  405144:	mov	w26, #0x1                   	// #1
  405148:	b	404e70 <__fxstatat@plt+0x2e90>
  40514c:	cmn	x28, #0x1
  405150:	stur	xzr, [x29, #-16]
  405154:	b.ne	405164 <__fxstatat@plt+0x3184>  // b.any
  405158:	mov	x0, x24
  40515c:	bl	401b10 <strlen@plt>
  405160:	mov	x28, x0
  405164:	ldr	x8, [sp, #96]
  405168:	mov	x11, xzr
  40516c:	mov	w26, #0x1                   	// #1
  405170:	str	x21, [sp, #32]
  405174:	add	x8, x8, x23
  405178:	str	x8, [sp, #16]
  40517c:	add	x21, x11, x23
  405180:	add	x1, x24, x21
  405184:	sub	x2, x28, x21
  405188:	sub	x0, x29, #0x14
  40518c:	sub	x3, x29, #0x10
  405190:	str	x11, [sp, #40]
  405194:	bl	407ca8 <__fxstatat@plt+0x5cc8>
  405198:	cbz	x0, 405550 <__fxstatat@plt+0x3570>
  40519c:	mov	x24, x0
  4051a0:	cmn	x0, #0x1
  4051a4:	b.eq	40554c <__fxstatat@plt+0x356c>  // b.none
  4051a8:	cmn	x24, #0x2
  4051ac:	b.eq	405510 <__fxstatat@plt+0x3530>  // b.none
  4051b0:	ldr	w9, [sp, #76]
  4051b4:	ldr	x21, [sp, #32]
  4051b8:	cmp	x24, #0x2
  4051bc:	cset	w8, cc  // cc = lo, ul, last
  4051c0:	eor	w9, w9, #0x1
  4051c4:	mov	x12, #0x2b                  	// #43
  4051c8:	orr	w8, w9, w8
  4051cc:	mov	w11, #0x1                   	// #1
  4051d0:	movk	x12, #0x2, lsl #32
  4051d4:	tbnz	w8, #0, 405210 <__fxstatat@plt+0x3230>
  4051d8:	ldr	x9, [sp, #40]
  4051dc:	ldr	x10, [sp, #16]
  4051e0:	sub	x8, x24, #0x1
  4051e4:	add	x9, x10, x9
  4051e8:	ldrb	w10, [x9]
  4051ec:	sub	w10, w10, #0x5b
  4051f0:	cmp	w10, #0x21
  4051f4:	b.hi	405204 <__fxstatat@plt+0x3224>  // b.pmore
  4051f8:	lsl	x10, x11, x10
  4051fc:	tst	x10, x12
  405200:	b.ne	40567c <__fxstatat@plt+0x369c>  // b.any
  405204:	subs	x8, x8, #0x1
  405208:	add	x9, x9, #0x1
  40520c:	b.ne	4051e8 <__fxstatat@plt+0x3208>  // b.any
  405210:	ldur	w0, [x29, #-20]
  405214:	bl	401f70 <iswprint@plt>
  405218:	ldr	x21, [sp, #40]
  40521c:	cmp	w0, #0x0
  405220:	cset	w8, ne  // ne = any
  405224:	sub	x0, x29, #0x10
  405228:	and	w26, w26, w8
  40522c:	add	x21, x24, x21
  405230:	bl	401dd0 <mbsinit@plt>
  405234:	mov	x11, x21
  405238:	ldr	x21, [sp, #32]
  40523c:	ldur	x24, [x29, #-80]
  405240:	cbz	w0, 40517c <__fxstatat@plt+0x319c>
  405244:	b	40507c <__fxstatat@plt+0x309c>
  405248:	ldr	w8, [sp, #80]
  40524c:	tbz	w8, #2, 4052f8 <__fxstatat@plt+0x3318>
  405250:	add	x9, x23, #0x2
  405254:	cmp	x9, x28
  405258:	b.cs	4052f8 <__fxstatat@plt+0x3318>  // b.hs, b.nlast
  40525c:	add	x8, x23, x24
  405260:	ldrb	w8, [x8, #1]
  405264:	cmp	w8, #0x3f
  405268:	b.ne	4052f8 <__fxstatat@plt+0x3318>  // b.any
  40526c:	ldrb	w19, [x24, x9]
  405270:	mov	w8, wzr
  405274:	cmp	w19, #0x3e
  405278:	b.hi	405564 <__fxstatat@plt+0x3584>  // b.pmore
  40527c:	mov	w10, #0x1                   	// #1
  405280:	mov	x11, #0xa38200000000        	// #179778741075968
  405284:	lsl	x10, x10, x19
  405288:	movk	x11, #0x7000, lsl #48
  40528c:	tst	x10, x11
  405290:	b.eq	405564 <__fxstatat@plt+0x3584>  // b.none
  405294:	tbnz	w16, #0, 405648 <__fxstatat@plt+0x3668>
  405298:	cmp	x20, x22
  40529c:	b.cs	4052a8 <__fxstatat@plt+0x32c8>  // b.hs, b.nlast
  4052a0:	mov	w8, #0x3f                  	// #63
  4052a4:	strb	w8, [x21, x20]
  4052a8:	add	x8, x20, #0x1
  4052ac:	cmp	x8, x22
  4052b0:	b.cs	4052bc <__fxstatat@plt+0x32dc>  // b.hs, b.nlast
  4052b4:	mov	w10, #0x22                  	// #34
  4052b8:	strb	w10, [x21, x8]
  4052bc:	add	x8, x20, #0x2
  4052c0:	cmp	x8, x22
  4052c4:	b.cs	4052d0 <__fxstatat@plt+0x32f0>  // b.hs, b.nlast
  4052c8:	mov	w10, #0x22                  	// #34
  4052cc:	strb	w10, [x21, x8]
  4052d0:	add	x8, x20, #0x3
  4052d4:	cmp	x8, x22
  4052d8:	b.cs	4052e4 <__fxstatat@plt+0x3304>  // b.hs, b.nlast
  4052dc:	mov	w10, #0x3f                  	// #63
  4052e0:	strb	w10, [x21, x8]
  4052e4:	mov	w8, wzr
  4052e8:	mov	w26, wzr
  4052ec:	add	x20, x20, #0x4
  4052f0:	mov	x23, x9
  4052f4:	b	404e70 <__fxstatat@plt+0x2e90>
  4052f8:	mov	w8, wzr
  4052fc:	mov	w26, wzr
  405300:	mov	w19, #0x3f                  	// #63
  405304:	b	404e70 <__fxstatat@plt+0x2e90>
  405308:	mov	w10, wzr
  40530c:	add	x9, x11, x23
  405310:	tbz	w8, #0, 405370 <__fxstatat@plt+0x3390>
  405314:	b	40541c <__fxstatat@plt+0x343c>
  405318:	and	w12, w10, #0x1
  40531c:	orn	w12, w12, w14
  405320:	tbnz	w12, #0, 405350 <__fxstatat@plt+0x3370>
  405324:	cmp	x20, x22
  405328:	b.cs	405334 <__fxstatat@plt+0x3354>  // b.hs, b.nlast
  40532c:	mov	w12, #0x27                  	// #39
  405330:	strb	w12, [x21, x20]
  405334:	add	x12, x20, #0x1
  405338:	cmp	x12, x22
  40533c:	b.cs	405348 <__fxstatat@plt+0x3368>  // b.hs, b.nlast
  405340:	mov	w13, #0x27                  	// #39
  405344:	strb	w13, [x21, x12]
  405348:	mov	w14, wzr
  40534c:	add	x20, x20, #0x2
  405350:	cmp	x20, x22
  405354:	b.cs	40535c <__fxstatat@plt+0x337c>  // b.hs, b.nlast
  405358:	strb	w19, [x21, x20]
  40535c:	ldr	x12, [sp, #96]
  405360:	add	x20, x20, #0x1
  405364:	ldrb	w19, [x12, x23]
  405368:	mov	x23, x11
  40536c:	tbnz	w8, #0, 40541c <__fxstatat@plt+0x343c>
  405370:	tbnz	w16, #0, 405648 <__fxstatat@plt+0x3668>
  405374:	cmp	w4, #0x2
  405378:	cset	w10, ne  // ne = any
  40537c:	orr	w10, w10, w14
  405380:	tbnz	w10, #0, 4053c4 <__fxstatat@plt+0x33e4>
  405384:	cmp	x20, x22
  405388:	b.cs	405394 <__fxstatat@plt+0x33b4>  // b.hs, b.nlast
  40538c:	mov	w10, #0x27                  	// #39
  405390:	strb	w10, [x21, x20]
  405394:	add	x10, x20, #0x1
  405398:	cmp	x10, x22
  40539c:	b.cs	4053a8 <__fxstatat@plt+0x33c8>  // b.hs, b.nlast
  4053a0:	mov	w11, #0x24                  	// #36
  4053a4:	strb	w11, [x21, x10]
  4053a8:	add	x10, x20, #0x2
  4053ac:	cmp	x10, x22
  4053b0:	b.cs	4053bc <__fxstatat@plt+0x33dc>  // b.hs, b.nlast
  4053b4:	mov	w11, #0x27                  	// #39
  4053b8:	strb	w11, [x21, x10]
  4053bc:	add	x20, x20, #0x3
  4053c0:	mov	w14, #0x1                   	// #1
  4053c4:	cmp	x20, x22
  4053c8:	b.cs	4053d4 <__fxstatat@plt+0x33f4>  // b.hs, b.nlast
  4053cc:	mov	w10, #0x5c                  	// #92
  4053d0:	strb	w10, [x21, x20]
  4053d4:	add	x10, x20, #0x1
  4053d8:	cmp	x10, x22
  4053dc:	b.cs	4053ec <__fxstatat@plt+0x340c>  // b.hs, b.nlast
  4053e0:	mov	w11, #0x30                  	// #48
  4053e4:	bfxil	w11, w19, #6, #2
  4053e8:	strb	w11, [x21, x10]
  4053ec:	add	x10, x20, #0x2
  4053f0:	cmp	x10, x22
  4053f4:	b.cs	405404 <__fxstatat@plt+0x3424>  // b.hs, b.nlast
  4053f8:	mov	w11, #0x30                  	// #48
  4053fc:	bfxil	w11, w19, #3, #3
  405400:	strb	w11, [x21, x10]
  405404:	mov	w11, #0x30                  	// #48
  405408:	bfxil	w11, w19, #0, #3
  40540c:	add	x20, x20, #0x3
  405410:	mov	w10, #0x1                   	// #1
  405414:	mov	w19, w11
  405418:	b	405440 <__fxstatat@plt+0x3460>
  40541c:	tbz	w27, #0, 40543c <__fxstatat@plt+0x345c>
  405420:	cmp	x20, x22
  405424:	b.cs	405430 <__fxstatat@plt+0x3450>  // b.hs, b.nlast
  405428:	mov	w11, #0x5c                  	// #92
  40542c:	strb	w11, [x21, x20]
  405430:	mov	w27, wzr
  405434:	add	x20, x20, #0x1
  405438:	b	405440 <__fxstatat@plt+0x3460>
  40543c:	mov	w27, wzr
  405440:	add	x11, x23, #0x1
  405444:	cmp	x9, x11
  405448:	b.hi	405318 <__fxstatat@plt+0x3338>  // b.pmore
  40544c:	and	w8, w10, #0x1
  405450:	tbz	w8, #0, 4050c0 <__fxstatat@plt+0x30e0>
  405454:	b	4050f0 <__fxstatat@plt+0x3110>
  405458:	cmp	x20, x22
  40545c:	b.cs	405468 <__fxstatat@plt+0x3488>  // b.hs, b.nlast
  405460:	mov	w8, #0x27                  	// #39
  405464:	strb	w8, [x21, x20]
  405468:	add	x8, x20, #0x1
  40546c:	cmp	x8, x22
  405470:	b.cs	40547c <__fxstatat@plt+0x349c>  // b.hs, b.nlast
  405474:	mov	w9, #0x24                  	// #36
  405478:	strb	w9, [x21, x8]
  40547c:	add	x8, x20, #0x2
  405480:	cmp	x8, x22
  405484:	b.cs	405490 <__fxstatat@plt+0x34b0>  // b.hs, b.nlast
  405488:	mov	w9, #0x27                  	// #39
  40548c:	strb	w9, [x21, x8]
  405490:	add	x8, x20, #0x3
  405494:	mov	w14, #0x1                   	// #1
  405498:	cmp	x8, x22
  40549c:	b.cs	4054a8 <__fxstatat@plt+0x34c8>  // b.hs, b.nlast
  4054a0:	mov	w9, #0x5c                  	// #92
  4054a4:	strb	w9, [x21, x8]
  4054a8:	cmp	w4, #0x2
  4054ac:	add	x20, x8, #0x1
  4054b0:	b.eq	405500 <__fxstatat@plt+0x3520>  // b.none
  4054b4:	add	x9, x23, #0x1
  4054b8:	cmp	x9, x28
  4054bc:	b.cs	405500 <__fxstatat@plt+0x3520>  // b.hs, b.nlast
  4054c0:	ldrb	w9, [x24, x9]
  4054c4:	sub	w9, w9, #0x30
  4054c8:	cmp	w9, #0x9
  4054cc:	b.hi	405500 <__fxstatat@plt+0x3520>  // b.pmore
  4054d0:	cmp	x20, x22
  4054d4:	b.cs	4054e0 <__fxstatat@plt+0x3500>  // b.hs, b.nlast
  4054d8:	mov	w9, #0x30                  	// #48
  4054dc:	strb	w9, [x21, x20]
  4054e0:	add	x9, x8, #0x2
  4054e4:	cmp	x9, x22
  4054e8:	b.cs	4054f4 <__fxstatat@plt+0x3514>  // b.hs, b.nlast
  4054ec:	mov	w10, #0x30                  	// #48
  4054f0:	strb	w10, [x21, x9]
  4054f4:	mov	w26, wzr
  4054f8:	add	x20, x8, #0x3
  4054fc:	b	405504 <__fxstatat@plt+0x3524>
  405500:	mov	w26, wzr
  405504:	mov	w8, #0x1                   	// #1
  405508:	mov	w19, #0x30                  	// #48
  40550c:	b	404e70 <__fxstatat@plt+0x2e90>
  405510:	cmp	x28, x21
  405514:	b.ls	40554c <__fxstatat@plt+0x356c>  // b.plast
  405518:	ldur	x24, [x29, #-80]
  40551c:	ldp	x21, x11, [sp, #32]
  405520:	sub	x8, x28, x23
  405524:	add	x9, x24, x23
  405528:	ldrb	w10, [x9, x11]
  40552c:	cbz	w10, 40555c <__fxstatat@plt+0x357c>
  405530:	add	x11, x11, #0x1
  405534:	add	x10, x23, x11
  405538:	cmp	x10, x28
  40553c:	b.cc	405528 <__fxstatat@plt+0x3548>  // b.lo, b.ul, b.last
  405540:	mov	w26, wzr
  405544:	mov	x11, x8
  405548:	b	40507c <__fxstatat@plt+0x309c>
  40554c:	mov	w26, wzr
  405550:	ldp	x21, x11, [sp, #32]
  405554:	ldur	x24, [x29, #-80]
  405558:	b	40507c <__fxstatat@plt+0x309c>
  40555c:	mov	w26, wzr
  405560:	b	40507c <__fxstatat@plt+0x309c>
  405564:	mov	w19, #0x3f                  	// #63
  405568:	mov	w26, w8
  40556c:	b	404e70 <__fxstatat@plt+0x2e90>
  405570:	mov	x28, x23
  405574:	b	40557c <__fxstatat@plt+0x359c>
  405578:	mov	x28, #0xffffffffffffffff    	// #-1
  40557c:	cmp	w4, #0x2
  405580:	ldur	w10, [x29, #-72]
  405584:	cset	w8, eq  // eq = none
  405588:	cmp	x20, #0x0
  40558c:	cset	w9, eq  // eq = none
  405590:	and	w8, w8, w9
  405594:	and	w8, w16, w8
  405598:	tbnz	w8, #0, 40564c <__fxstatat@plt+0x366c>
  40559c:	cmp	w4, #0x2
  4055a0:	cset	w8, ne  // ne = any
  4055a4:	orr	w8, w16, w8
  4055a8:	tbnz	w8, #0, 405718 <__fxstatat@plt+0x3738>
  4055ac:	ldr	w8, [sp, #72]
  4055b0:	eor	w8, w8, #0x1
  4055b4:	tbnz	w8, #0, 405718 <__fxstatat@plt+0x3738>
  4055b8:	tbnz	w25, #0, 4056e8 <__fxstatat@plt+0x3708>
  4055bc:	ldr	x24, [sp, #64]
  4055c0:	mov	w19, wzr
  4055c4:	cbz	x24, 405714 <__fxstatat@plt+0x3734>
  4055c8:	mov	w4, #0x2                   	// #2
  4055cc:	mov	w8, w10
  4055d0:	mov	w25, w19
  4055d4:	mov	w16, w19
  4055d8:	cbz	x22, 404bc8 <__fxstatat@plt+0x2be8>
  4055dc:	b	405718 <__fxstatat@plt+0x3738>
  4055e0:	mov	w16, wzr
  4055e4:	cbz	x22, 4055f0 <__fxstatat@plt+0x3610>
  4055e8:	mov	w8, #0x22                  	// #34
  4055ec:	strb	w8, [x21]
  4055f0:	adrp	x8, 40a000 <__fxstatat@plt+0x8020>
  4055f4:	add	x8, x8, #0xbbc
  4055f8:	stur	x8, [x29, #-64]
  4055fc:	mov	w8, #0x1                   	// #1
  405600:	mov	w20, #0x1                   	// #1
  405604:	mov	w4, #0x5                   	// #5
  405608:	stur	x8, [x29, #-32]
  40560c:	mov	w9, #0x1                   	// #1
  405610:	b	404d24 <__fxstatat@plt+0x2d44>
  405614:	mov	w9, #0x1                   	// #1
  405618:	mov	w16, wzr
  40561c:	cbz	x22, 405628 <__fxstatat@plt+0x3648>
  405620:	mov	w8, #0x27                  	// #39
  405624:	strb	w8, [x21]
  405628:	adrp	x8, 40a000 <__fxstatat@plt+0x8020>
  40562c:	add	x8, x8, #0xbc0
  405630:	stur	x8, [x29, #-64]
  405634:	mov	w8, #0x1                   	// #1
  405638:	mov	w4, #0x2                   	// #2
  40563c:	mov	w20, #0x1                   	// #1
  405640:	stur	x8, [x29, #-32]
  405644:	b	404d24 <__fxstatat@plt+0x2d44>
  405648:	ldur	w10, [x29, #-72]
  40564c:	tst	w10, #0x1
  405650:	mov	w8, #0x2                   	// #2
  405654:	mov	w9, #0x4                   	// #4
  405658:	csel	w8, w9, w8, ne  // ne = any
  40565c:	cmp	w4, #0x2
  405660:	b.ne	405668 <__fxstatat@plt+0x3688>  // b.any
  405664:	mov	w4, w8
  405668:	ldr	x7, [sp, #88]
  40566c:	b	405698 <__fxstatat@plt+0x36b8>
  405670:	ldr	x7, [sp, #88]
  405674:	ldur	w4, [x29, #-44]
  405678:	b	405698 <__fxstatat@plt+0x36b8>
  40567c:	ldur	w8, [x29, #-72]
  405680:	ldr	x7, [sp, #88]
  405684:	ldur	x24, [x29, #-80]
  405688:	mov	w9, #0x4                   	// #4
  40568c:	tst	w8, #0x1
  405690:	mov	w8, #0x2                   	// #2
  405694:	csel	w4, w9, w8, ne  // ne = any
  405698:	ldr	w8, [sp, #80]
  40569c:	mov	x0, x21
  4056a0:	mov	x1, x22
  4056a4:	mov	x2, x24
  4056a8:	and	w5, w8, #0xfffffffd
  4056ac:	ldur	x8, [x29, #-88]
  4056b0:	mov	x3, x28
  4056b4:	mov	x6, xzr
  4056b8:	str	x8, [sp]
  4056bc:	bl	404b44 <__fxstatat@plt+0x2b64>
  4056c0:	mov	x20, x0
  4056c4:	mov	x0, x20
  4056c8:	ldp	x20, x19, [sp, #272]
  4056cc:	ldp	x22, x21, [sp, #256]
  4056d0:	ldp	x24, x23, [sp, #240]
  4056d4:	ldp	x26, x25, [sp, #224]
  4056d8:	ldp	x28, x27, [sp, #208]
  4056dc:	ldp	x29, x30, [sp, #192]
  4056e0:	add	sp, sp, #0x120
  4056e4:	ret
  4056e8:	ldur	x8, [x29, #-88]
  4056ec:	ldr	x1, [sp, #64]
  4056f0:	ldur	x2, [x29, #-80]
  4056f4:	ldr	w5, [sp, #80]
  4056f8:	ldur	x6, [x29, #-40]
  4056fc:	ldr	x7, [sp, #88]
  405700:	mov	w4, #0x5                   	// #5
  405704:	str	x8, [sp]
  405708:	mov	x0, x21
  40570c:	mov	x3, x28
  405710:	b	4056bc <__fxstatat@plt+0x36dc>
  405714:	mov	w16, w19
  405718:	ldur	x8, [x29, #-64]
  40571c:	cbz	x8, 405748 <__fxstatat@plt+0x3768>
  405720:	tbnz	w16, #0, 405748 <__fxstatat@plt+0x3768>
  405724:	ldrb	w9, [x8]
  405728:	cbz	w9, 405748 <__fxstatat@plt+0x3768>
  40572c:	add	x8, x8, #0x1
  405730:	cmp	x20, x22
  405734:	b.cs	40573c <__fxstatat@plt+0x375c>  // b.hs, b.nlast
  405738:	strb	w9, [x21, x20]
  40573c:	ldrb	w9, [x8], #1
  405740:	add	x20, x20, #0x1
  405744:	cbnz	w9, 405730 <__fxstatat@plt+0x3750>
  405748:	cmp	x20, x22
  40574c:	b.cs	4056c4 <__fxstatat@plt+0x36e4>  // b.hs, b.nlast
  405750:	strb	wzr, [x21, x20]
  405754:	b	4056c4 <__fxstatat@plt+0x36e4>
  405758:	b.ne	405668 <__fxstatat@plt+0x3688>  // b.any
  40575c:	mov	w4, #0x4                   	// #4
  405760:	b	405668 <__fxstatat@plt+0x3688>
  405764:	bl	401dc0 <abort@plt>
  405768:	mov	x3, x2
  40576c:	mov	x2, xzr
  405770:	b	405774 <__fxstatat@plt+0x3794>
  405774:	sub	sp, sp, #0x70
  405778:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  40577c:	add	x8, x8, #0x368
  405780:	cmp	x3, #0x0
  405784:	stp	x29, x30, [sp, #16]
  405788:	stp	x28, x27, [sp, #32]
  40578c:	stp	x26, x25, [sp, #48]
  405790:	stp	x24, x23, [sp, #64]
  405794:	stp	x22, x21, [sp, #80]
  405798:	stp	x20, x19, [sp, #96]
  40579c:	add	x29, sp, #0x10
  4057a0:	mov	x19, x2
  4057a4:	mov	x22, x1
  4057a8:	mov	x23, x0
  4057ac:	csel	x21, x8, x3, eq  // eq = none
  4057b0:	bl	401f90 <__errno_location@plt>
  4057b4:	ldp	w4, w8, [x21]
  4057b8:	cmp	x19, #0x0
  4057bc:	ldp	x7, x9, [x21, #40]
  4057c0:	ldr	w28, [x0]
  4057c4:	cset	w10, eq  // eq = none
  4057c8:	orr	w25, w8, w10
  4057cc:	add	x26, x21, #0x8
  4057d0:	mov	x24, x0
  4057d4:	mov	x0, xzr
  4057d8:	mov	x1, xzr
  4057dc:	mov	x2, x23
  4057e0:	mov	x3, x22
  4057e4:	mov	w5, w25
  4057e8:	mov	x6, x26
  4057ec:	str	x9, [sp]
  4057f0:	bl	404b44 <__fxstatat@plt+0x2b64>
  4057f4:	add	x27, x0, #0x1
  4057f8:	mov	x20, x0
  4057fc:	mov	x0, x27
  405800:	bl	4070e0 <__fxstatat@plt+0x5100>
  405804:	ldr	w4, [x21]
  405808:	ldp	x7, x8, [x21, #40]
  40580c:	mov	x1, x27
  405810:	mov	x2, x23
  405814:	mov	x3, x22
  405818:	mov	w5, w25
  40581c:	mov	x6, x26
  405820:	mov	x21, x0
  405824:	str	x8, [sp]
  405828:	bl	404b44 <__fxstatat@plt+0x2b64>
  40582c:	str	w28, [x24]
  405830:	cbz	x19, 405838 <__fxstatat@plt+0x3858>
  405834:	str	x20, [x19]
  405838:	mov	x0, x21
  40583c:	ldp	x20, x19, [sp, #96]
  405840:	ldp	x22, x21, [sp, #80]
  405844:	ldp	x24, x23, [sp, #64]
  405848:	ldp	x26, x25, [sp, #48]
  40584c:	ldp	x28, x27, [sp, #32]
  405850:	ldp	x29, x30, [sp, #16]
  405854:	add	sp, sp, #0x70
  405858:	ret
  40585c:	stp	x29, x30, [sp, #-64]!
  405860:	stp	x20, x19, [sp, #48]
  405864:	adrp	x20, 41c000 <__fxstatat@plt+0x1a020>
  405868:	stp	x22, x21, [sp, #32]
  40586c:	ldr	w8, [x20, #704]
  405870:	adrp	x21, 41c000 <__fxstatat@plt+0x1a020>
  405874:	ldr	x19, [x21, #696]
  405878:	str	x23, [sp, #16]
  40587c:	cmp	w8, #0x2
  405880:	mov	x29, sp
  405884:	b.lt	4058a8 <__fxstatat@plt+0x38c8>  // b.tstop
  405888:	add	x22, x19, #0x18
  40588c:	mov	w23, #0x1                   	// #1
  405890:	ldr	x0, [x22], #16
  405894:	bl	401e50 <free@plt>
  405898:	ldrsw	x8, [x20, #704]
  40589c:	add	x23, x23, #0x1
  4058a0:	cmp	x23, x8
  4058a4:	b.lt	405890 <__fxstatat@plt+0x38b0>  // b.tstop
  4058a8:	ldr	x0, [x19, #8]
  4058ac:	adrp	x23, 41c000 <__fxstatat@plt+0x1a020>
  4058b0:	add	x23, x23, #0x3a0
  4058b4:	adrp	x22, 41c000 <__fxstatat@plt+0x1a020>
  4058b8:	cmp	x0, x23
  4058bc:	add	x22, x22, #0x2c8
  4058c0:	b.eq	4058d0 <__fxstatat@plt+0x38f0>  // b.none
  4058c4:	bl	401e50 <free@plt>
  4058c8:	mov	w8, #0x100                 	// #256
  4058cc:	stp	x8, x23, [x22]
  4058d0:	cmp	x19, x22
  4058d4:	b.eq	4058e4 <__fxstatat@plt+0x3904>  // b.none
  4058d8:	mov	x0, x19
  4058dc:	bl	401e50 <free@plt>
  4058e0:	str	x22, [x21, #696]
  4058e4:	mov	w8, #0x1                   	// #1
  4058e8:	str	w8, [x20, #704]
  4058ec:	ldp	x20, x19, [sp, #48]
  4058f0:	ldp	x22, x21, [sp, #32]
  4058f4:	ldr	x23, [sp, #16]
  4058f8:	ldp	x29, x30, [sp], #64
  4058fc:	ret
  405900:	adrp	x3, 41c000 <__fxstatat@plt+0x1a020>
  405904:	add	x3, x3, #0x368
  405908:	mov	x2, #0xffffffffffffffff    	// #-1
  40590c:	b	405910 <__fxstatat@plt+0x3930>
  405910:	sub	sp, sp, #0x80
  405914:	stp	x29, x30, [sp, #32]
  405918:	add	x29, sp, #0x20
  40591c:	stp	x28, x27, [sp, #48]
  405920:	stp	x26, x25, [sp, #64]
  405924:	stp	x24, x23, [sp, #80]
  405928:	stp	x22, x21, [sp, #96]
  40592c:	stp	x20, x19, [sp, #112]
  405930:	mov	x22, x3
  405934:	stur	x2, [x29, #-8]
  405938:	mov	x21, x1
  40593c:	mov	w23, w0
  405940:	bl	401f90 <__errno_location@plt>
  405944:	tbnz	w23, #31, 405a94 <__fxstatat@plt+0x3ab4>
  405948:	adrp	x25, 41c000 <__fxstatat@plt+0x1a020>
  40594c:	ldr	w8, [x25, #704]
  405950:	adrp	x28, 41c000 <__fxstatat@plt+0x1a020>
  405954:	ldr	w20, [x0]
  405958:	ldr	x27, [x28, #696]
  40595c:	mov	x19, x0
  405960:	cmp	w8, w23
  405964:	b.gt	4059d0 <__fxstatat@plt+0x39f0>
  405968:	mov	w8, #0x7fffffff            	// #2147483647
  40596c:	cmp	w23, w8
  405970:	stur	w20, [x29, #-12]
  405974:	b.eq	405a98 <__fxstatat@plt+0x3ab8>  // b.none
  405978:	adrp	x20, 41c000 <__fxstatat@plt+0x1a020>
  40597c:	add	x20, x20, #0x2c8
  405980:	add	w26, w23, #0x1
  405984:	cmp	x27, x20
  405988:	csel	x0, xzr, x27, eq  // eq = none
  40598c:	sbfiz	x1, x26, #4, #32
  405990:	bl	407130 <__fxstatat@plt+0x5150>
  405994:	mov	x24, x0
  405998:	cmp	x27, x20
  40599c:	str	x0, [x28, #696]
  4059a0:	b.ne	4059ac <__fxstatat@plt+0x39cc>  // b.any
  4059a4:	ldr	q0, [x20]
  4059a8:	str	q0, [x24]
  4059ac:	ldrsw	x8, [x25, #704]
  4059b0:	mov	w1, wzr
  4059b4:	add	x0, x24, x8, lsl #4
  4059b8:	sub	w8, w26, w8
  4059bc:	sbfiz	x2, x8, #4, #32
  4059c0:	bl	401d00 <memset@plt>
  4059c4:	ldur	w20, [x29, #-12]
  4059c8:	mov	x27, x24
  4059cc:	str	w26, [x25, #704]
  4059d0:	add	x28, x27, w23, uxtw #4
  4059d4:	mov	x27, x28
  4059d8:	ldr	x26, [x28]
  4059dc:	ldr	x23, [x27, #8]!
  4059e0:	ldp	w4, w8, [x22]
  4059e4:	ldp	x7, x9, [x22, #40]
  4059e8:	ldur	x3, [x29, #-8]
  4059ec:	add	x24, x22, #0x8
  4059f0:	orr	w25, w8, #0x1
  4059f4:	mov	x0, x23
  4059f8:	mov	x1, x26
  4059fc:	mov	x2, x21
  405a00:	mov	w5, w25
  405a04:	mov	x6, x24
  405a08:	str	x9, [sp]
  405a0c:	bl	404b44 <__fxstatat@plt+0x2b64>
  405a10:	cmp	x26, x0
  405a14:	b.hi	405a6c <__fxstatat@plt+0x3a8c>  // b.pmore
  405a18:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  405a1c:	add	x8, x8, #0x3a0
  405a20:	add	x26, x0, #0x1
  405a24:	cmp	x23, x8
  405a28:	str	x26, [x28]
  405a2c:	b.eq	405a38 <__fxstatat@plt+0x3a58>  // b.none
  405a30:	mov	x0, x23
  405a34:	bl	401e50 <free@plt>
  405a38:	mov	x0, x26
  405a3c:	bl	4070e0 <__fxstatat@plt+0x5100>
  405a40:	str	x0, [x27]
  405a44:	ldr	w4, [x22]
  405a48:	ldp	x7, x8, [x22, #40]
  405a4c:	ldur	x3, [x29, #-8]
  405a50:	mov	x1, x26
  405a54:	mov	x2, x21
  405a58:	mov	w5, w25
  405a5c:	mov	x6, x24
  405a60:	mov	x23, x0
  405a64:	str	x8, [sp]
  405a68:	bl	404b44 <__fxstatat@plt+0x2b64>
  405a6c:	str	w20, [x19]
  405a70:	mov	x0, x23
  405a74:	ldp	x20, x19, [sp, #112]
  405a78:	ldp	x22, x21, [sp, #96]
  405a7c:	ldp	x24, x23, [sp, #80]
  405a80:	ldp	x26, x25, [sp, #64]
  405a84:	ldp	x28, x27, [sp, #48]
  405a88:	ldp	x29, x30, [sp, #32]
  405a8c:	add	sp, sp, #0x80
  405a90:	ret
  405a94:	bl	401dc0 <abort@plt>
  405a98:	bl	40731c <__fxstatat@plt+0x533c>
  405a9c:	adrp	x3, 41c000 <__fxstatat@plt+0x1a020>
  405aa0:	add	x3, x3, #0x368
  405aa4:	b	405910 <__fxstatat@plt+0x3930>
  405aa8:	adrp	x3, 41c000 <__fxstatat@plt+0x1a020>
  405aac:	add	x3, x3, #0x368
  405ab0:	mov	x2, #0xffffffffffffffff    	// #-1
  405ab4:	mov	x1, x0
  405ab8:	mov	w0, wzr
  405abc:	b	405910 <__fxstatat@plt+0x3930>
  405ac0:	adrp	x3, 41c000 <__fxstatat@plt+0x1a020>
  405ac4:	mov	x2, x1
  405ac8:	add	x3, x3, #0x368
  405acc:	mov	x1, x0
  405ad0:	mov	w0, wzr
  405ad4:	b	405910 <__fxstatat@plt+0x3930>
  405ad8:	sub	sp, sp, #0x50
  405adc:	movi	v0.2d, #0x0
  405ae0:	cmp	w1, #0xa
  405ae4:	stp	x29, x30, [sp, #64]
  405ae8:	add	x29, sp, #0x40
  405aec:	str	xzr, [sp, #48]
  405af0:	stp	q0, q0, [sp, #16]
  405af4:	str	q0, [sp]
  405af8:	b.eq	405b20 <__fxstatat@plt+0x3b40>  // b.none
  405afc:	mov	x8, x2
  405b00:	str	w1, [sp]
  405b04:	mov	x3, sp
  405b08:	mov	x2, #0xffffffffffffffff    	// #-1
  405b0c:	mov	x1, x8
  405b10:	bl	405910 <__fxstatat@plt+0x3930>
  405b14:	ldp	x29, x30, [sp, #64]
  405b18:	add	sp, sp, #0x50
  405b1c:	ret
  405b20:	bl	401dc0 <abort@plt>
  405b24:	sub	sp, sp, #0x50
  405b28:	movi	v0.2d, #0x0
  405b2c:	cmp	w1, #0xa
  405b30:	stp	x29, x30, [sp, #64]
  405b34:	add	x29, sp, #0x40
  405b38:	str	xzr, [sp, #48]
  405b3c:	stp	q0, q0, [sp, #16]
  405b40:	str	q0, [sp]
  405b44:	b.eq	405b6c <__fxstatat@plt+0x3b8c>  // b.none
  405b48:	mov	x8, x3
  405b4c:	str	w1, [sp]
  405b50:	mov	x3, sp
  405b54:	mov	x1, x2
  405b58:	mov	x2, x8
  405b5c:	bl	405910 <__fxstatat@plt+0x3930>
  405b60:	ldp	x29, x30, [sp, #64]
  405b64:	add	sp, sp, #0x50
  405b68:	ret
  405b6c:	bl	401dc0 <abort@plt>
  405b70:	mov	x2, x1
  405b74:	mov	w1, w0
  405b78:	mov	w0, wzr
  405b7c:	b	405ad8 <__fxstatat@plt+0x3af8>
  405b80:	mov	x3, x2
  405b84:	mov	x2, x1
  405b88:	mov	w1, w0
  405b8c:	mov	w0, wzr
  405b90:	b	405b24 <__fxstatat@plt+0x3b44>
  405b94:	sub	sp, sp, #0x50
  405b98:	adrp	x9, 41c000 <__fxstatat@plt+0x1a020>
  405b9c:	add	x9, x9, #0x368
  405ba0:	ldp	q0, q1, [x9]
  405ba4:	ubfx	w10, w2, #5, #3
  405ba8:	mov	x11, sp
  405bac:	mov	x8, x1
  405bb0:	stp	q0, q1, [sp]
  405bb4:	ldr	q0, [x9, #32]
  405bb8:	ldr	x9, [x9, #48]
  405bbc:	mov	x1, x0
  405bc0:	mov	x3, sp
  405bc4:	str	q0, [sp, #32]
  405bc8:	str	x9, [sp, #48]
  405bcc:	add	x9, x11, w10, uxtw #2
  405bd0:	ldr	w10, [x9, #8]
  405bd4:	mov	w0, wzr
  405bd8:	stp	x29, x30, [sp, #64]
  405bdc:	add	x29, sp, #0x40
  405be0:	lsr	w11, w10, w2
  405be4:	mvn	w11, w11
  405be8:	and	w11, w11, #0x1
  405bec:	lsl	w11, w11, w2
  405bf0:	eor	w10, w11, w10
  405bf4:	mov	x2, x8
  405bf8:	str	w10, [x9, #8]
  405bfc:	bl	405910 <__fxstatat@plt+0x3930>
  405c00:	ldp	x29, x30, [sp, #64]
  405c04:	add	sp, sp, #0x50
  405c08:	ret
  405c0c:	sub	sp, sp, #0x50
  405c10:	adrp	x9, 41c000 <__fxstatat@plt+0x1a020>
  405c14:	add	x9, x9, #0x368
  405c18:	ldp	q0, q1, [x9]
  405c1c:	ubfx	w10, w1, #5, #3
  405c20:	mov	x11, sp
  405c24:	mov	x8, x0
  405c28:	stp	q0, q1, [sp]
  405c2c:	ldr	q0, [x9, #32]
  405c30:	ldr	x9, [x9, #48]
  405c34:	mov	x3, sp
  405c38:	mov	x2, #0xffffffffffffffff    	// #-1
  405c3c:	str	q0, [sp, #32]
  405c40:	str	x9, [sp, #48]
  405c44:	add	x9, x11, w10, uxtw #2
  405c48:	ldr	w10, [x9, #8]
  405c4c:	mov	w0, wzr
  405c50:	stp	x29, x30, [sp, #64]
  405c54:	add	x29, sp, #0x40
  405c58:	lsr	w11, w10, w1
  405c5c:	mvn	w11, w11
  405c60:	and	w11, w11, #0x1
  405c64:	lsl	w11, w11, w1
  405c68:	eor	w10, w11, w10
  405c6c:	mov	x1, x8
  405c70:	str	w10, [x9, #8]
  405c74:	bl	405910 <__fxstatat@plt+0x3930>
  405c78:	ldp	x29, x30, [sp, #64]
  405c7c:	add	sp, sp, #0x50
  405c80:	ret
  405c84:	sub	sp, sp, #0x50
  405c88:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  405c8c:	add	x8, x8, #0x368
  405c90:	ldp	q0, q1, [x8]
  405c94:	ldr	q2, [x8, #32]
  405c98:	ldr	x8, [x8, #48]
  405c9c:	mov	x1, x0
  405ca0:	stp	q0, q1, [sp]
  405ca4:	ldr	w9, [sp, #12]
  405ca8:	str	x8, [sp, #48]
  405cac:	mov	x3, sp
  405cb0:	mov	x2, #0xffffffffffffffff    	// #-1
  405cb4:	orr	w8, w9, #0x4000000
  405cb8:	mov	w0, wzr
  405cbc:	stp	x29, x30, [sp, #64]
  405cc0:	add	x29, sp, #0x40
  405cc4:	str	q2, [sp, #32]
  405cc8:	str	w8, [sp, #12]
  405ccc:	bl	405910 <__fxstatat@plt+0x3930>
  405cd0:	ldp	x29, x30, [sp, #64]
  405cd4:	add	sp, sp, #0x50
  405cd8:	ret
  405cdc:	sub	sp, sp, #0x50
  405ce0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  405ce4:	add	x8, x8, #0x368
  405ce8:	ldp	q0, q1, [x8]
  405cec:	ldr	q2, [x8, #32]
  405cf0:	ldr	x8, [x8, #48]
  405cf4:	mov	x2, x1
  405cf8:	stp	q0, q1, [sp]
  405cfc:	ldr	w9, [sp, #12]
  405d00:	mov	x1, x0
  405d04:	str	x8, [sp, #48]
  405d08:	mov	x3, sp
  405d0c:	orr	w8, w9, #0x4000000
  405d10:	mov	w0, wzr
  405d14:	stp	x29, x30, [sp, #64]
  405d18:	add	x29, sp, #0x40
  405d1c:	str	q2, [sp, #32]
  405d20:	str	w8, [sp, #12]
  405d24:	bl	405910 <__fxstatat@plt+0x3930>
  405d28:	ldp	x29, x30, [sp, #64]
  405d2c:	add	sp, sp, #0x50
  405d30:	ret
  405d34:	sub	sp, sp, #0x80
  405d38:	movi	v0.2d, #0x0
  405d3c:	cmp	w1, #0xa
  405d40:	stp	x29, x30, [sp, #112]
  405d44:	add	x29, sp, #0x70
  405d48:	str	wzr, [sp, #48]
  405d4c:	stp	q0, q0, [sp, #16]
  405d50:	str	q0, [sp]
  405d54:	b.eq	405da4 <__fxstatat@plt+0x3dc4>  // b.none
  405d58:	ldp	q0, q1, [sp]
  405d5c:	ldr	w9, [sp, #48]
  405d60:	ldr	q2, [sp, #32]
  405d64:	mov	x8, x2
  405d68:	stur	q0, [sp, #60]
  405d6c:	ldr	w10, [sp, #68]
  405d70:	str	w1, [sp, #56]
  405d74:	str	w9, [sp, #108]
  405d78:	add	x3, sp, #0x38
  405d7c:	orr	w9, w10, #0x4000000
  405d80:	mov	x2, #0xffffffffffffffff    	// #-1
  405d84:	mov	x1, x8
  405d88:	stur	q1, [sp, #76]
  405d8c:	stur	q2, [sp, #92]
  405d90:	str	w9, [sp, #68]
  405d94:	bl	405910 <__fxstatat@plt+0x3930>
  405d98:	ldp	x29, x30, [sp, #112]
  405d9c:	add	sp, sp, #0x80
  405da0:	ret
  405da4:	bl	401dc0 <abort@plt>
  405da8:	mov	x4, #0xffffffffffffffff    	// #-1
  405dac:	b	405db0 <__fxstatat@plt+0x3dd0>
  405db0:	sub	sp, sp, #0x50
  405db4:	adrp	x9, 41c000 <__fxstatat@plt+0x1a020>
  405db8:	add	x9, x9, #0x368
  405dbc:	ldp	q0, q1, [x9]
  405dc0:	ldr	x10, [x9, #48]
  405dc4:	stp	x29, x30, [sp, #64]
  405dc8:	add	x29, sp, #0x40
  405dcc:	stp	q0, q1, [sp]
  405dd0:	ldr	q0, [x9, #32]
  405dd4:	mov	w9, #0xa                   	// #10
  405dd8:	str	x10, [sp, #48]
  405ddc:	str	w9, [sp]
  405de0:	str	q0, [sp, #32]
  405de4:	cbz	x1, 405e10 <__fxstatat@plt+0x3e30>
  405de8:	cbz	x2, 405e10 <__fxstatat@plt+0x3e30>
  405dec:	mov	x8, x3
  405df0:	stp	x1, x2, [sp, #40]
  405df4:	mov	x3, sp
  405df8:	mov	x1, x8
  405dfc:	mov	x2, x4
  405e00:	bl	405910 <__fxstatat@plt+0x3930>
  405e04:	ldp	x29, x30, [sp, #64]
  405e08:	add	sp, sp, #0x50
  405e0c:	ret
  405e10:	bl	401dc0 <abort@plt>
  405e14:	mov	x3, x2
  405e18:	mov	x2, x1
  405e1c:	mov	x4, #0xffffffffffffffff    	// #-1
  405e20:	mov	x1, x0
  405e24:	mov	w0, wzr
  405e28:	b	405db0 <__fxstatat@plt+0x3dd0>
  405e2c:	mov	x4, x3
  405e30:	mov	x3, x2
  405e34:	mov	x2, x1
  405e38:	mov	x1, x0
  405e3c:	mov	w0, wzr
  405e40:	b	405db0 <__fxstatat@plt+0x3dd0>
  405e44:	adrp	x3, 41c000 <__fxstatat@plt+0x1a020>
  405e48:	add	x3, x3, #0x2d8
  405e4c:	b	405910 <__fxstatat@plt+0x3930>
  405e50:	adrp	x3, 41c000 <__fxstatat@plt+0x1a020>
  405e54:	mov	x2, x1
  405e58:	add	x3, x3, #0x2d8
  405e5c:	mov	x1, x0
  405e60:	mov	w0, wzr
  405e64:	b	405910 <__fxstatat@plt+0x3930>
  405e68:	adrp	x3, 41c000 <__fxstatat@plt+0x1a020>
  405e6c:	add	x3, x3, #0x2d8
  405e70:	mov	x2, #0xffffffffffffffff    	// #-1
  405e74:	b	405910 <__fxstatat@plt+0x3930>
  405e78:	adrp	x3, 41c000 <__fxstatat@plt+0x1a020>
  405e7c:	add	x3, x3, #0x2d8
  405e80:	mov	x2, #0xffffffffffffffff    	// #-1
  405e84:	mov	x1, x0
  405e88:	mov	w0, wzr
  405e8c:	b	405910 <__fxstatat@plt+0x3930>
  405e90:	stp	x29, x30, [sp, #-32]!
  405e94:	stp	x20, x19, [sp, #16]
  405e98:	mov	x20, x0
  405e9c:	mov	w19, w1
  405ea0:	mov	w2, #0x5                   	// #5
  405ea4:	mov	x0, xzr
  405ea8:	mov	x1, x20
  405eac:	mov	x29, sp
  405eb0:	bl	401f30 <dcgettext@plt>
  405eb4:	cmp	x0, x20
  405eb8:	b.ne	405f9c <__fxstatat@plt+0x3fbc>  // b.any
  405ebc:	bl	407e98 <__fxstatat@plt+0x5eb8>
  405ec0:	ldrb	w8, [x0]
  405ec4:	and	w8, w8, #0xffffffdf
  405ec8:	cmp	w8, #0x47
  405ecc:	b.eq	405f30 <__fxstatat@plt+0x3f50>  // b.none
  405ed0:	cmp	w8, #0x55
  405ed4:	b.ne	405f84 <__fxstatat@plt+0x3fa4>  // b.any
  405ed8:	ldrb	w8, [x0, #1]
  405edc:	and	w8, w8, #0xffffffdf
  405ee0:	cmp	w8, #0x54
  405ee4:	b.ne	405f84 <__fxstatat@plt+0x3fa4>  // b.any
  405ee8:	ldrb	w8, [x0, #2]
  405eec:	and	w8, w8, #0xffffffdf
  405ef0:	cmp	w8, #0x46
  405ef4:	b.ne	405f84 <__fxstatat@plt+0x3fa4>  // b.any
  405ef8:	ldrb	w8, [x0, #3]
  405efc:	cmp	w8, #0x2d
  405f00:	b.ne	405f84 <__fxstatat@plt+0x3fa4>  // b.any
  405f04:	ldrb	w8, [x0, #4]
  405f08:	cmp	w8, #0x38
  405f0c:	b.ne	405f84 <__fxstatat@plt+0x3fa4>  // b.any
  405f10:	ldrb	w8, [x0, #5]
  405f14:	cbnz	w8, 405f84 <__fxstatat@plt+0x3fa4>
  405f18:	ldrb	w8, [x20]
  405f1c:	adrp	x9, 40a000 <__fxstatat@plt+0x8020>
  405f20:	adrp	x10, 40a000 <__fxstatat@plt+0x8020>
  405f24:	add	x9, x9, #0xbc6
  405f28:	add	x10, x10, #0xbc2
  405f2c:	b	405fbc <__fxstatat@plt+0x3fdc>
  405f30:	ldrb	w8, [x0, #1]
  405f34:	and	w8, w8, #0xffffffdf
  405f38:	cmp	w8, #0x42
  405f3c:	b.ne	405f84 <__fxstatat@plt+0x3fa4>  // b.any
  405f40:	ldrb	w8, [x0, #2]
  405f44:	cmp	w8, #0x31
  405f48:	b.ne	405f84 <__fxstatat@plt+0x3fa4>  // b.any
  405f4c:	ldrb	w8, [x0, #3]
  405f50:	cmp	w8, #0x38
  405f54:	b.ne	405f84 <__fxstatat@plt+0x3fa4>  // b.any
  405f58:	ldrb	w8, [x0, #4]
  405f5c:	cmp	w8, #0x30
  405f60:	b.ne	405f84 <__fxstatat@plt+0x3fa4>  // b.any
  405f64:	ldrb	w8, [x0, #5]
  405f68:	cmp	w8, #0x33
  405f6c:	b.ne	405f84 <__fxstatat@plt+0x3fa4>  // b.any
  405f70:	ldrb	w8, [x0, #6]
  405f74:	cmp	w8, #0x30
  405f78:	b.ne	405f84 <__fxstatat@plt+0x3fa4>  // b.any
  405f7c:	ldrb	w8, [x0, #7]
  405f80:	cbz	w8, 405fa8 <__fxstatat@plt+0x3fc8>
  405f84:	adrp	x8, 40a000 <__fxstatat@plt+0x8020>
  405f88:	adrp	x9, 40a000 <__fxstatat@plt+0x8020>
  405f8c:	add	x8, x8, #0xbc0
  405f90:	add	x9, x9, #0xbbc
  405f94:	cmp	w19, #0x9
  405f98:	csel	x0, x9, x8, eq  // eq = none
  405f9c:	ldp	x20, x19, [sp, #16]
  405fa0:	ldp	x29, x30, [sp], #32
  405fa4:	ret
  405fa8:	ldrb	w8, [x20]
  405fac:	adrp	x9, 40a000 <__fxstatat@plt+0x8020>
  405fb0:	adrp	x10, 40a000 <__fxstatat@plt+0x8020>
  405fb4:	add	x9, x9, #0xbce
  405fb8:	add	x10, x10, #0xbca
  405fbc:	cmp	w8, #0x60
  405fc0:	csel	x0, x10, x9, eq  // eq = none
  405fc4:	b	405f9c <__fxstatat@plt+0x3fbc>
  405fc8:	stp	x29, x30, [sp, #-32]!
  405fcc:	str	x19, [sp, #16]
  405fd0:	mov	x19, x0
  405fd4:	mov	w0, #0x18                  	// #24
  405fd8:	mov	x29, sp
  405fdc:	bl	4070e0 <__fxstatat@plt+0x5100>
  405fe0:	str	x19, [x0]
  405fe4:	ldr	x19, [sp, #16]
  405fe8:	stp	xzr, xzr, [x0, #8]
  405fec:	ldp	x29, x30, [sp], #32
  405ff0:	ret
  405ff4:	stp	x29, x30, [sp, #-32]!
  405ff8:	str	x19, [sp, #16]
  405ffc:	mov	x29, sp
  406000:	bl	4061a0 <__fxstatat@plt+0x41c0>
  406004:	cbz	x0, 40601c <__fxstatat@plt+0x403c>
  406008:	mov	x19, x0
  40600c:	mov	w0, #0x18                  	// #24
  406010:	bl	4070e0 <__fxstatat@plt+0x5100>
  406014:	stp	xzr, xzr, [x0, #8]
  406018:	str	x19, [x0]
  40601c:	ldr	x19, [sp, #16]
  406020:	ldp	x29, x30, [sp], #32
  406024:	ret
  406028:	ldr	x0, [x0]
  40602c:	ret
  406030:	sub	sp, sp, #0x60
  406034:	stp	x29, x30, [sp, #16]
  406038:	stp	x26, x25, [sp, #32]
  40603c:	stp	x24, x23, [sp, #48]
  406040:	stp	x22, x21, [sp, #64]
  406044:	stp	x20, x19, [sp, #80]
  406048:	mov	x22, x0
  40604c:	ldr	x20, [x0]
  406050:	ldr	x25, [x22, #8]!
  406054:	ldr	x24, [x0, #16]
  406058:	mov	x19, x0
  40605c:	mov	x21, x1
  406060:	add	x23, x1, #0x1
  406064:	add	x29, sp, #0x10
  406068:	cmp	x24, x21
  40606c:	b.cs	4060c0 <__fxstatat@plt+0x40e0>  // b.hs, b.nlast
  406070:	mov	x2, xzr
  406074:	mov	x8, x24
  406078:	mov	w9, #0xff                  	// #255
  40607c:	bfi	x9, x8, #8, #56
  406080:	cmp	x9, x21
  406084:	add	x2, x2, #0x1
  406088:	mov	x8, x9
  40608c:	b.cc	406078 <__fxstatat@plt+0x4098>  // b.lo, b.ul, b.last
  406090:	add	x1, sp, #0x8
  406094:	mov	x0, x20
  406098:	add	x26, sp, #0x8
  40609c:	bl	4063e0 <__fxstatat@plt+0x4400>
  4060a0:	ldrb	w8, [x26], #1
  4060a4:	mov	w9, #0xff                  	// #255
  4060a8:	bfi	x9, x24, #8, #56
  4060ac:	cmp	x9, x21
  4060b0:	bfi	x8, x25, #8, #56
  4060b4:	mov	x25, x8
  4060b8:	mov	x24, x9
  4060bc:	b.cc	4060a0 <__fxstatat@plt+0x40c0>  // b.lo, b.ul, b.last
  4060c0:	mov	x0, x25
  4060c4:	subs	x10, x24, x21
  4060c8:	b.eq	4060f8 <__fxstatat@plt+0x4118>  // b.none
  4060cc:	udiv	x8, x10, x23
  4060d0:	msub	x10, x8, x23, x10
  4060d4:	udiv	x9, x0, x23
  4060d8:	sub	x11, x24, x10
  4060dc:	msub	x25, x9, x23, x0
  4060e0:	cmp	x0, x11
  4060e4:	sub	x24, x10, #0x1
  4060e8:	b.hi	406068 <__fxstatat@plt+0x4088>  // b.pmore
  4060ec:	mov	x0, x25
  4060f0:	stp	x9, x8, [x19, #8]
  4060f4:	b	4060fc <__fxstatat@plt+0x411c>
  4060f8:	stp	xzr, xzr, [x22]
  4060fc:	ldp	x20, x19, [sp, #80]
  406100:	ldp	x22, x21, [sp, #64]
  406104:	ldp	x24, x23, [sp, #48]
  406108:	ldp	x26, x25, [sp, #32]
  40610c:	ldp	x29, x30, [sp, #16]
  406110:	add	sp, sp, #0x60
  406114:	ret
  406118:	stp	x29, x30, [sp, #-32]!
  40611c:	mov	w1, #0x18                  	// #24
  406120:	mov	x2, #0xffffffffffffffff    	// #-1
  406124:	str	x19, [sp, #16]
  406128:	mov	x29, sp
  40612c:	mov	x19, x0
  406130:	bl	401ee0 <__explicit_bzero_chk@plt>
  406134:	mov	x0, x19
  406138:	ldr	x19, [sp, #16]
  40613c:	ldp	x29, x30, [sp], #32
  406140:	b	401e50 <free@plt>
  406144:	stp	x29, x30, [sp, #-48]!
  406148:	stp	x22, x21, [sp, #16]
  40614c:	stp	x20, x19, [sp, #32]
  406150:	mov	x19, x0
  406154:	ldr	x0, [x0]
  406158:	mov	x29, sp
  40615c:	bl	406534 <__fxstatat@plt+0x4554>
  406160:	mov	w20, w0
  406164:	bl	401f90 <__errno_location@plt>
  406168:	ldr	w22, [x0]
  40616c:	mov	x21, x0
  406170:	mov	w1, #0x18                  	// #24
  406174:	mov	x2, #0xffffffffffffffff    	// #-1
  406178:	mov	x0, x19
  40617c:	bl	401ee0 <__explicit_bzero_chk@plt>
  406180:	mov	x0, x19
  406184:	bl	401e50 <free@plt>
  406188:	str	w22, [x21]
  40618c:	mov	w0, w20
  406190:	ldp	x20, x19, [sp, #32]
  406194:	ldp	x22, x21, [sp, #16]
  406198:	ldp	x29, x30, [sp], #48
  40619c:	ret
  4061a0:	sub	sp, sp, #0x40
  4061a4:	stp	x29, x30, [sp, #16]
  4061a8:	stp	x22, x21, [sp, #32]
  4061ac:	stp	x20, x19, [sp, #48]
  4061b0:	add	x29, sp, #0x10
  4061b4:	cbz	x1, 4061e4 <__fxstatat@plt+0x4204>
  4061b8:	mov	x21, x1
  4061bc:	mov	x20, x0
  4061c0:	cbz	x0, 406204 <__fxstatat@plt+0x4224>
  4061c4:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  4061c8:	add	x1, x1, #0xbd1
  4061cc:	mov	x0, x20
  4061d0:	bl	407d94 <__fxstatat@plt+0x5db4>
  4061d4:	mov	x22, x0
  4061d8:	cbnz	x0, 406208 <__fxstatat@plt+0x4228>
  4061dc:	mov	x19, xzr
  4061e0:	b	4063b8 <__fxstatat@plt+0x43d8>
  4061e4:	mov	w0, #0x1038                	// #4152
  4061e8:	bl	4070e0 <__fxstatat@plt+0x5100>
  4061ec:	adrp	x8, 406000 <__fxstatat@plt+0x4020>
  4061f0:	add	x8, x8, #0x580
  4061f4:	mov	x19, x0
  4061f8:	stp	xzr, x8, [x0]
  4061fc:	str	xzr, [x0, #16]
  406200:	b	4063b8 <__fxstatat@plt+0x43d8>
  406204:	mov	x22, xzr
  406208:	mov	w0, #0x1038                	// #4152
  40620c:	bl	4070e0 <__fxstatat@plt+0x5100>
  406210:	adrp	x8, 406000 <__fxstatat@plt+0x4020>
  406214:	mov	x19, x0
  406218:	add	x8, x8, #0x580
  40621c:	stp	x22, x8, [x0]
  406220:	str	x20, [x0, #16]
  406224:	cbz	x22, 406248 <__fxstatat@plt+0x4268>
  406228:	cmp	x21, #0x1, lsl #12
  40622c:	mov	w8, #0x1000                	// #4096
  406230:	add	x1, x19, #0x18
  406234:	csel	x3, x21, x8, cc  // cc = lo, ul, last
  406238:	mov	x0, x22
  40623c:	mov	w2, wzr
  406240:	bl	401ba0 <setvbuf@plt>
  406244:	b	4063b8 <__fxstatat@plt+0x43d8>
  406248:	adrp	x0, 40a000 <__fxstatat@plt+0x8020>
  40624c:	add	x0, x0, #0xbf3
  406250:	mov	w1, wzr
  406254:	str	xzr, [x19, #24]
  406258:	add	x20, x19, #0x20
  40625c:	bl	401c90 <open@plt>
  406260:	tbnz	w0, #31, 40629c <__fxstatat@plt+0x42bc>
  406264:	cmp	x21, #0x800
  406268:	mov	w8, #0x800                 	// #2048
  40626c:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  406270:	mov	x1, x20
  406274:	mov	w22, w0
  406278:	bl	401ef0 <read@plt>
  40627c:	mov	x21, x0
  406280:	mov	w0, w22
  406284:	bl	401d70 <close@plt>
  406288:	cmp	x21, #0x1
  40628c:	b.lt	40629c <__fxstatat@plt+0x42bc>  // b.tstop
  406290:	cmp	x21, #0x7ff
  406294:	b.ls	4062a0 <__fxstatat@plt+0x42c0>  // b.plast
  406298:	b	4063b0 <__fxstatat@plt+0x43d0>
  40629c:	mov	x21, xzr
  4062a0:	mov	w8, #0x800                 	// #2048
  4062a4:	sub	x8, x8, x21
  4062a8:	cmp	x8, #0x10
  4062ac:	mov	w9, #0x10                  	// #16
  4062b0:	mov	x0, sp
  4062b4:	mov	x1, xzr
  4062b8:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  4062bc:	bl	401d20 <gettimeofday@plt>
  4062c0:	add	x0, x20, x21
  4062c4:	mov	x1, sp
  4062c8:	mov	x2, x22
  4062cc:	bl	401ae0 <memcpy@plt>
  4062d0:	add	x22, x22, x21
  4062d4:	cmp	x22, #0x7ff
  4062d8:	b.hi	4063b0 <__fxstatat@plt+0x43d0>  // b.pmore
  4062dc:	mov	w8, #0x800                 	// #2048
  4062e0:	sub	x8, x8, x22
  4062e4:	cmp	x8, #0x4
  4062e8:	mov	w9, #0x4                   	// #4
  4062ec:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  4062f0:	bl	401c30 <getpid@plt>
  4062f4:	str	w0, [sp]
  4062f8:	add	x0, x20, x22
  4062fc:	mov	x1, sp
  406300:	mov	x2, x21
  406304:	bl	401ae0 <memcpy@plt>
  406308:	add	x22, x21, x22
  40630c:	cmp	x22, #0x7ff
  406310:	b.hi	4063b0 <__fxstatat@plt+0x43d0>  // b.pmore
  406314:	mov	w8, #0x800                 	// #2048
  406318:	sub	x8, x8, x22
  40631c:	cmp	x8, #0x4
  406320:	mov	w9, #0x4                   	// #4
  406324:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  406328:	bl	401cb0 <getppid@plt>
  40632c:	str	w0, [sp]
  406330:	add	x0, x20, x22
  406334:	mov	x1, sp
  406338:	mov	x2, x21
  40633c:	bl	401ae0 <memcpy@plt>
  406340:	add	x22, x21, x22
  406344:	cmp	x22, #0x7ff
  406348:	b.hi	4063b0 <__fxstatat@plt+0x43d0>  // b.pmore
  40634c:	mov	w8, #0x800                 	// #2048
  406350:	sub	x8, x8, x22
  406354:	cmp	x8, #0x4
  406358:	mov	w9, #0x4                   	// #4
  40635c:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  406360:	bl	401b80 <getuid@plt>
  406364:	str	w0, [sp]
  406368:	add	x0, x20, x22
  40636c:	mov	x1, sp
  406370:	mov	x2, x21
  406374:	bl	401ae0 <memcpy@plt>
  406378:	add	x22, x21, x22
  40637c:	cmp	x22, #0x7ff
  406380:	b.hi	4063b0 <__fxstatat@plt+0x43d0>  // b.pmore
  406384:	mov	w8, #0x800                 	// #2048
  406388:	sub	x8, x8, x22
  40638c:	cmp	x8, #0x4
  406390:	mov	w9, #0x4                   	// #4
  406394:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  406398:	bl	401e90 <getgid@plt>
  40639c:	str	w0, [sp]
  4063a0:	add	x0, x20, x22
  4063a4:	mov	x1, sp
  4063a8:	mov	x2, x21
  4063ac:	bl	401ae0 <memcpy@plt>
  4063b0:	mov	x0, x20
  4063b4:	bl	406838 <__fxstatat@plt+0x4858>
  4063b8:	mov	x0, x19
  4063bc:	ldp	x20, x19, [sp, #48]
  4063c0:	ldp	x22, x21, [sp, #32]
  4063c4:	ldp	x29, x30, [sp, #16]
  4063c8:	add	sp, sp, #0x40
  4063cc:	ret
  4063d0:	str	x1, [x0, #8]
  4063d4:	ret
  4063d8:	str	x1, [x0, #16]
  4063dc:	ret
  4063e0:	stp	x29, x30, [sp, #-80]!
  4063e4:	stp	x24, x23, [sp, #32]
  4063e8:	stp	x22, x21, [sp, #48]
  4063ec:	stp	x20, x19, [sp, #64]
  4063f0:	ldr	x3, [x0]
  4063f4:	mov	x21, x2
  4063f8:	mov	x19, x0
  4063fc:	mov	x20, x1
  406400:	str	x25, [sp, #16]
  406404:	mov	x29, sp
  406408:	cbz	x3, 406478 <__fxstatat@plt+0x4498>
  40640c:	mov	w1, #0x1                   	// #1
  406410:	mov	x0, x20
  406414:	mov	x2, x21
  406418:	bl	401de0 <fread_unlocked@plt>
  40641c:	mov	x23, x0
  406420:	bl	401f90 <__errno_location@plt>
  406424:	subs	x21, x21, x23
  406428:	b.eq	40651c <__fxstatat@plt+0x453c>  // b.none
  40642c:	mov	x22, x0
  406430:	ldr	x0, [x19]
  406434:	ldr	w24, [x22]
  406438:	add	x20, x20, x23
  40643c:	bl	401b70 <ferror_unlocked@plt>
  406440:	cmp	w0, #0x0
  406444:	csel	w8, wzr, w24, eq  // eq = none
  406448:	str	w8, [x22]
  40644c:	ldp	x8, x0, [x19, #8]
  406450:	blr	x8
  406454:	ldr	x3, [x19]
  406458:	mov	w1, #0x1                   	// #1
  40645c:	mov	x0, x20
  406460:	mov	x2, x21
  406464:	bl	401de0 <fread_unlocked@plt>
  406468:	mov	x23, x0
  40646c:	subs	x21, x21, x0
  406470:	b.ne	406430 <__fxstatat@plt+0x4450>  // b.any
  406474:	b	40651c <__fxstatat@plt+0x453c>
  406478:	ldr	x24, [x19, #24]
  40647c:	add	x22, x19, #0x838
  406480:	sub	x8, x22, x24
  406484:	cmp	x24, x21
  406488:	add	x1, x8, #0x800
  40648c:	b.cs	4064fc <__fxstatat@plt+0x451c>  // b.hs, b.nlast
  406490:	add	x23, x19, #0x20
  406494:	mov	w25, #0x800                 	// #2048
  406498:	mov	x0, x20
  40649c:	mov	x2, x24
  4064a0:	bl	401ae0 <memcpy@plt>
  4064a4:	add	x20, x20, x24
  4064a8:	tst	x20, #0x7
  4064ac:	sub	x21, x21, x24
  4064b0:	b.eq	4064d4 <__fxstatat@plt+0x44f4>  // b.none
  4064b4:	mov	x0, x23
  4064b8:	mov	x1, x22
  4064bc:	bl	4065f0 <__fxstatat@plt+0x4610>
  4064c0:	cmp	x21, #0x800
  4064c4:	mov	x1, x22
  4064c8:	mov	w24, #0x800                 	// #2048
  4064cc:	b.hi	406498 <__fxstatat@plt+0x44b8>  // b.pmore
  4064d0:	b	406504 <__fxstatat@plt+0x4524>
  4064d4:	cmp	x21, #0x800
  4064d8:	b.cc	4064b4 <__fxstatat@plt+0x44d4>  // b.lo, b.ul, b.last
  4064dc:	mov	x0, x23
  4064e0:	mov	x1, x20
  4064e4:	bl	4065f0 <__fxstatat@plt+0x4610>
  4064e8:	subs	x21, x21, #0x800
  4064ec:	add	x20, x20, #0x800
  4064f0:	b.ne	4064d4 <__fxstatat@plt+0x44f4>  // b.any
  4064f4:	mov	x8, xzr
  4064f8:	b	406518 <__fxstatat@plt+0x4538>
  4064fc:	mov	x25, x24
  406500:	mov	x22, x1
  406504:	mov	x0, x20
  406508:	mov	x1, x22
  40650c:	mov	x2, x21
  406510:	bl	401ae0 <memcpy@plt>
  406514:	sub	x8, x25, x21
  406518:	str	x8, [x19, #24]
  40651c:	ldp	x20, x19, [sp, #64]
  406520:	ldp	x22, x21, [sp, #48]
  406524:	ldp	x24, x23, [sp, #32]
  406528:	ldr	x25, [sp, #16]
  40652c:	ldp	x29, x30, [sp], #80
  406530:	ret
  406534:	stp	x29, x30, [sp, #-32]!
  406538:	stp	x20, x19, [sp, #16]
  40653c:	ldr	x19, [x0]
  406540:	mov	w1, #0x1038                	// #4152
  406544:	mov	x2, #0xffffffffffffffff    	// #-1
  406548:	mov	x29, sp
  40654c:	mov	x20, x0
  406550:	bl	401ee0 <__explicit_bzero_chk@plt>
  406554:	mov	x0, x20
  406558:	bl	401e50 <free@plt>
  40655c:	cbz	x19, 406570 <__fxstatat@plt+0x4590>
  406560:	mov	x0, x19
  406564:	ldp	x20, x19, [sp, #16]
  406568:	ldp	x29, x30, [sp], #32
  40656c:	b	407884 <__fxstatat@plt+0x58a4>
  406570:	ldp	x20, x19, [sp, #16]
  406574:	mov	w0, wzr
  406578:	ldp	x29, x30, [sp], #32
  40657c:	ret
  406580:	stp	x29, x30, [sp, #-48]!
  406584:	stp	x22, x21, [sp, #16]
  406588:	stp	x20, x19, [sp, #32]
  40658c:	mov	x29, sp
  406590:	cbz	x0, 4065ec <__fxstatat@plt+0x460c>
  406594:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  406598:	ldr	w20, [x8, #688]
  40659c:	mov	x19, x0
  4065a0:	bl	401f90 <__errno_location@plt>
  4065a4:	ldr	w21, [x0]
  4065a8:	adrp	x8, 40a000 <__fxstatat@plt+0x8020>
  4065ac:	adrp	x9, 40a000 <__fxstatat@plt+0x8020>
  4065b0:	add	x8, x8, #0xbe4
  4065b4:	add	x9, x9, #0xbd4
  4065b8:	cmp	w21, #0x0
  4065bc:	csel	x1, x9, x8, eq  // eq = none
  4065c0:	mov	w2, #0x5                   	// #5
  4065c4:	mov	x0, xzr
  4065c8:	bl	401f30 <dcgettext@plt>
  4065cc:	mov	x22, x0
  4065d0:	mov	x0, x19
  4065d4:	bl	405e78 <__fxstatat@plt+0x3e98>
  4065d8:	mov	x3, x0
  4065dc:	mov	w0, w20
  4065e0:	mov	w1, w21
  4065e4:	mov	x2, x22
  4065e8:	bl	401b50 <error@plt>
  4065ec:	bl	401dc0 <abort@plt>
  4065f0:	ldr	x9, [x0, #2064]
  4065f4:	ldr	x10, [x0, #2056]
  4065f8:	ldr	x13, [x0, #2048]
  4065fc:	mov	x8, xzr
  406600:	add	x9, x9, #0x1
  406604:	add	x15, x9, x10
  406608:	add	x10, x0, #0x400
  40660c:	str	x9, [x0, #2064]
  406610:	add	x9, x0, x8
  406614:	ldr	x11, [x9]
  406618:	ldr	x12, [x9, #1024]
  40661c:	eon	x13, x13, x13, lsl #21
  406620:	and	x14, x11, #0x7f8
  406624:	ldr	x14, [x0, x14]
  406628:	add	x12, x13, x12
  40662c:	add	x13, x12, x15
  406630:	eor	x12, x12, x12, lsr #5
  406634:	add	x13, x13, x14
  406638:	str	x13, [x9]
  40663c:	lsr	x13, x13, #8
  406640:	and	x13, x13, #0x7f8
  406644:	ldr	x13, [x0, x13]
  406648:	add	x14, x1, x8
  40664c:	add	x8, x8, #0x20
  406650:	add	x11, x13, x11
  406654:	str	x11, [x14]
  406658:	ldr	x13, [x9, #8]
  40665c:	ldr	x15, [x9, #1032]
  406660:	and	x16, x13, #0x7f8
  406664:	ldr	x16, [x0, x16]
  406668:	add	x12, x15, x12
  40666c:	add	x11, x12, x11
  406670:	eor	x12, x12, x12, lsl #12
  406674:	add	x11, x11, x16
  406678:	str	x11, [x9, #8]
  40667c:	lsr	x11, x11, #8
  406680:	and	x11, x11, #0x7f8
  406684:	ldr	x11, [x0, x11]
  406688:	add	x11, x11, x13
  40668c:	str	x11, [x14, #8]
  406690:	ldr	x13, [x9, #16]
  406694:	ldr	x15, [x9, #1040]
  406698:	and	x16, x13, #0x7f8
  40669c:	ldr	x16, [x0, x16]
  4066a0:	add	x12, x15, x12
  4066a4:	add	x11, x12, x11
  4066a8:	eor	x12, x12, x12, lsr #33
  4066ac:	add	x11, x11, x16
  4066b0:	str	x11, [x9, #16]
  4066b4:	lsr	x11, x11, #8
  4066b8:	and	x11, x11, #0x7f8
  4066bc:	ldr	x11, [x0, x11]
  4066c0:	add	x11, x11, x13
  4066c4:	str	x11, [x14, #16]
  4066c8:	ldr	x15, [x9, #24]
  4066cc:	ldr	x13, [x9, #1048]
  4066d0:	and	x16, x15, #0x7f8
  4066d4:	ldr	x16, [x0, x16]
  4066d8:	add	x13, x13, x12
  4066dc:	add	x11, x13, x11
  4066e0:	add	x11, x11, x16
  4066e4:	str	x11, [x9, #24]
  4066e8:	lsr	x9, x11, #8
  4066ec:	and	x9, x9, #0x7f8
  4066f0:	ldr	x11, [x0, x9]
  4066f4:	add	x9, x0, x8
  4066f8:	cmp	x9, x10
  4066fc:	add	x15, x11, x15
  406700:	str	x15, [x14, #24]
  406704:	b.cc	406610 <__fxstatat@plt+0x4630>  // b.lo, b.ul, b.last
  406708:	mov	x10, xzr
  40670c:	add	x11, x0, #0x800
  406710:	add	x12, x1, x8
  406714:	ldr	x16, [x9, x10]
  406718:	add	x14, x9, x10
  40671c:	sub	x17, x14, #0x400
  406720:	ldr	x17, [x17]
  406724:	and	x18, x16, #0x7f8
  406728:	ldr	x18, [x0, x18]
  40672c:	eon	x13, x13, x13, lsl #21
  406730:	add	x13, x13, x17
  406734:	add	x15, x13, x15
  406738:	add	x15, x15, x18
  40673c:	str	x15, [x9, x10]
  406740:	lsr	x15, x15, #8
  406744:	and	x15, x15, #0x7f8
  406748:	ldr	x15, [x0, x15]
  40674c:	add	x17, x0, x10
  406750:	add	x17, x17, x8
  406754:	sub	x18, x14, #0x3f8
  406758:	add	x15, x15, x16
  40675c:	str	x15, [x12, x10]
  406760:	ldr	x16, [x17, #8]
  406764:	ldr	x18, [x18]
  406768:	eor	x13, x13, x13, lsr #5
  40676c:	and	x2, x16, #0x7f8
  406770:	ldr	x2, [x0, x2]
  406774:	add	x13, x18, x13
  406778:	add	x15, x13, x15
  40677c:	add	x18, x1, x10
  406780:	add	x15, x15, x2
  406784:	str	x15, [x17, #8]
  406788:	lsr	x15, x15, #8
  40678c:	and	x15, x15, #0x7f8
  406790:	ldr	x15, [x0, x15]
  406794:	add	x18, x18, x8
  406798:	sub	x2, x14, #0x3f0
  40679c:	eor	x13, x13, x13, lsl #12
  4067a0:	add	x15, x15, x16
  4067a4:	str	x15, [x18, #8]
  4067a8:	ldr	x16, [x17, #16]
  4067ac:	ldr	x2, [x2]
  4067b0:	and	x3, x16, #0x7f8
  4067b4:	ldr	x3, [x0, x3]
  4067b8:	add	x13, x2, x13
  4067bc:	add	x15, x13, x15
  4067c0:	eor	x13, x13, x13, lsr #33
  4067c4:	add	x15, x15, x3
  4067c8:	str	x15, [x17, #16]
  4067cc:	lsr	x15, x15, #8
  4067d0:	and	x15, x15, #0x7f8
  4067d4:	ldr	x15, [x0, x15]
  4067d8:	add	x15, x15, x16
  4067dc:	str	x15, [x18, #16]
  4067e0:	ldr	x16, [x17, #24]
  4067e4:	sub	x18, x14, #0x3e8
  4067e8:	ldr	x18, [x18]
  4067ec:	add	x14, x14, #0x20
  4067f0:	and	x2, x16, #0x7f8
  4067f4:	ldr	x2, [x0, x2]
  4067f8:	add	x13, x18, x13
  4067fc:	add	x15, x13, x15
  406800:	cmp	x14, x11
  406804:	add	x15, x15, x2
  406808:	str	x15, [x17, #24]
  40680c:	lsr	x15, x15, #8
  406810:	and	x15, x15, #0x7f8
  406814:	ldr	x15, [x0, x15]
  406818:	add	x17, x12, x10
  40681c:	add	x10, x10, #0x20
  406820:	add	x15, x15, x16
  406824:	str	x15, [x17, #24]
  406828:	b.cc	406714 <__fxstatat@plt+0x4734>  // b.lo, b.ul, b.last
  40682c:	str	x13, [x0, #2048]
  406830:	str	x15, [x0, #2056]
  406834:	ret
  406838:	mov	x11, #0x4b7c                	// #19324
  40683c:	mov	x12, #0xc862                	// #51298
  406840:	mov	x15, #0x12a0                	// #4768
  406844:	mov	x13, #0x5524                	// #21796
  406848:	mov	x16, #0xe0ce                	// #57550
  40684c:	mov	x14, #0x9315                	// #37653
  406850:	mov	x17, #0x89ed                	// #35309
  406854:	mov	x8, #0xc0ab                	// #49323
  406858:	movk	x11, #0xa288, lsl #16
  40685c:	movk	x12, #0xc73a, lsl #16
  406860:	movk	x15, #0x3d47, lsl #16
  406864:	movk	x13, #0x4a59, lsl #16
  406868:	movk	x16, #0x8355, lsl #16
  40686c:	movk	x14, #0xa5a0, lsl #16
  406870:	movk	x17, #0xcbfc, lsl #16
  406874:	movk	x8, #0x6c44, lsl #16
  406878:	movk	x11, #0x4677, lsl #32
  40687c:	movk	x12, #0xb322, lsl #32
  406880:	movk	x15, #0xa505, lsl #32
  406884:	movk	x13, #0x2e82, lsl #32
  406888:	movk	x16, #0x53db, lsl #32
  40688c:	movk	x14, #0x4a0f, lsl #32
  406890:	movk	x17, #0x5bf2, lsl #32
  406894:	movk	x8, #0x704f, lsl #32
  406898:	add	x9, x0, #0x20
  40689c:	movk	x11, #0x647c, lsl #48
  4068a0:	movk	x12, #0xb9f8, lsl #48
  4068a4:	movk	x15, #0x8c0e, lsl #48
  4068a8:	movk	x13, #0xb29b, lsl #48
  4068ac:	movk	x16, #0x82f0, lsl #48
  4068b0:	movk	x14, #0x48fe, lsl #48
  4068b4:	movk	x17, #0xae98, lsl #48
  4068b8:	movk	x8, #0x98f5, lsl #48
  4068bc:	mov	x10, #0xfffffffffffffff8    	// #-8
  4068c0:	ldp	x18, x1, [x9, #-32]
  4068c4:	add	x10, x10, #0x8
  4068c8:	cmp	x10, #0xf8
  4068cc:	add	x11, x18, x11
  4068d0:	ldp	x2, x18, [x9, #-16]
  4068d4:	add	x12, x1, x12
  4068d8:	add	x15, x2, x15
  4068dc:	ldp	x1, x2, [x9]
  4068e0:	add	x13, x18, x13
  4068e4:	add	x16, x1, x16
  4068e8:	ldp	x18, x1, [x9, #16]
  4068ec:	add	x14, x2, x14
  4068f0:	sub	x11, x11, x16
  4068f4:	add	x8, x1, x8
  4068f8:	add	x17, x18, x17
  4068fc:	eor	x14, x14, x8, lsr #9
  406900:	add	x8, x8, x11
  406904:	sub	x12, x12, x14
  406908:	eor	x17, x17, x11, lsl #9
  40690c:	add	x11, x12, x11
  406910:	sub	x15, x15, x17
  406914:	eor	x8, x8, x12, lsr #23
  406918:	add	x12, x12, x15
  40691c:	sub	x13, x13, x8
  406920:	eor	x11, x11, x15, lsl #15
  406924:	sub	x16, x16, x11
  406928:	eor	x12, x12, x13, lsr #14
  40692c:	add	x15, x13, x15
  406930:	add	x13, x13, x16
  406934:	sub	x14, x14, x12
  406938:	eor	x15, x15, x16, lsl #20
  40693c:	eor	x13, x13, x14, lsr #17
  406940:	add	x16, x14, x16
  406944:	sub	x17, x17, x15
  406948:	sub	x8, x8, x13
  40694c:	add	x14, x14, x17
  406950:	eor	x16, x16, x17, lsl #14
  406954:	add	x17, x8, x17
  406958:	stp	x11, x12, [x9, #-32]
  40695c:	stp	x15, x13, [x9, #-16]
  406960:	stp	x16, x14, [x9]
  406964:	stp	x17, x8, [x9, #16]
  406968:	add	x9, x9, #0x40
  40696c:	b.cc	4068c0 <__fxstatat@plt+0x48e0>  // b.lo, b.ul, b.last
  406970:	add	x9, x0, #0x20
  406974:	mov	x10, #0xfffffffffffffff8    	// #-8
  406978:	ldp	x18, x1, [x9, #-32]
  40697c:	add	x10, x10, #0x8
  406980:	cmp	x10, #0xf8
  406984:	add	x11, x18, x11
  406988:	ldp	x2, x18, [x9, #-16]
  40698c:	add	x12, x1, x12
  406990:	add	x15, x2, x15
  406994:	ldp	x1, x2, [x9]
  406998:	add	x13, x18, x13
  40699c:	add	x16, x1, x16
  4069a0:	ldp	x18, x1, [x9, #16]
  4069a4:	add	x14, x2, x14
  4069a8:	sub	x11, x11, x16
  4069ac:	add	x8, x1, x8
  4069b0:	add	x17, x18, x17
  4069b4:	eor	x14, x14, x8, lsr #9
  4069b8:	add	x8, x8, x11
  4069bc:	sub	x12, x12, x14
  4069c0:	eor	x17, x17, x11, lsl #9
  4069c4:	add	x11, x12, x11
  4069c8:	sub	x15, x15, x17
  4069cc:	eor	x8, x8, x12, lsr #23
  4069d0:	add	x12, x12, x15
  4069d4:	sub	x13, x13, x8
  4069d8:	eor	x11, x11, x15, lsl #15
  4069dc:	sub	x16, x16, x11
  4069e0:	eor	x12, x12, x13, lsr #14
  4069e4:	add	x15, x13, x15
  4069e8:	add	x13, x13, x16
  4069ec:	sub	x14, x14, x12
  4069f0:	eor	x15, x15, x16, lsl #20
  4069f4:	eor	x13, x13, x14, lsr #17
  4069f8:	add	x16, x14, x16
  4069fc:	sub	x17, x17, x15
  406a00:	sub	x8, x8, x13
  406a04:	add	x14, x14, x17
  406a08:	eor	x16, x16, x17, lsl #14
  406a0c:	add	x17, x8, x17
  406a10:	stp	x11, x12, [x9, #-32]
  406a14:	stp	x15, x13, [x9, #-16]
  406a18:	stp	x16, x14, [x9]
  406a1c:	stp	x17, x8, [x9, #16]
  406a20:	add	x9, x9, #0x40
  406a24:	b.cc	406978 <__fxstatat@plt+0x4998>  // b.lo, b.ul, b.last
  406a28:	movi	v0.2d, #0x0
  406a2c:	str	xzr, [x0, #2064]
  406a30:	str	q0, [x0, #2048]
  406a34:	ret
  406a38:	sub	sp, sp, #0x150
  406a3c:	stp	x29, x30, [sp, #256]
  406a40:	stp	x28, x25, [sp, #272]
  406a44:	stp	x24, x23, [sp, #288]
  406a48:	stp	x22, x21, [sp, #304]
  406a4c:	stp	x20, x19, [sp, #320]
  406a50:	add	x29, sp, #0x100
  406a54:	mov	w25, w4
  406a58:	mov	x19, x3
  406a5c:	mov	w20, w2
  406a60:	mov	x21, x1
  406a64:	mov	w22, w0
  406a68:	bl	401e70 <renameat2@plt>
  406a6c:	mov	w24, w0
  406a70:	bl	401f90 <__errno_location@plt>
  406a74:	tbz	w24, #31, 406bcc <__fxstatat@plt+0x4bec>
  406a78:	ldr	w8, [x0]
  406a7c:	mov	x23, x0
  406a80:	cmp	w8, #0x16
  406a84:	b.eq	406a98 <__fxstatat@plt+0x4ab8>  // b.none
  406a88:	cmp	w8, #0x5f
  406a8c:	b.eq	406a98 <__fxstatat@plt+0x4ab8>  // b.none
  406a90:	cmp	w8, #0x26
  406a94:	b.ne	406bcc <__fxstatat@plt+0x4bec>  // b.any
  406a98:	cbz	w25, 406aec <__fxstatat@plt+0x4b0c>
  406a9c:	cmp	w25, #0x1
  406aa0:	b.ne	406ad8 <__fxstatat@plt+0x4af8>  // b.any
  406aa4:	mov	x2, sp
  406aa8:	mov	w3, #0x100                 	// #256
  406aac:	mov	w0, w20
  406ab0:	mov	x1, x19
  406ab4:	bl	409570 <__fxstatat@plt+0x7590>
  406ab8:	cbz	w0, 406ad0 <__fxstatat@plt+0x4af0>
  406abc:	ldr	w8, [x23]
  406ac0:	cmp	w8, #0x2
  406ac4:	b.eq	406ae8 <__fxstatat@plt+0x4b08>  // b.none
  406ac8:	cmp	w8, #0x4b
  406acc:	b.ne	406ae0 <__fxstatat@plt+0x4b00>  // b.any
  406ad0:	mov	w8, #0x11                  	// #17
  406ad4:	b	406adc <__fxstatat@plt+0x4afc>
  406ad8:	mov	w8, #0x5f                  	// #95
  406adc:	str	w8, [x23]
  406ae0:	mov	w24, #0xffffffff            	// #-1
  406ae4:	b	406bcc <__fxstatat@plt+0x4bec>
  406ae8:	mov	w25, #0x1                   	// #1
  406aec:	mov	x0, x21
  406af0:	bl	401b10 <strlen@plt>
  406af4:	mov	x24, x0
  406af8:	mov	x0, x19
  406afc:	bl	401b10 <strlen@plt>
  406b00:	cbz	x24, 406bb4 <__fxstatat@plt+0x4bd4>
  406b04:	cbz	x0, 406bb4 <__fxstatat@plt+0x4bd4>
  406b08:	add	x8, x24, x21
  406b0c:	ldurb	w8, [x8, #-1]
  406b10:	cmp	w8, #0x2f
  406b14:	b.eq	406b28 <__fxstatat@plt+0x4b48>  // b.none
  406b18:	add	x8, x0, x19
  406b1c:	ldurb	w8, [x8, #-1]
  406b20:	cmp	w8, #0x2f
  406b24:	b.ne	406bb4 <__fxstatat@plt+0x4bd4>  // b.any
  406b28:	add	x2, sp, #0x80
  406b2c:	mov	w3, #0x100                 	// #256
  406b30:	mov	w0, w22
  406b34:	mov	x1, x21
  406b38:	bl	409570 <__fxstatat@plt+0x7590>
  406b3c:	cbnz	w0, 406ae0 <__fxstatat@plt+0x4b00>
  406b40:	cbz	w25, 406b5c <__fxstatat@plt+0x4b7c>
  406b44:	ldr	w8, [sp, #144]
  406b48:	and	w8, w8, #0xf000
  406b4c:	cmp	w8, #0x4, lsl #12
  406b50:	b.eq	406bb4 <__fxstatat@plt+0x4bd4>  // b.none
  406b54:	mov	w8, #0x2                   	// #2
  406b58:	b	406adc <__fxstatat@plt+0x4afc>
  406b5c:	mov	x2, sp
  406b60:	mov	w3, #0x100                 	// #256
  406b64:	mov	w0, w20
  406b68:	mov	x1, x19
  406b6c:	bl	409570 <__fxstatat@plt+0x7590>
  406b70:	cbz	w0, 406b94 <__fxstatat@plt+0x4bb4>
  406b74:	ldr	w8, [x23]
  406b78:	cmp	w8, #0x2
  406b7c:	b.ne	406ae0 <__fxstatat@plt+0x4b00>  // b.any
  406b80:	ldr	w8, [sp, #144]
  406b84:	and	w8, w8, #0xf000
  406b88:	cmp	w8, #0x4, lsl #12
  406b8c:	b.ne	406ae0 <__fxstatat@plt+0x4b00>  // b.any
  406b90:	b	406bb4 <__fxstatat@plt+0x4bd4>
  406b94:	ldr	w8, [sp, #16]
  406b98:	and	w8, w8, #0xf000
  406b9c:	cmp	w8, #0x4, lsl #12
  406ba0:	b.ne	406bec <__fxstatat@plt+0x4c0c>  // b.any
  406ba4:	ldr	w8, [sp, #144]
  406ba8:	and	w8, w8, #0xf000
  406bac:	cmp	w8, #0x4, lsl #12
  406bb0:	b.ne	406bf4 <__fxstatat@plt+0x4c14>  // b.any
  406bb4:	mov	w0, w22
  406bb8:	mov	x1, x21
  406bbc:	mov	w2, w20
  406bc0:	mov	x3, x19
  406bc4:	bl	401ea0 <renameat@plt>
  406bc8:	mov	w24, w0
  406bcc:	mov	w0, w24
  406bd0:	ldp	x20, x19, [sp, #320]
  406bd4:	ldp	x22, x21, [sp, #304]
  406bd8:	ldp	x24, x23, [sp, #288]
  406bdc:	ldp	x28, x25, [sp, #272]
  406be0:	ldp	x29, x30, [sp, #256]
  406be4:	add	sp, sp, #0x150
  406be8:	ret
  406bec:	mov	w8, #0x14                  	// #20
  406bf0:	b	406adc <__fxstatat@plt+0x4afc>
  406bf4:	mov	w8, #0x15                  	// #21
  406bf8:	b	406adc <__fxstatat@plt+0x4afc>
  406bfc:	stp	x29, x30, [sp, #-48]!
  406c00:	stp	x20, x19, [sp, #32]
  406c04:	mov	w19, w0
  406c08:	cmp	w0, #0x2
  406c0c:	stp	x22, x21, [sp, #16]
  406c10:	mov	x29, sp
  406c14:	b.hi	406c44 <__fxstatat@plt+0x4c64>  // b.pmore
  406c18:	mov	w0, w19
  406c1c:	bl	407ed4 <__fxstatat@plt+0x5ef4>
  406c20:	mov	w20, w0
  406c24:	bl	401f90 <__errno_location@plt>
  406c28:	ldr	w22, [x0]
  406c2c:	mov	x21, x0
  406c30:	mov	w0, w19
  406c34:	bl	401d70 <close@plt>
  406c38:	str	w22, [x21]
  406c3c:	mov	w0, w20
  406c40:	b	406c48 <__fxstatat@plt+0x4c68>
  406c44:	mov	w0, w19
  406c48:	ldp	x20, x19, [sp, #32]
  406c4c:	ldp	x22, x21, [sp, #16]
  406c50:	ldp	x29, x30, [sp], #48
  406c54:	ret
  406c58:	sub	sp, sp, #0x50
  406c5c:	str	x21, [sp, #48]
  406c60:	stp	x20, x19, [sp, #64]
  406c64:	mov	x21, x5
  406c68:	mov	x20, x4
  406c6c:	mov	x5, x3
  406c70:	mov	x4, x2
  406c74:	mov	x19, x0
  406c78:	stp	x29, x30, [sp, #32]
  406c7c:	add	x29, sp, #0x20
  406c80:	cbz	x1, 406ca0 <__fxstatat@plt+0x4cc0>
  406c84:	adrp	x2, 40a000 <__fxstatat@plt+0x8020>
  406c88:	mov	x3, x1
  406c8c:	add	x2, x2, #0xc0a
  406c90:	mov	w1, #0x1                   	// #1
  406c94:	mov	x0, x19
  406c98:	bl	401e10 <__fprintf_chk@plt>
  406c9c:	b	406cbc <__fxstatat@plt+0x4cdc>
  406ca0:	adrp	x2, 40a000 <__fxstatat@plt+0x8020>
  406ca4:	add	x2, x2, #0xc16
  406ca8:	mov	w1, #0x1                   	// #1
  406cac:	mov	x0, x19
  406cb0:	mov	x3, x4
  406cb4:	mov	x4, x5
  406cb8:	bl	401e10 <__fprintf_chk@plt>
  406cbc:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  406cc0:	add	x1, x1, #0xc1d
  406cc4:	mov	w2, #0x5                   	// #5
  406cc8:	mov	x0, xzr
  406ccc:	bl	401f30 <dcgettext@plt>
  406cd0:	adrp	x2, 40a000 <__fxstatat@plt+0x8020>
  406cd4:	mov	x3, x0
  406cd8:	add	x2, x2, #0xee8
  406cdc:	mov	w1, #0x1                   	// #1
  406ce0:	mov	w4, #0x7e3                 	// #2019
  406ce4:	mov	x0, x19
  406ce8:	bl	401e10 <__fprintf_chk@plt>
  406cec:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  406cf0:	add	x1, x1, #0xc21
  406cf4:	mov	w2, #0x5                   	// #5
  406cf8:	mov	x0, xzr
  406cfc:	bl	401f30 <dcgettext@plt>
  406d00:	mov	x1, x19
  406d04:	bl	401f40 <fputs_unlocked@plt>
  406d08:	cmp	x21, #0x9
  406d0c:	b.hi	406d60 <__fxstatat@plt+0x4d80>  // b.pmore
  406d10:	adrp	x8, 40a000 <__fxstatat@plt+0x8020>
  406d14:	add	x8, x8, #0xc00
  406d18:	adr	x9, 406d28 <__fxstatat@plt+0x4d48>
  406d1c:	ldrb	w10, [x8, x21]
  406d20:	add	x9, x9, x10, lsl #2
  406d24:	br	x9
  406d28:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  406d2c:	add	x1, x1, #0xced
  406d30:	mov	w2, #0x5                   	// #5
  406d34:	mov	x0, xzr
  406d38:	bl	401f30 <dcgettext@plt>
  406d3c:	ldr	x3, [x20]
  406d40:	mov	x2, x0
  406d44:	mov	x0, x19
  406d48:	ldp	x20, x19, [sp, #64]
  406d4c:	ldr	x21, [sp, #48]
  406d50:	ldp	x29, x30, [sp, #32]
  406d54:	mov	w1, #0x1                   	// #1
  406d58:	add	sp, sp, #0x50
  406d5c:	b	401e10 <__fprintf_chk@plt>
  406d60:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  406d64:	add	x1, x1, #0xe2c
  406d68:	b	406ec4 <__fxstatat@plt+0x4ee4>
  406d6c:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  406d70:	add	x1, x1, #0xcfd
  406d74:	mov	w2, #0x5                   	// #5
  406d78:	mov	x0, xzr
  406d7c:	bl	401f30 <dcgettext@plt>
  406d80:	ldp	x3, x4, [x20]
  406d84:	mov	x2, x0
  406d88:	mov	x0, x19
  406d8c:	ldp	x20, x19, [sp, #64]
  406d90:	ldr	x21, [sp, #48]
  406d94:	ldp	x29, x30, [sp, #32]
  406d98:	mov	w1, #0x1                   	// #1
  406d9c:	add	sp, sp, #0x50
  406da0:	b	401e10 <__fprintf_chk@plt>
  406da4:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  406da8:	add	x1, x1, #0xd14
  406dac:	mov	w2, #0x5                   	// #5
  406db0:	mov	x0, xzr
  406db4:	bl	401f30 <dcgettext@plt>
  406db8:	ldp	x3, x4, [x20]
  406dbc:	ldr	x5, [x20, #16]
  406dc0:	mov	x2, x0
  406dc4:	mov	x0, x19
  406dc8:	ldp	x20, x19, [sp, #64]
  406dcc:	ldr	x21, [sp, #48]
  406dd0:	ldp	x29, x30, [sp, #32]
  406dd4:	mov	w1, #0x1                   	// #1
  406dd8:	add	sp, sp, #0x50
  406ddc:	b	401e10 <__fprintf_chk@plt>
  406de0:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  406de4:	add	x1, x1, #0xd30
  406de8:	mov	w2, #0x5                   	// #5
  406dec:	mov	x0, xzr
  406df0:	bl	401f30 <dcgettext@plt>
  406df4:	ldp	x3, x4, [x20]
  406df8:	ldp	x5, x6, [x20, #16]
  406dfc:	mov	x2, x0
  406e00:	mov	x0, x19
  406e04:	ldp	x20, x19, [sp, #64]
  406e08:	ldr	x21, [sp, #48]
  406e0c:	ldp	x29, x30, [sp, #32]
  406e10:	mov	w1, #0x1                   	// #1
  406e14:	add	sp, sp, #0x50
  406e18:	b	401e10 <__fprintf_chk@plt>
  406e1c:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  406e20:	add	x1, x1, #0xd50
  406e24:	mov	w2, #0x5                   	// #5
  406e28:	mov	x0, xzr
  406e2c:	bl	401f30 <dcgettext@plt>
  406e30:	ldp	x3, x4, [x20]
  406e34:	ldp	x5, x6, [x20, #16]
  406e38:	ldr	x7, [x20, #32]
  406e3c:	mov	x2, x0
  406e40:	mov	x0, x19
  406e44:	ldp	x20, x19, [sp, #64]
  406e48:	ldr	x21, [sp, #48]
  406e4c:	ldp	x29, x30, [sp, #32]
  406e50:	mov	w1, #0x1                   	// #1
  406e54:	add	sp, sp, #0x50
  406e58:	b	401e10 <__fprintf_chk@plt>
  406e5c:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  406e60:	add	x1, x1, #0xd74
  406e64:	mov	w2, #0x5                   	// #5
  406e68:	mov	x0, xzr
  406e6c:	bl	401f30 <dcgettext@plt>
  406e70:	ldp	x3, x4, [x20]
  406e74:	ldp	x5, x6, [x20, #16]
  406e78:	ldp	x7, x8, [x20, #32]
  406e7c:	mov	x2, x0
  406e80:	b	406eb0 <__fxstatat@plt+0x4ed0>
  406e84:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  406e88:	add	x1, x1, #0xd9c
  406e8c:	mov	w2, #0x5                   	// #5
  406e90:	mov	x0, xzr
  406e94:	bl	401f30 <dcgettext@plt>
  406e98:	ldr	x9, [x20, #48]
  406e9c:	ldp	x3, x4, [x20]
  406ea0:	ldp	x5, x6, [x20, #16]
  406ea4:	ldp	x7, x8, [x20, #32]
  406ea8:	mov	x2, x0
  406eac:	str	x9, [sp, #8]
  406eb0:	mov	w1, #0x1                   	// #1
  406eb4:	str	x8, [sp]
  406eb8:	b	406f28 <__fxstatat@plt+0x4f48>
  406ebc:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  406ec0:	add	x1, x1, #0xdf8
  406ec4:	mov	w2, #0x5                   	// #5
  406ec8:	mov	x0, xzr
  406ecc:	bl	401f30 <dcgettext@plt>
  406ed0:	ldp	x8, x9, [x20, #56]
  406ed4:	ldp	x3, x4, [x20]
  406ed8:	ldp	x5, x6, [x20, #16]
  406edc:	ldr	x7, [x20, #32]
  406ee0:	ldur	q0, [x20, #40]
  406ee4:	mov	x2, x0
  406ee8:	str	x9, [sp, #24]
  406eec:	b	406f1c <__fxstatat@plt+0x4f3c>
  406ef0:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  406ef4:	add	x1, x1, #0xdc8
  406ef8:	mov	w2, #0x5                   	// #5
  406efc:	mov	x0, xzr
  406f00:	bl	401f30 <dcgettext@plt>
  406f04:	ldp	x3, x4, [x20]
  406f08:	ldp	x5, x6, [x20, #16]
  406f0c:	ldr	x7, [x20, #32]
  406f10:	ldur	q0, [x20, #40]
  406f14:	ldr	x8, [x20, #56]
  406f18:	mov	x2, x0
  406f1c:	str	x8, [sp, #16]
  406f20:	mov	w1, #0x1                   	// #1
  406f24:	str	q0, [sp]
  406f28:	mov	x0, x19
  406f2c:	bl	401e10 <__fprintf_chk@plt>
  406f30:	ldp	x20, x19, [sp, #64]
  406f34:	ldr	x21, [sp, #48]
  406f38:	ldp	x29, x30, [sp, #32]
  406f3c:	add	sp, sp, #0x50
  406f40:	ret
  406f44:	mov	x8, xzr
  406f48:	ldr	x9, [x4, x8, lsl #3]
  406f4c:	add	x8, x8, #0x1
  406f50:	cbnz	x9, 406f48 <__fxstatat@plt+0x4f68>
  406f54:	sub	x5, x8, #0x1
  406f58:	b	406c58 <__fxstatat@plt+0x4c78>
  406f5c:	sub	sp, sp, #0x60
  406f60:	stp	x29, x30, [sp, #80]
  406f64:	ldr	w8, [x4, #24]
  406f68:	mov	x5, xzr
  406f6c:	mov	x9, sp
  406f70:	add	x29, sp, #0x50
  406f74:	tbz	w8, #31, 406f9c <__fxstatat@plt+0x4fbc>
  406f78:	add	w11, w8, #0x8
  406f7c:	cmn	w8, #0x8
  406f80:	str	w11, [x4, #24]
  406f84:	b.gt	406f98 <__fxstatat@plt+0x4fb8>
  406f88:	ldr	x10, [x4, #8]
  406f8c:	add	x10, x10, w8, sxtw
  406f90:	mov	w8, w11
  406f94:	b	406fa8 <__fxstatat@plt+0x4fc8>
  406f98:	mov	w8, w11
  406f9c:	ldr	x10, [x4]
  406fa0:	add	x11, x10, #0x8
  406fa4:	str	x11, [x4]
  406fa8:	ldr	x10, [x10]
  406fac:	str	x10, [x9, x5, lsl #3]
  406fb0:	cbz	x10, 406fc0 <__fxstatat@plt+0x4fe0>
  406fb4:	add	x5, x5, #0x1
  406fb8:	cmp	x5, #0xa
  406fbc:	b.ne	406f74 <__fxstatat@plt+0x4f94>  // b.any
  406fc0:	mov	x4, sp
  406fc4:	bl	406c58 <__fxstatat@plt+0x4c78>
  406fc8:	ldp	x29, x30, [sp, #80]
  406fcc:	add	sp, sp, #0x60
  406fd0:	ret
  406fd4:	sub	sp, sp, #0xf0
  406fd8:	stp	x29, x30, [sp, #224]
  406fdc:	add	x29, sp, #0xe0
  406fe0:	mov	x8, #0xffffffffffffffe0    	// #-32
  406fe4:	mov	x9, sp
  406fe8:	sub	x10, x29, #0x60
  406fec:	movk	x8, #0xff80, lsl #32
  406ff0:	add	x11, x29, #0x10
  406ff4:	add	x9, x9, #0x80
  406ff8:	add	x10, x10, #0x20
  406ffc:	stp	x9, x8, [x29, #-16]
  407000:	stp	x11, x10, [x29, #-32]
  407004:	stp	x4, x5, [x29, #-96]
  407008:	stp	x6, x7, [x29, #-80]
  40700c:	stp	q0, q1, [sp]
  407010:	ldp	q0, q1, [x29, #-32]
  407014:	sub	x4, x29, #0x40
  407018:	stp	q2, q3, [sp, #32]
  40701c:	stp	q4, q5, [sp, #64]
  407020:	stp	q6, q7, [sp, #96]
  407024:	stp	q0, q1, [x29, #-64]
  407028:	bl	406f5c <__fxstatat@plt+0x4f7c>
  40702c:	ldp	x29, x30, [sp, #224]
  407030:	add	sp, sp, #0xf0
  407034:	ret
  407038:	stp	x29, x30, [sp, #-16]!
  40703c:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  407040:	add	x1, x1, #0xe68
  407044:	mov	w2, #0x5                   	// #5
  407048:	mov	x0, xzr
  40704c:	mov	x29, sp
  407050:	bl	401f30 <dcgettext@plt>
  407054:	adrp	x2, 40a000 <__fxstatat@plt+0x8020>
  407058:	mov	x1, x0
  40705c:	add	x2, x2, #0xe7d
  407060:	mov	w0, #0x1                   	// #1
  407064:	bl	401cf0 <__printf_chk@plt>
  407068:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  40706c:	add	x1, x1, #0xe93
  407070:	mov	w2, #0x5                   	// #5
  407074:	mov	x0, xzr
  407078:	bl	401f30 <dcgettext@plt>
  40707c:	adrp	x2, 40a000 <__fxstatat@plt+0x8020>
  407080:	adrp	x3, 40a000 <__fxstatat@plt+0x8020>
  407084:	mov	x1, x0
  407088:	add	x2, x2, #0x4cd
  40708c:	add	x3, x3, #0x5bd
  407090:	mov	w0, #0x1                   	// #1
  407094:	bl	401cf0 <__printf_chk@plt>
  407098:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  40709c:	add	x1, x1, #0xea7
  4070a0:	mov	w2, #0x5                   	// #5
  4070a4:	mov	x0, xzr
  4070a8:	bl	401f30 <dcgettext@plt>
  4070ac:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  4070b0:	ldr	x1, [x8, #816]
  4070b4:	ldp	x29, x30, [sp], #16
  4070b8:	b	401f40 <fputs_unlocked@plt>
  4070bc:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4070c0:	udiv	x8, x8, x1
  4070c4:	cmp	x8, x0
  4070c8:	b.cc	4070d4 <__fxstatat@plt+0x50f4>  // b.lo, b.ul, b.last
  4070cc:	mul	x0, x1, x0
  4070d0:	b	4070e0 <__fxstatat@plt+0x5100>
  4070d4:	stp	x29, x30, [sp, #-16]!
  4070d8:	mov	x29, sp
  4070dc:	bl	40731c <__fxstatat@plt+0x533c>
  4070e0:	stp	x29, x30, [sp, #-32]!
  4070e4:	str	x19, [sp, #16]
  4070e8:	mov	x29, sp
  4070ec:	mov	x19, x0
  4070f0:	bl	401c70 <malloc@plt>
  4070f4:	cbz	x19, 4070fc <__fxstatat@plt+0x511c>
  4070f8:	cbz	x0, 407108 <__fxstatat@plt+0x5128>
  4070fc:	ldr	x19, [sp, #16]
  407100:	ldp	x29, x30, [sp], #32
  407104:	ret
  407108:	bl	40731c <__fxstatat@plt+0x533c>
  40710c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407110:	udiv	x8, x8, x2
  407114:	cmp	x8, x1
  407118:	b.cc	407124 <__fxstatat@plt+0x5144>  // b.lo, b.ul, b.last
  40711c:	mul	x1, x2, x1
  407120:	b	407130 <__fxstatat@plt+0x5150>
  407124:	stp	x29, x30, [sp, #-16]!
  407128:	mov	x29, sp
  40712c:	bl	40731c <__fxstatat@plt+0x533c>
  407130:	stp	x29, x30, [sp, #-32]!
  407134:	str	x19, [sp, #16]
  407138:	mov	x19, x1
  40713c:	mov	x29, sp
  407140:	cbz	x0, 407154 <__fxstatat@plt+0x5174>
  407144:	cbnz	x19, 407154 <__fxstatat@plt+0x5174>
  407148:	bl	401e50 <free@plt>
  40714c:	mov	x0, xzr
  407150:	b	407164 <__fxstatat@plt+0x5184>
  407154:	mov	x1, x19
  407158:	bl	401d50 <realloc@plt>
  40715c:	cbz	x19, 407164 <__fxstatat@plt+0x5184>
  407160:	cbz	x0, 407170 <__fxstatat@plt+0x5190>
  407164:	ldr	x19, [sp, #16]
  407168:	ldp	x29, x30, [sp], #32
  40716c:	ret
  407170:	bl	40731c <__fxstatat@plt+0x533c>
  407174:	stp	x29, x30, [sp, #-16]!
  407178:	ldr	x9, [x1]
  40717c:	mov	x29, sp
  407180:	cbz	x0, 4071a4 <__fxstatat@plt+0x51c4>
  407184:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  407188:	movk	x8, #0x5554
  40718c:	udiv	x8, x8, x2
  407190:	cmp	x8, x9
  407194:	b.ls	4071dc <__fxstatat@plt+0x51fc>  // b.plast
  407198:	add	x8, x9, x9, lsr #1
  40719c:	add	x9, x8, #0x1
  4071a0:	b	4071c8 <__fxstatat@plt+0x51e8>
  4071a4:	cbnz	x9, 4071b8 <__fxstatat@plt+0x51d8>
  4071a8:	mov	w8, #0x80                  	// #128
  4071ac:	udiv	x8, x8, x2
  4071b0:	cmp	x2, #0x80
  4071b4:	cinc	x9, x8, hi  // hi = pmore
  4071b8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4071bc:	udiv	x8, x8, x2
  4071c0:	cmp	x8, x9
  4071c4:	b.cc	4071dc <__fxstatat@plt+0x51fc>  // b.lo, b.ul, b.last
  4071c8:	mul	x8, x9, x2
  4071cc:	str	x9, [x1]
  4071d0:	mov	x1, x8
  4071d4:	ldp	x29, x30, [sp], #16
  4071d8:	b	407130 <__fxstatat@plt+0x5150>
  4071dc:	bl	40731c <__fxstatat@plt+0x533c>
  4071e0:	b	4070e0 <__fxstatat@plt+0x5100>
  4071e4:	stp	x29, x30, [sp, #-16]!
  4071e8:	ldr	x8, [x1]
  4071ec:	mov	x29, sp
  4071f0:	cbz	x0, 407210 <__fxstatat@plt+0x5230>
  4071f4:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  4071f8:	movk	x9, #0x5554
  4071fc:	cmp	x8, x9
  407200:	b.cs	407218 <__fxstatat@plt+0x5238>  // b.hs, b.nlast
  407204:	add	x8, x8, x8, lsr #1
  407208:	add	x8, x8, #0x1
  40720c:	b	407220 <__fxstatat@plt+0x5240>
  407210:	cbz	x8, 40721c <__fxstatat@plt+0x523c>
  407214:	tbz	x8, #63, 407220 <__fxstatat@plt+0x5240>
  407218:	bl	40731c <__fxstatat@plt+0x533c>
  40721c:	mov	w8, #0x80                  	// #128
  407220:	str	x8, [x1]
  407224:	mov	x1, x8
  407228:	ldp	x29, x30, [sp], #16
  40722c:	b	407130 <__fxstatat@plt+0x5150>
  407230:	stp	x29, x30, [sp, #-32]!
  407234:	stp	x20, x19, [sp, #16]
  407238:	mov	x29, sp
  40723c:	mov	x19, x0
  407240:	bl	4070e0 <__fxstatat@plt+0x5100>
  407244:	mov	w1, wzr
  407248:	mov	x2, x19
  40724c:	mov	x20, x0
  407250:	bl	401d00 <memset@plt>
  407254:	mov	x0, x20
  407258:	ldp	x20, x19, [sp, #16]
  40725c:	ldp	x29, x30, [sp], #32
  407260:	ret
  407264:	stp	x29, x30, [sp, #-16]!
  407268:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40726c:	udiv	x8, x8, x1
  407270:	cmp	x8, x0
  407274:	mov	x29, sp
  407278:	b.cc	40728c <__fxstatat@plt+0x52ac>  // b.lo, b.ul, b.last
  40727c:	bl	407838 <__fxstatat@plt+0x5858>
  407280:	cbz	x0, 40728c <__fxstatat@plt+0x52ac>
  407284:	ldp	x29, x30, [sp], #16
  407288:	ret
  40728c:	bl	40731c <__fxstatat@plt+0x533c>
  407290:	stp	x29, x30, [sp, #-48]!
  407294:	stp	x20, x19, [sp, #32]
  407298:	mov	x20, x0
  40729c:	mov	x0, x1
  4072a0:	str	x21, [sp, #16]
  4072a4:	mov	x29, sp
  4072a8:	mov	x19, x1
  4072ac:	bl	4070e0 <__fxstatat@plt+0x5100>
  4072b0:	mov	x1, x20
  4072b4:	mov	x2, x19
  4072b8:	mov	x21, x0
  4072bc:	bl	401ae0 <memcpy@plt>
  4072c0:	mov	x0, x21
  4072c4:	ldp	x20, x19, [sp, #32]
  4072c8:	ldr	x21, [sp, #16]
  4072cc:	ldp	x29, x30, [sp], #48
  4072d0:	ret
  4072d4:	stp	x29, x30, [sp, #-48]!
  4072d8:	str	x21, [sp, #16]
  4072dc:	stp	x20, x19, [sp, #32]
  4072e0:	mov	x29, sp
  4072e4:	mov	x19, x0
  4072e8:	bl	401b10 <strlen@plt>
  4072ec:	add	x20, x0, #0x1
  4072f0:	mov	x0, x20
  4072f4:	bl	4070e0 <__fxstatat@plt+0x5100>
  4072f8:	mov	x1, x19
  4072fc:	mov	x2, x20
  407300:	mov	x21, x0
  407304:	bl	401ae0 <memcpy@plt>
  407308:	mov	x0, x21
  40730c:	ldp	x20, x19, [sp, #32]
  407310:	ldr	x21, [sp, #16]
  407314:	ldp	x29, x30, [sp], #48
  407318:	ret
  40731c:	stp	x29, x30, [sp, #-32]!
  407320:	str	x19, [sp, #16]
  407324:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  407328:	ldr	w19, [x8, #688]
  40732c:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  407330:	add	x1, x1, #0xf17
  407334:	mov	w2, #0x5                   	// #5
  407338:	mov	x0, xzr
  40733c:	mov	x29, sp
  407340:	bl	401f30 <dcgettext@plt>
  407344:	adrp	x2, 40a000 <__fxstatat@plt+0x8020>
  407348:	mov	x3, x0
  40734c:	add	x2, x2, #0x93f
  407350:	mov	w0, w19
  407354:	mov	w1, wzr
  407358:	bl	401b50 <error@plt>
  40735c:	bl	401dc0 <abort@plt>
  407360:	sub	sp, sp, #0x50
  407364:	stp	x24, x23, [sp, #32]
  407368:	stp	x22, x21, [sp, #48]
  40736c:	mov	x22, x3
  407370:	mov	x24, x2
  407374:	mov	w2, w1
  407378:	add	x3, sp, #0x8
  40737c:	mov	x1, xzr
  407380:	stp	x29, x30, [sp, #16]
  407384:	stp	x20, x19, [sp, #64]
  407388:	add	x29, sp, #0x10
  40738c:	mov	w20, w6
  407390:	mov	x19, x5
  407394:	mov	x21, x0
  407398:	bl	40746c <__fxstatat@plt+0x548c>
  40739c:	cbz	w0, 4073cc <__fxstatat@plt+0x53ec>
  4073a0:	cmp	w0, #0x1
  4073a4:	b.eq	4073bc <__fxstatat@plt+0x53dc>  // b.none
  4073a8:	cmp	w0, #0x3
  4073ac:	b.ne	4073f4 <__fxstatat@plt+0x5414>  // b.any
  4073b0:	bl	401f90 <__errno_location@plt>
  4073b4:	str	wzr, [x0]
  4073b8:	b	4073f8 <__fxstatat@plt+0x5418>
  4073bc:	bl	401f90 <__errno_location@plt>
  4073c0:	mov	w8, #0x4b                  	// #75
  4073c4:	str	w8, [x0]
  4073c8:	b	4073f8 <__fxstatat@plt+0x5418>
  4073cc:	ldr	x23, [sp, #8]
  4073d0:	cmp	x23, x24
  4073d4:	b.cc	4073e0 <__fxstatat@plt+0x5400>  // b.lo, b.ul, b.last
  4073d8:	cmp	x23, x22
  4073dc:	b.ls	407434 <__fxstatat@plt+0x5454>  // b.plast
  4073e0:	bl	401f90 <__errno_location@plt>
  4073e4:	lsr	x8, x23, #30
  4073e8:	cbnz	x8, 4073c0 <__fxstatat@plt+0x53e0>
  4073ec:	mov	w8, #0x22                  	// #34
  4073f0:	b	4073c4 <__fxstatat@plt+0x53e4>
  4073f4:	bl	401f90 <__errno_location@plt>
  4073f8:	ldr	w8, [x0]
  4073fc:	cmp	w20, #0x0
  407400:	csinc	w20, w20, wzr, ne  // ne = any
  407404:	mov	x0, x21
  407408:	cmp	w8, #0x16
  40740c:	csel	w22, wzr, w8, eq  // eq = none
  407410:	bl	405e78 <__fxstatat@plt+0x3e98>
  407414:	adrp	x2, 40a000 <__fxstatat@plt+0x8020>
  407418:	mov	x4, x0
  40741c:	add	x2, x2, #0x94e
  407420:	mov	w0, w20
  407424:	mov	w1, w22
  407428:	mov	x3, x19
  40742c:	bl	401b50 <error@plt>
  407430:	ldr	x23, [sp, #8]
  407434:	mov	x0, x23
  407438:	ldp	x20, x19, [sp, #64]
  40743c:	ldp	x22, x21, [sp, #48]
  407440:	ldp	x24, x23, [sp, #32]
  407444:	ldp	x29, x30, [sp, #16]
  407448:	add	sp, sp, #0x50
  40744c:	ret
  407450:	mov	w6, w5
  407454:	mov	x5, x4
  407458:	mov	x4, x3
  40745c:	mov	x3, x2
  407460:	mov	x2, x1
  407464:	mov	w1, #0xa                   	// #10
  407468:	b	407360 <__fxstatat@plt+0x5380>
  40746c:	stp	x29, x30, [sp, #-80]!
  407470:	cmp	w2, #0x25
  407474:	str	x25, [sp, #16]
  407478:	stp	x24, x23, [sp, #32]
  40747c:	stp	x22, x21, [sp, #48]
  407480:	stp	x20, x19, [sp, #64]
  407484:	mov	x29, sp
  407488:	b.cs	407818 <__fxstatat@plt+0x5838>  // b.hs, b.nlast
  40748c:	mov	x23, x4
  407490:	mov	x19, x3
  407494:	mov	w22, w2
  407498:	mov	x21, x1
  40749c:	mov	x20, x0
  4074a0:	bl	401f90 <__errno_location@plt>
  4074a4:	mov	x24, x0
  4074a8:	str	wzr, [x0]
  4074ac:	bl	401e30 <__ctype_b_loc@plt>
  4074b0:	ldr	x8, [x0]
  4074b4:	mov	x10, x20
  4074b8:	ldrb	w9, [x10], #1
  4074bc:	ldrh	w11, [x8, x9, lsl #1]
  4074c0:	tbnz	w11, #13, 4074b8 <__fxstatat@plt+0x54d8>
  4074c4:	cmp	x21, #0x0
  4074c8:	add	x8, x29, #0x18
  4074cc:	csel	x21, x8, x21, eq  // eq = none
  4074d0:	cmp	w9, #0x2d
  4074d4:	b.ne	4074e0 <__fxstatat@plt+0x5500>  // b.any
  4074d8:	mov	w20, #0x4                   	// #4
  4074dc:	b	4077fc <__fxstatat@plt+0x581c>
  4074e0:	mov	x0, x20
  4074e4:	mov	x1, x21
  4074e8:	mov	w2, w22
  4074ec:	bl	401db0 <strtoumax@plt>
  4074f0:	ldr	x25, [x21]
  4074f4:	cmp	x25, x20
  4074f8:	b.eq	40751c <__fxstatat@plt+0x553c>  // b.none
  4074fc:	ldr	w20, [x24]
  407500:	mov	x22, x0
  407504:	cbz	w20, 407514 <__fxstatat@plt+0x5534>
  407508:	cmp	w20, #0x22
  40750c:	b.ne	4074d8 <__fxstatat@plt+0x54f8>  // b.any
  407510:	mov	w20, #0x1                   	// #1
  407514:	cbnz	x23, 40753c <__fxstatat@plt+0x555c>
  407518:	b	4077f8 <__fxstatat@plt+0x5818>
  40751c:	cbz	x23, 4074d8 <__fxstatat@plt+0x54f8>
  407520:	ldrb	w1, [x20]
  407524:	cbz	w1, 4074d8 <__fxstatat@plt+0x54f8>
  407528:	mov	x0, x23
  40752c:	bl	401eb0 <strchr@plt>
  407530:	cbz	x0, 4074d8 <__fxstatat@plt+0x54f8>
  407534:	mov	w20, wzr
  407538:	mov	w22, #0x1                   	// #1
  40753c:	ldrb	w24, [x25]
  407540:	cbz	w24, 4077f8 <__fxstatat@plt+0x5818>
  407544:	mov	x0, x23
  407548:	mov	w1, w24
  40754c:	bl	401eb0 <strchr@plt>
  407550:	cbz	x0, 40777c <__fxstatat@plt+0x579c>
  407554:	sub	w10, w24, #0x45
  407558:	mov	w8, #0x1                   	// #1
  40755c:	cmp	w10, #0x2f
  407560:	mov	w9, #0x400                 	// #1024
  407564:	b.hi	4075d8 <__fxstatat@plt+0x55f8>  // b.pmore
  407568:	mov	w11, #0x1                   	// #1
  40756c:	lsl	x10, x11, x10
  407570:	mov	x11, #0x8945                	// #35141
  407574:	movk	x11, #0x30, lsl #16
  407578:	movk	x11, #0x8144, lsl #32
  40757c:	tst	x10, x11
  407580:	b.eq	4075d8 <__fxstatat@plt+0x55f8>  // b.none
  407584:	mov	w1, #0x30                  	// #48
  407588:	mov	x0, x23
  40758c:	bl	401eb0 <strchr@plt>
  407590:	cbz	x0, 4075c4 <__fxstatat@plt+0x55e4>
  407594:	ldrb	w8, [x25, #1]
  407598:	cmp	w8, #0x42
  40759c:	b.eq	4075d0 <__fxstatat@plt+0x55f0>  // b.none
  4075a0:	cmp	w8, #0x44
  4075a4:	b.eq	4075d0 <__fxstatat@plt+0x55f0>  // b.none
  4075a8:	cmp	w8, #0x69
  4075ac:	b.ne	4075c4 <__fxstatat@plt+0x55e4>  // b.any
  4075b0:	ldrb	w8, [x25, #2]
  4075b4:	mov	w9, #0x3                   	// #3
  4075b8:	cmp	w8, #0x42
  4075bc:	csinc	x8, x9, xzr, eq  // eq = none
  4075c0:	b	4075c8 <__fxstatat@plt+0x55e8>
  4075c4:	mov	w8, #0x1                   	// #1
  4075c8:	mov	w9, #0x400                 	// #1024
  4075cc:	b	4075d8 <__fxstatat@plt+0x55f8>
  4075d0:	mov	w8, #0x2                   	// #2
  4075d4:	mov	w9, #0x3e8                 	// #1000
  4075d8:	cmp	w24, #0x59
  4075dc:	b.gt	407610 <__fxstatat@plt+0x5630>
  4075e0:	sub	w10, w24, #0x42
  4075e4:	cmp	w10, #0xe
  4075e8:	b.hi	40764c <__fxstatat@plt+0x566c>  // b.pmore
  4075ec:	adrp	x11, 40a000 <__fxstatat@plt+0x8020>
  4075f0:	add	x11, x11, #0xf28
  4075f4:	adr	x12, 407604 <__fxstatat@plt+0x5624>
  4075f8:	ldrb	w13, [x11, x10]
  4075fc:	add	x12, x12, x13, lsl #2
  407600:	br	x12
  407604:	cmp	xzr, x22, lsr #54
  407608:	lsl	x9, x22, #10
  40760c:	b	4076e4 <__fxstatat@plt+0x5704>
  407610:	cmp	w24, #0x73
  407614:	b.gt	407688 <__fxstatat@plt+0x56a8>
  407618:	sub	w10, w24, #0x62
  40761c:	cmp	w10, #0xb
  407620:	b.hi	407748 <__fxstatat@plt+0x5768>  // b.pmore
  407624:	adrp	x11, 40a000 <__fxstatat@plt+0x8020>
  407628:	add	x11, x11, #0xf37
  40762c:	adr	x12, 407640 <__fxstatat@plt+0x5660>
  407630:	ldrb	w13, [x11, x10]
  407634:	add	x12, x12, x13, lsl #2
  407638:	mov	w10, wzr
  40763c:	br	x12
  407640:	cmp	xzr, x22, lsr #55
  407644:	lsl	x9, x22, #9
  407648:	b	4076e4 <__fxstatat@plt+0x5704>
  40764c:	cmp	w24, #0x54
  407650:	b.eq	40771c <__fxstatat@plt+0x573c>  // b.none
  407654:	cmp	w24, #0x59
  407658:	b.ne	40777c <__fxstatat@plt+0x579c>  // b.any
  40765c:	mov	w10, wzr
  407660:	mov	w11, #0xfffffff8            	// #-8
  407664:	umulh	x12, x9, x22
  407668:	cmp	xzr, x12
  40766c:	mul	x13, x22, x9
  407670:	cset	w12, ne  // ne = any
  407674:	csinv	x22, x13, xzr, eq  // eq = none
  407678:	adds	w11, w11, #0x1
  40767c:	orr	w10, w10, w12
  407680:	b.cc	407664 <__fxstatat@plt+0x5684>  // b.lo, b.ul, b.last
  407684:	b	4077dc <__fxstatat@plt+0x57fc>
  407688:	cmp	w24, #0x74
  40768c:	b.eq	40771c <__fxstatat@plt+0x573c>  // b.none
  407690:	cmp	w24, #0x77
  407694:	b.ne	40777c <__fxstatat@plt+0x579c>  // b.any
  407698:	cmn	x22, x22
  40769c:	lsl	x9, x22, #1
  4076a0:	cset	w10, cs  // cs = hs, nlast
  4076a4:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  4076a8:	b	4077dc <__fxstatat@plt+0x57fc>
  4076ac:	mov	w10, wzr
  4076b0:	mov	w11, #0xfffffffd            	// #-3
  4076b4:	umulh	x12, x9, x22
  4076b8:	cmp	xzr, x12
  4076bc:	mul	x13, x22, x9
  4076c0:	cset	w12, ne  // ne = any
  4076c4:	csinv	x22, x13, xzr, eq  // eq = none
  4076c8:	adds	w11, w11, #0x1
  4076cc:	orr	w10, w10, w12
  4076d0:	b.cc	4076b4 <__fxstatat@plt+0x56d4>  // b.lo, b.ul, b.last
  4076d4:	b	4077dc <__fxstatat@plt+0x57fc>
  4076d8:	umulh	x10, x9, x22
  4076dc:	mul	x9, x22, x9
  4076e0:	cmp	xzr, x10
  4076e4:	cset	w10, ne  // ne = any
  4076e8:	csinv	x22, x9, xzr, eq  // eq = none
  4076ec:	b	4077dc <__fxstatat@plt+0x57fc>
  4076f0:	mov	w10, wzr
  4076f4:	mov	w11, #0xfffffffe            	// #-2
  4076f8:	umulh	x12, x9, x22
  4076fc:	cmp	xzr, x12
  407700:	mul	x13, x22, x9
  407704:	cset	w12, ne  // ne = any
  407708:	csinv	x22, x13, xzr, eq  // eq = none
  40770c:	adds	w11, w11, #0x1
  407710:	orr	w10, w10, w12
  407714:	b.cc	4076f8 <__fxstatat@plt+0x5718>  // b.lo, b.ul, b.last
  407718:	b	4077dc <__fxstatat@plt+0x57fc>
  40771c:	mov	w10, wzr
  407720:	mov	w11, #0xfffffffc            	// #-4
  407724:	umulh	x12, x9, x22
  407728:	cmp	xzr, x12
  40772c:	mul	x13, x22, x9
  407730:	cset	w12, ne  // ne = any
  407734:	csinv	x22, x13, xzr, eq  // eq = none
  407738:	adds	w11, w11, #0x1
  40773c:	orr	w10, w10, w12
  407740:	b.cc	407724 <__fxstatat@plt+0x5744>  // b.lo, b.ul, b.last
  407744:	b	4077dc <__fxstatat@plt+0x57fc>
  407748:	cmp	w24, #0x5a
  40774c:	b.ne	40777c <__fxstatat@plt+0x579c>  // b.any
  407750:	mov	w10, wzr
  407754:	mov	w11, #0xfffffff9            	// #-7
  407758:	umulh	x12, x9, x22
  40775c:	cmp	xzr, x12
  407760:	mul	x13, x22, x9
  407764:	cset	w12, ne  // ne = any
  407768:	csinv	x22, x13, xzr, eq  // eq = none
  40776c:	adds	w11, w11, #0x1
  407770:	orr	w10, w10, w12
  407774:	b.cc	407758 <__fxstatat@plt+0x5778>  // b.lo, b.ul, b.last
  407778:	b	4077dc <__fxstatat@plt+0x57fc>
  40777c:	str	x22, [x19]
  407780:	orr	w20, w20, #0x2
  407784:	b	4077fc <__fxstatat@plt+0x581c>
  407788:	mov	w10, wzr
  40778c:	mov	w11, #0xfffffffa            	// #-6
  407790:	umulh	x12, x9, x22
  407794:	cmp	xzr, x12
  407798:	mul	x13, x22, x9
  40779c:	cset	w12, ne  // ne = any
  4077a0:	csinv	x22, x13, xzr, eq  // eq = none
  4077a4:	adds	w11, w11, #0x1
  4077a8:	orr	w10, w10, w12
  4077ac:	b.cc	407790 <__fxstatat@plt+0x57b0>  // b.lo, b.ul, b.last
  4077b0:	b	4077dc <__fxstatat@plt+0x57fc>
  4077b4:	mov	w10, wzr
  4077b8:	mov	w11, #0xfffffffb            	// #-5
  4077bc:	umulh	x12, x9, x22
  4077c0:	cmp	xzr, x12
  4077c4:	mul	x13, x22, x9
  4077c8:	cset	w12, ne  // ne = any
  4077cc:	csinv	x22, x13, xzr, eq  // eq = none
  4077d0:	adds	w11, w11, #0x1
  4077d4:	orr	w10, w10, w12
  4077d8:	b.cc	4077bc <__fxstatat@plt+0x57dc>  // b.lo, b.ul, b.last
  4077dc:	add	x9, x25, x8
  4077e0:	str	x9, [x21]
  4077e4:	ldrb	w8, [x25, x8]
  4077e8:	orr	w9, w10, w20
  4077ec:	orr	w10, w9, #0x2
  4077f0:	cmp	w8, #0x0
  4077f4:	csel	w20, w9, w10, eq  // eq = none
  4077f8:	str	x22, [x19]
  4077fc:	mov	w0, w20
  407800:	ldp	x20, x19, [sp, #64]
  407804:	ldp	x22, x21, [sp, #48]
  407808:	ldp	x24, x23, [sp, #32]
  40780c:	ldr	x25, [sp, #16]
  407810:	ldp	x29, x30, [sp], #80
  407814:	ret
  407818:	adrp	x0, 40a000 <__fxstatat@plt+0x8020>
  40781c:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  407820:	adrp	x3, 40a000 <__fxstatat@plt+0x8020>
  407824:	add	x0, x0, #0xf43
  407828:	add	x1, x1, #0xf69
  40782c:	add	x3, x3, #0xf79
  407830:	mov	w2, #0x54                  	// #84
  407834:	bl	401f80 <__assert_fail@plt>
  407838:	mov	x8, x1
  40783c:	mov	w1, #0x1                   	// #1
  407840:	mov	w9, #0x1                   	// #1
  407844:	cbz	x0, 40787c <__fxstatat@plt+0x589c>
  407848:	cbz	x8, 40787c <__fxstatat@plt+0x589c>
  40784c:	umulh	x10, x8, x0
  407850:	mov	x1, x8
  407854:	mov	x9, x0
  407858:	cbz	x10, 40787c <__fxstatat@plt+0x589c>
  40785c:	stp	x29, x30, [sp, #-16]!
  407860:	mov	x29, sp
  407864:	bl	401f90 <__errno_location@plt>
  407868:	mov	w8, #0xc                   	// #12
  40786c:	str	w8, [x0]
  407870:	mov	x0, xzr
  407874:	ldp	x29, x30, [sp], #16
  407878:	ret
  40787c:	mov	x0, x9
  407880:	b	401d30 <calloc@plt>
  407884:	stp	x29, x30, [sp, #-48]!
  407888:	str	x21, [sp, #16]
  40788c:	stp	x20, x19, [sp, #32]
  407890:	mov	x29, sp
  407894:	mov	x19, x0
  407898:	bl	401be0 <fileno@plt>
  40789c:	tbnz	w0, #31, 407904 <__fxstatat@plt+0x5924>
  4078a0:	mov	x0, x19
  4078a4:	bl	401f50 <__freading@plt>
  4078a8:	cbz	w0, 4078c8 <__fxstatat@plt+0x58e8>
  4078ac:	mov	x0, x19
  4078b0:	bl	401be0 <fileno@plt>
  4078b4:	mov	w2, #0x1                   	// #1
  4078b8:	mov	x1, xzr
  4078bc:	bl	401bb0 <lseek@plt>
  4078c0:	cmn	x0, #0x1
  4078c4:	b.eq	407904 <__fxstatat@plt+0x5924>  // b.none
  4078c8:	mov	x0, x19
  4078cc:	bl	407bc4 <__fxstatat@plt+0x5be4>
  4078d0:	cbz	w0, 407904 <__fxstatat@plt+0x5924>
  4078d4:	bl	401f90 <__errno_location@plt>
  4078d8:	ldr	w21, [x0]
  4078dc:	mov	x20, x0
  4078e0:	mov	x0, x19
  4078e4:	bl	401c10 <fclose@plt>
  4078e8:	cbz	w21, 4078f4 <__fxstatat@plt+0x5914>
  4078ec:	mov	w0, #0xffffffff            	// #-1
  4078f0:	str	w21, [x20]
  4078f4:	ldp	x20, x19, [sp, #32]
  4078f8:	ldr	x21, [sp, #16]
  4078fc:	ldp	x29, x30, [sp], #48
  407900:	ret
  407904:	mov	x0, x19
  407908:	ldp	x20, x19, [sp, #32]
  40790c:	ldr	x21, [sp, #16]
  407910:	ldp	x29, x30, [sp], #48
  407914:	b	401c10 <fclose@plt>
  407918:	sub	sp, sp, #0x100
  40791c:	stp	x29, x30, [sp, #208]
  407920:	add	x29, sp, #0xd0
  407924:	mov	x8, #0xffffffffffffffd0    	// #-48
  407928:	mov	x9, sp
  40792c:	sub	x10, x29, #0x50
  407930:	stp	x20, x19, [sp, #240]
  407934:	mov	w19, w0
  407938:	movk	x8, #0xff80, lsl #32
  40793c:	add	x11, x29, #0x30
  407940:	cmp	w1, #0xb
  407944:	add	x9, x9, #0x80
  407948:	add	x10, x10, #0x30
  40794c:	stp	x22, x21, [sp, #224]
  407950:	stp	x2, x3, [x29, #-80]
  407954:	stp	x4, x5, [x29, #-64]
  407958:	stp	x6, x7, [x29, #-48]
  40795c:	stp	q1, q2, [sp, #16]
  407960:	stp	q3, q4, [sp, #48]
  407964:	str	q0, [sp]
  407968:	stp	q5, q6, [sp, #80]
  40796c:	str	q7, [sp, #112]
  407970:	stp	x9, x8, [x29, #-16]
  407974:	stp	x11, x10, [x29, #-32]
  407978:	b.hi	4079c4 <__fxstatat@plt+0x59e4>  // b.pmore
  40797c:	mov	w8, #0x1                   	// #1
  407980:	lsl	w8, w8, w1
  407984:	mov	w9, #0x514                 	// #1300
  407988:	tst	w8, w9
  40798c:	b.ne	4079fc <__fxstatat@plt+0x5a1c>  // b.any
  407990:	mov	w9, #0xa0a                 	// #2570
  407994:	tst	w8, w9
  407998:	b.ne	4079f0 <__fxstatat@plt+0x5a10>  // b.any
  40799c:	cbnz	w1, 4079c4 <__fxstatat@plt+0x59e4>
  4079a0:	ldursw	x8, [x29, #-8]
  4079a4:	tbz	w8, #31, 407aa4 <__fxstatat@plt+0x5ac4>
  4079a8:	add	w9, w8, #0x8
  4079ac:	cmn	w8, #0x8
  4079b0:	stur	w9, [x29, #-8]
  4079b4:	b.gt	407aa4 <__fxstatat@plt+0x5ac4>
  4079b8:	ldur	x9, [x29, #-24]
  4079bc:	add	x8, x9, x8
  4079c0:	b	407ab0 <__fxstatat@plt+0x5ad0>
  4079c4:	sub	w8, w1, #0x400
  4079c8:	cmp	w8, #0xa
  4079cc:	b.hi	407a80 <__fxstatat@plt+0x5aa0>  // b.pmore
  4079d0:	mov	w9, #0x1                   	// #1
  4079d4:	lsl	w9, w9, w8
  4079d8:	mov	w10, #0x285                 	// #645
  4079dc:	tst	w9, w10
  4079e0:	b.ne	4079fc <__fxstatat@plt+0x5a1c>  // b.any
  4079e4:	mov	w10, #0x502                 	// #1282
  4079e8:	tst	w9, w10
  4079ec:	b.eq	407a54 <__fxstatat@plt+0x5a74>  // b.none
  4079f0:	mov	w0, w19
  4079f4:	bl	401ec0 <fcntl@plt>
  4079f8:	b	407a38 <__fxstatat@plt+0x5a58>
  4079fc:	ldursw	x8, [x29, #-8]
  407a00:	tbz	w8, #31, 407a20 <__fxstatat@plt+0x5a40>
  407a04:	add	w9, w8, #0x8
  407a08:	cmn	w8, #0x8
  407a0c:	stur	w9, [x29, #-8]
  407a10:	b.gt	407a20 <__fxstatat@plt+0x5a40>
  407a14:	ldur	x9, [x29, #-24]
  407a18:	add	x8, x9, x8
  407a1c:	b	407a2c <__fxstatat@plt+0x5a4c>
  407a20:	ldur	x8, [x29, #-32]
  407a24:	add	x9, x8, #0x8
  407a28:	stur	x9, [x29, #-32]
  407a2c:	ldr	w2, [x8]
  407a30:	mov	w0, w19
  407a34:	bl	401ec0 <fcntl@plt>
  407a38:	mov	w20, w0
  407a3c:	mov	w0, w20
  407a40:	ldp	x20, x19, [sp, #240]
  407a44:	ldp	x22, x21, [sp, #224]
  407a48:	ldp	x29, x30, [sp, #208]
  407a4c:	add	sp, sp, #0x100
  407a50:	ret
  407a54:	cmp	w8, #0x6
  407a58:	b.ne	407a80 <__fxstatat@plt+0x5aa0>  // b.any
  407a5c:	ldursw	x8, [x29, #-8]
  407a60:	tbz	w8, #31, 407ac0 <__fxstatat@plt+0x5ae0>
  407a64:	add	w9, w8, #0x8
  407a68:	cmn	w8, #0x8
  407a6c:	stur	w9, [x29, #-8]
  407a70:	b.gt	407ac0 <__fxstatat@plt+0x5ae0>
  407a74:	ldur	x9, [x29, #-24]
  407a78:	add	x8, x9, x8
  407a7c:	b	407acc <__fxstatat@plt+0x5aec>
  407a80:	ldursw	x8, [x29, #-8]
  407a84:	tbz	w8, #31, 407b2c <__fxstatat@plt+0x5b4c>
  407a88:	add	w9, w8, #0x8
  407a8c:	cmn	w8, #0x8
  407a90:	stur	w9, [x29, #-8]
  407a94:	b.gt	407b2c <__fxstatat@plt+0x5b4c>
  407a98:	ldur	x9, [x29, #-24]
  407a9c:	add	x8, x9, x8
  407aa0:	b	407b38 <__fxstatat@plt+0x5b58>
  407aa4:	ldur	x8, [x29, #-32]
  407aa8:	add	x9, x8, #0x8
  407aac:	stur	x9, [x29, #-32]
  407ab0:	ldr	w2, [x8]
  407ab4:	mov	w0, w19
  407ab8:	mov	w1, wzr
  407abc:	b	407a34 <__fxstatat@plt+0x5a54>
  407ac0:	ldur	x8, [x29, #-32]
  407ac4:	add	x9, x8, #0x8
  407ac8:	stur	x9, [x29, #-32]
  407acc:	adrp	x22, 41c000 <__fxstatat@plt+0x1a020>
  407ad0:	ldr	w9, [x22, #1184]
  407ad4:	ldr	w21, [x8]
  407ad8:	tbnz	w9, #31, 407b54 <__fxstatat@plt+0x5b74>
  407adc:	mov	w1, #0x406                 	// #1030
  407ae0:	mov	w0, w19
  407ae4:	mov	w2, w21
  407ae8:	bl	401ec0 <fcntl@plt>
  407aec:	mov	w20, w0
  407af0:	tbz	w0, #31, 407b48 <__fxstatat@plt+0x5b68>
  407af4:	bl	401f90 <__errno_location@plt>
  407af8:	ldr	w8, [x0]
  407afc:	cmp	w8, #0x16
  407b00:	b.ne	407b48 <__fxstatat@plt+0x5b68>  // b.any
  407b04:	mov	w0, w19
  407b08:	mov	w1, wzr
  407b0c:	mov	w2, w21
  407b10:	bl	401ec0 <fcntl@plt>
  407b14:	mov	w20, w0
  407b18:	tbnz	w0, #31, 407a3c <__fxstatat@plt+0x5a5c>
  407b1c:	mov	w8, #0xffffffff            	// #-1
  407b20:	str	w8, [x22, #1184]
  407b24:	mov	w8, #0x1                   	// #1
  407b28:	b	407b74 <__fxstatat@plt+0x5b94>
  407b2c:	ldur	x8, [x29, #-32]
  407b30:	add	x9, x8, #0x8
  407b34:	stur	x9, [x29, #-32]
  407b38:	ldr	x2, [x8]
  407b3c:	mov	w0, w19
  407b40:	bl	401ec0 <fcntl@plt>
  407b44:	b	407a38 <__fxstatat@plt+0x5a58>
  407b48:	mov	w8, #0x1                   	// #1
  407b4c:	str	w8, [x22, #1184]
  407b50:	b	407a3c <__fxstatat@plt+0x5a5c>
  407b54:	mov	w0, w19
  407b58:	mov	w1, wzr
  407b5c:	mov	w2, w21
  407b60:	bl	401ec0 <fcntl@plt>
  407b64:	ldr	w8, [x22, #1184]
  407b68:	mov	w20, w0
  407b6c:	cmn	w8, #0x1
  407b70:	cset	w8, eq  // eq = none
  407b74:	cbz	w8, 407a3c <__fxstatat@plt+0x5a5c>
  407b78:	tbnz	w20, #31, 407a3c <__fxstatat@plt+0x5a5c>
  407b7c:	mov	w1, #0x1                   	// #1
  407b80:	mov	w0, w20
  407b84:	bl	401ec0 <fcntl@plt>
  407b88:	tbnz	w0, #31, 407ba4 <__fxstatat@plt+0x5bc4>
  407b8c:	orr	w2, w0, #0x1
  407b90:	mov	w1, #0x2                   	// #2
  407b94:	mov	w0, w20
  407b98:	bl	401ec0 <fcntl@plt>
  407b9c:	cmn	w0, #0x1
  407ba0:	b.ne	407a3c <__fxstatat@plt+0x5a5c>  // b.any
  407ba4:	bl	401f90 <__errno_location@plt>
  407ba8:	ldr	w21, [x0]
  407bac:	mov	x19, x0
  407bb0:	mov	w0, w20
  407bb4:	bl	401d70 <close@plt>
  407bb8:	str	w21, [x19]
  407bbc:	mov	w20, #0xffffffff            	// #-1
  407bc0:	b	407a3c <__fxstatat@plt+0x5a5c>
  407bc4:	stp	x29, x30, [sp, #-32]!
  407bc8:	str	x19, [sp, #16]
  407bcc:	mov	x19, x0
  407bd0:	mov	x29, sp
  407bd4:	cbz	x0, 407bfc <__fxstatat@plt+0x5c1c>
  407bd8:	mov	x0, x19
  407bdc:	bl	401f50 <__freading@plt>
  407be0:	cbz	w0, 407bfc <__fxstatat@plt+0x5c1c>
  407be4:	ldrb	w8, [x19, #1]
  407be8:	tbz	w8, #0, 407bfc <__fxstatat@plt+0x5c1c>
  407bec:	mov	w2, #0x1                   	// #1
  407bf0:	mov	x0, x19
  407bf4:	mov	x1, xzr
  407bf8:	bl	407c0c <__fxstatat@plt+0x5c2c>
  407bfc:	mov	x0, x19
  407c00:	ldr	x19, [sp, #16]
  407c04:	ldp	x29, x30, [sp], #32
  407c08:	b	401ed0 <fflush@plt>
  407c0c:	stp	x29, x30, [sp, #-48]!
  407c10:	str	x21, [sp, #16]
  407c14:	stp	x20, x19, [sp, #32]
  407c18:	ldp	x9, x8, [x0, #8]
  407c1c:	mov	w20, w2
  407c20:	mov	x19, x0
  407c24:	mov	x21, x1
  407c28:	cmp	x8, x9
  407c2c:	mov	x29, sp
  407c30:	b.ne	407c48 <__fxstatat@plt+0x5c68>  // b.any
  407c34:	ldp	x9, x8, [x19, #32]
  407c38:	cmp	x8, x9
  407c3c:	b.ne	407c48 <__fxstatat@plt+0x5c68>  // b.any
  407c40:	ldr	x8, [x19, #72]
  407c44:	cbz	x8, 407c64 <__fxstatat@plt+0x5c84>
  407c48:	mov	x0, x19
  407c4c:	mov	x1, x21
  407c50:	mov	w2, w20
  407c54:	ldp	x20, x19, [sp, #32]
  407c58:	ldr	x21, [sp, #16]
  407c5c:	ldp	x29, x30, [sp], #48
  407c60:	b	401e40 <fseeko@plt>
  407c64:	mov	x0, x19
  407c68:	bl	401be0 <fileno@plt>
  407c6c:	mov	x1, x21
  407c70:	mov	w2, w20
  407c74:	bl	401bb0 <lseek@plt>
  407c78:	cmn	x0, #0x1
  407c7c:	b.eq	407c98 <__fxstatat@plt+0x5cb8>  // b.none
  407c80:	ldr	w9, [x19]
  407c84:	mov	x8, x0
  407c88:	mov	w0, wzr
  407c8c:	str	x8, [x19, #144]
  407c90:	and	w9, w9, #0xffffffef
  407c94:	str	w9, [x19]
  407c98:	ldp	x20, x19, [sp, #32]
  407c9c:	ldr	x21, [sp, #16]
  407ca0:	ldp	x29, x30, [sp], #48
  407ca4:	ret
  407ca8:	sub	sp, sp, #0x40
  407cac:	stp	x29, x30, [sp, #16]
  407cb0:	add	x29, sp, #0x10
  407cb4:	cmp	x0, #0x0
  407cb8:	sub	x8, x29, #0x4
  407cbc:	stp	x20, x19, [sp, #48]
  407cc0:	csel	x20, x8, x0, eq  // eq = none
  407cc4:	mov	x0, x20
  407cc8:	stp	x22, x21, [sp, #32]
  407ccc:	mov	x22, x2
  407cd0:	mov	x19, x1
  407cd4:	bl	401ad0 <mbrtowc@plt>
  407cd8:	mov	x21, x0
  407cdc:	cbz	x22, 407d00 <__fxstatat@plt+0x5d20>
  407ce0:	cmn	x21, #0x2
  407ce4:	b.cc	407d00 <__fxstatat@plt+0x5d20>  // b.lo, b.ul, b.last
  407ce8:	mov	w0, wzr
  407cec:	bl	407e40 <__fxstatat@plt+0x5e60>
  407cf0:	tbnz	w0, #0, 407d00 <__fxstatat@plt+0x5d20>
  407cf4:	ldrb	w8, [x19]
  407cf8:	mov	w21, #0x1                   	// #1
  407cfc:	str	w8, [x20]
  407d00:	mov	x0, x21
  407d04:	ldp	x20, x19, [sp, #48]
  407d08:	ldp	x22, x21, [sp, #32]
  407d0c:	ldp	x29, x30, [sp, #16]
  407d10:	add	sp, sp, #0x40
  407d14:	ret
  407d18:	stp	x29, x30, [sp, #-48]!
  407d1c:	str	x21, [sp, #16]
  407d20:	stp	x20, x19, [sp, #32]
  407d24:	mov	x29, sp
  407d28:	mov	x20, x0
  407d2c:	bl	401bc0 <__fpending@plt>
  407d30:	mov	x19, x0
  407d34:	mov	x0, x20
  407d38:	bl	401b70 <ferror_unlocked@plt>
  407d3c:	mov	w21, w0
  407d40:	mov	x0, x20
  407d44:	bl	407884 <__fxstatat@plt+0x58a4>
  407d48:	mov	w8, w0
  407d4c:	cbz	w21, 407d64 <__fxstatat@plt+0x5d84>
  407d50:	cbnz	w8, 407d5c <__fxstatat@plt+0x5d7c>
  407d54:	bl	401f90 <__errno_location@plt>
  407d58:	str	wzr, [x0]
  407d5c:	mov	w0, #0xffffffff            	// #-1
  407d60:	b	407d84 <__fxstatat@plt+0x5da4>
  407d64:	cmp	w8, #0x0
  407d68:	csetm	w0, ne  // ne = any
  407d6c:	cbnz	x19, 407d84 <__fxstatat@plt+0x5da4>
  407d70:	cbz	w8, 407d84 <__fxstatat@plt+0x5da4>
  407d74:	bl	401f90 <__errno_location@plt>
  407d78:	ldr	w8, [x0]
  407d7c:	cmp	w8, #0x9
  407d80:	csetm	w0, ne  // ne = any
  407d84:	ldp	x20, x19, [sp, #32]
  407d88:	ldr	x21, [sp, #16]
  407d8c:	ldp	x29, x30, [sp], #48
  407d90:	ret
  407d94:	stp	x29, x30, [sp, #-48]!
  407d98:	stp	x22, x21, [sp, #16]
  407d9c:	stp	x20, x19, [sp, #32]
  407da0:	mov	x29, sp
  407da4:	mov	x20, x1
  407da8:	bl	401c50 <fopen@plt>
  407dac:	mov	x19, x0
  407db0:	cbz	x0, 407e2c <__fxstatat@plt+0x5e4c>
  407db4:	mov	x0, x19
  407db8:	bl	401be0 <fileno@plt>
  407dbc:	cmp	w0, #0x2
  407dc0:	b.hi	407e2c <__fxstatat@plt+0x5e4c>  // b.pmore
  407dc4:	bl	407ed4 <__fxstatat@plt+0x5ef4>
  407dc8:	tbnz	w0, #31, 407e10 <__fxstatat@plt+0x5e30>
  407dcc:	mov	w21, w0
  407dd0:	mov	x0, x19
  407dd4:	bl	407884 <__fxstatat@plt+0x58a4>
  407dd8:	cbnz	w0, 407df0 <__fxstatat@plt+0x5e10>
  407ddc:	mov	w0, w21
  407de0:	mov	x1, x20
  407de4:	bl	401d10 <fdopen@plt>
  407de8:	mov	x19, x0
  407dec:	cbnz	x0, 407e2c <__fxstatat@plt+0x5e4c>
  407df0:	bl	401f90 <__errno_location@plt>
  407df4:	ldr	w22, [x0]
  407df8:	mov	x20, x0
  407dfc:	mov	w0, w21
  407e00:	bl	401d70 <close@plt>
  407e04:	mov	x19, xzr
  407e08:	str	w22, [x20]
  407e0c:	b	407e2c <__fxstatat@plt+0x5e4c>
  407e10:	bl	401f90 <__errno_location@plt>
  407e14:	ldr	w21, [x0]
  407e18:	mov	x20, x0
  407e1c:	mov	x0, x19
  407e20:	bl	407884 <__fxstatat@plt+0x58a4>
  407e24:	mov	x19, xzr
  407e28:	str	w21, [x20]
  407e2c:	mov	x0, x19
  407e30:	ldp	x20, x19, [sp, #32]
  407e34:	ldp	x22, x21, [sp, #16]
  407e38:	ldp	x29, x30, [sp], #48
  407e3c:	ret
  407e40:	stp	x29, x30, [sp, #-32]!
  407e44:	mov	x1, xzr
  407e48:	str	x19, [sp, #16]
  407e4c:	mov	x29, sp
  407e50:	bl	401fd0 <setlocale@plt>
  407e54:	cbz	x0, 407e80 <__fxstatat@plt+0x5ea0>
  407e58:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  407e5c:	add	x1, x1, #0xfc8
  407e60:	mov	x19, x0
  407e64:	bl	401e20 <strcmp@plt>
  407e68:	cbz	w0, 407e88 <__fxstatat@plt+0x5ea8>
  407e6c:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  407e70:	add	x1, x1, #0xfca
  407e74:	mov	x0, x19
  407e78:	bl	401e20 <strcmp@plt>
  407e7c:	cbz	w0, 407e88 <__fxstatat@plt+0x5ea8>
  407e80:	mov	w0, #0x1                   	// #1
  407e84:	b	407e8c <__fxstatat@plt+0x5eac>
  407e88:	mov	w0, wzr
  407e8c:	ldr	x19, [sp, #16]
  407e90:	ldp	x29, x30, [sp], #32
  407e94:	ret
  407e98:	stp	x29, x30, [sp, #-16]!
  407e9c:	mov	w0, #0xe                   	// #14
  407ea0:	mov	x29, sp
  407ea4:	bl	401c40 <nl_langinfo@plt>
  407ea8:	adrp	x8, 40a000 <__fxstatat@plt+0x8020>
  407eac:	add	x8, x8, #0x39f
  407eb0:	cmp	x0, #0x0
  407eb4:	csel	x8, x8, x0, eq  // eq = none
  407eb8:	ldrb	w9, [x8]
  407ebc:	adrp	x10, 40a000 <__fxstatat@plt+0x8020>
  407ec0:	add	x10, x10, #0xfd0
  407ec4:	cmp	w9, #0x0
  407ec8:	csel	x0, x10, x8, eq  // eq = none
  407ecc:	ldp	x29, x30, [sp], #16
  407ed0:	ret
  407ed4:	mov	w2, #0x3                   	// #3
  407ed8:	mov	w1, wzr
  407edc:	b	407918 <__fxstatat@plt+0x5938>
  407ee0:	stp	x29, x30, [sp, #-48]!
  407ee4:	mov	x29, sp
  407ee8:	str	q0, [sp, #16]
  407eec:	str	q1, [sp, #32]
  407ef0:	ldp	x2, x0, [sp, #16]
  407ef4:	ldp	x5, x3, [sp, #32]
  407ef8:	mrs	x10, fpcr
  407efc:	lsr	x1, x0, #63
  407f00:	ubfx	x6, x0, #0, #48
  407f04:	and	w13, w1, #0xff
  407f08:	mov	x14, x1
  407f0c:	ubfx	x7, x0, #48, #15
  407f10:	cbz	w7, 408330 <__fxstatat@plt+0x6350>
  407f14:	mov	w4, #0x7fff                	// #32767
  407f18:	cmp	w7, w4
  407f1c:	b.eq	408378 <__fxstatat@plt+0x6398>  // b.none
  407f20:	and	x7, x7, #0xffff
  407f24:	extr	x6, x6, x2, #61
  407f28:	mov	x15, #0xffffffffffffc001    	// #-16383
  407f2c:	orr	x4, x6, #0x8000000000000
  407f30:	add	x7, x7, x15
  407f34:	lsl	x2, x2, #3
  407f38:	mov	x1, #0x0                   	// #0
  407f3c:	mov	x16, #0x0                   	// #0
  407f40:	mov	w0, #0x0                   	// #0
  407f44:	lsr	x8, x3, #63
  407f48:	ubfx	x6, x3, #0, #48
  407f4c:	and	w15, w8, #0xff
  407f50:	ubfx	x9, x3, #48, #15
  407f54:	cbz	w9, 4082ec <__fxstatat@plt+0x630c>
  407f58:	mov	w11, #0x7fff                	// #32767
  407f5c:	cmp	w9, w11
  407f60:	b.eq	408024 <__fxstatat@plt+0x6044>  // b.none
  407f64:	and	x9, x9, #0xffff
  407f68:	extr	x6, x6, x5, #61
  407f6c:	mov	x12, #0xffffffffffffc001    	// #-16383
  407f70:	orr	x6, x6, #0x8000000000000
  407f74:	add	x9, x9, x12
  407f78:	lsl	x5, x5, #3
  407f7c:	sub	x7, x7, x9
  407f80:	mov	x9, #0x0                   	// #0
  407f84:	eor	w11, w13, w15
  407f88:	cmp	x1, #0x9
  407f8c:	and	x3, x11, #0xff
  407f90:	mov	x12, x3
  407f94:	b.gt	4082c4 <__fxstatat@plt+0x62e4>
  407f98:	cmp	x1, #0x7
  407f9c:	b.gt	408484 <__fxstatat@plt+0x64a4>
  407fa0:	cmp	x1, #0x3
  407fa4:	b.eq	407fc0 <__fxstatat@plt+0x5fe0>  // b.none
  407fa8:	b.le	408294 <__fxstatat@plt+0x62b4>
  407fac:	cmp	x1, #0x5
  407fb0:	b.eq	4082d4 <__fxstatat@plt+0x62f4>  // b.none
  407fb4:	b.le	4080b8 <__fxstatat@plt+0x60d8>
  407fb8:	cmp	x1, #0x6
  407fbc:	b.eq	408088 <__fxstatat@plt+0x60a8>  // b.none
  407fc0:	cmp	x9, #0x1
  407fc4:	b.eq	408408 <__fxstatat@plt+0x6428>  // b.none
  407fc8:	cbz	x9, 407fdc <__fxstatat@plt+0x5ffc>
  407fcc:	cmp	x9, #0x2
  407fd0:	b.eq	40860c <__fxstatat@plt+0x662c>  // b.none
  407fd4:	cmp	x9, #0x3
  407fd8:	b.eq	4085f4 <__fxstatat@plt+0x6614>  // b.none
  407fdc:	mov	x1, #0x3fff                	// #16383
  407fe0:	mov	x12, x8
  407fe4:	add	x3, x7, x1
  407fe8:	cmp	x3, #0x0
  407fec:	b.le	4084c8 <__fxstatat@plt+0x64e8>
  407ff0:	tst	x5, #0x7
  407ff4:	b.ne	408438 <__fxstatat@plt+0x6458>  // b.any
  407ff8:	and	w11, w12, #0x1
  407ffc:	tbz	x6, #52, 408008 <__fxstatat@plt+0x6028>
  408000:	and	x6, x6, #0xffefffffffffffff
  408004:	add	x3, x7, #0x4, lsl #12
  408008:	mov	x1, #0x7ffe                	// #32766
  40800c:	cmp	x3, x1
  408010:	b.gt	4085b0 <__fxstatat@plt+0x65d0>
  408014:	and	w1, w3, #0x7fff
  408018:	extr	x2, x6, x5, #3
  40801c:	ubfx	x6, x6, #3, #48
  408020:	b	408094 <__fxstatat@plt+0x60b4>
  408024:	mov	x9, #0xffffffffffff8001    	// #-32767
  408028:	orr	x3, x6, x5
  40802c:	add	x7, x7, x9
  408030:	cbz	x3, 4083ac <__fxstatat@plt+0x63cc>
  408034:	tst	x6, #0x800000000000
  408038:	orr	x1, x1, #0x3
  40803c:	csinc	w0, w0, wzr, ne  // ne = any
  408040:	mov	x9, #0x3                   	// #3
  408044:	eor	w11, w13, w15
  408048:	cmp	x1, #0x9
  40804c:	and	x3, x11, #0xff
  408050:	mov	x12, x3
  408054:	b.le	407f98 <__fxstatat@plt+0x5fb8>
  408058:	cmp	x1, #0xf
  40805c:	b.ne	4082c4 <__fxstatat@plt+0x62e4>  // b.any
  408060:	tbz	x4, #47, 408470 <__fxstatat@plt+0x6490>
  408064:	tbnz	x6, #47, 408470 <__fxstatat@plt+0x6490>
  408068:	orr	x6, x6, #0x800000000000
  40806c:	mov	w11, w15
  408070:	and	x6, x6, #0xffffffffffff
  408074:	mov	x2, x5
  408078:	mov	w1, #0x7fff                	// #32767
  40807c:	b	408094 <__fxstatat@plt+0x60b4>
  408080:	cmp	x1, #0x2
  408084:	b.ne	4080c0 <__fxstatat@plt+0x60e0>  // b.any
  408088:	mov	w1, #0x0                   	// #0
  40808c:	mov	x6, #0x0                   	// #0
  408090:	mov	x2, #0x0                   	// #0
  408094:	mov	x5, #0x0                   	// #0
  408098:	orr	w1, w1, w11, lsl #15
  40809c:	bfxil	x5, x6, #0, #48
  4080a0:	fmov	d0, x2
  4080a4:	bfi	x5, x1, #48, #16
  4080a8:	fmov	v0.d[1], x5
  4080ac:	cbnz	w0, 4082b4 <__fxstatat@plt+0x62d4>
  4080b0:	ldp	x29, x30, [sp], #48
  4080b4:	ret
  4080b8:	cmp	x1, #0x4
  4080bc:	b.eq	408088 <__fxstatat@plt+0x60a8>  // b.none
  4080c0:	cmp	x4, x6
  4080c4:	b.ls	40841c <__fxstatat@plt+0x643c>  // b.plast
  4080c8:	lsr	x3, x4, #1
  4080cc:	extr	x8, x4, x2, #1
  4080d0:	lsl	x2, x2, #63
  4080d4:	ubfx	x14, x6, #20, #32
  4080d8:	extr	x9, x6, x5, #52
  4080dc:	lsl	x13, x5, #12
  4080e0:	and	x15, x9, #0xffffffff
  4080e4:	udiv	x5, x3, x14
  4080e8:	msub	x3, x5, x14, x3
  4080ec:	mul	x1, x15, x5
  4080f0:	extr	x3, x3, x8, #32
  4080f4:	cmp	x1, x3
  4080f8:	b.ls	40810c <__fxstatat@plt+0x612c>  // b.plast
  4080fc:	adds	x3, x9, x3
  408100:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  408104:	b.hi	4086ec <__fxstatat@plt+0x670c>  // b.pmore
  408108:	sub	x5, x5, #0x1
  40810c:	sub	x3, x3, x1
  408110:	mov	x4, x8
  408114:	udiv	x1, x3, x14
  408118:	msub	x3, x1, x14, x3
  40811c:	mul	x6, x15, x1
  408120:	bfi	x4, x3, #32, #32
  408124:	cmp	x6, x4
  408128:	b.ls	40813c <__fxstatat@plt+0x615c>  // b.plast
  40812c:	adds	x4, x9, x4
  408130:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  408134:	b.hi	4086e0 <__fxstatat@plt+0x6700>  // b.pmore
  408138:	sub	x1, x1, #0x1
  40813c:	orr	x8, x1, x5, lsl #32
  408140:	and	x17, x13, #0xffffffff
  408144:	and	x1, x8, #0xffffffff
  408148:	lsr	x16, x13, #32
  40814c:	lsr	x5, x8, #32
  408150:	sub	x4, x4, x6
  408154:	mov	x18, #0x100000000           	// #4294967296
  408158:	mul	x3, x1, x17
  40815c:	mul	x30, x5, x17
  408160:	madd	x6, x16, x1, x30
  408164:	and	x1, x3, #0xffffffff
  408168:	mul	x5, x5, x16
  40816c:	add	x3, x6, x3, lsr #32
  408170:	add	x6, x5, x18
  408174:	cmp	x30, x3
  408178:	csel	x5, x6, x5, hi  // hi = pmore
  40817c:	add	x1, x1, x3, lsl #32
  408180:	add	x5, x5, x3, lsr #32
  408184:	cmp	x4, x5
  408188:	b.cc	408494 <__fxstatat@plt+0x64b4>  // b.lo, b.ul, b.last
  40818c:	ccmp	x2, x1, #0x2, eq  // eq = none
  408190:	mov	x6, x8
  408194:	b.cc	408494 <__fxstatat@plt+0x64b4>  // b.lo, b.ul, b.last
  408198:	subs	x8, x2, x1
  40819c:	mov	x3, #0x3fff                	// #16383
  4081a0:	cmp	x2, x1
  4081a4:	add	x3, x7, x3
  4081a8:	sbc	x4, x4, x5
  4081ac:	cmp	x9, x4
  4081b0:	b.eq	4086f8 <__fxstatat@plt+0x6718>  // b.none
  4081b4:	udiv	x5, x4, x14
  4081b8:	msub	x4, x5, x14, x4
  4081bc:	mul	x2, x15, x5
  4081c0:	extr	x1, x4, x8, #32
  4081c4:	cmp	x2, x1
  4081c8:	b.ls	4081dc <__fxstatat@plt+0x61fc>  // b.plast
  4081cc:	adds	x1, x9, x1
  4081d0:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  4081d4:	b.hi	4087b0 <__fxstatat@plt+0x67d0>  // b.pmore
  4081d8:	sub	x5, x5, #0x1
  4081dc:	sub	x1, x1, x2
  4081e0:	udiv	x2, x1, x14
  4081e4:	msub	x1, x2, x14, x1
  4081e8:	mul	x15, x15, x2
  4081ec:	bfi	x8, x1, #32, #32
  4081f0:	mov	x1, x8
  4081f4:	cmp	x15, x8
  4081f8:	b.ls	40820c <__fxstatat@plt+0x622c>  // b.plast
  4081fc:	adds	x1, x9, x8
  408200:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  408204:	b.hi	4087bc <__fxstatat@plt+0x67dc>  // b.pmore
  408208:	sub	x2, x2, #0x1
  40820c:	orr	x5, x2, x5, lsl #32
  408210:	mov	x11, #0x100000000           	// #4294967296
  408214:	and	x4, x5, #0xffffffff
  408218:	sub	x1, x1, x15
  40821c:	lsr	x14, x5, #32
  408220:	mul	x2, x17, x4
  408224:	mul	x17, x14, x17
  408228:	madd	x4, x16, x4, x17
  40822c:	and	x8, x2, #0xffffffff
  408230:	mul	x16, x16, x14
  408234:	add	x2, x4, x2, lsr #32
  408238:	add	x4, x16, x11
  40823c:	cmp	x17, x2
  408240:	csel	x16, x4, x16, hi  // hi = pmore
  408244:	add	x4, x8, x2, lsl #32
  408248:	add	x16, x16, x2, lsr #32
  40824c:	cmp	x1, x16
  408250:	b.cs	408630 <__fxstatat@plt+0x6650>  // b.hs, b.nlast
  408254:	adds	x2, x9, x1
  408258:	sub	x8, x5, #0x1
  40825c:	mov	x1, x2
  408260:	b.cs	408274 <__fxstatat@plt+0x6294>  // b.hs, b.nlast
  408264:	cmp	x2, x16
  408268:	b.cc	408730 <__fxstatat@plt+0x6750>  // b.lo, b.ul, b.last
  40826c:	ccmp	x13, x4, #0x2, eq  // eq = none
  408270:	b.cc	408730 <__fxstatat@plt+0x6750>  // b.lo, b.ul, b.last
  408274:	cmp	x13, x4
  408278:	mov	x5, x8
  40827c:	cset	w2, ne  // ne = any
  408280:	cmp	w2, #0x0
  408284:	orr	x2, x5, #0x1
  408288:	ccmp	x1, x16, #0x0, eq  // eq = none
  40828c:	csel	x5, x2, x5, ne  // ne = any
  408290:	b	407fe8 <__fxstatat@plt+0x6008>
  408294:	cmp	x1, #0x1
  408298:	b.ne	408080 <__fxstatat@plt+0x60a0>  // b.any
  40829c:	mov	x4, #0x0                   	// #0
  4082a0:	fmov	d0, x4
  4082a4:	lsl	x3, x3, #63
  4082a8:	orr	w0, w0, #0x2
  4082ac:	orr	x5, x3, #0x7fff000000000000
  4082b0:	fmov	v0.d[1], x5
  4082b4:	str	q0, [sp, #16]
  4082b8:	bl	409458 <__fxstatat@plt+0x7478>
  4082bc:	ldr	q0, [sp, #16]
  4082c0:	b	4080b0 <__fxstatat@plt+0x60d0>
  4082c4:	cmp	x1, #0xb
  4082c8:	b.gt	408398 <__fxstatat@plt+0x63b8>
  4082cc:	cmp	x1, #0xa
  4082d0:	b.ne	407fc0 <__fxstatat@plt+0x5fe0>  // b.any
  4082d4:	mov	w11, #0x0                   	// #0
  4082d8:	mov	x6, #0xffffffffffff        	// #281474976710655
  4082dc:	mov	x2, #0xffffffffffffffff    	// #-1
  4082e0:	mov	w0, #0x1                   	// #1
  4082e4:	mov	w1, #0x7fff                	// #32767
  4082e8:	b	408094 <__fxstatat@plt+0x60b4>
  4082ec:	orr	x3, x6, x5
  4082f0:	cbz	x3, 4083d8 <__fxstatat@plt+0x63f8>
  4082f4:	cbz	x6, 40858c <__fxstatat@plt+0x65ac>
  4082f8:	clz	x3, x6
  4082fc:	sub	x9, x3, #0xf
  408300:	add	w12, w9, #0x3
  408304:	mov	w11, #0x3d                  	// #61
  408308:	sub	w9, w11, w9
  40830c:	lsl	x6, x6, x12
  408310:	lsr	x9, x5, x9
  408314:	orr	x6, x9, x6
  408318:	lsl	x5, x5, x12
  40831c:	add	x7, x3, x7
  408320:	mov	x11, #0x3fef                	// #16367
  408324:	mov	x9, #0x0                   	// #0
  408328:	add	x7, x7, x11
  40832c:	b	407f84 <__fxstatat@plt+0x5fa4>
  408330:	orr	x4, x6, x2
  408334:	cbz	x4, 4083c0 <__fxstatat@plt+0x63e0>
  408338:	cbz	x6, 408568 <__fxstatat@plt+0x6588>
  40833c:	clz	x0, x6
  408340:	sub	x4, x0, #0xf
  408344:	add	w7, w4, #0x3
  408348:	mov	w1, #0x3d                  	// #61
  40834c:	sub	w4, w1, w4
  408350:	lsl	x6, x6, x7
  408354:	lsr	x4, x2, x4
  408358:	orr	x4, x4, x6
  40835c:	lsl	x2, x2, x7
  408360:	mov	x7, #0xffffffffffffc011    	// #-16367
  408364:	mov	x1, #0x0                   	// #0
  408368:	sub	x7, x7, x0
  40836c:	mov	x16, #0x0                   	// #0
  408370:	mov	w0, #0x0                   	// #0
  408374:	b	407f44 <__fxstatat@plt+0x5f64>
  408378:	orr	x4, x6, x2
  40837c:	cbnz	x4, 4083ec <__fxstatat@plt+0x640c>
  408380:	mov	x2, #0x0                   	// #0
  408384:	mov	x1, #0x8                   	// #8
  408388:	mov	x7, #0x7fff                	// #32767
  40838c:	mov	x16, #0x2                   	// #2
  408390:	mov	w0, #0x0                   	// #0
  408394:	b	407f44 <__fxstatat@plt+0x5f64>
  408398:	mov	x6, x4
  40839c:	mov	x5, x2
  4083a0:	mov	x8, x14
  4083a4:	mov	x9, x16
  4083a8:	b	407fc0 <__fxstatat@plt+0x5fe0>
  4083ac:	orr	x1, x1, #0x2
  4083b0:	mov	x6, #0x0                   	// #0
  4083b4:	mov	x5, #0x0                   	// #0
  4083b8:	mov	x9, #0x2                   	// #2
  4083bc:	b	408044 <__fxstatat@plt+0x6064>
  4083c0:	mov	x2, #0x0                   	// #0
  4083c4:	mov	x1, #0x4                   	// #4
  4083c8:	mov	x7, #0x0                   	// #0
  4083cc:	mov	x16, #0x1                   	// #1
  4083d0:	mov	w0, #0x0                   	// #0
  4083d4:	b	407f44 <__fxstatat@plt+0x5f64>
  4083d8:	orr	x1, x1, #0x1
  4083dc:	mov	x6, #0x0                   	// #0
  4083e0:	mov	x5, #0x0                   	// #0
  4083e4:	mov	x9, #0x1                   	// #1
  4083e8:	b	407f84 <__fxstatat@plt+0x5fa4>
  4083ec:	lsr	x0, x6, #47
  4083f0:	mov	x4, x6
  4083f4:	eor	w0, w0, #0x1
  4083f8:	mov	x1, #0xc                   	// #12
  4083fc:	mov	x7, #0x7fff                	// #32767
  408400:	mov	x16, #0x3                   	// #3
  408404:	b	407f44 <__fxstatat@plt+0x5f64>
  408408:	mov	w11, w8
  40840c:	mov	w1, #0x0                   	// #0
  408410:	mov	x6, #0x0                   	// #0
  408414:	mov	x2, #0x0                   	// #0
  408418:	b	408094 <__fxstatat@plt+0x60b4>
  40841c:	ccmp	x5, x2, #0x2, eq  // eq = none
  408420:	b.ls	4080c8 <__fxstatat@plt+0x60e8>  // b.plast
  408424:	mov	x8, x2
  408428:	sub	x7, x7, #0x1
  40842c:	mov	x3, x4
  408430:	mov	x2, #0x0                   	// #0
  408434:	b	4080d4 <__fxstatat@plt+0x60f4>
  408438:	and	x1, x10, #0xc00000
  40843c:	orr	w0, w0, #0x10
  408440:	cmp	x1, #0x400, lsl #12
  408444:	b.eq	408798 <__fxstatat@plt+0x67b8>  // b.none
  408448:	cmp	x1, #0x800, lsl #12
  40844c:	b.eq	4086ac <__fxstatat@plt+0x66cc>  // b.none
  408450:	cbnz	x1, 407ff8 <__fxstatat@plt+0x6018>
  408454:	and	x1, x5, #0xf
  408458:	and	w11, w12, #0x1
  40845c:	cmp	x1, #0x4
  408460:	b.eq	407ffc <__fxstatat@plt+0x601c>  // b.none
  408464:	adds	x5, x5, #0x4
  408468:	cinc	x6, x6, cs  // cs = hs, nlast
  40846c:	b	407ffc <__fxstatat@plt+0x601c>
  408470:	orr	x6, x4, #0x800000000000
  408474:	mov	w11, w13
  408478:	and	x6, x6, #0xffffffffffff
  40847c:	mov	w1, #0x7fff                	// #32767
  408480:	b	408094 <__fxstatat@plt+0x60b4>
  408484:	mov	w1, #0x7fff                	// #32767
  408488:	mov	x6, #0x0                   	// #0
  40848c:	mov	x2, #0x0                   	// #0
  408490:	b	408094 <__fxstatat@plt+0x60b4>
  408494:	adds	x3, x2, x13
  408498:	sub	x6, x8, #0x1
  40849c:	adc	x4, x4, x9
  4084a0:	cset	x18, cs  // cs = hs, nlast
  4084a4:	mov	x2, x3
  4084a8:	cmp	x9, x4
  4084ac:	b.cs	408620 <__fxstatat@plt+0x6640>  // b.hs, b.nlast
  4084b0:	cmp	x5, x4
  4084b4:	b.ls	408648 <__fxstatat@plt+0x6668>  // b.plast
  4084b8:	adds	x2, x13, x3
  4084bc:	sub	x6, x8, #0x2
  4084c0:	adc	x4, x4, x9
  4084c4:	b	408198 <__fxstatat@plt+0x61b8>
  4084c8:	mov	x1, #0x1                   	// #1
  4084cc:	sub	x1, x1, x3
  4084d0:	cmp	x1, #0x74
  4084d4:	and	w11, w12, #0x1
  4084d8:	b.le	4084f4 <__fxstatat@plt+0x6514>
  4084dc:	orr	x2, x5, x6
  4084e0:	cbnz	x2, 408714 <__fxstatat@plt+0x6734>
  4084e4:	orr	w0, w0, #0x8
  4084e8:	mov	w1, #0x0                   	// #0
  4084ec:	mov	x6, #0x0                   	// #0
  4084f0:	b	4085d8 <__fxstatat@plt+0x65f8>
  4084f4:	cmp	x1, #0x3f
  4084f8:	b.le	408654 <__fxstatat@plt+0x6674>
  4084fc:	mov	w2, #0x80                  	// #128
  408500:	sub	w2, w2, w1
  408504:	cmp	x1, #0x40
  408508:	sub	w1, w1, #0x40
  40850c:	lsl	x2, x6, x2
  408510:	orr	x2, x5, x2
  408514:	csel	x5, x2, x5, ne  // ne = any
  408518:	lsr	x6, x6, x1
  40851c:	cmp	x5, #0x0
  408520:	cset	x2, ne  // ne = any
  408524:	orr	x2, x2, x6
  408528:	ands	x6, x2, #0x7
  40852c:	b.eq	408688 <__fxstatat@plt+0x66a8>  // b.none
  408530:	mov	x6, #0x0                   	// #0
  408534:	and	x10, x10, #0xc00000
  408538:	orr	w0, w0, #0x10
  40853c:	cmp	x10, #0x400, lsl #12
  408540:	b.eq	4087d4 <__fxstatat@plt+0x67f4>  // b.none
  408544:	cmp	x10, #0x800, lsl #12
  408548:	b.eq	4087e8 <__fxstatat@plt+0x6808>  // b.none
  40854c:	cbz	x10, 408750 <__fxstatat@plt+0x6770>
  408550:	tbnz	x6, #51, 408768 <__fxstatat@plt+0x6788>
  408554:	orr	w0, w0, #0x8
  408558:	extr	x2, x6, x2, #3
  40855c:	mov	w1, #0x0                   	// #0
  408560:	ubfx	x6, x6, #3, #48
  408564:	b	4085d8 <__fxstatat@plt+0x65f8>
  408568:	clz	x7, x2
  40856c:	add	x4, x7, #0x31
  408570:	add	x0, x7, #0x40
  408574:	cmp	x4, #0x3c
  408578:	b.le	408344 <__fxstatat@plt+0x6364>
  40857c:	sub	w4, w4, #0x3d
  408580:	lsl	x4, x2, x4
  408584:	mov	x2, #0x0                   	// #0
  408588:	b	408360 <__fxstatat@plt+0x6380>
  40858c:	clz	x3, x5
  408590:	add	x9, x3, #0x31
  408594:	add	x3, x3, #0x40
  408598:	cmp	x9, #0x3c
  40859c:	b.le	408300 <__fxstatat@plt+0x6320>
  4085a0:	sub	w6, w9, #0x3d
  4085a4:	lsl	x6, x5, x6
  4085a8:	mov	x5, #0x0                   	// #0
  4085ac:	b	40831c <__fxstatat@plt+0x633c>
  4085b0:	and	x2, x10, #0xc00000
  4085b4:	cmp	x2, #0x400, lsl #12
  4085b8:	b.eq	40877c <__fxstatat@plt+0x679c>  // b.none
  4085bc:	cmp	x2, #0x800, lsl #12
  4085c0:	b.eq	4086c4 <__fxstatat@plt+0x66e4>  // b.none
  4085c4:	cbz	x2, 4086a0 <__fxstatat@plt+0x66c0>
  4085c8:	mov	x6, #0xffffffffffff        	// #281474976710655
  4085cc:	mov	x2, #0xffffffffffffffff    	// #-1
  4085d0:	mov	w3, #0x14                  	// #20
  4085d4:	orr	w0, w0, w3
  4085d8:	mov	x5, #0x0                   	// #0
  4085dc:	orr	w1, w1, w11, lsl #15
  4085e0:	bfxil	x5, x6, #0, #48
  4085e4:	fmov	d0, x2
  4085e8:	bfi	x5, x1, #48, #16
  4085ec:	fmov	v0.d[1], x5
  4085f0:	b	4082b4 <__fxstatat@plt+0x62d4>
  4085f4:	orr	x6, x6, #0x800000000000
  4085f8:	mov	w11, w8
  4085fc:	and	x6, x6, #0xffffffffffff
  408600:	mov	x2, x5
  408604:	mov	w1, #0x7fff                	// #32767
  408608:	b	408094 <__fxstatat@plt+0x60b4>
  40860c:	mov	w11, w8
  408610:	mov	w1, #0x7fff                	// #32767
  408614:	mov	x6, #0x0                   	// #0
  408618:	mov	x2, #0x0                   	// #0
  40861c:	b	408094 <__fxstatat@plt+0x60b4>
  408620:	cmp	x18, #0x0
  408624:	ccmp	x9, x4, #0x0, eq  // eq = none
  408628:	b.ne	408198 <__fxstatat@plt+0x61b8>  // b.any
  40862c:	b	4084b0 <__fxstatat@plt+0x64d0>
  408630:	cmp	x4, #0x0
  408634:	cset	w2, ne  // ne = any
  408638:	cmp	w2, #0x0
  40863c:	ccmp	x1, x16, #0x0, ne  // ne = any
  408640:	b.ne	408280 <__fxstatat@plt+0x62a0>  // b.any
  408644:	b	408254 <__fxstatat@plt+0x6274>
  408648:	ccmp	x1, x3, #0x0, eq  // eq = none
  40864c:	b.ls	408198 <__fxstatat@plt+0x61b8>  // b.plast
  408650:	b	4084b8 <__fxstatat@plt+0x64d8>
  408654:	mov	w2, #0x40                  	// #64
  408658:	sub	w2, w2, w1
  40865c:	lsr	x4, x5, x1
  408660:	lsl	x5, x5, x2
  408664:	cmp	x5, #0x0
  408668:	cset	x3, ne  // ne = any
  40866c:	lsl	x2, x6, x2
  408670:	orr	x2, x2, x4
  408674:	lsr	x6, x6, x1
  408678:	orr	x2, x2, x3
  40867c:	tst	x2, #0x7
  408680:	b.ne	408534 <__fxstatat@plt+0x6554>  // b.any
  408684:	tbnz	x6, #51, 4087f4 <__fxstatat@plt+0x6814>
  408688:	mov	w1, #0x0                   	// #0
  40868c:	extr	x2, x6, x2, #3
  408690:	ubfx	x6, x6, #3, #48
  408694:	tbz	w10, #11, 408094 <__fxstatat@plt+0x60b4>
  408698:	orr	w0, w0, #0x8
  40869c:	b	4085d8 <__fxstatat@plt+0x65f8>
  4086a0:	mov	w1, #0x7fff                	// #32767
  4086a4:	mov	x6, #0x0                   	// #0
  4086a8:	b	4085d0 <__fxstatat@plt+0x65f0>
  4086ac:	mov	w11, #0x0                   	// #0
  4086b0:	cbz	x12, 407ffc <__fxstatat@plt+0x601c>
  4086b4:	adds	x5, x5, #0x8
  4086b8:	mov	w11, #0x1                   	// #1
  4086bc:	cinc	x6, x6, cs  // cs = hs, nlast
  4086c0:	b	407ffc <__fxstatat@plt+0x601c>
  4086c4:	cmp	x12, #0x0
  4086c8:	mov	w2, #0x7fff                	// #32767
  4086cc:	mov	x6, #0xffffffffffff        	// #281474976710655
  4086d0:	csel	w1, w1, w2, eq  // eq = none
  4086d4:	csel	x6, x6, xzr, eq  // eq = none
  4086d8:	csetm	x2, eq  // eq = none
  4086dc:	b	4085d0 <__fxstatat@plt+0x65f0>
  4086e0:	sub	x1, x1, #0x2
  4086e4:	add	x4, x4, x9
  4086e8:	b	40813c <__fxstatat@plt+0x615c>
  4086ec:	sub	x5, x5, #0x2
  4086f0:	add	x3, x3, x9
  4086f4:	b	40810c <__fxstatat@plt+0x612c>
  4086f8:	cmp	x3, #0x0
  4086fc:	mov	x5, #0xffffffffffffffff    	// #-1
  408700:	b.gt	408438 <__fxstatat@plt+0x6458>
  408704:	mov	x1, #0x1                   	// #1
  408708:	sub	x1, x1, x3
  40870c:	cmp	x1, #0x74
  408710:	b.le	4084f4 <__fxstatat@plt+0x6514>
  408714:	and	x10, x10, #0xc00000
  408718:	orr	w0, w0, #0x10
  40871c:	cmp	x10, #0x400, lsl #12
  408720:	b.eq	4087c8 <__fxstatat@plt+0x67e8>  // b.none
  408724:	cmp	x10, #0x800, lsl #12
  408728:	csel	x2, x12, xzr, eq  // eq = none
  40872c:	b	4084e4 <__fxstatat@plt+0x6504>
  408730:	lsl	x8, x13, #1
  408734:	sub	x5, x5, #0x2
  408738:	cmp	x13, x8
  40873c:	cinc	x1, x9, hi  // hi = pmore
  408740:	cmp	x4, x8
  408744:	add	x1, x2, x1
  408748:	cset	w2, ne  // ne = any
  40874c:	b	408280 <__fxstatat@plt+0x62a0>
  408750:	and	x1, x2, #0xf
  408754:	cmp	x1, #0x4
  408758:	b.eq	408764 <__fxstatat@plt+0x6784>  // b.none
  40875c:	adds	x2, x2, #0x4
  408760:	cinc	x6, x6, cs  // cs = hs, nlast
  408764:	tbz	x6, #51, 408554 <__fxstatat@plt+0x6574>
  408768:	orr	w0, w0, #0x8
  40876c:	mov	w1, #0x1                   	// #1
  408770:	mov	x6, #0x0                   	// #0
  408774:	mov	x2, #0x0                   	// #0
  408778:	b	4085d8 <__fxstatat@plt+0x65f8>
  40877c:	cmp	x12, #0x0
  408780:	mov	w2, #0x7fff                	// #32767
  408784:	mov	x6, #0xffffffffffff        	// #281474976710655
  408788:	csel	w1, w1, w2, ne  // ne = any
  40878c:	csel	x6, x6, xzr, ne  // ne = any
  408790:	csetm	x2, ne  // ne = any
  408794:	b	4085d0 <__fxstatat@plt+0x65f0>
  408798:	mov	w11, #0x1                   	// #1
  40879c:	cbnz	x12, 407ffc <__fxstatat@plt+0x601c>
  4087a0:	adds	x5, x5, #0x8
  4087a4:	mov	w11, #0x0                   	// #0
  4087a8:	cinc	x6, x6, cs  // cs = hs, nlast
  4087ac:	b	407ffc <__fxstatat@plt+0x601c>
  4087b0:	sub	x5, x5, #0x2
  4087b4:	add	x1, x1, x9
  4087b8:	b	4081dc <__fxstatat@plt+0x61fc>
  4087bc:	sub	x2, x2, #0x2
  4087c0:	add	x1, x1, x9
  4087c4:	b	40820c <__fxstatat@plt+0x622c>
  4087c8:	mov	x2, #0x1                   	// #1
  4087cc:	sub	x2, x2, x12
  4087d0:	b	4084e4 <__fxstatat@plt+0x6504>
  4087d4:	cbnz	x12, 408764 <__fxstatat@plt+0x6784>
  4087d8:	adds	x2, x2, #0x8
  4087dc:	cinc	x6, x6, cs  // cs = hs, nlast
  4087e0:	tbnz	x6, #51, 408768 <__fxstatat@plt+0x6788>
  4087e4:	b	408554 <__fxstatat@plt+0x6574>
  4087e8:	cbnz	x12, 4087d8 <__fxstatat@plt+0x67f8>
  4087ec:	tbnz	x6, #51, 408768 <__fxstatat@plt+0x6788>
  4087f0:	b	408554 <__fxstatat@plt+0x6574>
  4087f4:	orr	w0, w0, #0x10
  4087f8:	b	408768 <__fxstatat@plt+0x6788>
  4087fc:	nop
  408800:	stp	x29, x30, [sp, #-48]!
  408804:	mov	x29, sp
  408808:	str	q0, [sp, #16]
  40880c:	str	q1, [sp, #32]
  408810:	ldp	x6, x1, [sp, #16]
  408814:	ldp	x7, x0, [sp, #32]
  408818:	mrs	x2, fpcr
  40881c:	ubfx	x4, x1, #48, #15
  408820:	lsr	x2, x1, #63
  408824:	lsr	x3, x0, #63
  408828:	ubfx	x9, x0, #0, #48
  40882c:	mov	x5, #0x7fff                	// #32767
  408830:	mov	x10, x6
  408834:	cmp	x4, x5
  408838:	and	w2, w2, #0xff
  40883c:	ubfx	x1, x1, #0, #48
  408840:	and	w3, w3, #0xff
  408844:	ubfx	x0, x0, #48, #15
  408848:	b.eq	40887c <__fxstatat@plt+0x689c>  // b.none
  40884c:	cmp	x0, x5
  408850:	b.eq	408868 <__fxstatat@plt+0x6888>  // b.none
  408854:	cmp	x4, x0
  408858:	mov	w0, #0x1                   	// #1
  40885c:	b.eq	408894 <__fxstatat@plt+0x68b4>  // b.none
  408860:	ldp	x29, x30, [sp], #48
  408864:	ret
  408868:	orr	x8, x9, x7
  40886c:	cbnz	x8, 4088f8 <__fxstatat@plt+0x6918>
  408870:	mov	w0, #0x1                   	// #1
  408874:	ldp	x29, x30, [sp], #48
  408878:	ret
  40887c:	orr	x5, x1, x6
  408880:	cbnz	x5, 4088c8 <__fxstatat@plt+0x68e8>
  408884:	cmp	x0, x4
  408888:	b.ne	408870 <__fxstatat@plt+0x6890>  // b.any
  40888c:	orr	x8, x9, x7
  408890:	cbnz	x8, 4088f8 <__fxstatat@plt+0x6918>
  408894:	cmp	x1, x9
  408898:	mov	w0, #0x1                   	// #1
  40889c:	ccmp	x6, x7, #0x0, eq  // eq = none
  4088a0:	b.ne	408860 <__fxstatat@plt+0x6880>  // b.any
  4088a4:	cmp	w2, w3
  4088a8:	mov	w0, #0x0                   	// #0
  4088ac:	b.eq	408860 <__fxstatat@plt+0x6880>  // b.none
  4088b0:	mov	w0, #0x1                   	// #1
  4088b4:	cbnz	x4, 408860 <__fxstatat@plt+0x6880>
  4088b8:	orr	x1, x1, x10
  4088bc:	cmp	x1, #0x0
  4088c0:	cset	w0, ne  // ne = any
  4088c4:	b	408860 <__fxstatat@plt+0x6880>
  4088c8:	tst	x1, #0x800000000000
  4088cc:	b.ne	4088e4 <__fxstatat@plt+0x6904>  // b.any
  4088d0:	mov	w0, #0x1                   	// #1
  4088d4:	bl	409458 <__fxstatat@plt+0x7478>
  4088d8:	mov	w0, #0x1                   	// #1
  4088dc:	ldp	x29, x30, [sp], #48
  4088e0:	ret
  4088e4:	cmp	x0, x4
  4088e8:	mov	w0, #0x1                   	// #1
  4088ec:	b.ne	408860 <__fxstatat@plt+0x6880>  // b.any
  4088f0:	orr	x8, x9, x7
  4088f4:	cbz	x8, 408860 <__fxstatat@plt+0x6880>
  4088f8:	tst	x9, #0x800000000000
  4088fc:	b.eq	4088d0 <__fxstatat@plt+0x68f0>  // b.none
  408900:	b	408870 <__fxstatat@plt+0x6890>
  408904:	nop
  408908:	stp	x29, x30, [sp, #-48]!
  40890c:	mov	x29, sp
  408910:	str	q0, [sp, #16]
  408914:	str	q1, [sp, #32]
  408918:	ldp	x8, x1, [sp, #16]
  40891c:	ldp	x9, x0, [sp, #32]
  408920:	mrs	x2, fpcr
  408924:	ubfx	x4, x1, #48, #15
  408928:	ubfx	x10, x1, #0, #48
  40892c:	lsr	x2, x1, #63
  408930:	mov	x5, #0x7fff                	// #32767
  408934:	mov	x6, x8
  408938:	cmp	x4, x5
  40893c:	ubfx	x11, x0, #0, #48
  408940:	ubfx	x7, x0, #48, #15
  408944:	lsr	x1, x0, #63
  408948:	mov	x3, x9
  40894c:	b.eq	408984 <__fxstatat@plt+0x69a4>  // b.none
  408950:	cmp	x7, x5
  408954:	b.eq	408994 <__fxstatat@plt+0x69b4>  // b.none
  408958:	cbnz	x4, 4089c0 <__fxstatat@plt+0x69e0>
  40895c:	orr	x6, x10, x8
  408960:	cmp	x6, #0x0
  408964:	cset	w0, eq  // eq = none
  408968:	cbnz	x7, 4089ac <__fxstatat@plt+0x69cc>
  40896c:	orr	x3, x11, x9
  408970:	cbnz	x3, 4089ac <__fxstatat@plt+0x69cc>
  408974:	mov	w0, #0x0                   	// #0
  408978:	cbnz	x6, 4089d4 <__fxstatat@plt+0x69f4>
  40897c:	ldp	x29, x30, [sp], #48
  408980:	ret
  408984:	orr	x0, x10, x8
  408988:	cbnz	x0, 4089e8 <__fxstatat@plt+0x6a08>
  40898c:	cmp	x7, x4
  408990:	b.ne	4089c0 <__fxstatat@plt+0x69e0>  // b.any
  408994:	orr	x3, x11, x3
  408998:	cbnz	x3, 4089e8 <__fxstatat@plt+0x6a08>
  40899c:	cbnz	x4, 4089cc <__fxstatat@plt+0x69ec>
  4089a0:	orr	x6, x10, x6
  4089a4:	cmp	x6, #0x0
  4089a8:	cset	w0, eq  // eq = none
  4089ac:	cbz	w0, 4089cc <__fxstatat@plt+0x69ec>
  4089b0:	cmp	x1, #0x0
  4089b4:	csinv	w0, w0, wzr, ne  // ne = any
  4089b8:	ldp	x29, x30, [sp], #48
  4089bc:	ret
  4089c0:	cbnz	x7, 4089cc <__fxstatat@plt+0x69ec>
  4089c4:	orr	x3, x11, x3
  4089c8:	cbz	x3, 4089d4 <__fxstatat@plt+0x69f4>
  4089cc:	cmp	x2, x1
  4089d0:	b.eq	4089fc <__fxstatat@plt+0x6a1c>  // b.none
  4089d4:	cmp	x2, #0x0
  4089d8:	mov	w0, #0xffffffff            	// #-1
  4089dc:	cneg	w0, w0, eq  // eq = none
  4089e0:	ldp	x29, x30, [sp], #48
  4089e4:	ret
  4089e8:	mov	w0, #0x1                   	// #1
  4089ec:	bl	409458 <__fxstatat@plt+0x7478>
  4089f0:	mov	w0, #0x2                   	// #2
  4089f4:	ldp	x29, x30, [sp], #48
  4089f8:	ret
  4089fc:	cmp	x4, x7
  408a00:	b.gt	4089d4 <__fxstatat@plt+0x69f4>
  408a04:	b.lt	408a38 <__fxstatat@plt+0x6a58>  // b.tstop
  408a08:	cmp	x10, x11
  408a0c:	b.hi	4089d4 <__fxstatat@plt+0x69f4>  // b.pmore
  408a10:	cset	w0, eq  // eq = none
  408a14:	cmp	w0, #0x0
  408a18:	ccmp	x8, x9, #0x0, ne  // ne = any
  408a1c:	b.hi	4089d4 <__fxstatat@plt+0x69f4>  // b.pmore
  408a20:	cmp	x10, x11
  408a24:	b.cc	408a38 <__fxstatat@plt+0x6a58>  // b.lo, b.ul, b.last
  408a28:	cmp	w0, #0x0
  408a2c:	mov	w0, #0x0                   	// #0
  408a30:	ccmp	x8, x9, #0x2, ne  // ne = any
  408a34:	b.cs	40897c <__fxstatat@plt+0x699c>  // b.hs, b.nlast
  408a38:	cmp	x2, #0x0
  408a3c:	mov	w0, #0x1                   	// #1
  408a40:	cneg	w0, w0, eq  // eq = none
  408a44:	b	40897c <__fxstatat@plt+0x699c>
  408a48:	stp	x29, x30, [sp, #-80]!
  408a4c:	mov	x29, sp
  408a50:	str	q0, [sp, #48]
  408a54:	str	q1, [sp, #64]
  408a58:	ldp	x1, x0, [sp, #48]
  408a5c:	ldp	x6, x2, [sp, #64]
  408a60:	mrs	x11, fpcr
  408a64:	lsr	x3, x0, #63
  408a68:	ubfx	x7, x0, #0, #48
  408a6c:	and	w12, w3, #0xff
  408a70:	mov	x14, x3
  408a74:	ubfx	x3, x0, #48, #15
  408a78:	cbz	w3, 408e20 <__fxstatat@plt+0x6e40>
  408a7c:	mov	w4, #0x7fff                	// #32767
  408a80:	cmp	w3, w4
  408a84:	b.eq	408ec4 <__fxstatat@plt+0x6ee4>  // b.none
  408a88:	and	x3, x3, #0xffff
  408a8c:	extr	x4, x7, x1, #61
  408a90:	mov	x18, #0xffffffffffffc001    	// #-16383
  408a94:	orr	x7, x4, #0x8000000000000
  408a98:	add	x3, x3, x18
  408a9c:	lsl	x5, x1, #3
  408aa0:	mov	x16, #0x0                   	// #0
  408aa4:	mov	x1, #0x0                   	// #0
  408aa8:	mov	w0, #0x0                   	// #0
  408aac:	lsr	x8, x2, #63
  408ab0:	ubfx	x4, x2, #0, #48
  408ab4:	and	w15, w8, #0xff
  408ab8:	mov	x13, x8
  408abc:	ubfx	x9, x2, #48, #15
  408ac0:	cbz	w9, 408e80 <__fxstatat@plt+0x6ea0>
  408ac4:	mov	w8, #0x7fff                	// #32767
  408ac8:	cmp	w9, w8
  408acc:	b.eq	408b50 <__fxstatat@plt+0x6b70>  // b.none
  408ad0:	and	x9, x9, #0xffff
  408ad4:	mov	x17, #0xffffffffffffc001    	// #-16383
  408ad8:	add	x9, x9, x17
  408adc:	extr	x2, x4, x6, #61
  408ae0:	add	x9, x9, x3
  408ae4:	lsl	x6, x6, #3
  408ae8:	orr	x4, x2, #0x8000000000000
  408aec:	mov	x2, #0x0                   	// #0
  408af0:	eor	w8, w12, w15
  408af4:	cmp	x1, #0xa
  408af8:	and	w10, w8, #0xff
  408afc:	add	x3, x9, #0x1
  408b00:	and	x8, x8, #0xff
  408b04:	b.le	408b88 <__fxstatat@plt+0x6ba8>
  408b08:	cmp	x1, #0xb
  408b0c:	b.eq	409220 <__fxstatat@plt+0x7240>  // b.none
  408b10:	mov	w15, w12
  408b14:	mov	x13, x14
  408b18:	mov	w10, w15
  408b1c:	cmp	x16, #0x2
  408b20:	b.eq	408ee4 <__fxstatat@plt+0x6f04>  // b.none
  408b24:	mov	x4, x7
  408b28:	mov	x6, x5
  408b2c:	mov	x2, x16
  408b30:	mov	x8, x13
  408b34:	cmp	x2, #0x3
  408b38:	b.ne	408ba4 <__fxstatat@plt+0x6bc4>  // b.any
  408b3c:	orr	x4, x4, #0x800000000000
  408b40:	mov	x5, x6
  408b44:	and	x4, x4, #0xffffffffffff
  408b48:	mov	w1, #0x7fff                	// #32767
  408b4c:	b	408bb8 <__fxstatat@plt+0x6bd8>
  408b50:	mov	x8, #0x7fff                	// #32767
  408b54:	orr	x2, x4, x6
  408b58:	add	x9, x3, x8
  408b5c:	cbnz	x2, 408bdc <__fxstatat@plt+0x6bfc>
  408b60:	eor	w8, w12, w15
  408b64:	orr	x1, x1, #0x2
  408b68:	and	w10, w8, #0xff
  408b6c:	cmp	x1, #0xa
  408b70:	add	x3, x3, #0x8, lsl #12
  408b74:	and	x8, x8, #0xff
  408b78:	mov	x6, #0x0                   	// #0
  408b7c:	b.gt	409194 <__fxstatat@plt+0x71b4>
  408b80:	mov	x4, #0x0                   	// #0
  408b84:	mov	x2, #0x2                   	// #2
  408b88:	cmp	x1, #0x2
  408b8c:	b.gt	408c04 <__fxstatat@plt+0x6c24>
  408b90:	sub	x1, x1, #0x1
  408b94:	cmp	x1, #0x1
  408b98:	b.hi	408c40 <__fxstatat@plt+0x6c60>  // b.pmore
  408b9c:	cmp	x2, #0x2
  408ba0:	b.eq	408ee4 <__fxstatat@plt+0x6f04>  // b.none
  408ba4:	cmp	x2, #0x1
  408ba8:	b.ne	408da0 <__fxstatat@plt+0x6dc0>  // b.any
  408bac:	mov	w1, #0x0                   	// #0
  408bb0:	mov	x4, #0x0                   	// #0
  408bb4:	mov	x5, #0x0                   	// #0
  408bb8:	mov	x3, #0x0                   	// #0
  408bbc:	orr	w1, w1, w10, lsl #15
  408bc0:	bfxil	x3, x4, #0, #48
  408bc4:	fmov	d0, x5
  408bc8:	bfi	x3, x1, #48, #16
  408bcc:	fmov	v0.d[1], x3
  408bd0:	cbnz	w0, 409010 <__fxstatat@plt+0x7030>
  408bd4:	ldp	x29, x30, [sp], #80
  408bd8:	ret
  408bdc:	tst	x4, #0x800000000000
  408be0:	eor	w8, w12, w15
  408be4:	orr	x1, x1, #0x3
  408be8:	csinc	w0, w0, wzr, ne  // ne = any
  408bec:	and	w10, w8, #0xff
  408bf0:	add	x3, x3, #0x8, lsl #12
  408bf4:	cmp	x1, #0xa
  408bf8:	and	x8, x8, #0xff
  408bfc:	mov	x2, #0x3                   	// #3
  408c00:	b.gt	409214 <__fxstatat@plt+0x7234>
  408c04:	mov	x12, #0x1                   	// #1
  408c08:	mov	x14, #0x530                 	// #1328
  408c0c:	lsl	x1, x12, x1
  408c10:	tst	x1, x14
  408c14:	b.ne	408e14 <__fxstatat@plt+0x6e34>  // b.any
  408c18:	mov	x14, #0x240                 	// #576
  408c1c:	tst	x1, x14
  408c20:	b.ne	408dfc <__fxstatat@plt+0x6e1c>  // b.any
  408c24:	mov	x12, #0x88                  	// #136
  408c28:	tst	x1, x12
  408c2c:	b.eq	408c40 <__fxstatat@plt+0x6c60>  // b.none
  408c30:	mov	x7, x4
  408c34:	mov	x5, x6
  408c38:	mov	x16, x2
  408c3c:	b	408b18 <__fxstatat@plt+0x6b38>
  408c40:	lsr	x13, x5, #32
  408c44:	and	x12, x6, #0xffffffff
  408c48:	and	x15, x5, #0xffffffff
  408c4c:	lsr	x6, x6, #32
  408c50:	and	x18, x4, #0xffffffff
  408c54:	lsr	x2, x4, #32
  408c58:	mul	x4, x13, x12
  408c5c:	stp	x21, x22, [sp, #32]
  408c60:	lsr	x22, x7, #32
  408c64:	and	x5, x7, #0xffffffff
  408c68:	mul	x16, x12, x15
  408c6c:	madd	x7, x6, x15, x4
  408c70:	stp	x19, x20, [sp, #16]
  408c74:	mul	x1, x13, x18
  408c78:	mul	x17, x15, x18
  408c7c:	and	x30, x16, #0xffffffff
  408c80:	madd	x15, x2, x15, x1
  408c84:	add	x16, x7, x16, lsr #32
  408c88:	mul	x21, x22, x12
  408c8c:	cmp	x4, x16
  408c90:	mul	x20, x22, x18
  408c94:	mov	x14, #0x100000000           	// #4294967296
  408c98:	mul	x19, x13, x6
  408c9c:	add	x15, x15, x17, lsr #32
  408ca0:	mul	x12, x12, x5
  408ca4:	and	x17, x17, #0xffffffff
  408ca8:	mul	x18, x5, x18
  408cac:	add	x4, x19, x14
  408cb0:	madd	x7, x6, x5, x21
  408cb4:	csel	x19, x4, x19, hi  // hi = pmore
  408cb8:	madd	x5, x2, x5, x20
  408cbc:	cmp	x1, x15
  408cc0:	mul	x13, x13, x2
  408cc4:	add	x17, x17, x15, lsl #32
  408cc8:	mul	x6, x6, x22
  408ccc:	add	x7, x7, x12, lsr #32
  408cd0:	add	x5, x5, x18, lsr #32
  408cd4:	add	x4, x13, x14
  408cd8:	mul	x2, x2, x22
  408cdc:	csel	x13, x4, x13, hi  // hi = pmore
  408ce0:	and	x1, x18, #0xffffffff
  408ce4:	cmp	x21, x7
  408ce8:	add	x4, x6, x14
  408cec:	add	x30, x30, x16, lsl #32
  408cf0:	csel	x6, x4, x6, hi  // hi = pmore
  408cf4:	add	x13, x13, x15, lsr #32
  408cf8:	cmp	x20, x5
  408cfc:	add	x1, x1, x5, lsl #32
  408d00:	add	x16, x17, x16, lsr #32
  408d04:	add	x14, x2, x14
  408d08:	csel	x2, x14, x2, hi  // hi = pmore
  408d0c:	add	x16, x19, x16
  408d10:	adds	x1, x1, x13
  408d14:	and	x12, x12, #0xffffffff
  408d18:	cset	x13, cs  // cs = hs, nlast
  408d1c:	cmp	x16, x17
  408d20:	cset	x4, cc  // cc = lo, ul, last
  408d24:	add	x12, x12, x7, lsl #32
  408d28:	adds	x1, x1, x4
  408d2c:	lsr	x5, x5, #32
  408d30:	cset	x4, cs  // cs = hs, nlast
  408d34:	cmp	x13, #0x0
  408d38:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  408d3c:	add	x7, x6, x7, lsr #32
  408d40:	cinc	x5, x5, ne  // ne = any
  408d44:	adds	x6, x16, x12
  408d48:	cset	x4, cs  // cs = hs, nlast
  408d4c:	adds	x1, x1, x7
  408d50:	cset	x7, cs  // cs = hs, nlast
  408d54:	adds	x4, x1, x4
  408d58:	cset	x1, cs  // cs = hs, nlast
  408d5c:	cmp	x7, #0x0
  408d60:	orr	x30, x30, x6, lsl #13
  408d64:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  408d68:	cinc	x1, x2, ne  // ne = any
  408d6c:	cmp	x30, #0x0
  408d70:	add	x1, x1, x5
  408d74:	cset	x2, ne  // ne = any
  408d78:	orr	x6, x2, x6, lsr #51
  408d7c:	orr	x6, x6, x4, lsl #13
  408d80:	extr	x4, x1, x4, #51
  408d84:	tbz	x1, #39, 409098 <__fxstatat@plt+0x70b8>
  408d88:	ldp	x19, x20, [sp, #16]
  408d8c:	and	x1, x6, #0x1
  408d90:	ldp	x21, x22, [sp, #32]
  408d94:	orr	x6, x1, x6, lsr #1
  408d98:	orr	x6, x6, x4, lsl #63
  408d9c:	lsr	x4, x4, #1
  408da0:	mov	x1, #0x3fff                	// #16383
  408da4:	add	x2, x3, x1
  408da8:	cmp	x2, #0x0
  408dac:	b.le	408f44 <__fxstatat@plt+0x6f64>
  408db0:	tst	x6, #0x7
  408db4:	b.eq	408dd4 <__fxstatat@plt+0x6df4>  // b.none
  408db8:	and	x1, x11, #0xc00000
  408dbc:	orr	w0, w0, #0x10
  408dc0:	cmp	x1, #0x400, lsl #12
  408dc4:	b.eq	40918c <__fxstatat@plt+0x71ac>  // b.none
  408dc8:	cmp	x1, #0x800, lsl #12
  408dcc:	b.eq	409134 <__fxstatat@plt+0x7154>  // b.none
  408dd0:	cbz	x1, 40911c <__fxstatat@plt+0x713c>
  408dd4:	tbz	x4, #52, 408de0 <__fxstatat@plt+0x6e00>
  408dd8:	and	x4, x4, #0xffefffffffffffff
  408ddc:	add	x2, x3, #0x4, lsl #12
  408de0:	mov	x1, #0x7ffe                	// #32766
  408de4:	cmp	x2, x1
  408de8:	b.gt	40906c <__fxstatat@plt+0x708c>
  408dec:	and	w1, w2, #0x7fff
  408df0:	extr	x5, x4, x6, #3
  408df4:	ubfx	x4, x4, #3, #48
  408df8:	b	408bb8 <__fxstatat@plt+0x6bd8>
  408dfc:	mov	w0, w12
  408e00:	mov	w10, #0x0                   	// #0
  408e04:	mov	x4, #0xffffffffffff        	// #281474976710655
  408e08:	mov	x5, #0xffffffffffffffff    	// #-1
  408e0c:	mov	w1, #0x7fff                	// #32767
  408e10:	b	408bb8 <__fxstatat@plt+0x6bd8>
  408e14:	mov	w15, w10
  408e18:	mov	x13, x8
  408e1c:	b	408b18 <__fxstatat@plt+0x6b38>
  408e20:	orr	x5, x7, x1
  408e24:	cbz	x5, 408f2c <__fxstatat@plt+0x6f4c>
  408e28:	cbz	x7, 409048 <__fxstatat@plt+0x7068>
  408e2c:	clz	x0, x7
  408e30:	sub	x4, x0, #0xf
  408e34:	add	w5, w4, #0x3
  408e38:	mov	w3, #0x3d                  	// #61
  408e3c:	sub	w3, w3, w4
  408e40:	lsl	x4, x7, x5
  408e44:	lsr	x3, x1, x3
  408e48:	orr	x7, x3, x4
  408e4c:	lsl	x5, x1, x5
  408e50:	lsr	x8, x2, #63
  408e54:	mov	x3, #0xffffffffffffc011    	// #-16367
  408e58:	ubfx	x4, x2, #0, #48
  408e5c:	sub	x3, x3, x0
  408e60:	and	w15, w8, #0xff
  408e64:	mov	x13, x8
  408e68:	ubfx	x9, x2, #48, #15
  408e6c:	mov	x1, #0x0                   	// #0
  408e70:	mov	x16, #0x0                   	// #0
  408e74:	mov	w0, #0x0                   	// #0
  408e78:	cbnz	w9, 408ac4 <__fxstatat@plt+0x6ae4>
  408e7c:	nop
  408e80:	orr	x2, x4, x6
  408e84:	cbz	x2, 408ef4 <__fxstatat@plt+0x6f14>
  408e88:	cbz	x4, 409024 <__fxstatat@plt+0x7044>
  408e8c:	clz	x9, x4
  408e90:	sub	x2, x9, #0xf
  408e94:	add	w10, w2, #0x3
  408e98:	mov	w8, #0x3d                  	// #61
  408e9c:	sub	w8, w8, w2
  408ea0:	lsl	x2, x4, x10
  408ea4:	lsr	x8, x6, x8
  408ea8:	orr	x4, x8, x2
  408eac:	lsl	x6, x6, x10
  408eb0:	sub	x9, x3, x9
  408eb4:	mov	x10, #0xffffffffffffc011    	// #-16367
  408eb8:	mov	x2, #0x0                   	// #0
  408ebc:	add	x9, x9, x10
  408ec0:	b	408af0 <__fxstatat@plt+0x6b10>
  408ec4:	orr	x5, x7, x1
  408ec8:	cbnz	x5, 408f0c <__fxstatat@plt+0x6f2c>
  408ecc:	mov	x7, #0x0                   	// #0
  408ed0:	mov	x1, #0x8                   	// #8
  408ed4:	mov	x3, #0x7fff                	// #32767
  408ed8:	mov	x16, #0x2                   	// #2
  408edc:	mov	w0, #0x0                   	// #0
  408ee0:	b	408aac <__fxstatat@plt+0x6acc>
  408ee4:	mov	w1, #0x7fff                	// #32767
  408ee8:	mov	x4, #0x0                   	// #0
  408eec:	mov	x5, #0x0                   	// #0
  408ef0:	b	408bb8 <__fxstatat@plt+0x6bd8>
  408ef4:	orr	x1, x1, #0x1
  408ef8:	mov	x9, x3
  408efc:	mov	x4, #0x0                   	// #0
  408f00:	mov	x6, #0x0                   	// #0
  408f04:	mov	x2, #0x1                   	// #1
  408f08:	b	408af0 <__fxstatat@plt+0x6b10>
  408f0c:	lsr	x0, x7, #47
  408f10:	mov	x5, x1
  408f14:	eor	x0, x0, #0x1
  408f18:	mov	x1, #0xc                   	// #12
  408f1c:	and	w0, w0, #0x1
  408f20:	mov	x3, #0x7fff                	// #32767
  408f24:	mov	x16, #0x3                   	// #3
  408f28:	b	408aac <__fxstatat@plt+0x6acc>
  408f2c:	mov	x7, #0x0                   	// #0
  408f30:	mov	x1, #0x4                   	// #4
  408f34:	mov	x3, #0x0                   	// #0
  408f38:	mov	x16, #0x1                   	// #1
  408f3c:	mov	w0, #0x0                   	// #0
  408f40:	b	408aac <__fxstatat@plt+0x6acc>
  408f44:	mov	x1, #0x1                   	// #1
  408f48:	sub	x2, x1, x2
  408f4c:	cmp	x2, #0x74
  408f50:	b.gt	408fc8 <__fxstatat@plt+0x6fe8>
  408f54:	cmp	x2, #0x3f
  408f58:	b.le	4090a8 <__fxstatat@plt+0x70c8>
  408f5c:	mov	w1, #0x80                  	// #128
  408f60:	sub	w1, w1, w2
  408f64:	cmp	x2, #0x40
  408f68:	sub	w2, w2, #0x40
  408f6c:	lsl	x1, x4, x1
  408f70:	orr	x1, x6, x1
  408f74:	csel	x6, x1, x6, ne  // ne = any
  408f78:	lsr	x2, x4, x2
  408f7c:	cmp	x6, #0x0
  408f80:	cset	x5, ne  // ne = any
  408f84:	orr	x5, x5, x2
  408f88:	ands	x2, x5, #0x7
  408f8c:	b.eq	4090dc <__fxstatat@plt+0x70fc>  // b.none
  408f90:	mov	x2, #0x0                   	// #0
  408f94:	and	x11, x11, #0xc00000
  408f98:	orr	w0, w0, #0x10
  408f9c:	cmp	x11, #0x400, lsl #12
  408fa0:	b.eq	4091ec <__fxstatat@plt+0x720c>  // b.none
  408fa4:	cmp	x11, #0x800, lsl #12
  408fa8:	b.eq	409200 <__fxstatat@plt+0x7220>  // b.none
  408fac:	cbz	x11, 409144 <__fxstatat@plt+0x7164>
  408fb0:	tbnz	x2, #51, 40915c <__fxstatat@plt+0x717c>
  408fb4:	ubfx	x4, x2, #3, #48
  408fb8:	extr	x5, x2, x5, #3
  408fbc:	orr	w0, w0, #0x8
  408fc0:	mov	w1, #0x0                   	// #0
  408fc4:	b	408ff8 <__fxstatat@plt+0x7018>
  408fc8:	orr	x5, x6, x4
  408fcc:	cbz	x5, 408fec <__fxstatat@plt+0x700c>
  408fd0:	and	x11, x11, #0xc00000
  408fd4:	orr	w0, w0, #0x10
  408fd8:	cmp	x11, #0x400, lsl #12
  408fdc:	sub	x5, x1, x8
  408fe0:	b.eq	408fec <__fxstatat@plt+0x700c>  // b.none
  408fe4:	cmp	x11, #0x800, lsl #12
  408fe8:	csel	x5, x8, xzr, eq  // eq = none
  408fec:	orr	w0, w0, #0x8
  408ff0:	mov	w1, #0x0                   	// #0
  408ff4:	mov	x4, #0x0                   	// #0
  408ff8:	mov	x3, #0x0                   	// #0
  408ffc:	fmov	d0, x5
  409000:	bfxil	x3, x4, #0, #48
  409004:	bfi	x3, x1, #48, #15
  409008:	bfi	x3, x10, #63, #1
  40900c:	fmov	v0.d[1], x3
  409010:	str	q0, [sp, #48]
  409014:	bl	409458 <__fxstatat@plt+0x7478>
  409018:	ldr	q0, [sp, #48]
  40901c:	ldp	x29, x30, [sp], #80
  409020:	ret
  409024:	clz	x9, x6
  409028:	add	x2, x9, #0x31
  40902c:	add	x9, x9, #0x40
  409030:	cmp	x2, #0x3c
  409034:	b.le	408e94 <__fxstatat@plt+0x6eb4>
  409038:	sub	w2, w2, #0x3d
  40903c:	lsl	x4, x6, x2
  409040:	mov	x6, #0x0                   	// #0
  409044:	b	408eb0 <__fxstatat@plt+0x6ed0>
  409048:	clz	x3, x1
  40904c:	add	x4, x3, #0x31
  409050:	add	x0, x3, #0x40
  409054:	cmp	x4, #0x3c
  409058:	b.le	408e34 <__fxstatat@plt+0x6e54>
  40905c:	sub	w4, w4, #0x3d
  409060:	mov	x5, #0x0                   	// #0
  409064:	lsl	x7, x1, x4
  409068:	b	408e50 <__fxstatat@plt+0x6e70>
  40906c:	and	x5, x11, #0xc00000
  409070:	cmp	x5, #0x400, lsl #12
  409074:	b.eq	409170 <__fxstatat@plt+0x7190>  // b.none
  409078:	cmp	x5, #0x800, lsl #12
  40907c:	b.eq	409100 <__fxstatat@plt+0x7120>  // b.none
  409080:	cbz	x5, 4090f4 <__fxstatat@plt+0x7114>
  409084:	mov	x4, #0xffffffffffff        	// #281474976710655
  409088:	mov	x5, #0xffffffffffffffff    	// #-1
  40908c:	mov	w2, #0x14                  	// #20
  409090:	orr	w0, w0, w2
  409094:	b	408ff8 <__fxstatat@plt+0x7018>
  409098:	mov	x3, x9
  40909c:	ldp	x19, x20, [sp, #16]
  4090a0:	ldp	x21, x22, [sp, #32]
  4090a4:	b	408da0 <__fxstatat@plt+0x6dc0>
  4090a8:	mov	w1, #0x40                  	// #64
  4090ac:	sub	w1, w1, w2
  4090b0:	lsr	x3, x6, x2
  4090b4:	lsl	x6, x6, x1
  4090b8:	cmp	x6, #0x0
  4090bc:	lsl	x5, x4, x1
  4090c0:	cset	x1, ne  // ne = any
  4090c4:	orr	x5, x5, x3
  4090c8:	lsr	x2, x4, x2
  4090cc:	orr	x5, x5, x1
  4090d0:	tst	x5, #0x7
  4090d4:	b.ne	408f94 <__fxstatat@plt+0x6fb4>  // b.any
  4090d8:	tbnz	x2, #51, 40920c <__fxstatat@plt+0x722c>
  4090dc:	ubfx	x4, x2, #3, #48
  4090e0:	extr	x5, x2, x5, #3
  4090e4:	mov	w1, #0x0                   	// #0
  4090e8:	tbz	w11, #11, 408bb8 <__fxstatat@plt+0x6bd8>
  4090ec:	orr	w0, w0, #0x8
  4090f0:	b	408ff8 <__fxstatat@plt+0x7018>
  4090f4:	mov	w1, #0x7fff                	// #32767
  4090f8:	mov	x4, #0x0                   	// #0
  4090fc:	b	40908c <__fxstatat@plt+0x70ac>
  409100:	cmp	x8, #0x0
  409104:	mov	w2, #0x7fff                	// #32767
  409108:	mov	x4, #0xffffffffffff        	// #281474976710655
  40910c:	csel	w1, w1, w2, eq  // eq = none
  409110:	csel	x4, x4, xzr, eq  // eq = none
  409114:	csetm	x5, eq  // eq = none
  409118:	b	40908c <__fxstatat@plt+0x70ac>
  40911c:	and	x1, x6, #0xf
  409120:	cmp	x1, #0x4
  409124:	b.eq	408dd4 <__fxstatat@plt+0x6df4>  // b.none
  409128:	adds	x6, x6, #0x4
  40912c:	cinc	x4, x4, cs  // cs = hs, nlast
  409130:	b	408dd4 <__fxstatat@plt+0x6df4>
  409134:	cbz	x8, 408dd4 <__fxstatat@plt+0x6df4>
  409138:	adds	x6, x6, #0x8
  40913c:	cinc	x4, x4, cs  // cs = hs, nlast
  409140:	b	408dd4 <__fxstatat@plt+0x6df4>
  409144:	and	x1, x5, #0xf
  409148:	cmp	x1, #0x4
  40914c:	b.eq	409158 <__fxstatat@plt+0x7178>  // b.none
  409150:	adds	x5, x5, #0x4
  409154:	cinc	x2, x2, cs  // cs = hs, nlast
  409158:	tbz	x2, #51, 408fb4 <__fxstatat@plt+0x6fd4>
  40915c:	orr	w0, w0, #0x8
  409160:	mov	w1, #0x1                   	// #1
  409164:	mov	x4, #0x0                   	// #0
  409168:	mov	x5, #0x0                   	// #0
  40916c:	b	408ff8 <__fxstatat@plt+0x7018>
  409170:	cmp	x8, #0x0
  409174:	mov	w2, #0x7fff                	// #32767
  409178:	mov	x4, #0xffffffffffff        	// #281474976710655
  40917c:	csel	w1, w1, w2, ne  // ne = any
  409180:	csel	x4, x4, xzr, ne  // ne = any
  409184:	csetm	x5, ne  // ne = any
  409188:	b	40908c <__fxstatat@plt+0x70ac>
  40918c:	cbnz	x8, 408dd4 <__fxstatat@plt+0x6df4>
  409190:	b	409138 <__fxstatat@plt+0x7158>
  409194:	mov	x4, #0x2                   	// #2
  409198:	cmp	x1, #0xf
  40919c:	b.ne	4091c0 <__fxstatat@plt+0x71e0>  // b.any
  4091a0:	tbz	x7, #47, 4091d8 <__fxstatat@plt+0x71f8>
  4091a4:	tbnz	x2, #47, 4091d8 <__fxstatat@plt+0x71f8>
  4091a8:	orr	x4, x2, #0x800000000000
  4091ac:	mov	w10, w15
  4091b0:	and	x4, x4, #0xffffffffffff
  4091b4:	mov	x5, x6
  4091b8:	mov	w1, #0x7fff                	// #32767
  4091bc:	b	408bb8 <__fxstatat@plt+0x6bd8>
  4091c0:	cmp	x1, #0xb
  4091c4:	b.ne	408b10 <__fxstatat@plt+0x6b30>  // b.any
  4091c8:	mov	x7, x2
  4091cc:	mov	x5, x6
  4091d0:	mov	x16, x4
  4091d4:	b	408b18 <__fxstatat@plt+0x6b38>
  4091d8:	orr	x4, x7, #0x800000000000
  4091dc:	mov	w10, w12
  4091e0:	and	x4, x4, #0xffffffffffff
  4091e4:	mov	w1, #0x7fff                	// #32767
  4091e8:	b	408bb8 <__fxstatat@plt+0x6bd8>
  4091ec:	cbnz	x8, 409158 <__fxstatat@plt+0x7178>
  4091f0:	adds	x5, x5, #0x8
  4091f4:	cinc	x2, x2, cs  // cs = hs, nlast
  4091f8:	tbnz	x2, #51, 40915c <__fxstatat@plt+0x717c>
  4091fc:	b	408fb4 <__fxstatat@plt+0x6fd4>
  409200:	cbnz	x8, 4091f0 <__fxstatat@plt+0x7210>
  409204:	tbnz	x2, #51, 40915c <__fxstatat@plt+0x717c>
  409208:	b	408fb4 <__fxstatat@plt+0x6fd4>
  40920c:	orr	w0, w0, #0x10
  409210:	b	40915c <__fxstatat@plt+0x717c>
  409214:	mov	x2, x4
  409218:	mov	x4, #0x3                   	// #3
  40921c:	b	409198 <__fxstatat@plt+0x71b8>
  409220:	mov	w10, w15
  409224:	mov	x8, x13
  409228:	b	408b34 <__fxstatat@plt+0x6b54>
  40922c:	nop
  409230:	cbz	w0, 409274 <__fxstatat@plt+0x7294>
  409234:	mov	w0, w0
  409238:	mov	w1, #0x403e                	// #16446
  40923c:	clz	x3, x0
  409240:	mov	w2, #0x402f                	// #16431
  409244:	sub	w1, w1, w3
  409248:	mov	x3, #0x0                   	// #0
  40924c:	sub	w2, w2, w1
  409250:	and	w1, w1, #0x7fff
  409254:	lsl	x0, x0, x2
  409258:	and	x0, x0, #0xffffffffffff
  40925c:	mov	x2, #0x0                   	// #0
  409260:	fmov	d0, x2
  409264:	bfxil	x3, x0, #0, #48
  409268:	bfi	x3, x1, #48, #16
  40926c:	fmov	v0.d[1], x3
  409270:	ret
  409274:	mov	x0, #0x0                   	// #0
  409278:	mov	x3, #0x0                   	// #0
  40927c:	bfxil	x3, x0, #0, #48
  409280:	mov	x2, #0x0                   	// #0
  409284:	fmov	d0, x2
  409288:	mov	w1, #0x0                   	// #0
  40928c:	bfi	x3, x1, #48, #16
  409290:	fmov	v0.d[1], x3
  409294:	ret
  409298:	stp	x29, x30, [sp, #-48]!
  40929c:	mov	x29, sp
  4092a0:	str	x19, [sp, #16]
  4092a4:	str	q0, [sp, #32]
  4092a8:	ldr	x19, [sp, #32]
  4092ac:	ldr	x1, [sp, #40]
  4092b0:	mrs	x0, fpcr
  4092b4:	ubfx	x3, x1, #48, #15
  4092b8:	mov	x2, x19
  4092bc:	mov	x4, #0x3ffe                	// #16382
  4092c0:	ubfx	x19, x1, #0, #48
  4092c4:	cmp	x3, x4
  4092c8:	b.gt	4092f4 <__fxstatat@plt+0x7314>
  4092cc:	cbnz	x3, 4092d8 <__fxstatat@plt+0x72f8>
  4092d0:	orr	x19, x2, x19
  4092d4:	cbz	x19, 4092e4 <__fxstatat@plt+0x7304>
  4092d8:	mov	w0, #0x10                  	// #16
  4092dc:	mov	x19, #0x0                   	// #0
  4092e0:	bl	409458 <__fxstatat@plt+0x7478>
  4092e4:	mov	x0, x19
  4092e8:	ldr	x19, [sp, #16]
  4092ec:	ldp	x29, x30, [sp], #48
  4092f0:	ret
  4092f4:	lsr	x0, x1, #63
  4092f8:	mov	x4, #0x403f                	// #16447
  4092fc:	and	w0, w0, #0xff
  409300:	and	x5, x0, #0xff
  409304:	sub	x4, x4, x5
  409308:	cmp	x4, x3
  40930c:	b.le	409360 <__fxstatat@plt+0x7380>
  409310:	cbnz	x5, 409374 <__fxstatat@plt+0x7394>
  409314:	mov	x1, x3
  409318:	mov	x0, #0x406f                	// #16495
  40931c:	sub	x3, x0, x3
  409320:	orr	x4, x19, #0x1000000000000
  409324:	cmp	x3, #0x3f
  409328:	b.gt	409384 <__fxstatat@plt+0x73a4>
  40932c:	mov	w3, #0xffffbfd1            	// #-16431
  409330:	add	w3, w1, w3
  409334:	sub	w1, w0, w1
  409338:	lsl	x0, x2, x3
  40933c:	cmp	x0, #0x0
  409340:	lsr	x19, x2, x1
  409344:	cset	w0, ne  // ne = any
  409348:	lsl	x4, x4, x3
  40934c:	orr	x19, x19, x4
  409350:	cbz	w0, 4092e4 <__fxstatat@plt+0x7304>
  409354:	mov	w0, #0x10                  	// #16
  409358:	bl	409458 <__fxstatat@plt+0x7478>
  40935c:	b	4092e4 <__fxstatat@plt+0x7304>
  409360:	eor	w19, w0, #0x1
  409364:	mov	w0, #0x1                   	// #1
  409368:	sbfx	x19, x19, #0, #1
  40936c:	bl	409458 <__fxstatat@plt+0x7478>
  409370:	b	4092e4 <__fxstatat@plt+0x7304>
  409374:	mov	w0, #0x1                   	// #1
  409378:	mov	x19, #0x0                   	// #0
  40937c:	bl	409458 <__fxstatat@plt+0x7478>
  409380:	b	4092e4 <__fxstatat@plt+0x7304>
  409384:	mov	w0, #0xffffc011            	// #-16367
  409388:	add	w5, w1, w0
  40938c:	mov	w0, #0x402f                	// #16431
  409390:	cmp	x3, #0x40
  409394:	sub	w1, w0, w1
  409398:	lsl	x0, x4, x5
  40939c:	orr	x0, x2, x0
  4093a0:	csel	x2, x0, x2, ne  // ne = any
  4093a4:	lsr	x19, x4, x1
  4093a8:	cmp	x2, #0x0
  4093ac:	cset	w0, ne  // ne = any
  4093b0:	b	409350 <__fxstatat@plt+0x7370>
  4093b4:	nop
  4093b8:	cbz	x0, 40940c <__fxstatat@plt+0x742c>
  4093bc:	clz	x2, x0
  4093c0:	mov	w1, #0x403e                	// #16446
  4093c4:	sub	w1, w1, w2
  4093c8:	mov	x2, #0x406f                	// #16495
  4093cc:	and	w4, w1, #0x7fff
  4093d0:	sub	x3, x2, w1, sxtw
  4093d4:	cmp	x3, #0x3f
  4093d8:	b.gt	40942c <__fxstatat@plt+0x744c>
  4093dc:	sub	w2, w2, w1
  4093e0:	mov	w3, #0xffffbfd1            	// #-16431
  4093e4:	add	w1, w1, w3
  4093e8:	mov	x3, #0x0                   	// #0
  4093ec:	lsr	x1, x0, x1
  4093f0:	and	x1, x1, #0xffffffffffff
  4093f4:	lsl	x0, x0, x2
  4093f8:	fmov	d0, x0
  4093fc:	bfxil	x3, x1, #0, #48
  409400:	bfi	x3, x4, #48, #16
  409404:	fmov	v0.d[1], x3
  409408:	ret
  40940c:	mov	x1, #0x0                   	// #0
  409410:	mov	x3, #0x0                   	// #0
  409414:	bfxil	x3, x1, #0, #48
  409418:	fmov	d0, x0
  40941c:	mov	w4, #0x0                   	// #0
  409420:	bfi	x3, x4, #48, #16
  409424:	fmov	v0.d[1], x3
  409428:	ret
  40942c:	mov	w2, #0x402f                	// #16431
  409430:	sub	w1, w2, w1
  409434:	mov	x3, #0x0                   	// #0
  409438:	lsl	x1, x0, x1
  40943c:	and	x1, x1, #0xffffffffffff
  409440:	mov	x0, #0x0                   	// #0
  409444:	fmov	d0, x0
  409448:	bfxil	x3, x1, #0, #48
  40944c:	bfi	x3, x4, #48, #16
  409450:	fmov	v0.d[1], x3
  409454:	ret
  409458:	tbz	w0, #0, 409468 <__fxstatat@plt+0x7488>
  40945c:	movi	v1.2s, #0x0
  409460:	fdiv	s0, s1, s1
  409464:	mrs	x1, fpsr
  409468:	tbz	w0, #1, 40947c <__fxstatat@plt+0x749c>
  40946c:	fmov	s1, #1.000000000000000000e+00
  409470:	movi	v2.2s, #0x0
  409474:	fdiv	s0, s1, s2
  409478:	mrs	x1, fpsr
  40947c:	tbz	w0, #2, 40949c <__fxstatat@plt+0x74bc>
  409480:	mov	w2, #0xc5ae                	// #50606
  409484:	mov	w1, #0x7f7fffff            	// #2139095039
  409488:	movk	w2, #0x749d, lsl #16
  40948c:	fmov	s1, w1
  409490:	fmov	s2, w2
  409494:	fadd	s0, s1, s2
  409498:	mrs	x1, fpsr
  40949c:	tbz	w0, #3, 4094ac <__fxstatat@plt+0x74cc>
  4094a0:	movi	v1.2s, #0x80, lsl #16
  4094a4:	fmul	s0, s1, s1
  4094a8:	mrs	x1, fpsr
  4094ac:	tbz	w0, #4, 4094c4 <__fxstatat@plt+0x74e4>
  4094b0:	mov	w0, #0x7f7fffff            	// #2139095039
  4094b4:	fmov	s2, #1.000000000000000000e+00
  4094b8:	fmov	s1, w0
  4094bc:	fsub	s0, s1, s2
  4094c0:	mrs	x0, fpsr
  4094c4:	ret
  4094c8:	stp	x29, x30, [sp, #-64]!
  4094cc:	mov	x29, sp
  4094d0:	stp	x19, x20, [sp, #16]
  4094d4:	adrp	x20, 41b000 <__fxstatat@plt+0x19020>
  4094d8:	add	x20, x20, #0xdf0
  4094dc:	stp	x21, x22, [sp, #32]
  4094e0:	adrp	x21, 41b000 <__fxstatat@plt+0x19020>
  4094e4:	add	x21, x21, #0xde8
  4094e8:	sub	x20, x20, x21
  4094ec:	mov	w22, w0
  4094f0:	stp	x23, x24, [sp, #48]
  4094f4:	mov	x23, x1
  4094f8:	mov	x24, x2
  4094fc:	bl	401a98 <mbrtowc@plt-0x38>
  409500:	cmp	xzr, x20, asr #3
  409504:	b.eq	409530 <__fxstatat@plt+0x7550>  // b.none
  409508:	asr	x20, x20, #3
  40950c:	mov	x19, #0x0                   	// #0
  409510:	ldr	x3, [x21, x19, lsl #3]
  409514:	mov	x2, x24
  409518:	add	x19, x19, #0x1
  40951c:	mov	x1, x23
  409520:	mov	w0, w22
  409524:	blr	x3
  409528:	cmp	x20, x19
  40952c:	b.ne	409510 <__fxstatat@plt+0x7530>  // b.any
  409530:	ldp	x19, x20, [sp, #16]
  409534:	ldp	x21, x22, [sp, #32]
  409538:	ldp	x23, x24, [sp, #48]
  40953c:	ldp	x29, x30, [sp], #64
  409540:	ret
  409544:	nop
  409548:	ret
  40954c:	nop
  409550:	adrp	x2, 41c000 <__fxstatat@plt+0x1a020>
  409554:	mov	x1, #0x0                   	// #0
  409558:	ldr	x2, [x2, #664]
  40955c:	b	401b90 <__cxa_atexit@plt>
  409560:	mov	x2, x1
  409564:	mov	w1, w0
  409568:	mov	w0, #0x0                   	// #0
  40956c:	b	401f20 <__fxstat@plt>
  409570:	mov	x4, x1
  409574:	mov	x5, x2
  409578:	mov	w1, w0
  40957c:	mov	x2, x4
  409580:	mov	w0, #0x0                   	// #0
  409584:	mov	w4, w3
  409588:	mov	x3, x5
  40958c:	b	401fe0 <__fxstatat@plt>

Disassembly of section .fini:

0000000000409590 <.fini>:
  409590:	stp	x29, x30, [sp, #-16]!
  409594:	mov	x29, sp
  409598:	ldp	x29, x30, [sp], #16
  40959c:	ret
