ARM GAS  C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	MX_GPIO_Init:
  24              	.LFB67:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s 			page 2


  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE BEGIN PV */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/main.c **** void SystemClock_Config(void);
  49:Core/Src/main.c **** static void MX_GPIO_Init(void);
  50:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  55:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /**
  60:Core/Src/main.c ****   * @brief  The application entry point.
  61:Core/Src/main.c ****   * @retval int
  62:Core/Src/main.c ****   */
  63:Core/Src/main.c **** int main(void)
  64:Core/Src/main.c **** {
  65:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c ****   /* USER CODE END 1 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  72:Core/Src/main.c ****   HAL_Init();
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE END Init */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* Configure the system clock */
  79:Core/Src/main.c ****   SystemClock_Config();
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END SysInit */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Initialize all configured peripherals */
  86:Core/Src/main.c ****   MX_GPIO_Init();
  87:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* USER CODE END 2 */
  90:Core/Src/main.c **** 
ARM GAS  C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s 			page 3


  91:Core/Src/main.c ****   /* Infinite loop */
  92:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  93:Core/Src/main.c ****   while (1)
  94:Core/Src/main.c ****   {
  95:Core/Src/main.c ****     /* USER CODE END WHILE */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
  98:Core/Src/main.c ****   }
  99:Core/Src/main.c ****   /* USER CODE END 3 */
 100:Core/Src/main.c **** }
 101:Core/Src/main.c **** 
 102:Core/Src/main.c **** /**
 103:Core/Src/main.c ****   * @brief System Clock Configuration
 104:Core/Src/main.c ****   * @retval None
 105:Core/Src/main.c ****   */
 106:Core/Src/main.c **** void SystemClock_Config(void)
 107:Core/Src/main.c **** {
 108:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 109:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 112:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 113:Core/Src/main.c ****   */
 114:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 115:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 116:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 117:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 118:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 119:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 120:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 121:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 122:Core/Src/main.c ****   {
 123:Core/Src/main.c ****     Error_Handler();
 124:Core/Src/main.c ****   }
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 127:Core/Src/main.c ****   */
 128:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 129:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 130:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 131:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 132:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 133:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 136:Core/Src/main.c ****   {
 137:Core/Src/main.c ****     Error_Handler();
 138:Core/Src/main.c ****   }
 139:Core/Src/main.c **** }
 140:Core/Src/main.c **** 
 141:Core/Src/main.c **** /**
 142:Core/Src/main.c ****   * @brief GPIO Initialization Function
 143:Core/Src/main.c ****   * @param None
 144:Core/Src/main.c ****   * @retval None
 145:Core/Src/main.c ****   */
 146:Core/Src/main.c **** static void MX_GPIO_Init(void)
 147:Core/Src/main.c **** {
ARM GAS  C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s 			page 4


  26              		.loc 1 147 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              		.cfi_def_cfa_offset 12
  32              		.cfi_offset 4, -12
  33              		.cfi_offset 5, -8
  34              		.cfi_offset 14, -4
  35 0002 89B0     		sub	sp, sp, #36
  36              		.cfi_def_cfa_offset 48
 148:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  37              		.loc 1 148 3 view .LVU1
  38              		.loc 1 148 20 is_stmt 0 view .LVU2
  39 0004 0024     		movs	r4, #0
  40 0006 0494     		str	r4, [sp, #16]
  41 0008 0594     		str	r4, [sp, #20]
  42 000a 0694     		str	r4, [sp, #24]
  43 000c 0794     		str	r4, [sp, #28]
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 151:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  44              		.loc 1 151 3 is_stmt 1 view .LVU3
  45              	.LBB4:
  46              		.loc 1 151 3 view .LVU4
  47              		.loc 1 151 3 view .LVU5
  48 000e 184B     		ldr	r3, .L3
  49 0010 9A69     		ldr	r2, [r3, #24]
  50 0012 42F01002 		orr	r2, r2, #16
  51 0016 9A61     		str	r2, [r3, #24]
  52              		.loc 1 151 3 view .LVU6
  53 0018 9A69     		ldr	r2, [r3, #24]
  54 001a 02F01002 		and	r2, r2, #16
  55 001e 0192     		str	r2, [sp, #4]
  56              		.loc 1 151 3 view .LVU7
  57 0020 019A     		ldr	r2, [sp, #4]
  58              	.LBE4:
  59              		.loc 1 151 3 view .LVU8
 152:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  60              		.loc 1 152 3 view .LVU9
  61              	.LBB5:
  62              		.loc 1 152 3 view .LVU10
  63              		.loc 1 152 3 view .LVU11
  64 0022 9A69     		ldr	r2, [r3, #24]
  65 0024 42F02002 		orr	r2, r2, #32
  66 0028 9A61     		str	r2, [r3, #24]
  67              		.loc 1 152 3 view .LVU12
  68 002a 9A69     		ldr	r2, [r3, #24]
  69 002c 02F02002 		and	r2, r2, #32
  70 0030 0292     		str	r2, [sp, #8]
  71              		.loc 1 152 3 view .LVU13
  72 0032 029A     		ldr	r2, [sp, #8]
  73              	.LBE5:
  74              		.loc 1 152 3 view .LVU14
 153:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  75              		.loc 1 153 3 view .LVU15
  76              	.LBB6:
ARM GAS  C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s 			page 5


  77              		.loc 1 153 3 view .LVU16
  78              		.loc 1 153 3 view .LVU17
  79 0034 9A69     		ldr	r2, [r3, #24]
  80 0036 42F00402 		orr	r2, r2, #4
  81 003a 9A61     		str	r2, [r3, #24]
  82              		.loc 1 153 3 view .LVU18
  83 003c 9B69     		ldr	r3, [r3, #24]
  84 003e 03F00403 		and	r3, r3, #4
  85 0042 0393     		str	r3, [sp, #12]
  86              		.loc 1 153 3 view .LVU19
  87 0044 039B     		ldr	r3, [sp, #12]
  88              	.LBE6:
  89              		.loc 1 153 3 view .LVU20
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 156:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
  90              		.loc 1 156 3 view .LVU21
  91 0046 0B4D     		ldr	r5, .L3+4
  92 0048 2246     		mov	r2, r4
  93 004a 4FF40051 		mov	r1, #8192
  94 004e 2846     		mov	r0, r5
  95 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
  96              	.LVL0:
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /*Configure GPIO pin : PC13 */
 159:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
  97              		.loc 1 159 3 view .LVU22
  98              		.loc 1 159 23 is_stmt 0 view .LVU23
  99 0054 4FF40053 		mov	r3, #8192
 100 0058 0493     		str	r3, [sp, #16]
 160:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 101              		.loc 1 160 3 is_stmt 1 view .LVU24
 102              		.loc 1 160 24 is_stmt 0 view .LVU25
 103 005a 0123     		movs	r3, #1
 104 005c 0593     		str	r3, [sp, #20]
 161:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 105              		.loc 1 161 3 is_stmt 1 view .LVU26
 106              		.loc 1 161 24 is_stmt 0 view .LVU27
 107 005e 0694     		str	r4, [sp, #24]
 162:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 108              		.loc 1 162 3 is_stmt 1 view .LVU28
 109              		.loc 1 162 25 is_stmt 0 view .LVU29
 110 0060 0223     		movs	r3, #2
 111 0062 0793     		str	r3, [sp, #28]
 163:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 112              		.loc 1 163 3 is_stmt 1 view .LVU30
 113 0064 04A9     		add	r1, sp, #16
 114 0066 2846     		mov	r0, r5
 115 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 116              	.LVL1:
 164:Core/Src/main.c **** 
 165:Core/Src/main.c **** }
 117              		.loc 1 165 1 is_stmt 0 view .LVU31
 118 006c 09B0     		add	sp, sp, #36
 119              		.cfi_def_cfa_offset 12
 120              		@ sp needed
 121 006e 30BD     		pop	{r4, r5, pc}
ARM GAS  C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s 			page 6


 122              	.L4:
 123              		.align	2
 124              	.L3:
 125 0070 00100240 		.word	1073876992
 126 0074 00100140 		.word	1073811456
 127              		.cfi_endproc
 128              	.LFE67:
 130              		.section	.text.Error_Handler,"ax",%progbits
 131              		.align	1
 132              		.global	Error_Handler
 133              		.syntax unified
 134              		.thumb
 135              		.thumb_func
 137              	Error_Handler:
 138              	.LFB68:
 166:Core/Src/main.c **** 
 167:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 168:Core/Src/main.c **** 
 169:Core/Src/main.c **** /* USER CODE END 4 */
 170:Core/Src/main.c **** 
 171:Core/Src/main.c **** /**
 172:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 173:Core/Src/main.c ****   * @retval None
 174:Core/Src/main.c ****   */
 175:Core/Src/main.c **** void Error_Handler(void)
 176:Core/Src/main.c **** {
 139              		.loc 1 176 1 is_stmt 1 view -0
 140              		.cfi_startproc
 141              		@ Volatile: function does not return.
 142              		@ args = 0, pretend = 0, frame = 0
 143              		@ frame_needed = 0, uses_anonymous_args = 0
 144              		@ link register save eliminated.
 177:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 178:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 179:Core/Src/main.c ****   __disable_irq();
 145              		.loc 1 179 3 view .LVU33
 146              	.LBB7:
 147              	.LBI7:
 148              		.file 2 "C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include/cmsis_gc
   1:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  * @version  V5.0.4
   5:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  * @date     09. April 2018
   6:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** /*
   8:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  *
  10:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  *
  12:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  *
  16:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  *
  18:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
ARM GAS  C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s 			page 7


  19:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  * limitations under the License.
  23:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  */
  24:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** 
  25:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** 
  28:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** 
  34:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #ifndef __has_builtin
  36:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #endif
  38:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** 
  39:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ASM
  41:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #define __ASM                                  __asm
  42:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #endif
  43:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #ifndef   __INLINE
  44:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #define __INLINE                               inline
  45:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #endif
  46:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #endif
  49:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #endif                                           
  52:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #endif
  55:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #ifndef   __USED
  56:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #endif
  58:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #ifndef   __WEAK
  59:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #endif
  61:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED
  62:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #endif
  64:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #endif
  67:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #endif
  70:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s 			page 8


  76:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #endif
  78:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #endif
  86:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #endif
  94:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #endif
 102:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #endif
 110:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
 111:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #endif
 113:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #ifndef   __RESTRICT
 114:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** #endif
 116:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** 
 117:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** 
 118:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   @{
 122:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  */
 123:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** 
 124:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** /**
 125:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  */
 129:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** {
 131:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** }
ARM GAS  C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s 			page 9


 133:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** 
 134:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** 
 135:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** /**
 136:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****  */
 140:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 149              		.loc 2 140 27 view .LVU34
 150              	.LBB8:
 141:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h **** {
 142:C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 151              		.loc 2 142 3 view .LVU35
 152              		.syntax unified
 153              	@ 142 "C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Include/cmsis_gcc.h
 154 0000 72B6     		cpsid i
 155              	@ 0 "" 2
 156              		.thumb
 157              		.syntax unified
 158              	.L6:
 159              	.LBE8:
 160              	.LBE7:
 180:Core/Src/main.c ****   while (1)
 161              		.loc 1 180 3 discriminator 1 view .LVU36
 181:Core/Src/main.c ****   {
 182:Core/Src/main.c ****   }
 162              		.loc 1 182 3 discriminator 1 view .LVU37
 180:Core/Src/main.c ****   while (1)
 163              		.loc 1 180 9 discriminator 1 view .LVU38
 164 0002 FEE7     		b	.L6
 165              		.cfi_endproc
 166              	.LFE68:
 168              		.section	.text.SystemClock_Config,"ax",%progbits
 169              		.align	1
 170              		.global	SystemClock_Config
 171              		.syntax unified
 172              		.thumb
 173              		.thumb_func
 175              	SystemClock_Config:
 176              	.LFB66:
 107:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 177              		.loc 1 107 1 view -0
 178              		.cfi_startproc
 179              		@ args = 0, pretend = 0, frame = 64
 180              		@ frame_needed = 0, uses_anonymous_args = 0
 181 0000 00B5     		push	{lr}
 182              		.cfi_def_cfa_offset 4
 183              		.cfi_offset 14, -4
 184 0002 91B0     		sub	sp, sp, #68
 185              		.cfi_def_cfa_offset 72
 108:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 186              		.loc 1 108 3 view .LVU40
 108:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 187              		.loc 1 108 22 is_stmt 0 view .LVU41
 188 0004 2822     		movs	r2, #40
 189 0006 0021     		movs	r1, #0
 190 0008 06A8     		add	r0, sp, #24
ARM GAS  C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s 			page 10


 191 000a FFF7FEFF 		bl	memset
 192              	.LVL2:
 109:Core/Src/main.c **** 
 193              		.loc 1 109 3 is_stmt 1 view .LVU42
 109:Core/Src/main.c **** 
 194              		.loc 1 109 22 is_stmt 0 view .LVU43
 195 000e 0023     		movs	r3, #0
 196 0010 0193     		str	r3, [sp, #4]
 197 0012 0293     		str	r3, [sp, #8]
 198 0014 0393     		str	r3, [sp, #12]
 199 0016 0493     		str	r3, [sp, #16]
 200 0018 0593     		str	r3, [sp, #20]
 114:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 201              		.loc 1 114 3 is_stmt 1 view .LVU44
 114:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 202              		.loc 1 114 36 is_stmt 0 view .LVU45
 203 001a 0122     		movs	r2, #1
 204 001c 0692     		str	r2, [sp, #24]
 115:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 205              		.loc 1 115 3 is_stmt 1 view .LVU46
 115:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 206              		.loc 1 115 30 is_stmt 0 view .LVU47
 207 001e 4FF48033 		mov	r3, #65536
 208 0022 0793     		str	r3, [sp, #28]
 116:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 209              		.loc 1 116 3 is_stmt 1 view .LVU48
 117:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 210              		.loc 1 117 3 view .LVU49
 117:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 211              		.loc 1 117 30 is_stmt 0 view .LVU50
 212 0024 0A92     		str	r2, [sp, #40]
 118:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 213              		.loc 1 118 3 is_stmt 1 view .LVU51
 118:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 214              		.loc 1 118 34 is_stmt 0 view .LVU52
 215 0026 0222     		movs	r2, #2
 216 0028 0D92     		str	r2, [sp, #52]
 119:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 217              		.loc 1 119 3 is_stmt 1 view .LVU53
 119:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 218              		.loc 1 119 35 is_stmt 0 view .LVU54
 219 002a 0E93     		str	r3, [sp, #56]
 120:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 220              		.loc 1 120 3 is_stmt 1 view .LVU55
 120:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 221              		.loc 1 120 32 is_stmt 0 view .LVU56
 222 002c 4FF4E013 		mov	r3, #1835008
 223 0030 0F93     		str	r3, [sp, #60]
 121:Core/Src/main.c ****   {
 224              		.loc 1 121 3 is_stmt 1 view .LVU57
 121:Core/Src/main.c ****   {
 225              		.loc 1 121 7 is_stmt 0 view .LVU58
 226 0032 06A8     		add	r0, sp, #24
 227 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 228              	.LVL3:
 121:Core/Src/main.c ****   {
 229              		.loc 1 121 6 view .LVU59
ARM GAS  C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s 			page 11


 230 0038 80B9     		cbnz	r0, .L11
 128:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 231              		.loc 1 128 3 is_stmt 1 view .LVU60
 128:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 232              		.loc 1 128 31 is_stmt 0 view .LVU61
 233 003a 0F23     		movs	r3, #15
 234 003c 0193     		str	r3, [sp, #4]
 130:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 235              		.loc 1 130 3 is_stmt 1 view .LVU62
 130:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 236              		.loc 1 130 34 is_stmt 0 view .LVU63
 237 003e 0221     		movs	r1, #2
 238 0040 0291     		str	r1, [sp, #8]
 131:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 239              		.loc 1 131 3 is_stmt 1 view .LVU64
 131:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 240              		.loc 1 131 35 is_stmt 0 view .LVU65
 241 0042 0023     		movs	r3, #0
 242 0044 0393     		str	r3, [sp, #12]
 132:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 243              		.loc 1 132 3 is_stmt 1 view .LVU66
 132:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 244              		.loc 1 132 36 is_stmt 0 view .LVU67
 245 0046 4FF48062 		mov	r2, #1024
 246 004a 0492     		str	r2, [sp, #16]
 133:Core/Src/main.c **** 
 247              		.loc 1 133 3 is_stmt 1 view .LVU68
 133:Core/Src/main.c **** 
 248              		.loc 1 133 36 is_stmt 0 view .LVU69
 249 004c 0593     		str	r3, [sp, #20]
 135:Core/Src/main.c ****   {
 250              		.loc 1 135 3 is_stmt 1 view .LVU70
 135:Core/Src/main.c ****   {
 251              		.loc 1 135 7 is_stmt 0 view .LVU71
 252 004e 01A8     		add	r0, sp, #4
 253 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 254              	.LVL4:
 135:Core/Src/main.c ****   {
 255              		.loc 1 135 6 view .LVU72
 256 0054 20B9     		cbnz	r0, .L12
 139:Core/Src/main.c **** 
 257              		.loc 1 139 1 view .LVU73
 258 0056 11B0     		add	sp, sp, #68
 259              		.cfi_remember_state
 260              		.cfi_def_cfa_offset 4
 261              		@ sp needed
 262 0058 5DF804FB 		ldr	pc, [sp], #4
 263              	.L11:
 264              		.cfi_restore_state
 123:Core/Src/main.c ****   }
 265              		.loc 1 123 5 is_stmt 1 view .LVU74
 266 005c FFF7FEFF 		bl	Error_Handler
 267              	.LVL5:
 268              	.L12:
 137:Core/Src/main.c ****   }
 269              		.loc 1 137 5 view .LVU75
 270 0060 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s 			page 12


 271              	.LVL6:
 272              		.cfi_endproc
 273              	.LFE66:
 275              		.section	.text.main,"ax",%progbits
 276              		.align	1
 277              		.global	main
 278              		.syntax unified
 279              		.thumb
 280              		.thumb_func
 282              	main:
 283              	.LFB65:
  64:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 284              		.loc 1 64 1 view -0
 285              		.cfi_startproc
 286              		@ Volatile: function does not return.
 287              		@ args = 0, pretend = 0, frame = 0
 288              		@ frame_needed = 0, uses_anonymous_args = 0
 289 0000 08B5     		push	{r3, lr}
 290              		.cfi_def_cfa_offset 8
 291              		.cfi_offset 3, -8
 292              		.cfi_offset 14, -4
  72:Core/Src/main.c **** 
 293              		.loc 1 72 3 view .LVU77
 294 0002 FFF7FEFF 		bl	HAL_Init
 295              	.LVL7:
  79:Core/Src/main.c **** 
 296              		.loc 1 79 3 view .LVU78
 297 0006 FFF7FEFF 		bl	SystemClock_Config
 298              	.LVL8:
  86:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 299              		.loc 1 86 3 view .LVU79
 300 000a FFF7FEFF 		bl	MX_GPIO_Init
 301              	.LVL9:
 302              	.L14:
  93:Core/Src/main.c ****   {
 303              		.loc 1 93 3 discriminator 1 view .LVU80
  98:Core/Src/main.c ****   /* USER CODE END 3 */
 304              		.loc 1 98 3 discriminator 1 view .LVU81
  93:Core/Src/main.c ****   {
 305              		.loc 1 93 9 discriminator 1 view .LVU82
 306 000e FEE7     		b	.L14
 307              		.cfi_endproc
 308              	.LFE65:
 310              		.text
 311              	.Letext0:
 312              		.file 3 "c:\\users\\vasil\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 313              		.file 4 "c:\\users\\vasil\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 314              		.file 5 "C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/CMSIS/Device/ST/STM32F
 315              		.file 6 "C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/STM32F1xx_HAL_Driver/I
 316              		.file 7 "C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/STM32F1xx_HAL_Driver/I
 317              		.file 8 "C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/STM32F1xx_HAL_Driver/I
 318              		.file 9 "C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/STM32F1xx_HAL_Driver/I
 319              		.file 10 "C:/Users/vasil/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.5/Drivers/STM32F1xx_HAL_Driver/
 320              		.file 11 "<built-in>"
ARM GAS  C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s:18     .text.MX_GPIO_Init:0000000000000000 $t
C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s:23     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s:125    .text.MX_GPIO_Init:0000000000000070 $d
C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s:131    .text.Error_Handler:0000000000000000 $t
C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s:137    .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s:169    .text.SystemClock_Config:0000000000000000 $t
C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s:175    .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s:276    .text.main:0000000000000000 $t
C:\Users\vasil\AppData\Local\Temp\cc6eTz3c.s:282    .text.main:0000000000000000 main

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
