Analysis & Synthesis report for 230_Project_Master
Fri Mar 25 20:17:51 2016
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: SixteenRegisterFile:inst11|LPM_CONSTANT:instb
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 25 20:17:51 2016    ;
; Quartus II 32-bit Version          ; 12.0 Build 178 05/31/2012 SJ Web Edition ;
; Revision Name                      ; 230_Project_Master                       ;
; Top-level Entity Name              ; Processor                                ;
; Family                             ; Cyclone IV GX                            ;
; Total logic elements               ; 0                                        ;
;     Total combinational functions  ; 0                                        ;
;     Dedicated logic registers      ; 0                                        ;
; Total registers                    ; 0                                        ;
; Total pins                         ; 26                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total GXB Receiver Channel PCS     ; 0                                        ;
; Total GXB Receiver Channel PMA     ; 0                                        ;
; Total GXB Transmitter Channel PCS  ; 0                                        ;
; Total GXB Transmitter Channel PMA  ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX75DF27C7     ;                    ;
; Top-level entity name                                                      ; Processor          ; 230_Project_Master ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                 ;
+---------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                            ; Library ;
+---------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+
; XOR16bit/XOR16bit.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/XOR16bit/XOR16bit.bdf                       ;         ;
; SixteenTwoToOne/SixteenTwoToOneMux.bdf      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/SixteenTwoToOne/SixteenTwoToOneMux.bdf      ;         ;
; Project Part II/IR24.vhd                    ; yes             ; User VHDL File                     ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/Project Part II/IR24.vhd                    ;         ;
; Project Part II/immediate.vhd               ; yes             ; User VHDL File                     ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/Project Part II/immediate.vhd               ;         ;
; RegisterFIle/SixteenRegisterFile.bdf        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/RegisterFIle/SixteenRegisterFile.bdf        ;         ;
; RegisterFIle/reg16.vhd                      ; yes             ; User VHDL File                     ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/RegisterFIle/reg16.vhd                      ;         ;
; RegisterFIle/mux16.vhd                      ; yes             ; User VHDL File                     ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/RegisterFIle/mux16.vhd                      ;         ;
; RegisterFIle/decoder16.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/RegisterFIle/decoder16.vhd                  ;         ;
; Project Part II/srcSwitch.vhdl              ; yes             ; User VHDL File                     ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/Project Part II/srcSwitch.vhdl              ;         ;
; Project Part II/buffReg16.vhdl              ; yes             ; User VHDL File                     ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/Project Part II/buffReg16.vhdl              ;         ;
; OR16bit/OR16bit.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/OR16bit/OR16bit.bdf                         ;         ;
; LogicFlags/LogicFlags.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/LogicFlags/LogicFlags.bdf                   ;         ;
; InputSelector/InputSelector.bdf             ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/InputSelector/InputSelector.bdf             ;         ;
; FullAdder16bit/FullAdder16bit.bdf           ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/FullAdder16bit/FullAdder16bit.bdf           ;         ;
; AND16bit/AND16bit.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/AND16bit/AND16bit.bdf                       ;         ;
; ALU_out_multiplexer/ALU_out_multiplexer.bdf ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/ALU_out_multiplexer/ALU_out_multiplexer.bdf ;         ;
; Adder1bit/Adder1bit.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/Adder1bit/Adder1bit.bdf                     ;         ;
; Processor.bdf                               ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/Processor.bdf                               ;         ;
; ALU_Complete.bdf                            ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/ALU_Complete.bdf                            ;         ;
; ControlUnit.vhdl                            ; yes             ; User VHDL File                     ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/ControlUnit.vhdl                            ;         ;
; SixteenThreeToOneMux.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/SixteenThreeToOneMux.bdf                    ;         ;
; updatedAND.bdf                              ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/updatedAND.bdf                              ;         ;
; Project Part II/ProcessorStatusRegister.vhd ; yes             ; User VHDL File                     ; C:/Users/Caleb/Documents/Team11_Project/230Project-master/230Project-master/Project Part II/ProcessorStatusRegister.vhd ;         ;
; lpm_constant.tdf                            ; yes             ; Megafunction                       ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_constant.tdf                                                         ;         ;
+---------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; I/O pins             ; 26                   ;
; Maximum fan-out node ; Reset                ;
; Maximum fan-out      ; 1                    ;
; Total fan-out        ; 26                   ;
; Average fan-out      ; 0.50                 ;
+----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                     ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |Processor                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 26   ; 0            ; |Processor          ;              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SixteenRegisterFile:inst11|LPM_CONSTANT:instb ;
+--------------------+------------------+----------------------------------------------------+
; Parameter Name     ; Value            ; Type                                               ;
+--------------------+------------------+----------------------------------------------------+
; LPM_WIDTH          ; 16               ; Signed Integer                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                            ;
; CBXI_PARAMETER     ; lpm_constant_2d4 ; Untyped                                            ;
+--------------------+------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Web Edition
    Info: Processing started: Fri Mar 25 20:17:44 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 230_Project_Master -c 230_Project_Master
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file xor16bit/xor16bit.bdf
    Info (12023): Found entity 1: XOR16bit
Info (12021): Found 1 design units, including 1 entities, in source file sixteentwotoone/sixteentwotoonemux.bdf
    Info (12023): Found entity 1: SixteenTwoToOneMux
Info (12021): Found 2 design units, including 1 entities, in source file project part ii/ir24.vhd
    Info (12022): Found design unit 1: IR24-behavior
    Info (12023): Found entity 1: IR24
Info (12021): Found 2 design units, including 1 entities, in source file project part ii/immediate.vhd
    Info (12022): Found design unit 1: immediate-arch
    Info (12023): Found entity 1: immediate
Info (12021): Found 1 design units, including 1 entities, in source file registerfile/sixteenregisterfile.bdf
    Info (12023): Found entity 1: SixteenRegisterFile
Info (12021): Found 2 design units, including 1 entities, in source file registerfile/reg16.vhd
    Info (12022): Found design unit 1: Reg16-behavior
    Info (12023): Found entity 1: Reg16
Info (12021): Found 2 design units, including 1 entities, in source file registerfile/mux16.vhd
    Info (12022): Found design unit 1: mux16-behavior
    Info (12023): Found entity 1: mux16
Info (12021): Found 2 design units, including 1 entities, in source file registerfile/decoder16.vhd
    Info (12022): Found design unit 1: decoder16-behavior
    Info (12023): Found entity 1: decoder16
Info (12021): Found 2 design units, including 1 entities, in source file project part ii/srcswitch.vhdl
    Info (12022): Found design unit 1: srcSwitch-arch
    Info (12023): Found entity 1: srcSwitch
Info (12021): Found 2 design units, including 1 entities, in source file project part ii/buffreg16.vhdl
    Info (12022): Found design unit 1: buffReg16-behavior
    Info (12023): Found entity 1: buffReg16
Info (12021): Found 1 design units, including 1 entities, in source file or16bit/or16bit.bdf
    Info (12023): Found entity 1: OR16bit
Info (12021): Found 1 design units, including 1 entities, in source file mainproject/mainproject.bdf
    Info (12023): Found entity 1: MainProject
Info (12021): Found 1 design units, including 1 entities, in source file logicflags/logicflags.bdf
    Info (12023): Found entity 1: LogicFlags
Info (12021): Found 1 design units, including 1 entities, in source file inputselector/inputselector.bdf
    Info (12023): Found entity 1: InputSelector
Info (12021): Found 1 design units, including 1 entities, in source file fulladder16bit/fulladder16bit.bdf
    Info (12023): Found entity 1: FullAdder16bit
Info (12021): Found 2 design units, including 1 entities, in source file controlunit/team11_lab9.vhdl
    Info (12022): Found design unit 1: Team11_Lab9-behavior
    Info (12023): Found entity 1: Team11_Lab9
Info (12021): Found 1 design units, including 1 entities, in source file and16bit/and16bit.bdf
    Info (12023): Found entity 1: AND16bit
Info (12021): Found 1 design units, including 1 entities, in source file alu_out_multiplexer/alu_out_multiplexer.bdf
    Info (12023): Found entity 1: ALU_out_multiplexer
Info (12021): Found 1 design units, including 1 entities, in source file adder1bit/adder1bit.bdf
    Info (12023): Found entity 1: Adder1bit
Warning (12019): Can't analyze file -- file SixteenTwoToOneMux.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file processor.bdf
    Info (12023): Found entity 1: Processor
Info (12021): Found 1 design units, including 1 entities, in source file alu_complete.bdf
    Info (12023): Found entity 1: ALU_Complete
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhdl
    Info (12022): Found design unit 1: ControlUnit-behavior
    Info (12023): Found entity 1: ControlUnit
Info (12021): Found 1 design units, including 1 entities, in source file sixteenthreetoonemux.bdf
    Info (12023): Found entity 1: SixteenThreeToOneMux
Info (12021): Found 1 design units, including 1 entities, in source file updatedand.bdf
    Info (12023): Found entity 1: updatedAND
Info (12021): Found 2 design units, including 1 entities, in source file project part ii/processorstatusregister.vhd
    Info (12022): Found design unit 1: ProcessorStatusRegister-behavior
    Info (12023): Found entity 1: ProcessorStatusRegister
Info (12127): Elaborating entity "Processor" for the top level hierarchy
Info (12128): Elaborating entity "ALU_Complete" for hierarchy "ALU_Complete:ALU"
Warning (275085): Found inconsistent dimensions for element "C"
Warning (275080): Converted elements in bus name "C" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "C[15]" to "C15"
    Warning (275081): Converted element name(s) from "C[16]" to "C16"
Warning (275085): Found inconsistent dimensions for element "C"
Warning (275080): Converted elements in bus name "C" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "C[15]" to "C15"
    Warning (275081): Converted element name(s) from "C[16]" to "C16"
    Warning (275081): Converted element name(s) from "C[15]" to "C15"
    Warning (275081): Converted element name(s) from "C[16]" to "C16"
Info (12128): Elaborating entity "LogicFlags" for hierarchy "ALU_Complete:ALU|LogicFlags:inst9"
Warning (275085): Found inconsistent dimensions for element "C"
Warning (275080): Converted elements in bus name "C" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "C[15]" to "C15"
    Warning (275081): Converted element name(s) from "C[16]" to "C16"
Info (12128): Elaborating entity "FullAdder16bit" for hierarchy "ALU_Complete:ALU|FullAdder16bit:inst8"
Warning (275043): Pin "S[15..0]" is missing source
Info (12128): Elaborating entity "Adder1bit" for hierarchy "ALU_Complete:ALU|FullAdder16bit:inst8|Adder1bit:inst33"
Info (12128): Elaborating entity "ALU_out_multiplexer" for hierarchy "ALU_Complete:ALU|ALU_out_multiplexer:inst6"
Info (12128): Elaborating entity "AND16bit" for hierarchy "ALU_Complete:ALU|AND16bit:inst5"
Info (12128): Elaborating entity "InputSelector" for hierarchy "ALU_Complete:ALU|InputSelector:inst1"
Info (12128): Elaborating entity "OR16bit" for hierarchy "ALU_Complete:ALU|OR16bit:inst"
Info (12128): Elaborating entity "XOR16bit" for hierarchy "ALU_Complete:ALU|XOR16bit:inst7"
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:ControlUn"
Warning (10541): VHDL Signal Declaration warning at ControlUnit.vhdl(9): used implicit default value for signal "addressing_select" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "IR24" for hierarchy "IR24:IR3"
Info (12128): Elaborating entity "ProcessorStatusRegister" for hierarchy "ProcessorStatusRegister:inst12"
Info (12128): Elaborating entity "buffReg16" for hierarchy "buffReg16:RA"
Info (12128): Elaborating entity "SixteenRegisterFile" for hierarchy "SixteenRegisterFile:inst11"
Info (12128): Elaborating entity "mux16" for hierarchy "SixteenRegisterFile:inst11|mux16:inst18"
Info (12128): Elaborating entity "Reg16" for hierarchy "SixteenRegisterFile:inst11|Reg16:inst"
Info (12128): Elaborating entity "updatedAND" for hierarchy "SixteenRegisterFile:inst11|updatedAND:inst17"
Info (12128): Elaborating entity "decoder16" for hierarchy "SixteenRegisterFile:inst11|decoder16:inst16"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "SixteenRegisterFile:inst11|LPM_CONSTANT:instb"
Info (12130): Elaborated megafunction instantiation "SixteenRegisterFile:inst11|LPM_CONSTANT:instb"
Info (12133): Instantiated megafunction "SixteenRegisterFile:inst11|LPM_CONSTANT:instb" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "0"
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "SixteenThreeToOneMux" for hierarchy "SixteenThreeToOneMux:Mux7"
Info (12128): Elaborating entity "srcSwitch" for hierarchy "srcSwitch:inst15"
Warning (10492): VHDL Process Statement warning at srcSwitch.vhdl(17): signal "dst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at srcSwitch.vhdl(18): signal "src" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at srcSwitch.vhdl(20): signal "src" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at srcSwitch.vhdl(21): signal "dst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "SixteenTwoToOneMux" for hierarchy "SixteenTwoToOneMux:inst14"
Info (12128): Elaborating entity "immediate" for hierarchy "immediate:inst17"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 26 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Reset"
    Warning (15610): No output dependent on input pin "Clock"
    Warning (15610): No output dependent on input pin "Instruction[23]"
    Warning (15610): No output dependent on input pin "Instruction[22]"
    Warning (15610): No output dependent on input pin "Instruction[21]"
    Warning (15610): No output dependent on input pin "Instruction[20]"
    Warning (15610): No output dependent on input pin "Instruction[19]"
    Warning (15610): No output dependent on input pin "Instruction[18]"
    Warning (15610): No output dependent on input pin "Instruction[17]"
    Warning (15610): No output dependent on input pin "Instruction[16]"
    Warning (15610): No output dependent on input pin "Instruction[15]"
    Warning (15610): No output dependent on input pin "Instruction[14]"
    Warning (15610): No output dependent on input pin "Instruction[13]"
    Warning (15610): No output dependent on input pin "Instruction[12]"
    Warning (15610): No output dependent on input pin "Instruction[11]"
    Warning (15610): No output dependent on input pin "Instruction[10]"
    Warning (15610): No output dependent on input pin "Instruction[9]"
    Warning (15610): No output dependent on input pin "Instruction[8]"
    Warning (15610): No output dependent on input pin "Instruction[7]"
    Warning (15610): No output dependent on input pin "Instruction[6]"
    Warning (15610): No output dependent on input pin "Instruction[5]"
    Warning (15610): No output dependent on input pin "Instruction[4]"
    Warning (15610): No output dependent on input pin "Instruction[3]"
    Warning (15610): No output dependent on input pin "Instruction[2]"
    Warning (15610): No output dependent on input pin "Instruction[1]"
    Warning (15610): No output dependent on input pin "Instruction[0]"
Info (21057): Implemented 26 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 399 megabytes
    Info: Processing ended: Fri Mar 25 20:17:51 2016
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


