Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/20.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off problema3 -c problema3 --vector_source="C:/Users/ozeni/Downloads/Problema3/Teste_circuitoPrincipal.vwf" --testbench_file="C:/Users/ozeni/Downloads/Problema3/simulation/qsim/Teste_circuitoPrincipal.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Jun 21 22:48:59 2021
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off problema3 -c problema3 --vector_source=C:/Users/ozeni/Downloads/Problema3/Teste_circuitoPrincipal.vwf --testbench_file=C:/Users/ozeni/Downloads/Problema3/simulation/qsim/Teste_circuitoPrincipal.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

hen writing test bench files

Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="C:/Users/ozeni/Downloads/Problema3/simulation/qsim/" problema3 -c problema3

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Jun 21 22:49:00 2021
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=C:/Users/ozeni/Downloads/Problema3/simulation/qsim/ problema3 -c problema3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204018): Generated files "problema3.vo" and "problema3_v.sdo" in directory "C:/Users/ozeni/Downloads/Problema3/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4618 megabytes
    Info: Processing ended: Mon Jun 21 22:49:01 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/ozeni/Downloads/Problema3/simulation/qsim/problema3.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/20.1/modelsim_ase/win32aloem//vsim -c -do problema3.do

Reading pref.tcl

# 2020.1

# do problema3.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:49:02 on Jun 21,2021
# vlog -work work problema3.vo 

# -- Compiling module circuito_principal
# 
# Top level modules:
# 	circuito_principal
# End time: 22:49:02 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:49:02 on Jun 21,2021
# vlog -work work Teste_circuitoPrincipal.vwf.vt 

# -- Compiling module circuito_principal_vlg_vec_tst
# 
# Top level modules:
# 	circuito_principal_vlg_vec_tst
# End time: 22:49:02 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.circuito_principal_vlg_vec_tst 
# Start time: 22:49:02 on Jun 21,2021
# Loading work.circuito_principal_vlg_vec_tst
# Loading work.circuito_principal
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from problema3_v.sdo
# Loading timing data from problema3_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /circuito_principal_vlg_vec_tst File: Teste_circuitoPrincipal.vwf.vt
# after#25
# ** Note: $finish    : Teste_circuitoPrincipal.vwf.vt(71)
#    Time: 1 us  Iteration: 0  Instance: /circuito_principal_vlg_vec_tst
# End time: 22:49:03 on Jun 21,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/ozeni/Downloads/Problema3/Teste_circuitoPrincipal.vwf...

Reading C:/Users/ozeni/Downloads/Problema3/simulation/qsim/problema3.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/ozeni/Downloads/Problema3/simulation/qsim/problema3_20210621224903.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.