
LorSTM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007788  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  08007894  08007894  00017894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08007998  08007998  00017998  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800799c  0800799c  0001799c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001fc  20000000  080079a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000b9c  200001fc  08007b9c  000201fc  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000d98  08007b9c  00020d98  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001d380  00000000  00000000  00020225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003f6a  00000000  00000000  0003d5a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000c78  00000000  00000000  00041510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000ae0  00000000  00000000  00042188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0001c72a  00000000  00000000  00042c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   000129f7  00000000  00000000  0005f392  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0008c112  00000000  00000000  00071d89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000053  00000000  00000000  000fde9b  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003388  00000000  00000000  000fdef0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001fc 	.word	0x200001fc
 8000128:	00000000 	.word	0x00000000
 800012c:	0800787c 	.word	0x0800787c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000200 	.word	0x20000200
 8000148:	0800787c 	.word	0x0800787c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000160:	4b08      	ldr	r3, [pc, #32]	; (8000184 <HAL_Init+0x28>)
 8000162:	681b      	ldr	r3, [r3, #0]
 8000164:	4a07      	ldr	r2, [pc, #28]	; (8000184 <HAL_Init+0x28>)
 8000166:	f043 0310 	orr.w	r3, r3, #16
 800016a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800016c:	2003      	movs	r0, #3
 800016e:	f000 f91f 	bl	80003b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000172:	2000      	movs	r0, #0
 8000174:	f000 f808 	bl	8000188 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000178:	f005 ff78 	bl	800606c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800017c:	2300      	movs	r3, #0
}
 800017e:	4618      	mov	r0, r3
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	40022000 	.word	0x40022000

08000188 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000188:	b580      	push	{r7, lr}
 800018a:	b082      	sub	sp, #8
 800018c:	af00      	add	r7, sp, #0
 800018e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000190:	f002 fac8 	bl	8002724 <HAL_RCC_GetHCLKFreq>
 8000194:	4603      	mov	r3, r0
 8000196:	4a09      	ldr	r2, [pc, #36]	; (80001bc <HAL_InitTick+0x34>)
 8000198:	fba2 2303 	umull	r2, r3, r2, r3
 800019c:	099b      	lsrs	r3, r3, #6
 800019e:	4618      	mov	r0, r3
 80001a0:	f000 f93b 	bl	800041a <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 80001a4:	2200      	movs	r2, #0
 80001a6:	6879      	ldr	r1, [r7, #4]
 80001a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80001ac:	f000 f90b 	bl	80003c6 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 80001b0:	2300      	movs	r3, #0
}
 80001b2:	4618      	mov	r0, r3
 80001b4:	3708      	adds	r7, #8
 80001b6:	46bd      	mov	sp, r7
 80001b8:	bd80      	pop	{r7, pc}
 80001ba:	bf00      	nop
 80001bc:	10624dd3 	.word	0x10624dd3

080001c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001c0:	b480      	push	{r7}
 80001c2:	af00      	add	r7, sp, #0
  uwTick++;
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <HAL_IncTick+0x18>)
 80001c6:	681b      	ldr	r3, [r3, #0]
 80001c8:	3301      	adds	r3, #1
 80001ca:	4a03      	ldr	r2, [pc, #12]	; (80001d8 <HAL_IncTick+0x18>)
 80001cc:	6013      	str	r3, [r2, #0]
}
 80001ce:	bf00      	nop
 80001d0:	46bd      	mov	sp, r7
 80001d2:	bc80      	pop	{r7}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	20000218 	.word	0x20000218

080001dc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001dc:	b480      	push	{r7}
 80001de:	af00      	add	r7, sp, #0
  return uwTick;
 80001e0:	4b02      	ldr	r3, [pc, #8]	; (80001ec <HAL_GetTick+0x10>)
 80001e2:	681b      	ldr	r3, [r3, #0]
}
 80001e4:	4618      	mov	r0, r3
 80001e6:	46bd      	mov	sp, r7
 80001e8:	bc80      	pop	{r7}
 80001ea:	4770      	bx	lr
 80001ec:	20000218 	.word	0x20000218

080001f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	b084      	sub	sp, #16
 80001f4:	af00      	add	r7, sp, #0
 80001f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80001f8:	2300      	movs	r3, #0
 80001fa:	60fb      	str	r3, [r7, #12]
  tickstart = HAL_GetTick();
 80001fc:	f7ff ffee 	bl	80001dc <HAL_GetTick>
 8000200:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 8000202:	bf00      	nop
 8000204:	f7ff ffea 	bl	80001dc <HAL_GetTick>
 8000208:	4602      	mov	r2, r0
 800020a:	68fb      	ldr	r3, [r7, #12]
 800020c:	1ad2      	subs	r2, r2, r3
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	429a      	cmp	r2, r3
 8000212:	d3f7      	bcc.n	8000204 <HAL_Delay+0x14>
  {
  }
}
 8000214:	bf00      	nop
 8000216:	bf00      	nop
 8000218:	3710      	adds	r7, #16
 800021a:	46bd      	mov	sp, r7
 800021c:	bd80      	pop	{r7, pc}
	...

08000220 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000220:	b480      	push	{r7}
 8000222:	b085      	sub	sp, #20
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	f003 0307 	and.w	r3, r3, #7
 800022e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000230:	4b0c      	ldr	r3, [pc, #48]	; (8000264 <NVIC_SetPriorityGrouping+0x44>)
 8000232:	68db      	ldr	r3, [r3, #12]
 8000234:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000236:	68ba      	ldr	r2, [r7, #8]
 8000238:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800023c:	4013      	ands	r3, r2
 800023e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000240:	68fb      	ldr	r3, [r7, #12]
 8000242:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000244:	68bb      	ldr	r3, [r7, #8]
 8000246:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000248:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800024c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000250:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000252:	4a04      	ldr	r2, [pc, #16]	; (8000264 <NVIC_SetPriorityGrouping+0x44>)
 8000254:	68bb      	ldr	r3, [r7, #8]
 8000256:	60d3      	str	r3, [r2, #12]
}
 8000258:	bf00      	nop
 800025a:	3714      	adds	r7, #20
 800025c:	46bd      	mov	sp, r7
 800025e:	bc80      	pop	{r7}
 8000260:	4770      	bx	lr
 8000262:	bf00      	nop
 8000264:	e000ed00 	.word	0xe000ed00

08000268 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000268:	b480      	push	{r7}
 800026a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800026c:	4b04      	ldr	r3, [pc, #16]	; (8000280 <NVIC_GetPriorityGrouping+0x18>)
 800026e:	68db      	ldr	r3, [r3, #12]
 8000270:	0a1b      	lsrs	r3, r3, #8
 8000272:	f003 0307 	and.w	r3, r3, #7
}
 8000276:	4618      	mov	r0, r3
 8000278:	46bd      	mov	sp, r7
 800027a:	bc80      	pop	{r7}
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop
 8000280:	e000ed00 	.word	0xe000ed00

08000284 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000284:	b480      	push	{r7}
 8000286:	b083      	sub	sp, #12
 8000288:	af00      	add	r7, sp, #0
 800028a:	4603      	mov	r3, r0
 800028c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800028e:	79fb      	ldrb	r3, [r7, #7]
 8000290:	f003 021f 	and.w	r2, r3, #31
 8000294:	4906      	ldr	r1, [pc, #24]	; (80002b0 <NVIC_EnableIRQ+0x2c>)
 8000296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800029a:	095b      	lsrs	r3, r3, #5
 800029c:	2001      	movs	r0, #1
 800029e:	fa00 f202 	lsl.w	r2, r0, r2
 80002a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80002a6:	bf00      	nop
 80002a8:	370c      	adds	r7, #12
 80002aa:	46bd      	mov	sp, r7
 80002ac:	bc80      	pop	{r7}
 80002ae:	4770      	bx	lr
 80002b0:	e000e100 	.word	0xe000e100

080002b4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002b4:	b480      	push	{r7}
 80002b6:	b083      	sub	sp, #12
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	4603      	mov	r3, r0
 80002bc:	6039      	str	r1, [r7, #0]
 80002be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80002c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	da0b      	bge.n	80002e0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002c8:	683b      	ldr	r3, [r7, #0]
 80002ca:	b2da      	uxtb	r2, r3
 80002cc:	490c      	ldr	r1, [pc, #48]	; (8000300 <NVIC_SetPriority+0x4c>)
 80002ce:	79fb      	ldrb	r3, [r7, #7]
 80002d0:	f003 030f 	and.w	r3, r3, #15
 80002d4:	3b04      	subs	r3, #4
 80002d6:	0112      	lsls	r2, r2, #4
 80002d8:	b2d2      	uxtb	r2, r2
 80002da:	440b      	add	r3, r1
 80002dc:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002de:	e009      	b.n	80002f4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002e0:	683b      	ldr	r3, [r7, #0]
 80002e2:	b2da      	uxtb	r2, r3
 80002e4:	4907      	ldr	r1, [pc, #28]	; (8000304 <NVIC_SetPriority+0x50>)
 80002e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ea:	0112      	lsls	r2, r2, #4
 80002ec:	b2d2      	uxtb	r2, r2
 80002ee:	440b      	add	r3, r1
 80002f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80002f4:	bf00      	nop
 80002f6:	370c      	adds	r7, #12
 80002f8:	46bd      	mov	sp, r7
 80002fa:	bc80      	pop	{r7}
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop
 8000300:	e000ed00 	.word	0xe000ed00
 8000304:	e000e100 	.word	0xe000e100

08000308 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000308:	b480      	push	{r7}
 800030a:	b089      	sub	sp, #36	; 0x24
 800030c:	af00      	add	r7, sp, #0
 800030e:	60f8      	str	r0, [r7, #12]
 8000310:	60b9      	str	r1, [r7, #8]
 8000312:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000314:	68fb      	ldr	r3, [r7, #12]
 8000316:	f003 0307 	and.w	r3, r3, #7
 800031a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800031c:	69fb      	ldr	r3, [r7, #28]
 800031e:	f1c3 0307 	rsb	r3, r3, #7
 8000322:	2b04      	cmp	r3, #4
 8000324:	bf28      	it	cs
 8000326:	2304      	movcs	r3, #4
 8000328:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800032a:	69fb      	ldr	r3, [r7, #28]
 800032c:	3304      	adds	r3, #4
 800032e:	2b06      	cmp	r3, #6
 8000330:	d902      	bls.n	8000338 <NVIC_EncodePriority+0x30>
 8000332:	69fb      	ldr	r3, [r7, #28]
 8000334:	3b03      	subs	r3, #3
 8000336:	e000      	b.n	800033a <NVIC_EncodePriority+0x32>
 8000338:	2300      	movs	r3, #0
 800033a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800033c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000340:	69bb      	ldr	r3, [r7, #24]
 8000342:	fa02 f303 	lsl.w	r3, r2, r3
 8000346:	43da      	mvns	r2, r3
 8000348:	68bb      	ldr	r3, [r7, #8]
 800034a:	401a      	ands	r2, r3
 800034c:	697b      	ldr	r3, [r7, #20]
 800034e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000350:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000354:	697b      	ldr	r3, [r7, #20]
 8000356:	fa01 f303 	lsl.w	r3, r1, r3
 800035a:	43d9      	mvns	r1, r3
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000360:	4313      	orrs	r3, r2
         );
}
 8000362:	4618      	mov	r0, r3
 8000364:	3724      	adds	r7, #36	; 0x24
 8000366:	46bd      	mov	sp, r7
 8000368:	bc80      	pop	{r7}
 800036a:	4770      	bx	lr

0800036c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b082      	sub	sp, #8
 8000370:	af00      	add	r7, sp, #0
 8000372:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	3b01      	subs	r3, #1
 8000378:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800037c:	d301      	bcc.n	8000382 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800037e:	2301      	movs	r3, #1
 8000380:	e00f      	b.n	80003a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000382:	4a0a      	ldr	r2, [pc, #40]	; (80003ac <SysTick_Config+0x40>)
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	3b01      	subs	r3, #1
 8000388:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800038a:	210f      	movs	r1, #15
 800038c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000390:	f7ff ff90 	bl	80002b4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000394:	4b05      	ldr	r3, [pc, #20]	; (80003ac <SysTick_Config+0x40>)
 8000396:	2200      	movs	r2, #0
 8000398:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800039a:	4b04      	ldr	r3, [pc, #16]	; (80003ac <SysTick_Config+0x40>)
 800039c:	2207      	movs	r2, #7
 800039e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003a0:	2300      	movs	r3, #0
}
 80003a2:	4618      	mov	r0, r3
 80003a4:	3708      	adds	r7, #8
 80003a6:	46bd      	mov	sp, r7
 80003a8:	bd80      	pop	{r7, pc}
 80003aa:	bf00      	nop
 80003ac:	e000e010 	.word	0xe000e010

080003b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b082      	sub	sp, #8
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003b8:	6878      	ldr	r0, [r7, #4]
 80003ba:	f7ff ff31 	bl	8000220 <NVIC_SetPriorityGrouping>
}
 80003be:	bf00      	nop
 80003c0:	3708      	adds	r7, #8
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bd80      	pop	{r7, pc}

080003c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80003c6:	b580      	push	{r7, lr}
 80003c8:	b086      	sub	sp, #24
 80003ca:	af00      	add	r7, sp, #0
 80003cc:	4603      	mov	r3, r0
 80003ce:	60b9      	str	r1, [r7, #8]
 80003d0:	607a      	str	r2, [r7, #4]
 80003d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80003d4:	2300      	movs	r3, #0
 80003d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80003d8:	f7ff ff46 	bl	8000268 <NVIC_GetPriorityGrouping>
 80003dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80003de:	687a      	ldr	r2, [r7, #4]
 80003e0:	68b9      	ldr	r1, [r7, #8]
 80003e2:	6978      	ldr	r0, [r7, #20]
 80003e4:	f7ff ff90 	bl	8000308 <NVIC_EncodePriority>
 80003e8:	4602      	mov	r2, r0
 80003ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003ee:	4611      	mov	r1, r2
 80003f0:	4618      	mov	r0, r3
 80003f2:	f7ff ff5f 	bl	80002b4 <NVIC_SetPriority>
}
 80003f6:	bf00      	nop
 80003f8:	3718      	adds	r7, #24
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bd80      	pop	{r7, pc}

080003fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80003fe:	b580      	push	{r7, lr}
 8000400:	b082      	sub	sp, #8
 8000402:	af00      	add	r7, sp, #0
 8000404:	4603      	mov	r3, r0
 8000406:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000408:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800040c:	4618      	mov	r0, r3
 800040e:	f7ff ff39 	bl	8000284 <NVIC_EnableIRQ>
}
 8000412:	bf00      	nop
 8000414:	3708      	adds	r7, #8
 8000416:	46bd      	mov	sp, r7
 8000418:	bd80      	pop	{r7, pc}

0800041a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800041a:	b580      	push	{r7, lr}
 800041c:	b082      	sub	sp, #8
 800041e:	af00      	add	r7, sp, #0
 8000420:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000422:	6878      	ldr	r0, [r7, #4]
 8000424:	f7ff ffa2 	bl	800036c <SysTick_Config>
 8000428:	4603      	mov	r3, r0
}
 800042a:	4618      	mov	r0, r3
 800042c:	3708      	adds	r7, #8
 800042e:	46bd      	mov	sp, r7
 8000430:	bd80      	pop	{r7, pc}
	...

08000434 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000434:	b480      	push	{r7}
 8000436:	b083      	sub	sp, #12
 8000438:	af00      	add	r7, sp, #0
 800043a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	2b04      	cmp	r3, #4
 8000440:	d106      	bne.n	8000450 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000442:	4b09      	ldr	r3, [pc, #36]	; (8000468 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	4a08      	ldr	r2, [pc, #32]	; (8000468 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000448:	f043 0304 	orr.w	r3, r3, #4
 800044c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800044e:	e005      	b.n	800045c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000450:	4b05      	ldr	r3, [pc, #20]	; (8000468 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	4a04      	ldr	r2, [pc, #16]	; (8000468 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000456:	f023 0304 	bic.w	r3, r3, #4
 800045a:	6013      	str	r3, [r2, #0]
}
 800045c:	bf00      	nop
 800045e:	370c      	adds	r7, #12
 8000460:	46bd      	mov	sp, r7
 8000462:	bc80      	pop	{r7}
 8000464:	4770      	bx	lr
 8000466:	bf00      	nop
 8000468:	e000e010 	.word	0xe000e010

0800046c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000470:	f000 f802 	bl	8000478 <HAL_SYSTICK_Callback>
}
 8000474:	bf00      	nop
 8000476:	bd80      	pop	{r7, pc}

08000478 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000478:	b480      	push	{r7}
 800047a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800047c:	bf00      	nop
 800047e:	46bd      	mov	sp, r7
 8000480:	bc80      	pop	{r7}
 8000482:	4770      	bx	lr

08000484 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000484:	b480      	push	{r7}
 8000486:	b08b      	sub	sp, #44	; 0x2c
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
 800048c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 800048e:	2300      	movs	r3, #0
 8000490:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00;
 8000492:	2300      	movs	r3, #0
 8000494:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00;
 8000496:	2300      	movs	r3, #0
 8000498:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00;
 800049a:	2300      	movs	r3, #0
 800049c:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 800049e:	2300      	movs	r3, #0
 80004a0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80004a2:	2300      	movs	r3, #0
 80004a4:	627b      	str	r3, [r7, #36]	; 0x24
 80004a6:	e169      	b.n	800077c <HAL_GPIO_Init+0x2f8>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80004a8:	2201      	movs	r2, #1
 80004aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004ac:	fa02 f303 	lsl.w	r3, r2, r3
 80004b0:	61fb      	str	r3, [r7, #28]
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80004b2:	683b      	ldr	r3, [r7, #0]
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	69fa      	ldr	r2, [r7, #28]
 80004b8:	4013      	ands	r3, r2
 80004ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80004bc:	69ba      	ldr	r2, [r7, #24]
 80004be:	69fb      	ldr	r3, [r7, #28]
 80004c0:	429a      	cmp	r2, r3
 80004c2:	f040 8158 	bne.w	8000776 <HAL_GPIO_Init+0x2f2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80004c6:	683b      	ldr	r3, [r7, #0]
 80004c8:	685b      	ldr	r3, [r3, #4]
 80004ca:	4a9a      	ldr	r2, [pc, #616]	; (8000734 <HAL_GPIO_Init+0x2b0>)
 80004cc:	4293      	cmp	r3, r2
 80004ce:	d05e      	beq.n	800058e <HAL_GPIO_Init+0x10a>
 80004d0:	4a98      	ldr	r2, [pc, #608]	; (8000734 <HAL_GPIO_Init+0x2b0>)
 80004d2:	4293      	cmp	r3, r2
 80004d4:	d875      	bhi.n	80005c2 <HAL_GPIO_Init+0x13e>
 80004d6:	4a98      	ldr	r2, [pc, #608]	; (8000738 <HAL_GPIO_Init+0x2b4>)
 80004d8:	4293      	cmp	r3, r2
 80004da:	d058      	beq.n	800058e <HAL_GPIO_Init+0x10a>
 80004dc:	4a96      	ldr	r2, [pc, #600]	; (8000738 <HAL_GPIO_Init+0x2b4>)
 80004de:	4293      	cmp	r3, r2
 80004e0:	d86f      	bhi.n	80005c2 <HAL_GPIO_Init+0x13e>
 80004e2:	4a96      	ldr	r2, [pc, #600]	; (800073c <HAL_GPIO_Init+0x2b8>)
 80004e4:	4293      	cmp	r3, r2
 80004e6:	d052      	beq.n	800058e <HAL_GPIO_Init+0x10a>
 80004e8:	4a94      	ldr	r2, [pc, #592]	; (800073c <HAL_GPIO_Init+0x2b8>)
 80004ea:	4293      	cmp	r3, r2
 80004ec:	d869      	bhi.n	80005c2 <HAL_GPIO_Init+0x13e>
 80004ee:	4a94      	ldr	r2, [pc, #592]	; (8000740 <HAL_GPIO_Init+0x2bc>)
 80004f0:	4293      	cmp	r3, r2
 80004f2:	d04c      	beq.n	800058e <HAL_GPIO_Init+0x10a>
 80004f4:	4a92      	ldr	r2, [pc, #584]	; (8000740 <HAL_GPIO_Init+0x2bc>)
 80004f6:	4293      	cmp	r3, r2
 80004f8:	d863      	bhi.n	80005c2 <HAL_GPIO_Init+0x13e>
 80004fa:	4a92      	ldr	r2, [pc, #584]	; (8000744 <HAL_GPIO_Init+0x2c0>)
 80004fc:	4293      	cmp	r3, r2
 80004fe:	d046      	beq.n	800058e <HAL_GPIO_Init+0x10a>
 8000500:	4a90      	ldr	r2, [pc, #576]	; (8000744 <HAL_GPIO_Init+0x2c0>)
 8000502:	4293      	cmp	r3, r2
 8000504:	d85d      	bhi.n	80005c2 <HAL_GPIO_Init+0x13e>
 8000506:	2b12      	cmp	r3, #18
 8000508:	d82a      	bhi.n	8000560 <HAL_GPIO_Init+0xdc>
 800050a:	2b12      	cmp	r3, #18
 800050c:	d859      	bhi.n	80005c2 <HAL_GPIO_Init+0x13e>
 800050e:	a201      	add	r2, pc, #4	; (adr r2, 8000514 <HAL_GPIO_Init+0x90>)
 8000510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000514:	0800058f 	.word	0x0800058f
 8000518:	08000569 	.word	0x08000569
 800051c:	0800057b 	.word	0x0800057b
 8000520:	080005bd 	.word	0x080005bd
 8000524:	080005c3 	.word	0x080005c3
 8000528:	080005c3 	.word	0x080005c3
 800052c:	080005c3 	.word	0x080005c3
 8000530:	080005c3 	.word	0x080005c3
 8000534:	080005c3 	.word	0x080005c3
 8000538:	080005c3 	.word	0x080005c3
 800053c:	080005c3 	.word	0x080005c3
 8000540:	080005c3 	.word	0x080005c3
 8000544:	080005c3 	.word	0x080005c3
 8000548:	080005c3 	.word	0x080005c3
 800054c:	080005c3 	.word	0x080005c3
 8000550:	080005c3 	.word	0x080005c3
 8000554:	080005c3 	.word	0x080005c3
 8000558:	08000571 	.word	0x08000571
 800055c:	08000585 	.word	0x08000585
 8000560:	4a79      	ldr	r2, [pc, #484]	; (8000748 <HAL_GPIO_Init+0x2c4>)
 8000562:	4293      	cmp	r3, r2
 8000564:	d013      	beq.n	800058e <HAL_GPIO_Init+0x10a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;
        
        /* Parameters are checked with assert_param */
        default:
          break;
 8000566:	e02c      	b.n	80005c2 <HAL_GPIO_Init+0x13e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000568:	683b      	ldr	r3, [r7, #0]
 800056a:	68db      	ldr	r3, [r3, #12]
 800056c:	623b      	str	r3, [r7, #32]
          break;
 800056e:	e029      	b.n	80005c4 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	68db      	ldr	r3, [r3, #12]
 8000574:	3304      	adds	r3, #4
 8000576:	623b      	str	r3, [r7, #32]
          break;
 8000578:	e024      	b.n	80005c4 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800057a:	683b      	ldr	r3, [r7, #0]
 800057c:	68db      	ldr	r3, [r3, #12]
 800057e:	3308      	adds	r3, #8
 8000580:	623b      	str	r3, [r7, #32]
          break;
 8000582:	e01f      	b.n	80005c4 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000584:	683b      	ldr	r3, [r7, #0]
 8000586:	68db      	ldr	r3, [r3, #12]
 8000588:	330c      	adds	r3, #12
 800058a:	623b      	str	r3, [r7, #32]
          break;
 800058c:	e01a      	b.n	80005c4 <HAL_GPIO_Init+0x140>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 800058e:	683b      	ldr	r3, [r7, #0]
 8000590:	689b      	ldr	r3, [r3, #8]
 8000592:	2b00      	cmp	r3, #0
 8000594:	d102      	bne.n	800059c <HAL_GPIO_Init+0x118>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000596:	2304      	movs	r3, #4
 8000598:	623b      	str	r3, [r7, #32]
          break; 
 800059a:	e013      	b.n	80005c4 <HAL_GPIO_Init+0x140>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	689b      	ldr	r3, [r3, #8]
 80005a0:	2b01      	cmp	r3, #1
 80005a2:	d105      	bne.n	80005b0 <HAL_GPIO_Init+0x12c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80005a4:	2308      	movs	r3, #8
 80005a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	69fa      	ldr	r2, [r7, #28]
 80005ac:	611a      	str	r2, [r3, #16]
          break; 
 80005ae:	e009      	b.n	80005c4 <HAL_GPIO_Init+0x140>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80005b0:	2308      	movs	r3, #8
 80005b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	69fa      	ldr	r2, [r7, #28]
 80005b8:	615a      	str	r2, [r3, #20]
          break; 
 80005ba:	e003      	b.n	80005c4 <HAL_GPIO_Init+0x140>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80005bc:	2300      	movs	r3, #0
 80005be:	623b      	str	r3, [r7, #32]
          break;
 80005c0:	e000      	b.n	80005c4 <HAL_GPIO_Init+0x140>
          break;
 80005c2:	bf00      	nop
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80005c4:	69bb      	ldr	r3, [r7, #24]
 80005c6:	2bff      	cmp	r3, #255	; 0xff
 80005c8:	d801      	bhi.n	80005ce <HAL_GPIO_Init+0x14a>
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	e001      	b.n	80005d2 <HAL_GPIO_Init+0x14e>
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	3304      	adds	r3, #4
 80005d2:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 80005d4:	69bb      	ldr	r3, [r7, #24]
 80005d6:	2bff      	cmp	r3, #255	; 0xff
 80005d8:	d802      	bhi.n	80005e0 <HAL_GPIO_Init+0x15c>
 80005da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005dc:	009b      	lsls	r3, r3, #2
 80005de:	e002      	b.n	80005e6 <HAL_GPIO_Init+0x162>
 80005e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005e2:	3b08      	subs	r3, #8
 80005e4:	009b      	lsls	r3, r3, #2
 80005e6:	613b      	str	r3, [r7, #16]
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	681a      	ldr	r2, [r3, #0]
 80005ec:	210f      	movs	r1, #15
 80005ee:	693b      	ldr	r3, [r7, #16]
 80005f0:	fa01 f303 	lsl.w	r3, r1, r3
 80005f4:	43db      	mvns	r3, r3
 80005f6:	401a      	ands	r2, r3
 80005f8:	6a39      	ldr	r1, [r7, #32]
 80005fa:	693b      	ldr	r3, [r7, #16]
 80005fc:	fa01 f303 	lsl.w	r3, r1, r3
 8000600:	431a      	orrs	r2, r3
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	601a      	str	r2, [r3, #0]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000606:	683b      	ldr	r3, [r7, #0]
 8000608:	685b      	ldr	r3, [r3, #4]
 800060a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800060e:	2b00      	cmp	r3, #0
 8000610:	f000 80b1 	beq.w	8000776 <HAL_GPIO_Init+0x2f2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000614:	4b4d      	ldr	r3, [pc, #308]	; (800074c <HAL_GPIO_Init+0x2c8>)
 8000616:	699b      	ldr	r3, [r3, #24]
 8000618:	4a4c      	ldr	r2, [pc, #304]	; (800074c <HAL_GPIO_Init+0x2c8>)
 800061a:	f043 0301 	orr.w	r3, r3, #1
 800061e:	6193      	str	r3, [r2, #24]
 8000620:	4b4a      	ldr	r3, [pc, #296]	; (800074c <HAL_GPIO_Init+0x2c8>)
 8000622:	699b      	ldr	r3, [r3, #24]
 8000624:	f003 0301 	and.w	r3, r3, #1
 8000628:	60bb      	str	r3, [r7, #8]
 800062a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2];
 800062c:	4a48      	ldr	r2, [pc, #288]	; (8000750 <HAL_GPIO_Init+0x2cc>)
 800062e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000630:	089b      	lsrs	r3, r3, #2
 8000632:	3302      	adds	r3, #2
 8000634:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000638:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 800063a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800063c:	f003 0303 	and.w	r3, r3, #3
 8000640:	009b      	lsls	r3, r3, #2
 8000642:	220f      	movs	r2, #15
 8000644:	fa02 f303 	lsl.w	r3, r2, r3
 8000648:	43db      	mvns	r3, r3
 800064a:	697a      	ldr	r2, [r7, #20]
 800064c:	4013      	ands	r3, r2
 800064e:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	4a40      	ldr	r2, [pc, #256]	; (8000754 <HAL_GPIO_Init+0x2d0>)
 8000654:	4293      	cmp	r3, r2
 8000656:	d013      	beq.n	8000680 <HAL_GPIO_Init+0x1fc>
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	4a3f      	ldr	r2, [pc, #252]	; (8000758 <HAL_GPIO_Init+0x2d4>)
 800065c:	4293      	cmp	r3, r2
 800065e:	d00d      	beq.n	800067c <HAL_GPIO_Init+0x1f8>
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	4a3e      	ldr	r2, [pc, #248]	; (800075c <HAL_GPIO_Init+0x2d8>)
 8000664:	4293      	cmp	r3, r2
 8000666:	d007      	beq.n	8000678 <HAL_GPIO_Init+0x1f4>
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	4a3d      	ldr	r2, [pc, #244]	; (8000760 <HAL_GPIO_Init+0x2dc>)
 800066c:	4293      	cmp	r3, r2
 800066e:	d101      	bne.n	8000674 <HAL_GPIO_Init+0x1f0>
 8000670:	2303      	movs	r3, #3
 8000672:	e006      	b.n	8000682 <HAL_GPIO_Init+0x1fe>
 8000674:	2304      	movs	r3, #4
 8000676:	e004      	b.n	8000682 <HAL_GPIO_Init+0x1fe>
 8000678:	2302      	movs	r3, #2
 800067a:	e002      	b.n	8000682 <HAL_GPIO_Init+0x1fe>
 800067c:	2301      	movs	r3, #1
 800067e:	e000      	b.n	8000682 <HAL_GPIO_Init+0x1fe>
 8000680:	2300      	movs	r3, #0
 8000682:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000684:	f002 0203 	and.w	r2, r2, #3
 8000688:	0092      	lsls	r2, r2, #2
 800068a:	4093      	lsls	r3, r2
 800068c:	697a      	ldr	r2, [r7, #20]
 800068e:	4313      	orrs	r3, r2
 8000690:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2] = temp;
 8000692:	492f      	ldr	r1, [pc, #188]	; (8000750 <HAL_GPIO_Init+0x2cc>)
 8000694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000696:	089b      	lsrs	r3, r3, #2
 8000698:	3302      	adds	r3, #2
 800069a:	697a      	ldr	r2, [r7, #20]
 800069c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006a0:	683b      	ldr	r3, [r7, #0]
 80006a2:	685b      	ldr	r3, [r3, #4]
 80006a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d006      	beq.n	80006ba <HAL_GPIO_Init+0x236>
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 80006ac:	4b2d      	ldr	r3, [pc, #180]	; (8000764 <HAL_GPIO_Init+0x2e0>)
 80006ae:	681a      	ldr	r2, [r3, #0]
 80006b0:	492c      	ldr	r1, [pc, #176]	; (8000764 <HAL_GPIO_Init+0x2e0>)
 80006b2:	69bb      	ldr	r3, [r7, #24]
 80006b4:	4313      	orrs	r3, r2
 80006b6:	600b      	str	r3, [r1, #0]
 80006b8:	e006      	b.n	80006c8 <HAL_GPIO_Init+0x244>
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 80006ba:	4b2a      	ldr	r3, [pc, #168]	; (8000764 <HAL_GPIO_Init+0x2e0>)
 80006bc:	681a      	ldr	r2, [r3, #0]
 80006be:	69bb      	ldr	r3, [r7, #24]
 80006c0:	43db      	mvns	r3, r3
 80006c2:	4928      	ldr	r1, [pc, #160]	; (8000764 <HAL_GPIO_Init+0x2e0>)
 80006c4:	4013      	ands	r3, r2
 80006c6:	600b      	str	r3, [r1, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	685b      	ldr	r3, [r3, #4]
 80006cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d006      	beq.n	80006e2 <HAL_GPIO_Init+0x25e>
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 80006d4:	4b23      	ldr	r3, [pc, #140]	; (8000764 <HAL_GPIO_Init+0x2e0>)
 80006d6:	685a      	ldr	r2, [r3, #4]
 80006d8:	4922      	ldr	r1, [pc, #136]	; (8000764 <HAL_GPIO_Init+0x2e0>)
 80006da:	69bb      	ldr	r3, [r7, #24]
 80006dc:	4313      	orrs	r3, r2
 80006de:	604b      	str	r3, [r1, #4]
 80006e0:	e006      	b.n	80006f0 <HAL_GPIO_Init+0x26c>
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 80006e2:	4b20      	ldr	r3, [pc, #128]	; (8000764 <HAL_GPIO_Init+0x2e0>)
 80006e4:	685a      	ldr	r2, [r3, #4]
 80006e6:	69bb      	ldr	r3, [r7, #24]
 80006e8:	43db      	mvns	r3, r3
 80006ea:	491e      	ldr	r1, [pc, #120]	; (8000764 <HAL_GPIO_Init+0x2e0>)
 80006ec:	4013      	ands	r3, r2
 80006ee:	604b      	str	r3, [r1, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	685b      	ldr	r3, [r3, #4]
 80006f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d006      	beq.n	800070a <HAL_GPIO_Init+0x286>
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 80006fc:	4b19      	ldr	r3, [pc, #100]	; (8000764 <HAL_GPIO_Init+0x2e0>)
 80006fe:	689a      	ldr	r2, [r3, #8]
 8000700:	4918      	ldr	r1, [pc, #96]	; (8000764 <HAL_GPIO_Init+0x2e0>)
 8000702:	69bb      	ldr	r3, [r7, #24]
 8000704:	4313      	orrs	r3, r2
 8000706:	608b      	str	r3, [r1, #8]
 8000708:	e006      	b.n	8000718 <HAL_GPIO_Init+0x294>
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 800070a:	4b16      	ldr	r3, [pc, #88]	; (8000764 <HAL_GPIO_Init+0x2e0>)
 800070c:	689a      	ldr	r2, [r3, #8]
 800070e:	69bb      	ldr	r3, [r7, #24]
 8000710:	43db      	mvns	r3, r3
 8000712:	4914      	ldr	r1, [pc, #80]	; (8000764 <HAL_GPIO_Init+0x2e0>)
 8000714:	4013      	ands	r3, r2
 8000716:	608b      	str	r3, [r1, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000718:	683b      	ldr	r3, [r7, #0]
 800071a:	685b      	ldr	r3, [r3, #4]
 800071c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000720:	2b00      	cmp	r3, #0
 8000722:	d021      	beq.n	8000768 <HAL_GPIO_Init+0x2e4>
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8000724:	4b0f      	ldr	r3, [pc, #60]	; (8000764 <HAL_GPIO_Init+0x2e0>)
 8000726:	68da      	ldr	r2, [r3, #12]
 8000728:	490e      	ldr	r1, [pc, #56]	; (8000764 <HAL_GPIO_Init+0x2e0>)
 800072a:	69bb      	ldr	r3, [r7, #24]
 800072c:	4313      	orrs	r3, r2
 800072e:	60cb      	str	r3, [r1, #12]
 8000730:	e021      	b.n	8000776 <HAL_GPIO_Init+0x2f2>
 8000732:	bf00      	nop
 8000734:	10320000 	.word	0x10320000
 8000738:	10310000 	.word	0x10310000
 800073c:	10220000 	.word	0x10220000
 8000740:	10210000 	.word	0x10210000
 8000744:	10120000 	.word	0x10120000
 8000748:	10110000 	.word	0x10110000
 800074c:	40021000 	.word	0x40021000
 8000750:	40010000 	.word	0x40010000
 8000754:	40010800 	.word	0x40010800
 8000758:	40010c00 	.word	0x40010c00
 800075c:	40011000 	.word	0x40011000
 8000760:	40011400 	.word	0x40011400
 8000764:	40010400 	.word	0x40010400
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8000768:	4b09      	ldr	r3, [pc, #36]	; (8000790 <HAL_GPIO_Init+0x30c>)
 800076a:	68da      	ldr	r2, [r3, #12]
 800076c:	69bb      	ldr	r3, [r7, #24]
 800076e:	43db      	mvns	r3, r3
 8000770:	4907      	ldr	r1, [pc, #28]	; (8000790 <HAL_GPIO_Init+0x30c>)
 8000772:	4013      	ands	r3, r2
 8000774:	60cb      	str	r3, [r1, #12]
  for (position = 0; position < GPIO_NUMBER; position++)
 8000776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000778:	3301      	adds	r3, #1
 800077a:	627b      	str	r3, [r7, #36]	; 0x24
 800077c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800077e:	2b0f      	cmp	r3, #15
 8000780:	f67f ae92 	bls.w	80004a8 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8000784:	bf00      	nop
 8000786:	bf00      	nop
 8000788:	372c      	adds	r7, #44	; 0x2c
 800078a:	46bd      	mov	sp, r7
 800078c:	bc80      	pop	{r7}
 800078e:	4770      	bx	lr
 8000790:	40010400 	.word	0x40010400

08000794 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000794:	b480      	push	{r7}
 8000796:	b085      	sub	sp, #20
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
 800079c:	460b      	mov	r3, r1
 800079e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	689a      	ldr	r2, [r3, #8]
 80007a4:	887b      	ldrh	r3, [r7, #2]
 80007a6:	4013      	ands	r3, r2
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d002      	beq.n	80007b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80007ac:	2301      	movs	r3, #1
 80007ae:	73fb      	strb	r3, [r7, #15]
 80007b0:	e001      	b.n	80007b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80007b2:	2300      	movs	r3, #0
 80007b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80007b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	3714      	adds	r7, #20
 80007bc:	46bd      	mov	sp, r7
 80007be:	bc80      	pop	{r7}
 80007c0:	4770      	bx	lr

080007c2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_BIT_RESET: to clear the port pin
  *            @arg GPIO_BIT_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80007c2:	b480      	push	{r7}
 80007c4:	b083      	sub	sp, #12
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	6078      	str	r0, [r7, #4]
 80007ca:	460b      	mov	r3, r1
 80007cc:	807b      	strh	r3, [r7, #2]
 80007ce:	4613      	mov	r3, r2
 80007d0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007d2:	787b      	ldrb	r3, [r7, #1]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d003      	beq.n	80007e0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80007d8:	887a      	ldrh	r2, [r7, #2]
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80007de:	e003      	b.n	80007e8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80007e0:	887b      	ldrh	r3, [r7, #2]
 80007e2:	041a      	lsls	r2, r3, #16
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	611a      	str	r2, [r3, #16]
}
 80007e8:	bf00      	nop
 80007ea:	370c      	adds	r7, #12
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bc80      	pop	{r7}
 80007f0:	4770      	bx	lr

080007f2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80007f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007f4:	b08b      	sub	sp, #44	; 0x2c
 80007f6:	af06      	add	r7, sp, #24
 80007f8:	6078      	str	r0, [r7, #4]
  uint32_t index = 0;
 80007fa:	2300      	movs	r3, #0
 80007fc:	60fb      	str	r3, [r7, #12]
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d101      	bne.n	8000808 <HAL_PCD_Init+0x16>
  {
    return HAL_ERROR;
 8000804:	2301      	movs	r3, #1
 8000806:	e0ca      	b.n	800099e <HAL_PCD_Init+0x1ac>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if(hpcd->State == HAL_PCD_STATE_RESET)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	f893 33e9 	ldrb.w	r3, [r3, #1001]	; 0x3e9
 800080e:	b2db      	uxtb	r3, r3
 8000810:	2b00      	cmp	r3, #0
 8000812:	d106      	bne.n	8000822 <HAL_PCD_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	2200      	movs	r2, #0
 8000818:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800081c:	6878      	ldr	r0, [r7, #4]
 800081e:	f005 ffb1 	bl	8006784 <HAL_PCD_MspInit>
  }
  
  hpcd->State = HAL_PCD_STATE_BUSY;
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	2203      	movs	r2, #3
 8000826:	f883 23e9 	strb.w	r2, [r3, #1001]	; 0x3e9
  
  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	4618      	mov	r0, r3
 8000830:	f002 ff5e 	bl	80036f0 <USB_DisableGlobalInt>
  
  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	603b      	str	r3, [r7, #0]
 800083a:	687e      	ldr	r6, [r7, #4]
 800083c:	466d      	mov	r5, sp
 800083e:	f106 0410 	add.w	r4, r6, #16
 8000842:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000844:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000846:	6823      	ldr	r3, [r4, #0]
 8000848:	602b      	str	r3, [r5, #0]
 800084a:	1d33      	adds	r3, r6, #4
 800084c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800084e:	6838      	ldr	r0, [r7, #0]
 8000850:	f002 ff24 	bl	800369c <USB_CoreInit>
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	2100      	movs	r1, #0
 800085a:	4618      	mov	r0, r3
 800085c:	f002 ff64 	bl	8003728 <USB_SetCurrentMode>
 
  /* Init endpoints structures */
  for (index = 0; index < 15 ; index++)
 8000860:	2300      	movs	r3, #0
 8000862:	60fb      	str	r3, [r7, #12]
 8000864:	e037      	b.n	80008d6 <HAL_PCD_Init+0xe4>
  {
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1;
 8000866:	687a      	ldr	r2, [r7, #4]
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	015b      	lsls	r3, r3, #5
 800086c:	4413      	add	r3, r2
 800086e:	3329      	adds	r3, #41	; 0x29
 8000870:	2201      	movs	r2, #1
 8000872:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].num = index;
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	b2d9      	uxtb	r1, r3
 8000878:	687a      	ldr	r2, [r7, #4]
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	015b      	lsls	r3, r3, #5
 800087e:	4413      	add	r3, r2
 8000880:	3328      	adds	r3, #40	; 0x28
 8000882:	460a      	mov	r2, r1
 8000884:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].tx_fifo_num = index;
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	b299      	uxth	r1, r3
 800088a:	687a      	ldr	r2, [r7, #4]
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	015b      	lsls	r3, r3, #5
 8000890:	4413      	add	r3, r2
 8000892:	3334      	adds	r3, #52	; 0x34
 8000894:	460a      	mov	r2, r1
 8000896:	801a      	strh	r2, [r3, #0]
    /* Control until ep is actvated */
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 8000898:	687a      	ldr	r2, [r7, #4]
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	015b      	lsls	r3, r3, #5
 800089e:	4413      	add	r3, r2
 80008a0:	332b      	adds	r3, #43	; 0x2b
 80008a2:	2200      	movs	r2, #0
 80008a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].maxpacket =  0;
 80008a6:	687a      	ldr	r2, [r7, #4]
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	015b      	lsls	r3, r3, #5
 80008ac:	4413      	add	r3, r2
 80008ae:	3338      	adds	r3, #56	; 0x38
 80008b0:	2200      	movs	r2, #0
 80008b2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[index].xfer_buff = 0;
 80008b4:	687a      	ldr	r2, [r7, #4]
 80008b6:	68fb      	ldr	r3, [r7, #12]
 80008b8:	015b      	lsls	r3, r3, #5
 80008ba:	4413      	add	r3, r2
 80008bc:	333c      	adds	r3, #60	; 0x3c
 80008be:	2200      	movs	r2, #0
 80008c0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[index].xfer_len = 0;
 80008c2:	687a      	ldr	r2, [r7, #4]
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	3302      	adds	r3, #2
 80008c8:	015b      	lsls	r3, r3, #5
 80008ca:	4413      	add	r3, r2
 80008cc:	2200      	movs	r2, #0
 80008ce:	601a      	str	r2, [r3, #0]
  for (index = 0; index < 15 ; index++)
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	3301      	adds	r3, #1
 80008d4:	60fb      	str	r3, [r7, #12]
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	2b0e      	cmp	r3, #14
 80008da:	d9c4      	bls.n	8000866 <HAL_PCD_Init+0x74>
  }
  
  for (index = 0; index < 15 ; index++)
 80008dc:	2300      	movs	r3, #0
 80008de:	60fb      	str	r3, [r7, #12]
 80008e0:	e03c      	b.n	800095c <HAL_PCD_Init+0x16a>
  {
    hpcd->OUT_ep[index].is_in = 0;
 80008e2:	687a      	ldr	r2, [r7, #4]
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	015b      	lsls	r3, r3, #5
 80008e8:	4413      	add	r3, r2
 80008ea:	f203 2309 	addw	r3, r3, #521	; 0x209
 80008ee:	2200      	movs	r2, #0
 80008f0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[index].num = index;
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	b2d9      	uxtb	r1, r3
 80008f6:	687a      	ldr	r2, [r7, #4]
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	015b      	lsls	r3, r3, #5
 80008fc:	4413      	add	r3, r2
 80008fe:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8000902:	460a      	mov	r2, r1
 8000904:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].tx_fifo_num = index;
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	b299      	uxth	r1, r3
 800090a:	687a      	ldr	r2, [r7, #4]
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	015b      	lsls	r3, r3, #5
 8000910:	4413      	add	r3, r2
 8000912:	3334      	adds	r3, #52	; 0x34
 8000914:	460a      	mov	r2, r1
 8000916:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[index].type = EP_TYPE_CTRL;
 8000918:	687a      	ldr	r2, [r7, #4]
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	015b      	lsls	r3, r3, #5
 800091e:	4413      	add	r3, r2
 8000920:	f203 230b 	addw	r3, r3, #523	; 0x20b
 8000924:	2200      	movs	r2, #0
 8000926:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[index].maxpacket = 0;
 8000928:	687a      	ldr	r2, [r7, #4]
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	015b      	lsls	r3, r3, #5
 800092e:	4413      	add	r3, r2
 8000930:	f503 7306 	add.w	r3, r3, #536	; 0x218
 8000934:	2200      	movs	r2, #0
 8000936:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[index].xfer_buff = 0;
 8000938:	687a      	ldr	r2, [r7, #4]
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	015b      	lsls	r3, r3, #5
 800093e:	4413      	add	r3, r2
 8000940:	f503 7307 	add.w	r3, r3, #540	; 0x21c
 8000944:	2200      	movs	r2, #0
 8000946:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[index].xfer_len = 0;
 8000948:	687a      	ldr	r2, [r7, #4]
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	3311      	adds	r3, #17
 800094e:	015b      	lsls	r3, r3, #5
 8000950:	4413      	add	r3, r2
 8000952:	2200      	movs	r2, #0
 8000954:	601a      	str	r2, [r3, #0]
  for (index = 0; index < 15 ; index++)
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	3301      	adds	r3, #1
 800095a:	60fb      	str	r3, [r7, #12]
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	2b0e      	cmp	r3, #14
 8000960:	d9bf      	bls.n	80008e2 <HAL_PCD_Init+0xf0>
  }
  
  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	603b      	str	r3, [r7, #0]
 8000968:	687e      	ldr	r6, [r7, #4]
 800096a:	466d      	mov	r5, sp
 800096c:	f106 0410 	add.w	r4, r6, #16
 8000970:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000972:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000974:	6823      	ldr	r3, [r4, #0]
 8000976:	602b      	str	r3, [r5, #0]
 8000978:	1d33      	adds	r3, r6, #4
 800097a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800097c:	6838      	ldr	r0, [r7, #0]
 800097e:	f002 fedf 	bl	8003740 <USB_DevInit>
  
  hpcd->USB_Address = 0;
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	2200      	movs	r2, #0
 8000986:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State= HAL_PCD_STATE_READY;
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	2201      	movs	r2, #1
 800098e:	f883 23e9 	strb.w	r2, [r3, #1001]	; 0x3e9
  
  USB_DevDisconnect (hpcd->Instance);  
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4618      	mov	r0, r3
 8000998:	f003 fed3 	bl	8004742 <USB_DevDisconnect>
  return HAL_OK;
 800099c:	2300      	movs	r3, #0
}
 800099e:	4618      	mov	r0, r3
 80009a0:	3714      	adds	r7, #20
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080009a6 <HAL_PCD_Start>:
  * @brief  Start The USB Device.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80009a6:	b580      	push	{r7, lr}
 80009a8:	b082      	sub	sp, #8
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 80009b4:	2b01      	cmp	r3, #1
 80009b6:	d101      	bne.n	80009bc <HAL_PCD_Start+0x16>
 80009b8:	2302      	movs	r3, #2
 80009ba:	e016      	b.n	80009ea <HAL_PCD_Start+0x44>
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	2201      	movs	r2, #1
 80009c0:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  HAL_PCDEx_SetConnectionState (hpcd, 1);
 80009c4:	2101      	movs	r1, #1
 80009c6:	6878      	ldr	r0, [r7, #4]
 80009c8:	f006 fa0b 	bl	8006de2 <HAL_PCDEx_SetConnectionState>
  USB_DevConnect (hpcd->Instance);
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	4618      	mov	r0, r3
 80009d2:	f003 feac 	bl	800472e <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	4618      	mov	r0, r3
 80009dc:	f002 fe6e 	bl	80036bc <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	2200      	movs	r2, #0
 80009e4:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  return HAL_OK;
 80009e8:	2300      	movs	r3, #0
}
 80009ea:	4618      	mov	r0, r3
 80009ec:	3708      	adds	r7, #8
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}

080009f2 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80009f2:	b580      	push	{r7, lr}
 80009f4:	b084      	sub	sp, #16
 80009f6:	af00      	add	r7, sp, #0
 80009f8:	6078      	str	r0, [r7, #4]
  uint32_t wInterrupt_Mask = 0;
 80009fa:	2300      	movs	r3, #0
 80009fc:	60fb      	str	r3, [r7, #12]
  
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4618      	mov	r0, r3
 8000a04:	f003 fea7 	bl	8004756 <USB_ReadInterrupts>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000a0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000a12:	d102      	bne.n	8000a1a <HAL_PCD_IRQHandler+0x28>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    PCD_EP_ISR_Handler(hpcd);
 8000a14:	6878      	ldr	r0, [r7, #4]
 8000a16:	f000 faf3 	bl	8001000 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f003 fe99 	bl	8004756 <USB_ReadInterrupts>
 8000a24:	4603      	mov	r3, r0
 8000a26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000a2e:	d112      	bne.n	8000a56 <HAL_PCD_IRQHandler+0x64>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000a38:	b29a      	uxth	r2, r3
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000a42:	b292      	uxth	r2, r2
 8000a44:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 8000a48:	6878      	ldr	r0, [r7, #4]
 8000a4a:	f005 ff18 	bl	800687e <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0);
 8000a4e:	2100      	movs	r1, #0
 8000a50:	6878      	ldr	r0, [r7, #4]
 8000a52:	f000 f8cf 	bl	8000bf4 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVR))
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f003 fe7b 	bl	8004756 <USB_ReadInterrupts>
 8000a60:	4603      	mov	r3, r0
 8000a62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a66:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000a6a:	d10b      	bne.n	8000a84 <HAL_PCD_IRQHandler+0x92>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);    
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000a74:	b29a      	uxth	r2, r3
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000a7e:	b292      	uxth	r2, r2
 8000a80:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f003 fe64 	bl	8004756 <USB_ReadInterrupts>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000a94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000a98:	d10b      	bne.n	8000ab2 <HAL_PCD_IRQHandler+0xc0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000aa2:	b29a      	uxth	r2, r3
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000aac:	b292      	uxth	r2, r2
 8000aae:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f003 fe4d 	bl	8004756 <USB_ReadInterrupts>
 8000abc:	4603      	mov	r3, r0
 8000abe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000ac2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000ac6:	d123      	bne.n	8000b10 <HAL_PCD_IRQHandler+0x11e>
  {  
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000ad0:	b29a      	uxth	r2, r3
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	f022 0204 	bic.w	r2, r2, #4
 8000ada:	b292      	uxth	r2, r2
 8000adc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    
    /*set wInterrupt_Mask global variable*/
    wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
 8000ae0:	f44f 433d 	mov.w	r3, #48384	; 0xbd00
 8000ae4:	60fb      	str	r3, [r7, #12]
      | USB_CNTR_ESOFM | USB_CNTR_RESETM;
    
    /*Set interrupt mask*/
    hpcd->Instance->CNTR = wInterrupt_Mask;
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	68fa      	ldr	r2, [r7, #12]
 8000aec:	b292      	uxth	r2, r2
 8000aee:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    
    HAL_PCD_ResumeCallback(hpcd);
 8000af2:	6878      	ldr	r0, [r7, #4]
 8000af4:	f005 ff00 	bl	80068f8 <HAL_PCD_ResumeCallback>
    
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000b00:	b29a      	uxth	r2, r3
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000b0a:	b292      	uxth	r2, r2
 8000b0c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4618      	mov	r0, r3
 8000b16:	f003 fe1e 	bl	8004756 <USB_ReadInterrupts>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000b20:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000b24:	d131      	bne.n	8000b8a <HAL_PCD_IRQHandler+0x198>
  {
    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000b2e:	b29a      	uxth	r2, r3
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000b38:	b292      	uxth	r2, r2
 8000b3a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000b46:	b29a      	uxth	r2, r3
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	f042 0208 	orr.w	r2, r2, #8
 8000b50:	b292      	uxth	r2, r2
 8000b52:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000b5e:	b29a      	uxth	r2, r3
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	f042 0204 	orr.w	r2, r2, #4
 8000b68:	b292      	uxth	r2, r2
 8000b6a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0)
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	4618      	mov	r0, r3
 8000b74:	f003 fdef 	bl	8004756 <USB_ReadInterrupts>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000b82:	d002      	beq.n	8000b8a <HAL_PCD_IRQHandler+0x198>
    {
      HAL_PCD_SuspendCallback(hpcd);
 8000b84:	6878      	ldr	r0, [r7, #4]
 8000b86:	f005 fe9d 	bl	80068c4 <HAL_PCD_SuspendCallback>
    }
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f003 fde1 	bl	8004756 <USB_ReadInterrupts>
 8000b94:	4603      	mov	r3, r0
 8000b96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000b9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000b9e:	d10e      	bne.n	8000bbe <HAL_PCD_IRQHandler+0x1cc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000ba8:	b29a      	uxth	r2, r3
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000bb2:	b292      	uxth	r2, r2
 8000bb4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8000bb8:	6878      	ldr	r0, [r7, #4]
 8000bba:	f005 fe52 	bl	8006862 <HAL_PCD_SOFCallback>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f003 fdc7 	bl	8004756 <USB_ReadInterrupts>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000bd2:	d10b      	bne.n	8000bec <HAL_PCD_IRQHandler+0x1fa>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000bdc:	b29a      	uxth	r2, r3
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000be6:	b292      	uxth	r2, r2
 8000be8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8000bec:	bf00      	nop
 8000bee:	3710      	adds	r7, #16
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}

08000bf4 <HAL_PCD_SetAddress>:
  * @param  hpcd: PCD handle
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
 8000bfc:	460b      	mov	r3, r1
 8000bfe:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d101      	bne.n	8000c0e <HAL_PCD_SetAddress+0x1a>
 8000c0a:	2302      	movs	r3, #2
 8000c0c:	e013      	b.n	8000c36 <HAL_PCD_SetAddress+0x42>
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2201      	movs	r2, #1
 8000c12:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  hpcd->USB_Address = address;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	78fa      	ldrb	r2, [r7, #3]
 8000c1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  USB_SetDevAddress(hpcd->Instance, address);
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	78fa      	ldrb	r2, [r7, #3]
 8000c24:	4611      	mov	r1, r2
 8000c26:	4618      	mov	r0, r3
 8000c28:	f003 fd6e 	bl	8004708 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2200      	movs	r2, #0
 8000c30:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  return HAL_OK;
 8000c34:	2300      	movs	r3, #0
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}

08000c3e <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8000c3e:	b580      	push	{r7, lr}
 8000c40:	b084      	sub	sp, #16
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	6078      	str	r0, [r7, #4]
 8000c46:	4608      	mov	r0, r1
 8000c48:	4611      	mov	r1, r2
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	70fb      	strb	r3, [r7, #3]
 8000c50:	460b      	mov	r3, r1
 8000c52:	803b      	strh	r3, [r7, #0]
 8000c54:	4613      	mov	r3, r2
 8000c56:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep = NULL;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	60fb      	str	r3, [r7, #12]
  
  if ((ep_addr & 0x80) == 0x80)
 8000c60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	da08      	bge.n	8000c7a <HAL_PCD_EP_Open+0x3c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8000c68:	78fb      	ldrb	r3, [r7, #3]
 8000c6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000c6e:	015b      	lsls	r3, r3, #5
 8000c70:	3328      	adds	r3, #40	; 0x28
 8000c72:	687a      	ldr	r2, [r7, #4]
 8000c74:	4413      	add	r3, r2
 8000c76:	60fb      	str	r3, [r7, #12]
 8000c78:	e008      	b.n	8000c8c <HAL_PCD_EP_Open+0x4e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8000c7a:	78fb      	ldrb	r3, [r7, #3]
 8000c7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000c80:	015b      	lsls	r3, r3, #5
 8000c82:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8000c86:	687a      	ldr	r2, [r7, #4]
 8000c88:	4413      	add	r3, r2
 8000c8a:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 8000c8c:	78fb      	ldrb	r3, [r7, #3]
 8000c8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000c92:	b2da      	uxtb	r2, r3
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8000c98:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	09db      	lsrs	r3, r3, #7
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	461a      	mov	r2, r3
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 8000ca8:	883a      	ldrh	r2, [r7, #0]
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	78ba      	ldrb	r2, [r7, #2]
 8000cb2:	70da      	strb	r2, [r3, #3]
    
  __HAL_LOCK(hpcd);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 8000cba:	2b01      	cmp	r3, #1
 8000cbc:	d101      	bne.n	8000cc2 <HAL_PCD_EP_Open+0x84>
 8000cbe:	2302      	movs	r3, #2
 8000cc0:	e00e      	b.n	8000ce0 <HAL_PCD_EP_Open+0xa2>
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	68f9      	ldr	r1, [r7, #12]
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f002 fd55 	bl	8003780 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2200      	movs	r2, #0
 8000cda:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  return ret;
 8000cde:	7afb      	ldrb	r3, [r7, #11]
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	3710      	adds	r7, #16
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}

08000ce8 <HAL_PCD_EP_Close>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b084      	sub	sp, #16
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
 8000cf0:	460b      	mov	r3, r1
 8000cf2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep = NULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	60fb      	str	r3, [r7, #12]
  
  if ((ep_addr & 0x80) == 0x80)
 8000cf8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	da08      	bge.n	8000d12 <HAL_PCD_EP_Close+0x2a>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8000d00:	78fb      	ldrb	r3, [r7, #3]
 8000d02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000d06:	015b      	lsls	r3, r3, #5
 8000d08:	3328      	adds	r3, #40	; 0x28
 8000d0a:	687a      	ldr	r2, [r7, #4]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	60fb      	str	r3, [r7, #12]
 8000d10:	e008      	b.n	8000d24 <HAL_PCD_EP_Close+0x3c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8000d12:	78fb      	ldrb	r3, [r7, #3]
 8000d14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000d18:	015b      	lsls	r3, r3, #5
 8000d1a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8000d1e:	687a      	ldr	r2, [r7, #4]
 8000d20:	4413      	add	r3, r2
 8000d22:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 8000d24:	78fb      	ldrb	r3, [r7, #3]
 8000d26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000d2a:	b2da      	uxtb	r2, r3
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8000d30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000d34:	b2db      	uxtb	r3, r3
 8000d36:	09db      	lsrs	r3, r3, #7
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	461a      	mov	r2, r3
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d101      	bne.n	8000d4e <HAL_PCD_EP_Close+0x66>
 8000d4a:	2302      	movs	r3, #2
 8000d4c:	e00e      	b.n	8000d6c <HAL_PCD_EP_Close+0x84>
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2201      	movs	r2, #1
 8000d52:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	68f9      	ldr	r1, [r7, #12]
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f002 ffd3 	bl	8003d08 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	2200      	movs	r2, #0
 8000d66:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  return HAL_OK;
 8000d6a:	2300      	movs	r3, #0
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	3710      	adds	r7, #16
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b086      	sub	sp, #24
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	60f8      	str	r0, [r7, #12]
 8000d7c:	607a      	str	r2, [r7, #4]
 8000d7e:	603b      	str	r3, [r7, #0]
 8000d80:	460b      	mov	r3, r1
 8000d82:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep = NULL;
 8000d84:	2300      	movs	r3, #0
 8000d86:	617b      	str	r3, [r7, #20]
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8000d88:	7afb      	ldrb	r3, [r7, #11]
 8000d8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000d8e:	015b      	lsls	r3, r3, #5
 8000d90:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8000d94:	68fa      	ldr	r2, [r7, #12]
 8000d96:	4413      	add	r3, r2
 8000d98:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	687a      	ldr	r2, [r7, #4]
 8000d9e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	683a      	ldr	r2, [r7, #0]
 8000da4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0;
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	2200      	movs	r2, #0
 8000daa:	61da      	str	r2, [r3, #28]
  ep->is_in = 0;
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	2200      	movs	r2, #0
 8000db0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;
 8000db2:	7afb      	ldrb	r3, [r7, #11]
 8000db4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000db8:	b2da      	uxtb	r2, r3
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	701a      	strb	r2, [r3, #0]
  
  __HAL_LOCK(hpcd);
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 8000dc4:	2b01      	cmp	r3, #1
 8000dc6:	d101      	bne.n	8000dcc <HAL_PCD_EP_Receive+0x58>
 8000dc8:	2302      	movs	r3, #2
 8000dca:	e01a      	b.n	8000e02 <HAL_PCD_EP_Receive+0x8e>
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	2201      	movs	r2, #1
 8000dd0:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  
  if ((ep_addr & 0x7F) == 0 )
 8000dd4:	7afb      	ldrb	r3, [r7, #11]
 8000dd6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d106      	bne.n	8000dec <HAL_PCD_EP_Receive+0x78>
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	6979      	ldr	r1, [r7, #20]
 8000de4:	4618      	mov	r0, r3
 8000de6:	f003 f917 	bl	8004018 <USB_EPStartXfer>
 8000dea:	e005      	b.n	8000df8 <HAL_PCD_EP_Receive+0x84>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	6979      	ldr	r1, [r7, #20]
 8000df2:	4618      	mov	r0, r3
 8000df4:	f003 f910 	bl	8004018 <USB_EPStartXfer>
  }
  __HAL_UNLOCK(hpcd);
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  
  return HAL_OK;
 8000e00:	2300      	movs	r3, #0
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	3718      	adds	r7, #24
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}

08000e0a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8000e0a:	b480      	push	{r7}
 8000e0c:	b083      	sub	sp, #12
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	6078      	str	r0, [r7, #4]
 8000e12:	460b      	mov	r3, r1
 8000e14:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & 0x7F].xfer_count;
 8000e16:	78fb      	ldrb	r3, [r7, #3]
 8000e18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000e1c:	687a      	ldr	r2, [r7, #4]
 8000e1e:	3311      	adds	r3, #17
 8000e20:	015b      	lsls	r3, r3, #5
 8000e22:	4413      	add	r3, r2
 8000e24:	3304      	adds	r3, #4
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	b29b      	uxth	r3, r3
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	370c      	adds	r7, #12
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bc80      	pop	{r7}
 8000e32:	4770      	bx	lr

08000e34 <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b086      	sub	sp, #24
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	60f8      	str	r0, [r7, #12]
 8000e3c:	607a      	str	r2, [r7, #4]
 8000e3e:	603b      	str	r3, [r7, #0]
 8000e40:	460b      	mov	r3, r1
 8000e42:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep = NULL;
 8000e44:	2300      	movs	r3, #0
 8000e46:	617b      	str	r3, [r7, #20]
  
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8000e48:	7afb      	ldrb	r3, [r7, #11]
 8000e4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000e4e:	015b      	lsls	r3, r3, #5
 8000e50:	3328      	adds	r3, #40	; 0x28
 8000e52:	68fa      	ldr	r2, [r7, #12]
 8000e54:	4413      	add	r3, r2
 8000e56:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	687a      	ldr	r2, [r7, #4]
 8000e5c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	683a      	ldr	r2, [r7, #0]
 8000e62:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0;
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	2200      	movs	r2, #0
 8000e68:	61da      	str	r2, [r3, #28]
  ep->is_in = 1;
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;
 8000e70:	7afb      	ldrb	r3, [r7, #11]
 8000e72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000e76:	b2da      	uxtb	r2, r3
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	701a      	strb	r2, [r3, #0]
  
  __HAL_LOCK(hpcd);
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 8000e82:	2b01      	cmp	r3, #1
 8000e84:	d101      	bne.n	8000e8a <HAL_PCD_EP_Transmit+0x56>
 8000e86:	2302      	movs	r3, #2
 8000e88:	e01a      	b.n	8000ec0 <HAL_PCD_EP_Transmit+0x8c>
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  
  if ((ep_addr & 0x7F) == 0 )
 8000e92:	7afb      	ldrb	r3, [r7, #11]
 8000e94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d106      	bne.n	8000eaa <HAL_PCD_EP_Transmit+0x76>
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	6979      	ldr	r1, [r7, #20]
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f003 f8b8 	bl	8004018 <USB_EPStartXfer>
 8000ea8:	e005      	b.n	8000eb6 <HAL_PCD_EP_Transmit+0x82>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	6979      	ldr	r1, [r7, #20]
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f003 f8b1 	bl	8004018 <USB_EPStartXfer>
  }
  
  __HAL_UNLOCK(hpcd);
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  
  return HAL_OK;
 8000ebe:	2300      	movs	r3, #0
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3718      	adds	r7, #24
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}

08000ec8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
 8000ed0:	460b      	mov	r3, r1
 8000ed2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep = NULL;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	60fb      	str	r3, [r7, #12]
  
  if ((0x80 & ep_addr) == 0x80)
 8000ed8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	da08      	bge.n	8000ef2 <HAL_PCD_EP_SetStall+0x2a>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8000ee0:	78fb      	ldrb	r3, [r7, #3]
 8000ee2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000ee6:	015b      	lsls	r3, r3, #5
 8000ee8:	3328      	adds	r3, #40	; 0x28
 8000eea:	687a      	ldr	r2, [r7, #4]
 8000eec:	4413      	add	r3, r2
 8000eee:	60fb      	str	r3, [r7, #12]
 8000ef0:	e006      	b.n	8000f00 <HAL_PCD_EP_SetStall+0x38>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8000ef2:	78fb      	ldrb	r3, [r7, #3]
 8000ef4:	015b      	lsls	r3, r3, #5
 8000ef6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8000efa:	687a      	ldr	r2, [r7, #4]
 8000efc:	4413      	add	r3, r2
 8000efe:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 1;
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	2201      	movs	r2, #1
 8000f04:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7F;
 8000f06:	78fb      	ldrb	r3, [r7, #3]
 8000f08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000f0c:	b2da      	uxtb	r2, r3
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8000f12:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000f16:	b2db      	uxtb	r3, r3
 8000f18:	09db      	lsrs	r3, r3, #7
 8000f1a:	b2db      	uxtb	r3, r3
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd);
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 8000f28:	2b01      	cmp	r3, #1
 8000f2a:	d101      	bne.n	8000f30 <HAL_PCD_EP_SetStall+0x68>
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	e01c      	b.n	8000f6a <HAL_PCD_EP_SetStall+0xa2>
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2201      	movs	r2, #1
 8000f34:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  USB_EPSetStall(hpcd->Instance , ep);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	68f9      	ldr	r1, [r7, #12]
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f003 faf8 	bl	8004534 <USB_EPSetStall>
  if((ep_addr & 0x7F) == 0)
 8000f44:	78fb      	ldrb	r3, [r7, #3]
 8000f46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d108      	bne.n	8000f60 <HAL_PCD_EP_SetStall+0x98>
  {
    USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	f503 737b 	add.w	r3, r3, #1004	; 0x3ec
 8000f58:	4619      	mov	r1, r3
 8000f5a:	4610      	mov	r0, r2
 8000f5c:	f003 fc0c 	bl	8004778 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd); 
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2200      	movs	r2, #0
 8000f64:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  
  return HAL_OK;
 8000f68:	2300      	movs	r3, #0
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3710      	adds	r7, #16
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}

08000f72 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	b084      	sub	sp, #16
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
 8000f7a:	460b      	mov	r3, r1
 8000f7c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep = NULL;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60fb      	str	r3, [r7, #12]
  
  if ((0x80 & ep_addr) == 0x80)
 8000f82:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	da08      	bge.n	8000f9c <HAL_PCD_EP_ClrStall+0x2a>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8000f8a:	78fb      	ldrb	r3, [r7, #3]
 8000f8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000f90:	015b      	lsls	r3, r3, #5
 8000f92:	3328      	adds	r3, #40	; 0x28
 8000f94:	687a      	ldr	r2, [r7, #4]
 8000f96:	4413      	add	r3, r2
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	e006      	b.n	8000faa <HAL_PCD_EP_ClrStall+0x38>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8000f9c:	78fb      	ldrb	r3, [r7, #3]
 8000f9e:	015b      	lsls	r3, r3, #5
 8000fa0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8000fa4:	687a      	ldr	r2, [r7, #4]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 0;
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	2200      	movs	r2, #0
 8000fae:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7F;
 8000fb0:	78fb      	ldrb	r3, [r7, #3]
 8000fb2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000fb6:	b2da      	uxtb	r2, r3
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8000fbc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000fc0:	b2db      	uxtb	r3, r3
 8000fc2:	09db      	lsrs	r3, r3, #7
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d101      	bne.n	8000fda <HAL_PCD_EP_ClrStall+0x68>
 8000fd6:	2302      	movs	r3, #2
 8000fd8:	e00e      	b.n	8000ff8 <HAL_PCD_EP_ClrStall+0x86>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	2201      	movs	r2, #1
 8000fde:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  USB_EPClearStall(hpcd->Instance , ep);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	68f9      	ldr	r1, [r7, #12]
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f003 fb03 	bl	80045f4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  
  return HAL_OK;
 8000ff6:	2300      	movs	r3, #0
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	3710      	adds	r7, #16
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001000:	b590      	push	{r4, r7, lr}
 8001002:	b089      	sub	sp, #36	; 0x24
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep = NULL;
 8001008:	2300      	movs	r3, #0
 800100a:	61bb      	str	r3, [r7, #24]
  uint16_t count = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	82fb      	strh	r3, [r7, #22]
  uint8_t epindex = 0;
 8001010:	2300      	movs	r3, #0
 8001012:	77fb      	strb	r3, [r7, #31]
  __IO uint16_t wIstr = 0;  
 8001014:	2300      	movs	r3, #0
 8001016:	81fb      	strh	r3, [r7, #14]
  __IO uint16_t wEPVal = 0;
 8001018:	2300      	movs	r3, #0
 800101a:	81bb      	strh	r3, [r7, #12]
  
  /* stay in loop while pending interrupts */
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 800101c:	e313      	b.n	8001646 <PCD_EP_ISR_Handler+0x646>
  {
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800101e:	89fb      	ldrh	r3, [r7, #14]
 8001020:	b29b      	uxth	r3, r3
 8001022:	b2db      	uxtb	r3, r3
 8001024:	f003 030f 	and.w	r3, r3, #15
 8001028:	77fb      	strb	r3, [r7, #31]
    
    if (epindex == 0)
 800102a:	7ffb      	ldrb	r3, [r7, #31]
 800102c:	2b00      	cmp	r3, #0
 800102e:	f040 812e 	bne.w	800128e <PCD_EP_ISR_Handler+0x28e>
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 8001032:	89fb      	ldrh	r3, [r7, #14]
 8001034:	b29b      	uxth	r3, r3
 8001036:	f003 0310 	and.w	r3, r3, #16
 800103a:	2b00      	cmp	r3, #0
 800103c:	d14e      	bne.n	80010dc <PCD_EP_ISR_Handler+0xdc>
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	881b      	ldrh	r3, [r3, #0]
 8001044:	b29b      	uxth	r3, r3
 8001046:	687a      	ldr	r2, [r7, #4]
 8001048:	6812      	ldr	r2, [r2, #0]
 800104a:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800104e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001052:	b29b      	uxth	r3, r3
 8001054:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	3328      	adds	r3, #40	; 0x28
 800105a:	61bb      	str	r3, [r7, #24]
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001064:	b29b      	uxth	r3, r3
 8001066:	461a      	mov	r2, r3
 8001068:	69bb      	ldr	r3, [r7, #24]
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	00db      	lsls	r3, r3, #3
 800106e:	4413      	add	r3, r2
 8001070:	3302      	adds	r3, #2
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	461a      	mov	r2, r3
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4413      	add	r3, r2
 800107c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	b29b      	uxth	r3, r3
 8001084:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001088:	69bb      	ldr	r3, [r7, #24]
 800108a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800108c:	69bb      	ldr	r3, [r7, #24]
 800108e:	695a      	ldr	r2, [r3, #20]
 8001090:	69bb      	ldr	r3, [r7, #24]
 8001092:	69db      	ldr	r3, [r3, #28]
 8001094:	441a      	add	r2, r3
 8001096:	69bb      	ldr	r3, [r7, #24]
 8001098:	615a      	str	r2, [r3, #20]
 
        /* TX COMPLETE */
        HAL_PCD_DataInStageCallback(hpcd, 0);
 800109a:	2100      	movs	r1, #0
 800109c:	6878      	ldr	r0, [r7, #4]
 800109e:	f005 fbc9 	bl	8006834 <HAL_PCD_DataInStageCallback>
        
        
        if((hpcd->USB_Address > 0)&& ( ep->xfer_len == 0))
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	f000 82cb 	beq.w	8001646 <PCD_EP_ISR_Handler+0x646>
 80010b0:	69bb      	ldr	r3, [r7, #24]
 80010b2:	699b      	ldr	r3, [r3, #24]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	f040 82c6 	bne.w	8001646 <PCD_EP_ISR_Handler+0x646>
        {
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010c6:	b2da      	uxtb	r2, r3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	b292      	uxth	r2, r2
 80010ce:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	2200      	movs	r2, #0
 80010d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80010da:	e2b4      	b.n	8001646 <PCD_EP_ISR_Handler+0x646>
      {
        /* DIR = 1 */
        
        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80010e2:	61bb      	str	r3, [r7, #24]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	881b      	ldrh	r3, [r3, #0]
 80010ea:	b29b      	uxth	r3, r3
 80010ec:	81bb      	strh	r3, [r7, #12]
        
        if ((wEPVal & USB_EP_SETUP) != 0)
 80010ee:	89bb      	ldrh	r3, [r7, #12]
 80010f0:	b29b      	uxth	r3, r3
 80010f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d032      	beq.n	8001160 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001102:	b29b      	uxth	r3, r3
 8001104:	461a      	mov	r2, r3
 8001106:	69bb      	ldr	r3, [r7, #24]
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	00db      	lsls	r3, r3, #3
 800110c:	4413      	add	r3, r2
 800110e:	3306      	adds	r3, #6
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	461a      	mov	r2, r3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4413      	add	r3, r2
 800111a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	b29b      	uxth	r3, r3
 8001122:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001126:	69bb      	ldr	r3, [r7, #24]
 8001128:	61da      	str	r2, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6818      	ldr	r0, [r3, #0]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	f503 717b 	add.w	r1, r3, #1004	; 0x3ec
 8001134:	69bb      	ldr	r3, [r7, #24]
 8001136:	889a      	ldrh	r2, [r3, #4]
 8001138:	69bb      	ldr	r3, [r7, #24]
 800113a:	69db      	ldr	r3, [r3, #28]
 800113c:	b29b      	uxth	r3, r3
 800113e:	f003 fb6d 	bl	800481c <USB_ReadPMA>
          /* SETUP bit kept frozen while CTR_RX = 1*/ 
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	881b      	ldrh	r3, [r3, #0]
 8001148:	b299      	uxth	r1, r3
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001152:	400b      	ands	r3, r1
 8001154:	b29b      	uxth	r3, r3
 8001156:	8013      	strh	r3, [r2, #0]
          
          /* Process SETUP Packet*/
          HAL_PCD_SetupStageCallback(hpcd);
 8001158:	6878      	ldr	r0, [r7, #4]
 800115a:	f005 fb41 	bl	80067e0 <HAL_PCD_SetupStageCallback>
 800115e:	e272      	b.n	8001646 <PCD_EP_ISR_Handler+0x646>
        }
        
        else if ((wEPVal & USB_EP_CTR_RX) != 0)
 8001160:	89bb      	ldrh	r3, [r7, #12]
 8001162:	b29b      	uxth	r3, r3
 8001164:	b21b      	sxth	r3, r3
 8001166:	2b00      	cmp	r3, #0
 8001168:	f280 826d 	bge.w	8001646 <PCD_EP_ISR_Handler+0x646>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	881b      	ldrh	r3, [r3, #0]
 8001172:	b299      	uxth	r1, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	f640 738f 	movw	r3, #3983	; 0xf8f
 800117c:	400b      	ands	r3, r1
 800117e:	b29b      	uxth	r3, r3
 8001180:	8013      	strh	r3, [r2, #0]
          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800118a:	b29b      	uxth	r3, r3
 800118c:	461a      	mov	r2, r3
 800118e:	69bb      	ldr	r3, [r7, #24]
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	00db      	lsls	r3, r3, #3
 8001194:	4413      	add	r3, r2
 8001196:	3306      	adds	r3, #6
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	461a      	mov	r2, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4413      	add	r3, r2
 80011a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80011ae:	69bb      	ldr	r3, [r7, #24]
 80011b0:	61da      	str	r2, [r3, #28]
          
          if (ep->xfer_count != 0)
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	69db      	ldr	r3, [r3, #28]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d011      	beq.n	80011de <PCD_EP_ISR_Handler+0x1de>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6818      	ldr	r0, [r3, #0]
 80011be:	69bb      	ldr	r3, [r7, #24]
 80011c0:	6959      	ldr	r1, [r3, #20]
 80011c2:	69bb      	ldr	r3, [r7, #24]
 80011c4:	889a      	ldrh	r2, [r3, #4]
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	69db      	ldr	r3, [r3, #28]
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	f003 fb26 	bl	800481c <USB_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 80011d0:	69bb      	ldr	r3, [r7, #24]
 80011d2:	695a      	ldr	r2, [r3, #20]
 80011d4:	69bb      	ldr	r3, [r7, #24]
 80011d6:	69db      	ldr	r3, [r3, #28]
 80011d8:	441a      	add	r2, r3
 80011da:	69bb      	ldr	r3, [r7, #24]
 80011dc:	615a      	str	r2, [r3, #20]
          }
          
          /* Process Control Data OUT Packet*/
           HAL_PCD_DataOutStageCallback(hpcd, 0);
 80011de:	2100      	movs	r1, #0
 80011e0:	6878      	ldr	r0, [r7, #4]
 80011e2:	f005 fb0f 	bl	8006804 <HAL_PCD_DataOutStageCallback>
          
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80011ee:	b29b      	uxth	r3, r3
 80011f0:	3306      	adds	r3, #6
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	461a      	mov	r2, r3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4413      	add	r3, r2
 80011fc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001200:	613b      	str	r3, [r7, #16]
 8001202:	69bb      	ldr	r3, [r7, #24]
 8001204:	691b      	ldr	r3, [r3, #16]
 8001206:	2b3e      	cmp	r3, #62	; 0x3e
 8001208:	d918      	bls.n	800123c <PCD_EP_ISR_Handler+0x23c>
 800120a:	69bb      	ldr	r3, [r7, #24]
 800120c:	691b      	ldr	r3, [r3, #16]
 800120e:	095b      	lsrs	r3, r3, #5
 8001210:	82bb      	strh	r3, [r7, #20]
 8001212:	69bb      	ldr	r3, [r7, #24]
 8001214:	691b      	ldr	r3, [r3, #16]
 8001216:	f003 031f 	and.w	r3, r3, #31
 800121a:	2b00      	cmp	r3, #0
 800121c:	d102      	bne.n	8001224 <PCD_EP_ISR_Handler+0x224>
 800121e:	8abb      	ldrh	r3, [r7, #20]
 8001220:	3b01      	subs	r3, #1
 8001222:	82bb      	strh	r3, [r7, #20]
 8001224:	8abb      	ldrh	r3, [r7, #20]
 8001226:	029b      	lsls	r3, r3, #10
 8001228:	b29b      	uxth	r3, r3
 800122a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800122e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001232:	b29b      	uxth	r3, r3
 8001234:	461a      	mov	r2, r3
 8001236:	693b      	ldr	r3, [r7, #16]
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	e012      	b.n	8001262 <PCD_EP_ISR_Handler+0x262>
 800123c:	69bb      	ldr	r3, [r7, #24]
 800123e:	691b      	ldr	r3, [r3, #16]
 8001240:	085b      	lsrs	r3, r3, #1
 8001242:	82bb      	strh	r3, [r7, #20]
 8001244:	69bb      	ldr	r3, [r7, #24]
 8001246:	691b      	ldr	r3, [r3, #16]
 8001248:	f003 0301 	and.w	r3, r3, #1
 800124c:	2b00      	cmp	r3, #0
 800124e:	d002      	beq.n	8001256 <PCD_EP_ISR_Handler+0x256>
 8001250:	8abb      	ldrh	r3, [r7, #20]
 8001252:	3301      	adds	r3, #1
 8001254:	82bb      	strh	r3, [r7, #20]
 8001256:	8abb      	ldrh	r3, [r7, #20]
 8001258:	029b      	lsls	r3, r3, #10
 800125a:	b29b      	uxth	r3, r3
 800125c:	461a      	mov	r2, r3
 800125e:	693b      	ldr	r3, [r7, #16]
 8001260:	601a      	str	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	881b      	ldrh	r3, [r3, #0]
 8001268:	b29b      	uxth	r3, r3
 800126a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800126e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001272:	b29c      	uxth	r4, r3
 8001274:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8001278:	b29c      	uxth	r4, r3
 800127a:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800127e:	b29c      	uxth	r4, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681a      	ldr	r2, [r3, #0]
 8001284:	4b9a      	ldr	r3, [pc, #616]	; (80014f0 <PCD_EP_ISR_Handler+0x4f0>)
 8001286:	4323      	orrs	r3, r4
 8001288:	b29b      	uxth	r3, r3
 800128a:	8013      	strh	r3, [r2, #0]
 800128c:	e1db      	b.n	8001646 <PCD_EP_ISR_Handler+0x646>
    else
    {
      /* Decode and service non control endpoints interrupt  */
	  
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	461a      	mov	r2, r3
 8001294:	7ffb      	ldrb	r3, [r7, #31]
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	4413      	add	r3, r2
 800129a:	881b      	ldrh	r3, [r3, #0]
 800129c:	b29b      	uxth	r3, r3
 800129e:	81bb      	strh	r3, [r7, #12]
      if ((wEPVal & USB_EP_CTR_RX) != 0)
 80012a0:	89bb      	ldrh	r3, [r7, #12]
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	b21b      	sxth	r3, r3
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	f280 80d3 	bge.w	8001452 <PCD_EP_ISR_Handler+0x452>
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	461a      	mov	r2, r3
 80012b2:	7ffb      	ldrb	r3, [r7, #31]
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	4413      	add	r3, r2
 80012b8:	881b      	ldrh	r3, [r3, #0]
 80012ba:	b299      	uxth	r1, r3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	461a      	mov	r2, r3
 80012c2:	7ffb      	ldrb	r3, [r7, #31]
 80012c4:	009b      	lsls	r3, r3, #2
 80012c6:	441a      	add	r2, r3
 80012c8:	f640 738f 	movw	r3, #3983	; 0xf8f
 80012cc:	400b      	ands	r3, r1
 80012ce:	b29b      	uxth	r3, r3
 80012d0:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->OUT_ep[epindex];
 80012d2:	7ffb      	ldrb	r3, [r7, #31]
 80012d4:	015b      	lsls	r3, r3, #5
 80012d6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80012da:	687a      	ldr	r2, [r7, #4]
 80012dc:	4413      	add	r3, r2
 80012de:	61bb      	str	r3, [r7, #24]
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0)
 80012e0:	69bb      	ldr	r3, [r7, #24]
 80012e2:	7a9b      	ldrb	r3, [r3, #10]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d123      	bne.n	8001330 <PCD_EP_ISR_Handler+0x330>
        {
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	461a      	mov	r2, r3
 80012f4:	69bb      	ldr	r3, [r7, #24]
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	00db      	lsls	r3, r3, #3
 80012fa:	4413      	add	r3, r2
 80012fc:	3306      	adds	r3, #6
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	461a      	mov	r2, r3
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4413      	add	r3, r2
 8001308:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	b29b      	uxth	r3, r3
 8001310:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001314:	82fb      	strh	r3, [r7, #22]
          if (count != 0)
 8001316:	8afb      	ldrh	r3, [r7, #22]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d075      	beq.n	8001408 <PCD_EP_ISR_Handler+0x408>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6818      	ldr	r0, [r3, #0]
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	6959      	ldr	r1, [r3, #20]
 8001324:	69bb      	ldr	r3, [r7, #24]
 8001326:	889a      	ldrh	r2, [r3, #4]
 8001328:	8afb      	ldrh	r3, [r7, #22]
 800132a:	f003 fa77 	bl	800481c <USB_ReadPMA>
 800132e:	e06b      	b.n	8001408 <PCD_EP_ISR_Handler+0x408>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	461a      	mov	r2, r3
 8001336:	69bb      	ldr	r3, [r7, #24]
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	4413      	add	r3, r2
 800133e:	881b      	ldrh	r3, [r3, #0]
 8001340:	b29b      	uxth	r3, r3
 8001342:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d023      	beq.n	8001392 <PCD_EP_ISR_Handler+0x392>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001352:	b29b      	uxth	r3, r3
 8001354:	461a      	mov	r2, r3
 8001356:	69bb      	ldr	r3, [r7, #24]
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	00db      	lsls	r3, r3, #3
 800135c:	4413      	add	r3, r2
 800135e:	3302      	adds	r3, #2
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	461a      	mov	r2, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4413      	add	r3, r2
 800136a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	b29b      	uxth	r3, r3
 8001372:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001376:	82fb      	strh	r3, [r7, #22]
            if (count != 0)
 8001378:	8afb      	ldrh	r3, [r7, #22]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d02c      	beq.n	80013d8 <PCD_EP_ISR_Handler+0x3d8>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6818      	ldr	r0, [r3, #0]
 8001382:	69bb      	ldr	r3, [r7, #24]
 8001384:	6959      	ldr	r1, [r3, #20]
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	88da      	ldrh	r2, [r3, #6]
 800138a:	8afb      	ldrh	r3, [r7, #22]
 800138c:	f003 fa46 	bl	800481c <USB_ReadPMA>
 8001390:	e022      	b.n	80013d8 <PCD_EP_ISR_Handler+0x3d8>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800139a:	b29b      	uxth	r3, r3
 800139c:	461a      	mov	r2, r3
 800139e:	69bb      	ldr	r3, [r7, #24]
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	00db      	lsls	r3, r3, #3
 80013a4:	4413      	add	r3, r2
 80013a6:	3306      	adds	r3, #6
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	461a      	mov	r2, r3
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4413      	add	r3, r2
 80013b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	b29b      	uxth	r3, r3
 80013ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80013be:	82fb      	strh	r3, [r7, #22]
            if (count != 0)
 80013c0:	8afb      	ldrh	r3, [r7, #22]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d008      	beq.n	80013d8 <PCD_EP_ISR_Handler+0x3d8>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6818      	ldr	r0, [r3, #0]
 80013ca:	69bb      	ldr	r3, [r7, #24]
 80013cc:	6959      	ldr	r1, [r3, #20]
 80013ce:	69bb      	ldr	r3, [r7, #24]
 80013d0:	891a      	ldrh	r2, [r3, #8]
 80013d2:	8afb      	ldrh	r3, [r7, #22]
 80013d4:	f003 fa22 	bl	800481c <USB_ReadPMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	461a      	mov	r2, r3
 80013de:	69bb      	ldr	r3, [r7, #24]
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	4413      	add	r3, r2
 80013e6:	881b      	ldrh	r3, [r3, #0]
 80013e8:	b29a      	uxth	r2, r3
 80013ea:	f640 730f 	movw	r3, #3855	; 0xf0f
 80013ee:	4013      	ands	r3, r2
 80013f0:	b299      	uxth	r1, r3
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	461a      	mov	r2, r3
 80013f8:	69bb      	ldr	r3, [r7, #24]
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	441a      	add	r2, r3
 8001400:	4b3c      	ldr	r3, [pc, #240]	; (80014f4 <PCD_EP_ISR_Handler+0x4f4>)
 8001402:	430b      	orrs	r3, r1
 8001404:	b29b      	uxth	r3, r3
 8001406:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 8001408:	69bb      	ldr	r3, [r7, #24]
 800140a:	69da      	ldr	r2, [r3, #28]
 800140c:	8afb      	ldrh	r3, [r7, #22]
 800140e:	441a      	add	r2, r3
 8001410:	69bb      	ldr	r3, [r7, #24]
 8001412:	61da      	str	r2, [r3, #28]
        ep->xfer_buff+=count;
 8001414:	69bb      	ldr	r3, [r7, #24]
 8001416:	695a      	ldr	r2, [r3, #20]
 8001418:	8afb      	ldrh	r3, [r7, #22]
 800141a:	441a      	add	r2, r3
 800141c:	69bb      	ldr	r3, [r7, #24]
 800141e:	615a      	str	r2, [r3, #20]
       
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 8001420:	69bb      	ldr	r3, [r7, #24]
 8001422:	699b      	ldr	r3, [r3, #24]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d004      	beq.n	8001432 <PCD_EP_ISR_Handler+0x432>
 8001428:	8afa      	ldrh	r2, [r7, #22]
 800142a:	69bb      	ldr	r3, [r7, #24]
 800142c:	691b      	ldr	r3, [r3, #16]
 800142e:	429a      	cmp	r2, r3
 8001430:	d206      	bcs.n	8001440 <PCD_EP_ISR_Handler+0x440>
        {
          /* RX COMPLETE */
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8001432:	69bb      	ldr	r3, [r7, #24]
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	4619      	mov	r1, r3
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f005 f9e3 	bl	8006804 <HAL_PCD_DataOutStageCallback>
 800143e:	e008      	b.n	8001452 <PCD_EP_ISR_Handler+0x452>
        }
        else
        {
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	7819      	ldrb	r1, [r3, #0]
 8001444:	69bb      	ldr	r3, [r7, #24]
 8001446:	695a      	ldr	r2, [r3, #20]
 8001448:	69bb      	ldr	r3, [r7, #24]
 800144a:	699b      	ldr	r3, [r3, #24]
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f7ff fc91 	bl	8000d74 <HAL_PCD_EP_Receive>
        }
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0)
 8001452:	89bb      	ldrh	r3, [r7, #12]
 8001454:	b29b      	uxth	r3, r3
 8001456:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800145a:	2b00      	cmp	r3, #0
 800145c:	f000 80f3 	beq.w	8001646 <PCD_EP_ISR_Handler+0x646>
      {
        ep = &hpcd->IN_ep[epindex];
 8001460:	7ffb      	ldrb	r3, [r7, #31]
 8001462:	015b      	lsls	r3, r3, #5
 8001464:	3328      	adds	r3, #40	; 0x28
 8001466:	687a      	ldr	r2, [r7, #4]
 8001468:	4413      	add	r3, r2
 800146a:	61bb      	str	r3, [r7, #24]
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	461a      	mov	r2, r3
 8001472:	7ffb      	ldrb	r3, [r7, #31]
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	4413      	add	r3, r2
 8001478:	881b      	ldrh	r3, [r3, #0]
 800147a:	b29b      	uxth	r3, r3
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	6812      	ldr	r2, [r2, #0]
 8001480:	4611      	mov	r1, r2
 8001482:	7ffa      	ldrb	r2, [r7, #31]
 8001484:	0092      	lsls	r2, r2, #2
 8001486:	440a      	add	r2, r1
 8001488:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800148c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001490:	b29b      	uxth	r3, r3
 8001492:	8013      	strh	r3, [r2, #0]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 8001494:	69bb      	ldr	r3, [r7, #24]
 8001496:	7a9b      	ldrb	r3, [r3, #10]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d12d      	bne.n	80014f8 <PCD_EP_ISR_Handler+0x4f8>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80014a4:	b29b      	uxth	r3, r3
 80014a6:	461a      	mov	r2, r3
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	00db      	lsls	r3, r3, #3
 80014ae:	4413      	add	r3, r2
 80014b0:	3302      	adds	r3, #2
 80014b2:	005b      	lsls	r3, r3, #1
 80014b4:	461a      	mov	r2, r3
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4413      	add	r3, r2
 80014bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	b29b      	uxth	r3, r3
 80014c4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80014c8:	69bb      	ldr	r3, [r7, #24]
 80014ca:	61da      	str	r2, [r3, #28]
          if (ep->xfer_count != 0)
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	69db      	ldr	r3, [r3, #28]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	f000 8085 	beq.w	80015e0 <PCD_EP_ISR_Handler+0x5e0>
          {
            USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6818      	ldr	r0, [r3, #0]
 80014da:	69bb      	ldr	r3, [r7, #24]
 80014dc:	6959      	ldr	r1, [r3, #20]
 80014de:	69bb      	ldr	r3, [r7, #24]
 80014e0:	889a      	ldrh	r2, [r3, #4]
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	69db      	ldr	r3, [r3, #28]
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	f003 f951 	bl	800478e <USB_WritePMA>
 80014ec:	e078      	b.n	80015e0 <PCD_EP_ISR_Handler+0x5e0>
 80014ee:	bf00      	nop
 80014f0:	ffff8080 	.word	0xffff8080
 80014f4:	ffff80c0 	.word	0xffff80c0
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	461a      	mov	r2, r3
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	4413      	add	r3, r2
 8001506:	881b      	ldrh	r3, [r3, #0]
 8001508:	b29b      	uxth	r3, r3
 800150a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800150e:	2b00      	cmp	r3, #0
 8001510:	d027      	beq.n	8001562 <PCD_EP_ISR_Handler+0x562>
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800151a:	b29b      	uxth	r3, r3
 800151c:	461a      	mov	r2, r3
 800151e:	69bb      	ldr	r3, [r7, #24]
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	00db      	lsls	r3, r3, #3
 8001524:	4413      	add	r3, r2
 8001526:	3302      	adds	r3, #2
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	461a      	mov	r2, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4413      	add	r3, r2
 8001532:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	b29b      	uxth	r3, r3
 800153a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800153e:	69bb      	ldr	r3, [r7, #24]
 8001540:	61da      	str	r2, [r3, #28]
            if (ep->xfer_count != 0)
 8001542:	69bb      	ldr	r3, [r7, #24]
 8001544:	69db      	ldr	r3, [r3, #28]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d032      	beq.n	80015b0 <PCD_EP_ISR_Handler+0x5b0>
            {
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6818      	ldr	r0, [r3, #0]
 800154e:	69bb      	ldr	r3, [r7, #24]
 8001550:	6959      	ldr	r1, [r3, #20]
 8001552:	69bb      	ldr	r3, [r7, #24]
 8001554:	88da      	ldrh	r2, [r3, #6]
 8001556:	69bb      	ldr	r3, [r7, #24]
 8001558:	69db      	ldr	r3, [r3, #28]
 800155a:	b29b      	uxth	r3, r3
 800155c:	f003 f917 	bl	800478e <USB_WritePMA>
 8001560:	e026      	b.n	80015b0 <PCD_EP_ISR_Handler+0x5b0>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800156a:	b29b      	uxth	r3, r3
 800156c:	461a      	mov	r2, r3
 800156e:	69bb      	ldr	r3, [r7, #24]
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	00db      	lsls	r3, r3, #3
 8001574:	4413      	add	r3, r2
 8001576:	3306      	adds	r3, #6
 8001578:	005b      	lsls	r3, r3, #1
 800157a:	461a      	mov	r2, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4413      	add	r3, r2
 8001582:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	b29b      	uxth	r3, r3
 800158a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800158e:	69bb      	ldr	r3, [r7, #24]
 8001590:	61da      	str	r2, [r3, #28]
            if (ep->xfer_count != 0)
 8001592:	69bb      	ldr	r3, [r7, #24]
 8001594:	69db      	ldr	r3, [r3, #28]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d00a      	beq.n	80015b0 <PCD_EP_ISR_Handler+0x5b0>
            {
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6818      	ldr	r0, [r3, #0]
 800159e:	69bb      	ldr	r3, [r7, #24]
 80015a0:	6959      	ldr	r1, [r3, #20]
 80015a2:	69bb      	ldr	r3, [r7, #24]
 80015a4:	891a      	ldrh	r2, [r3, #8]
 80015a6:	69bb      	ldr	r3, [r7, #24]
 80015a8:	69db      	ldr	r3, [r3, #28]
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	f003 f8ef 	bl	800478e <USB_WritePMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	461a      	mov	r2, r3
 80015b6:	69bb      	ldr	r3, [r7, #24]
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	4413      	add	r3, r2
 80015be:	881b      	ldrh	r3, [r3, #0]
 80015c0:	b29a      	uxth	r2, r3
 80015c2:	f640 730f 	movw	r3, #3855	; 0xf0f
 80015c6:	4013      	ands	r3, r2
 80015c8:	b299      	uxth	r1, r3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	461a      	mov	r2, r3
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	441a      	add	r2, r3
 80015d8:	4b23      	ldr	r3, [pc, #140]	; (8001668 <PCD_EP_ISR_Handler+0x668>)
 80015da:	430b      	orrs	r3, r1
 80015dc:	b29b      	uxth	r3, r3
 80015de:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80015e8:	b29b      	uxth	r3, r3
 80015ea:	461a      	mov	r2, r3
 80015ec:	69bb      	ldr	r3, [r7, #24]
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	00db      	lsls	r3, r3, #3
 80015f2:	4413      	add	r3, r2
 80015f4:	3302      	adds	r3, #2
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	461a      	mov	r2, r3
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4413      	add	r3, r2
 8001600:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	b29b      	uxth	r3, r3
 8001608:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800160c:	69bb      	ldr	r3, [r7, #24]
 800160e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff+=ep->xfer_count;
 8001610:	69bb      	ldr	r3, [r7, #24]
 8001612:	695a      	ldr	r2, [r3, #20]
 8001614:	69bb      	ldr	r3, [r7, #24]
 8001616:	69db      	ldr	r3, [r3, #28]
 8001618:	441a      	add	r2, r3
 800161a:	69bb      	ldr	r3, [r7, #24]
 800161c:	615a      	str	r2, [r3, #20]
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
 800161e:	69bb      	ldr	r3, [r7, #24]
 8001620:	699b      	ldr	r3, [r3, #24]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d106      	bne.n	8001634 <PCD_EP_ISR_Handler+0x634>
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001626:	69bb      	ldr	r3, [r7, #24]
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	4619      	mov	r1, r3
 800162c:	6878      	ldr	r0, [r7, #4]
 800162e:	f005 f901 	bl	8006834 <HAL_PCD_DataInStageCallback>
 8001632:	e008      	b.n	8001646 <PCD_EP_ISR_Handler+0x646>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8001634:	69bb      	ldr	r3, [r7, #24]
 8001636:	7819      	ldrb	r1, [r3, #0]
 8001638:	69bb      	ldr	r3, [r7, #24]
 800163a:	695a      	ldr	r2, [r3, #20]
 800163c:	69bb      	ldr	r3, [r7, #24]
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f7ff fbf7 	bl	8000e34 <HAL_PCD_EP_Transmit>
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800164e:	b29b      	uxth	r3, r3
 8001650:	461a      	mov	r2, r3
 8001652:	81fa      	strh	r2, [r7, #14]
 8001654:	b21b      	sxth	r3, r3
 8001656:	2b00      	cmp	r3, #0
 8001658:	f6ff ace1 	blt.w	800101e <PCD_EP_ISR_Handler+0x1e>
        }
      } 
    }
  }
  return HAL_OK;
 800165c:	2300      	movs	r3, #0
}
 800165e:	4618      	mov	r0, r3
 8001660:	3724      	adds	r7, #36	; 0x24
 8001662:	46bd      	mov	sp, r7
 8001664:	bd90      	pop	{r4, r7, pc}
 8001666:	bf00      	nop
 8001668:	ffffc080 	.word	0xffffc080

0800166c <HAL_PCDEx_PMAConfig>:
HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, 
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)

{
 800166c:	b480      	push	{r7}
 800166e:	b087      	sub	sp, #28
 8001670:	af00      	add	r7, sp, #0
 8001672:	60f8      	str	r0, [r7, #12]
 8001674:	607b      	str	r3, [r7, #4]
 8001676:	460b      	mov	r3, r1
 8001678:	817b      	strh	r3, [r7, #10]
 800167a:	4613      	mov	r3, r2
 800167c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep = NULL;
 800167e:	2300      	movs	r3, #0
 8001680:	617b      	str	r3, [r7, #20]
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
 8001682:	897b      	ldrh	r3, [r7, #10]
 8001684:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001688:	b29b      	uxth	r3, r3
 800168a:	2b00      	cmp	r3, #0
 800168c:	d008      	beq.n	80016a0 <HAL_PCDEx_PMAConfig+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800168e:	897b      	ldrh	r3, [r7, #10]
 8001690:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001694:	015b      	lsls	r3, r3, #5
 8001696:	3328      	adds	r3, #40	; 0x28
 8001698:	68fa      	ldr	r2, [r7, #12]
 800169a:	4413      	add	r3, r2
 800169c:	617b      	str	r3, [r7, #20]
 800169e:	e006      	b.n	80016ae <HAL_PCDEx_PMAConfig+0x42>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80016a0:	897b      	ldrh	r3, [r7, #10]
 80016a2:	015b      	lsls	r3, r3, #5
 80016a4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80016a8:	68fa      	ldr	r2, [r7, #12]
 80016aa:	4413      	add	r3, r2
 80016ac:	617b      	str	r3, [r7, #20]
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80016ae:	893b      	ldrh	r3, [r7, #8]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d107      	bne.n	80016c4 <HAL_PCDEx_PMAConfig+0x58>
  {
    /*Single Buffer*/
    ep->doublebuffer = 0;
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	2200      	movs	r2, #0
 80016b8:	729a      	strb	r2, [r3, #10]
    /*Configure te PMA*/
    ep->pmaadress = (uint16_t)pmaadress;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	b29a      	uxth	r2, r3
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	809a      	strh	r2, [r3, #4]
 80016c2:	e00b      	b.n	80016dc <HAL_PCDEx_PMAConfig+0x70>
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1;
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	2201      	movs	r2, #1
 80016c8:	729a      	strb	r2, [r3, #10]
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	b29a      	uxth	r2, r3
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	80da      	strh	r2, [r3, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	0c1b      	lsrs	r3, r3, #16
 80016d6:	b29a      	uxth	r2, r3
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	811a      	strh	r2, [r3, #8]
  }
  
  return HAL_OK; 
 80016dc:	2300      	movs	r3, #0
}
 80016de:	4618      	mov	r0, r3
 80016e0:	371c      	adds	r7, #28
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bc80      	pop	{r7}
 80016e6:	4770      	bx	lr

080016e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b0e4      	sub	sp, #400	; 0x190
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	1d3b      	adds	r3, r7, #4
 80016f0:	6018      	str	r0, [r3, #0]
   uint32_t tickstart = 0;
 80016f2:	2300      	movs	r3, #0
 80016f4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016f8:	1d3b      	adds	r3, r7, #4
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	2b00      	cmp	r3, #0
 8001704:	f000 8140 	beq.w	8001988 <HAL_RCC_OscConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001708:	4bb8      	ldr	r3, [pc, #736]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	f003 030c 	and.w	r3, r3, #12
 8001710:	2b04      	cmp	r3, #4
 8001712:	d00c      	beq.n	800172e <HAL_RCC_OscConfig+0x46>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001714:	4bb5      	ldr	r3, [pc, #724]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	f003 030c 	and.w	r3, r3, #12
 800171c:	2b08      	cmp	r3, #8
 800171e:	d14f      	bne.n	80017c0 <HAL_RCC_OscConfig+0xd8>
 8001720:	4bb2      	ldr	r3, [pc, #712]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001728:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800172c:	d148      	bne.n	80017c0 <HAL_RCC_OscConfig+0xd8>
 800172e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001732:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001736:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800173a:	fa93 f3a3 	rbit	r3, r3
 800173e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001742:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001746:	fab3 f383 	clz	r3, r3
 800174a:	b2db      	uxtb	r3, r3
 800174c:	095b      	lsrs	r3, r3, #5
 800174e:	b2db      	uxtb	r3, r3
 8001750:	f043 0301 	orr.w	r3, r3, #1
 8001754:	b2db      	uxtb	r3, r3
 8001756:	2b01      	cmp	r3, #1
 8001758:	d102      	bne.n	8001760 <HAL_RCC_OscConfig+0x78>
 800175a:	4ba4      	ldr	r3, [pc, #656]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	e00b      	b.n	8001778 <HAL_RCC_OscConfig+0x90>
 8001760:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001764:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001768:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800176c:	fa93 f3a3 	rbit	r3, r3
 8001770:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8001774:	4b9d      	ldr	r3, [pc, #628]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 8001776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001778:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800177c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001780:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001784:	fa92 f2a2 	rbit	r2, r2
 8001788:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return(result);
 800178c:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001790:	fab2 f282 	clz	r2, r2
 8001794:	b252      	sxtb	r2, r2
 8001796:	f042 0220 	orr.w	r2, r2, #32
 800179a:	b252      	sxtb	r2, r2
 800179c:	b2d2      	uxtb	r2, r2
 800179e:	f002 021f 	and.w	r2, r2, #31
 80017a2:	40d3      	lsrs	r3, r2
 80017a4:	f003 0301 	and.w	r3, r3, #1
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	f000 80ec 	beq.w	8001986 <HAL_RCC_OscConfig+0x29e>
 80017ae:	1d3b      	adds	r3, r7, #4
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	f040 80e6 	bne.w	8001986 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	f000 bdab 	b.w	8002316 <HAL_RCC_OscConfig+0xc2e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017c0:	1d3b      	adds	r3, r7, #4
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017ca:	d106      	bne.n	80017da <HAL_RCC_OscConfig+0xf2>
 80017cc:	4b87      	ldr	r3, [pc, #540]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a86      	ldr	r2, [pc, #536]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 80017d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017d6:	6013      	str	r3, [r2, #0]
 80017d8:	e030      	b.n	800183c <HAL_RCC_OscConfig+0x154>
 80017da:	1d3b      	adds	r3, r7, #4
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d10c      	bne.n	80017fe <HAL_RCC_OscConfig+0x116>
 80017e4:	4b81      	ldr	r3, [pc, #516]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a80      	ldr	r2, [pc, #512]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 80017ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017ee:	6013      	str	r3, [r2, #0]
 80017f0:	4b7e      	ldr	r3, [pc, #504]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a7d      	ldr	r2, [pc, #500]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 80017f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017fa:	6013      	str	r3, [r2, #0]
 80017fc:	e01e      	b.n	800183c <HAL_RCC_OscConfig+0x154>
 80017fe:	1d3b      	adds	r3, r7, #4
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001808:	d10c      	bne.n	8001824 <HAL_RCC_OscConfig+0x13c>
 800180a:	4b78      	ldr	r3, [pc, #480]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a77      	ldr	r2, [pc, #476]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 8001810:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001814:	6013      	str	r3, [r2, #0]
 8001816:	4b75      	ldr	r3, [pc, #468]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a74      	ldr	r2, [pc, #464]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 800181c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001820:	6013      	str	r3, [r2, #0]
 8001822:	e00b      	b.n	800183c <HAL_RCC_OscConfig+0x154>
 8001824:	4b71      	ldr	r3, [pc, #452]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a70      	ldr	r2, [pc, #448]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 800182a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800182e:	6013      	str	r3, [r2, #0]
 8001830:	4b6e      	ldr	r3, [pc, #440]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a6d      	ldr	r2, [pc, #436]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 8001836:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800183a:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800183c:	1d3b      	adds	r3, r7, #4
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d04f      	beq.n	80018e6 <HAL_RCC_OscConfig+0x1fe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001846:	f7fe fcc9 	bl	80001dc <HAL_GetTick>
 800184a:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800184e:	e00a      	b.n	8001866 <HAL_RCC_OscConfig+0x17e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001850:	f7fe fcc4 	bl	80001dc <HAL_GetTick>
 8001854:	4602      	mov	r2, r0
 8001856:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800185a:	1ad3      	subs	r3, r2, r3
 800185c:	2b64      	cmp	r3, #100	; 0x64
 800185e:	d902      	bls.n	8001866 <HAL_RCC_OscConfig+0x17e>
          {
            return HAL_TIMEOUT;
 8001860:	2303      	movs	r3, #3
 8001862:	f000 bd58 	b.w	8002316 <HAL_RCC_OscConfig+0xc2e>
 8001866:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800186a:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800186e:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8001872:	fa93 f3a3 	rbit	r3, r3
 8001876:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
  return(result);
 800187a:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800187e:	fab3 f383 	clz	r3, r3
 8001882:	b2db      	uxtb	r3, r3
 8001884:	095b      	lsrs	r3, r3, #5
 8001886:	b2db      	uxtb	r3, r3
 8001888:	f043 0301 	orr.w	r3, r3, #1
 800188c:	b2db      	uxtb	r3, r3
 800188e:	2b01      	cmp	r3, #1
 8001890:	d102      	bne.n	8001898 <HAL_RCC_OscConfig+0x1b0>
 8001892:	4b56      	ldr	r3, [pc, #344]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	e00b      	b.n	80018b0 <HAL_RCC_OscConfig+0x1c8>
 8001898:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800189c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018a0:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80018a4:	fa93 f3a3 	rbit	r3, r3
 80018a8:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
 80018ac:	4b4f      	ldr	r3, [pc, #316]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 80018ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80018b4:	f8c7 2160 	str.w	r2, [r7, #352]	; 0x160
 80018b8:	f8d7 2160 	ldr.w	r2, [r7, #352]	; 0x160
 80018bc:	fa92 f2a2 	rbit	r2, r2
 80018c0:	f8c7 215c 	str.w	r2, [r7, #348]	; 0x15c
  return(result);
 80018c4:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 80018c8:	fab2 f282 	clz	r2, r2
 80018cc:	b252      	sxtb	r2, r2
 80018ce:	f042 0220 	orr.w	r2, r2, #32
 80018d2:	b252      	sxtb	r2, r2
 80018d4:	b2d2      	uxtb	r2, r2
 80018d6:	f002 021f 	and.w	r2, r2, #31
 80018da:	40d3      	lsrs	r3, r2
 80018dc:	f003 0301 	and.w	r3, r3, #1
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d0b5      	beq.n	8001850 <HAL_RCC_OscConfig+0x168>
 80018e4:	e050      	b.n	8001988 <HAL_RCC_OscConfig+0x2a0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e6:	f7fe fc79 	bl	80001dc <HAL_GetTick>
 80018ea:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ee:	e00a      	b.n	8001906 <HAL_RCC_OscConfig+0x21e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018f0:	f7fe fc74 	bl	80001dc <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80018fa:	1ad3      	subs	r3, r2, r3
 80018fc:	2b64      	cmp	r3, #100	; 0x64
 80018fe:	d902      	bls.n	8001906 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001900:	2303      	movs	r3, #3
 8001902:	f000 bd08 	b.w	8002316 <HAL_RCC_OscConfig+0xc2e>
 8001906:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800190a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800190e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001912:	fa93 f3a3 	rbit	r3, r3
 8001916:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
  return(result);
 800191a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800191e:	fab3 f383 	clz	r3, r3
 8001922:	b2db      	uxtb	r3, r3
 8001924:	095b      	lsrs	r3, r3, #5
 8001926:	b2db      	uxtb	r3, r3
 8001928:	f043 0301 	orr.w	r3, r3, #1
 800192c:	b2db      	uxtb	r3, r3
 800192e:	2b01      	cmp	r3, #1
 8001930:	d102      	bne.n	8001938 <HAL_RCC_OscConfig+0x250>
 8001932:	4b2e      	ldr	r3, [pc, #184]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	e00b      	b.n	8001950 <HAL_RCC_OscConfig+0x268>
 8001938:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800193c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001940:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001944:	fa93 f3a3 	rbit	r3, r3
 8001948:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800194c:	4b27      	ldr	r3, [pc, #156]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 800194e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001950:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001954:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8001958:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800195c:	fa92 f2a2 	rbit	r2, r2
 8001960:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return(result);
 8001964:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001968:	fab2 f282 	clz	r2, r2
 800196c:	b252      	sxtb	r2, r2
 800196e:	f042 0220 	orr.w	r2, r2, #32
 8001972:	b252      	sxtb	r2, r2
 8001974:	b2d2      	uxtb	r2, r2
 8001976:	f002 021f 	and.w	r2, r2, #31
 800197a:	40d3      	lsrs	r3, r2
 800197c:	f003 0301 	and.w	r3, r3, #1
 8001980:	2b00      	cmp	r3, #0
 8001982:	d1b5      	bne.n	80018f0 <HAL_RCC_OscConfig+0x208>
 8001984:	e000      	b.n	8001988 <HAL_RCC_OscConfig+0x2a0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001986:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001988:	1d3b      	adds	r3, r7, #4
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 0302 	and.w	r3, r3, #2
 8001992:	2b00      	cmp	r3, #0
 8001994:	f000 8152 	beq.w	8001c3c <HAL_RCC_OscConfig+0x554>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001998:	4b14      	ldr	r3, [pc, #80]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f003 030c 	and.w	r3, r3, #12
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d00b      	beq.n	80019bc <HAL_RCC_OscConfig+0x2d4>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80019a4:	4b11      	ldr	r3, [pc, #68]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f003 030c 	and.w	r3, r3, #12
 80019ac:	2b08      	cmp	r3, #8
 80019ae:	d165      	bne.n	8001a7c <HAL_RCC_OscConfig+0x394>
 80019b0:	4b0e      	ldr	r3, [pc, #56]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d15f      	bne.n	8001a7c <HAL_RCC_OscConfig+0x394>
 80019bc:	2302      	movs	r3, #2
 80019be:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019c2:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80019c6:	fa93 f3a3 	rbit	r3, r3
 80019ca:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
  return(result);
 80019ce:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019d2:	fab3 f383 	clz	r3, r3
 80019d6:	b2db      	uxtb	r3, r3
 80019d8:	095b      	lsrs	r3, r3, #5
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	f043 0301 	orr.w	r3, r3, #1
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	d104      	bne.n	80019f0 <HAL_RCC_OscConfig+0x308>
 80019e6:	4b01      	ldr	r3, [pc, #4]	; (80019ec <HAL_RCC_OscConfig+0x304>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	e00c      	b.n	8001a06 <HAL_RCC_OscConfig+0x31e>
 80019ec:	40021000 	.word	0x40021000
 80019f0:	2302      	movs	r3, #2
 80019f2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80019fa:	fa93 f3a3 	rbit	r3, r3
 80019fe:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8001a02:	4bd1      	ldr	r3, [pc, #836]	; (8001d48 <HAL_RCC_OscConfig+0x660>)
 8001a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a06:	2202      	movs	r2, #2
 8001a08:	f8c7 2130 	str.w	r2, [r7, #304]	; 0x130
 8001a0c:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 8001a10:	fa92 f2a2 	rbit	r2, r2
 8001a14:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
  return(result);
 8001a18:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8001a1c:	fab2 f282 	clz	r2, r2
 8001a20:	b252      	sxtb	r2, r2
 8001a22:	f042 0220 	orr.w	r2, r2, #32
 8001a26:	b252      	sxtb	r2, r2
 8001a28:	b2d2      	uxtb	r2, r2
 8001a2a:	f002 021f 	and.w	r2, r2, #31
 8001a2e:	40d3      	lsrs	r3, r2
 8001a30:	f003 0301 	and.w	r3, r3, #1
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d007      	beq.n	8001a48 <HAL_RCC_OscConfig+0x360>
 8001a38:	1d3b      	adds	r3, r7, #4
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	691b      	ldr	r3, [r3, #16]
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d002      	beq.n	8001a48 <HAL_RCC_OscConfig+0x360>
      {
        return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	f000 bc67 	b.w	8002316 <HAL_RCC_OscConfig+0xc2e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a48:	4bbf      	ldr	r3, [pc, #764]	; (8001d48 <HAL_RCC_OscConfig+0x660>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a50:	1d3b      	adds	r3, r7, #4
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	6959      	ldr	r1, [r3, #20]
 8001a56:	23f8      	movs	r3, #248	; 0xf8
 8001a58:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a5c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001a60:	fa93 f3a3 	rbit	r3, r3
 8001a64:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  return(result);
 8001a68:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001a6c:	fab3 f383 	clz	r3, r3
 8001a70:	fa01 f303 	lsl.w	r3, r1, r3
 8001a74:	49b4      	ldr	r1, [pc, #720]	; (8001d48 <HAL_RCC_OscConfig+0x660>)
 8001a76:	4313      	orrs	r3, r2
 8001a78:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a7a:	e0df      	b.n	8001c3c <HAL_RCC_OscConfig+0x554>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a7c:	1d3b      	adds	r3, r7, #4
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	691b      	ldr	r3, [r3, #16]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d07a      	beq.n	8001b7c <HAL_RCC_OscConfig+0x494>
 8001a86:	2301      	movs	r3, #1
 8001a88:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a8c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001a90:	fa93 f3a3 	rbit	r3, r3
 8001a94:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  return(result);
 8001a98:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a9c:	fab3 f383 	clz	r3, r3
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001aa6:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001aaa:	461a      	mov	r2, r3
 8001aac:	2301      	movs	r3, #1
 8001aae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab0:	f7fe fb94 	bl	80001dc <HAL_GetTick>
 8001ab4:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ab8:	e00a      	b.n	8001ad0 <HAL_RCC_OscConfig+0x3e8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001aba:	f7fe fb8f 	bl	80001dc <HAL_GetTick>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	2b02      	cmp	r3, #2
 8001ac8:	d902      	bls.n	8001ad0 <HAL_RCC_OscConfig+0x3e8>
          {
            return HAL_TIMEOUT;
 8001aca:	2303      	movs	r3, #3
 8001acc:	f000 bc23 	b.w	8002316 <HAL_RCC_OscConfig+0xc2e>
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ad6:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001ada:	fa93 f3a3 	rbit	r3, r3
 8001ade:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  return(result);
 8001ae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ae6:	fab3 f383 	clz	r3, r3
 8001aea:	b2db      	uxtb	r3, r3
 8001aec:	095b      	lsrs	r3, r3, #5
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	f043 0301 	orr.w	r3, r3, #1
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d102      	bne.n	8001b00 <HAL_RCC_OscConfig+0x418>
 8001afa:	4b93      	ldr	r3, [pc, #588]	; (8001d48 <HAL_RCC_OscConfig+0x660>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	e00a      	b.n	8001b16 <HAL_RCC_OscConfig+0x42e>
 8001b00:	2302      	movs	r3, #2
 8001b02:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b06:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001b0a:	fa93 f3a3 	rbit	r3, r3
 8001b0e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8001b12:	4b8d      	ldr	r3, [pc, #564]	; (8001d48 <HAL_RCC_OscConfig+0x660>)
 8001b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b16:	2202      	movs	r2, #2
 8001b18:	f8c7 2108 	str.w	r2, [r7, #264]	; 0x108
 8001b1c:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8001b20:	fa92 f2a2 	rbit	r2, r2
 8001b24:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
  return(result);
 8001b28:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8001b2c:	fab2 f282 	clz	r2, r2
 8001b30:	b252      	sxtb	r2, r2
 8001b32:	f042 0220 	orr.w	r2, r2, #32
 8001b36:	b252      	sxtb	r2, r2
 8001b38:	b2d2      	uxtb	r2, r2
 8001b3a:	f002 021f 	and.w	r2, r2, #31
 8001b3e:	40d3      	lsrs	r3, r2
 8001b40:	f003 0301 	and.w	r3, r3, #1
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d0b8      	beq.n	8001aba <HAL_RCC_OscConfig+0x3d2>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b48:	4b7f      	ldr	r3, [pc, #508]	; (8001d48 <HAL_RCC_OscConfig+0x660>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b50:	1d3b      	adds	r3, r7, #4
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	6959      	ldr	r1, [r3, #20]
 8001b56:	23f8      	movs	r3, #248	; 0xf8
 8001b58:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b5c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001b60:	fa93 f3a3 	rbit	r3, r3
 8001b64:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  return(result);
 8001b68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001b6c:	fab3 f383 	clz	r3, r3
 8001b70:	fa01 f303 	lsl.w	r3, r1, r3
 8001b74:	4974      	ldr	r1, [pc, #464]	; (8001d48 <HAL_RCC_OscConfig+0x660>)
 8001b76:	4313      	orrs	r3, r2
 8001b78:	600b      	str	r3, [r1, #0]
 8001b7a:	e05f      	b.n	8001c3c <HAL_RCC_OscConfig+0x554>
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b82:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001b86:	fa93 f3a3 	rbit	r3, r3
 8001b8a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  return(result);
 8001b8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b92:	fab3 f383 	clz	r3, r3
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001b9c:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba6:	f7fe fb19 	bl	80001dc <HAL_GetTick>
 8001baa:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bae:	e009      	b.n	8001bc4 <HAL_RCC_OscConfig+0x4dc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bb0:	f7fe fb14 	bl	80001dc <HAL_GetTick>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001bba:	1ad3      	subs	r3, r2, r3
 8001bbc:	2b02      	cmp	r3, #2
 8001bbe:	d901      	bls.n	8001bc4 <HAL_RCC_OscConfig+0x4dc>
          {
            return HAL_TIMEOUT;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	e3a8      	b.n	8002316 <HAL_RCC_OscConfig+0xc2e>
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bca:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8001bce:	fa93 f3a3 	rbit	r3, r3
 8001bd2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  return(result);
 8001bd6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bda:	fab3 f383 	clz	r3, r3
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	095b      	lsrs	r3, r3, #5
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	f043 0301 	orr.w	r3, r3, #1
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d102      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x50c>
 8001bee:	4b56      	ldr	r3, [pc, #344]	; (8001d48 <HAL_RCC_OscConfig+0x660>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	e00a      	b.n	8001c0a <HAL_RCC_OscConfig+0x522>
 8001bf4:	2302      	movs	r3, #2
 8001bf6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bfa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001bfe:	fa93 f3a3 	rbit	r3, r3
 8001c02:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001c06:	4b50      	ldr	r3, [pc, #320]	; (8001d48 <HAL_RCC_OscConfig+0x660>)
 8001c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0a:	2202      	movs	r2, #2
 8001c0c:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8001c10:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8001c14:	fa92 f2a2 	rbit	r2, r2
 8001c18:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
  return(result);
 8001c1c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8001c20:	fab2 f282 	clz	r2, r2
 8001c24:	b252      	sxtb	r2, r2
 8001c26:	f042 0220 	orr.w	r2, r2, #32
 8001c2a:	b252      	sxtb	r2, r2
 8001c2c:	b2d2      	uxtb	r2, r2
 8001c2e:	f002 021f 	and.w	r2, r2, #31
 8001c32:	40d3      	lsrs	r3, r2
 8001c34:	f003 0301 	and.w	r3, r3, #1
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d1b9      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c3c:	1d3b      	adds	r3, r7, #4
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 0308 	and.w	r3, r3, #8
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	f000 80b0 	beq.w	8001dac <HAL_RCC_OscConfig+0x6c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c4c:	1d3b      	adds	r3, r7, #4
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	699b      	ldr	r3, [r3, #24]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d054      	beq.n	8001d00 <HAL_RCC_OscConfig+0x618>
 8001c56:	2301      	movs	r3, #1
 8001c58:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c5c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001c60:	fa93 f3a3 	rbit	r3, r3
 8001c64:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  return(result);
 8001c68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c6c:	fab3 f383 	clz	r3, r3
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	461a      	mov	r2, r3
 8001c74:	4b35      	ldr	r3, [pc, #212]	; (8001d4c <HAL_RCC_OscConfig+0x664>)
 8001c76:	4413      	add	r3, r2
 8001c78:	461a      	mov	r2, r3
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c7e:	f7fe faad 	bl	80001dc <HAL_GetTick>
 8001c82:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c86:	e009      	b.n	8001c9c <HAL_RCC_OscConfig+0x5b4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c88:	f7fe faa8 	bl	80001dc <HAL_GetTick>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	2b02      	cmp	r3, #2
 8001c96:	d901      	bls.n	8001c9c <HAL_RCC_OscConfig+0x5b4>
        {
          return HAL_TIMEOUT;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	e33c      	b.n	8002316 <HAL_RCC_OscConfig+0xc2e>
 8001c9c:	2302      	movs	r3, #2
 8001c9e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ca2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001ca6:	fa93 f3a3 	rbit	r3, r3
 8001caa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001cae:	2302      	movs	r3, #2
 8001cb0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001cb4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001cb8:	fa93 f3a3 	rbit	r3, r3
 8001cbc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cc0:	4b21      	ldr	r3, [pc, #132]	; (8001d48 <HAL_RCC_OscConfig+0x660>)
 8001cc2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001cc4:	2302      	movs	r3, #2
 8001cc6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001cca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001cce:	fa93 f3a3 	rbit	r3, r3
 8001cd2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  return(result);
 8001cd6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001cda:	fab3 f383 	clz	r3, r3
 8001cde:	b25b      	sxtb	r3, r3
 8001ce0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001ce4:	b25b      	sxtb	r3, r3
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	f003 031f 	and.w	r3, r3, #31
 8001cec:	fa22 f303 	lsr.w	r3, r2, r3
 8001cf0:	f003 0301 	and.w	r3, r3, #1
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d0c7      	beq.n	8001c88 <HAL_RCC_OscConfig+0x5a0>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      HAL_Delay(1);
 8001cf8:	2001      	movs	r0, #1
 8001cfa:	f7fe fa79 	bl	80001f0 <HAL_Delay>
 8001cfe:	e055      	b.n	8001dac <HAL_RCC_OscConfig+0x6c4>
 8001d00:	2301      	movs	r3, #1
 8001d02:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d06:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001d0a:	fa93 f3a3 	rbit	r3, r3
 8001d0e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return(result);
 8001d12:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d16:	fab3 f383 	clz	r3, r3
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	4b0b      	ldr	r3, [pc, #44]	; (8001d4c <HAL_RCC_OscConfig+0x664>)
 8001d20:	4413      	add	r3, r2
 8001d22:	461a      	mov	r2, r3
 8001d24:	2300      	movs	r3, #0
 8001d26:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d28:	f7fe fa58 	bl	80001dc <HAL_GetTick>
 8001d2c:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d30:	e00e      	b.n	8001d50 <HAL_RCC_OscConfig+0x668>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d32:	f7fe fa53 	bl	80001dc <HAL_GetTick>
 8001d36:	4602      	mov	r2, r0
 8001d38:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	2b02      	cmp	r3, #2
 8001d40:	d906      	bls.n	8001d50 <HAL_RCC_OscConfig+0x668>
        {
          return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e2e7      	b.n	8002316 <HAL_RCC_OscConfig+0xc2e>
 8001d46:	bf00      	nop
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	42420480 	.word	0x42420480
 8001d50:	2302      	movs	r3, #2
 8001d52:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d56:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001d5a:	fa93 f3a3 	rbit	r3, r3
 8001d5e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8001d62:	2302      	movs	r3, #2
 8001d64:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001d68:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001d6c:	fa93 f3a3 	rbit	r3, r3
 8001d70:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d74:	4bb7      	ldr	r3, [pc, #732]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001d76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d78:	2302      	movs	r3, #2
 8001d7a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001d7e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001d82:	fa93 f3a3 	rbit	r3, r3
 8001d86:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return(result);
 8001d8a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001d8e:	fab3 f383 	clz	r3, r3
 8001d92:	b25b      	sxtb	r3, r3
 8001d94:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001d98:	b25b      	sxtb	r3, r3
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	f003 031f 	and.w	r3, r3, #31
 8001da0:	fa22 f303 	lsr.w	r3, r2, r3
 8001da4:	f003 0301 	and.w	r3, r3, #1
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d1c2      	bne.n	8001d32 <HAL_RCC_OscConfig+0x64a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dac:	1d3b      	adds	r3, r7, #4
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0304 	and.w	r3, r3, #4
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	f000 811a 	beq.w	8001ff0 <HAL_RCC_OscConfig+0x908>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dbc:	4ba5      	ldr	r3, [pc, #660]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001dbe:	69db      	ldr	r3, [r3, #28]
 8001dc0:	4aa4      	ldr	r2, [pc, #656]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001dc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dc6:	61d3      	str	r3, [r2, #28]
 8001dc8:	4ba2      	ldr	r3, [pc, #648]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001dca:	69db      	ldr	r3, [r3, #28]
 8001dcc:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001dd0:	f107 0308 	add.w	r3, r7, #8
 8001dd4:	601a      	str	r2, [r3, #0]
 8001dd6:	f107 0308 	add.w	r3, r7, #8
 8001dda:	681b      	ldr	r3, [r3, #0]
    
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ddc:	4b9e      	ldr	r3, [pc, #632]	; (8002058 <HAL_RCC_OscConfig+0x970>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a9d      	ldr	r2, [pc, #628]	; (8002058 <HAL_RCC_OscConfig+0x970>)
 8001de2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001de6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001de8:	f7fe f9f8 	bl	80001dc <HAL_GetTick>
 8001dec:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001df0:	e009      	b.n	8001e06 <HAL_RCC_OscConfig+0x71e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001df2:	f7fe f9f3 	bl	80001dc <HAL_GetTick>
 8001df6:	4602      	mov	r2, r0
 8001df8:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	2b64      	cmp	r3, #100	; 0x64
 8001e00:	d901      	bls.n	8001e06 <HAL_RCC_OscConfig+0x71e>
        {
          return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	e287      	b.n	8002316 <HAL_RCC_OscConfig+0xc2e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001e06:	4b94      	ldr	r3, [pc, #592]	; (8002058 <HAL_RCC_OscConfig+0x970>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d0ef      	beq.n	8001df2 <HAL_RCC_OscConfig+0x70a>
        }
      }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e12:	1d3b      	adds	r3, r7, #4
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d106      	bne.n	8001e2a <HAL_RCC_OscConfig+0x742>
 8001e1c:	4b8d      	ldr	r3, [pc, #564]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001e1e:	6a1b      	ldr	r3, [r3, #32]
 8001e20:	4a8c      	ldr	r2, [pc, #560]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001e22:	f043 0301 	orr.w	r3, r3, #1
 8001e26:	6213      	str	r3, [r2, #32]
 8001e28:	e02f      	b.n	8001e8a <HAL_RCC_OscConfig+0x7a2>
 8001e2a:	1d3b      	adds	r3, r7, #4
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d10c      	bne.n	8001e4e <HAL_RCC_OscConfig+0x766>
 8001e34:	4b87      	ldr	r3, [pc, #540]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001e36:	6a1b      	ldr	r3, [r3, #32]
 8001e38:	4a86      	ldr	r2, [pc, #536]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001e3a:	f023 0301 	bic.w	r3, r3, #1
 8001e3e:	6213      	str	r3, [r2, #32]
 8001e40:	4b84      	ldr	r3, [pc, #528]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001e42:	6a1b      	ldr	r3, [r3, #32]
 8001e44:	4a83      	ldr	r2, [pc, #524]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001e46:	f023 0304 	bic.w	r3, r3, #4
 8001e4a:	6213      	str	r3, [r2, #32]
 8001e4c:	e01d      	b.n	8001e8a <HAL_RCC_OscConfig+0x7a2>
 8001e4e:	1d3b      	adds	r3, r7, #4
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	2b05      	cmp	r3, #5
 8001e56:	d10c      	bne.n	8001e72 <HAL_RCC_OscConfig+0x78a>
 8001e58:	4b7e      	ldr	r3, [pc, #504]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001e5a:	6a1b      	ldr	r3, [r3, #32]
 8001e5c:	4a7d      	ldr	r2, [pc, #500]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001e5e:	f043 0304 	orr.w	r3, r3, #4
 8001e62:	6213      	str	r3, [r2, #32]
 8001e64:	4b7b      	ldr	r3, [pc, #492]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001e66:	6a1b      	ldr	r3, [r3, #32]
 8001e68:	4a7a      	ldr	r2, [pc, #488]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001e6a:	f043 0301 	orr.w	r3, r3, #1
 8001e6e:	6213      	str	r3, [r2, #32]
 8001e70:	e00b      	b.n	8001e8a <HAL_RCC_OscConfig+0x7a2>
 8001e72:	4b78      	ldr	r3, [pc, #480]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001e74:	6a1b      	ldr	r3, [r3, #32]
 8001e76:	4a77      	ldr	r2, [pc, #476]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001e78:	f023 0301 	bic.w	r3, r3, #1
 8001e7c:	6213      	str	r3, [r2, #32]
 8001e7e:	4b75      	ldr	r3, [pc, #468]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001e80:	6a1b      	ldr	r3, [r3, #32]
 8001e82:	4a74      	ldr	r2, [pc, #464]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001e84:	f023 0304 	bic.w	r3, r3, #4
 8001e88:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e8a:	1d3b      	adds	r3, r7, #4
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d055      	beq.n	8001f40 <HAL_RCC_OscConfig+0x858>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e94:	f7fe f9a2 	bl	80001dc <HAL_GetTick>
 8001e98:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e9c:	e00b      	b.n	8001eb6 <HAL_RCC_OscConfig+0x7ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e9e:	f7fe f99d 	bl	80001dc <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d901      	bls.n	8001eb6 <HAL_RCC_OscConfig+0x7ce>
        {
          return HAL_TIMEOUT;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	e22f      	b.n	8002316 <HAL_RCC_OscConfig+0xc2e>
 8001eb6:	2302      	movs	r3, #2
 8001eb8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ebc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001ec0:	fa93 f3a3 	rbit	r3, r3
 8001ec4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001ec8:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001ecc:	2202      	movs	r2, #2
 8001ece:	601a      	str	r2, [r3, #0]
 8001ed0:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	fa93 f2a3 	rbit	r2, r3
 8001eda:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001ede:	601a      	str	r2, [r3, #0]
  return(result);
 8001ee0:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001ee4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ee6:	fab3 f383 	clz	r3, r3
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	095b      	lsrs	r3, r3, #5
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	f043 0302 	orr.w	r3, r3, #2
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d102      	bne.n	8001f00 <HAL_RCC_OscConfig+0x818>
 8001efa:	4b56      	ldr	r3, [pc, #344]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001efc:	6a1b      	ldr	r3, [r3, #32]
 8001efe:	e001      	b.n	8001f04 <HAL_RCC_OscConfig+0x81c>
 8001f00:	4b54      	ldr	r3, [pc, #336]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f04:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001f08:	2102      	movs	r1, #2
 8001f0a:	6011      	str	r1, [r2, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f0c:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001f10:	6812      	ldr	r2, [r2, #0]
 8001f12:	fa92 f1a2 	rbit	r1, r2
 8001f16:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001f1a:	6011      	str	r1, [r2, #0]
  return(result);
 8001f1c:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001f20:	6812      	ldr	r2, [r2, #0]
 8001f22:	fab2 f282 	clz	r2, r2
 8001f26:	b252      	sxtb	r2, r2
 8001f28:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f2c:	b252      	sxtb	r2, r2
 8001f2e:	b2d2      	uxtb	r2, r2
 8001f30:	f002 021f 	and.w	r2, r2, #31
 8001f34:	40d3      	lsrs	r3, r2
 8001f36:	f003 0301 	and.w	r3, r3, #1
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d0af      	beq.n	8001e9e <HAL_RCC_OscConfig+0x7b6>
 8001f3e:	e057      	b.n	8001ff0 <HAL_RCC_OscConfig+0x908>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f40:	f7fe f94c 	bl	80001dc <HAL_GetTick>
 8001f44:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f48:	e00b      	b.n	8001f62 <HAL_RCC_OscConfig+0x87a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f4a:	f7fe f947 	bl	80001dc <HAL_GetTick>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_OscConfig+0x87a>
        {
          return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e1d9      	b.n	8002316 <HAL_RCC_OscConfig+0xc2e>
 8001f62:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001f66:	2202      	movs	r2, #2
 8001f68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f6a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	fa93 f2a3 	rbit	r2, r3
 8001f74:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001f7e:	2202      	movs	r2, #2
 8001f80:	601a      	str	r2, [r3, #0]
 8001f82:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	fa93 f2a3 	rbit	r2, r3
 8001f8c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001f90:	601a      	str	r2, [r3, #0]
  return(result);
 8001f92:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001f96:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f98:	fab3 f383 	clz	r3, r3
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	095b      	lsrs	r3, r3, #5
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	f043 0302 	orr.w	r3, r3, #2
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	2b02      	cmp	r3, #2
 8001faa:	d102      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x8ca>
 8001fac:	4b29      	ldr	r3, [pc, #164]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001fae:	6a1b      	ldr	r3, [r3, #32]
 8001fb0:	e001      	b.n	8001fb6 <HAL_RCC_OscConfig+0x8ce>
 8001fb2:	4b28      	ldr	r3, [pc, #160]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fb6:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8001fba:	2102      	movs	r1, #2
 8001fbc:	6011      	str	r1, [r2, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fbe:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8001fc2:	6812      	ldr	r2, [r2, #0]
 8001fc4:	fa92 f1a2 	rbit	r1, r2
 8001fc8:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8001fcc:	6011      	str	r1, [r2, #0]
  return(result);
 8001fce:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8001fd2:	6812      	ldr	r2, [r2, #0]
 8001fd4:	fab2 f282 	clz	r2, r2
 8001fd8:	b252      	sxtb	r2, r2
 8001fda:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001fde:	b252      	sxtb	r2, r2
 8001fe0:	b2d2      	uxtb	r2, r2
 8001fe2:	f002 021f 	and.w	r2, r2, #31
 8001fe6:	40d3      	lsrs	r3, r2
 8001fe8:	f003 0301 	and.w	r3, r3, #1
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d1ac      	bne.n	8001f4a <HAL_RCC_OscConfig+0x862>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ff0:	1d3b      	adds	r3, r7, #4
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	69db      	ldr	r3, [r3, #28]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	f000 818c 	beq.w	8002314 <HAL_RCC_OscConfig+0xc2c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ffc:	4b15      	ldr	r3, [pc, #84]	; (8002054 <HAL_RCC_OscConfig+0x96c>)
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f003 030c 	and.w	r3, r3, #12
 8002004:	2b08      	cmp	r3, #8
 8002006:	f000 8183 	beq.w	8002310 <HAL_RCC_OscConfig+0xc28>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800200a:	1d3b      	adds	r3, r7, #4
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	69db      	ldr	r3, [r3, #28]
 8002010:	2b02      	cmp	r3, #2
 8002012:	f040 8109 	bne.w	8002228 <HAL_RCC_OscConfig+0xb40>
 8002016:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800201a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800201e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002020:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	fa93 f2a3 	rbit	r2, r3
 800202a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800202e:	601a      	str	r2, [r3, #0]
  return(result);
 8002030:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002034:	681b      	ldr	r3, [r3, #0]
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002036:	fab3 f383 	clz	r3, r3
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002040:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002044:	461a      	mov	r2, r3
 8002046:	2300      	movs	r3, #0
 8002048:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800204a:	f7fe f8c7 	bl	80001dc <HAL_GetTick>
 800204e:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002052:	e00d      	b.n	8002070 <HAL_RCC_OscConfig+0x988>
 8002054:	40021000 	.word	0x40021000
 8002058:	40007000 	.word	0x40007000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800205c:	f7fe f8be 	bl	80001dc <HAL_GetTick>
 8002060:	4602      	mov	r2, r0
 8002062:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	2b02      	cmp	r3, #2
 800206a:	d901      	bls.n	8002070 <HAL_RCC_OscConfig+0x988>
          {
            return HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	e152      	b.n	8002316 <HAL_RCC_OscConfig+0xc2e>
 8002070:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002074:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002078:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800207a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	fa93 f2a3 	rbit	r2, r3
 8002084:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002088:	601a      	str	r2, [r3, #0]
  return(result);
 800208a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800208e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002090:	fab3 f383 	clz	r3, r3
 8002094:	b2db      	uxtb	r3, r3
 8002096:	095b      	lsrs	r3, r3, #5
 8002098:	b2db      	uxtb	r3, r3
 800209a:	f043 0301 	orr.w	r3, r3, #1
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d102      	bne.n	80020aa <HAL_RCC_OscConfig+0x9c2>
 80020a4:	4b9e      	ldr	r3, [pc, #632]	; (8002320 <HAL_RCC_OscConfig+0xc38>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	e00e      	b.n	80020c8 <HAL_RCC_OscConfig+0x9e0>
 80020aa:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80020ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020b4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	fa93 f2a3 	rbit	r2, r3
 80020be:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80020c2:	601a      	str	r2, [r3, #0]
 80020c4:	4b96      	ldr	r3, [pc, #600]	; (8002320 <HAL_RCC_OscConfig+0xc38>)
 80020c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c8:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80020cc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80020d0:	6011      	str	r1, [r2, #0]
 80020d2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80020d6:	6812      	ldr	r2, [r2, #0]
 80020d8:	fa92 f1a2 	rbit	r1, r2
 80020dc:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80020e0:	6011      	str	r1, [r2, #0]
  return(result);
 80020e2:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80020e6:	6812      	ldr	r2, [r2, #0]
 80020e8:	fab2 f282 	clz	r2, r2
 80020ec:	b252      	sxtb	r2, r2
 80020ee:	f042 0220 	orr.w	r2, r2, #32
 80020f2:	b252      	sxtb	r2, r2
 80020f4:	b2d2      	uxtb	r2, r2
 80020f6:	f002 021f 	and.w	r2, r2, #31
 80020fa:	40d3      	lsrs	r3, r2
 80020fc:	f003 0301 	and.w	r3, r3, #1
 8002100:	2b00      	cmp	r3, #0
 8002102:	d1ab      	bne.n	800205c <HAL_RCC_OscConfig+0x974>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002104:	1d3b      	adds	r3, r7, #4
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	6a1b      	ldr	r3, [r3, #32]
 800210a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800210e:	d109      	bne.n	8002124 <HAL_RCC_OscConfig+0xa3c>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002110:	4b83      	ldr	r3, [pc, #524]	; (8002320 <HAL_RCC_OscConfig+0xc38>)
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002118:	1d3b      	adds	r3, r7, #4
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	4980      	ldr	r1, [pc, #512]	; (8002320 <HAL_RCC_OscConfig+0xc38>)
 8002120:	4313      	orrs	r3, r2
 8002122:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002124:	4b7e      	ldr	r3, [pc, #504]	; (8002320 <HAL_RCC_OscConfig+0xc38>)
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800212c:	1d3b      	adds	r3, r7, #4
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	6a19      	ldr	r1, [r3, #32]
 8002132:	1d3b      	adds	r3, r7, #4
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002138:	430b      	orrs	r3, r1
 800213a:	4979      	ldr	r1, [pc, #484]	; (8002320 <HAL_RCC_OscConfig+0xc38>)
 800213c:	4313      	orrs	r3, r2
 800213e:	604b      	str	r3, [r1, #4]
 8002140:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002144:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002148:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800214a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	fa93 f2a3 	rbit	r2, r3
 8002154:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002158:	601a      	str	r2, [r3, #0]
  return(result);
 800215a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800215e:	681b      	ldr	r3, [r3, #0]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002160:	fab3 f383 	clz	r3, r3
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 800216a:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 800216e:	461a      	mov	r2, r3
 8002170:	2301      	movs	r3, #1
 8002172:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002174:	f7fe f832 	bl	80001dc <HAL_GetTick>
 8002178:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800217c:	e009      	b.n	8002192 <HAL_RCC_OscConfig+0xaaa>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800217e:	f7fe f82d 	bl	80001dc <HAL_GetTick>
 8002182:	4602      	mov	r2, r0
 8002184:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	2b02      	cmp	r3, #2
 800218c:	d901      	bls.n	8002192 <HAL_RCC_OscConfig+0xaaa>
          {
            return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	e0c1      	b.n	8002316 <HAL_RCC_OscConfig+0xc2e>
 8002192:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002196:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800219a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800219c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	fa93 f2a3 	rbit	r2, r3
 80021a6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80021aa:	601a      	str	r2, [r3, #0]
  return(result);
 80021ac:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80021b0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021b2:	fab3 f383 	clz	r3, r3
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	095b      	lsrs	r3, r3, #5
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	f043 0301 	orr.w	r3, r3, #1
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d102      	bne.n	80021cc <HAL_RCC_OscConfig+0xae4>
 80021c6:	4b56      	ldr	r3, [pc, #344]	; (8002320 <HAL_RCC_OscConfig+0xc38>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	e00e      	b.n	80021ea <HAL_RCC_OscConfig+0xb02>
 80021cc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80021d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80021d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	fa93 f2a3 	rbit	r2, r3
 80021e0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80021e4:	601a      	str	r2, [r3, #0]
 80021e6:	4b4e      	ldr	r3, [pc, #312]	; (8002320 <HAL_RCC_OscConfig+0xc38>)
 80021e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ea:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80021ee:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80021f2:	6011      	str	r1, [r2, #0]
 80021f4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80021f8:	6812      	ldr	r2, [r2, #0]
 80021fa:	fa92 f1a2 	rbit	r1, r2
 80021fe:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8002202:	6011      	str	r1, [r2, #0]
  return(result);
 8002204:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8002208:	6812      	ldr	r2, [r2, #0]
 800220a:	fab2 f282 	clz	r2, r2
 800220e:	b252      	sxtb	r2, r2
 8002210:	f042 0220 	orr.w	r2, r2, #32
 8002214:	b252      	sxtb	r2, r2
 8002216:	b2d2      	uxtb	r2, r2
 8002218:	f002 021f 	and.w	r2, r2, #31
 800221c:	40d3      	lsrs	r3, r2
 800221e:	f003 0301 	and.w	r3, r3, #1
 8002222:	2b00      	cmp	r3, #0
 8002224:	d0ab      	beq.n	800217e <HAL_RCC_OscConfig+0xa96>
 8002226:	e075      	b.n	8002314 <HAL_RCC_OscConfig+0xc2c>
 8002228:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800222c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002230:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002232:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	fa93 f2a3 	rbit	r2, r3
 800223c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002240:	601a      	str	r2, [r3, #0]
  return(result);
 8002242:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002246:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002248:	fab3 f383 	clz	r3, r3
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002252:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002256:	461a      	mov	r2, r3
 8002258:	2300      	movs	r3, #0
 800225a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800225c:	f7fd ffbe 	bl	80001dc <HAL_GetTick>
 8002260:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002264:	e009      	b.n	800227a <HAL_RCC_OscConfig+0xb92>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002266:	f7fd ffb9 	bl	80001dc <HAL_GetTick>
 800226a:	4602      	mov	r2, r0
 800226c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	2b02      	cmp	r3, #2
 8002274:	d901      	bls.n	800227a <HAL_RCC_OscConfig+0xb92>
          {
            return HAL_TIMEOUT;
 8002276:	2303      	movs	r3, #3
 8002278:	e04d      	b.n	8002316 <HAL_RCC_OscConfig+0xc2e>
 800227a:	f107 0320 	add.w	r3, r7, #32
 800227e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002282:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002284:	f107 0320 	add.w	r3, r7, #32
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	fa93 f2a3 	rbit	r2, r3
 800228e:	f107 031c 	add.w	r3, r7, #28
 8002292:	601a      	str	r2, [r3, #0]
  return(result);
 8002294:	f107 031c 	add.w	r3, r7, #28
 8002298:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800229a:	fab3 f383 	clz	r3, r3
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	095b      	lsrs	r3, r3, #5
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	f043 0301 	orr.w	r3, r3, #1
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d102      	bne.n	80022b4 <HAL_RCC_OscConfig+0xbcc>
 80022ae:	4b1c      	ldr	r3, [pc, #112]	; (8002320 <HAL_RCC_OscConfig+0xc38>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	e00e      	b.n	80022d2 <HAL_RCC_OscConfig+0xbea>
 80022b4:	f107 0318 	add.w	r3, r7, #24
 80022b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80022bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022be:	f107 0318 	add.w	r3, r7, #24
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	fa93 f2a3 	rbit	r2, r3
 80022c8:	f107 0314 	add.w	r3, r7, #20
 80022cc:	601a      	str	r2, [r3, #0]
 80022ce:	4b14      	ldr	r3, [pc, #80]	; (8002320 <HAL_RCC_OscConfig+0xc38>)
 80022d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d2:	f107 0210 	add.w	r2, r7, #16
 80022d6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80022da:	6011      	str	r1, [r2, #0]
 80022dc:	f107 0210 	add.w	r2, r7, #16
 80022e0:	6812      	ldr	r2, [r2, #0]
 80022e2:	fa92 f1a2 	rbit	r1, r2
 80022e6:	f107 020c 	add.w	r2, r7, #12
 80022ea:	6011      	str	r1, [r2, #0]
  return(result);
 80022ec:	f107 020c 	add.w	r2, r7, #12
 80022f0:	6812      	ldr	r2, [r2, #0]
 80022f2:	fab2 f282 	clz	r2, r2
 80022f6:	b252      	sxtb	r2, r2
 80022f8:	f042 0220 	orr.w	r2, r2, #32
 80022fc:	b252      	sxtb	r2, r2
 80022fe:	b2d2      	uxtb	r2, r2
 8002300:	f002 021f 	and.w	r2, r2, #31
 8002304:	40d3      	lsrs	r3, r2
 8002306:	f003 0301 	and.w	r3, r3, #1
 800230a:	2b00      	cmp	r3, #0
 800230c:	d1ab      	bne.n	8002266 <HAL_RCC_OscConfig+0xb7e>
 800230e:	e001      	b.n	8002314 <HAL_RCC_OscConfig+0xc2c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	e000      	b.n	8002316 <HAL_RCC_OscConfig+0xc2e>
    }
  }
  
  return HAL_OK;
 8002314:	2300      	movs	r3, #0
}
 8002316:	4618      	mov	r0, r3
 8002318:	f507 77c8 	add.w	r7, r7, #400	; 0x190
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	40021000 	.word	0x40021000

08002324 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b098      	sub	sp, #96	; 0x60
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800232e:	2300      	movs	r3, #0
 8002330:	65fb      	str	r3, [r7, #92]	; 0x5c
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002332:	4b9c      	ldr	r3, [pc, #624]	; (80025a4 <HAL_RCC_ClockConfig+0x280>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 0307 	and.w	r3, r3, #7
 800233a:	683a      	ldr	r2, [r7, #0]
 800233c:	429a      	cmp	r2, r3
 800233e:	d910      	bls.n	8002362 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002340:	4b98      	ldr	r3, [pc, #608]	; (80025a4 <HAL_RCC_ClockConfig+0x280>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f023 0207 	bic.w	r2, r3, #7
 8002348:	4996      	ldr	r1, [pc, #600]	; (80025a4 <HAL_RCC_ClockConfig+0x280>)
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	4313      	orrs	r3, r2
 800234e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002350:	4b94      	ldr	r3, [pc, #592]	; (80025a4 <HAL_RCC_ClockConfig+0x280>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0307 	and.w	r3, r3, #7
 8002358:	683a      	ldr	r2, [r7, #0]
 800235a:	429a      	cmp	r2, r3
 800235c:	d001      	beq.n	8002362 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e15f      	b.n	8002622 <HAL_RCC_ClockConfig+0x2fe>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0302 	and.w	r3, r3, #2
 800236a:	2b00      	cmp	r3, #0
 800236c:	d008      	beq.n	8002380 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800236e:	4b8e      	ldr	r3, [pc, #568]	; (80025a8 <HAL_RCC_ClockConfig+0x284>)
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	498b      	ldr	r1, [pc, #556]	; (80025a8 <HAL_RCC_ClockConfig+0x284>)
 800237c:	4313      	orrs	r3, r2
 800237e:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 0301 	and.w	r3, r3, #1
 8002388:	2b00      	cmp	r3, #0
 800238a:	f000 80f2 	beq.w	8002572 <HAL_RCC_ClockConfig+0x24e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	2b01      	cmp	r3, #1
 8002394:	d135      	bne.n	8002402 <HAL_RCC_ClockConfig+0xde>
 8002396:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800239a:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800239c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800239e:	fa93 f3a3 	rbit	r3, r3
 80023a2:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80023a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023a6:	fab3 f383 	clz	r3, r3
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	095b      	lsrs	r3, r3, #5
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	f043 0301 	orr.w	r3, r3, #1
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d102      	bne.n	80023c0 <HAL_RCC_ClockConfig+0x9c>
 80023ba:	4b7b      	ldr	r3, [pc, #492]	; (80025a8 <HAL_RCC_ClockConfig+0x284>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	e008      	b.n	80023d2 <HAL_RCC_ClockConfig+0xae>
 80023c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80023c4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80023c8:	fa93 f3a3 	rbit	r3, r3
 80023cc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80023ce:	4b76      	ldr	r3, [pc, #472]	; (80025a8 <HAL_RCC_ClockConfig+0x284>)
 80023d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80023d6:	64ba      	str	r2, [r7, #72]	; 0x48
 80023d8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80023da:	fa92 f2a2 	rbit	r2, r2
 80023de:	647a      	str	r2, [r7, #68]	; 0x44
  return(result);
 80023e0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80023e2:	fab2 f282 	clz	r2, r2
 80023e6:	b252      	sxtb	r2, r2
 80023e8:	f042 0220 	orr.w	r2, r2, #32
 80023ec:	b252      	sxtb	r2, r2
 80023ee:	b2d2      	uxtb	r2, r2
 80023f0:	f002 021f 	and.w	r2, r2, #31
 80023f4:	40d3      	lsrs	r3, r2
 80023f6:	f003 0301 	and.w	r3, r3, #1
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d16e      	bne.n	80024dc <HAL_RCC_ClockConfig+0x1b8>
      {
        return HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	e10f      	b.n	8002622 <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	2b02      	cmp	r3, #2
 8002408:	d135      	bne.n	8002476 <HAL_RCC_ClockConfig+0x152>
 800240a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800240e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002410:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002412:	fa93 f3a3 	rbit	r3, r3
 8002416:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8002418:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800241a:	fab3 f383 	clz	r3, r3
 800241e:	b2db      	uxtb	r3, r3
 8002420:	095b      	lsrs	r3, r3, #5
 8002422:	b2db      	uxtb	r3, r3
 8002424:	f043 0301 	orr.w	r3, r3, #1
 8002428:	b2db      	uxtb	r3, r3
 800242a:	2b01      	cmp	r3, #1
 800242c:	d102      	bne.n	8002434 <HAL_RCC_ClockConfig+0x110>
 800242e:	4b5e      	ldr	r3, [pc, #376]	; (80025a8 <HAL_RCC_ClockConfig+0x284>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	e008      	b.n	8002446 <HAL_RCC_ClockConfig+0x122>
 8002434:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002438:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800243a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800243c:	fa93 f3a3 	rbit	r3, r3
 8002440:	637b      	str	r3, [r7, #52]	; 0x34
 8002442:	4b59      	ldr	r3, [pc, #356]	; (80025a8 <HAL_RCC_ClockConfig+0x284>)
 8002444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002446:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800244a:	633a      	str	r2, [r7, #48]	; 0x30
 800244c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800244e:	fa92 f2a2 	rbit	r2, r2
 8002452:	62fa      	str	r2, [r7, #44]	; 0x2c
  return(result);
 8002454:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002456:	fab2 f282 	clz	r2, r2
 800245a:	b252      	sxtb	r2, r2
 800245c:	f042 0220 	orr.w	r2, r2, #32
 8002460:	b252      	sxtb	r2, r2
 8002462:	b2d2      	uxtb	r2, r2
 8002464:	f002 021f 	and.w	r2, r2, #31
 8002468:	40d3      	lsrs	r3, r2
 800246a:	f003 0301 	and.w	r3, r3, #1
 800246e:	2b00      	cmp	r3, #0
 8002470:	d134      	bne.n	80024dc <HAL_RCC_ClockConfig+0x1b8>
      {
        return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e0d5      	b.n	8002622 <HAL_RCC_ClockConfig+0x2fe>
 8002476:	2302      	movs	r3, #2
 8002478:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800247a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800247c:	fa93 f3a3 	rbit	r3, r3
 8002480:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002484:	fab3 f383 	clz	r3, r3
 8002488:	b2db      	uxtb	r3, r3
 800248a:	095b      	lsrs	r3, r3, #5
 800248c:	b2db      	uxtb	r3, r3
 800248e:	f043 0301 	orr.w	r3, r3, #1
 8002492:	b2db      	uxtb	r3, r3
 8002494:	2b01      	cmp	r3, #1
 8002496:	d102      	bne.n	800249e <HAL_RCC_ClockConfig+0x17a>
 8002498:	4b43      	ldr	r3, [pc, #268]	; (80025a8 <HAL_RCC_ClockConfig+0x284>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	e007      	b.n	80024ae <HAL_RCC_ClockConfig+0x18a>
 800249e:	2302      	movs	r3, #2
 80024a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024a2:	6a3b      	ldr	r3, [r7, #32]
 80024a4:	fa93 f3a3 	rbit	r3, r3
 80024a8:	61fb      	str	r3, [r7, #28]
 80024aa:	4b3f      	ldr	r3, [pc, #252]	; (80025a8 <HAL_RCC_ClockConfig+0x284>)
 80024ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ae:	2202      	movs	r2, #2
 80024b0:	61ba      	str	r2, [r7, #24]
 80024b2:	69ba      	ldr	r2, [r7, #24]
 80024b4:	fa92 f2a2 	rbit	r2, r2
 80024b8:	617a      	str	r2, [r7, #20]
  return(result);
 80024ba:	697a      	ldr	r2, [r7, #20]
 80024bc:	fab2 f282 	clz	r2, r2
 80024c0:	b252      	sxtb	r2, r2
 80024c2:	f042 0220 	orr.w	r2, r2, #32
 80024c6:	b252      	sxtb	r2, r2
 80024c8:	b2d2      	uxtb	r2, r2
 80024ca:	f002 021f 	and.w	r2, r2, #31
 80024ce:	40d3      	lsrs	r3, r2
 80024d0:	f003 0301 	and.w	r3, r3, #1
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d101      	bne.n	80024dc <HAL_RCC_ClockConfig+0x1b8>
      {
        return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e0a2      	b.n	8002622 <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024dc:	4b32      	ldr	r3, [pc, #200]	; (80025a8 <HAL_RCC_ClockConfig+0x284>)
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f023 0203 	bic.w	r2, r3, #3
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	492f      	ldr	r1, [pc, #188]	; (80025a8 <HAL_RCC_ClockConfig+0x284>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024ee:	f7fd fe75 	bl	80001dc <HAL_GetTick>
 80024f2:	65f8      	str	r0, [r7, #92]	; 0x5c
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d112      	bne.n	8002522 <HAL_RCC_ClockConfig+0x1fe>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80024fc:	e00a      	b.n	8002514 <HAL_RCC_ClockConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024fe:	f7fd fe6d 	bl	80001dc <HAL_GetTick>
 8002502:	4602      	mov	r2, r0
 8002504:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	f241 3288 	movw	r2, #5000	; 0x1388
 800250c:	4293      	cmp	r3, r2
 800250e:	d901      	bls.n	8002514 <HAL_RCC_ClockConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8002510:	2303      	movs	r3, #3
 8002512:	e086      	b.n	8002622 <HAL_RCC_ClockConfig+0x2fe>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002514:	4b24      	ldr	r3, [pc, #144]	; (80025a8 <HAL_RCC_ClockConfig+0x284>)
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f003 030c 	and.w	r3, r3, #12
 800251c:	2b04      	cmp	r3, #4
 800251e:	d1ee      	bne.n	80024fe <HAL_RCC_ClockConfig+0x1da>
 8002520:	e027      	b.n	8002572 <HAL_RCC_ClockConfig+0x24e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	2b02      	cmp	r3, #2
 8002528:	d11d      	bne.n	8002566 <HAL_RCC_ClockConfig+0x242>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800252a:	e00a      	b.n	8002542 <HAL_RCC_ClockConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800252c:	f7fd fe56 	bl	80001dc <HAL_GetTick>
 8002530:	4602      	mov	r2, r0
 8002532:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	f241 3288 	movw	r2, #5000	; 0x1388
 800253a:	4293      	cmp	r3, r2
 800253c:	d901      	bls.n	8002542 <HAL_RCC_ClockConfig+0x21e>
        {
          return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e06f      	b.n	8002622 <HAL_RCC_ClockConfig+0x2fe>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002542:	4b19      	ldr	r3, [pc, #100]	; (80025a8 <HAL_RCC_ClockConfig+0x284>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f003 030c 	and.w	r3, r3, #12
 800254a:	2b08      	cmp	r3, #8
 800254c:	d1ee      	bne.n	800252c <HAL_RCC_ClockConfig+0x208>
 800254e:	e010      	b.n	8002572 <HAL_RCC_ClockConfig+0x24e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002550:	f7fd fe44 	bl	80001dc <HAL_GetTick>
 8002554:	4602      	mov	r2, r0
 8002556:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	f241 3288 	movw	r2, #5000	; 0x1388
 800255e:	4293      	cmp	r3, r2
 8002560:	d901      	bls.n	8002566 <HAL_RCC_ClockConfig+0x242>
        {
          return HAL_TIMEOUT;
 8002562:	2303      	movs	r3, #3
 8002564:	e05d      	b.n	8002622 <HAL_RCC_ClockConfig+0x2fe>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002566:	4b10      	ldr	r3, [pc, #64]	; (80025a8 <HAL_RCC_ClockConfig+0x284>)
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f003 030c 	and.w	r3, r3, #12
 800256e:	2b00      	cmp	r3, #0
 8002570:	d1ee      	bne.n	8002550 <HAL_RCC_ClockConfig+0x22c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002572:	4b0c      	ldr	r3, [pc, #48]	; (80025a4 <HAL_RCC_ClockConfig+0x280>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0307 	and.w	r3, r3, #7
 800257a:	683a      	ldr	r2, [r7, #0]
 800257c:	429a      	cmp	r2, r3
 800257e:	d215      	bcs.n	80025ac <HAL_RCC_ClockConfig+0x288>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002580:	4b08      	ldr	r3, [pc, #32]	; (80025a4 <HAL_RCC_ClockConfig+0x280>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f023 0207 	bic.w	r2, r3, #7
 8002588:	4906      	ldr	r1, [pc, #24]	; (80025a4 <HAL_RCC_ClockConfig+0x280>)
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	4313      	orrs	r3, r2
 800258e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002590:	4b04      	ldr	r3, [pc, #16]	; (80025a4 <HAL_RCC_ClockConfig+0x280>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0307 	and.w	r3, r3, #7
 8002598:	683a      	ldr	r2, [r7, #0]
 800259a:	429a      	cmp	r2, r3
 800259c:	d006      	beq.n	80025ac <HAL_RCC_ClockConfig+0x288>
    {
      return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e03f      	b.n	8002622 <HAL_RCC_ClockConfig+0x2fe>
 80025a2:	bf00      	nop
 80025a4:	40022000 	.word	0x40022000
 80025a8:	40021000 	.word	0x40021000
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0304 	and.w	r3, r3, #4
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d008      	beq.n	80025ca <HAL_RCC_ClockConfig+0x2a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025b8:	4b1c      	ldr	r3, [pc, #112]	; (800262c <HAL_RCC_ClockConfig+0x308>)
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	4919      	ldr	r1, [pc, #100]	; (800262c <HAL_RCC_ClockConfig+0x308>)
 80025c6:	4313      	orrs	r3, r2
 80025c8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0308 	and.w	r3, r3, #8
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d009      	beq.n	80025ea <HAL_RCC_ClockConfig+0x2c6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80025d6:	4b15      	ldr	r3, [pc, #84]	; (800262c <HAL_RCC_ClockConfig+0x308>)
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	691b      	ldr	r3, [r3, #16]
 80025e2:	00db      	lsls	r3, r3, #3
 80025e4:	4911      	ldr	r1, [pc, #68]	; (800262c <HAL_RCC_ClockConfig+0x308>)
 80025e6:	4313      	orrs	r3, r2
 80025e8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80025ea:	f000 f825 	bl	8002638 <HAL_RCC_GetSysClockFreq>
 80025ee:	4601      	mov	r1, r0
 80025f0:	4b0e      	ldr	r3, [pc, #56]	; (800262c <HAL_RCC_ClockConfig+0x308>)
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80025f8:	23f0      	movs	r3, #240	; 0xf0
 80025fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	fa93 f3a3 	rbit	r3, r3
 8002602:	60fb      	str	r3, [r7, #12]
  return(result);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	fab3 f383 	clz	r3, r3
 800260a:	fa22 f303 	lsr.w	r3, r2, r3
 800260e:	4a08      	ldr	r2, [pc, #32]	; (8002630 <HAL_RCC_ClockConfig+0x30c>)
 8002610:	5cd3      	ldrb	r3, [r2, r3]
 8002612:	fa21 f303 	lsr.w	r3, r1, r3
 8002616:	4a07      	ldr	r2, [pc, #28]	; (8002634 <HAL_RCC_ClockConfig+0x310>)
 8002618:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800261a:	2000      	movs	r0, #0
 800261c:	f7fd fdb4 	bl	8000188 <HAL_InitTick>
  
  return HAL_OK;
 8002620:	2300      	movs	r3, #0
}
 8002622:	4618      	mov	r0, r3
 8002624:	3760      	adds	r7, #96	; 0x60
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	40021000 	.word	0x40021000
 8002630:	080078f4 	.word	0x080078f4
 8002634:	20000150 	.word	0x20000150

08002638 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002638:	b490      	push	{r4, r7}
 800263a:	b08e      	sub	sp, #56	; 0x38
 800263c:	af00      	add	r7, sp, #0
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 800263e:	4b35      	ldr	r3, [pc, #212]	; (8002714 <HAL_RCC_GetSysClockFreq+0xdc>)
 8002640:	1d3c      	adds	r4, r7, #4
 8002642:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002644:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8002648:	f240 2301 	movw	r3, #513	; 0x201
 800264c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0, prediv = 0, pllclk = 0, pllmul = 0;
 800264e:	2300      	movs	r3, #0
 8002650:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002652:	2300      	movs	r3, #0
 8002654:	62bb      	str	r3, [r7, #40]	; 0x28
 8002656:	2300      	movs	r3, #0
 8002658:	637b      	str	r3, [r7, #52]	; 0x34
 800265a:	2300      	movs	r3, #0
 800265c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0;
 800265e:	2300      	movs	r3, #0
 8002660:	633b      	str	r3, [r7, #48]	; 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0, pll2mul = 0;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 8002662:	4b2d      	ldr	r3, [pc, #180]	; (8002718 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800266a:	f003 030c 	and.w	r3, r3, #12
 800266e:	2b04      	cmp	r3, #4
 8002670:	d002      	beq.n	8002678 <HAL_RCC_GetSysClockFreq+0x40>
 8002672:	2b08      	cmp	r3, #8
 8002674:	d003      	beq.n	800267e <HAL_RCC_GetSysClockFreq+0x46>
 8002676:	e043      	b.n	8002700 <HAL_RCC_GetSysClockFreq+0xc8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002678:	4b28      	ldr	r3, [pc, #160]	; (800271c <HAL_RCC_GetSysClockFreq+0xe4>)
 800267a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800267c:	e043      	b.n	8002706 <HAL_RCC_GetSysClockFreq+0xce>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 800267e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002680:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002684:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8002688:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268a:	6a3b      	ldr	r3, [r7, #32]
 800268c:	fa93 f3a3 	rbit	r3, r3
 8002690:	61fb      	str	r3, [r7, #28]
  return(result);
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	fab3 f383 	clz	r3, r3
 8002698:	fa22 f303 	lsr.w	r3, r2, r3
 800269c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80026a0:	4413      	add	r3, r2
 80026a2:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 80026a6:	627b      	str	r3, [r7, #36]	; 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80026a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d01e      	beq.n	80026f0 <HAL_RCC_GetSysClockFreq+0xb8>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> POSITION_VAL(RCC_CFGR2_PREDIV1)];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> POSITION_VAL(RCC_CFGR_PLLXTPRE)];
 80026b2:	4b19      	ldr	r3, [pc, #100]	; (8002718 <HAL_RCC_GetSysClockFreq+0xe0>)
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80026ba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	fa93 f3a3 	rbit	r3, r3
 80026c6:	617b      	str	r3, [r7, #20]
  return(result);
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	fab3 f383 	clz	r3, r3
 80026ce:	fa22 f303 	lsr.w	r3, r2, r3
 80026d2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80026d6:	4413      	add	r3, r2
 80026d8:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 80026dc:	62bb      	str	r3, [r7, #40]	; 0x28
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 80026de:	4a0f      	ldr	r2, [pc, #60]	; (800271c <HAL_RCC_GetSysClockFreq+0xe4>)
 80026e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026e2:	fbb2 f2f3 	udiv	r2, r2, r3
 80026e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e8:	fb02 f303 	mul.w	r3, r2, r3
 80026ec:	637b      	str	r3, [r7, #52]	; 0x34
 80026ee:	e004      	b.n	80026fa <HAL_RCC_GetSysClockFreq+0xc2>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80026f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f2:	4a0b      	ldr	r2, [pc, #44]	; (8002720 <HAL_RCC_GetSysClockFreq+0xe8>)
 80026f4:	fb02 f303 	mul.w	r3, r2, r3
 80026f8:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllclk;
 80026fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026fc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80026fe:	e002      	b.n	8002706 <HAL_RCC_GetSysClockFreq+0xce>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002700:	4b06      	ldr	r3, [pc, #24]	; (800271c <HAL_RCC_GetSysClockFreq+0xe4>)
 8002702:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002704:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002708:	4618      	mov	r0, r3
 800270a:	3738      	adds	r7, #56	; 0x38
 800270c:	46bd      	mov	sp, r7
 800270e:	bc90      	pop	{r4, r7}
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	08007894 	.word	0x08007894
 8002718:	40021000 	.word	0x40021000
 800271c:	007a1200 	.word	0x007a1200
 8002720:	003d0900 	.word	0x003d0900

08002724 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002724:	b480      	push	{r7}
 8002726:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002728:	4b02      	ldr	r3, [pc, #8]	; (8002734 <HAL_RCC_GetHCLKFreq+0x10>)
 800272a:	681b      	ldr	r3, [r3, #0]
}
 800272c:	4618      	mov	r0, r3
 800272e:	46bd      	mov	sp, r7
 8002730:	bc80      	pop	{r7}
 8002732:	4770      	bx	lr
 8002734:	20000150 	.word	0x20000150

08002738 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b090      	sub	sp, #64	; 0x40
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0, temp_reg = 0;
 8002740:	2300      	movs	r3, #0
 8002742:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002744:	2300      	movs	r3, #0
 8002746:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0301 	and.w	r3, r3, #1
 8002750:	2b00      	cmp	r3, #0
 8002752:	f000 80ac 	beq.w	80028ae <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002756:	4b67      	ldr	r3, [pc, #412]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002758:	69db      	ldr	r3, [r3, #28]
 800275a:	4a66      	ldr	r2, [pc, #408]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800275c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002760:	61d3      	str	r3, [r2, #28]
 8002762:	4b64      	ldr	r3, [pc, #400]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002764:	69db      	ldr	r3, [r3, #28]
 8002766:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800276a:	60fb      	str	r3, [r7, #12]
 800276c:	68fb      	ldr	r3, [r7, #12]
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 800276e:	4b62      	ldr	r3, [pc, #392]	; (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a61      	ldr	r2, [pc, #388]	; (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002774:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002778:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800277a:	f7fd fd2f 	bl	80001dc <HAL_GetTick>
 800277e:	63f8      	str	r0, [r7, #60]	; 0x3c
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002780:	e008      	b.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002782:	f7fd fd2b 	bl	80001dc <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	2b64      	cmp	r3, #100	; 0x64
 800278e:	d901      	bls.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x5c>
      {
        return HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	e0ab      	b.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002794:	4b58      	ldr	r3, [pc, #352]	; (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800279c:	2b00      	cmp	r3, #0
 800279e:	d0f0      	beq.n	8002782 <HAL_RCCEx_PeriphCLKConfig+0x4a>
      }      
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80027a0:	4b54      	ldr	r3, [pc, #336]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027a2:	6a1b      	ldr	r3, [r3, #32]
 80027a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027a8:	63bb      	str	r3, [r7, #56]	; 0x38
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80027aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d075      	beq.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x164>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d06e      	beq.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80027be:	4b4d      	ldr	r3, [pc, #308]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027c0:	6a1b      	ldr	r3, [r3, #32]
 80027c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027c6:	63bb      	str	r3, [r7, #56]	; 0x38
 80027c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027d0:	fa93 f3a3 	rbit	r3, r3
 80027d4:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80027d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80027d8:	fab3 f383 	clz	r3, r3
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	461a      	mov	r2, r3
 80027e0:	4b46      	ldr	r3, [pc, #280]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80027e2:	4413      	add	r3, r2
 80027e4:	461a      	mov	r2, r3
 80027e6:	2301      	movs	r3, #1
 80027e8:	6013      	str	r3, [r2, #0]
 80027ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027ee:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027f2:	fa93 f3a3 	rbit	r3, r3
 80027f6:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80027f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
      __HAL_RCC_BACKUPRESET_RELEASE();
 80027fa:	fab3 f383 	clz	r3, r3
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	461a      	mov	r2, r3
 8002802:	4b3e      	ldr	r3, [pc, #248]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002804:	4413      	add	r3, r2
 8002806:	461a      	mov	r2, r3
 8002808:	2300      	movs	r3, #0
 800280a:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800280c:	4a39      	ldr	r2, [pc, #228]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800280e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002810:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002812:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002814:	f003 0301 	and.w	r3, r3, #1
 8002818:	2b00      	cmp	r3, #0
 800281a:	d03f      	beq.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
 800281c:	f7fd fcde 	bl	80001dc <HAL_GetTick>
 8002820:	63f8      	str	r0, [r7, #60]	; 0x3c
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002822:	e00a      	b.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x102>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002824:	f7fd fcda 	bl	80001dc <HAL_GetTick>
 8002828:	4602      	mov	r2, r0
 800282a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002832:	4293      	cmp	r3, r2
 8002834:	d901      	bls.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x102>
          {
            return HAL_TIMEOUT;
 8002836:	2303      	movs	r3, #3
 8002838:	e058      	b.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800283a:	2302      	movs	r3, #2
 800283c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800283e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002840:	fa93 f3a3 	rbit	r3, r3
 8002844:	623b      	str	r3, [r7, #32]
 8002846:	2302      	movs	r3, #2
 8002848:	61fb      	str	r3, [r7, #28]
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	fa93 f3a3 	rbit	r3, r3
 8002850:	61bb      	str	r3, [r7, #24]
  return(result);
 8002852:	69bb      	ldr	r3, [r7, #24]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002854:	fab3 f383 	clz	r3, r3
 8002858:	b2db      	uxtb	r3, r3
 800285a:	095b      	lsrs	r3, r3, #5
 800285c:	b2db      	uxtb	r3, r3
 800285e:	f043 0302 	orr.w	r3, r3, #2
 8002862:	b2db      	uxtb	r3, r3
 8002864:	2b02      	cmp	r3, #2
 8002866:	d102      	bne.n	800286e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002868:	4b22      	ldr	r3, [pc, #136]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800286a:	6a1b      	ldr	r3, [r3, #32]
 800286c:	e001      	b.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x13a>
 800286e:	4b21      	ldr	r3, [pc, #132]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002872:	2202      	movs	r2, #2
 8002874:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002876:	697a      	ldr	r2, [r7, #20]
 8002878:	fa92 f2a2 	rbit	r2, r2
 800287c:	613a      	str	r2, [r7, #16]
  return(result);
 800287e:	693a      	ldr	r2, [r7, #16]
 8002880:	fab2 f282 	clz	r2, r2
 8002884:	b252      	sxtb	r2, r2
 8002886:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800288a:	b252      	sxtb	r2, r2
 800288c:	b2d2      	uxtb	r2, r2
 800288e:	f002 021f 	and.w	r2, r2, #31
 8002892:	40d3      	lsrs	r3, r2
 8002894:	f003 0301 	and.w	r3, r3, #1
 8002898:	2b00      	cmp	r3, #0
 800289a:	d0c3      	beq.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0xec>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800289c:	4b15      	ldr	r3, [pc, #84]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800289e:	6a1b      	ldr	r3, [r3, #32]
 80028a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	4912      	ldr	r1, [pc, #72]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80028aa:	4313      	orrs	r3, r2
 80028ac:	620b      	str	r3, [r1, #32]
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 0302 	and.w	r3, r3, #2
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d008      	beq.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80028ba:	4b0e      	ldr	r3, [pc, #56]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	490b      	ldr	r1, [pc, #44]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80028c8:	4313      	orrs	r3, r2
 80028ca:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0310 	and.w	r3, r3, #16
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d008      	beq.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x1b2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80028d8:	4b06      	ldr	r3, [pc, #24]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	4903      	ldr	r1, [pc, #12]	; (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80028e6:	4313      	orrs	r3, r2
 80028e8:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80028ea:	2300      	movs	r3, #0
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3740      	adds	r7, #64	; 0x40
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	40021000 	.word	0x40021000
 80028f8:	40007000 	.word	0x40007000
 80028fc:	42420400 	.word	0x42420400

08002900 <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b086      	sub	sp, #24
 8002904:	af00      	add	r7, sp, #0
 8002906:	60f8      	str	r0, [r7, #12]
 8002908:	60b9      	str	r1, [r7, #8]
 800290a:	603b      	str	r3, [r7, #0]
 800290c:	4613      	mov	r3, r2
 800290e:	80fb      	strh	r3, [r7, #6]

  if(hspi->State == HAL_SPI_STATE_READY)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002916:	b2db      	uxtb	r3, r3
 8002918:	2b01      	cmp	r3, #1
 800291a:	f040 812b 	bne.w	8002b74 <HAL_SPI_Transmit+0x274>
  {
    if((pData == NULL ) || (Size == 0)) 
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d002      	beq.n	800292a <HAL_SPI_Transmit+0x2a>
 8002924:	88fb      	ldrh	r3, [r7, #6]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d101      	bne.n	800292e <HAL_SPI_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e123      	b.n	8002b76 <HAL_SPI_Transmit+0x276>

    /* Check the parameters */
    assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

    /* Process Locked */
    __HAL_LOCK(hspi);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002934:	2b01      	cmp	r3, #1
 8002936:	d101      	bne.n	800293c <HAL_SPI_Transmit+0x3c>
 8002938:	2302      	movs	r3, #2
 800293a:	e11c      	b.n	8002b76 <HAL_SPI_Transmit+0x276>
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2201      	movs	r2, #1
 8002940:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Configure communication */
    hspi->State = HAL_SPI_STATE_BUSY_TX;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2212      	movs	r2, #18
 8002948:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2200      	movs	r2, #0
 8002950:	655a      	str	r2, [r3, #84]	; 0x54

    hspi->pTxBuffPtr  = pData;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	68ba      	ldr	r2, [r7, #8]
 8002956:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->TxXferSize  = Size;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	88fa      	ldrh	r2, [r7, #6]
 800295c:	869a      	strh	r2, [r3, #52]	; 0x34
    hspi->TxXferCount = Size;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	88fa      	ldrh	r2, [r7, #6]
 8002962:	86da      	strh	r2, [r3, #54]	; 0x36

    /*Init field not used in handle to zero */
    hspi->TxISR = 0;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2200      	movs	r2, #0
 8002968:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->RxISR = 0;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2200      	movs	r2, #0
 800296e:	649a      	str	r2, [r3, #72]	; 0x48
    hspi->pRxBuffPtr  = NULL;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2200      	movs	r2, #0
 8002974:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->RxXferSize  = 0;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2200      	movs	r2, #0
 800297a:	879a      	strh	r2, [r3, #60]	; 0x3c
    hspi->RxXferCount = 0;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2200      	movs	r2, #0
 8002980:	87da      	strh	r2, [r3, #62]	; 0x3e

    /* Reset CRC Calculation */
    if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002986:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800298a:	d10f      	bne.n	80029ac <HAL_SPI_Transmit+0xac>
    {
      SPI_RESET_CRC(hspi);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800299a:	601a      	str	r2, [r3, #0]
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80029aa:	601a      	str	r2, [r3, #0]
    }

    if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029b4:	d107      	bne.n	80029c6 <HAL_SPI_Transmit+0xc6>
    {
      /* Configure communication direction : 1Line */
      SPI_1LINE_TX(hspi);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029c4:	601a      	str	r2, [r3, #0]
    }

    /* Check if the SPI is already enabled */ 
    if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029d0:	2b40      	cmp	r3, #64	; 0x40
 80029d2:	d007      	beq.n	80029e4 <HAL_SPI_Transmit+0xe4>
    {
      /* Enable SPI peripheral */
      __HAL_SPI_ENABLE(hspi);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80029e2:	601a      	str	r2, [r3, #0]
    }

    /* Transmit data in 8 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d143      	bne.n	8002a74 <HAL_SPI_Transmit+0x174>
    {
      if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d003      	beq.n	80029fc <HAL_SPI_Transmit+0xfc>
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d129      	bne.n	8002a50 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a00:	1c59      	adds	r1, r3, #1
 8002a02:	68fa      	ldr	r2, [r7, #12]
 8002a04:	6311      	str	r1, [r2, #48]	; 0x30
 8002a06:	781a      	ldrb	r2, [r3, #0]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a12:	3b01      	subs	r3, #1
 8002a14:	b29a      	uxth	r2, r3
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	86da      	strh	r2, [r3, #54]	; 0x36
      }

      while(hspi->TxXferCount > 0)
 8002a1a:	e019      	b.n	8002a50 <HAL_SPI_Transmit+0x150>
      {
        /* Wait until TXE flag is set to send data */
        if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	2102      	movs	r1, #2
 8002a22:	68f8      	ldr	r0, [r7, #12]
 8002a24:	f000 fd24 	bl	8003470 <SPI_WaitOnFlagUntilTimeout>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d001      	beq.n	8002a32 <HAL_SPI_Transmit+0x132>
        { 
          return HAL_TIMEOUT;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e0a1      	b.n	8002b76 <HAL_SPI_Transmit+0x276>
        }
        hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a36:	1c59      	adds	r1, r3, #1
 8002a38:	68fa      	ldr	r2, [r7, #12]
 8002a3a:	6311      	str	r1, [r2, #48]	; 0x30
 8002a3c:	781a      	ldrb	r2, [r3, #0]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	86da      	strh	r2, [r3, #54]	; 0x36
      while(hspi->TxXferCount > 0)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d1e1      	bne.n	8002a1c <HAL_SPI_Transmit+0x11c>
      }
      /* Enable CRC Transmission */
      if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) 
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a60:	d14f      	bne.n	8002b02 <HAL_SPI_Transmit+0x202>
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002a70:	601a      	str	r2, [r3, #0]
 8002a72:	e046      	b.n	8002b02 <HAL_SPI_Transmit+0x202>
      }
    }
    /* Transmit data in 16 Bit mode */
    else
    {
      if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d003      	beq.n	8002a84 <HAL_SPI_Transmit+0x184>
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d12d      	bne.n	8002ae0 <HAL_SPI_Transmit+0x1e0>
      {
        hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a88:	881a      	ldrh	r2, [r3, #0]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr+=2;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a94:	1c9a      	adds	r2, r3, #2
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a9e:	3b01      	subs	r3, #1
 8002aa0:	b29a      	uxth	r2, r3
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	86da      	strh	r2, [r3, #54]	; 0x36
      }

      while(hspi->TxXferCount > 0)
 8002aa6:	e01b      	b.n	8002ae0 <HAL_SPI_Transmit+0x1e0>
      {
        /* Wait until TXE flag is set to send data */
        if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	2102      	movs	r1, #2
 8002aae:	68f8      	ldr	r0, [r7, #12]
 8002ab0:	f000 fcde 	bl	8003470 <SPI_WaitOnFlagUntilTimeout>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <HAL_SPI_Transmit+0x1be>
        { 
          return HAL_TIMEOUT;
 8002aba:	2303      	movs	r3, #3
 8002abc:	e05b      	b.n	8002b76 <HAL_SPI_Transmit+0x276>
        }
        hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac2:	881a      	ldrh	r2, [r3, #0]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr+=2;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ace:	1c9a      	adds	r2, r3, #2
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	b29a      	uxth	r2, r3
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	86da      	strh	r2, [r3, #54]	; 0x36
      while(hspi->TxXferCount > 0)
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d1df      	bne.n	8002aa8 <HAL_SPI_Transmit+0x1a8>
      }
      /* Enable CRC Transmission */
      if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) 
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002af0:	d107      	bne.n	8002b02 <HAL_SPI_Transmit+0x202>
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002b00:	601a      	str	r2, [r3, #0]
      }
    }

    /* Wait until TXE flag is set to send data */
    if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	2200      	movs	r2, #0
 8002b06:	2102      	movs	r1, #2
 8002b08:	68f8      	ldr	r0, [r7, #12]
 8002b0a:	f000 fcb1 	bl	8003470 <SPI_WaitOnFlagUntilTimeout>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d007      	beq.n	8002b24 <HAL_SPI_Transmit+0x224>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b18:	f043 0210 	orr.w	r2, r3, #16
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002b20:	2303      	movs	r3, #3
 8002b22:	e028      	b.n	8002b76 <HAL_SPI_Transmit+0x276>
    }

    /* Wait until Busy flag is reset before disabling SPI */
    if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_BSY, SET, Timeout) != HAL_OK)
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	2201      	movs	r2, #1
 8002b28:	2180      	movs	r1, #128	; 0x80
 8002b2a:	68f8      	ldr	r0, [r7, #12]
 8002b2c:	f000 fca0 	bl	8003470 <SPI_WaitOnFlagUntilTimeout>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d007      	beq.n	8002b46 <HAL_SPI_Transmit+0x246>
    { 
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b3a:	f043 0210 	orr.w	r2, r3, #16
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e017      	b.n	8002b76 <HAL_SPI_Transmit+0x276>
    }
 
    /* Clear OVERUN flag in 2 Lines communication mode because received is not read */
    if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d108      	bne.n	8002b60 <HAL_SPI_Transmit+0x260>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	617b      	str	r3, [r7, #20]
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	617b      	str	r3, [r7, #20]
 8002b5e:	697b      	ldr	r3, [r7, #20]
    }

    hspi->State = HAL_SPI_STATE_READY; 
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_OK;
 8002b70:	2300      	movs	r3, #0
 8002b72:	e000      	b.n	8002b76 <HAL_SPI_Transmit+0x276>
  }
  else
  {
    return HAL_BUSY;
 8002b74:	2302      	movs	r3, #2
  }
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	3718      	adds	r7, #24
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}

08002b7e <HAL_SPI_Receive>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b7e:	b580      	push	{r7, lr}
 8002b80:	b088      	sub	sp, #32
 8002b82:	af02      	add	r7, sp, #8
 8002b84:	60f8      	str	r0, [r7, #12]
 8002b86:	60b9      	str	r1, [r7, #8]
 8002b88:	603b      	str	r3, [r7, #0]
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	80fb      	strh	r3, [r7, #6]
  __IO uint16_t tmpreg = 0;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	82fb      	strh	r3, [r7, #22]

  if(hspi->State == HAL_SPI_STATE_READY)
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	f040 8177 	bne.w	8002e8e <HAL_SPI_Receive+0x310>
  {
    if((pData == NULL ) || (Size == 0)) 
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d002      	beq.n	8002bac <HAL_SPI_Receive+0x2e>
 8002ba6:	88fb      	ldrh	r3, [r7, #6]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d101      	bne.n	8002bb0 <HAL_SPI_Receive+0x32>
    {
      return  HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	e16f      	b.n	8002e90 <HAL_SPI_Receive+0x312>
    }

    /* Process Locked */
    __HAL_LOCK(hspi);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d101      	bne.n	8002bbe <HAL_SPI_Receive+0x40>
 8002bba:	2302      	movs	r3, #2
 8002bbc:	e168      	b.n	8002e90 <HAL_SPI_Receive+0x312>
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Configure communication */
    hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2222      	movs	r2, #34	; 0x22
 8002bca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	655a      	str	r2, [r3, #84]	; 0x54

    hspi->pRxBuffPtr  = pData;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	68ba      	ldr	r2, [r7, #8]
 8002bd8:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->RxXferSize  = Size;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	88fa      	ldrh	r2, [r7, #6]
 8002bde:	879a      	strh	r2, [r3, #60]	; 0x3c
    hspi->RxXferCount = Size;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	88fa      	ldrh	r2, [r7, #6]
 8002be4:	87da      	strh	r2, [r3, #62]	; 0x3e

    /*Init field not used in handle to zero */
    hspi->RxISR = 0;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2200      	movs	r2, #0
 8002bea:	649a      	str	r2, [r3, #72]	; 0x48
    hspi->TxISR = 0;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->pTxBuffPtr  = NULL;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->TxXferSize  = 0;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	869a      	strh	r2, [r3, #52]	; 0x34
    hspi->TxXferCount = 0;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2200      	movs	r2, #0
 8002c02:	86da      	strh	r2, [r3, #54]	; 0x36

    /* Configure communication direction : 1Line */
    if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c0c:	d107      	bne.n	8002c1e <HAL_SPI_Receive+0xa0>
    {
      SPI_1LINE_RX(hspi);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002c1c:	601a      	str	r2, [r3, #0]
    }

    /* Reset CRC Calculation */
    if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c26:	d10f      	bne.n	8002c48 <HAL_SPI_Receive+0xca>
    {
      SPI_RESET_CRC(hspi);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002c36:	601a      	str	r2, [r3, #0]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002c46:	601a      	str	r2, [r3, #0]
    }
    
    if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002c50:	d112      	bne.n	8002c78 <HAL_SPI_Receive+0xfa>
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d10e      	bne.n	8002c78 <HAL_SPI_Receive+0xfa>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hspi);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
      return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002c62:	88fa      	ldrh	r2, [r7, #6]
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	9300      	str	r3, [sp, #0]
 8002c68:	4613      	mov	r3, r2
 8002c6a:	68ba      	ldr	r2, [r7, #8]
 8002c6c:	68b9      	ldr	r1, [r7, #8]
 8002c6e:	68f8      	ldr	r0, [r7, #12]
 8002c70:	f000 f912 	bl	8002e98 <HAL_SPI_TransmitReceive>
 8002c74:	4603      	mov	r3, r0
 8002c76:	e10b      	b.n	8002e90 <HAL_SPI_Receive+0x312>
    }

    /* Check if the SPI is already enabled */ 
    if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c82:	2b40      	cmp	r3, #64	; 0x40
 8002c84:	d007      	beq.n	8002c96 <HAL_SPI_Receive+0x118>
    {
      /* Enable SPI peripheral */
      __HAL_SPI_ENABLE(hspi);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c94:	601a      	str	r2, [r3, #0]
    }

    /* Receive data in 8 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	68db      	ldr	r3, [r3, #12]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d14a      	bne.n	8002d34 <HAL_SPI_Receive+0x1b6>
    {
      while(hspi->RxXferCount > 1)
 8002c9e:	e01a      	b.n	8002cd6 <HAL_SPI_Receive+0x158>
      {
        /* Wait until RXNE flag is set */
        if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	2101      	movs	r1, #1
 8002ca6:	68f8      	ldr	r0, [r7, #12]
 8002ca8:	f000 fbe2 	bl	8003470 <SPI_WaitOnFlagUntilTimeout>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <HAL_SPI_Receive+0x138>
        { 
          return HAL_TIMEOUT;
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	e0ec      	b.n	8002e90 <HAL_SPI_Receive+0x312>
        }

        (*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	68d8      	ldr	r0, [r3, #12]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cc0:	1c59      	adds	r1, r3, #1
 8002cc2:	68fa      	ldr	r2, [r7, #12]
 8002cc4:	6391      	str	r1, [r2, #56]	; 0x38
 8002cc6:	b2c2      	uxtb	r2, r0
 8002cc8:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cce:	3b01      	subs	r3, #1
 8002cd0:	b29a      	uxth	r2, r3
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	87da      	strh	r2, [r3, #62]	; 0x3e
      while(hspi->RxXferCount > 1)
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d8e0      	bhi.n	8002ca0 <HAL_SPI_Receive+0x122>
      }
      /* Enable CRC Reception */
      if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) 
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ce6:	d136      	bne.n	8002d56 <HAL_SPI_Receive+0x1d8>
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002cf6:	601a      	str	r2, [r3, #0]
 8002cf8:	e02d      	b.n	8002d56 <HAL_SPI_Receive+0x1d8>
    else
    {
      while(hspi->RxXferCount > 1)
      {
        /* Wait until RXNE flag is set to read data */
        if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	2101      	movs	r1, #1
 8002d00:	68f8      	ldr	r0, [r7, #12]
 8002d02:	f000 fbb5 	bl	8003470 <SPI_WaitOnFlagUntilTimeout>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d001      	beq.n	8002d10 <HAL_SPI_Receive+0x192>
        { 
          return HAL_TIMEOUT;
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	e0bf      	b.n	8002e90 <HAL_SPI_Receive+0x312>
        }

        *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	68da      	ldr	r2, [r3, #12]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d1a:	b292      	uxth	r2, r2
 8002d1c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr+=2;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d22:	1c9a      	adds	r2, r3, #2
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d2c:	3b01      	subs	r3, #1
 8002d2e:	b29a      	uxth	r2, r3
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	87da      	strh	r2, [r3, #62]	; 0x3e
      while(hspi->RxXferCount > 1)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d8de      	bhi.n	8002cfa <HAL_SPI_Receive+0x17c>
      }
      /* Enable CRC Reception */
      if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) 
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d44:	d107      	bne.n	8002d56 <HAL_SPI_Receive+0x1d8>
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002d54:	601a      	str	r2, [r3, #0]
      }
    }

    /* Wait until RXNE flag is set */
    if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	2200      	movs	r2, #0
 8002d5a:	2101      	movs	r1, #1
 8002d5c:	68f8      	ldr	r0, [r7, #12]
 8002d5e:	f000 fb87 	bl	8003470 <SPI_WaitOnFlagUntilTimeout>
 8002d62:	4603      	mov	r3, r0
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d001      	beq.n	8002d6c <HAL_SPI_Receive+0x1ee>
    { 
      return HAL_TIMEOUT;
 8002d68:	2303      	movs	r3, #3
 8002d6a:	e091      	b.n	8002e90 <HAL_SPI_Receive+0x312>
    }

    /* Receive last data in 8 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d10a      	bne.n	8002d8a <HAL_SPI_Receive+0x20c>
    {
      (*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	68d8      	ldr	r0, [r3, #12]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d7e:	1c59      	adds	r1, r3, #1
 8002d80:	68fa      	ldr	r2, [r7, #12]
 8002d82:	6391      	str	r1, [r2, #56]	; 0x38
 8002d84:	b2c2      	uxtb	r2, r0
 8002d86:	701a      	strb	r2, [r3, #0]
 8002d88:	e00b      	b.n	8002da2 <HAL_SPI_Receive+0x224>
    }
    /* Receive last data in 16 Bit mode */
    else
    {
      *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	68da      	ldr	r2, [r3, #12]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d94:	b292      	uxth	r2, r2
 8002d96:	801a      	strh	r2, [r3, #0]
      hspi->pRxBuffPtr+=2;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d9c:	1c9a      	adds	r2, r3, #2
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	639a      	str	r2, [r3, #56]	; 0x38
    }
    hspi->RxXferCount--;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002da6:	3b01      	subs	r3, #1
 8002da8:	b29a      	uxth	r2, r3
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	87da      	strh	r2, [r3, #62]	; 0x3e

    /* If CRC computation is enabled */
    if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002db2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002db6:	d116      	bne.n	8002de6 <HAL_SPI_Receive+0x268>
    {
      /* Wait until RXNE flag is set: CRC Received */
      if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	2101      	movs	r1, #1
 8002dbe:	68f8      	ldr	r0, [r7, #12]
 8002dc0:	f000 fb56 	bl	8003470 <SPI_WaitOnFlagUntilTimeout>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d007      	beq.n	8002dda <HAL_SPI_Receive+0x25c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dce:	f043 0202 	orr.w	r2, r3, #2
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e05a      	b.n	8002e90 <HAL_SPI_Receive+0x312>
      }

      /* Read CRC to clear RXNE flag */
      tmpreg = hspi->Instance->DR;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	82fb      	strh	r3, [r7, #22]
      UNUSED(tmpreg);
 8002de4:	8afb      	ldrh	r3, [r7, #22]
    }
    
    if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002dee:	d111      	bne.n	8002e14 <HAL_SPI_Receive+0x296>
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002df8:	d004      	beq.n	8002e04 <HAL_SPI_Receive+0x286>
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e02:	d107      	bne.n	8002e14 <HAL_SPI_Receive+0x296>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e12:	601a      	str	r2, [r3, #0]
    }

    hspi->State = HAL_SPI_STATE_READY;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2201      	movs	r2, #1
 8002e18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Check if CRC error occurred */
    if((hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET))
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e24:	d12d      	bne.n	8002e82 <HAL_SPI_Receive+0x304>
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	f003 0310 	and.w	r3, r3, #16
 8002e30:	2b10      	cmp	r3, #16
 8002e32:	d126      	bne.n	8002e82 <HAL_SPI_Receive+0x304>
    {  
      /* Check if CRC error is valid or not (workaround to be applied or not) */
      if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 8002e34:	68f8      	ldr	r0, [r7, #12]
 8002e36:	f000 fc27 	bl	8003688 <SPI_ISCRCErrorValid>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d11b      	bne.n	8002e78 <HAL_SPI_Receive+0x2fa>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e44:	f043 0202 	orr.w	r2, r3, #2
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Reset CRC Calculation */
        SPI_RESET_CRC(hspi);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002e5a:	601a      	str	r2, [r3, #0]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002e6a:	601a      	str	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR; 
 8002e74:	2301      	movs	r3, #1
 8002e76:	e00b      	b.n	8002e90 <HAL_SPI_Receive+0x312>
      }
      else
      {
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f06f 0210 	mvn.w	r2, #16
 8002e80:	609a      	str	r2, [r3, #8]
      }
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2200      	movs	r2, #0
 8002e86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_OK;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	e000      	b.n	8002e90 <HAL_SPI_Receive+0x312>
  }
  else
  {
    return HAL_BUSY;
 8002e8e:	2302      	movs	r3, #2
  }
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3718      	adds	r7, #24
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b086      	sub	sp, #24
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	60f8      	str	r0, [r7, #12]
 8002ea0:	60b9      	str	r1, [r7, #8]
 8002ea2:	607a      	str	r2, [r7, #4]
 8002ea4:	807b      	strh	r3, [r7, #2]
  __IO uint16_t tmpreg = 0;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	82fb      	strh	r3, [r7, #22]

  if((hspi->State == HAL_SPI_STATE_READY) || (hspi->State == HAL_SPI_STATE_BUSY_RX))
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b01      	cmp	r3, #1
 8002eb4:	d006      	beq.n	8002ec4 <HAL_SPI_TransmitReceive+0x2c>
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	2b22      	cmp	r3, #34	; 0x22
 8002ec0:	f040 8231 	bne.w	8003326 <HAL_SPI_TransmitReceive+0x48e>
  {
    if((pTxData == NULL ) || (pRxData == NULL ) || (Size == 0))
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d005      	beq.n	8002ed6 <HAL_SPI_TransmitReceive+0x3e>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d002      	beq.n	8002ed6 <HAL_SPI_TransmitReceive+0x3e>
 8002ed0:	887b      	ldrh	r3, [r7, #2]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d101      	bne.n	8002eda <HAL_SPI_TransmitReceive+0x42>
    {
      return  HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e226      	b.n	8003328 <HAL_SPI_TransmitReceive+0x490>

    /* Check the parameters */
    assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

    /* Process Locked */
    __HAL_LOCK(hspi);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d101      	bne.n	8002ee8 <HAL_SPI_TransmitReceive+0x50>
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	e21f      	b.n	8003328 <HAL_SPI_TransmitReceive+0x490>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 
    /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
    if(hspi->State == HAL_SPI_STATE_READY)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d103      	bne.n	8002f04 <HAL_SPI_TransmitReceive+0x6c>
    {
      hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2232      	movs	r2, #50	; 0x32
 8002f00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    }

     /* Configure communication */   
    hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2200      	movs	r2, #0
 8002f08:	655a      	str	r2, [r3, #84]	; 0x54

    hspi->pRxBuffPtr  = pRxData;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->RxXferSize  = Size;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	887a      	ldrh	r2, [r7, #2]
 8002f14:	879a      	strh	r2, [r3, #60]	; 0x3c
    hspi->RxXferCount = Size;  
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	887a      	ldrh	r2, [r7, #2]
 8002f1a:	87da      	strh	r2, [r3, #62]	; 0x3e
    
    hspi->pTxBuffPtr  = pTxData;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	68ba      	ldr	r2, [r7, #8]
 8002f20:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->TxXferSize  = Size; 
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	887a      	ldrh	r2, [r7, #2]
 8002f26:	869a      	strh	r2, [r3, #52]	; 0x34
    hspi->TxXferCount = Size;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	887a      	ldrh	r2, [r7, #2]
 8002f2c:	86da      	strh	r2, [r3, #54]	; 0x36

    /*Init field not used in handle to zero */
    hspi->RxISR = 0;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2200      	movs	r2, #0
 8002f32:	649a      	str	r2, [r3, #72]	; 0x48
    hspi->TxISR = 0;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2200      	movs	r2, #0
 8002f38:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Reset CRC Calculation */
    if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f42:	d10f      	bne.n	8002f64 <HAL_SPI_TransmitReceive+0xcc>
    {
      SPI_RESET_CRC(hspi);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f52:	601a      	str	r2, [r3, #0]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f62:	601a      	str	r2, [r3, #0]
    }

    /* Check if the SPI is already enabled */ 
    if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f6e:	2b40      	cmp	r3, #64	; 0x40
 8002f70:	d007      	beq.n	8002f82 <HAL_SPI_TransmitReceive+0xea>
    {
      /* Enable SPI peripheral */
      __HAL_SPI_ENABLE(hspi);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f80:	601a      	str	r2, [r3, #0]
    }

    /* Transmit and Receive data in 16 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	68db      	ldr	r3, [r3, #12]
 8002f86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f8a:	f040 80be 	bne.w	800310a <HAL_SPI_TransmitReceive+0x272>
    {
      if((hspi->Init.Mode == SPI_MODE_SLAVE) || ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->TxXferCount == 0x01)))
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d008      	beq.n	8002fa8 <HAL_SPI_TransmitReceive+0x110>
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f9e:	d114      	bne.n	8002fca <HAL_SPI_TransmitReceive+0x132>
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d110      	bne.n	8002fca <HAL_SPI_TransmitReceive+0x132>
      {
        hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fac:	881a      	ldrh	r2, [r3, #0]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr+=2;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb8:	1c9a      	adds	r2, r3, #2
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	b29a      	uxth	r2, r3
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	86da      	strh	r2, [r3, #54]	; 0x36
      }
      if(hspi->TxXferCount == 0)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d174      	bne.n	80030bc <HAL_SPI_TransmitReceive+0x224>
      {
        /* Enable CRC Transmission */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fda:	d107      	bne.n	8002fec <HAL_SPI_TransmitReceive+0x154>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002fea:	601a      	str	r2, [r3, #0]
        }

        /* Wait until RXNE flag is set */
        if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8002fec:	6a3b      	ldr	r3, [r7, #32]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	2101      	movs	r1, #1
 8002ff2:	68f8      	ldr	r0, [r7, #12]
 8002ff4:	f000 fa3c 	bl	8003470 <SPI_WaitOnFlagUntilTimeout>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d001      	beq.n	8003002 <HAL_SPI_TransmitReceive+0x16a>
        { 
          return HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	e192      	b.n	8003328 <HAL_SPI_TransmitReceive+0x490>
        }

        *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	68da      	ldr	r2, [r3, #12]
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800300c:	b292      	uxth	r2, r2
 800300e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr+=2;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003014:	1c9a      	adds	r2, r3, #2
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800301e:	3b01      	subs	r3, #1
 8003020:	b29a      	uxth	r2, r3
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003026:	e11f      	b.n	8003268 <HAL_SPI_TransmitReceive+0x3d0>
      else
      {
        while(hspi->TxXferCount > 0)
        {
          /* Wait until TXE flag is set to send data */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8003028:	6a3b      	ldr	r3, [r7, #32]
 800302a:	2200      	movs	r2, #0
 800302c:	2102      	movs	r1, #2
 800302e:	68f8      	ldr	r0, [r7, #12]
 8003030:	f000 fa1e 	bl	8003470 <SPI_WaitOnFlagUntilTimeout>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <HAL_SPI_TransmitReceive+0x1a6>
          { 
            return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e174      	b.n	8003328 <HAL_SPI_TransmitReceive+0x490>
          }

          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003042:	881a      	ldrh	r2, [r3, #0]
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr+=2;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800304e:	1c9a      	adds	r2, r3, #2
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	631a      	str	r2, [r3, #48]	; 0x30
          hspi->TxXferCount--;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003058:	3b01      	subs	r3, #1
 800305a:	b29a      	uxth	r2, r3
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	86da      	strh	r2, [r3, #54]	; 0x36

          /* Enable CRC Transmission */
          if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003064:	2b00      	cmp	r3, #0
 8003066:	d10c      	bne.n	8003082 <HAL_SPI_TransmitReceive+0x1ea>
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800306c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003070:	d107      	bne.n	8003082 <HAL_SPI_TransmitReceive+0x1ea>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003080:	601a      	str	r2, [r3, #0]
          }

          /* Wait until RXNE flag is set */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8003082:	6a3b      	ldr	r3, [r7, #32]
 8003084:	2200      	movs	r2, #0
 8003086:	2101      	movs	r1, #1
 8003088:	68f8      	ldr	r0, [r7, #12]
 800308a:	f000 f9f1 	bl	8003470 <SPI_WaitOnFlagUntilTimeout>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d001      	beq.n	8003098 <HAL_SPI_TransmitReceive+0x200>
          { 
            return HAL_TIMEOUT;
 8003094:	2303      	movs	r3, #3
 8003096:	e147      	b.n	8003328 <HAL_SPI_TransmitReceive+0x490>
          }

          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	68da      	ldr	r2, [r3, #12]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030a2:	b292      	uxth	r2, r2
 80030a4:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr+=2;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030aa:	1c9a      	adds	r2, r3, #2
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->RxXferCount--;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030b4:	3b01      	subs	r3, #1
 80030b6:	b29a      	uxth	r2, r3
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	87da      	strh	r2, [r3, #62]	; 0x3e
        while(hspi->TxXferCount > 0)
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d1b1      	bne.n	8003028 <HAL_SPI_TransmitReceive+0x190>
        }
        /* Receive the last byte */
        if(hspi->Init.Mode == SPI_MODE_SLAVE)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	f040 80cd 	bne.w	8003268 <HAL_SPI_TransmitReceive+0x3d0>
        {
          /* Wait until RXNE flag is set */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 80030ce:	6a3b      	ldr	r3, [r7, #32]
 80030d0:	2200      	movs	r2, #0
 80030d2:	2101      	movs	r1, #1
 80030d4:	68f8      	ldr	r0, [r7, #12]
 80030d6:	f000 f9cb 	bl	8003470 <SPI_WaitOnFlagUntilTimeout>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d001      	beq.n	80030e4 <HAL_SPI_TransmitReceive+0x24c>
          {
            return HAL_TIMEOUT;
 80030e0:	2303      	movs	r3, #3
 80030e2:	e121      	b.n	8003328 <HAL_SPI_TransmitReceive+0x490>
          }
          
          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	68da      	ldr	r2, [r3, #12]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ee:	b292      	uxth	r2, r2
 80030f0:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr+=2;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030f6:	1c9a      	adds	r2, r3, #2
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->RxXferCount--;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003100:	3b01      	subs	r3, #1
 8003102:	b29a      	uxth	r2, r3
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003108:	e0ae      	b.n	8003268 <HAL_SPI_TransmitReceive+0x3d0>
      }
    }
    /* Transmit and Receive data in 8 Bit mode */
    else
    {
      if((hspi->Init.Mode == SPI_MODE_SLAVE) || ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->TxXferCount == 0x01)))
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d008      	beq.n	8003124 <HAL_SPI_TransmitReceive+0x28c>
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800311a:	d112      	bne.n	8003142 <HAL_SPI_TransmitReceive+0x2aa>
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003120:	2b01      	cmp	r3, #1
 8003122:	d10e      	bne.n	8003142 <HAL_SPI_TransmitReceive+0x2aa>
      {
        hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003128:	1c59      	adds	r1, r3, #1
 800312a:	68fa      	ldr	r2, [r7, #12]
 800312c:	6311      	str	r1, [r2, #48]	; 0x30
 800312e:	781a      	ldrb	r2, [r3, #0]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800313a:	3b01      	subs	r3, #1
 800313c:	b29a      	uxth	r2, r3
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	86da      	strh	r2, [r3, #54]	; 0x36
      }
      if(hspi->TxXferCount == 0)
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003146:	2b00      	cmp	r3, #0
 8003148:	d16b      	bne.n	8003222 <HAL_SPI_TransmitReceive+0x38a>
      {
        /* Enable CRC Transmission */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800314e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003152:	d107      	bne.n	8003164 <HAL_SPI_TransmitReceive+0x2cc>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003162:	601a      	str	r2, [r3, #0]
        }

        /* Wait until RXNE flag is set */
        if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8003164:	6a3b      	ldr	r3, [r7, #32]
 8003166:	2200      	movs	r2, #0
 8003168:	2101      	movs	r1, #1
 800316a:	68f8      	ldr	r0, [r7, #12]
 800316c:	f000 f980 	bl	8003470 <SPI_WaitOnFlagUntilTimeout>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	d001      	beq.n	800317a <HAL_SPI_TransmitReceive+0x2e2>
        {
          return HAL_TIMEOUT;
 8003176:	2303      	movs	r3, #3
 8003178:	e0d6      	b.n	8003328 <HAL_SPI_TransmitReceive+0x490>
        }

        (*hspi->pRxBuffPtr) = hspi->Instance->DR;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	68da      	ldr	r2, [r3, #12]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003184:	b2d2      	uxtb	r2, r2
 8003186:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800318c:	3b01      	subs	r3, #1
 800318e:	b29a      	uxth	r2, r3
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003194:	e068      	b.n	8003268 <HAL_SPI_TransmitReceive+0x3d0>
      else
      {
        while(hspi->TxXferCount > 0)
        {
          /* Wait until TXE flag is set to send data */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8003196:	6a3b      	ldr	r3, [r7, #32]
 8003198:	2200      	movs	r2, #0
 800319a:	2102      	movs	r1, #2
 800319c:	68f8      	ldr	r0, [r7, #12]
 800319e:	f000 f967 	bl	8003470 <SPI_WaitOnFlagUntilTimeout>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d001      	beq.n	80031ac <HAL_SPI_TransmitReceive+0x314>
          {
            return HAL_TIMEOUT;
 80031a8:	2303      	movs	r3, #3
 80031aa:	e0bd      	b.n	8003328 <HAL_SPI_TransmitReceive+0x490>
          }

          hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b0:	1c59      	adds	r1, r3, #1
 80031b2:	68fa      	ldr	r2, [r7, #12]
 80031b4:	6311      	str	r1, [r2, #48]	; 0x30
 80031b6:	781a      	ldrb	r2, [r3, #0]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount--;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031c2:	3b01      	subs	r3, #1
 80031c4:	b29a      	uxth	r2, r3
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	86da      	strh	r2, [r3, #54]	; 0x36

          /* Enable CRC Transmission */
          if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d10c      	bne.n	80031ec <HAL_SPI_TransmitReceive+0x354>
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031da:	d107      	bne.n	80031ec <HAL_SPI_TransmitReceive+0x354>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80031ea:	601a      	str	r2, [r3, #0]
          }

          /* Wait until RXNE flag is set */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 80031ec:	6a3b      	ldr	r3, [r7, #32]
 80031ee:	2200      	movs	r2, #0
 80031f0:	2101      	movs	r1, #1
 80031f2:	68f8      	ldr	r0, [r7, #12]
 80031f4:	f000 f93c 	bl	8003470 <SPI_WaitOnFlagUntilTimeout>
 80031f8:	4603      	mov	r3, r0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d001      	beq.n	8003202 <HAL_SPI_TransmitReceive+0x36a>
          {
            return HAL_TIMEOUT;
 80031fe:	2303      	movs	r3, #3
 8003200:	e092      	b.n	8003328 <HAL_SPI_TransmitReceive+0x490>
          }

          (*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	68d8      	ldr	r0, [r3, #12]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800320c:	1c59      	adds	r1, r3, #1
 800320e:	68fa      	ldr	r2, [r7, #12]
 8003210:	6391      	str	r1, [r2, #56]	; 0x38
 8003212:	b2c2      	uxtb	r2, r0
 8003214:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800321a:	3b01      	subs	r3, #1
 800321c:	b29a      	uxth	r2, r3
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	87da      	strh	r2, [r3, #62]	; 0x3e
        while(hspi->TxXferCount > 0)
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003226:	2b00      	cmp	r3, #0
 8003228:	d1b5      	bne.n	8003196 <HAL_SPI_TransmitReceive+0x2fe>
        }
        if(hspi->Init.Mode == SPI_MODE_SLAVE)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d11a      	bne.n	8003268 <HAL_SPI_TransmitReceive+0x3d0>
        {
          /* Wait until RXNE flag is set */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8003232:	6a3b      	ldr	r3, [r7, #32]
 8003234:	2200      	movs	r2, #0
 8003236:	2101      	movs	r1, #1
 8003238:	68f8      	ldr	r0, [r7, #12]
 800323a:	f000 f919 	bl	8003470 <SPI_WaitOnFlagUntilTimeout>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	d001      	beq.n	8003248 <HAL_SPI_TransmitReceive+0x3b0>
          {
            return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e06f      	b.n	8003328 <HAL_SPI_TransmitReceive+0x490>
          }
          
          (*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68d8      	ldr	r0, [r3, #12]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003252:	1c59      	adds	r1, r3, #1
 8003254:	68fa      	ldr	r2, [r7, #12]
 8003256:	6391      	str	r1, [r2, #56]	; 0x38
 8003258:	b2c2      	uxtb	r2, r0
 800325a:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003260:	3b01      	subs	r3, #1
 8003262:	b29a      	uxth	r2, r3
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
      }
    }

    /* Read CRC from DR to close CRC calculation process */
    if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800326c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003270:	d116      	bne.n	80032a0 <HAL_SPI_TransmitReceive+0x408>
    {
      /* Wait until RXNE flag is set */
      if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8003272:	6a3b      	ldr	r3, [r7, #32]
 8003274:	2200      	movs	r2, #0
 8003276:	2101      	movs	r1, #1
 8003278:	68f8      	ldr	r0, [r7, #12]
 800327a:	f000 f8f9 	bl	8003470 <SPI_WaitOnFlagUntilTimeout>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d007      	beq.n	8003294 <HAL_SPI_TransmitReceive+0x3fc>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003288:	f043 0202 	orr.w	r2, r3, #2
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003290:	2303      	movs	r3, #3
 8003292:	e049      	b.n	8003328 <HAL_SPI_TransmitReceive+0x490>
      }
      /* Read CRC */
      tmpreg = hspi->Instance->DR;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	b29b      	uxth	r3, r3
 800329c:	82fb      	strh	r3, [r7, #22]
      UNUSED(tmpreg);
 800329e:	8afb      	ldrh	r3, [r7, #22]
    }

    /* Wait until Busy flag is reset before disabling SPI */
    if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_BSY, SET, Timeout) != HAL_OK)
 80032a0:	6a3b      	ldr	r3, [r7, #32]
 80032a2:	2201      	movs	r2, #1
 80032a4:	2180      	movs	r1, #128	; 0x80
 80032a6:	68f8      	ldr	r0, [r7, #12]
 80032a8:	f000 f8e2 	bl	8003470 <SPI_WaitOnFlagUntilTimeout>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d007      	beq.n	80032c2 <HAL_SPI_TransmitReceive+0x42a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032b6:	f043 0210 	orr.w	r2, r3, #16
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e032      	b.n	8003328 <HAL_SPI_TransmitReceive+0x490>
    }
    
    hspi->State = HAL_SPI_STATE_READY;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2201      	movs	r2, #1
 80032c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Check if CRC error occurred */
    if((hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET))
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032d2:	d122      	bne.n	800331a <HAL_SPI_TransmitReceive+0x482>
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	f003 0310 	and.w	r3, r3, #16
 80032de:	2b10      	cmp	r3, #16
 80032e0:	d11b      	bne.n	800331a <HAL_SPI_TransmitReceive+0x482>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032e6:	f043 0202 	orr.w	r2, r3, #2
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	655a      	str	r2, [r3, #84]	; 0x54

      SPI_RESET_CRC(hspi);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80032fc:	601a      	str	r2, [r3, #0]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800330c:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hspi);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2200      	movs	r2, #0
 8003312:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      
      return HAL_ERROR; 
 8003316:	2301      	movs	r3, #1
 8003318:	e006      	b.n	8003328 <HAL_SPI_TransmitReceive+0x490>
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2200      	movs	r2, #0
 800331e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_OK;
 8003322:	2300      	movs	r3, #0
 8003324:	e000      	b.n	8003328 <HAL_SPI_TransmitReceive+0x490>
  }
  else
  {
    return HAL_BUSY;
 8003326:	2302      	movs	r3, #2
  }
}
 8003328:	4618      	mov	r0, r3
 800332a:	3718      	adds	r7, #24
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}

08003330 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b084      	sub	sp, #16
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  /* SPI in mode Receiver and Overrun not occurred ---------------------------*/
  if((__HAL_SPI_GET_IT_SOURCE(hspi, SPI_IT_RXNE) != RESET) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE) != RESET) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_OVR) == RESET))
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003342:	2b40      	cmp	r3, #64	; 0x40
 8003344:	d112      	bne.n	800336c <HAL_SPI_IRQHandler+0x3c>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	f003 0301 	and.w	r3, r3, #1
 8003350:	2b01      	cmp	r3, #1
 8003352:	d10b      	bne.n	800336c <HAL_SPI_IRQHandler+0x3c>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800335e:	2b40      	cmp	r3, #64	; 0x40
 8003360:	d004      	beq.n	800336c <HAL_SPI_IRQHandler+0x3c>
  {
    hspi->RxISR(hspi);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	4798      	blx	r3
    return;
 800336a:	e075      	b.n	8003458 <HAL_SPI_IRQHandler+0x128>
  }

  /* SPI in mode Tramitter ---------------------------------------------------*/
  if((__HAL_SPI_GET_IT_SOURCE(hspi, SPI_IT_TXE) != RESET) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE) != RESET))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003376:	2b80      	cmp	r3, #128	; 0x80
 8003378:	d10b      	bne.n	8003392 <HAL_SPI_IRQHandler+0x62>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	f003 0302 	and.w	r3, r3, #2
 8003384:	2b02      	cmp	r3, #2
 8003386:	d104      	bne.n	8003392 <HAL_SPI_IRQHandler+0x62>
  {
    hspi->TxISR(hspi);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800338c:	6878      	ldr	r0, [r7, #4]
 800338e:	4798      	blx	r3
    return;
 8003390:	e062      	b.n	8003458 <HAL_SPI_IRQHandler+0x128>
  }

  if(__HAL_SPI_GET_IT_SOURCE(hspi, SPI_IT_ERR) != RESET)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f003 0320 	and.w	r3, r3, #32
 800339c:	2b20      	cmp	r3, #32
 800339e:	d15b      	bne.n	8003458 <HAL_SPI_IRQHandler+0x128>
  {
    /* SPI CRC error interrupt occurred ---------------------------------------*/
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	f003 0310 	and.w	r3, r3, #16
 80033aa:	2b10      	cmp	r3, #16
 80033ac:	d10a      	bne.n	80033c4 <HAL_SPI_IRQHandler+0x94>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033b2:	f043 0202 	orr.w	r2, r3, #2
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f06f 0210 	mvn.w	r2, #16
 80033c2:	609a      	str	r2, [r3, #8]
    }
    /* SPI Mode Fault error interrupt occurred --------------------------------*/
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_MODF) != RESET)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f003 0320 	and.w	r3, r3, #32
 80033ce:	2b20      	cmp	r3, #32
 80033d0:	d113      	bne.n	80033fa <HAL_SPI_IRQHandler+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033d6:	f043 0201 	orr.w	r2, r3, #1
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	60fb      	str	r3, [r7, #12]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	6812      	ldr	r2, [r2, #0]
 80033f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80033f4:	6013      	str	r3, [r2, #0]
 80033f6:	60fb      	str	r3, [r7, #12]
 80033f8:	68fb      	ldr	r3, [r7, #12]
    }
    
    /* SPI Overrun error interrupt occurred -----------------------------------*/
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_OVR) != RESET)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003404:	2b40      	cmp	r3, #64	; 0x40
 8003406:	d114      	bne.n	8003432 <HAL_SPI_IRQHandler+0x102>
    {
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800340e:	b2db      	uxtb	r3, r3
 8003410:	2b12      	cmp	r3, #18
 8003412:	d00e      	beq.n	8003432 <HAL_SPI_IRQHandler+0x102>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003418:	f043 0204 	orr.w	r2, r3, #4
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);      
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	68db      	ldr	r3, [r3, #12]
 8003426:	60bb      	str	r3, [r7, #8]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	60bb      	str	r3, [r7, #8]
 8003430:	68bb      	ldr	r3, [r7, #8]
      }
    }

    /* Call the Error call Back in case of Errors */
    if(hspi->ErrorCode!=HAL_SPI_ERROR_NONE)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003436:	2b00      	cmp	r3, #0
 8003438:	d00e      	beq.n	8003458 <HAL_SPI_IRQHandler+0x128>
    {
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	685a      	ldr	r2, [r3, #4]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003448:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2201      	movs	r2, #1
 800344e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f000 f803 	bl	800345e <HAL_SPI_ErrorCallback>
    }
  }
}
 8003458:	3710      	adds	r7, #16
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}

0800345e <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800345e:	b480      	push	{r7}
 8003460:	b083      	sub	sp, #12
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function Should not be modified, when the callback is needed,
            the HAL_SPI_ErrorCallback() could be implenetd in the user file.
            - The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred.
   */
}
 8003466:	bf00      	nop
 8003468:	370c      	adds	r7, #12
 800346a:	46bd      	mov	sp, r7
 800346c:	bc80      	pop	{r7}
 800346e:	4770      	bx	lr

08003470 <SPI_WaitOnFlagUntilTimeout>:
  * @param  Status: Flag status to check: RESET or set
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status, uint32_t Timeout)  
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b086      	sub	sp, #24
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	603b      	str	r3, [r7, #0]
 800347c:	4613      	mov	r3, r2
 800347e:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart = 0;
 8003480:	2300      	movs	r3, #0
 8003482:	617b      	str	r3, [r7, #20]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003484:	f7fc feaa 	bl	80001dc <HAL_GetTick>
 8003488:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set */
  if(Status == RESET)
 800348a:	79fb      	ldrb	r3, [r7, #7]
 800348c:	2b00      	cmp	r3, #0
 800348e:	f040 8086 	bne.w	800359e <SPI_WaitOnFlagUntilTimeout+0x12e>
  {
    while(__HAL_SPI_GET_FLAG(hspi, Flag) == RESET)
 8003492:	e03d      	b.n	8003510 <SPI_WaitOnFlagUntilTimeout+0xa0>
    {
      if(Timeout != HAL_MAX_DELAY)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800349a:	d039      	beq.n	8003510 <SPI_WaitOnFlagUntilTimeout+0xa0>
      {
        if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d007      	beq.n	80034b2 <SPI_WaitOnFlagUntilTimeout+0x42>
 80034a2:	f7fc fe9b 	bl	80001dc <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	683a      	ldr	r2, [r7, #0]
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d22e      	bcs.n	8003510 <SPI_WaitOnFlagUntilTimeout+0xa0>
          /* Disable the SPI and reset the CRC: the CRC value should be cleared
             on both master and slave sides in order to resynchronize the master
             and slave for their respective CRC calculation */

          /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
          __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	685a      	ldr	r2, [r3, #4]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80034c0:	605a      	str	r2, [r3, #4]

          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034d0:	601a      	str	r2, [r3, #0]

          /* Reset CRC Calculation */
          if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034da:	d10f      	bne.n	80034fc <SPI_WaitOnFlagUntilTimeout+0x8c>
          {
            SPI_RESET_CRC(hspi);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80034ea:	601a      	str	r2, [r3, #0]
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80034fa:	601a      	str	r2, [r3, #0]
          }

          hspi->State= HAL_SPI_STATE_READY;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2201      	movs	r2, #1
 8003500:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2200      	movs	r2, #0
 8003508:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 800350c:	2303      	movs	r3, #3
 800350e:	e04f      	b.n	80035b0 <SPI_WaitOnFlagUntilTimeout+0x140>
    while(__HAL_SPI_GET_FLAG(hspi, Flag) == RESET)
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	689a      	ldr	r2, [r3, #8]
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	4013      	ands	r3, r2
 800351a:	68ba      	ldr	r2, [r7, #8]
 800351c:	429a      	cmp	r2, r3
 800351e:	d1b9      	bne.n	8003494 <SPI_WaitOnFlagUntilTimeout+0x24>
 8003520:	e045      	b.n	80035ae <SPI_WaitOnFlagUntilTimeout+0x13e>
  }
  else
  {
    while(__HAL_SPI_GET_FLAG(hspi, Flag) != RESET)
    {
      if(Timeout != HAL_MAX_DELAY)
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003528:	d039      	beq.n	800359e <SPI_WaitOnFlagUntilTimeout+0x12e>
      {
        if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d007      	beq.n	8003540 <SPI_WaitOnFlagUntilTimeout+0xd0>
 8003530:	f7fc fe54 	bl	80001dc <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	683a      	ldr	r2, [r7, #0]
 800353c:	429a      	cmp	r2, r3
 800353e:	d22e      	bcs.n	800359e <SPI_WaitOnFlagUntilTimeout+0x12e>
          /* Disable the SPI and reset the CRC: the CRC value should be cleared
             on both master and slave sides in order to resynchronize the master
             and slave for their respective CRC calculation */

          /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
          __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	685a      	ldr	r2, [r3, #4]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800354e:	605a      	str	r2, [r3, #4]

          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800355e:	601a      	str	r2, [r3, #0]

          /* Reset CRC Calculation */
          if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003564:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003568:	d10f      	bne.n	800358a <SPI_WaitOnFlagUntilTimeout+0x11a>
          {
            SPI_RESET_CRC(hspi);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003578:	601a      	str	r2, [r3, #0]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003588:	601a      	str	r2, [r3, #0]
          }

          hspi->State= HAL_SPI_STATE_READY;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2201      	movs	r2, #1
 800358e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e008      	b.n	80035b0 <SPI_WaitOnFlagUntilTimeout+0x140>
    while(__HAL_SPI_GET_FLAG(hspi, Flag) != RESET)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	689a      	ldr	r2, [r3, #8]
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	4013      	ands	r3, r2
 80035a8:	68ba      	ldr	r2, [r7, #8]
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d0b9      	beq.n	8003522 <SPI_WaitOnFlagUntilTimeout+0xb2>
        }
      }
    }
  }
  return HAL_OK;
 80035ae:	2300      	movs	r3, #0
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3718      	adds	r7, #24
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d101      	bne.n	80035ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e057      	b.n	800367a <HAL_SPI_Init+0xc2>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
  assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));

  if(hspi->State == HAL_SPI_STATE_RESET)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d102      	bne.n	80035dc <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f002 fd94 	bl	8006104 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2202      	movs	r2, #2
 80035e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035f2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	685a      	ldr	r2, [r3, #4]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	431a      	orrs	r2, r3
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	68db      	ldr	r3, [r3, #12]
 8003602:	431a      	orrs	r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	691b      	ldr	r3, [r3, #16]
 8003608:	431a      	orrs	r2, r3
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	695b      	ldr	r3, [r3, #20]
 800360e:	431a      	orrs	r2, r3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	699b      	ldr	r3, [r3, #24]
 8003614:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003618:	431a      	orrs	r2, r3
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	69db      	ldr	r3, [r3, #28]
 800361e:	431a      	orrs	r2, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6a1b      	ldr	r3, [r3, #32]
 8003624:	ea42 0103 	orr.w	r1, r2, r3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	430a      	orrs	r2, r1
 8003632:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	699b      	ldr	r3, [r3, #24]
 8003638:	0c1b      	lsrs	r3, r3, #16
 800363a:	f003 0104 	and.w	r1, r3, #4
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	430a      	orrs	r2, r1
 8003648:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003652:	611a      	str	r2, [r3, #16]

#if defined (STM32F101x6) || defined (STM32F101xB) || defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F102x6) || defined (STM32F102xB) || defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F105xC) || defined (STM32F107xC)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	69da      	ldr	r2, [r3, #28]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003662:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0;
#else
  uCRCErrorWorkaroundCheck = 0;
 8003664:	4b07      	ldr	r3, [pc, #28]	; (8003684 <HAL_SPI_Init+0xcc>)
 8003666:	2200      	movs	r2, #0
 8003668:	701a      	strb	r2, [r3, #0]
#endif

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2200      	movs	r2, #0
 800366e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2201      	movs	r2, #1
 8003674:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 8003678:	2300      	movs	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	3708      	adds	r7, #8
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	2000021c 	.word	0x2000021c

08003688 <SPI_ISCRCErrorValid>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval CRC error validity (SPI_INVALID_CRC_ERROR or SPI_VALID_CRC_ERROR).  
*/
uint8_t SPI_ISCRCErrorValid(SPI_HandleTypeDef *hspi)
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
      return (SPI_INVALID_CRC_ERROR);
    }
  }
  return (SPI_VALID_CRC_ERROR);
#else
  return (SPI_VALID_CRC_ERROR);
 8003690:	2301      	movs	r3, #1
#endif
}
 8003692:	4618      	mov	r0, r3
 8003694:	370c      	adds	r7, #12
 8003696:	46bd      	mov	sp, r7
 8003698:	bc80      	pop	{r7}
 800369a:	4770      	bx	lr

0800369c <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800369c:	b084      	sub	sp, #16
 800369e:	b480      	push	{r7}
 80036a0:	b083      	sub	sp, #12
 80036a2:	af00      	add	r7, sp, #0
 80036a4:	6078      	str	r0, [r7, #4]
 80036a6:	f107 0014 	add.w	r0, r7, #20
 80036aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80036ae:	2300      	movs	r3, #0
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	370c      	adds	r7, #12
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bc80      	pop	{r7}
 80036b8:	b004      	add	sp, #16
 80036ba:	4770      	bx	lr

080036bc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80036bc:	b480      	push	{r7}
 80036be:	b085      	sub	sp, #20
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask = 0;
 80036c4:	2300      	movs	r3, #0
 80036c6:	60fb      	str	r3, [r7, #12]
  
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
 80036c8:	f44f 433d 	mov.w	r3, #48384	; 0xbd00
 80036cc:	60fb      	str	r3, [r7, #12]
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80036d4:	b29a      	uxth	r2, r3
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	b29b      	uxth	r3, r3
 80036da:	4313      	orrs	r3, r2
 80036dc:	b29a      	uxth	r2, r3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  return HAL_OK;
 80036e4:	2300      	movs	r3, #0
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3714      	adds	r7, #20
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bc80      	pop	{r7}
 80036ee:	4770      	bx	lr

080036f0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b085      	sub	sp, #20
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask = 0;
 80036f8:	2300      	movs	r3, #0
 80036fa:	60fb      	str	r3, [r7, #12]
  
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
 80036fc:	f44f 433d 	mov.w	r3, #48384	; 0xbd00
 8003700:	60fb      	str	r3, [r7, #12]
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003708:	b29a      	uxth	r2, r3
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	b29b      	uxth	r3, r3
 800370e:	43db      	mvns	r3, r3
 8003710:	b29b      	uxth	r3, r3
 8003712:	4013      	ands	r3, r2
 8003714:	b29a      	uxth	r2, r3
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  return HAL_OK;
 800371c:	2300      	movs	r3, #0
}
 800371e:	4618      	mov	r0, r3
 8003720:	3714      	adds	r7, #20
 8003722:	46bd      	mov	sp, r7
 8003724:	bc80      	pop	{r7}
 8003726:	4770      	bx	lr

08003728 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx , USB_ModeTypeDef mode)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
 8003730:	460b      	mov	r3, r1
 8003732:	70fb      	strb	r3, [r7, #3]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	370c      	adds	r7, #12
 800373a:	46bd      	mov	sp, r7
 800373c:	bc80      	pop	{r7}
 800373e:	4770      	bx	lr

08003740 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{    
 8003740:	b084      	sub	sp, #16
 8003742:	b480      	push	{r7}
 8003744:	b083      	sub	sp, #12
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
 800374a:	f107 0014 	add.w	r0, r7, #20
 800374e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2201      	movs	r2, #1
 8003756:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 
  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  
  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    
  return HAL_OK;
 8003772:	2300      	movs	r3, #0
}
 8003774:	4618      	mov	r0, r3
 8003776:	370c      	adds	r7, #12
 8003778:	46bd      	mov	sp, r7
 800377a:	bc80      	pop	{r7}
 800377c:	b004      	add	sp, #16
 800377e:	4770      	bx	lr

08003780 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003780:	b490      	push	{r4, r7}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	6039      	str	r1, [r7, #0]
  /* initialize Endpoint */
  switch (ep->type)
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	78db      	ldrb	r3, [r3, #3]
 800378e:	2b03      	cmp	r3, #3
 8003790:	d85f      	bhi.n	8003852 <USB_ActivateEndpoint+0xd2>
 8003792:	a201      	add	r2, pc, #4	; (adr r2, 8003798 <USB_ActivateEndpoint+0x18>)
 8003794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003798:	080037a9 	.word	0x080037a9
 800379c:	08003827 	.word	0x08003827
 80037a0:	080037d5 	.word	0x080037d5
 80037a4:	080037fb 	.word	0x080037fb
  {
  case EP_TYPE_CTRL:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_CONTROL);
 80037a8:	687a      	ldr	r2, [r7, #4]
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	781b      	ldrb	r3, [r3, #0]
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	4413      	add	r3, r2
 80037b2:	881b      	ldrh	r3, [r3, #0]
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80037ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037be:	b29a      	uxth	r2, r3
 80037c0:	6879      	ldr	r1, [r7, #4]
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	781b      	ldrb	r3, [r3, #0]
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	440b      	add	r3, r1
 80037ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037ce:	b292      	uxth	r2, r2
 80037d0:	801a      	strh	r2, [r3, #0]
    break;
 80037d2:	e03f      	b.n	8003854 <USB_ActivateEndpoint+0xd4>
  case EP_TYPE_BULK:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_BULK);
 80037d4:	687a      	ldr	r2, [r7, #4]
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	781b      	ldrb	r3, [r3, #0]
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	4413      	add	r3, r2
 80037de:	881b      	ldrh	r3, [r3, #0]
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	6879      	ldr	r1, [r7, #4]
 80037e4:	683a      	ldr	r2, [r7, #0]
 80037e6:	7812      	ldrb	r2, [r2, #0]
 80037e8:	0092      	lsls	r2, r2, #2
 80037ea:	440a      	add	r2, r1
 80037ec:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80037f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	8013      	strh	r3, [r2, #0]
    break;
 80037f8:	e02c      	b.n	8003854 <USB_ActivateEndpoint+0xd4>
  case EP_TYPE_INTR:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_INTERRUPT);
 80037fa:	687a      	ldr	r2, [r7, #4]
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	009b      	lsls	r3, r3, #2
 8003802:	4413      	add	r3, r2
 8003804:	881b      	ldrh	r3, [r3, #0]
 8003806:	b29b      	uxth	r3, r3
 8003808:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800380c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003810:	b29a      	uxth	r2, r3
 8003812:	6879      	ldr	r1, [r7, #4]
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	440b      	add	r3, r1
 800381c:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
 8003820:	b292      	uxth	r2, r2
 8003822:	801a      	strh	r2, [r3, #0]
    break;
 8003824:	e016      	b.n	8003854 <USB_ActivateEndpoint+0xd4>
  case EP_TYPE_ISOC:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_ISOCHRONOUS);
 8003826:	687a      	ldr	r2, [r7, #4]
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	781b      	ldrb	r3, [r3, #0]
 800382c:	009b      	lsls	r3, r3, #2
 800382e:	4413      	add	r3, r2
 8003830:	881b      	ldrh	r3, [r3, #0]
 8003832:	b29b      	uxth	r3, r3
 8003834:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8003838:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800383c:	b29a      	uxth	r2, r3
 800383e:	6879      	ldr	r1, [r7, #4]
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	781b      	ldrb	r3, [r3, #0]
 8003844:	009b      	lsls	r3, r3, #2
 8003846:	440b      	add	r3, r1
 8003848:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800384c:	b292      	uxth	r2, r2
 800384e:	801a      	strh	r2, [r3, #0]
    break;
 8003850:	e000      	b.n	8003854 <USB_ActivateEndpoint+0xd4>
  default:
      break;
 8003852:	bf00      	nop
  } 
  
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003854:	687a      	ldr	r2, [r7, #4]
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	4413      	add	r3, r2
 800385e:	881b      	ldrh	r3, [r3, #0]
 8003860:	b29a      	uxth	r2, r3
 8003862:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003866:	4013      	ands	r3, r2
 8003868:	b29a      	uxth	r2, r3
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	b29b      	uxth	r3, r3
 8003870:	4313      	orrs	r3, r2
 8003872:	b299      	uxth	r1, r3
 8003874:	687a      	ldr	r2, [r7, #4]
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	781b      	ldrb	r3, [r3, #0]
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	441a      	add	r2, r3
 800387e:	4b76      	ldr	r3, [pc, #472]	; (8003a58 <USB_ActivateEndpoint+0x2d8>)
 8003880:	430b      	orrs	r3, r1
 8003882:	b29b      	uxth	r3, r3
 8003884:	8013      	strh	r3, [r2, #0]
  
  if (ep->doublebuffer == 0) 
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	7a9b      	ldrb	r3, [r3, #10]
 800388a:	2b00      	cmp	r3, #0
 800388c:	f040 80ea 	bne.w	8003a64 <USB_ActivateEndpoint+0x2e4>
  {
    if (ep->is_in)
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	785b      	ldrb	r3, [r3, #1]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d04c      	beq.n	8003932 <USB_ActivateEndpoint+0x1b2>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	889b      	ldrh	r3, [r3, #4]
 800389c:	085b      	lsrs	r3, r3, #1
 800389e:	b29b      	uxth	r3, r3
 80038a0:	005a      	lsls	r2, r3, #1
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	4619      	mov	r1, r3
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	00db      	lsls	r3, r3, #3
 80038b2:	440b      	add	r3, r1
 80038b4:	005b      	lsls	r3, r3, #1
 80038b6:	4619      	mov	r1, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	440b      	add	r3, r1
 80038bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80038c0:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	4413      	add	r3, r2
 80038cc:	881b      	ldrh	r3, [r3, #0]
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d013      	beq.n	8003900 <USB_ActivateEndpoint+0x180>
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	781b      	ldrb	r3, [r3, #0]
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	4413      	add	r3, r2
 80038e2:	881b      	ldrh	r3, [r3, #0]
 80038e4:	b29a      	uxth	r2, r3
 80038e6:	f640 730f 	movw	r3, #3855	; 0xf0f
 80038ea:	4013      	ands	r3, r2
 80038ec:	b299      	uxth	r1, r3
 80038ee:	687a      	ldr	r2, [r7, #4]
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	441a      	add	r2, r3
 80038f8:	4b58      	ldr	r3, [pc, #352]	; (8003a5c <USB_ActivateEndpoint+0x2dc>)
 80038fa:	430b      	orrs	r3, r1
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	8013      	strh	r3, [r2, #0]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK); 
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	4413      	add	r3, r2
 800390a:	881b      	ldrh	r3, [r3, #0]
 800390c:	b29b      	uxth	r3, r3
 800390e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003912:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003916:	b29c      	uxth	r4, r3
 8003918:	f084 0320 	eor.w	r3, r4, #32
 800391c:	b29c      	uxth	r4, r3
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	781b      	ldrb	r3, [r3, #0]
 8003924:	009b      	lsls	r3, r3, #2
 8003926:	441a      	add	r2, r3
 8003928:	4b4b      	ldr	r3, [pc, #300]	; (8003a58 <USB_ActivateEndpoint+0x2d8>)
 800392a:	4323      	orrs	r3, r4
 800392c:	b29b      	uxth	r3, r3
 800392e:	8013      	strh	r3, [r2, #0]
 8003930:	e1db      	b.n	8003cea <USB_ActivateEndpoint+0x56a>
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	889b      	ldrh	r3, [r3, #4]
 8003936:	085b      	lsrs	r3, r3, #1
 8003938:	b29b      	uxth	r3, r3
 800393a:	005a      	lsls	r2, r3, #1
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003942:	b29b      	uxth	r3, r3
 8003944:	4619      	mov	r1, r3
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	781b      	ldrb	r3, [r3, #0]
 800394a:	00db      	lsls	r3, r3, #3
 800394c:	440b      	add	r3, r1
 800394e:	3304      	adds	r3, #4
 8003950:	005b      	lsls	r3, r3, #1
 8003952:	4619      	mov	r1, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	440b      	add	r3, r1
 8003958:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800395c:	601a      	str	r2, [r3, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003964:	b29b      	uxth	r3, r3
 8003966:	461a      	mov	r2, r3
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	781b      	ldrb	r3, [r3, #0]
 800396c:	00db      	lsls	r3, r3, #3
 800396e:	4413      	add	r3, r2
 8003970:	3306      	adds	r3, #6
 8003972:	005b      	lsls	r3, r3, #1
 8003974:	461a      	mov	r2, r3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4413      	add	r3, r2
 800397a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800397e:	60bb      	str	r3, [r7, #8]
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	691b      	ldr	r3, [r3, #16]
 8003984:	2b3e      	cmp	r3, #62	; 0x3e
 8003986:	d918      	bls.n	80039ba <USB_ActivateEndpoint+0x23a>
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	691b      	ldr	r3, [r3, #16]
 800398c:	095b      	lsrs	r3, r3, #5
 800398e:	81fb      	strh	r3, [r7, #14]
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	691b      	ldr	r3, [r3, #16]
 8003994:	f003 031f 	and.w	r3, r3, #31
 8003998:	2b00      	cmp	r3, #0
 800399a:	d102      	bne.n	80039a2 <USB_ActivateEndpoint+0x222>
 800399c:	89fb      	ldrh	r3, [r7, #14]
 800399e:	3b01      	subs	r3, #1
 80039a0:	81fb      	strh	r3, [r7, #14]
 80039a2:	89fb      	ldrh	r3, [r7, #14]
 80039a4:	029b      	lsls	r3, r3, #10
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80039ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	461a      	mov	r2, r3
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	601a      	str	r2, [r3, #0]
 80039b8:	e012      	b.n	80039e0 <USB_ActivateEndpoint+0x260>
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	691b      	ldr	r3, [r3, #16]
 80039be:	085b      	lsrs	r3, r3, #1
 80039c0:	81fb      	strh	r3, [r7, #14]
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	691b      	ldr	r3, [r3, #16]
 80039c6:	f003 0301 	and.w	r3, r3, #1
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d002      	beq.n	80039d4 <USB_ActivateEndpoint+0x254>
 80039ce:	89fb      	ldrh	r3, [r7, #14]
 80039d0:	3301      	adds	r3, #1
 80039d2:	81fb      	strh	r3, [r7, #14]
 80039d4:	89fb      	ldrh	r3, [r7, #14]
 80039d6:	029b      	lsls	r3, r3, #10
 80039d8:	b29b      	uxth	r3, r3
 80039da:	461a      	mov	r2, r3
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80039e0:	687a      	ldr	r2, [r7, #4]
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	781b      	ldrb	r3, [r3, #0]
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	4413      	add	r3, r2
 80039ea:	881b      	ldrh	r3, [r3, #0]
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d013      	beq.n	8003a1e <USB_ActivateEndpoint+0x29e>
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	781b      	ldrb	r3, [r3, #0]
 80039fc:	009b      	lsls	r3, r3, #2
 80039fe:	4413      	add	r3, r2
 8003a00:	881b      	ldrh	r3, [r3, #0]
 8003a02:	b29a      	uxth	r2, r3
 8003a04:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003a08:	4013      	ands	r3, r2
 8003a0a:	b299      	uxth	r1, r3
 8003a0c:	687a      	ldr	r2, [r7, #4]
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	781b      	ldrb	r3, [r3, #0]
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	441a      	add	r2, r3
 8003a16:	4b12      	ldr	r3, [pc, #72]	; (8003a60 <USB_ActivateEndpoint+0x2e0>)
 8003a18:	430b      	orrs	r3, r1
 8003a1a:	b29b      	uxth	r3, r3
 8003a1c:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	4413      	add	r3, r2
 8003a28:	881b      	ldrh	r3, [r3, #0]
 8003a2a:	b29b      	uxth	r3, r3
 8003a2c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003a30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a34:	b29c      	uxth	r4, r3
 8003a36:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8003a3a:	b29c      	uxth	r4, r3
 8003a3c:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8003a40:	b29c      	uxth	r4, r3
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	781b      	ldrb	r3, [r3, #0]
 8003a48:	009b      	lsls	r3, r3, #2
 8003a4a:	441a      	add	r2, r3
 8003a4c:	4b02      	ldr	r3, [pc, #8]	; (8003a58 <USB_ActivateEndpoint+0x2d8>)
 8003a4e:	4323      	orrs	r3, r4
 8003a50:	b29b      	uxth	r3, r3
 8003a52:	8013      	strh	r3, [r2, #0]
 8003a54:	e149      	b.n	8003cea <USB_ActivateEndpoint+0x56a>
 8003a56:	bf00      	nop
 8003a58:	ffff8080 	.word	0xffff8080
 8003a5c:	ffff80c0 	.word	0xffff80c0
 8003a60:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /*Set the endpoint as double buffered*/
    PCD_SET_EP_DBUF(USBx, ep->num);
 8003a64:	687a      	ldr	r2, [r7, #4]
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	009b      	lsls	r3, r3, #2
 8003a6c:	4413      	add	r3, r2
 8003a6e:	881b      	ldrh	r3, [r3, #0]
 8003a70:	b29a      	uxth	r2, r3
 8003a72:	f640 630f 	movw	r3, #3599	; 0xe0f
 8003a76:	4013      	ands	r3, r2
 8003a78:	b299      	uxth	r1, r3
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	441a      	add	r2, r3
 8003a84:	4b9c      	ldr	r3, [pc, #624]	; (8003cf8 <USB_ActivateEndpoint+0x578>)
 8003a86:	430b      	orrs	r3, r1
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	8013      	strh	r3, [r2, #0]
    /*Set buffer address for double buffered mode*/
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num,ep->pmaaddr0, ep->pmaaddr1);
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	88db      	ldrh	r3, [r3, #6]
 8003a90:	085b      	lsrs	r3, r3, #1
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	005a      	lsls	r2, r3, #1
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003a9c:	b29b      	uxth	r3, r3
 8003a9e:	4619      	mov	r1, r3
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	781b      	ldrb	r3, [r3, #0]
 8003aa4:	00db      	lsls	r3, r3, #3
 8003aa6:	440b      	add	r3, r1
 8003aa8:	005b      	lsls	r3, r3, #1
 8003aaa:	4619      	mov	r1, r3
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	440b      	add	r3, r1
 8003ab0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003ab4:	601a      	str	r2, [r3, #0]
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	891b      	ldrh	r3, [r3, #8]
 8003aba:	085b      	lsrs	r3, r3, #1
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	005a      	lsls	r2, r3, #1
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	4619      	mov	r1, r3
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	781b      	ldrb	r3, [r3, #0]
 8003ace:	00db      	lsls	r3, r3, #3
 8003ad0:	440b      	add	r3, r1
 8003ad2:	3304      	adds	r3, #4
 8003ad4:	005b      	lsls	r3, r3, #1
 8003ad6:	4619      	mov	r1, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	440b      	add	r3, r1
 8003adc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003ae0:	601a      	str	r2, [r3, #0]
    
    if (ep->is_in==0)
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	785b      	ldrb	r3, [r3, #1]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	f040 8083 	bne.w	8003bf2 <USB_ActivateEndpoint+0x472>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	4413      	add	r3, r2
 8003af6:	881b      	ldrh	r3, [r3, #0]
 8003af8:	b29b      	uxth	r3, r3
 8003afa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d013      	beq.n	8003b2a <USB_ActivateEndpoint+0x3aa>
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	4413      	add	r3, r2
 8003b0c:	881b      	ldrh	r3, [r3, #0]
 8003b0e:	b29a      	uxth	r2, r3
 8003b10:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003b14:	4013      	ands	r3, r2
 8003b16:	b299      	uxth	r1, r3
 8003b18:	687a      	ldr	r2, [r7, #4]
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	781b      	ldrb	r3, [r3, #0]
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	441a      	add	r2, r3
 8003b22:	4b76      	ldr	r3, [pc, #472]	; (8003cfc <USB_ActivateEndpoint+0x57c>)
 8003b24:	430b      	orrs	r3, r1
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003b2a:	687a      	ldr	r2, [r7, #4]
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	781b      	ldrb	r3, [r3, #0]
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	4413      	add	r3, r2
 8003b34:	881b      	ldrh	r3, [r3, #0]
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d013      	beq.n	8003b68 <USB_ActivateEndpoint+0x3e8>
 8003b40:	687a      	ldr	r2, [r7, #4]
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	781b      	ldrb	r3, [r3, #0]
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	4413      	add	r3, r2
 8003b4a:	881b      	ldrh	r3, [r3, #0]
 8003b4c:	b29a      	uxth	r2, r3
 8003b4e:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003b52:	4013      	ands	r3, r2
 8003b54:	b299      	uxth	r1, r3
 8003b56:	687a      	ldr	r2, [r7, #4]
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	441a      	add	r2, r3
 8003b60:	4b67      	ldr	r3, [pc, #412]	; (8003d00 <USB_ActivateEndpoint+0x580>)
 8003b62:	430b      	orrs	r3, r1
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	8013      	strh	r3, [r2, #0]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	781b      	ldrb	r3, [r3, #0]
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	4413      	add	r3, r2
 8003b72:	881b      	ldrh	r3, [r3, #0]
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	b299      	uxth	r1, r3
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	441a      	add	r2, r3
 8003b88:	4b5d      	ldr	r3, [pc, #372]	; (8003d00 <USB_ActivateEndpoint+0x580>)
 8003b8a:	430b      	orrs	r3, r1
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	8013      	strh	r3, [r2, #0]
      
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003b90:	687a      	ldr	r2, [r7, #4]
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	781b      	ldrb	r3, [r3, #0]
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	4413      	add	r3, r2
 8003b9a:	881b      	ldrh	r3, [r3, #0]
 8003b9c:	b29b      	uxth	r3, r3
 8003b9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ba2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ba6:	b29c      	uxth	r4, r3
 8003ba8:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8003bac:	b29c      	uxth	r4, r3
 8003bae:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8003bb2:	b29c      	uxth	r4, r3
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	441a      	add	r2, r3
 8003bbe:	4b51      	ldr	r3, [pc, #324]	; (8003d04 <USB_ActivateEndpoint+0x584>)
 8003bc0:	4323      	orrs	r3, r4
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	781b      	ldrb	r3, [r3, #0]
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	4413      	add	r3, r2
 8003bd0:	881b      	ldrh	r3, [r3, #0]
 8003bd2:	b29b      	uxth	r3, r3
 8003bd4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003bd8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003bdc:	b29c      	uxth	r4, r3
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	441a      	add	r2, r3
 8003be8:	4b46      	ldr	r3, [pc, #280]	; (8003d04 <USB_ActivateEndpoint+0x584>)
 8003bea:	4323      	orrs	r3, r4
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	8013      	strh	r3, [r2, #0]
 8003bf0:	e07b      	b.n	8003cea <USB_ActivateEndpoint+0x56a>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	4413      	add	r3, r2
 8003bfc:	881b      	ldrh	r3, [r3, #0]
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d013      	beq.n	8003c30 <USB_ActivateEndpoint+0x4b0>
 8003c08:	687a      	ldr	r2, [r7, #4]
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	009b      	lsls	r3, r3, #2
 8003c10:	4413      	add	r3, r2
 8003c12:	881b      	ldrh	r3, [r3, #0]
 8003c14:	b29a      	uxth	r2, r3
 8003c16:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	b299      	uxth	r1, r3
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	781b      	ldrb	r3, [r3, #0]
 8003c24:	009b      	lsls	r3, r3, #2
 8003c26:	441a      	add	r2, r3
 8003c28:	4b34      	ldr	r3, [pc, #208]	; (8003cfc <USB_ActivateEndpoint+0x57c>)
 8003c2a:	430b      	orrs	r3, r1
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003c30:	687a      	ldr	r2, [r7, #4]
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	781b      	ldrb	r3, [r3, #0]
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	4413      	add	r3, r2
 8003c3a:	881b      	ldrh	r3, [r3, #0]
 8003c3c:	b29b      	uxth	r3, r3
 8003c3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d013      	beq.n	8003c6e <USB_ActivateEndpoint+0x4ee>
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	781b      	ldrb	r3, [r3, #0]
 8003c4c:	009b      	lsls	r3, r3, #2
 8003c4e:	4413      	add	r3, r2
 8003c50:	881b      	ldrh	r3, [r3, #0]
 8003c52:	b29a      	uxth	r2, r3
 8003c54:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003c58:	4013      	ands	r3, r2
 8003c5a:	b299      	uxth	r1, r3
 8003c5c:	687a      	ldr	r2, [r7, #4]
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	781b      	ldrb	r3, [r3, #0]
 8003c62:	009b      	lsls	r3, r3, #2
 8003c64:	441a      	add	r2, r3
 8003c66:	4b26      	ldr	r3, [pc, #152]	; (8003d00 <USB_ActivateEndpoint+0x580>)
 8003c68:	430b      	orrs	r3, r1
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	4413      	add	r3, r2
 8003c78:	881b      	ldrh	r3, [r3, #0]
 8003c7a:	b29a      	uxth	r2, r3
 8003c7c:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003c80:	4013      	ands	r3, r2
 8003c82:	b299      	uxth	r1, r3
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	009b      	lsls	r3, r3, #2
 8003c8c:	441a      	add	r2, r3
 8003c8e:	4b1b      	ldr	r3, [pc, #108]	; (8003cfc <USB_ActivateEndpoint+0x57c>)
 8003c90:	430b      	orrs	r3, r1
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	781b      	ldrb	r3, [r3, #0]
 8003c9c:	009b      	lsls	r3, r3, #2
 8003c9e:	4413      	add	r3, r2
 8003ca0:	881b      	ldrh	r3, [r3, #0]
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ca8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003cac:	b29c      	uxth	r4, r3
 8003cae:	687a      	ldr	r2, [r7, #4]
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	781b      	ldrb	r3, [r3, #0]
 8003cb4:	009b      	lsls	r3, r3, #2
 8003cb6:	441a      	add	r2, r3
 8003cb8:	4b12      	ldr	r3, [pc, #72]	; (8003d04 <USB_ActivateEndpoint+0x584>)
 8003cba:	4323      	orrs	r3, r4
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003cc0:	687a      	ldr	r2, [r7, #4]
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	781b      	ldrb	r3, [r3, #0]
 8003cc6:	009b      	lsls	r3, r3, #2
 8003cc8:	4413      	add	r3, r2
 8003cca:	881b      	ldrh	r3, [r3, #0]
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003cd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cd6:	b29c      	uxth	r4, r3
 8003cd8:	687a      	ldr	r2, [r7, #4]
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	441a      	add	r2, r3
 8003ce2:	4b08      	ldr	r3, [pc, #32]	; (8003d04 <USB_ActivateEndpoint+0x584>)
 8003ce4:	4323      	orrs	r3, r4
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	8013      	strh	r3, [r2, #0]
    }
  }
  
  return HAL_OK;
 8003cea:	2300      	movs	r3, #0
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3710      	adds	r7, #16
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bc90      	pop	{r4, r7}
 8003cf4:	4770      	bx	lr
 8003cf6:	bf00      	nop
 8003cf8:	ffff8180 	.word	0xffff8180
 8003cfc:	ffffc080 	.word	0xffffc080
 8003d00:	ffff80c0 	.word	0xffff80c0
 8003d04:	ffff8080 	.word	0xffff8080

08003d08 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003d08:	b490      	push	{r4, r7}
 8003d0a:	b082      	sub	sp, #8
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0) 
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	7a9b      	ldrb	r3, [r3, #10]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d16d      	bne.n	8003df6 <USB_DeactivateEndpoint+0xee>
  {
    if (ep->is_in)
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	785b      	ldrb	r3, [r3, #1]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d034      	beq.n	8003d8c <USB_DeactivateEndpoint+0x84>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	009b      	lsls	r3, r3, #2
 8003d2a:	4413      	add	r3, r2
 8003d2c:	881b      	ldrh	r3, [r3, #0]
 8003d2e:	b29b      	uxth	r3, r3
 8003d30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d013      	beq.n	8003d60 <USB_DeactivateEndpoint+0x58>
 8003d38:	687a      	ldr	r2, [r7, #4]
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	781b      	ldrb	r3, [r3, #0]
 8003d3e:	009b      	lsls	r3, r3, #2
 8003d40:	4413      	add	r3, r2
 8003d42:	881b      	ldrh	r3, [r3, #0]
 8003d44:	b29a      	uxth	r2, r3
 8003d46:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003d4a:	4013      	ands	r3, r2
 8003d4c:	b299      	uxth	r1, r3
 8003d4e:	687a      	ldr	r2, [r7, #4]
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	781b      	ldrb	r3, [r3, #0]
 8003d54:	009b      	lsls	r3, r3, #2
 8003d56:	441a      	add	r2, r3
 8003d58:	4b68      	ldr	r3, [pc, #416]	; (8003efc <USB_DeactivateEndpoint+0x1f4>)
 8003d5a:	430b      	orrs	r3, r1
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS); 
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	781b      	ldrb	r3, [r3, #0]
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	4413      	add	r3, r2
 8003d6a:	881b      	ldrh	r3, [r3, #0]
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d72:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d76:	b29c      	uxth	r4, r3
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	009b      	lsls	r3, r3, #2
 8003d80:	441a      	add	r2, r3
 8003d82:	4b5f      	ldr	r3, [pc, #380]	; (8003f00 <USB_DeactivateEndpoint+0x1f8>)
 8003d84:	4323      	orrs	r3, r4
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	8013      	strh	r3, [r2, #0]
 8003d8a:	e139      	b.n	8004000 <USB_DeactivateEndpoint+0x2f8>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003d8c:	687a      	ldr	r2, [r7, #4]
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	009b      	lsls	r3, r3, #2
 8003d94:	4413      	add	r3, r2
 8003d96:	881b      	ldrh	r3, [r3, #0]
 8003d98:	b29b      	uxth	r3, r3
 8003d9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d013      	beq.n	8003dca <USB_DeactivateEndpoint+0xc2>
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	781b      	ldrb	r3, [r3, #0]
 8003da8:	009b      	lsls	r3, r3, #2
 8003daa:	4413      	add	r3, r2
 8003dac:	881b      	ldrh	r3, [r3, #0]
 8003dae:	b29a      	uxth	r2, r3
 8003db0:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003db4:	4013      	ands	r3, r2
 8003db6:	b299      	uxth	r1, r3
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	781b      	ldrb	r3, [r3, #0]
 8003dbe:	009b      	lsls	r3, r3, #2
 8003dc0:	441a      	add	r2, r3
 8003dc2:	4b50      	ldr	r3, [pc, #320]	; (8003f04 <USB_DeactivateEndpoint+0x1fc>)
 8003dc4:	430b      	orrs	r3, r1
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	4413      	add	r3, r2
 8003dd4:	881b      	ldrh	r3, [r3, #0]
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ddc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003de0:	b29c      	uxth	r4, r3
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	781b      	ldrb	r3, [r3, #0]
 8003de8:	009b      	lsls	r3, r3, #2
 8003dea:	441a      	add	r2, r3
 8003dec:	4b44      	ldr	r3, [pc, #272]	; (8003f00 <USB_DeactivateEndpoint+0x1f8>)
 8003dee:	4323      	orrs	r3, r4
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	8013      	strh	r3, [r2, #0]
 8003df4:	e104      	b.n	8004000 <USB_DeactivateEndpoint+0x2f8>
    }
  }
  /*Double Buffer*/
  else
  { 
    if (ep->is_in==0)
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	785b      	ldrb	r3, [r3, #1]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	f040 8084 	bne.w	8003f08 <USB_DeactivateEndpoint+0x200>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	781b      	ldrb	r3, [r3, #0]
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	4413      	add	r3, r2
 8003e0a:	881b      	ldrh	r3, [r3, #0]
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d013      	beq.n	8003e3e <USB_DeactivateEndpoint+0x136>
 8003e16:	687a      	ldr	r2, [r7, #4]
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	781b      	ldrb	r3, [r3, #0]
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	4413      	add	r3, r2
 8003e20:	881b      	ldrh	r3, [r3, #0]
 8003e22:	b29a      	uxth	r2, r3
 8003e24:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003e28:	4013      	ands	r3, r2
 8003e2a:	b299      	uxth	r1, r3
 8003e2c:	687a      	ldr	r2, [r7, #4]
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	441a      	add	r2, r3
 8003e36:	4b33      	ldr	r3, [pc, #204]	; (8003f04 <USB_DeactivateEndpoint+0x1fc>)
 8003e38:	430b      	orrs	r3, r1
 8003e3a:	b29b      	uxth	r3, r3
 8003e3c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003e3e:	687a      	ldr	r2, [r7, #4]
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	781b      	ldrb	r3, [r3, #0]
 8003e44:	009b      	lsls	r3, r3, #2
 8003e46:	4413      	add	r3, r2
 8003e48:	881b      	ldrh	r3, [r3, #0]
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d013      	beq.n	8003e7c <USB_DeactivateEndpoint+0x174>
 8003e54:	687a      	ldr	r2, [r7, #4]
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	781b      	ldrb	r3, [r3, #0]
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	4413      	add	r3, r2
 8003e5e:	881b      	ldrh	r3, [r3, #0]
 8003e60:	b29a      	uxth	r2, r3
 8003e62:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003e66:	4013      	ands	r3, r2
 8003e68:	b299      	uxth	r1, r3
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	781b      	ldrb	r3, [r3, #0]
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	441a      	add	r2, r3
 8003e74:	4b21      	ldr	r3, [pc, #132]	; (8003efc <USB_DeactivateEndpoint+0x1f4>)
 8003e76:	430b      	orrs	r3, r1
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	8013      	strh	r3, [r2, #0]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	781b      	ldrb	r3, [r3, #0]
 8003e82:	009b      	lsls	r3, r3, #2
 8003e84:	4413      	add	r3, r2
 8003e86:	881b      	ldrh	r3, [r3, #0]
 8003e88:	b29a      	uxth	r2, r3
 8003e8a:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003e8e:	4013      	ands	r3, r2
 8003e90:	b299      	uxth	r1, r3
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	781b      	ldrb	r3, [r3, #0]
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	441a      	add	r2, r3
 8003e9c:	4b17      	ldr	r3, [pc, #92]	; (8003efc <USB_DeactivateEndpoint+0x1f4>)
 8003e9e:	430b      	orrs	r3, r1
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	8013      	strh	r3, [r2, #0]
      
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003ea4:	687a      	ldr	r2, [r7, #4]
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	781b      	ldrb	r3, [r3, #0]
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	4413      	add	r3, r2
 8003eae:	881b      	ldrh	r3, [r3, #0]
 8003eb0:	b29b      	uxth	r3, r3
 8003eb2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003eb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003eba:	b29c      	uxth	r4, r3
 8003ebc:	687a      	ldr	r2, [r7, #4]
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	441a      	add	r2, r3
 8003ec6:	4b0e      	ldr	r3, [pc, #56]	; (8003f00 <USB_DeactivateEndpoint+0x1f8>)
 8003ec8:	4323      	orrs	r3, r4
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	781b      	ldrb	r3, [r3, #0]
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	4413      	add	r3, r2
 8003ed8:	881b      	ldrh	r3, [r3, #0]
 8003eda:	b29b      	uxth	r3, r3
 8003edc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ee0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ee4:	b29c      	uxth	r4, r3
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	781b      	ldrb	r3, [r3, #0]
 8003eec:	009b      	lsls	r3, r3, #2
 8003eee:	441a      	add	r2, r3
 8003ef0:	4b03      	ldr	r3, [pc, #12]	; (8003f00 <USB_DeactivateEndpoint+0x1f8>)
 8003ef2:	4323      	orrs	r3, r4
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	8013      	strh	r3, [r2, #0]
 8003ef8:	e082      	b.n	8004000 <USB_DeactivateEndpoint+0x2f8>
 8003efa:	bf00      	nop
 8003efc:	ffff80c0 	.word	0xffff80c0
 8003f00:	ffff8080 	.word	0xffff8080
 8003f04:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003f08:	687a      	ldr	r2, [r7, #4]
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	781b      	ldrb	r3, [r3, #0]
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	4413      	add	r3, r2
 8003f12:	881b      	ldrh	r3, [r3, #0]
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d013      	beq.n	8003f46 <USB_DeactivateEndpoint+0x23e>
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	781b      	ldrb	r3, [r3, #0]
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	4413      	add	r3, r2
 8003f28:	881b      	ldrh	r3, [r3, #0]
 8003f2a:	b29a      	uxth	r2, r3
 8003f2c:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003f30:	4013      	ands	r3, r2
 8003f32:	b299      	uxth	r1, r3
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	441a      	add	r2, r3
 8003f3e:	4b33      	ldr	r3, [pc, #204]	; (800400c <USB_DeactivateEndpoint+0x304>)
 8003f40:	430b      	orrs	r3, r1
 8003f42:	b29b      	uxth	r3, r3
 8003f44:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	781b      	ldrb	r3, [r3, #0]
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	4413      	add	r3, r2
 8003f50:	881b      	ldrh	r3, [r3, #0]
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d013      	beq.n	8003f84 <USB_DeactivateEndpoint+0x27c>
 8003f5c:	687a      	ldr	r2, [r7, #4]
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	781b      	ldrb	r3, [r3, #0]
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	4413      	add	r3, r2
 8003f66:	881b      	ldrh	r3, [r3, #0]
 8003f68:	b29a      	uxth	r2, r3
 8003f6a:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003f6e:	4013      	ands	r3, r2
 8003f70:	b299      	uxth	r1, r3
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	781b      	ldrb	r3, [r3, #0]
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	441a      	add	r2, r3
 8003f7c:	4b24      	ldr	r3, [pc, #144]	; (8004010 <USB_DeactivateEndpoint+0x308>)
 8003f7e:	430b      	orrs	r3, r1
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8003f84:	687a      	ldr	r2, [r7, #4]
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	781b      	ldrb	r3, [r3, #0]
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	4413      	add	r3, r2
 8003f8e:	881b      	ldrh	r3, [r3, #0]
 8003f90:	b29a      	uxth	r2, r3
 8003f92:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003f96:	4013      	ands	r3, r2
 8003f98:	b299      	uxth	r1, r3
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	781b      	ldrb	r3, [r3, #0]
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	441a      	add	r2, r3
 8003fa4:	4b19      	ldr	r3, [pc, #100]	; (800400c <USB_DeactivateEndpoint+0x304>)
 8003fa6:	430b      	orrs	r3, r1
 8003fa8:	b29b      	uxth	r3, r3
 8003faa:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	781b      	ldrb	r3, [r3, #0]
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	4413      	add	r3, r2
 8003fb6:	881b      	ldrh	r3, [r3, #0]
 8003fb8:	b29b      	uxth	r3, r3
 8003fba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003fbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003fc2:	b29c      	uxth	r4, r3
 8003fc4:	687a      	ldr	r2, [r7, #4]
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	781b      	ldrb	r3, [r3, #0]
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	441a      	add	r2, r3
 8003fce:	4b11      	ldr	r3, [pc, #68]	; (8004014 <USB_DeactivateEndpoint+0x30c>)
 8003fd0:	4323      	orrs	r3, r4
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	009b      	lsls	r3, r3, #2
 8003fde:	4413      	add	r3, r2
 8003fe0:	881b      	ldrh	r3, [r3, #0]
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003fe8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fec:	b29c      	uxth	r4, r3
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	781b      	ldrb	r3, [r3, #0]
 8003ff4:	009b      	lsls	r3, r3, #2
 8003ff6:	441a      	add	r2, r3
 8003ff8:	4b06      	ldr	r3, [pc, #24]	; (8004014 <USB_DeactivateEndpoint+0x30c>)
 8003ffa:	4323      	orrs	r3, r4
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	8013      	strh	r3, [r2, #0]
    }
  }
  
  return HAL_OK;
 8004000:	2300      	movs	r3, #0
}
 8004002:	4618      	mov	r0, r3
 8004004:	3708      	adds	r7, #8
 8004006:	46bd      	mov	sp, r7
 8004008:	bc90      	pop	{r4, r7}
 800400a:	4770      	bx	lr
 800400c:	ffffc080 	.word	0xffffc080
 8004010:	ffff80c0 	.word	0xffff80c0
 8004014:	ffff8080 	.word	0xffff8080

08004018 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
 8004018:	b590      	push	{r4, r7, lr}
 800401a:	b08d      	sub	sp, #52	; 0x34
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
 8004020:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer = 0;
 8004022:	2300      	movs	r3, #0
 8004024:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint32_t len = ep->xfer_len;
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	699b      	ldr	r3, [r3, #24]
 800402a:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* IN endpoint */
  if (ep->is_in == 1)
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	785b      	ldrb	r3, [r3, #1]
 8004030:	2b01      	cmp	r3, #1
 8004032:	f040 814e 	bne.w	80042d2 <USB_EPStartXfer+0x2ba>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	699a      	ldr	r2, [r3, #24]
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	429a      	cmp	r2, r3
 8004040:	d909      	bls.n	8004056 <USB_EPStartXfer+0x3e>
    {
      len=ep->maxpacket;
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	691b      	ldr	r3, [r3, #16]
 8004046:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len-=len; 
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	699a      	ldr	r2, [r3, #24]
 800404c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800404e:	1ad2      	subs	r2, r2, r3
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	619a      	str	r2, [r3, #24]
 8004054:	e005      	b.n	8004062 <USB_EPStartXfer+0x4a>
    }
    else
    {  
      len=ep->xfer_len;
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	699b      	ldr	r3, [r3, #24]
 800405a:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len =0;
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	2200      	movs	r2, #0
 8004060:	619a      	str	r2, [r3, #24]
    }
    
    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0) 
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	7a9b      	ldrb	r3, [r3, #10]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d11c      	bne.n	80040a4 <USB_EPStartXfer+0x8c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, len);
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	6959      	ldr	r1, [r3, #20]
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	889a      	ldrh	r2, [r3, #4]
 8004072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004074:	b29b      	uxth	r3, r3
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f000 fb89 	bl	800478e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004082:	b29b      	uxth	r3, r3
 8004084:	461a      	mov	r2, r3
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	781b      	ldrb	r3, [r3, #0]
 800408a:	00db      	lsls	r3, r3, #3
 800408c:	4413      	add	r3, r2
 800408e:	3302      	adds	r3, #2
 8004090:	005b      	lsls	r3, r3, #1
 8004092:	461a      	mov	r2, r3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	4413      	add	r3, r2
 8004098:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800409c:	461a      	mov	r2, r3
 800409e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040a0:	6013      	str	r3, [r2, #0]
 80040a2:	e0fa      	b.n	800429a <USB_EPStartXfer+0x282>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
 80040a4:	687a      	ldr	r2, [r7, #4]
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	781b      	ldrb	r3, [r3, #0]
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	4413      	add	r3, r2
 80040ae:	881b      	ldrh	r3, [r3, #0]
 80040b0:	b29b      	uxth	r3, r3
 80040b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d05b      	beq.n	8004172 <USB_EPStartXfer+0x15a>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	785b      	ldrb	r3, [r3, #1]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d13c      	bne.n	800413c <USB_EPStartXfer+0x124>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	461a      	mov	r2, r3
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	781b      	ldrb	r3, [r3, #0]
 80040d0:	00db      	lsls	r3, r3, #3
 80040d2:	4413      	add	r3, r2
 80040d4:	3306      	adds	r3, #6
 80040d6:	005b      	lsls	r3, r3, #1
 80040d8:	461a      	mov	r2, r3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4413      	add	r3, r2
 80040de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80040e2:	60bb      	str	r3, [r7, #8]
 80040e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040e6:	2b3e      	cmp	r3, #62	; 0x3e
 80040e8:	d916      	bls.n	8004118 <USB_EPStartXfer+0x100>
 80040ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040ec:	095b      	lsrs	r3, r3, #5
 80040ee:	84fb      	strh	r3, [r7, #38]	; 0x26
 80040f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040f2:	f003 031f 	and.w	r3, r3, #31
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d102      	bne.n	8004100 <USB_EPStartXfer+0xe8>
 80040fa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80040fc:	3b01      	subs	r3, #1
 80040fe:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004100:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004102:	029b      	lsls	r3, r3, #10
 8004104:	b29b      	uxth	r3, r3
 8004106:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800410a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800410e:	b29b      	uxth	r3, r3
 8004110:	461a      	mov	r2, r3
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	601a      	str	r2, [r3, #0]
 8004116:	e028      	b.n	800416a <USB_EPStartXfer+0x152>
 8004118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800411a:	085b      	lsrs	r3, r3, #1
 800411c:	84fb      	strh	r3, [r7, #38]	; 0x26
 800411e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004120:	f003 0301 	and.w	r3, r3, #1
 8004124:	2b00      	cmp	r3, #0
 8004126:	d002      	beq.n	800412e <USB_EPStartXfer+0x116>
 8004128:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800412a:	3301      	adds	r3, #1
 800412c:	84fb      	strh	r3, [r7, #38]	; 0x26
 800412e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004130:	029b      	lsls	r3, r3, #10
 8004132:	b29b      	uxth	r3, r3
 8004134:	461a      	mov	r2, r3
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	601a      	str	r2, [r3, #0]
 800413a:	e016      	b.n	800416a <USB_EPStartXfer+0x152>
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	785b      	ldrb	r3, [r3, #1]
 8004140:	2b01      	cmp	r3, #1
 8004142:	d112      	bne.n	800416a <USB_EPStartXfer+0x152>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800414a:	b29b      	uxth	r3, r3
 800414c:	461a      	mov	r2, r3
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	781b      	ldrb	r3, [r3, #0]
 8004152:	00db      	lsls	r3, r3, #3
 8004154:	4413      	add	r3, r2
 8004156:	3302      	adds	r3, #2
 8004158:	005b      	lsls	r3, r3, #1
 800415a:	461a      	mov	r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4413      	add	r3, r2
 8004160:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004164:	461a      	mov	r2, r3
 8004166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004168:	6013      	str	r3, [r2, #0]
        pmabuffer = ep->pmaaddr1;
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	891b      	ldrh	r3, [r3, #8]
 800416e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8004170:	e05a      	b.n	8004228 <USB_EPStartXfer+0x210>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	785b      	ldrb	r3, [r3, #1]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d13c      	bne.n	80041f4 <USB_EPStartXfer+0x1dc>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004180:	b29b      	uxth	r3, r3
 8004182:	461a      	mov	r2, r3
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	781b      	ldrb	r3, [r3, #0]
 8004188:	00db      	lsls	r3, r3, #3
 800418a:	4413      	add	r3, r2
 800418c:	3302      	adds	r3, #2
 800418e:	005b      	lsls	r3, r3, #1
 8004190:	461a      	mov	r2, r3
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4413      	add	r3, r2
 8004196:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800419a:	60fb      	str	r3, [r7, #12]
 800419c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800419e:	2b3e      	cmp	r3, #62	; 0x3e
 80041a0:	d916      	bls.n	80041d0 <USB_EPStartXfer+0x1b8>
 80041a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041a4:	095b      	lsrs	r3, r3, #5
 80041a6:	84bb      	strh	r3, [r7, #36]	; 0x24
 80041a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041aa:	f003 031f 	and.w	r3, r3, #31
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d102      	bne.n	80041b8 <USB_EPStartXfer+0x1a0>
 80041b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80041b4:	3b01      	subs	r3, #1
 80041b6:	84bb      	strh	r3, [r7, #36]	; 0x24
 80041b8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80041ba:	029b      	lsls	r3, r3, #10
 80041bc:	b29b      	uxth	r3, r3
 80041be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80041c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	461a      	mov	r2, r3
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	601a      	str	r2, [r3, #0]
 80041ce:	e028      	b.n	8004222 <USB_EPStartXfer+0x20a>
 80041d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041d2:	085b      	lsrs	r3, r3, #1
 80041d4:	84bb      	strh	r3, [r7, #36]	; 0x24
 80041d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041d8:	f003 0301 	and.w	r3, r3, #1
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d002      	beq.n	80041e6 <USB_EPStartXfer+0x1ce>
 80041e0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80041e2:	3301      	adds	r3, #1
 80041e4:	84bb      	strh	r3, [r7, #36]	; 0x24
 80041e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80041e8:	029b      	lsls	r3, r3, #10
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	461a      	mov	r2, r3
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	601a      	str	r2, [r3, #0]
 80041f2:	e016      	b.n	8004222 <USB_EPStartXfer+0x20a>
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	785b      	ldrb	r3, [r3, #1]
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d112      	bne.n	8004222 <USB_EPStartXfer+0x20a>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004202:	b29b      	uxth	r3, r3
 8004204:	461a      	mov	r2, r3
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	781b      	ldrb	r3, [r3, #0]
 800420a:	00db      	lsls	r3, r3, #3
 800420c:	4413      	add	r3, r2
 800420e:	3302      	adds	r3, #2
 8004210:	005b      	lsls	r3, r3, #1
 8004212:	461a      	mov	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	4413      	add	r3, r2
 8004218:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800421c:	461a      	mov	r2, r3
 800421e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004220:	6013      	str	r3, [r2, #0]
        pmabuffer = ep->pmaaddr0;
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	88db      	ldrh	r3, [r3, #6]
 8004226:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	6959      	ldr	r1, [r3, #20]
 800422c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800422e:	b29b      	uxth	r3, r3
 8004230:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f000 faab 	bl	800478e <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	785b      	ldrb	r3, [r3, #1]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d114      	bne.n	800426a <USB_EPStartXfer+0x252>
 8004240:	687a      	ldr	r2, [r7, #4]
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	781b      	ldrb	r3, [r3, #0]
 8004246:	009b      	lsls	r3, r3, #2
 8004248:	4413      	add	r3, r2
 800424a:	881b      	ldrh	r3, [r3, #0]
 800424c:	b29a      	uxth	r2, r3
 800424e:	f640 730f 	movw	r3, #3855	; 0xf0f
 8004252:	4013      	ands	r3, r2
 8004254:	b299      	uxth	r1, r3
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	781b      	ldrb	r3, [r3, #0]
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	441a      	add	r2, r3
 8004260:	4b94      	ldr	r3, [pc, #592]	; (80044b4 <USB_EPStartXfer+0x49c>)
 8004262:	430b      	orrs	r3, r1
 8004264:	b29b      	uxth	r3, r3
 8004266:	8013      	strh	r3, [r2, #0]
 8004268:	e017      	b.n	800429a <USB_EPStartXfer+0x282>
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	785b      	ldrb	r3, [r3, #1]
 800426e:	2b01      	cmp	r3, #1
 8004270:	d113      	bne.n	800429a <USB_EPStartXfer+0x282>
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	781b      	ldrb	r3, [r3, #0]
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	4413      	add	r3, r2
 800427c:	881b      	ldrh	r3, [r3, #0]
 800427e:	b29a      	uxth	r2, r3
 8004280:	f640 730f 	movw	r3, #3855	; 0xf0f
 8004284:	4013      	ands	r3, r2
 8004286:	b299      	uxth	r1, r3
 8004288:	687a      	ldr	r2, [r7, #4]
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	441a      	add	r2, r3
 8004292:	4b89      	ldr	r3, [pc, #548]	; (80044b8 <USB_EPStartXfer+0x4a0>)
 8004294:	430b      	orrs	r3, r1
 8004296:	b29b      	uxth	r3, r3
 8004298:	8013      	strh	r3, [r2, #0]
    }
    
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	4413      	add	r3, r2
 80042a4:	881b      	ldrh	r3, [r3, #0]
 80042a6:	b29b      	uxth	r3, r3
 80042a8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042b0:	b29c      	uxth	r4, r3
 80042b2:	f084 0310 	eor.w	r3, r4, #16
 80042b6:	b29c      	uxth	r4, r3
 80042b8:	f084 0320 	eor.w	r3, r4, #32
 80042bc:	b29c      	uxth	r4, r3
 80042be:	687a      	ldr	r2, [r7, #4]
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	781b      	ldrb	r3, [r3, #0]
 80042c4:	009b      	lsls	r3, r3, #2
 80042c6:	441a      	add	r2, r3
 80042c8:	4b7c      	ldr	r3, [pc, #496]	; (80044bc <USB_EPStartXfer+0x4a4>)
 80042ca:	4323      	orrs	r3, r4
 80042cc:	b29b      	uxth	r3, r3
 80042ce:	8013      	strh	r3, [r2, #0]
 80042d0:	e128      	b.n	8004524 <USB_EPStartXfer+0x50c>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	699a      	ldr	r2, [r3, #24]
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	691b      	ldr	r3, [r3, #16]
 80042da:	429a      	cmp	r2, r3
 80042dc:	d909      	bls.n	80042f2 <USB_EPStartXfer+0x2da>
    {
      len=ep->maxpacket;
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len-=len; 
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	699a      	ldr	r2, [r3, #24]
 80042e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ea:	1ad2      	subs	r2, r2, r3
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	619a      	str	r2, [r3, #24]
 80042f0:	e005      	b.n	80042fe <USB_EPStartXfer+0x2e6>
    }
    else
    {
      len=ep->xfer_len;
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	699b      	ldr	r3, [r3, #24]
 80042f6:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len =0;
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	2200      	movs	r2, #0
 80042fc:	619a      	str	r2, [r3, #24]
    }
    
    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0) 
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	7a9b      	ldrb	r3, [r3, #10]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d13c      	bne.n	8004380 <USB_EPStartXfer+0x368>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800430c:	b29b      	uxth	r3, r3
 800430e:	461a      	mov	r2, r3
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	781b      	ldrb	r3, [r3, #0]
 8004314:	00db      	lsls	r3, r3, #3
 8004316:	4413      	add	r3, r2
 8004318:	3306      	adds	r3, #6
 800431a:	005b      	lsls	r3, r3, #1
 800431c:	461a      	mov	r2, r3
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4413      	add	r3, r2
 8004322:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004326:	613b      	str	r3, [r7, #16]
 8004328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800432a:	2b3e      	cmp	r3, #62	; 0x3e
 800432c:	d916      	bls.n	800435c <USB_EPStartXfer+0x344>
 800432e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004330:	095b      	lsrs	r3, r3, #5
 8004332:	847b      	strh	r3, [r7, #34]	; 0x22
 8004334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004336:	f003 031f 	and.w	r3, r3, #31
 800433a:	2b00      	cmp	r3, #0
 800433c:	d102      	bne.n	8004344 <USB_EPStartXfer+0x32c>
 800433e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004340:	3b01      	subs	r3, #1
 8004342:	847b      	strh	r3, [r7, #34]	; 0x22
 8004344:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004346:	029b      	lsls	r3, r3, #10
 8004348:	b29b      	uxth	r3, r3
 800434a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800434e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004352:	b29b      	uxth	r3, r3
 8004354:	461a      	mov	r2, r3
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	601a      	str	r2, [r3, #0]
 800435a:	e0c8      	b.n	80044ee <USB_EPStartXfer+0x4d6>
 800435c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800435e:	085b      	lsrs	r3, r3, #1
 8004360:	847b      	strh	r3, [r7, #34]	; 0x22
 8004362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004364:	f003 0301 	and.w	r3, r3, #1
 8004368:	2b00      	cmp	r3, #0
 800436a:	d002      	beq.n	8004372 <USB_EPStartXfer+0x35a>
 800436c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800436e:	3301      	adds	r3, #1
 8004370:	847b      	strh	r3, [r7, #34]	; 0x22
 8004372:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004374:	029b      	lsls	r3, r3, #10
 8004376:	b29b      	uxth	r3, r3
 8004378:	461a      	mov	r2, r3
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	601a      	str	r2, [r3, #0]
 800437e:	e0b6      	b.n	80044ee <USB_EPStartXfer+0x4d6>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	785b      	ldrb	r3, [r3, #1]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d13c      	bne.n	8004402 <USB_EPStartXfer+0x3ea>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800438e:	b29b      	uxth	r3, r3
 8004390:	461a      	mov	r2, r3
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	00db      	lsls	r3, r3, #3
 8004398:	4413      	add	r3, r2
 800439a:	3302      	adds	r3, #2
 800439c:	005b      	lsls	r3, r3, #1
 800439e:	461a      	mov	r2, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	4413      	add	r3, r2
 80043a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80043a8:	61bb      	str	r3, [r7, #24]
 80043aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ac:	2b3e      	cmp	r3, #62	; 0x3e
 80043ae:	d916      	bls.n	80043de <USB_EPStartXfer+0x3c6>
 80043b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043b2:	095b      	lsrs	r3, r3, #5
 80043b4:	843b      	strh	r3, [r7, #32]
 80043b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043b8:	f003 031f 	and.w	r3, r3, #31
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d102      	bne.n	80043c6 <USB_EPStartXfer+0x3ae>
 80043c0:	8c3b      	ldrh	r3, [r7, #32]
 80043c2:	3b01      	subs	r3, #1
 80043c4:	843b      	strh	r3, [r7, #32]
 80043c6:	8c3b      	ldrh	r3, [r7, #32]
 80043c8:	029b      	lsls	r3, r3, #10
 80043ca:	b29b      	uxth	r3, r3
 80043cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80043d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80043d4:	b29b      	uxth	r3, r3
 80043d6:	461a      	mov	r2, r3
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	601a      	str	r2, [r3, #0]
 80043dc:	e028      	b.n	8004430 <USB_EPStartXfer+0x418>
 80043de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043e0:	085b      	lsrs	r3, r3, #1
 80043e2:	843b      	strh	r3, [r7, #32]
 80043e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043e6:	f003 0301 	and.w	r3, r3, #1
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d002      	beq.n	80043f4 <USB_EPStartXfer+0x3dc>
 80043ee:	8c3b      	ldrh	r3, [r7, #32]
 80043f0:	3301      	adds	r3, #1
 80043f2:	843b      	strh	r3, [r7, #32]
 80043f4:	8c3b      	ldrh	r3, [r7, #32]
 80043f6:	029b      	lsls	r3, r3, #10
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	461a      	mov	r2, r3
 80043fc:	69bb      	ldr	r3, [r7, #24]
 80043fe:	601a      	str	r2, [r3, #0]
 8004400:	e016      	b.n	8004430 <USB_EPStartXfer+0x418>
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	785b      	ldrb	r3, [r3, #1]
 8004406:	2b01      	cmp	r3, #1
 8004408:	d112      	bne.n	8004430 <USB_EPStartXfer+0x418>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004410:	b29b      	uxth	r3, r3
 8004412:	461a      	mov	r2, r3
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	781b      	ldrb	r3, [r3, #0]
 8004418:	00db      	lsls	r3, r3, #3
 800441a:	4413      	add	r3, r2
 800441c:	3302      	adds	r3, #2
 800441e:	005b      	lsls	r3, r3, #1
 8004420:	461a      	mov	r2, r3
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4413      	add	r3, r2
 8004426:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800442a:	461a      	mov	r2, r3
 800442c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800442e:	6013      	str	r3, [r2, #0]
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	785b      	ldrb	r3, [r3, #1]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d143      	bne.n	80044c0 <USB_EPStartXfer+0x4a8>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800443e:	b29b      	uxth	r3, r3
 8004440:	461a      	mov	r2, r3
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	00db      	lsls	r3, r3, #3
 8004448:	4413      	add	r3, r2
 800444a:	3306      	adds	r3, #6
 800444c:	005b      	lsls	r3, r3, #1
 800444e:	461a      	mov	r2, r3
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	4413      	add	r3, r2
 8004454:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004458:	617b      	str	r3, [r7, #20]
 800445a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800445c:	2b3e      	cmp	r3, #62	; 0x3e
 800445e:	d916      	bls.n	800448e <USB_EPStartXfer+0x476>
 8004460:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004462:	095b      	lsrs	r3, r3, #5
 8004464:	83fb      	strh	r3, [r7, #30]
 8004466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004468:	f003 031f 	and.w	r3, r3, #31
 800446c:	2b00      	cmp	r3, #0
 800446e:	d102      	bne.n	8004476 <USB_EPStartXfer+0x45e>
 8004470:	8bfb      	ldrh	r3, [r7, #30]
 8004472:	3b01      	subs	r3, #1
 8004474:	83fb      	strh	r3, [r7, #30]
 8004476:	8bfb      	ldrh	r3, [r7, #30]
 8004478:	029b      	lsls	r3, r3, #10
 800447a:	b29b      	uxth	r3, r3
 800447c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004480:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004484:	b29b      	uxth	r3, r3
 8004486:	461a      	mov	r2, r3
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	601a      	str	r2, [r3, #0]
 800448c:	e02f      	b.n	80044ee <USB_EPStartXfer+0x4d6>
 800448e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004490:	085b      	lsrs	r3, r3, #1
 8004492:	83fb      	strh	r3, [r7, #30]
 8004494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	2b00      	cmp	r3, #0
 800449c:	d002      	beq.n	80044a4 <USB_EPStartXfer+0x48c>
 800449e:	8bfb      	ldrh	r3, [r7, #30]
 80044a0:	3301      	adds	r3, #1
 80044a2:	83fb      	strh	r3, [r7, #30]
 80044a4:	8bfb      	ldrh	r3, [r7, #30]
 80044a6:	029b      	lsls	r3, r3, #10
 80044a8:	b29b      	uxth	r3, r3
 80044aa:	461a      	mov	r2, r3
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	601a      	str	r2, [r3, #0]
 80044b0:	e01d      	b.n	80044ee <USB_EPStartXfer+0x4d6>
 80044b2:	bf00      	nop
 80044b4:	ffff80c0 	.word	0xffff80c0
 80044b8:	ffffc080 	.word	0xffffc080
 80044bc:	ffff8080 	.word	0xffff8080
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	785b      	ldrb	r3, [r3, #1]
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d112      	bne.n	80044ee <USB_EPStartXfer+0x4d6>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	461a      	mov	r2, r3
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	781b      	ldrb	r3, [r3, #0]
 80044d6:	00db      	lsls	r3, r3, #3
 80044d8:	4413      	add	r3, r2
 80044da:	3302      	adds	r3, #2
 80044dc:	005b      	lsls	r3, r3, #1
 80044de:	461a      	mov	r2, r3
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	4413      	add	r3, r2
 80044e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80044e8:	461a      	mov	r2, r3
 80044ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ec:	6013      	str	r3, [r2, #0]
    }
    
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80044ee:	687a      	ldr	r2, [r7, #4]
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	781b      	ldrb	r3, [r3, #0]
 80044f4:	009b      	lsls	r3, r3, #2
 80044f6:	4413      	add	r3, r2
 80044f8:	881b      	ldrh	r3, [r3, #0]
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004500:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004504:	b29c      	uxth	r4, r3
 8004506:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800450a:	b29c      	uxth	r4, r3
 800450c:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004510:	b29c      	uxth	r4, r3
 8004512:	687a      	ldr	r2, [r7, #4]
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	781b      	ldrb	r3, [r3, #0]
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	441a      	add	r2, r3
 800451c:	4b04      	ldr	r3, [pc, #16]	; (8004530 <USB_EPStartXfer+0x518>)
 800451e:	4323      	orrs	r3, r4
 8004520:	b29b      	uxth	r3, r3
 8004522:	8013      	strh	r3, [r2, #0]
  }
  
  return HAL_OK;
 8004524:	2300      	movs	r3, #0
}
 8004526:	4618      	mov	r0, r3
 8004528:	3734      	adds	r7, #52	; 0x34
 800452a:	46bd      	mov	sp, r7
 800452c:	bd90      	pop	{r4, r7, pc}
 800452e:	bf00      	nop
 8004530:	ffff8080 	.word	0xffff8080

08004534 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
 8004534:	b490      	push	{r4, r7}
 8004536:	b082      	sub	sp, #8
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	6039      	str	r1, [r7, #0]
  if (ep->num == 0)
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	781b      	ldrb	r3, [r3, #0]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d118      	bne.n	8004578 <USB_EPSetStall+0x44>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(USBx, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL); 
 8004546:	687a      	ldr	r2, [r7, #4]
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	781b      	ldrb	r3, [r3, #0]
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	4413      	add	r3, r2
 8004550:	881b      	ldrh	r3, [r3, #0]
 8004552:	b29b      	uxth	r3, r3
 8004554:	f64b 74bf 	movw	r4, #49087	; 0xbfbf
 8004558:	401c      	ands	r4, r3
 800455a:	f484 5480 	eor.w	r4, r4, #4096	; 0x1000
 800455e:	f084 0410 	eor.w	r4, r4, #16
 8004562:	b2a1      	uxth	r1, r4
 8004564:	687a      	ldr	r2, [r7, #4]
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	781b      	ldrb	r3, [r3, #0]
 800456a:	009b      	lsls	r3, r3, #2
 800456c:	441a      	add	r2, r3
 800456e:	4b20      	ldr	r3, [pc, #128]	; (80045f0 <USB_EPSetStall+0xbc>)
 8004570:	430b      	orrs	r3, r1
 8004572:	b29b      	uxth	r3, r3
 8004574:	8013      	strh	r3, [r2, #0]
 8004576:	e034      	b.n	80045e2 <USB_EPSetStall+0xae>
  }
  else
  {
    if (ep->is_in)
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	785b      	ldrb	r3, [r3, #1]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d018      	beq.n	80045b2 <USB_EPSetStall+0x7e>
    {
      PCD_SET_EP_TX_STATUS(USBx, ep->num , USB_EP_TX_STALL); 
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	781b      	ldrb	r3, [r3, #0]
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	4413      	add	r3, r2
 800458a:	881b      	ldrh	r3, [r3, #0]
 800458c:	b29b      	uxth	r3, r3
 800458e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004592:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004596:	b29c      	uxth	r4, r3
 8004598:	f084 0310 	eor.w	r3, r4, #16
 800459c:	b29c      	uxth	r4, r3
 800459e:	687a      	ldr	r2, [r7, #4]
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	781b      	ldrb	r3, [r3, #0]
 80045a4:	009b      	lsls	r3, r3, #2
 80045a6:	441a      	add	r2, r3
 80045a8:	4b11      	ldr	r3, [pc, #68]	; (80045f0 <USB_EPSetStall+0xbc>)
 80045aa:	4323      	orrs	r3, r4
 80045ac:	b29b      	uxth	r3, r3
 80045ae:	8013      	strh	r3, [r2, #0]
 80045b0:	e017      	b.n	80045e2 <USB_EPSetStall+0xae>
    }
    else
    {
      PCD_SET_EP_RX_STATUS(USBx, ep->num , USB_EP_RX_STALL);
 80045b2:	687a      	ldr	r2, [r7, #4]
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	781b      	ldrb	r3, [r3, #0]
 80045b8:	009b      	lsls	r3, r3, #2
 80045ba:	4413      	add	r3, r2
 80045bc:	881b      	ldrh	r3, [r3, #0]
 80045be:	b29b      	uxth	r3, r3
 80045c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80045c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045c8:	b29c      	uxth	r4, r3
 80045ca:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80045ce:	b29c      	uxth	r4, r3
 80045d0:	687a      	ldr	r2, [r7, #4]
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	441a      	add	r2, r3
 80045da:	4b05      	ldr	r3, [pc, #20]	; (80045f0 <USB_EPSetStall+0xbc>)
 80045dc:	4323      	orrs	r3, r4
 80045de:	b29b      	uxth	r3, r3
 80045e0:	8013      	strh	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80045e2:	2300      	movs	r3, #0
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	3708      	adds	r7, #8
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bc90      	pop	{r4, r7}
 80045ec:	4770      	bx	lr
 80045ee:	bf00      	nop
 80045f0:	ffff8080 	.word	0xffff8080

080045f4 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80045f4:	b490      	push	{r4, r7}
 80045f6:	b082      	sub	sp, #8
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
 80045fc:	6039      	str	r1, [r7, #0]
  if (ep->is_in)
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	785b      	ldrb	r3, [r3, #1]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d03a      	beq.n	800467c <USB_EPClearStall+0x88>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	781b      	ldrb	r3, [r3, #0]
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	4413      	add	r3, r2
 8004610:	881b      	ldrh	r3, [r3, #0]
 8004612:	b29b      	uxth	r3, r3
 8004614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004618:	2b00      	cmp	r3, #0
 800461a:	d013      	beq.n	8004644 <USB_EPClearStall+0x50>
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	781b      	ldrb	r3, [r3, #0]
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	4413      	add	r3, r2
 8004626:	881b      	ldrh	r3, [r3, #0]
 8004628:	b29a      	uxth	r2, r3
 800462a:	f640 730f 	movw	r3, #3855	; 0xf0f
 800462e:	4013      	ands	r3, r2
 8004630:	b299      	uxth	r1, r3
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	781b      	ldrb	r3, [r3, #0]
 8004638:	009b      	lsls	r3, r3, #2
 800463a:	441a      	add	r2, r3
 800463c:	4b2f      	ldr	r3, [pc, #188]	; (80046fc <USB_EPClearStall+0x108>)
 800463e:	430b      	orrs	r3, r1
 8004640:	b29b      	uxth	r3, r3
 8004642:	8013      	strh	r3, [r2, #0]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8004644:	687a      	ldr	r2, [r7, #4]
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	781b      	ldrb	r3, [r3, #0]
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	4413      	add	r3, r2
 800464e:	881b      	ldrh	r3, [r3, #0]
 8004650:	b29b      	uxth	r3, r3
 8004652:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004656:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800465a:	b29c      	uxth	r4, r3
 800465c:	f084 0310 	eor.w	r3, r4, #16
 8004660:	b29c      	uxth	r4, r3
 8004662:	f084 0320 	eor.w	r3, r4, #32
 8004666:	b29c      	uxth	r4, r3
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	781b      	ldrb	r3, [r3, #0]
 800466e:	009b      	lsls	r3, r3, #2
 8004670:	441a      	add	r2, r3
 8004672:	4b23      	ldr	r3, [pc, #140]	; (8004700 <USB_EPClearStall+0x10c>)
 8004674:	4323      	orrs	r3, r4
 8004676:	b29b      	uxth	r3, r3
 8004678:	8013      	strh	r3, [r2, #0]
 800467a:	e039      	b.n	80046f0 <USB_EPClearStall+0xfc>
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	781b      	ldrb	r3, [r3, #0]
 8004682:	009b      	lsls	r3, r3, #2
 8004684:	4413      	add	r3, r2
 8004686:	881b      	ldrh	r3, [r3, #0]
 8004688:	b29b      	uxth	r3, r3
 800468a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d013      	beq.n	80046ba <USB_EPClearStall+0xc6>
 8004692:	687a      	ldr	r2, [r7, #4]
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	009b      	lsls	r3, r3, #2
 800469a:	4413      	add	r3, r2
 800469c:	881b      	ldrh	r3, [r3, #0]
 800469e:	b29a      	uxth	r2, r3
 80046a0:	f640 730f 	movw	r3, #3855	; 0xf0f
 80046a4:	4013      	ands	r3, r2
 80046a6:	b299      	uxth	r1, r3
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	781b      	ldrb	r3, [r3, #0]
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	441a      	add	r2, r3
 80046b2:	4b14      	ldr	r3, [pc, #80]	; (8004704 <USB_EPClearStall+0x110>)
 80046b4:	430b      	orrs	r3, r1
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	8013      	strh	r3, [r2, #0]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	4413      	add	r3, r2
 80046c4:	881b      	ldrh	r3, [r3, #0]
 80046c6:	b29b      	uxth	r3, r3
 80046c8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80046cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046d0:	b29c      	uxth	r4, r3
 80046d2:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80046d6:	b29c      	uxth	r4, r3
 80046d8:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80046dc:	b29c      	uxth	r4, r3
 80046de:	687a      	ldr	r2, [r7, #4]
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	781b      	ldrb	r3, [r3, #0]
 80046e4:	009b      	lsls	r3, r3, #2
 80046e6:	441a      	add	r2, r3
 80046e8:	4b05      	ldr	r3, [pc, #20]	; (8004700 <USB_EPClearStall+0x10c>)
 80046ea:	4323      	orrs	r3, r4
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	8013      	strh	r3, [r2, #0]
  }
  return HAL_OK;
 80046f0:	2300      	movs	r3, #0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3708      	adds	r7, #8
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bc90      	pop	{r4, r7}
 80046fa:	4770      	bx	lr
 80046fc:	ffff80c0 	.word	0xffff80c0
 8004700:	ffff8080 	.word	0xffff8080
 8004704:	ffffc080 	.word	0xffffc080

08004708 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_TypeDef *USBx, uint8_t address)
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	460b      	mov	r3, r1
 8004712:	70fb      	strb	r3, [r7, #3]
  if(address == 0) 
 8004714:	78fb      	ldrb	r3, [r7, #3]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d103      	bne.n	8004722 <USB_SetDevAddress+0x1a>
  {
   /* set device address and enable function */
   USBx->DADDR = USB_DADDR_EF;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2280      	movs	r2, #128	; 0x80
 800471e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }
  
  return HAL_OK;
 8004722:	2300      	movs	r3, #0
}
 8004724:	4618      	mov	r0, r3
 8004726:	370c      	adds	r7, #12
 8004728:	46bd      	mov	sp, r7
 800472a:	bc80      	pop	{r7}
 800472c:	4770      	bx	lr

0800472e <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect (USB_TypeDef *USBx)
{
 800472e:	b480      	push	{r7}
 8004730:	b083      	sub	sp, #12
 8004732:	af00      	add	r7, sp, #0
 8004734:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004736:	2300      	movs	r3, #0
}
 8004738:	4618      	mov	r0, r3
 800473a:	370c      	adds	r7, #12
 800473c:	46bd      	mov	sp, r7
 800473e:	bc80      	pop	{r7}
 8004740:	4770      	bx	lr

08004742 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_TypeDef *USBx)
{
 8004742:	b480      	push	{r7}
 8004744:	b083      	sub	sp, #12
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800474a:	2300      	movs	r3, #0
}
 800474c:	4618      	mov	r0, r3
 800474e:	370c      	adds	r7, #12
 8004750:	46bd      	mov	sp, r7
 8004752:	bc80      	pop	{r7}
 8004754:	4770      	bx	lr

08004756 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_TypeDef *USBx)
{
 8004756:	b480      	push	{r7}
 8004758:	b085      	sub	sp, #20
 800475a:	af00      	add	r7, sp, #0
 800475c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800475e:	2300      	movs	r3, #0
 8004760:	60fb      	str	r3, [r7, #12]
  
  tmpreg = USBx->ISTR;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004768:	b29b      	uxth	r3, r3
 800476a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800476c:	68fb      	ldr	r3, [r7, #12]
}
 800476e:	4618      	mov	r0, r3
 8004770:	3714      	adds	r7, #20
 8004772:	46bd      	mov	sp, r7
 8004774:	bc80      	pop	{r7}
 8004776:	4770      	bx	lr

08004778 <USB_EP0_OutStart>:
  * @param  USBx : Selected device
  * @param  psetup : pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8004778:	b480      	push	{r7}
 800477a:	b083      	sub	sp, #12
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004782:	2300      	movs	r3, #0
}
 8004784:	4618      	mov	r0, r3
 8004786:	370c      	adds	r7, #12
 8004788:	46bd      	mov	sp, r7
 800478a:	bc80      	pop	{r7}
 800478c:	4770      	bx	lr

0800478e <USB_WritePMA>:
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800478e:	b480      	push	{r7}
 8004790:	b08b      	sub	sp, #44	; 0x2c
 8004792:	af00      	add	r7, sp, #0
 8004794:	60f8      	str	r0, [r7, #12]
 8004796:	60b9      	str	r1, [r7, #8]
 8004798:	4611      	mov	r1, r2
 800479a:	461a      	mov	r2, r3
 800479c:	460b      	mov	r3, r1
 800479e:	80fb      	strh	r3, [r7, #6]
 80047a0:	4613      	mov	r3, r2
 80047a2:	80bb      	strh	r3, [r7, #4]
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 80047a4:	88bb      	ldrh	r3, [r7, #4]
 80047a6:	3301      	adds	r3, #1
 80047a8:	105b      	asrs	r3, r3, #1
 80047aa:	61fb      	str	r3, [r7, #28]
  uint32_t index = 0, temp1 = 0, temp2 = 0;
 80047ac:	2300      	movs	r3, #0
 80047ae:	627b      	str	r3, [r7, #36]	; 0x24
 80047b0:	2300      	movs	r3, #0
 80047b2:	61bb      	str	r3, [r7, #24]
 80047b4:	2300      	movs	r3, #0
 80047b6:	617b      	str	r3, [r7, #20]
  uint16_t *pdwVal = NULL;
 80047b8:	2300      	movs	r3, #0
 80047ba:	623b      	str	r3, [r7, #32]
  
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 80047bc:	88fb      	ldrh	r3, [r7, #6]
 80047be:	005b      	lsls	r3, r3, #1
 80047c0:	461a      	mov	r2, r3
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	4413      	add	r3, r2
 80047c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80047ca:	623b      	str	r3, [r7, #32]
  for (index = nbytes; index != 0; index--)
 80047cc:	69fb      	ldr	r3, [r7, #28]
 80047ce:	627b      	str	r3, [r7, #36]	; 0x24
 80047d0:	e01b      	b.n	800480a <USB_WritePMA+0x7c>
  {
    temp1 = (uint16_t) * pbUsrBuf;
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	781b      	ldrb	r3, [r3, #0]
 80047d6:	61bb      	str	r3, [r7, #24]
    pbUsrBuf++;
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	3301      	adds	r3, #1
 80047dc:	60bb      	str	r3, [r7, #8]
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	781b      	ldrb	r3, [r3, #0]
 80047e2:	021b      	lsls	r3, r3, #8
 80047e4:	461a      	mov	r2, r3
 80047e6:	69bb      	ldr	r3, [r7, #24]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	617b      	str	r3, [r7, #20]
    *pdwVal++ = temp2;
 80047ec:	6a3b      	ldr	r3, [r7, #32]
 80047ee:	1c9a      	adds	r2, r3, #2
 80047f0:	623a      	str	r2, [r7, #32]
 80047f2:	697a      	ldr	r2, [r7, #20]
 80047f4:	b292      	uxth	r2, r2
 80047f6:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80047f8:	6a3b      	ldr	r3, [r7, #32]
 80047fa:	3302      	adds	r3, #2
 80047fc:	623b      	str	r3, [r7, #32]
    pbUsrBuf++;
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	3301      	adds	r3, #1
 8004802:	60bb      	str	r3, [r7, #8]
  for (index = nbytes; index != 0; index--)
 8004804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004806:	3b01      	subs	r3, #1
 8004808:	627b      	str	r3, [r7, #36]	; 0x24
 800480a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800480c:	2b00      	cmp	r3, #0
 800480e:	d1e0      	bne.n	80047d2 <USB_WritePMA+0x44>
  }
}
 8004810:	bf00      	nop
 8004812:	bf00      	nop
 8004814:	372c      	adds	r7, #44	; 0x2c
 8004816:	46bd      	mov	sp, r7
 8004818:	bc80      	pop	{r7}
 800481a:	4770      	bx	lr

0800481c <USB_ReadPMA>:
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800481c:	b480      	push	{r7}
 800481e:	b089      	sub	sp, #36	; 0x24
 8004820:	af00      	add	r7, sp, #0
 8004822:	60f8      	str	r0, [r7, #12]
 8004824:	60b9      	str	r1, [r7, #8]
 8004826:	4611      	mov	r1, r2
 8004828:	461a      	mov	r2, r3
 800482a:	460b      	mov	r3, r1
 800482c:	80fb      	strh	r3, [r7, #6]
 800482e:	4613      	mov	r3, r2
 8004830:	80bb      	strh	r3, [r7, #4]
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
 8004832:	88bb      	ldrh	r3, [r7, #4]
 8004834:	3301      	adds	r3, #1
 8004836:	105b      	asrs	r3, r3, #1
 8004838:	617b      	str	r3, [r7, #20]
  uint32_t index = 0;
 800483a:	2300      	movs	r3, #0
 800483c:	61fb      	str	r3, [r7, #28]
  uint32_t *pdwVal = NULL;
 800483e:	2300      	movs	r3, #0
 8004840:	61bb      	str	r3, [r7, #24]
  
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8004842:	88fb      	ldrh	r3, [r7, #6]
 8004844:	005b      	lsls	r3, r3, #1
 8004846:	461a      	mov	r2, r3
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	4413      	add	r3, r2
 800484c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004850:	61bb      	str	r3, [r7, #24]
  for (index = nbytes; index != 0; index--)
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	61fb      	str	r3, [r7, #28]
 8004856:	e00e      	b.n	8004876 <USB_ReadPMA+0x5a>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8004858:	69bb      	ldr	r3, [r7, #24]
 800485a:	1d1a      	adds	r2, r3, #4
 800485c:	61ba      	str	r2, [r7, #24]
 800485e:	6819      	ldr	r1, [r3, #0]
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	1c5a      	adds	r2, r3, #1
 8004864:	60ba      	str	r2, [r7, #8]
 8004866:	b28a      	uxth	r2, r1
 8004868:	801a      	strh	r2, [r3, #0]
    pbUsrBuf++;
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	3301      	adds	r3, #1
 800486e:	60bb      	str	r3, [r7, #8]
  for (index = nbytes; index != 0; index--)
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	3b01      	subs	r3, #1
 8004874:	61fb      	str	r3, [r7, #28]
 8004876:	69fb      	ldr	r3, [r7, #28]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d1ed      	bne.n	8004858 <USB_ReadPMA+0x3c>
  }
}
 800487c:	bf00      	nop
 800487e:	bf00      	nop
 8004880:	3724      	adds	r7, #36	; 0x24
 8004882:	46bd      	mov	sp, r7
 8004884:	bc80      	pop	{r7}
 8004886:	4770      	bx	lr

08004888 <USBD_CDC_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b084      	sub	sp, #16
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	460b      	mov	r3, r1
 8004892:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 8004894:	2300      	movs	r3, #0
 8004896:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	7c1b      	ldrb	r3, [r3, #16]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d10e      	bne.n	80048be <USBD_CDC_Init+0x36>
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 80048a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80048a4:	2202      	movs	r2, #2
 80048a6:	2181      	movs	r1, #129	; 0x81
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	f002 f8c1 	bl	8006a30 <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_HS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 80048ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80048b2:	2202      	movs	r2, #2
 80048b4:	2101      	movs	r1, #1
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f002 f8ba 	bl	8006a30 <USBD_LL_OpenEP>
 80048bc:	e00b      	b.n	80048d6 <USBD_CDC_Init+0x4e>
    
  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 80048be:	2340      	movs	r3, #64	; 0x40
 80048c0:	2202      	movs	r2, #2
 80048c2:	2181      	movs	r1, #129	; 0x81
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f002 f8b3 	bl	8006a30 <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 80048ca:	2340      	movs	r3, #64	; 0x40
 80048cc:	2202      	movs	r2, #2
 80048ce:	2101      	movs	r1, #1
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f002 f8ad 	bl	8006a30 <USBD_LL_OpenEP>
                   CDC_OUT_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_OUT_PACKET_SIZE);
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev,
 80048d6:	2308      	movs	r3, #8
 80048d8:	2203      	movs	r2, #3
 80048da:	2182      	movs	r1, #130	; 0x82
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	f002 f8a7 	bl	8006a30 <USBD_LL_OpenEP>
                 CDC_CMD_EP,
                 USBD_EP_TYPE_INTR,
                 CDC_CMD_PACKET_SIZE);
  
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 80048e2:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80048e6:	f002 fa67 	bl	8006db8 <USBD_static_malloc>
 80048ea:	4602      	mov	r2, r0
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
  
  if(pdev->pClassData == NULL)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d102      	bne.n	8004902 <USBD_CDC_Init+0x7a>
  {
    ret = 1; 
 80048fc:	2301      	movs	r3, #1
 80048fe:	73fb      	strb	r3, [r7, #15]
 8004900:	e026      	b.n	8004950 <USBD_CDC_Init+0xc8>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004908:	60bb      	str	r3, [r7, #8]
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4798      	blx	r3
    
    /* Init Xfer states */
    hcdc->TxState =0;
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	2200      	movs	r2, #0
 8004918:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState =0;
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	2200      	movs	r2, #0
 8004920:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	7c1b      	ldrb	r3, [r3, #16]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d109      	bne.n	8004940 <USBD_CDC_Init+0xb8>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004932:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004936:	2101      	movs	r1, #1
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f002 f9ef 	bl	8006d1c <USBD_LL_PrepareReceive>
 800493e:	e007      	b.n	8004950 <USBD_CDC_Init+0xc8>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004946:	2340      	movs	r3, #64	; 0x40
 8004948:	2101      	movs	r1, #1
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f002 f9e6 	bl	8006d1c <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    
    
  }
  return ret;
 8004950:	7bfb      	ldrb	r3, [r7, #15]
}
 8004952:	4618      	mov	r0, r3
 8004954:	3710      	adds	r7, #16
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}

0800495a <USBD_CDC_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 800495a:	b580      	push	{r7, lr}
 800495c:	b084      	sub	sp, #16
 800495e:	af00      	add	r7, sp, #0
 8004960:	6078      	str	r0, [r7, #4]
 8004962:	460b      	mov	r3, r1
 8004964:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 8004966:	2300      	movs	r3, #0
 8004968:	73fb      	strb	r3, [r7, #15]
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 800496a:	2181      	movs	r1, #129	; 0x81
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f002 f89d 	bl	8006aac <USBD_LL_CloseEP>
              CDC_IN_EP);
  
  /* Open EP OUT */
  USBD_LL_CloseEP(pdev,
 8004972:	2101      	movs	r1, #1
 8004974:	6878      	ldr	r0, [r7, #4]
 8004976:	f002 f899 	bl	8006aac <USBD_LL_CloseEP>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  USBD_LL_CloseEP(pdev,
 800497a:	2182      	movs	r1, #130	; 0x82
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	f002 f895 	bl	8006aac <USBD_LL_CloseEP>
              CDC_CMD_EP);
  
  
  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004988:	2b00      	cmp	r3, #0
 800498a:	d00e      	beq.n	80049aa <USBD_CDC_DeInit+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800499c:	4618      	mov	r0, r3
 800499e:	f002 fa17 	bl	8006dd0 <USBD_static_free>
    pdev->pClassData = NULL;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
  }
  
  return ret;
 80049aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3710      	adds	r7, #16
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}

080049b4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b084      	sub	sp, #16
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
 80049bc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80049c4:	60fb      	str	r3, [r7, #12]
  static uint8_t ifalt = 0;
    
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	781b      	ldrb	r3, [r3, #0]
 80049ca:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d039      	beq.n	8004a46 <USBD_CDC_Setup+0x92>
 80049d2:	2b20      	cmp	r3, #32
 80049d4:	d145      	bne.n	8004a62 <USBD_CDC_Setup+0xae>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	88db      	ldrh	r3, [r3, #6]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d029      	beq.n	8004a32 <USBD_CDC_Setup+0x7e>
    {
      if (req->bmRequest & 0x80)
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	b25b      	sxtb	r3, r3
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	da11      	bge.n	8004a0c <USBD_CDC_Setup+0x58>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	683a      	ldr	r2, [r7, #0]
 80049f2:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 80049f4:	68f9      	ldr	r1, [r7, #12]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80049f6:	683a      	ldr	r2, [r7, #0]
 80049f8:	88d2      	ldrh	r2, [r2, #6]
 80049fa:	4798      	blx	r3
                                                          req->wLength);
          USBD_CtlSendData (pdev, 
                            (uint8_t *)hcdc->data,
 80049fc:	68f9      	ldr	r1, [r7, #12]
          USBD_CtlSendData (pdev, 
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	88db      	ldrh	r3, [r3, #6]
 8004a02:	461a      	mov	r2, r3
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	f001 f81b 	bl	8005a40 <USBD_CtlSendData>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t*)req,
                                                        0);
    }
    break;
 8004a0a:	e02b      	b.n	8004a64 <USBD_CDC_Setup+0xb0>
        hcdc->CmdOpCode = req->bRequest;
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	785a      	ldrb	r2, [r3, #1]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	88db      	ldrh	r3, [r3, #6]
 8004a1a:	b2da      	uxtb	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
                           (uint8_t *)hcdc->data,
 8004a22:	68f9      	ldr	r1, [r7, #12]
        USBD_CtlPrepareRx (pdev, 
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	88db      	ldrh	r3, [r3, #6]
 8004a28:	461a      	mov	r2, r3
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f001 f836 	bl	8005a9c <USBD_CtlPrepareRx>
    break;
 8004a30:	e018      	b.n	8004a64 <USBD_CDC_Setup+0xb0>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	683a      	ldr	r2, [r7, #0]
 8004a3c:	7850      	ldrb	r0, [r2, #1]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	6839      	ldr	r1, [r7, #0]
 8004a42:	4798      	blx	r3
    break;
 8004a44:	e00e      	b.n	8004a64 <USBD_CDC_Setup+0xb0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	785b      	ldrb	r3, [r3, #1]
 8004a4a:	2b0a      	cmp	r3, #10
 8004a4c:	d002      	beq.n	8004a54 <USBD_CDC_Setup+0xa0>
 8004a4e:	2b0b      	cmp	r3, #11
 8004a50:	d006      	beq.n	8004a60 <USBD_CDC_Setup+0xac>
    case USB_REQ_SET_INTERFACE :
      break;
    }
 
  default: 
    break;
 8004a52:	e006      	b.n	8004a62 <USBD_CDC_Setup+0xae>
      USBD_CtlSendData (pdev,
 8004a54:	2201      	movs	r2, #1
 8004a56:	4906      	ldr	r1, [pc, #24]	; (8004a70 <USBD_CDC_Setup+0xbc>)
 8004a58:	6878      	ldr	r0, [r7, #4]
 8004a5a:	f000 fff1 	bl	8005a40 <USBD_CtlSendData>
      break;
 8004a5e:	e000      	b.n	8004a62 <USBD_CDC_Setup+0xae>
      break;
 8004a60:	bf00      	nop
    break;
 8004a62:	bf00      	nop
  }
  return USBD_OK;
 8004a64:	2300      	movs	r3, #0
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3710      	adds	r7, #16
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	2000021d 	.word	0x2000021d

08004a74 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b085      	sub	sp, #20
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	460b      	mov	r3, r1
 8004a7e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004a86:	60fb      	str	r3, [r7, #12]
  
  if(pdev->pClassData != NULL)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d005      	beq.n	8004a9e <USBD_CDC_DataIn+0x2a>
  {
    
    hcdc->TxState = 0;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2200      	movs	r2, #0
 8004a96:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    return USBD_OK;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	e000      	b.n	8004aa0 <USBD_CDC_DataIn+0x2c>
  }
  else
  {
    return USBD_FAIL;
 8004a9e:	2302      	movs	r3, #2
  }
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3714      	adds	r7, #20
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bc80      	pop	{r7}
 8004aa8:	4770      	bx	lr

08004aaa <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
 8004aaa:	b580      	push	{r7, lr}
 8004aac:	b084      	sub	sp, #16
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	6078      	str	r0, [r7, #4]
 8004ab2:	460b      	mov	r3, r1
 8004ab4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004abc:	60fb      	str	r3, [r7, #12]
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8004abe:	78fb      	ldrb	r3, [r7, #3]
 8004ac0:	4619      	mov	r1, r3
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f002 f964 	bl	8006d90 <USBD_LL_GetRxDataSize>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d00d      	beq.n	8004af6 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	68fa      	ldr	r2, [r7, #12]
 8004ae4:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8004ae8:	68fa      	ldr	r2, [r7, #12]
 8004aea:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8004aee:	4611      	mov	r1, r2
 8004af0:	4798      	blx	r3

    return USBD_OK;
 8004af2:	2300      	movs	r3, #0
 8004af4:	e000      	b.n	8004af8 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8004af6:	2302      	movs	r3, #2
  }
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3710      	adds	r7, #16
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}

08004b00 <USBD_CDC_EP0_RxReady>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b084      	sub	sp, #16
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004b0e:	60fb      	str	r3, [r7, #12]
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d015      	beq.n	8004b46 <USBD_CDC_EP0_RxReady+0x46>
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8004b20:	2bff      	cmp	r3, #255	; 0xff
 8004b22:	d010      	beq.n	8004b46 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8004b32:	68f9      	ldr	r1, [r7, #12]
                                                      hcdc->CmdLength);
 8004b34:	68fa      	ldr	r2, [r7, #12]
 8004b36:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8004b3a:	b292      	uxth	r2, r2
 8004b3c:	4798      	blx	r3
      hcdc->CmdOpCode = 0xFF; 
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	22ff      	movs	r2, #255	; 0xff
 8004b42:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
      
  }
  return USBD_OK;
 8004b46:	2300      	movs	r3, #0
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	3710      	adds	r7, #16
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bd80      	pop	{r7, pc}

08004b50 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b083      	sub	sp, #12
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2243      	movs	r2, #67	; 0x43
 8004b5c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8004b5e:	4b03      	ldr	r3, [pc, #12]	; (8004b6c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	370c      	adds	r7, #12
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bc80      	pop	{r7}
 8004b68:	4770      	bx	lr
 8004b6a:	bf00      	nop
 8004b6c:	20000088 	.word	0x20000088

08004b70 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b083      	sub	sp, #12
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2243      	movs	r2, #67	; 0x43
 8004b7c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8004b7e:	4b03      	ldr	r3, [pc, #12]	; (8004b8c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	370c      	adds	r7, #12
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bc80      	pop	{r7}
 8004b88:	4770      	bx	lr
 8004b8a:	bf00      	nop
 8004b8c:	20000044 	.word	0x20000044

08004b90 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b083      	sub	sp, #12
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2243      	movs	r2, #67	; 0x43
 8004b9c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8004b9e:	4b03      	ldr	r3, [pc, #12]	; (8004bac <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bc80      	pop	{r7}
 8004ba8:	4770      	bx	lr
 8004baa:	bf00      	nop
 8004bac:	200000cc 	.word	0x200000cc

08004bb0 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b083      	sub	sp, #12
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	220a      	movs	r2, #10
 8004bbc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8004bbe:	4b03      	ldr	r3, [pc, #12]	; (8004bcc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	370c      	adds	r7, #12
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bc80      	pop	{r7}
 8004bc8:	4770      	bx	lr
 8004bca:	bf00      	nop
 8004bcc:	20000000 	.word	0x20000000

08004bd0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b085      	sub	sp, #20
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8004bda:	2302      	movs	r3, #2
 8004bdc:	73fb      	strb	r3, [r7, #15]
  
  if(fops != NULL)
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d005      	beq.n	8004bf0 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	683a      	ldr	r2, [r7, #0]
 8004be8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    ret = USBD_OK;    
 8004bec:	2300      	movs	r3, #0
 8004bee:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 8004bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3714      	adds	r7, #20
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bc80      	pop	{r7}
 8004bfa:	4770      	bx	lr

08004bfc <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b087      	sub	sp, #28
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	60f8      	str	r0, [r7, #12]
 8004c04:	60b9      	str	r1, [r7, #8]
 8004c06:	4613      	mov	r3, r2
 8004c08:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004c10:	617b      	str	r3, [r7, #20]
  
  hcdc->TxBuffer = pbuff;
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	68ba      	ldr	r2, [r7, #8]
 8004c16:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 8004c1a:	88fa      	ldrh	r2, [r7, #6]
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  
  return USBD_OK;  
 8004c22:	2300      	movs	r3, #0
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	371c      	adds	r7, #28
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bc80      	pop	{r7}
 8004c2c:	4770      	bx	lr

08004c2e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 8004c2e:	b480      	push	{r7}
 8004c30:	b085      	sub	sp, #20
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	6078      	str	r0, [r7, #4]
 8004c36:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004c3e:	60fb      	str	r3, [r7, #12]
  
  hcdc->RxBuffer = pbuff;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	683a      	ldr	r2, [r7, #0]
 8004c44:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
  
  return USBD_OK;
 8004c48:	2300      	movs	r3, #0
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3714      	adds	r7, #20
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bc80      	pop	{r7}
 8004c52:	4770      	bx	lr

08004c54 <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004c62:	60fb      	str	r3, [r7, #12]
  
  if(pdev->pClassData != NULL)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d017      	beq.n	8004c9e <USBD_CDC_TransmitPacket+0x4a>
  {
    if(hcdc->TxState == 0)
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d110      	bne.n	8004c9a <USBD_CDC_TransmitPacket+0x46>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev,
 8004c8c:	b29b      	uxth	r3, r3
 8004c8e:	2181      	movs	r1, #129	; 0x81
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f002 f809 	bl	8006ca8 <USBD_LL_Transmit>
      
      return USBD_OK;
 8004c96:	2300      	movs	r3, #0
 8004c98:	e002      	b.n	8004ca0 <USBD_CDC_TransmitPacket+0x4c>
    }
    else
    {
      return USBD_BUSY;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e000      	b.n	8004ca0 <USBD_CDC_TransmitPacket+0x4c>
    }
  }
  else
  {
    return USBD_FAIL;
 8004c9e:	2302      	movs	r3, #2
  }
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3710      	adds	r7, #16
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}

08004ca8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004cb6:	60fb      	str	r3, [r7, #12]
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d017      	beq.n	8004cf2 <USBD_CDC_ReceivePacket+0x4a>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	7c1b      	ldrb	r3, [r3, #16]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d109      	bne.n	8004cde <USBD_CDC_ReceivePacket+0x36>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004cd0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004cd4:	2101      	movs	r1, #1
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	f002 f820 	bl	8006d1c <USBD_LL_PrepareReceive>
 8004cdc:	e007      	b.n	8004cee <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004ce4:	2340      	movs	r3, #64	; 0x40
 8004ce6:	2101      	movs	r1, #1
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f002 f817 	bl	8006d1c <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	e000      	b.n	8004cf4 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8004cf2:	2302      	movs	r3, #2
  }
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	3710      	adds	r7, #16
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}

08004cfc <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b084      	sub	sp, #16
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	60f8      	str	r0, [r7, #12]
 8004d04:	60b9      	str	r1, [r7, #8]
 8004d06:	4613      	mov	r3, r2
 8004d08:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d101      	bne.n	8004d14 <USBD_Init+0x18>
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
 8004d10:	2302      	movs	r3, #2
 8004d12:	e01a      	b.n	8004d4a <USBD_Init+0x4e>
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d003      	beq.n	8004d26 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2200      	movs	r2, #0
 8004d22:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d003      	beq.n	8004d34 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	68ba      	ldr	r2, [r7, #8]
 8004d30:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  pdev->id = id;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	79fa      	ldrb	r2, [r7, #7]
 8004d40:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8004d42:	68f8      	ldr	r0, [r7, #12]
 8004d44:	f001 fde6 	bl	8006914 <USBD_LL_Init>
  
  return USBD_OK; 
 8004d48:	2300      	movs	r3, #0
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3710      	adds	r7, #16
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}

08004d52 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8004d52:	b480      	push	{r7}
 8004d54:	b085      	sub	sp, #20
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	6078      	str	r0, [r7, #4]
 8004d5a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d006      	beq.n	8004d74 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	683a      	ldr	r2, [r7, #0]
 8004d6a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    status = USBD_OK;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	73fb      	strb	r3, [r7, #15]
 8004d72:	e001      	b.n	8004d78 <USBD_RegisterClass+0x26>
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 8004d74:	2302      	movs	r3, #2
 8004d76:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 8004d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3714      	adds	r7, #20
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bc80      	pop	{r7}
 8004d82:	4770      	bx	lr

08004d84 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b082      	sub	sp, #8
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f001 fe1d 	bl	80069cc <USBD_LL_Start>
  
  return USBD_OK;  
 8004d92:	2300      	movs	r3, #0
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3708      	adds	r7, #8
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}

08004d9c <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev) 
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b083      	sub	sp, #12
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	370c      	adds	r7, #12
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bc80      	pop	{r7}
 8004dae:	4770      	bx	lr

08004db0 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b084      	sub	sp, #16
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	460b      	mov	r3, r1
 8004dba:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8004dbc:	2302      	movs	r3, #2
 8004dbe:	73fb      	strb	r3, [r7, #15]
  
  if(pdev->pClass != NULL)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d00c      	beq.n	8004de4 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	78fa      	ldrb	r2, [r7, #3]
 8004dd4:	4611      	mov	r1, r2
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	4798      	blx	r3
 8004dda:	4603      	mov	r3, r0
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d101      	bne.n	8004de4 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8004de0:	2300      	movs	r3, #0
 8004de2:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret; 
 8004de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3710      	adds	r7, #16
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}

08004dee <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8004dee:	b580      	push	{r7, lr}
 8004df0:	b082      	sub	sp, #8
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	6078      	str	r0, [r7, #4]
 8004df6:	460b      	mov	r3, r1
 8004df8:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	78fa      	ldrb	r2, [r7, #3]
 8004e04:	4611      	mov	r1, r2
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	4798      	blx	r3
  return USBD_OK;
 8004e0a:	2300      	movs	r3, #0
}
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	3708      	adds	r7, #8
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd80      	pop	{r7, pc}

08004e14 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b082      	sub	sp, #8
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	6039      	str	r1, [r7, #0]

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004e24:	6839      	ldr	r1, [r7, #0]
 8004e26:	4618      	mov	r0, r3
 8004e28:	f000 fd63 	bl	80058f2 <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 8004e3a:	461a      	mov	r2, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004e48:	f003 031f 	and.w	r3, r3, #31
 8004e4c:	2b02      	cmp	r3, #2
 8004e4e:	d016      	beq.n	8004e7e <USBD_LL_SetupStage+0x6a>
 8004e50:	2b02      	cmp	r3, #2
 8004e52:	dc1c      	bgt.n	8004e8e <USBD_LL_SetupStage+0x7a>
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d002      	beq.n	8004e5e <USBD_LL_SetupStage+0x4a>
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d008      	beq.n	8004e6e <USBD_LL_SetupStage+0x5a>
 8004e5c:	e017      	b.n	8004e8e <USBD_LL_SetupStage+0x7a>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004e64:	4619      	mov	r1, r3
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f000 f988 	bl	800517c <USBD_StdDevReq>
    break;
 8004e6c:	e01a      	b.n	8004ea4 <USBD_LL_SetupStage+0x90>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004e74:	4619      	mov	r1, r3
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	f000 f9d0 	bl	800521c <USBD_StdItfReq>
    break;
 8004e7c:	e012      	b.n	8004ea4 <USBD_LL_SetupStage+0x90>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004e84:	4619      	mov	r1, r3
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	f000 f9fb 	bl	8005282 <USBD_StdEPReq>
    break;
 8004e8c:	e00a      	b.n	8004ea4 <USBD_LL_SetupStage+0x90>
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004e94:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	4619      	mov	r1, r3
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	f001 fe3b 	bl	8006b18 <USBD_LL_StallEP>
    break;
 8004ea2:	bf00      	nop
  }  
  return USBD_OK;  
 8004ea4:	2300      	movs	r3, #0
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3708      	adds	r7, #8
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}

08004eae <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8004eae:	b580      	push	{r7, lr}
 8004eb0:	b086      	sub	sp, #24
 8004eb2:	af00      	add	r7, sp, #0
 8004eb4:	60f8      	str	r0, [r7, #12]
 8004eb6:	460b      	mov	r3, r1
 8004eb8:	607a      	str	r2, [r7, #4]
 8004eba:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8004ebc:	7afb      	ldrb	r3, [r7, #11]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d138      	bne.n	8004f34 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8004ec8:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 8004ed0:	2b03      	cmp	r3, #3
 8004ed2:	d142      	bne.n	8004f5a <USBD_LL_DataOutStage+0xac>
    {
      if(pep->rem_length > pep->maxpacket)
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	689a      	ldr	r2, [r3, #8]
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d914      	bls.n	8004f0a <USBD_LL_DataOutStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	689a      	ldr	r2, [r3, #8]
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	68db      	ldr	r3, [r3, #12]
 8004ee8:	1ad2      	subs	r2, r2, r3
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	609a      	str	r2, [r3, #8]
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	68da      	ldr	r2, [r3, #12]
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	bf28      	it	cs
 8004efa:	4613      	movcs	r3, r2
        USBD_CtlContinueRx (pdev, 
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	461a      	mov	r2, r3
 8004f00:	6879      	ldr	r1, [r7, #4]
 8004f02:	68f8      	ldr	r0, [r7, #12]
 8004f04:	f000 fde8 	bl	8005ad8 <USBD_CtlContinueRx>
 8004f08:	e027      	b.n	8004f5a <USBD_LL_DataOutStage+0xac>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004f10:	691b      	ldr	r3, [r3, #16]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d00a      	beq.n	8004f2c <USBD_LL_DataOutStage+0x7e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8004f1c:	2b03      	cmp	r3, #3
 8004f1e:	d105      	bne.n	8004f2c <USBD_LL_DataOutStage+0x7e>
        {
          pdev->pClass->EP0_RxReady(pdev); 
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004f26:	691b      	ldr	r3, [r3, #16]
 8004f28:	68f8      	ldr	r0, [r7, #12]
 8004f2a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8004f2c:	68f8      	ldr	r0, [r7, #12]
 8004f2e:	f000 fde5 	bl	8005afc <USBD_CtlSendStatus>
 8004f32:	e012      	b.n	8004f5a <USBD_LL_DataOutStage+0xac>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004f3a:	699b      	ldr	r3, [r3, #24]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d00c      	beq.n	8004f5a <USBD_LL_DataOutStage+0xac>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataOut != NULL)&&
 8004f46:	2b03      	cmp	r3, #3
 8004f48:	d107      	bne.n	8004f5a <USBD_LL_DataOutStage+0xac>
  {
    pdev->pClass->DataOut(pdev, epnum); 
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004f50:	699b      	ldr	r3, [r3, #24]
 8004f52:	7afa      	ldrb	r2, [r7, #11]
 8004f54:	4611      	mov	r1, r2
 8004f56:	68f8      	ldr	r0, [r7, #12]
 8004f58:	4798      	blx	r3
  }  
  return USBD_OK;
 8004f5a:	2300      	movs	r3, #0
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	3718      	adds	r7, #24
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd80      	pop	{r7, pc}

08004f64 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b086      	sub	sp, #24
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	60f8      	str	r0, [r7, #12]
 8004f6c:	460b      	mov	r3, r1
 8004f6e:	607a      	str	r2, [r7, #4]
 8004f70:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8004f72:	7afb      	ldrb	r3, [r7, #11]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d16c      	bne.n	8005052 <USBD_LL_DataInStage+0xee>
  {
    pep = &pdev->ep_in[0];
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	3314      	adds	r3, #20
 8004f7c:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 8004f84:	2b02      	cmp	r3, #2
 8004f86:	d157      	bne.n	8005038 <USBD_LL_DataInStage+0xd4>
    {
      if(pep->rem_length > pep->maxpacket)
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	689a      	ldr	r2, [r3, #8]
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d915      	bls.n	8004fc0 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	689a      	ldr	r2, [r3, #8]
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	1ad2      	subs	r2, r2, r3
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	609a      	str	r2, [r3, #8]
        
        USBD_CtlContinueSendData (pdev, 
                                  pdata, 
                                  pep->rem_length);
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	689b      	ldr	r3, [r3, #8]
        USBD_CtlContinueSendData (pdev, 
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	461a      	mov	r2, r3
 8004faa:	6879      	ldr	r1, [r7, #4]
 8004fac:	68f8      	ldr	r0, [r7, #12]
 8004fae:	f000 fd63 	bl	8005a78 <USBD_CtlContinueSendData>
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	2100      	movs	r1, #0
 8004fb8:	68f8      	ldr	r0, [r7, #12]
 8004fba:	f001 feaf 	bl	8006d1c <USBD_LL_PrepareReceive>
 8004fbe:	e03b      	b.n	8005038 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	697a      	ldr	r2, [r7, #20]
 8004fc6:	68d2      	ldr	r2, [r2, #12]
 8004fc8:	fbb3 f1f2 	udiv	r1, r3, r2
 8004fcc:	fb02 f201 	mul.w	r2, r2, r1
 8004fd0:	1a9b      	subs	r3, r3, r2
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d11c      	bne.n	8005010 <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	685a      	ldr	r2, [r3, #4]
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	68db      	ldr	r3, [r3, #12]
        if((pep->total_length % pep->maxpacket == 0) &&
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d316      	bcc.n	8005010 <USBD_LL_DataInStage+0xac>
             (pep->total_length < pdev->ep0_data_len ))
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	685a      	ldr	r2, [r3, #4]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
           (pep->total_length >= pep->maxpacket) &&
 8004fec:	429a      	cmp	r2, r3
 8004fee:	d20f      	bcs.n	8005010 <USBD_LL_DataInStage+0xac>
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	2100      	movs	r1, #0
 8004ff4:	68f8      	ldr	r0, [r7, #12]
 8004ff6:	f000 fd3f 	bl	8005a78 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8005002:	2300      	movs	r3, #0
 8005004:	2200      	movs	r2, #0
 8005006:	2100      	movs	r1, #0
 8005008:	68f8      	ldr	r0, [r7, #12]
 800500a:	f001 fe87 	bl	8006d1c <USBD_LL_PrepareReceive>
 800500e:	e013      	b.n	8005038 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d00a      	beq.n	8005032 <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8005022:	2b03      	cmp	r3, #3
 8005024:	d105      	bne.n	8005032 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev); 
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800502c:	68db      	ldr	r3, [r3, #12]
 800502e:	68f8      	ldr	r0, [r7, #12]
 8005030:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 8005032:	68f8      	ldr	r0, [r7, #12]
 8005034:	f000 fd75 	bl	8005b22 <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800503e:	2b01      	cmp	r3, #1
 8005040:	d11a      	bne.n	8005078 <USBD_LL_DataInStage+0x114>
    {
      USBD_RunTestMode(pdev); 
 8005042:	68f8      	ldr	r0, [r7, #12]
 8005044:	f7ff feaa 	bl	8004d9c <USBD_RunTestMode>
      pdev->dev_test_mode = 0;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2200      	movs	r2, #0
 800504c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 8005050:	e012      	b.n	8005078 <USBD_LL_DataInStage+0x114>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005058:	695b      	ldr	r3, [r3, #20]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d00c      	beq.n	8005078 <USBD_LL_DataInStage+0x114>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataIn != NULL)&& 
 8005064:	2b03      	cmp	r3, #3
 8005066:	d107      	bne.n	8005078 <USBD_LL_DataInStage+0x114>
  {
    pdev->pClass->DataIn(pdev, epnum); 
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800506e:	695b      	ldr	r3, [r3, #20]
 8005070:	7afa      	ldrb	r2, [r7, #11]
 8005072:	4611      	mov	r1, r2
 8005074:	68f8      	ldr	r0, [r7, #12]
 8005076:	4798      	blx	r3
  }  
  return USBD_OK;
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3718      	adds	r7, #24
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}

08005082 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8005082:	b580      	push	{r7, lr}
 8005084:	b082      	sub	sp, #8
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 800508a:	2340      	movs	r3, #64	; 0x40
 800508c:	2200      	movs	r2, #0
 800508e:	2100      	movs	r1, #0
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	f001 fccd 	bl	8006a30 <USBD_LL_OpenEP>
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2240      	movs	r2, #64	; 0x40
 800509a:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 800509e:	2340      	movs	r3, #64	; 0x40
 80050a0:	2200      	movs	r2, #0
 80050a2:	2180      	movs	r1, #128	; 0x80
 80050a4:	6878      	ldr	r0, [r7, #4]
 80050a6:	f001 fcc3 	bl	8006a30 <USBD_LL_OpenEP>
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2240      	movs	r2, #64	; 0x40
 80050ae:	621a      	str	r2, [r3, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d009      	beq.n	80050d6 <USBD_LL_Reset+0x54>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	6852      	ldr	r2, [r2, #4]
 80050ce:	b2d2      	uxtb	r2, r2
 80050d0:	4611      	mov	r1, r2
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	4798      	blx	r3
 
  
  return USBD_OK;
 80050d6:	2300      	movs	r3, #0
}
 80050d8:	4618      	mov	r0, r3
 80050da:	3708      	adds	r7, #8
 80050dc:	46bd      	mov	sp, r7
 80050de:	bd80      	pop	{r7, pc}

080050e0 <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b083      	sub	sp, #12
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	460b      	mov	r3, r1
 80050ea:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	78fa      	ldrb	r2, [r7, #3]
 80050f0:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 80050f2:	2300      	movs	r3, #0
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	370c      	adds	r7, #12
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bc80      	pop	{r7}
 80050fc:	4770      	bx	lr

080050fe <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 80050fe:	b480      	push	{r7}
 8005100:	b083      	sub	sp, #12
 8005102:	af00      	add	r7, sp, #0
 8005104:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	f893 21fc 	ldrb.w	r2, [r3, #508]	; 0x1fc
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2204      	movs	r2, #4
 8005116:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 800511a:	2300      	movs	r3, #0
}
 800511c:	4618      	mov	r0, r3
 800511e:	370c      	adds	r7, #12
 8005120:	46bd      	mov	sp, r7
 8005122:	bc80      	pop	{r7}
 8005124:	4770      	bx	lr

08005126 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 8005126:	b480      	push	{r7}
 8005128:	b083      	sub	sp, #12
 800512a:	af00      	add	r7, sp, #0
 800512c:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;  
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f893 21fd 	ldrb.w	r2, [r3, #509]	; 0x1fd
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 800513a:	2300      	movs	r3, #0
}
 800513c:	4618      	mov	r0, r3
 800513e:	370c      	adds	r7, #12
 8005140:	46bd      	mov	sp, r7
 8005142:	bc80      	pop	{r7}
 8005144:	4770      	bx	lr

08005146 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8005146:	b580      	push	{r7, lr}
 8005148:	b082      	sub	sp, #8
 800514a:	af00      	add	r7, sp, #0
 800514c:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005154:	2b03      	cmp	r3, #3
 8005156:	d10b      	bne.n	8005170 <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800515e:	69db      	ldr	r3, [r3, #28]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d005      	beq.n	8005170 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800516a:	69db      	ldr	r3, [r3, #28]
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	4798      	blx	r3
    }
  }
  return USBD_OK;
 8005170:	2300      	movs	r3, #0
}
 8005172:	4618      	mov	r0, r3
 8005174:	3708      	adds	r7, #8
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}
	...

0800517c <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b084      	sub	sp, #16
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
 8005184:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;  
 8005186:	2300      	movs	r3, #0
 8005188:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	785b      	ldrb	r3, [r3, #1]
 800518e:	2b09      	cmp	r3, #9
 8005190:	d839      	bhi.n	8005206 <USBD_StdDevReq+0x8a>
 8005192:	a201      	add	r2, pc, #4	; (adr r2, 8005198 <USBD_StdDevReq+0x1c>)
 8005194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005198:	080051e9 	.word	0x080051e9
 800519c:	080051fd 	.word	0x080051fd
 80051a0:	08005207 	.word	0x08005207
 80051a4:	080051f3 	.word	0x080051f3
 80051a8:	08005207 	.word	0x08005207
 80051ac:	080051cb 	.word	0x080051cb
 80051b0:	080051c1 	.word	0x080051c1
 80051b4:	08005207 	.word	0x08005207
 80051b8:	080051df 	.word	0x080051df
 80051bc:	080051d5 	.word	0x080051d5
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 80051c0:	6839      	ldr	r1, [r7, #0]
 80051c2:	6878      	ldr	r0, [r7, #4]
 80051c4:	f000 f93a 	bl	800543c <USBD_GetDescriptor>
    break;
 80051c8:	e022      	b.n	8005210 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 80051ca:	6839      	ldr	r1, [r7, #0]
 80051cc:	6878      	ldr	r0, [r7, #4]
 80051ce:	f000 fa29 	bl	8005624 <USBD_SetAddress>
    break;
 80051d2:	e01d      	b.n	8005210 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 80051d4:	6839      	ldr	r1, [r7, #0]
 80051d6:	6878      	ldr	r0, [r7, #4]
 80051d8:	f000 fa64 	bl	80056a4 <USBD_SetConfig>
    break;
 80051dc:	e018      	b.n	8005210 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 80051de:	6839      	ldr	r1, [r7, #0]
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	f000 fae7 	bl	80057b4 <USBD_GetConfig>
    break;
 80051e6:	e013      	b.n	8005210 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 80051e8:	6839      	ldr	r1, [r7, #0]
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f000 fb14 	bl	8005818 <USBD_GetStatus>
    break;
 80051f0:	e00e      	b.n	8005210 <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 80051f2:	6839      	ldr	r1, [r7, #0]
 80051f4:	6878      	ldr	r0, [r7, #4]
 80051f6:	f000 fb39 	bl	800586c <USBD_SetFeature>
    break;
 80051fa:	e009      	b.n	8005210 <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 80051fc:	6839      	ldr	r1, [r7, #0]
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f000 fb4f 	bl	80058a2 <USBD_ClrFeature>
    break;
 8005204:	e004      	b.n	8005210 <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 8005206:	6839      	ldr	r1, [r7, #0]
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	f000 fbae 	bl	800596a <USBD_CtlError>
    break;
 800520e:	bf00      	nop
  }
  
  return ret;
 8005210:	7bfb      	ldrb	r3, [r7, #15]
}
 8005212:	4618      	mov	r0, r3
 8005214:	3710      	adds	r7, #16
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
 800521a:	bf00      	nop

0800521c <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b084      	sub	sp, #16
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK; 
 8005226:	2300      	movs	r3, #0
 8005228:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev_state) 
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005230:	2b03      	cmp	r3, #3
 8005232:	d11b      	bne.n	800526c <USBD_StdItfReq+0x50>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	889b      	ldrh	r3, [r3, #4]
 8005238:	b2db      	uxtb	r3, r3
 800523a:	2b01      	cmp	r3, #1
 800523c:	d811      	bhi.n	8005262 <USBD_StdItfReq+0x46>
    {
      pdev->pClass->Setup (pdev, req); 
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	6839      	ldr	r1, [r7, #0]
 8005248:	6878      	ldr	r0, [r7, #4]
 800524a:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	88db      	ldrh	r3, [r3, #6]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d110      	bne.n	8005276 <USBD_StdItfReq+0x5a>
 8005254:	7bfb      	ldrb	r3, [r7, #15]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d10d      	bne.n	8005276 <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 fc4e 	bl	8005afc <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 8005260:	e009      	b.n	8005276 <USBD_StdItfReq+0x5a>
       USBD_CtlError(pdev , req);
 8005262:	6839      	ldr	r1, [r7, #0]
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f000 fb80 	bl	800596a <USBD_CtlError>
    break;
 800526a:	e004      	b.n	8005276 <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 800526c:	6839      	ldr	r1, [r7, #0]
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f000 fb7b 	bl	800596a <USBD_CtlError>
    break;
 8005274:	e000      	b.n	8005278 <USBD_StdItfReq+0x5c>
    break;
 8005276:	bf00      	nop
  }
  return USBD_OK;
 8005278:	2300      	movs	r3, #0
}
 800527a:	4618      	mov	r0, r3
 800527c:	3710      	adds	r7, #16
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}

08005282 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8005282:	b580      	push	{r7, lr}
 8005284:	b084      	sub	sp, #16
 8005286:	af00      	add	r7, sp, #0
 8005288:	6078      	str	r0, [r7, #4]
 800528a:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
 800528c:	2300      	movs	r3, #0
 800528e:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	889b      	ldrh	r3, [r3, #4]
 8005294:	73bb      	strb	r3, [r7, #14]
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	781b      	ldrb	r3, [r3, #0]
 800529a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800529e:	2b20      	cmp	r3, #32
 80052a0:	d108      	bne.n	80052b4 <USBD_StdEPReq+0x32>
  {
    pdev->pClass->Setup (pdev, req);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	6839      	ldr	r1, [r7, #0]
 80052ac:	6878      	ldr	r0, [r7, #4]
 80052ae:	4798      	blx	r3
    
    return USBD_OK;
 80052b0:	2300      	movs	r3, #0
 80052b2:	e0be      	b.n	8005432 <USBD_StdEPReq+0x1b0>
  }
  
  switch (req->bRequest) 
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	785b      	ldrb	r3, [r3, #1]
 80052b8:	2b03      	cmp	r3, #3
 80052ba:	d007      	beq.n	80052cc <USBD_StdEPReq+0x4a>
 80052bc:	2b03      	cmp	r3, #3
 80052be:	f300 80b6 	bgt.w	800542e <USBD_StdEPReq+0x1ac>
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d06d      	beq.n	80053a2 <USBD_StdEPReq+0x120>
 80052c6:	2b01      	cmp	r3, #1
 80052c8:	d035      	beq.n	8005336 <USBD_StdEPReq+0xb4>
      break;
    }
    break;
    
  default:
    break;
 80052ca:	e0b0      	b.n	800542e <USBD_StdEPReq+0x1ac>
    switch (pdev->dev_state) 
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80052d2:	2b02      	cmp	r3, #2
 80052d4:	d002      	beq.n	80052dc <USBD_StdEPReq+0x5a>
 80052d6:	2b03      	cmp	r3, #3
 80052d8:	d00c      	beq.n	80052f4 <USBD_StdEPReq+0x72>
 80052da:	e025      	b.n	8005328 <USBD_StdEPReq+0xa6>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 80052dc:	7bbb      	ldrb	r3, [r7, #14]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d027      	beq.n	8005332 <USBD_StdEPReq+0xb0>
 80052e2:	7bbb      	ldrb	r3, [r7, #14]
 80052e4:	2b80      	cmp	r3, #128	; 0x80
 80052e6:	d024      	beq.n	8005332 <USBD_StdEPReq+0xb0>
        USBD_LL_StallEP(pdev , ep_addr);
 80052e8:	7bbb      	ldrb	r3, [r7, #14]
 80052ea:	4619      	mov	r1, r3
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	f001 fc13 	bl	8006b18 <USBD_LL_StallEP>
      break;	
 80052f2:	e01e      	b.n	8005332 <USBD_StdEPReq+0xb0>
      if (req->wValue == USB_FEATURE_EP_HALT)
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	885b      	ldrh	r3, [r3, #2]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d10a      	bne.n	8005312 <USBD_StdEPReq+0x90>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 80052fc:	7bbb      	ldrb	r3, [r7, #14]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d007      	beq.n	8005312 <USBD_StdEPReq+0x90>
 8005302:	7bbb      	ldrb	r3, [r7, #14]
 8005304:	2b80      	cmp	r3, #128	; 0x80
 8005306:	d004      	beq.n	8005312 <USBD_StdEPReq+0x90>
          USBD_LL_StallEP(pdev , ep_addr);
 8005308:	7bbb      	ldrb	r3, [r7, #14]
 800530a:	4619      	mov	r1, r3
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f001 fc03 	bl	8006b18 <USBD_LL_StallEP>
      pdev->pClass->Setup (pdev, req);   
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	6839      	ldr	r1, [r7, #0]
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f000 fbeb 	bl	8005afc <USBD_CtlSendStatus>
      break;
 8005326:	e005      	b.n	8005334 <USBD_StdEPReq+0xb2>
      USBD_CtlError(pdev , req);
 8005328:	6839      	ldr	r1, [r7, #0]
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 fb1d 	bl	800596a <USBD_CtlError>
      break;    
 8005330:	e000      	b.n	8005334 <USBD_StdEPReq+0xb2>
      break;	
 8005332:	bf00      	nop
    break;
 8005334:	e07c      	b.n	8005430 <USBD_StdEPReq+0x1ae>
    switch (pdev->dev_state) 
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 800533c:	2b02      	cmp	r3, #2
 800533e:	d002      	beq.n	8005346 <USBD_StdEPReq+0xc4>
 8005340:	2b03      	cmp	r3, #3
 8005342:	d00c      	beq.n	800535e <USBD_StdEPReq+0xdc>
 8005344:	e024      	b.n	8005390 <USBD_StdEPReq+0x10e>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8005346:	7bbb      	ldrb	r3, [r7, #14]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d026      	beq.n	800539a <USBD_StdEPReq+0x118>
 800534c:	7bbb      	ldrb	r3, [r7, #14]
 800534e:	2b80      	cmp	r3, #128	; 0x80
 8005350:	d023      	beq.n	800539a <USBD_StdEPReq+0x118>
        USBD_LL_StallEP(pdev , ep_addr);
 8005352:	7bbb      	ldrb	r3, [r7, #14]
 8005354:	4619      	mov	r1, r3
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f001 fbde 	bl	8006b18 <USBD_LL_StallEP>
      break;	
 800535c:	e01d      	b.n	800539a <USBD_StdEPReq+0x118>
      if (req->wValue == USB_FEATURE_EP_HALT)
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	885b      	ldrh	r3, [r3, #2]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d11b      	bne.n	800539e <USBD_StdEPReq+0x11c>
        if ((ep_addr & 0x7F) != 0x00) 
 8005366:	7bbb      	ldrb	r3, [r7, #14]
 8005368:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800536c:	2b00      	cmp	r3, #0
 800536e:	d00b      	beq.n	8005388 <USBD_StdEPReq+0x106>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8005370:	7bbb      	ldrb	r3, [r7, #14]
 8005372:	4619      	mov	r1, r3
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f001 fc05 	bl	8006b84 <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	6839      	ldr	r1, [r7, #0]
 8005384:	6878      	ldr	r0, [r7, #4]
 8005386:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8005388:	6878      	ldr	r0, [r7, #4]
 800538a:	f000 fbb7 	bl	8005afc <USBD_CtlSendStatus>
      break;
 800538e:	e006      	b.n	800539e <USBD_StdEPReq+0x11c>
      USBD_CtlError(pdev , req);
 8005390:	6839      	ldr	r1, [r7, #0]
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f000 fae9 	bl	800596a <USBD_CtlError>
      break;    
 8005398:	e002      	b.n	80053a0 <USBD_StdEPReq+0x11e>
      break;	
 800539a:	bf00      	nop
 800539c:	e048      	b.n	8005430 <USBD_StdEPReq+0x1ae>
      break;
 800539e:	bf00      	nop
    break;
 80053a0:	e046      	b.n	8005430 <USBD_StdEPReq+0x1ae>
    switch (pdev->dev_state) 
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80053a8:	2b02      	cmp	r3, #2
 80053aa:	d002      	beq.n	80053b2 <USBD_StdEPReq+0x130>
 80053ac:	2b03      	cmp	r3, #3
 80053ae:	d00b      	beq.n	80053c8 <USBD_StdEPReq+0x146>
 80053b0:	e036      	b.n	8005420 <USBD_StdEPReq+0x19e>
      if ((ep_addr & 0x7F) != 0x00) 
 80053b2:	7bbb      	ldrb	r3, [r7, #14]
 80053b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d036      	beq.n	800542a <USBD_StdEPReq+0x1a8>
        USBD_LL_StallEP(pdev , ep_addr);
 80053bc:	7bbb      	ldrb	r3, [r7, #14]
 80053be:	4619      	mov	r1, r3
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	f001 fba9 	bl	8006b18 <USBD_LL_StallEP>
      break;	
 80053c6:	e030      	b.n	800542a <USBD_StdEPReq+0x1a8>
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80053c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	da08      	bge.n	80053e2 <USBD_StdEPReq+0x160>
 80053d0:	7bbb      	ldrb	r3, [r7, #14]
 80053d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80053d6:	3301      	adds	r3, #1
 80053d8:	011b      	lsls	r3, r3, #4
 80053da:	687a      	ldr	r2, [r7, #4]
 80053dc:	4413      	add	r3, r2
 80053de:	3304      	adds	r3, #4
 80053e0:	e007      	b.n	80053f2 <USBD_StdEPReq+0x170>
                                         &pdev->ep_out[ep_addr & 0x7F];
 80053e2:	7bbb      	ldrb	r3, [r7, #14]
 80053e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80053e8:	3310      	adds	r3, #16
 80053ea:	011b      	lsls	r3, r3, #4
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	4413      	add	r3, r2
 80053f0:	3304      	adds	r3, #4
 80053f2:	60bb      	str	r3, [r7, #8]
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 80053f4:	7bbb      	ldrb	r3, [r7, #14]
 80053f6:	4619      	mov	r1, r3
 80053f8:	6878      	ldr	r0, [r7, #4]
 80053fa:	f001 fbf9 	bl	8006bf0 <USBD_LL_IsStallEP>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d003      	beq.n	800540c <USBD_StdEPReq+0x18a>
        pep->status = 0x0001;     
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	2201      	movs	r2, #1
 8005408:	601a      	str	r2, [r3, #0]
 800540a:	e002      	b.n	8005412 <USBD_StdEPReq+0x190>
        pep->status = 0x0000;  
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	2200      	movs	r2, #0
 8005410:	601a      	str	r2, [r3, #0]
                        (uint8_t *)&pep->status,
 8005412:	68bb      	ldr	r3, [r7, #8]
      USBD_CtlSendData (pdev,
 8005414:	2202      	movs	r2, #2
 8005416:	4619      	mov	r1, r3
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f000 fb11 	bl	8005a40 <USBD_CtlSendData>
      break;
 800541e:	e005      	b.n	800542c <USBD_StdEPReq+0x1aa>
      USBD_CtlError(pdev , req);
 8005420:	6839      	ldr	r1, [r7, #0]
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f000 faa1 	bl	800596a <USBD_CtlError>
      break;
 8005428:	e000      	b.n	800542c <USBD_StdEPReq+0x1aa>
      break;	
 800542a:	bf00      	nop
    break;
 800542c:	e000      	b.n	8005430 <USBD_StdEPReq+0x1ae>
    break;
 800542e:	bf00      	nop
  }
  return ret;
 8005430:	7bfb      	ldrb	r3, [r7, #15]
}
 8005432:	4618      	mov	r0, r3
 8005434:	3710      	adds	r7, #16
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}
	...

0800543c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev , 
                               USBD_SetupReqTypedef *req)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b084      	sub	sp, #16
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
 8005444:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	885b      	ldrh	r3, [r3, #2]
 800544a:	0a1b      	lsrs	r3, r3, #8
 800544c:	b29b      	uxth	r3, r3
 800544e:	3b01      	subs	r3, #1
 8005450:	2b06      	cmp	r3, #6
 8005452:	f200 80c9 	bhi.w	80055e8 <USBD_GetDescriptor+0x1ac>
 8005456:	a201      	add	r2, pc, #4	; (adr r2, 800545c <USBD_GetDescriptor+0x20>)
 8005458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800545c:	08005479 	.word	0x08005479
 8005460:	08005491 	.word	0x08005491
 8005464:	080054d1 	.word	0x080054d1
 8005468:	080055e9 	.word	0x080055e9
 800546c:	080055e9 	.word	0x080055e9
 8005470:	08005595 	.word	0x08005595
 8005474:	080055bb 	.word	0x080055bb
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif    
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	7c12      	ldrb	r2, [r2, #16]
 8005484:	f107 010a 	add.w	r1, r7, #10
 8005488:	4610      	mov	r0, r2
 800548a:	4798      	blx	r3
 800548c:	60f8      	str	r0, [r7, #12]
    break;
 800548e:	e0b0      	b.n	80055f2 <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	7c1b      	ldrb	r3, [r3, #16]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d10d      	bne.n	80054b4 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800549e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054a0:	f107 020a 	add.w	r2, r7, #10
 80054a4:	4610      	mov	r0, r2
 80054a6:	4798      	blx	r3
 80054a8:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	3301      	adds	r3, #1
 80054ae:	2202      	movs	r2, #2
 80054b0:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 80054b2:	e09e      	b.n	80055f2 <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80054ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054bc:	f107 020a 	add.w	r2, r7, #10
 80054c0:	4610      	mov	r0, r2
 80054c2:	4798      	blx	r3
 80054c4:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	3301      	adds	r3, #1
 80054ca:	2202      	movs	r2, #2
 80054cc:	701a      	strb	r2, [r3, #0]
    break;
 80054ce:	e090      	b.n	80055f2 <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	885b      	ldrh	r3, [r3, #2]
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	2b05      	cmp	r3, #5
 80054d8:	d856      	bhi.n	8005588 <USBD_GetDescriptor+0x14c>
 80054da:	a201      	add	r2, pc, #4	; (adr r2, 80054e0 <USBD_GetDescriptor+0xa4>)
 80054dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054e0:	080054f9 	.word	0x080054f9
 80054e4:	08005511 	.word	0x08005511
 80054e8:	08005529 	.word	0x08005529
 80054ec:	08005541 	.word	0x08005541
 80054f0:	08005559 	.word	0x08005559
 80054f4:	08005571 	.word	0x08005571
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	687a      	ldr	r2, [r7, #4]
 8005502:	7c12      	ldrb	r2, [r2, #16]
 8005504:	f107 010a 	add.w	r1, r7, #10
 8005508:	4610      	mov	r0, r2
 800550a:	4798      	blx	r3
 800550c:	60f8      	str	r0, [r7, #12]
      break;
 800550e:	e040      	b.n	8005592 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	687a      	ldr	r2, [r7, #4]
 800551a:	7c12      	ldrb	r2, [r2, #16]
 800551c:	f107 010a 	add.w	r1, r7, #10
 8005520:	4610      	mov	r0, r2
 8005522:	4798      	blx	r3
 8005524:	60f8      	str	r0, [r7, #12]
      break;
 8005526:	e034      	b.n	8005592 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800552e:	68db      	ldr	r3, [r3, #12]
 8005530:	687a      	ldr	r2, [r7, #4]
 8005532:	7c12      	ldrb	r2, [r2, #16]
 8005534:	f107 010a 	add.w	r1, r7, #10
 8005538:	4610      	mov	r0, r2
 800553a:	4798      	blx	r3
 800553c:	60f8      	str	r0, [r7, #12]
      break;
 800553e:	e028      	b.n	8005592 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005546:	691b      	ldr	r3, [r3, #16]
 8005548:	687a      	ldr	r2, [r7, #4]
 800554a:	7c12      	ldrb	r2, [r2, #16]
 800554c:	f107 010a 	add.w	r1, r7, #10
 8005550:	4610      	mov	r0, r2
 8005552:	4798      	blx	r3
 8005554:	60f8      	str	r0, [r7, #12]
      break;
 8005556:	e01c      	b.n	8005592 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800555e:	695b      	ldr	r3, [r3, #20]
 8005560:	687a      	ldr	r2, [r7, #4]
 8005562:	7c12      	ldrb	r2, [r2, #16]
 8005564:	f107 010a 	add.w	r1, r7, #10
 8005568:	4610      	mov	r0, r2
 800556a:	4798      	blx	r3
 800556c:	60f8      	str	r0, [r7, #12]
      break;
 800556e:	e010      	b.n	8005592 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005576:	699b      	ldr	r3, [r3, #24]
 8005578:	687a      	ldr	r2, [r7, #4]
 800557a:	7c12      	ldrb	r2, [r2, #16]
 800557c:	f107 010a 	add.w	r1, r7, #10
 8005580:	4610      	mov	r0, r2
 8005582:	4798      	blx	r3
 8005584:	60f8      	str	r0, [r7, #12]
      break;
 8005586:	e004      	b.n	8005592 <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 8005588:	6839      	ldr	r1, [r7, #0]
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f000 f9ed 	bl	800596a <USBD_CtlError>
      return;
 8005590:	e044      	b.n	800561c <USBD_GetDescriptor+0x1e0>
#endif   
    }
    break;
 8005592:	e02e      	b.n	80055f2 <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	7c1b      	ldrb	r3, [r3, #16]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d109      	bne.n	80055b0 <USBD_GetDescriptor+0x174>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80055a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055a4:	f107 020a 	add.w	r2, r7, #10
 80055a8:	4610      	mov	r0, r2
 80055aa:	4798      	blx	r3
 80055ac:	60f8      	str	r0, [r7, #12]
      break;
 80055ae:	e020      	b.n	80055f2 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 80055b0:	6839      	ldr	r1, [r7, #0]
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 f9d9 	bl	800596a <USBD_CtlError>
      return;
 80055b8:	e030      	b.n	800561c <USBD_GetDescriptor+0x1e0>
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	7c1b      	ldrb	r3, [r3, #16]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d10d      	bne.n	80055de <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80055c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ca:	f107 020a 	add.w	r2, r7, #10
 80055ce:	4610      	mov	r0, r2
 80055d0:	4798      	blx	r3
 80055d2:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	3301      	adds	r3, #1
 80055d8:	2207      	movs	r2, #7
 80055da:	701a      	strb	r2, [r3, #0]
      break; 
 80055dc:	e009      	b.n	80055f2 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 80055de:	6839      	ldr	r1, [r7, #0]
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	f000 f9c2 	bl	800596a <USBD_CtlError>
      return;
 80055e6:	e019      	b.n	800561c <USBD_GetDescriptor+0x1e0>
    }

  default: 
     USBD_CtlError(pdev , req);
 80055e8:	6839      	ldr	r1, [r7, #0]
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f000 f9bd 	bl	800596a <USBD_CtlError>
    return;
 80055f0:	e014      	b.n	800561c <USBD_GetDescriptor+0x1e0>
  }
  
  if((len != 0)&& (req->wLength != 0))
 80055f2:	897b      	ldrh	r3, [r7, #10]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d011      	beq.n	800561c <USBD_GetDescriptor+0x1e0>
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	88db      	ldrh	r3, [r3, #6]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d00d      	beq.n	800561c <USBD_GetDescriptor+0x1e0>
  {
    
    len = MIN(len , req->wLength);
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	88da      	ldrh	r2, [r3, #6]
 8005604:	897b      	ldrh	r3, [r7, #10]
 8005606:	4293      	cmp	r3, r2
 8005608:	bf28      	it	cs
 800560a:	4613      	movcs	r3, r2
 800560c:	b29b      	uxth	r3, r3
 800560e:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 8005610:	897b      	ldrh	r3, [r7, #10]
 8005612:	461a      	mov	r2, r3
 8005614:	68f9      	ldr	r1, [r7, #12]
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f000 fa12 	bl	8005a40 <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 800561c:	3710      	adds	r7, #16
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}
 8005622:	bf00      	nop

08005624 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b084      	sub	sp, #16
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
 800562c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	889b      	ldrh	r3, [r3, #4]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d12c      	bne.n	8005690 <USBD_SetAddress+0x6c>
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	88db      	ldrh	r3, [r3, #6]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d128      	bne.n	8005690 <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	885b      	ldrh	r3, [r3, #2]
 8005642:	b2db      	uxtb	r3, r3
 8005644:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005648:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005650:	2b03      	cmp	r3, #3
 8005652:	d104      	bne.n	800565e <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 8005654:	6839      	ldr	r1, [r7, #0]
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f000 f987 	bl	800596a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 800565c:	e01d      	b.n	800569a <USBD_SetAddress+0x76>
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	7bfa      	ldrb	r2, [r7, #15]
 8005662:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8005666:	7bfb      	ldrb	r3, [r7, #15]
 8005668:	4619      	mov	r1, r3
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	f001 fae6 	bl	8006c3c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	f000 fa43 	bl	8005afc <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 8005676:	7bfb      	ldrb	r3, [r7, #15]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d004      	beq.n	8005686 <USBD_SetAddress+0x62>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2202      	movs	r2, #2
 8005680:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8005684:	e009      	b.n	800569a <USBD_SetAddress+0x76>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2201      	movs	r2, #1
 800568a:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 800568e:	e004      	b.n	800569a <USBD_SetAddress+0x76>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 8005690:	6839      	ldr	r1, [r7, #0]
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f000 f969 	bl	800596a <USBD_CtlError>
  } 
}
 8005698:	bf00      	nop
 800569a:	bf00      	nop
 800569c:	3710      	adds	r7, #16
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
	...

080056a4 <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b082      	sub	sp, #8
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
 80056ac:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	885b      	ldrh	r3, [r3, #2]
 80056b2:	b2da      	uxtb	r2, r3
 80056b4:	4b3e      	ldr	r3, [pc, #248]	; (80057b0 <USBD_SetConfig+0x10c>)
 80056b6:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 80056b8:	4b3d      	ldr	r3, [pc, #244]	; (80057b0 <USBD_SetConfig+0x10c>)
 80056ba:	781b      	ldrb	r3, [r3, #0]
 80056bc:	2b01      	cmp	r3, #1
 80056be:	d904      	bls.n	80056ca <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 80056c0:	6839      	ldr	r1, [r7, #0]
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f000 f951 	bl	800596a <USBD_CtlError>
 80056c8:	e06f      	b.n	80057aa <USBD_SetConfig+0x106>
  } 
  else 
  {
    switch (pdev->dev_state) 
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d002      	beq.n	80056da <USBD_SetConfig+0x36>
 80056d4:	2b03      	cmp	r3, #3
 80056d6:	d023      	beq.n	8005720 <USBD_SetConfig+0x7c>
 80056d8:	e062      	b.n	80057a0 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 80056da:	4b35      	ldr	r3, [pc, #212]	; (80057b0 <USBD_SetConfig+0x10c>)
 80056dc:	781b      	ldrb	r3, [r3, #0]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d01a      	beq.n	8005718 <USBD_SetConfig+0x74>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 80056e2:	4b33      	ldr	r3, [pc, #204]	; (80057b0 <USBD_SetConfig+0x10c>)
 80056e4:	781b      	ldrb	r3, [r3, #0]
 80056e6:	461a      	mov	r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2203      	movs	r2, #3
 80056f0:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 80056f4:	4b2e      	ldr	r3, [pc, #184]	; (80057b0 <USBD_SetConfig+0x10c>)
 80056f6:	781b      	ldrb	r3, [r3, #0]
 80056f8:	4619      	mov	r1, r3
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f7ff fb58 	bl	8004db0 <USBD_SetClassConfig>
 8005700:	4603      	mov	r3, r0
 8005702:	2b02      	cmp	r3, #2
 8005704:	d104      	bne.n	8005710 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev , req);  
 8005706:	6839      	ldr	r1, [r7, #0]
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f000 f92e 	bl	800596a <USBD_CtlError>
          return;
 800570e:	e04c      	b.n	80057aa <USBD_SetConfig+0x106>
        }
        USBD_CtlSendStatus(pdev);
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f000 f9f3 	bl	8005afc <USBD_CtlSendStatus>
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
      }
      break;
 8005716:	e048      	b.n	80057aa <USBD_SetConfig+0x106>
         USBD_CtlSendStatus(pdev);
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f000 f9ef 	bl	8005afc <USBD_CtlSendStatus>
      break;
 800571e:	e044      	b.n	80057aa <USBD_SetConfig+0x106>
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 8005720:	4b23      	ldr	r3, [pc, #140]	; (80057b0 <USBD_SetConfig+0x10c>)
 8005722:	781b      	ldrb	r3, [r3, #0]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d112      	bne.n	800574e <USBD_SetConfig+0xaa>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2202      	movs	r2, #2
 800572c:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8005730:	4b1f      	ldr	r3, [pc, #124]	; (80057b0 <USBD_SetConfig+0x10c>)
 8005732:	781b      	ldrb	r3, [r3, #0]
 8005734:	461a      	mov	r2, r3
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 800573a:	4b1d      	ldr	r3, [pc, #116]	; (80057b0 <USBD_SetConfig+0x10c>)
 800573c:	781b      	ldrb	r3, [r3, #0]
 800573e:	4619      	mov	r1, r3
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f7ff fb54 	bl	8004dee <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f000 f9d8 	bl	8005afc <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800574c:	e02d      	b.n	80057aa <USBD_SetConfig+0x106>
      else  if (cfgidx != pdev->dev_config) 
 800574e:	4b18      	ldr	r3, [pc, #96]	; (80057b0 <USBD_SetConfig+0x10c>)
 8005750:	781b      	ldrb	r3, [r3, #0]
 8005752:	461a      	mov	r2, r3
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	429a      	cmp	r2, r3
 800575a:	d01d      	beq.n	8005798 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	b2db      	uxtb	r3, r3
 8005762:	4619      	mov	r1, r3
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f7ff fb42 	bl	8004dee <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800576a:	4b11      	ldr	r3, [pc, #68]	; (80057b0 <USBD_SetConfig+0x10c>)
 800576c:	781b      	ldrb	r3, [r3, #0]
 800576e:	461a      	mov	r2, r3
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8005774:	4b0e      	ldr	r3, [pc, #56]	; (80057b0 <USBD_SetConfig+0x10c>)
 8005776:	781b      	ldrb	r3, [r3, #0]
 8005778:	4619      	mov	r1, r3
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f7ff fb18 	bl	8004db0 <USBD_SetClassConfig>
 8005780:	4603      	mov	r3, r0
 8005782:	2b02      	cmp	r3, #2
 8005784:	d104      	bne.n	8005790 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev , req);  
 8005786:	6839      	ldr	r1, [r7, #0]
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	f000 f8ee 	bl	800596a <USBD_CtlError>
          return;
 800578e:	e00c      	b.n	80057aa <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	f000 f9b3 	bl	8005afc <USBD_CtlSendStatus>
      break;
 8005796:	e008      	b.n	80057aa <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 8005798:	6878      	ldr	r0, [r7, #4]
 800579a:	f000 f9af 	bl	8005afc <USBD_CtlSendStatus>
      break;
 800579e:	e004      	b.n	80057aa <USBD_SetConfig+0x106>
      
    default:					
       USBD_CtlError(pdev , req);                     
 80057a0:	6839      	ldr	r1, [r7, #0]
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f000 f8e1 	bl	800596a <USBD_CtlError>
      break;
 80057a8:	bf00      	nop
    }
  }
}
 80057aa:	3708      	adds	r7, #8
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}
 80057b0:	2000021e 	.word	0x2000021e

080057b4 <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b082      	sub	sp, #8
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
 80057bc:	6039      	str	r1, [r7, #0]

  if (req->wLength != 1) 
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	88db      	ldrh	r3, [r3, #6]
 80057c2:	2b01      	cmp	r3, #1
 80057c4:	d004      	beq.n	80057d0 <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 80057c6:	6839      	ldr	r1, [r7, #0]
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f000 f8ce 	bl	800596a <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 80057ce:	e01f      	b.n	8005810 <USBD_GetConfig+0x5c>
    switch (pdev->dev_state )  
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80057d6:	2b02      	cmp	r3, #2
 80057d8:	d002      	beq.n	80057e0 <USBD_GetConfig+0x2c>
 80057da:	2b03      	cmp	r3, #3
 80057dc:	d00b      	beq.n	80057f6 <USBD_GetConfig+0x42>
 80057de:	e012      	b.n	8005806 <USBD_GetConfig+0x52>
      pdev->dev_default_config = 0;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2200      	movs	r2, #0
 80057e4:	609a      	str	r2, [r3, #8]
                        (uint8_t *)&pdev->dev_default_config,
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	3308      	adds	r3, #8
      USBD_CtlSendData (pdev, 
 80057ea:	2201      	movs	r2, #1
 80057ec:	4619      	mov	r1, r3
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 f926 	bl	8005a40 <USBD_CtlSendData>
      break;
 80057f4:	e00c      	b.n	8005810 <USBD_GetConfig+0x5c>
                        (uint8_t *)&pdev->dev_config,
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	3304      	adds	r3, #4
      USBD_CtlSendData (pdev, 
 80057fa:	2201      	movs	r2, #1
 80057fc:	4619      	mov	r1, r3
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 f91e 	bl	8005a40 <USBD_CtlSendData>
      break;
 8005804:	e004      	b.n	8005810 <USBD_GetConfig+0x5c>
       USBD_CtlError(pdev , req);
 8005806:	6839      	ldr	r1, [r7, #0]
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	f000 f8ae 	bl	800596a <USBD_CtlError>
      break;
 800580e:	bf00      	nop
}
 8005810:	bf00      	nop
 8005812:	3708      	adds	r7, #8
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b082      	sub	sp, #8
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  
    
  switch (pdev->dev_state) 
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005828:	3b02      	subs	r3, #2
 800582a:	2b01      	cmp	r3, #1
 800582c:	d815      	bhi.n	800585a <USBD_GetStatus+0x42>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2201      	movs	r2, #1
 8005832:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800583a:	2b00      	cmp	r3, #0
 800583c:	d005      	beq.n	800584a <USBD_GetStatus+0x32>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	68db      	ldr	r3, [r3, #12]
 8005842:	f043 0202 	orr.w	r2, r3, #2
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	60da      	str	r2, [r3, #12]
    }
    
    USBD_CtlSendData (pdev, 
                      (uint8_t *)& pdev->dev_config_status,
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	330c      	adds	r3, #12
    USBD_CtlSendData (pdev, 
 800584e:	2202      	movs	r2, #2
 8005850:	4619      	mov	r1, r3
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f000 f8f4 	bl	8005a40 <USBD_CtlSendData>
                      2);
    break;
 8005858:	e004      	b.n	8005864 <USBD_GetStatus+0x4c>
    
  default :
    USBD_CtlError(pdev , req);                        
 800585a:	6839      	ldr	r1, [r7, #0]
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	f000 f884 	bl	800596a <USBD_CtlError>
    break;
 8005862:	bf00      	nop
  }
}
 8005864:	bf00      	nop
 8005866:	3708      	adds	r7, #8
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}

0800586c <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b082      	sub	sp, #8
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
 8005874:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	885b      	ldrh	r3, [r3, #2]
 800587a:	2b01      	cmp	r3, #1
 800587c:	d10d      	bne.n	800589a <USBD_SetFeature+0x2e>
  {
    pdev->dev_remote_wakeup = 1;  
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2201      	movs	r2, #1
 8005882:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    pdev->pClass->Setup (pdev, req);   
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	6839      	ldr	r1, [r7, #0]
 8005890:	6878      	ldr	r0, [r7, #4]
 8005892:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 f931 	bl	8005afc <USBD_CtlSendStatus>
  }

}
 800589a:	bf00      	nop
 800589c:	3708      	adds	r7, #8
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}

080058a2 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 80058a2:	b580      	push	{r7, lr}
 80058a4:	b082      	sub	sp, #8
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	6078      	str	r0, [r7, #4]
 80058aa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80058b2:	3b02      	subs	r3, #2
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d812      	bhi.n	80058de <USBD_ClrFeature+0x3c>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	885b      	ldrh	r3, [r3, #2]
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d113      	bne.n	80058e8 <USBD_ClrFeature+0x46>
    {
      pdev->dev_remote_wakeup = 0; 
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2200      	movs	r2, #0
 80058c4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	6839      	ldr	r1, [r7, #0]
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f000 f910 	bl	8005afc <USBD_CtlSendStatus>
    }
    break;
 80058dc:	e004      	b.n	80058e8 <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 80058de:	6839      	ldr	r1, [r7, #0]
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f000 f842 	bl	800596a <USBD_CtlError>
    break;
 80058e6:	e000      	b.n	80058ea <USBD_ClrFeature+0x48>
    break;
 80058e8:	bf00      	nop
  }
}
 80058ea:	bf00      	nop
 80058ec:	3708      	adds	r7, #8
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}

080058f2 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80058f2:	b480      	push	{r7}
 80058f4:	b083      	sub	sp, #12
 80058f6:	af00      	add	r7, sp, #0
 80058f8:	6078      	str	r0, [r7, #4]
 80058fa:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	781a      	ldrb	r2, [r3, #0]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	785a      	ldrb	r2, [r3, #1]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	3302      	adds	r3, #2
 8005910:	781b      	ldrb	r3, [r3, #0]
 8005912:	b29a      	uxth	r2, r3
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	3303      	adds	r3, #3
 8005918:	781b      	ldrb	r3, [r3, #0]
 800591a:	b29b      	uxth	r3, r3
 800591c:	021b      	lsls	r3, r3, #8
 800591e:	b29b      	uxth	r3, r3
 8005920:	4413      	add	r3, r2
 8005922:	b29a      	uxth	r2, r3
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	3304      	adds	r3, #4
 800592c:	781b      	ldrb	r3, [r3, #0]
 800592e:	b29a      	uxth	r2, r3
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	3305      	adds	r3, #5
 8005934:	781b      	ldrb	r3, [r3, #0]
 8005936:	b29b      	uxth	r3, r3
 8005938:	021b      	lsls	r3, r3, #8
 800593a:	b29b      	uxth	r3, r3
 800593c:	4413      	add	r3, r2
 800593e:	b29a      	uxth	r2, r3
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	3306      	adds	r3, #6
 8005948:	781b      	ldrb	r3, [r3, #0]
 800594a:	b29a      	uxth	r2, r3
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	3307      	adds	r3, #7
 8005950:	781b      	ldrb	r3, [r3, #0]
 8005952:	b29b      	uxth	r3, r3
 8005954:	021b      	lsls	r3, r3, #8
 8005956:	b29b      	uxth	r3, r3
 8005958:	4413      	add	r3, r2
 800595a:	b29a      	uxth	r2, r3
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	80da      	strh	r2, [r3, #6]

}
 8005960:	bf00      	nop
 8005962:	370c      	adds	r7, #12
 8005964:	46bd      	mov	sp, r7
 8005966:	bc80      	pop	{r7}
 8005968:	4770      	bx	lr

0800596a <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800596a:	b580      	push	{r7, lr}
 800596c:	b082      	sub	sp, #8
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
 8005972:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80);
 8005974:	2180      	movs	r1, #128	; 0x80
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f001 f8ce 	bl	8006b18 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 800597c:	2100      	movs	r1, #0
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f001 f8ca 	bl	8006b18 <USBD_LL_StallEP>
}
 8005984:	bf00      	nop
 8005986:	3708      	adds	r7, #8
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}

0800598c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b086      	sub	sp, #24
 8005990:	af00      	add	r7, sp, #0
 8005992:	60f8      	str	r0, [r7, #12]
 8005994:	60b9      	str	r1, [r7, #8]
 8005996:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0;
 8005998:	2300      	movs	r3, #0
 800599a:	75fb      	strb	r3, [r7, #23]
  
  if (desc != NULL) 
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d033      	beq.n	8005a0a <USBD_GetString+0x7e>
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 80059a2:	68f8      	ldr	r0, [r7, #12]
 80059a4:	f000 f835 	bl	8005a12 <USBD_GetLen>
 80059a8:	4603      	mov	r3, r0
 80059aa:	3301      	adds	r3, #1
 80059ac:	b29b      	uxth	r3, r3
 80059ae:	005b      	lsls	r3, r3, #1
 80059b0:	b29a      	uxth	r2, r3
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *len;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	881a      	ldrh	r2, [r3, #0]
 80059ba:	7dfb      	ldrb	r3, [r7, #23]
 80059bc:	1c59      	adds	r1, r3, #1
 80059be:	75f9      	strb	r1, [r7, #23]
 80059c0:	4619      	mov	r1, r3
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	440b      	add	r3, r1
 80059c6:	b2d2      	uxtb	r2, r2
 80059c8:	701a      	strb	r2, [r3, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 80059ca:	7dfb      	ldrb	r3, [r7, #23]
 80059cc:	1c5a      	adds	r2, r3, #1
 80059ce:	75fa      	strb	r2, [r7, #23]
 80059d0:	461a      	mov	r2, r3
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	4413      	add	r3, r2
 80059d6:	2203      	movs	r2, #3
 80059d8:	701a      	strb	r2, [r3, #0]
    
    while (*desc != '\0') 
 80059da:	e012      	b.n	8005a02 <USBD_GetString+0x76>
    {
      unicode[idx++] = *desc++;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	1c5a      	adds	r2, r3, #1
 80059e0:	60fa      	str	r2, [r7, #12]
 80059e2:	7dfa      	ldrb	r2, [r7, #23]
 80059e4:	1c51      	adds	r1, r2, #1
 80059e6:	75f9      	strb	r1, [r7, #23]
 80059e8:	4611      	mov	r1, r2
 80059ea:	68ba      	ldr	r2, [r7, #8]
 80059ec:	440a      	add	r2, r1
 80059ee:	781b      	ldrb	r3, [r3, #0]
 80059f0:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0x00;
 80059f2:	7dfb      	ldrb	r3, [r7, #23]
 80059f4:	1c5a      	adds	r2, r3, #1
 80059f6:	75fa      	strb	r2, [r7, #23]
 80059f8:	461a      	mov	r2, r3
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	4413      	add	r3, r2
 80059fe:	2200      	movs	r2, #0
 8005a00:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0') 
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	781b      	ldrb	r3, [r3, #0]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d1e8      	bne.n	80059dc <USBD_GetString+0x50>
    }
  } 
}
 8005a0a:	bf00      	nop
 8005a0c:	3718      	adds	r7, #24
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}

08005a12 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8005a12:	b480      	push	{r7}
 8005a14:	b085      	sub	sp, #20
 8005a16:	af00      	add	r7, sp, #0
 8005a18:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0') 
 8005a1e:	e005      	b.n	8005a2c <USBD_GetLen+0x1a>
    {
        len++;
 8005a20:	7bfb      	ldrb	r3, [r7, #15]
 8005a22:	3301      	adds	r3, #1
 8005a24:	73fb      	strb	r3, [r7, #15]
        buf++;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	3301      	adds	r3, #1
 8005a2a:	607b      	str	r3, [r7, #4]
    while (*buf != '\0') 
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	781b      	ldrb	r3, [r3, #0]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d1f5      	bne.n	8005a20 <USBD_GetLen+0xe>
    }

    return len;
 8005a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3714      	adds	r7, #20
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bc80      	pop	{r7}
 8005a3e:	4770      	bx	lr

08005a40 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b084      	sub	sp, #16
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	60f8      	str	r0, [r7, #12]
 8005a48:	60b9      	str	r1, [r7, #8]
 8005a4a:	4613      	mov	r3, r2
 8005a4c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2202      	movs	r2, #2
 8005a52:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8005a56:	88fa      	ldrh	r2, [r7, #6]
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length   = len;
 8005a5c:	88fa      	ldrh	r2, [r7, #6]
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	61da      	str	r2, [r3, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8005a62:	88fb      	ldrh	r3, [r7, #6]
 8005a64:	68ba      	ldr	r2, [r7, #8]
 8005a66:	2100      	movs	r1, #0
 8005a68:	68f8      	ldr	r0, [r7, #12]
 8005a6a:	f001 f91d 	bl	8006ca8 <USBD_LL_Transmit>
  
  return USBD_OK;
 8005a6e:	2300      	movs	r3, #0
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	3710      	adds	r7, #16
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}

08005a78 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b084      	sub	sp, #16
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	60f8      	str	r0, [r7, #12]
 8005a80:	60b9      	str	r1, [r7, #8]
 8005a82:	4613      	mov	r3, r2
 8005a84:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8005a86:	88fb      	ldrh	r3, [r7, #6]
 8005a88:	68ba      	ldr	r2, [r7, #8]
 8005a8a:	2100      	movs	r1, #0
 8005a8c:	68f8      	ldr	r0, [r7, #12]
 8005a8e:	f001 f90b 	bl	8006ca8 <USBD_LL_Transmit>
  
  return USBD_OK;
 8005a92:	2300      	movs	r3, #0
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3710      	adds	r7, #16
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}

08005a9c <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b084      	sub	sp, #16
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	60b9      	str	r1, [r7, #8]
 8005aa6:	4613      	mov	r3, r2
 8005aa8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2203      	movs	r2, #3
 8005aae:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 8005ab2:	88fa      	ldrh	r2, [r7, #6]
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
 8005aba:	88fa      	ldrh	r2, [r7, #6]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8005ac2:	88fb      	ldrh	r3, [r7, #6]
 8005ac4:	68ba      	ldr	r2, [r7, #8]
 8005ac6:	2100      	movs	r1, #0
 8005ac8:	68f8      	ldr	r0, [r7, #12]
 8005aca:	f001 f927 	bl	8006d1c <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
 8005ace:	2300      	movs	r3, #0
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	3710      	adds	r7, #16
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bd80      	pop	{r7, pc}

08005ad8 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b084      	sub	sp, #16
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	60b9      	str	r1, [r7, #8]
 8005ae2:	4613      	mov	r3, r2
 8005ae4:	80fb      	strh	r3, [r7, #6]

  USBD_LL_PrepareReceive (pdev,
 8005ae6:	88fb      	ldrh	r3, [r7, #6]
 8005ae8:	68ba      	ldr	r2, [r7, #8]
 8005aea:	2100      	movs	r1, #0
 8005aec:	68f8      	ldr	r0, [r7, #12]
 8005aee:	f001 f915 	bl	8006d1c <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
 8005af2:	2300      	movs	r3, #0
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3710      	adds	r7, #16
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}

08005afc <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b082      	sub	sp, #8
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2204      	movs	r2, #4
 8005b08:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	2200      	movs	r2, #0
 8005b10:	2100      	movs	r1, #0
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	f001 f8c8 	bl	8006ca8 <USBD_LL_Transmit>
  
  return USBD_OK;
 8005b18:	2300      	movs	r3, #0
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3708      	adds	r7, #8
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}

08005b22 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8005b22:	b580      	push	{r7, lr}
 8005b24:	b082      	sub	sp, #8
 8005b26:	af00      	add	r7, sp, #0
 8005b28:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2205      	movs	r2, #5
 8005b2e:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8005b32:	2300      	movs	r3, #0
 8005b34:	2200      	movs	r2, #0
 8005b36:	2100      	movs	r1, #0
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f001 f8ef 	bl	8006d1c <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
 8005b3e:	2300      	movs	r3, #0
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3708      	adds	r7, #8
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}

08005b48 <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005b4c:	f7fa fb06 	bl	800015c <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8005b50:	f000 f80a 	bl	8005b68 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005b54:	f000 f898 	bl	8005c88 <MX_GPIO_Init>
  MX_SPI1_Init();
 8005b58:	f000 f860 	bl	8005c1c <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 8005b5c:	f000 fd42 	bl	80065e4 <MX_USB_DEVICE_Init>
  {
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */

	  mainApp();
 8005b60:	f000 f8ec 	bl	8005d3c <mainApp>
 8005b64:	e7fc      	b.n	8005b60 <main+0x18>
	...

08005b68 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b094      	sub	sp, #80	; 0x50
 8005b6c:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005b72:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b76:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8005b78:	2300      	movs	r3, #0
 8005b7a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005b80:	2302      	movs	r3, #2
 8005b82:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005b84:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b88:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8005b8a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8005b8e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005b90:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005b94:	4618      	mov	r0, r3
 8005b96:	f7fb fda7 	bl	80016e8 <HAL_RCC_OscConfig>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d001      	beq.n	8005ba4 <SystemClock_Config+0x3c>
  {
    Error_Handler();
 8005ba0:	f000 f8c8 	bl	8005d34 <Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005ba4:	230f      	movs	r3, #15
 8005ba6:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005ba8:	2302      	movs	r3, #2
 8005baa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005bac:	2300      	movs	r3, #0
 8005bae:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005bb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005bb4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005bba:	f107 0314 	add.w	r3, r7, #20
 8005bbe:	2102      	movs	r1, #2
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	f7fc fbaf 	bl	8002324 <HAL_RCC_ClockConfig>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d001      	beq.n	8005bd0 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8005bcc:	f000 f8b2 	bl	8005d34 <Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8005bd0:	2310      	movs	r3, #16
 8005bd2:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005bd8:	1d3b      	adds	r3, r7, #4
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f7fc fdac 	bl	8002738 <HAL_RCCEx_PeriphCLKConfig>
 8005be0:	4603      	mov	r3, r0
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d001      	beq.n	8005bea <SystemClock_Config+0x82>
  {
    Error_Handler();
 8005be6:	f000 f8a5 	bl	8005d34 <Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8005bea:	f7fc fd9b 	bl	8002724 <HAL_RCC_GetHCLKFreq>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	4a09      	ldr	r2, [pc, #36]	; (8005c18 <SystemClock_Config+0xb0>)
 8005bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8005bf6:	099b      	lsrs	r3, r3, #6
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f7fa fc0e 	bl	800041a <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8005bfe:	2004      	movs	r0, #4
 8005c00:	f7fa fc18 	bl	8000434 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005c04:	2200      	movs	r2, #0
 8005c06:	2100      	movs	r1, #0
 8005c08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c0c:	f7fa fbdb 	bl	80003c6 <HAL_NVIC_SetPriority>
}
 8005c10:	bf00      	nop
 8005c12:	3750      	adds	r7, #80	; 0x50
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bd80      	pop	{r7, pc}
 8005c18:	10624dd3 	.word	0x10624dd3

08005c1c <MX_SPI1_Init>:

/* SPI1 init function */
static void MX_SPI1_Init(void)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8005c20:	4b17      	ldr	r3, [pc, #92]	; (8005c80 <MX_SPI1_Init+0x64>)
 8005c22:	4a18      	ldr	r2, [pc, #96]	; (8005c84 <MX_SPI1_Init+0x68>)
 8005c24:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005c26:	4b16      	ldr	r3, [pc, #88]	; (8005c80 <MX_SPI1_Init+0x64>)
 8005c28:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005c2c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005c2e:	4b14      	ldr	r3, [pc, #80]	; (8005c80 <MX_SPI1_Init+0x64>)
 8005c30:	2200      	movs	r2, #0
 8005c32:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005c34:	4b12      	ldr	r3, [pc, #72]	; (8005c80 <MX_SPI1_Init+0x64>)
 8005c36:	2200      	movs	r2, #0
 8005c38:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005c3a:	4b11      	ldr	r3, [pc, #68]	; (8005c80 <MX_SPI1_Init+0x64>)
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005c40:	4b0f      	ldr	r3, [pc, #60]	; (8005c80 <MX_SPI1_Init+0x64>)
 8005c42:	2200      	movs	r2, #0
 8005c44:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005c46:	4b0e      	ldr	r3, [pc, #56]	; (8005c80 <MX_SPI1_Init+0x64>)
 8005c48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c4c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8005c4e:	4b0c      	ldr	r3, [pc, #48]	; (8005c80 <MX_SPI1_Init+0x64>)
 8005c50:	2238      	movs	r2, #56	; 0x38
 8005c52:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005c54:	4b0a      	ldr	r3, [pc, #40]	; (8005c80 <MX_SPI1_Init+0x64>)
 8005c56:	2200      	movs	r2, #0
 8005c58:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005c5a:	4b09      	ldr	r3, [pc, #36]	; (8005c80 <MX_SPI1_Init+0x64>)
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c60:	4b07      	ldr	r3, [pc, #28]	; (8005c80 <MX_SPI1_Init+0x64>)
 8005c62:	2200      	movs	r2, #0
 8005c64:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8005c66:	4b06      	ldr	r3, [pc, #24]	; (8005c80 <MX_SPI1_Init+0x64>)
 8005c68:	220a      	movs	r2, #10
 8005c6a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005c6c:	4804      	ldr	r0, [pc, #16]	; (8005c80 <MX_SPI1_Init+0x64>)
 8005c6e:	f7fd fca3 	bl	80035b8 <HAL_SPI_Init>
 8005c72:	4603      	mov	r3, r0
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d001      	beq.n	8005c7c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8005c78:	f000 f85c 	bl	8005d34 <Error_Handler>
  }

}
 8005c7c:	bf00      	nop
 8005c7e:	bd80      	pop	{r7, pc}
 8005c80:	2000044c 	.word	0x2000044c
 8005c84:	40013000 	.word	0x40013000

08005c88 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b088      	sub	sp, #32
 8005c8c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005c8e:	4b26      	ldr	r3, [pc, #152]	; (8005d28 <MX_GPIO_Init+0xa0>)
 8005c90:	699b      	ldr	r3, [r3, #24]
 8005c92:	4a25      	ldr	r2, [pc, #148]	; (8005d28 <MX_GPIO_Init+0xa0>)
 8005c94:	f043 0310 	orr.w	r3, r3, #16
 8005c98:	6193      	str	r3, [r2, #24]
 8005c9a:	4b23      	ldr	r3, [pc, #140]	; (8005d28 <MX_GPIO_Init+0xa0>)
 8005c9c:	699b      	ldr	r3, [r3, #24]
 8005c9e:	f003 0310 	and.w	r3, r3, #16
 8005ca2:	60fb      	str	r3, [r7, #12]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005ca6:	4b20      	ldr	r3, [pc, #128]	; (8005d28 <MX_GPIO_Init+0xa0>)
 8005ca8:	699b      	ldr	r3, [r3, #24]
 8005caa:	4a1f      	ldr	r2, [pc, #124]	; (8005d28 <MX_GPIO_Init+0xa0>)
 8005cac:	f043 0320 	orr.w	r3, r3, #32
 8005cb0:	6193      	str	r3, [r2, #24]
 8005cb2:	4b1d      	ldr	r3, [pc, #116]	; (8005d28 <MX_GPIO_Init+0xa0>)
 8005cb4:	699b      	ldr	r3, [r3, #24]
 8005cb6:	f003 0320 	and.w	r3, r3, #32
 8005cba:	60bb      	str	r3, [r7, #8]
 8005cbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005cbe:	4b1a      	ldr	r3, [pc, #104]	; (8005d28 <MX_GPIO_Init+0xa0>)
 8005cc0:	699b      	ldr	r3, [r3, #24]
 8005cc2:	4a19      	ldr	r2, [pc, #100]	; (8005d28 <MX_GPIO_Init+0xa0>)
 8005cc4:	f043 0304 	orr.w	r3, r3, #4
 8005cc8:	6193      	str	r3, [r2, #24]
 8005cca:	4b17      	ldr	r3, [pc, #92]	; (8005d28 <MX_GPIO_Init+0xa0>)
 8005ccc:	699b      	ldr	r3, [r3, #24]
 8005cce:	f003 0304 	and.w	r3, r3, #4
 8005cd2:	607b      	str	r3, [r7, #4]
 8005cd4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005cdc:	4813      	ldr	r0, [pc, #76]	; (8005d2c <MX_GPIO_Init+0xa4>)
 8005cde:	f7fa fd70 	bl	80007c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Reset_Pin|nIrq_Pin|DIO1_Pin|SPI_NSS_Pin, GPIO_PIN_RESET);
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	211e      	movs	r1, #30
 8005ce6:	4812      	ldr	r0, [pc, #72]	; (8005d30 <MX_GPIO_Init+0xa8>)
 8005ce8:	f7fa fd6b 	bl	80007c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RED_LED_Pin */
  GPIO_InitStruct.Pin = RED_LED_Pin;
 8005cec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005cf0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005cf6:	2302      	movs	r3, #2
 8005cf8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RED_LED_GPIO_Port, &GPIO_InitStruct);
 8005cfa:	f107 0310 	add.w	r3, r7, #16
 8005cfe:	4619      	mov	r1, r3
 8005d00:	480a      	ldr	r0, [pc, #40]	; (8005d2c <MX_GPIO_Init+0xa4>)
 8005d02:	f7fa fbbf 	bl	8000484 <HAL_GPIO_Init>

  /*Configure GPIO pins : Reset_Pin nIrq_Pin DIO1_Pin SPI_NSS_Pin */
  GPIO_InitStruct.Pin = Reset_Pin|nIrq_Pin|DIO1_Pin|SPI_NSS_Pin;
 8005d06:	231e      	movs	r3, #30
 8005d08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d0e:	2302      	movs	r3, #2
 8005d10:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d12:	f107 0310 	add.w	r3, r7, #16
 8005d16:	4619      	mov	r1, r3
 8005d18:	4805      	ldr	r0, [pc, #20]	; (8005d30 <MX_GPIO_Init+0xa8>)
 8005d1a:	f7fa fbb3 	bl	8000484 <HAL_GPIO_Init>

}
 8005d1e:	bf00      	nop
 8005d20:	3720      	adds	r7, #32
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}
 8005d26:	bf00      	nop
 8005d28:	40021000 	.word	0x40021000
 8005d2c:	40011000 	.word	0x40011000
 8005d30:	40010800 	.word	0x40010800

08005d34 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8005d34:	b480      	push	{r7}
 8005d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
 8005d38:	e7fe      	b.n	8005d38 <Error_Handler+0x4>
	...

08005d3c <mainApp>:
	uchar	:;
	uchar	;
}*/

void mainApp()
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b082      	sub	sp, #8
 8005d40:	af00      	add	r7, sp, #0
	u16 i=0;//,j,k=0,g;
 8005d42:	2300      	movs	r3, #0
 8005d44:	80fb      	strh	r3, [r7, #6]

	SysTime = 0;
 8005d46:	4b4e      	ldr	r3, [pc, #312]	; (8005e80 <mainApp+0x144>)
 8005d48:	2200      	movs	r2, #0
 8005d4a:	801a      	strh	r2, [r3, #0]
	operation_flag = 0x00;
 8005d4c:	4b4d      	ldr	r3, [pc, #308]	; (8005e84 <mainApp+0x148>)
 8005d4e:	2200      	movs	r2, #0
 8005d50:	701a      	strb	r2, [r3, #0]
	key1_count = 0x00;
 8005d52:	4b4d      	ldr	r3, [pc, #308]	; (8005e88 <mainApp+0x14c>)
 8005d54:	2200      	movs	r2, #0
 8005d56:	701a      	strb	r2, [r3, #0]
	mode = 0x01;//lora mode
 8005d58:	4b4c      	ldr	r3, [pc, #304]	; (8005e8c <mainApp+0x150>)
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	701a      	strb	r2, [r3, #0]
	Freq_Sel = 0x00;//433M
 8005d5e:	4b4c      	ldr	r3, [pc, #304]	; (8005e90 <mainApp+0x154>)
 8005d60:	2200      	movs	r2, #0
 8005d62:	701a      	strb	r2, [r3, #0]
	Power_Sel = 0x00;//
 8005d64:	4b4b      	ldr	r3, [pc, #300]	; (8005e94 <mainApp+0x158>)
 8005d66:	2200      	movs	r2, #0
 8005d68:	701a      	strb	r2, [r3, #0]
	Lora_Rate_Sel = 0x06;//
 8005d6a:	4b4b      	ldr	r3, [pc, #300]	; (8005e98 <mainApp+0x15c>)
 8005d6c:	2206      	movs	r2, #6
 8005d6e:	701a      	strb	r2, [r3, #0]
	BandWide_Sel = 0x07;
 8005d70:	4b4a      	ldr	r3, [pc, #296]	; (8005e9c <mainApp+0x160>)
 8005d72:	2207      	movs	r2, #7
 8005d74:	701a      	strb	r2, [r3, #0]
	Fsk_Rate_Sel = 0x00;
 8005d76:	4b4a      	ldr	r3, [pc, #296]	; (8005ea0 <mainApp+0x164>)
 8005d78:	2200      	movs	r2, #0
 8005d7a:	701a      	strb	r2, [r3, #0]

	RED_LED_L();
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005d82:	4848      	ldr	r0, [pc, #288]	; (8005ea4 <mainApp+0x168>)
 8005d84:	f7fa fd1d 	bl	80007c2 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8005d88:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005d8c:	f7fa fa30 	bl	80001f0 <HAL_Delay>
	RED_LED_H();
 8005d90:	2201      	movs	r2, #1
 8005d92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005d96:	4843      	ldr	r0, [pc, #268]	; (8005ea4 <mainApp+0x168>)
 8005d98:	f7fa fd13 	bl	80007c2 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(Reset_GPIO_Port,Reset_Pin,GPIO_PIN_RESET);
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	2102      	movs	r1, #2
 8005da0:	4841      	ldr	r0, [pc, #260]	; (8005ea8 <mainApp+0x16c>)
 8005da2:	f7fa fd0e 	bl	80007c2 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8005da6:	200a      	movs	r0, #10
 8005da8:	f7fa fa22 	bl	80001f0 <HAL_Delay>
	HAL_GPIO_WritePin(Reset_GPIO_Port,Reset_Pin,GPIO_PIN_SET);
 8005dac:	2201      	movs	r2, #1
 8005dae:	2102      	movs	r1, #2
 8005db0:	483d      	ldr	r0, [pc, #244]	; (8005ea8 <mainApp+0x16c>)
 8005db2:	f7fa fd06 	bl	80007c2 <HAL_GPIO_WritePin>

	sx1276_7_8_Config();//
 8005db6:	f000 fb41 	bl	800643c <sx1276_7_8_Config>
	sx1276_7_8_LoRaEntryRx();
 8005dba:	f000 fa4d 	bl	8006258 <sx1276_7_8_LoRaEntryRx>


	while (1)
	{
		key1_count = 1;
 8005dbe:	4b32      	ldr	r3, [pc, #200]	; (8005e88 <mainApp+0x14c>)
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	701a      	strb	r2, [r3, #0]
		switch(key1_count)
 8005dc4:	4b30      	ldr	r3, [pc, #192]	; (8005e88 <mainApp+0x14c>)
 8005dc6:	781b      	ldrb	r3, [r3, #0]
 8005dc8:	2b03      	cmp	r3, #3
 8005dca:	d855      	bhi.n	8005e78 <mainApp+0x13c>
 8005dcc:	a201      	add	r2, pc, #4	; (adr r2, 8005dd4 <mainApp+0x98>)
 8005dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dd2:	bf00      	nop
 8005dd4:	08005de5 	.word	0x08005de5
 8005dd8:	08005e31 	.word	0x08005e31
 8005ddc:	08005e79 	.word	0x08005e79
 8005de0:	08005e79 	.word	0x08005e79
			case 0://lora master Tx

				//if(time_flag & 0x02)//2s time
				{
				//	time_flag &= 0xfd;
					sprintf((char*)sx1276_7_8Data,"Counter From Transmitter : %d\n",i++);
 8005de4:	88fb      	ldrh	r3, [r7, #6]
 8005de6:	1c5a      	adds	r2, r3, #1
 8005de8:	80fa      	strh	r2, [r7, #6]
 8005dea:	461a      	mov	r2, r3
 8005dec:	492f      	ldr	r1, [pc, #188]	; (8005eac <mainApp+0x170>)
 8005dee:	4830      	ldr	r0, [pc, #192]	; (8005eb0 <mainApp+0x174>)
 8005df0:	f001 f8fc 	bl	8006fec <siprintf>
					printUSB(sx1276_7_8Data);
 8005df4:	482e      	ldr	r0, [pc, #184]	; (8005eb0 <mainApp+0x174>)
 8005df6:	f7fa f9a9 	bl	800014c <strlen>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	4619      	mov	r1, r3
 8005e00:	482b      	ldr	r0, [pc, #172]	; (8005eb0 <mainApp+0x174>)
 8005e02:	f000 fc99 	bl	8006738 <CDC_Transmit_FS>
					RED_LED_H();
 8005e06:	2201      	movs	r2, #1
 8005e08:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005e0c:	4825      	ldr	r0, [pc, #148]	; (8005ea4 <mainApp+0x168>)
 8005e0e:	f7fa fcd8 	bl	80007c2 <HAL_GPIO_WritePin>
					sx1276_7_8_LoRaEntryTx();
 8005e12:	f000 faaf 	bl	8006374 <sx1276_7_8_LoRaEntryTx>
					sx1276_7_8_LoRaTxPacket();
 8005e16:	f000 faeb 	bl	80063f0 <sx1276_7_8_LoRaTxPacket>
					RED_LED_L();
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005e20:	4820      	ldr	r0, [pc, #128]	; (8005ea4 <mainApp+0x168>)
 8005e22:	f7fa fcce 	bl	80007c2 <HAL_GPIO_WritePin>
//				{
//
//					HAL_Delay(100);
//
//				}
				HAL_Delay(1000);
 8005e26:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005e2a:	f7fa f9e1 	bl	80001f0 <HAL_Delay>

			break;
 8005e2e:	e026      	b.n	8005e7e <mainApp+0x142>
			case 1://lora slaver Rx

				if(sx1276_7_8_LoRaRxPacket())
 8005e30:	f000 fa58 	bl	80062e4 <sx1276_7_8_LoRaRxPacket>
 8005e34:	4603      	mov	r3, r0
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d020      	beq.n	8005e7c <mainApp+0x140>
				{
					sprintf(strBuf,"Receive Data %s\n",(char*)RxData);
 8005e3a:	4a1e      	ldr	r2, [pc, #120]	; (8005eb4 <mainApp+0x178>)
 8005e3c:	491e      	ldr	r1, [pc, #120]	; (8005eb8 <mainApp+0x17c>)
 8005e3e:	481f      	ldr	r0, [pc, #124]	; (8005ebc <mainApp+0x180>)
 8005e40:	f001 f8d4 	bl	8006fec <siprintf>
					printUSB(strBuf);
 8005e44:	481d      	ldr	r0, [pc, #116]	; (8005ebc <mainApp+0x180>)
 8005e46:	f7fa f981 	bl	800014c <strlen>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	b29b      	uxth	r3, r3
 8005e4e:	4619      	mov	r1, r3
 8005e50:	481a      	ldr	r0, [pc, #104]	; (8005ebc <mainApp+0x180>)
 8005e52:	f000 fc71 	bl	8006738 <CDC_Transmit_FS>
					RED_LED_H();
 8005e56:	2201      	movs	r2, #1
 8005e58:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005e5c:	4811      	ldr	r0, [pc, #68]	; (8005ea4 <mainApp+0x168>)
 8005e5e:	f7fa fcb0 	bl	80007c2 <HAL_GPIO_WritePin>
					HAL_Delay(500);
 8005e62:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005e66:	f7fa f9c3 	bl	80001f0 <HAL_Delay>
//					sx1276_7_8_LoRaEntryTx();
//					sx1276_7_8_LoRaTxPacket();
					RED_LED_L();
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005e70:	480c      	ldr	r0, [pc, #48]	; (8005ea4 <mainApp+0x168>)
 8005e72:	f7fa fca6 	bl	80007c2 <HAL_GPIO_WritePin>
//					sx1276_7_8_LoRaEntryRx();

				}


			break;
 8005e76:	e001      	b.n	8005e7c <mainApp+0x140>


			break;
			default:

			break;
 8005e78:	bf00      	nop
 8005e7a:	e7a0      	b.n	8005dbe <mainApp+0x82>
			break;
 8005e7c:	bf00      	nop
		key1_count = 1;
 8005e7e:	e79e      	b.n	8005dbe <mainApp+0x82>
 8005e80:	200004a6 	.word	0x200004a6
 8005e84:	200004a5 	.word	0x200004a5
 8005e88:	200004a9 	.word	0x200004a9
 8005e8c:	200004f2 	.word	0x200004f2
 8005e90:	200004f4 	.word	0x200004f4
 8005e94:	200004f3 	.word	0x200004f3
 8005e98:	200004f5 	.word	0x200004f5
 8005e9c:	200004a8 	.word	0x200004a8
 8005ea0:	200004aa 	.word	0x200004aa
 8005ea4:	40011000 	.word	0x40011000
 8005ea8:	40010800 	.word	0x40010800
 8005eac:	080078a4 	.word	0x080078a4
 8005eb0:	20000110 	.word	0x20000110
 8005eb4:	200004fc 	.word	0x200004fc
 8005eb8:	080078c4 	.word	0x080078c4
 8005ebc:	200004b0 	.word	0x200004b0

08005ec0 <SPICmd8bit>:
**Input:    WrPara
**Output:   none
**note:     use for burst mode
**********************************************************/
void SPICmd8bit(u8 WrPara)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b082      	sub	sp, #8
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	71fb      	strb	r3, [r7, #7]
 // u8 bitcnt;
 // //nSEL_L();
	NSS_L();
 8005eca:	2200      	movs	r2, #0
 8005ecc:	2110      	movs	r1, #16
 8005ece:	4806      	ldr	r0, [pc, #24]	; (8005ee8 <SPICmd8bit+0x28>)
 8005ed0:	f7fa fc77 	bl	80007c2 <HAL_GPIO_WritePin>
 // SCK_L();
  
  HAL_SPI_Transmit(&hspi1,&WrPara,sizeof(WrPara),10);
 8005ed4:	1df9      	adds	r1, r7, #7
 8005ed6:	230a      	movs	r3, #10
 8005ed8:	2201      	movs	r2, #1
 8005eda:	4804      	ldr	r0, [pc, #16]	; (8005eec <SPICmd8bit+0x2c>)
 8005edc:	f7fc fd10 	bl	8002900 <HAL_SPI_Transmit>
//    SCK_H();
//    WrPara <<= 1;
//  }
//  SCK_L();
//  SDI_H();
}
 8005ee0:	bf00      	nop
 8005ee2:	3708      	adds	r7, #8
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bd80      	pop	{r7, pc}
 8005ee8:	40010800 	.word	0x40010800
 8005eec:	2000044c 	.word	0x2000044c

08005ef0 <SPIRead8bit>:
**Input:    None
**Output:   result byte
**Note:     use for burst mode
**********************************************************/
u8 SPIRead8bit(void)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b082      	sub	sp, #8
 8005ef4:	af00      	add	r7, sp, #0
 u8 RdPara = 0;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	71fb      	strb	r3, [r7, #7]
// u8 bitcnt;
 
//  //nSEL_L();
 NSS_L();
 8005efa:	2200      	movs	r2, #0
 8005efc:	2110      	movs	r1, #16
 8005efe:	4807      	ldr	r0, [pc, #28]	; (8005f1c <SPIRead8bit+0x2c>)
 8005f00:	f7fa fc5f 	bl	80007c2 <HAL_GPIO_WritePin>
//  SDI_H();                                                 //Read one byte data from FIFO, MOSI hold to High
 HAL_SPI_Receive(&hspi1,&RdPara,sizeof(RdPara),10);
 8005f04:	1df9      	adds	r1, r7, #7
 8005f06:	230a      	movs	r3, #10
 8005f08:	2201      	movs	r2, #1
 8005f0a:	4805      	ldr	r0, [pc, #20]	; (8005f20 <SPIRead8bit+0x30>)
 8005f0c:	f7fc fe37 	bl	8002b7e <HAL_SPI_Receive>
//      RdPara |= 0x01;
//    else
//      RdPara |= 0x00;
//  }
//  SCK_L();
  return(RdPara);
 8005f10:	79fb      	ldrb	r3, [r7, #7]
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3708      	adds	r7, #8
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}
 8005f1a:	bf00      	nop
 8005f1c:	40010800 	.word	0x40010800
 8005f20:	2000044c 	.word	0x2000044c

08005f24 <SPIRead>:
**Function: SPI Read CMD
**Input:    adr -> address for read
**Output:   None
**********************************************************/
u8 SPIRead(u8 adr)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b084      	sub	sp, #16
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	71fb      	strb	r3, [r7, #7]
  u8 tmp; 
  SPICmd8bit(adr);                                         //Send address first
 8005f2e:	79fb      	ldrb	r3, [r7, #7]
 8005f30:	4618      	mov	r0, r3
 8005f32:	f7ff ffc5 	bl	8005ec0 <SPICmd8bit>
  tmp = SPIRead8bit();  
 8005f36:	f7ff ffdb 	bl	8005ef0 <SPIRead8bit>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	73fb      	strb	r3, [r7, #15]
  //nSEL_H();
  NSS_H();
 8005f3e:	2201      	movs	r2, #1
 8005f40:	2110      	movs	r1, #16
 8005f42:	4804      	ldr	r0, [pc, #16]	; (8005f54 <SPIRead+0x30>)
 8005f44:	f7fa fc3d 	bl	80007c2 <HAL_GPIO_WritePin>
  return(tmp);
 8005f48:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3710      	adds	r7, #16
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
 8005f52:	bf00      	nop
 8005f54:	40010800 	.word	0x40010800

08005f58 <SPIWrite>:
**Function: SPI Write CMD
**Input:    u8 address & u8 data
**Output:   None
**********************************************************/
void SPIWrite(u8 adr, u8 WrPara)  
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b082      	sub	sp, #8
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	4603      	mov	r3, r0
 8005f60:	460a      	mov	r2, r1
 8005f62:	71fb      	strb	r3, [r7, #7]
 8005f64:	4613      	mov	r3, r2
 8005f66:	71bb      	strb	r3, [r7, #6]
	
	//nSEL_L();
	NSS_L();
 8005f68:	2200      	movs	r2, #0
 8005f6a:	2110      	movs	r1, #16
 8005f6c:	480b      	ldr	r0, [pc, #44]	; (8005f9c <SPIWrite+0x44>)
 8005f6e:	f7fa fc28 	bl	80007c2 <HAL_GPIO_WritePin>
	SPICmd8bit(adr|0x80);
 8005f72:	79fb      	ldrb	r3, [r7, #7]
 8005f74:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005f78:	b2db      	uxtb	r3, r3
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	f7ff ffa0 	bl	8005ec0 <SPICmd8bit>
	SPICmd8bit(WrPara);
 8005f80:	79bb      	ldrb	r3, [r7, #6]
 8005f82:	4618      	mov	r0, r3
 8005f84:	f7ff ff9c 	bl	8005ec0 <SPICmd8bit>
	
  //SCK_L();
  //SDI_H();
  //nSEL_H();
	NSS_H();
 8005f88:	2201      	movs	r2, #1
 8005f8a:	2110      	movs	r1, #16
 8005f8c:	4803      	ldr	r0, [pc, #12]	; (8005f9c <SPIWrite+0x44>)
 8005f8e:	f7fa fc18 	bl	80007c2 <HAL_GPIO_WritePin>
}
 8005f92:	bf00      	nop
 8005f94:	3708      	adds	r7, #8
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}
 8005f9a:	bf00      	nop
 8005f9c:	40010800 	.word	0x40010800

08005fa0 <SPIBurstRead>:
**          ptr-----data buffer point for read
**          length--how many bytes for read
**Output:   None
**********************************************************/
void SPIBurstRead(u8 adr, u8 *ptr, u8 length)
{
 8005fa0:	b590      	push	{r4, r7, lr}
 8005fa2:	b085      	sub	sp, #20
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	6039      	str	r1, [r7, #0]
 8005faa:	71fb      	strb	r3, [r7, #7]
 8005fac:	4613      	mov	r3, r2
 8005fae:	71bb      	strb	r3, [r7, #6]
  u8 i;
  if(length<=1)                                            //length must more than one
 8005fb0:	79bb      	ldrb	r3, [r7, #6]
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	d91f      	bls.n	8005ff6 <SPIBurstRead+0x56>
    return;
  else
  {
    //SCK_L();
    //nSEL_L();
	  NSS_L();
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	2110      	movs	r1, #16
 8005fba:	4811      	ldr	r0, [pc, #68]	; (8006000 <SPIBurstRead+0x60>)
 8005fbc:	f7fa fc01 	bl	80007c2 <HAL_GPIO_WritePin>
    SPICmd8bit(adr); 
 8005fc0:	79fb      	ldrb	r3, [r7, #7]
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f7ff ff7c 	bl	8005ec0 <SPICmd8bit>
    for(i=0;i<length;i++)
 8005fc8:	2300      	movs	r3, #0
 8005fca:	73fb      	strb	r3, [r7, #15]
 8005fcc:	e009      	b.n	8005fe2 <SPIBurstRead+0x42>
    	ptr[i] = SPIRead8bit();
 8005fce:	7bfb      	ldrb	r3, [r7, #15]
 8005fd0:	683a      	ldr	r2, [r7, #0]
 8005fd2:	18d4      	adds	r4, r2, r3
 8005fd4:	f7ff ff8c 	bl	8005ef0 <SPIRead8bit>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	7023      	strb	r3, [r4, #0]
    for(i=0;i<length;i++)
 8005fdc:	7bfb      	ldrb	r3, [r7, #15]
 8005fde:	3301      	adds	r3, #1
 8005fe0:	73fb      	strb	r3, [r7, #15]
 8005fe2:	7bfa      	ldrb	r2, [r7, #15]
 8005fe4:	79bb      	ldrb	r3, [r7, #6]
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d3f1      	bcc.n	8005fce <SPIBurstRead+0x2e>
    //nSEL_H();
    NSS_H();
 8005fea:	2201      	movs	r2, #1
 8005fec:	2110      	movs	r1, #16
 8005fee:	4804      	ldr	r0, [pc, #16]	; (8006000 <SPIBurstRead+0x60>)
 8005ff0:	f7fa fbe7 	bl	80007c2 <HAL_GPIO_WritePin>
 8005ff4:	e000      	b.n	8005ff8 <SPIBurstRead+0x58>
    return;
 8005ff6:	bf00      	nop
  }
}
 8005ff8:	3714      	adds	r7, #20
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd90      	pop	{r4, r7, pc}
 8005ffe:	bf00      	nop
 8006000:	40010800 	.word	0x40010800

08006004 <BurstWrite>:
**          ptr-----data buffer point for write
**          length--how many bytes for write
**Output:   none
**********************************************************/
void BurstWrite(u8 adr, const u8 *ptr, u8 length)
{ 
 8006004:	b580      	push	{r7, lr}
 8006006:	b084      	sub	sp, #16
 8006008:	af00      	add	r7, sp, #0
 800600a:	4603      	mov	r3, r0
 800600c:	6039      	str	r1, [r7, #0]
 800600e:	71fb      	strb	r3, [r7, #7]
 8006010:	4613      	mov	r3, r2
 8006012:	71bb      	strb	r3, [r7, #6]
  u8 i;

  if(length<=1)                                            //length must more than one
 8006014:	79bb      	ldrb	r3, [r7, #6]
 8006016:	2b01      	cmp	r3, #1
 8006018:	d922      	bls.n	8006060 <BurstWrite+0x5c>
    return;
  else  
  {   
   // SCK_L();
    //nSEL_L();
	  NSS_L();
 800601a:	2200      	movs	r2, #0
 800601c:	2110      	movs	r1, #16
 800601e:	4812      	ldr	r0, [pc, #72]	; (8006068 <BurstWrite+0x64>)
 8006020:	f7fa fbcf 	bl	80007c2 <HAL_GPIO_WritePin>
    SPICmd8bit(adr|0x80);
 8006024:	79fb      	ldrb	r3, [r7, #7]
 8006026:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800602a:	b2db      	uxtb	r3, r3
 800602c:	4618      	mov	r0, r3
 800602e:	f7ff ff47 	bl	8005ec0 <SPICmd8bit>
    for(i=0;i<length;i++)
 8006032:	2300      	movs	r3, #0
 8006034:	73fb      	strb	r3, [r7, #15]
 8006036:	e009      	b.n	800604c <BurstWrite+0x48>
		SPICmd8bit(ptr[i]);
 8006038:	7bfb      	ldrb	r3, [r7, #15]
 800603a:	683a      	ldr	r2, [r7, #0]
 800603c:	4413      	add	r3, r2
 800603e:	781b      	ldrb	r3, [r3, #0]
 8006040:	4618      	mov	r0, r3
 8006042:	f7ff ff3d 	bl	8005ec0 <SPICmd8bit>
    for(i=0;i<length;i++)
 8006046:	7bfb      	ldrb	r3, [r7, #15]
 8006048:	3301      	adds	r3, #1
 800604a:	73fb      	strb	r3, [r7, #15]
 800604c:	7bfa      	ldrb	r2, [r7, #15]
 800604e:	79bb      	ldrb	r3, [r7, #6]
 8006050:	429a      	cmp	r2, r3
 8006052:	d3f1      	bcc.n	8006038 <BurstWrite+0x34>
    //nSEL_H();
    NSS_H();
 8006054:	2201      	movs	r2, #1
 8006056:	2110      	movs	r1, #16
 8006058:	4803      	ldr	r0, [pc, #12]	; (8006068 <BurstWrite+0x64>)
 800605a:	f7fa fbb2 	bl	80007c2 <HAL_GPIO_WritePin>
 800605e:	e000      	b.n	8006062 <BurstWrite+0x5e>
    return;
 8006060:	bf00      	nop
  }
}
 8006062:	3710      	adds	r7, #16
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}
 8006068:	40010800 	.word	0x40010800

0800606c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b082      	sub	sp, #8
 8006070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8006072:	4b22      	ldr	r3, [pc, #136]	; (80060fc <HAL_MspInit+0x90>)
 8006074:	699b      	ldr	r3, [r3, #24]
 8006076:	4a21      	ldr	r2, [pc, #132]	; (80060fc <HAL_MspInit+0x90>)
 8006078:	f043 0301 	orr.w	r3, r3, #1
 800607c:	6193      	str	r3, [r2, #24]
 800607e:	4b1f      	ldr	r3, [pc, #124]	; (80060fc <HAL_MspInit+0x90>)
 8006080:	699b      	ldr	r3, [r3, #24]
 8006082:	f003 0301 	and.w	r3, r3, #1
 8006086:	607b      	str	r3, [r7, #4]
 8006088:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800608a:	2003      	movs	r0, #3
 800608c:	f7fa f990 	bl	80003b0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8006090:	2200      	movs	r2, #0
 8006092:	2100      	movs	r1, #0
 8006094:	f06f 000b 	mvn.w	r0, #11
 8006098:	f7fa f995 	bl	80003c6 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800609c:	2200      	movs	r2, #0
 800609e:	2100      	movs	r1, #0
 80060a0:	f06f 000a 	mvn.w	r0, #10
 80060a4:	f7fa f98f 	bl	80003c6 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80060a8:	2200      	movs	r2, #0
 80060aa:	2100      	movs	r1, #0
 80060ac:	f06f 0009 	mvn.w	r0, #9
 80060b0:	f7fa f989 	bl	80003c6 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80060b4:	2200      	movs	r2, #0
 80060b6:	2100      	movs	r1, #0
 80060b8:	f06f 0004 	mvn.w	r0, #4
 80060bc:	f7fa f983 	bl	80003c6 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80060c0:	2200      	movs	r2, #0
 80060c2:	2100      	movs	r1, #0
 80060c4:	f06f 0003 	mvn.w	r0, #3
 80060c8:	f7fa f97d 	bl	80003c6 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80060cc:	2200      	movs	r2, #0
 80060ce:	2100      	movs	r1, #0
 80060d0:	f06f 0001 	mvn.w	r0, #1
 80060d4:	f7fa f977 	bl	80003c6 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80060d8:	2200      	movs	r2, #0
 80060da:	2100      	movs	r1, #0
 80060dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80060e0:	f7fa f971 	bl	80003c6 <HAL_NVIC_SetPriority>

    /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80060e4:	4b06      	ldr	r3, [pc, #24]	; (8006100 <HAL_MspInit+0x94>)
 80060e6:	685b      	ldr	r3, [r3, #4]
 80060e8:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80060ec:	4a04      	ldr	r2, [pc, #16]	; (8006100 <HAL_MspInit+0x94>)
 80060ee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80060f2:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80060f4:	bf00      	nop
 80060f6:	3708      	adds	r7, #8
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}
 80060fc:	40021000 	.word	0x40021000
 8006100:	40010000 	.word	0x40010000

08006104 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b088      	sub	sp, #32
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a19      	ldr	r2, [pc, #100]	; (8006178 <HAL_SPI_MspInit+0x74>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d12b      	bne.n	800616e <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006116:	4b19      	ldr	r3, [pc, #100]	; (800617c <HAL_SPI_MspInit+0x78>)
 8006118:	699b      	ldr	r3, [r3, #24]
 800611a:	4a18      	ldr	r2, [pc, #96]	; (800617c <HAL_SPI_MspInit+0x78>)
 800611c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006120:	6193      	str	r3, [r2, #24]
 8006122:	4b16      	ldr	r3, [pc, #88]	; (800617c <HAL_SPI_MspInit+0x78>)
 8006124:	699b      	ldr	r3, [r3, #24]
 8006126:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800612a:	60fb      	str	r3, [r7, #12]
 800612c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI_SCK_Pin|SPI_MOSI_Pin;
 800612e:	23a0      	movs	r3, #160	; 0xa0
 8006130:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006132:	2302      	movs	r3, #2
 8006134:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006136:	2303      	movs	r3, #3
 8006138:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800613a:	f107 0310 	add.w	r3, r7, #16
 800613e:	4619      	mov	r1, r3
 8006140:	480f      	ldr	r0, [pc, #60]	; (8006180 <HAL_SPI_MspInit+0x7c>)
 8006142:	f7fa f99f 	bl	8000484 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_MISO_Pin;
 8006146:	2340      	movs	r3, #64	; 0x40
 8006148:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800614a:	2300      	movs	r3, #0
 800614c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800614e:	2300      	movs	r3, #0
 8006150:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(SPI_MISO_GPIO_Port, &GPIO_InitStruct);
 8006152:	f107 0310 	add.w	r3, r7, #16
 8006156:	4619      	mov	r1, r3
 8006158:	4809      	ldr	r0, [pc, #36]	; (8006180 <HAL_SPI_MspInit+0x7c>)
 800615a:	f7fa f993 	bl	8000484 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800615e:	2200      	movs	r2, #0
 8006160:	2100      	movs	r1, #0
 8006162:	2023      	movs	r0, #35	; 0x23
 8006164:	f7fa f92f 	bl	80003c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8006168:	2023      	movs	r0, #35	; 0x23
 800616a:	f7fa f948 	bl	80003fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800616e:	bf00      	nop
 8006170:	3720      	adds	r7, #32
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}
 8006176:	bf00      	nop
 8006178:	40013000 	.word	0x40013000
 800617c:	40021000 	.word	0x40021000
 8006180:	40010800 	.word	0x40010800

08006184 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8006184:	b480      	push	{r7}
 8006186:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006188:	bf00      	nop
 800618a:	46bd      	mov	sp, r7
 800618c:	bc80      	pop	{r7}
 800618e:	4770      	bx	lr

08006190 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8006190:	b480      	push	{r7}
 8006192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006194:	e7fe      	b.n	8006194 <HardFault_Handler+0x4>

08006196 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8006196:	b480      	push	{r7}
 8006198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800619a:	e7fe      	b.n	800619a <MemManage_Handler+0x4>

0800619c <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800619c:	b480      	push	{r7}
 800619e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80061a0:	e7fe      	b.n	80061a0 <BusFault_Handler+0x4>

080061a2 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80061a2:	b480      	push	{r7}
 80061a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80061a6:	e7fe      	b.n	80061a6 <UsageFault_Handler+0x4>

080061a8 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 80061a8:	b480      	push	{r7}
 80061aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80061ac:	bf00      	nop
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bc80      	pop	{r7}
 80061b2:	4770      	bx	lr

080061b4 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 80061b4:	b480      	push	{r7}
 80061b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80061b8:	bf00      	nop
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bc80      	pop	{r7}
 80061be:	4770      	bx	lr

080061c0 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80061c0:	b480      	push	{r7}
 80061c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80061c4:	bf00      	nop
 80061c6:	46bd      	mov	sp, r7
 80061c8:	bc80      	pop	{r7}
 80061ca:	4770      	bx	lr

080061cc <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80061d0:	f7f9 fff6 	bl	80001c0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80061d4:	f7fa f94a 	bl	800046c <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80061d8:	bf00      	nop
 80061da:	bd80      	pop	{r7, pc}

080061dc <USB_HP_CAN1_TX_IRQHandler>:

/**
* @brief This function handles USB high priority or CAN TX interrupts.
*/
void USB_HP_CAN1_TX_IRQHandler(void)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80061e0:	4802      	ldr	r0, [pc, #8]	; (80061ec <USB_HP_CAN1_TX_IRQHandler+0x10>)
 80061e2:	f7fa fc06 	bl	80009f2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 80061e6:	bf00      	nop
 80061e8:	bd80      	pop	{r7, pc}
 80061ea:	bf00      	nop
 80061ec:	20000768 	.word	0x20000768

080061f0 <USB_LP_CAN1_RX0_IRQHandler>:

/**
* @brief This function handles USB low priority or CAN RX0 interrupts.
*/
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80061f4:	4802      	ldr	r0, [pc, #8]	; (8006200 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80061f6:	f7fa fbfc 	bl	80009f2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80061fa:	bf00      	nop
 80061fc:	bd80      	pop	{r7, pc}
 80061fe:	bf00      	nop
 8006200:	20000768 	.word	0x20000768

08006204 <SPI1_IRQHandler>:

/**
* @brief This function handles SPI1 global interrupt.
*/
void SPI1_IRQHandler(void)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8006208:	4802      	ldr	r0, [pc, #8]	; (8006214 <SPI1_IRQHandler+0x10>)
 800620a:	f7fd f891 	bl	8003330 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800620e:	bf00      	nop
 8006210:	bd80      	pop	{r7, pc}
 8006212:	bf00      	nop
 8006214:	2000044c 	.word	0x2000044c

08006218 <sx1276_7_8_Standby>:
**Function: Entry standby mode
**Input:    None
**Output:   None
**********************************************************/
void sx1276_7_8_Standby(void)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	af00      	add	r7, sp, #0
  SPIWrite(LR_RegOpMode,0x09);                              		//Standby//Low Frequency Mode
 800621c:	2109      	movs	r1, #9
 800621e:	2001      	movs	r0, #1
 8006220:	f7ff fe9a 	bl	8005f58 <SPIWrite>
	//SPIWrite(LR_RegOpMode,0x01);                              	 //Standby//High Frequency Mode
}
 8006224:	bf00      	nop
 8006226:	bd80      	pop	{r7, pc}

08006228 <sx1276_7_8_Sleep>:
**Function: Entry sleep mode
**Input:    None
**Output:   None
**********************************************************/
void sx1276_7_8_Sleep(void)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	af00      	add	r7, sp, #0
  SPIWrite(LR_RegOpMode,0x08);                              		//Sleep//Low Frequency Mode
 800622c:	2108      	movs	r1, #8
 800622e:	2001      	movs	r0, #1
 8006230:	f7ff fe92 	bl	8005f58 <SPIWrite>
	//SPIWrite(LR_RegOpMode,0x00);                            		 //Sleep//High Frequency Mode
}
 8006234:	bf00      	nop
 8006236:	bd80      	pop	{r7, pc}

08006238 <sx1276_7_8_EntryLoRa>:
**Function: Set RFM69 entry LoRa(LongRange) mode
**Input:    None
**Output:   None
**********************************************************/
void sx1276_7_8_EntryLoRa(void)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	af00      	add	r7, sp, #0
  SPIWrite(LR_RegOpMode,0x88);//Low Frequency Mode
 800623c:	2188      	movs	r1, #136	; 0x88
 800623e:	2001      	movs	r0, #1
 8006240:	f7ff fe8a 	bl	8005f58 <SPIWrite>
	//SPIWrite(LR_RegOpMode,0x80);//High Frequency Mode
}
 8006244:	bf00      	nop
 8006246:	bd80      	pop	{r7, pc}

08006248 <sx1276_7_8_LoRaClearIrq>:
**Function: Clear all irq
**Input:    None
**Output:   None
**********************************************************/
void sx1276_7_8_LoRaClearIrq(void)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	af00      	add	r7, sp, #0
  SPIWrite(LR_RegIrqFlags,0xFF);
 800624c:	21ff      	movs	r1, #255	; 0xff
 800624e:	2012      	movs	r0, #18
 8006250:	f7ff fe82 	bl	8005f58 <SPIWrite>
}
 8006254:	bf00      	nop
 8006256:	bd80      	pop	{r7, pc}

08006258 <sx1276_7_8_LoRaEntryRx>:
**Function: Entry Rx mode
**Input:    None
**Output:   None
**********************************************************/
u8 sx1276_7_8_LoRaEntryRx(void)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b082      	sub	sp, #8
 800625c:	af00      	add	r7, sp, #0
  u8 addr;

  sx1276_7_8_Config();                                         //setting base parameter
 800625e:	f000 f8ed 	bl	800643c <sx1276_7_8_Config>

  SPIWrite(REG_LR_PADAC,0x84);                              //Normal and Rx
 8006262:	2184      	movs	r1, #132	; 0x84
 8006264:	204d      	movs	r0, #77	; 0x4d
 8006266:	f7ff fe77 	bl	8005f58 <SPIWrite>
  SPIWrite(LR_RegHopPeriod,0xFF);                          //RegHopPeriod NO FHSS
 800626a:	21ff      	movs	r1, #255	; 0xff
 800626c:	2024      	movs	r0, #36	; 0x24
 800626e:	f7ff fe73 	bl	8005f58 <SPIWrite>
  SPIWrite(REG_LR_DIOMAPPING1,0x01);                       //DIO0=00, DIO1=00, DIO2=00, DIO3=01
 8006272:	2101      	movs	r1, #1
 8006274:	2040      	movs	r0, #64	; 0x40
 8006276:	f7ff fe6f 	bl	8005f58 <SPIWrite>

  SPIWrite(LR_RegIrqFlagsMask,0x3F);                       //Open RxDone interrupt & Timeout
 800627a:	213f      	movs	r1, #63	; 0x3f
 800627c:	2011      	movs	r0, #17
 800627e:	f7ff fe6b 	bl	8005f58 <SPIWrite>
  sx1276_7_8_LoRaClearIrq();
 8006282:	f7ff ffe1 	bl	8006248 <sx1276_7_8_LoRaClearIrq>
  SPIWrite(0x30,1<<7);
 8006286:	2180      	movs	r1, #128	; 0x80
 8006288:	2030      	movs	r0, #48	; 0x30
 800628a:	f7ff fe65 	bl	8005f58 <SPIWrite>
  SPIWrite(LR_RegPayloadLength,21);                       //RegPayloadLength  21byte(this register must difine when the data long of one byte in SF is 6)
 800628e:	2115      	movs	r1, #21
 8006290:	2022      	movs	r0, #34	; 0x22
 8006292:	f7ff fe61 	bl	8005f58 <SPIWrite>

  addr = SPIRead(LR_RegFifoRxBaseAddr);           				//Read RxBaseAddr
 8006296:	200f      	movs	r0, #15
 8006298:	f7ff fe44 	bl	8005f24 <SPIRead>
 800629c:	4603      	mov	r3, r0
 800629e:	71fb      	strb	r3, [r7, #7]
  SPIWrite(LR_RegFifoAddrPtr,addr);                        //RxBaseAddr -> FiFoAddrPtr
 80062a0:	79fb      	ldrb	r3, [r7, #7]
 80062a2:	4619      	mov	r1, r3
 80062a4:	200d      	movs	r0, #13
 80062a6:	f7ff fe57 	bl	8005f58 <SPIWrite>
  SPIWrite(LR_RegOpMode,0x8d);                        		//Continuous Rx Mode//Low Frequency Mode
 80062aa:	218d      	movs	r1, #141	; 0x8d
 80062ac:	2001      	movs	r0, #1
 80062ae:	f7ff fe53 	bl	8005f58 <SPIWrite>
	//SPIWrite(LR_RegOpMode,0x05);                        		//Continuous Rx Mode//High Frequency Mode
	SysTime = 0;
 80062b2:	4b0b      	ldr	r3, [pc, #44]	; (80062e0 <sx1276_7_8_LoRaEntryRx+0x88>)
 80062b4:	2200      	movs	r2, #0
 80062b6:	801a      	strh	r2, [r3, #0]
	while(1)
	{
		if((SPIRead(LR_RegModemStat)&0x04)==0x04)   //Rx-on going RegModemStat
 80062b8:	2018      	movs	r0, #24
 80062ba:	f7ff fe33 	bl	8005f24 <SPIRead>
 80062be:	4603      	mov	r3, r0
 80062c0:	f003 0304 	and.w	r3, r3, #4
 80062c4:	2b04      	cmp	r3, #4
 80062c6:	d005      	beq.n	80062d4 <sx1276_7_8_LoRaEntryRx+0x7c>
			break;
		if(SysTime>=3)
 80062c8:	4b05      	ldr	r3, [pc, #20]	; (80062e0 <sx1276_7_8_LoRaEntryRx+0x88>)
 80062ca:	881b      	ldrh	r3, [r3, #0]
 80062cc:	2b02      	cmp	r3, #2
 80062ce:	d9f3      	bls.n	80062b8 <sx1276_7_8_LoRaEntryRx+0x60>
			return 0;                                              //over time for error
 80062d0:	2300      	movs	r3, #0
 80062d2:	e001      	b.n	80062d8 <sx1276_7_8_LoRaEntryRx+0x80>
			break;
 80062d4:	bf00      	nop
	}
	return 0;
 80062d6:	2300      	movs	r3, #0
}
 80062d8:	4618      	mov	r0, r3
 80062da:	3708      	adds	r7, #8
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}
 80062e0:	200004a6 	.word	0x200004a6

080062e4 <sx1276_7_8_LoRaRxPacket>:
**Input:    None
**Output:   1- Success
            0- Fail
**********************************************************/
u8 sx1276_7_8_LoRaRxPacket(void)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b082      	sub	sp, #8
 80062e8:	af00      	add	r7, sp, #0
  u8 i;
  u8 addr;
  u8 packet_size;

  if(Get_NIRQ())
 80062ea:	2104      	movs	r1, #4
 80062ec:	481d      	ldr	r0, [pc, #116]	; (8006364 <sx1276_7_8_LoRaRxPacket+0x80>)
 80062ee:	f7fa fa51 	bl	8000794 <HAL_GPIO_ReadPin>
 80062f2:	4603      	mov	r3, r0
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d02f      	beq.n	8006358 <sx1276_7_8_LoRaRxPacket+0x74>
  {
    for(i=0;i<32;i++)
 80062f8:	2300      	movs	r3, #0
 80062fa:	71fb      	strb	r3, [r7, #7]
 80062fc:	e006      	b.n	800630c <sx1276_7_8_LoRaRxPacket+0x28>
      RxData[i] = 0x00;
 80062fe:	79fb      	ldrb	r3, [r7, #7]
 8006300:	4a19      	ldr	r2, [pc, #100]	; (8006368 <sx1276_7_8_LoRaRxPacket+0x84>)
 8006302:	2100      	movs	r1, #0
 8006304:	54d1      	strb	r1, [r2, r3]
    for(i=0;i<32;i++)
 8006306:	79fb      	ldrb	r3, [r7, #7]
 8006308:	3301      	adds	r3, #1
 800630a:	71fb      	strb	r3, [r7, #7]
 800630c:	79fb      	ldrb	r3, [r7, #7]
 800630e:	2b1f      	cmp	r3, #31
 8006310:	d9f5      	bls.n	80062fe <sx1276_7_8_LoRaRxPacket+0x1a>

    addr = SPIRead(LR_RegFifoRxCurrentaddr);      //last packet addr
 8006312:	2010      	movs	r0, #16
 8006314:	f7ff fe06 	bl	8005f24 <SPIRead>
 8006318:	4603      	mov	r3, r0
 800631a:	717b      	strb	r3, [r7, #5]
    SPIWrite(LR_RegFifoAddrPtr,addr);                      //RxBaseAddr -> FiFoAddrPtr
 800631c:	797b      	ldrb	r3, [r7, #5]
 800631e:	4619      	mov	r1, r3
 8006320:	200d      	movs	r0, #13
 8006322:	f7ff fe19 	bl	8005f58 <SPIWrite>
    if(sx1276_7_8SpreadFactorTbl[Lora_Rate_Sel]==6)           //When SpreadFactor is sixwill used Implicit Header mode(Excluding internal packet length)
 8006326:	4b11      	ldr	r3, [pc, #68]	; (800636c <sx1276_7_8_LoRaRxPacket+0x88>)
 8006328:	781b      	ldrb	r3, [r3, #0]
 800632a:	461a      	mov	r2, r3
 800632c:	4b10      	ldr	r3, [pc, #64]	; (8006370 <sx1276_7_8_LoRaRxPacket+0x8c>)
 800632e:	5c9b      	ldrb	r3, [r3, r2]
 8006330:	2b06      	cmp	r3, #6
 8006332:	d102      	bne.n	800633a <sx1276_7_8_LoRaRxPacket+0x56>
      packet_size=21;
 8006334:	2315      	movs	r3, #21
 8006336:	71bb      	strb	r3, [r7, #6]
 8006338:	e004      	b.n	8006344 <sx1276_7_8_LoRaRxPacket+0x60>
    else
      packet_size = SPIRead(LR_RegRxNbBytes);     //Number for received bytes
 800633a:	2013      	movs	r0, #19
 800633c:	f7ff fdf2 	bl	8005f24 <SPIRead>
 8006340:	4603      	mov	r3, r0
 8006342:	71bb      	strb	r3, [r7, #6]
    SPIBurstRead(0x00, RxData, packet_size);
 8006344:	79bb      	ldrb	r3, [r7, #6]
 8006346:	461a      	mov	r2, r3
 8006348:	4907      	ldr	r1, [pc, #28]	; (8006368 <sx1276_7_8_LoRaRxPacket+0x84>)
 800634a:	2000      	movs	r0, #0
 800634c:	f7ff fe28 	bl	8005fa0 <SPIBurstRead>

    sx1276_7_8_LoRaClearIrq();
 8006350:	f7ff ff7a 	bl	8006248 <sx1276_7_8_LoRaClearIrq>
//    else
//      return(0);
  }
  else
    return(0);
  return(1);
 8006354:	2301      	movs	r3, #1
 8006356:	e000      	b.n	800635a <sx1276_7_8_LoRaRxPacket+0x76>
    return(0);
 8006358:	2300      	movs	r3, #0
}
 800635a:	4618      	mov	r0, r3
 800635c:	3708      	adds	r7, #8
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	40010800 	.word	0x40010800
 8006368:	200004fc 	.word	0x200004fc
 800636c:	200004f5 	.word	0x200004f5
 8006370:	080078e0 	.word	0x080078e0

08006374 <sx1276_7_8_LoRaEntryTx>:
**Function: Entry Tx mode
**Input:    None
**Output:   None
**********************************************************/
u8 sx1276_7_8_LoRaEntryTx(void)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b082      	sub	sp, #8
 8006378:	af00      	add	r7, sp, #0
  u8 addr,temp;

  sx1276_7_8_Config();                                         //setting base parameter
 800637a:	f000 f85f 	bl	800643c <sx1276_7_8_Config>

  SPIWrite(REG_LR_PADAC,0x87);                                   //Tx for 20dBm
 800637e:	2187      	movs	r1, #135	; 0x87
 8006380:	204d      	movs	r0, #77	; 0x4d
 8006382:	f7ff fde9 	bl	8005f58 <SPIWrite>
  SPIWrite(LR_RegHopPeriod,0x00);                               //RegHopPeriod NO FHSS
 8006386:	2100      	movs	r1, #0
 8006388:	2024      	movs	r0, #36	; 0x24
 800638a:	f7ff fde5 	bl	8005f58 <SPIWrite>
  SPIWrite(REG_LR_DIOMAPPING1,0x41);                       //DIO0=01, DIO1=00, DIO2=00, DIO3=01
 800638e:	2141      	movs	r1, #65	; 0x41
 8006390:	2040      	movs	r0, #64	; 0x40
 8006392:	f7ff fde1 	bl	8005f58 <SPIWrite>

  sx1276_7_8_LoRaClearIrq();
 8006396:	f7ff ff57 	bl	8006248 <sx1276_7_8_LoRaClearIrq>
  SPIWrite(LR_RegIrqFlagsMask,0xF7);                       //Open TxDone interrupt
 800639a:	21f7      	movs	r1, #247	; 0xf7
 800639c:	2011      	movs	r0, #17
 800639e:	f7ff fddb 	bl	8005f58 <SPIWrite>
  SPIWrite(LR_RegPayloadLength,21);                       //RegPayloadLength  21byte
 80063a2:	2115      	movs	r1, #21
 80063a4:	2022      	movs	r0, #34	; 0x22
 80063a6:	f7ff fdd7 	bl	8005f58 <SPIWrite>

  addr = SPIRead(LR_RegFifoTxBaseAddr);           //RegFiFoTxBaseAddr
 80063aa:	200e      	movs	r0, #14
 80063ac:	f7ff fdba 	bl	8005f24 <SPIRead>
 80063b0:	4603      	mov	r3, r0
 80063b2:	71fb      	strb	r3, [r7, #7]
  SPIWrite(LR_RegFifoAddrPtr,addr);                        //RegFifoAddrPtr
 80063b4:	79fb      	ldrb	r3, [r7, #7]
 80063b6:	4619      	mov	r1, r3
 80063b8:	200d      	movs	r0, #13
 80063ba:	f7ff fdcd 	bl	8005f58 <SPIWrite>
	SysTime = 0;
 80063be:	4b0b      	ldr	r3, [pc, #44]	; (80063ec <sx1276_7_8_LoRaEntryTx+0x78>)
 80063c0:	2200      	movs	r2, #0
 80063c2:	801a      	strh	r2, [r3, #0]
	while(1)
	{
		temp=SPIRead(LR_RegPayloadLength);
 80063c4:	2022      	movs	r0, #34	; 0x22
 80063c6:	f7ff fdad 	bl	8005f24 <SPIRead>
 80063ca:	4603      	mov	r3, r0
 80063cc:	71bb      	strb	r3, [r7, #6]
		if(temp==21)
 80063ce:	79bb      	ldrb	r3, [r7, #6]
 80063d0:	2b15      	cmp	r3, #21
 80063d2:	d005      	beq.n	80063e0 <sx1276_7_8_LoRaEntryTx+0x6c>
		{
			break;
		}
		if(SysTime>=3)
 80063d4:	4b05      	ldr	r3, [pc, #20]	; (80063ec <sx1276_7_8_LoRaEntryTx+0x78>)
 80063d6:	881b      	ldrh	r3, [r3, #0]
 80063d8:	2b02      	cmp	r3, #2
 80063da:	d9f3      	bls.n	80063c4 <sx1276_7_8_LoRaEntryTx+0x50>
			return 0;
 80063dc:	2300      	movs	r3, #0
 80063de:	e001      	b.n	80063e4 <sx1276_7_8_LoRaEntryTx+0x70>
			break;
 80063e0:	bf00      	nop
	}
	return 0;
 80063e2:	2300      	movs	r3, #0
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	3708      	adds	r7, #8
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd80      	pop	{r7, pc}
 80063ec:	200004a6 	.word	0x200004a6

080063f0 <sx1276_7_8_LoRaTxPacket>:
**Function: Send data in LoRa mode
**Input:    None
**Output:   1- Send over
**********************************************************/
u8 sx1276_7_8_LoRaTxPacket(void)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	af00      	add	r7, sp, #0
 // u8 TxFlag=0;
 // u8 addr;

	BurstWrite(0x00, (u8 *)sx1276_7_8Data, strlen((char*)sx1276_7_8Data));
 80063f4:	480f      	ldr	r0, [pc, #60]	; (8006434 <sx1276_7_8_LoRaTxPacket+0x44>)
 80063f6:	f7f9 fea9 	bl	800014c <strlen>
 80063fa:	4603      	mov	r3, r0
 80063fc:	b2db      	uxtb	r3, r3
 80063fe:	461a      	mov	r2, r3
 8006400:	490c      	ldr	r1, [pc, #48]	; (8006434 <sx1276_7_8_LoRaTxPacket+0x44>)
 8006402:	2000      	movs	r0, #0
 8006404:	f7ff fdfe 	bl	8006004 <BurstWrite>
	SPIWrite(LR_RegOpMode,0x8b);                    //Tx Mode
 8006408:	218b      	movs	r1, #139	; 0x8b
 800640a:	2001      	movs	r0, #1
 800640c:	f7ff fda4 	bl	8005f58 <SPIWrite>
	while(1)
	{
		if(Get_NIRQ())                      //Packet send over
 8006410:	2104      	movs	r1, #4
 8006412:	4809      	ldr	r0, [pc, #36]	; (8006438 <sx1276_7_8_LoRaTxPacket+0x48>)
 8006414:	f7fa f9be 	bl	8000794 <HAL_GPIO_ReadPin>
 8006418:	4603      	mov	r3, r0
 800641a:	2b00      	cmp	r3, #0
 800641c:	d0f8      	beq.n	8006410 <sx1276_7_8_LoRaTxPacket+0x20>
		{
			SPIRead(LR_RegIrqFlags);
 800641e:	2012      	movs	r0, #18
 8006420:	f7ff fd80 	bl	8005f24 <SPIRead>
			sx1276_7_8_LoRaClearIrq();                                //Clear irq
 8006424:	f7ff ff10 	bl	8006248 <sx1276_7_8_LoRaClearIrq>

			sx1276_7_8_Standby();                                     //Entry Standby mode
 8006428:	f7ff fef6 	bl	8006218 <sx1276_7_8_Standby>

			break;
 800642c:	bf00      	nop
		}
	}
	return 0;
 800642e:	2300      	movs	r3, #0
}
 8006430:	4618      	mov	r0, r3
 8006432:	bd80      	pop	{r7, pc}
 8006434:	20000110 	.word	0x20000110
 8006438:	40010800 	.word	0x40010800

0800643c <sx1276_7_8_Config>:
**Function: sx1276_7_8 base config
**Input:    mode
**Output:   None
**********************************************************/
void sx1276_7_8_Config(void)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b082      	sub	sp, #8
 8006440:	af00      	add	r7, sp, #0
  //u8 i;

  sx1276_7_8_Sleep();                                      //Change modem mode Must in Sleep mode
 8006442:	f7ff fef1 	bl	8006228 <sx1276_7_8_Sleep>
    //NOP();
	HAL_Delay(10);
 8006446:	200a      	movs	r0, #10
 8006448:	f7f9 fed2 	bl	80001f0 <HAL_Delay>

  //lora mode
	sx1276_7_8_EntryLoRa();
 800644c:	f7ff fef4 	bl	8006238 <sx1276_7_8_EntryLoRa>
	//SPIWrite(0x5904);   //?? Change digital regulator form 1.6V to 1.47V: see errata note

	BurstWrite(LR_RegFrMsb,sx1276_7_8FreqTbl[Freq_Sel],3);  //setting frequency parameter
 8006450:	4b42      	ldr	r3, [pc, #264]	; (800655c <sx1276_7_8_Config+0x120>)
 8006452:	781b      	ldrb	r3, [r3, #0]
 8006454:	461a      	mov	r2, r3
 8006456:	4613      	mov	r3, r2
 8006458:	005b      	lsls	r3, r3, #1
 800645a:	4413      	add	r3, r2
 800645c:	4a40      	ldr	r2, [pc, #256]	; (8006560 <sx1276_7_8_Config+0x124>)
 800645e:	4413      	add	r3, r2
 8006460:	2203      	movs	r2, #3
 8006462:	4619      	mov	r1, r3
 8006464:	2006      	movs	r0, #6
 8006466:	f7ff fdcd 	bl	8006004 <BurstWrite>

	//setting base parameter
	SPIWrite(LR_RegPaConfig,sx1276_7_8PowerTbl[Power_Sel]);             //Setting output power parameter
 800646a:	4b3e      	ldr	r3, [pc, #248]	; (8006564 <sx1276_7_8_Config+0x128>)
 800646c:	781b      	ldrb	r3, [r3, #0]
 800646e:	461a      	mov	r2, r3
 8006470:	4b3d      	ldr	r3, [pc, #244]	; (8006568 <sx1276_7_8_Config+0x12c>)
 8006472:	5c9b      	ldrb	r3, [r3, r2]
 8006474:	4619      	mov	r1, r3
 8006476:	2009      	movs	r0, #9
 8006478:	f7ff fd6e 	bl	8005f58 <SPIWrite>

	SPIWrite(LR_RegOcp,0x0B);                              //RegOcp,Close Ocp
 800647c:	210b      	movs	r1, #11
 800647e:	200b      	movs	r0, #11
 8006480:	f7ff fd6a 	bl	8005f58 <SPIWrite>
	SPIWrite(LR_RegLna,0x23);                              //RegLNA,High & LNA Enable
 8006484:	2123      	movs	r1, #35	; 0x23
 8006486:	200c      	movs	r0, #12
 8006488:	f7ff fd66 	bl	8005f58 <SPIWrite>

	if(sx1276_7_8SpreadFactorTbl[Lora_Rate_Sel]==6)           //SFactor=6
 800648c:	4b37      	ldr	r3, [pc, #220]	; (800656c <sx1276_7_8_Config+0x130>)
 800648e:	781b      	ldrb	r3, [r3, #0]
 8006490:	461a      	mov	r2, r3
 8006492:	4b37      	ldr	r3, [pc, #220]	; (8006570 <sx1276_7_8_Config+0x134>)
 8006494:	5c9b      	ldrb	r3, [r3, r2]
 8006496:	2b06      	cmp	r3, #6
 8006498:	d130      	bne.n	80064fc <sx1276_7_8_Config+0xc0>
	{
		u8 tmp;
		SPIWrite(LR_RegModemConfig1,((sx1276_7_8LoRaBwTbl[BandWide_Sel]<<4)+(CR<<1)+0x01));//Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 800649a:	4b36      	ldr	r3, [pc, #216]	; (8006574 <sx1276_7_8_Config+0x138>)
 800649c:	781b      	ldrb	r3, [r3, #0]
 800649e:	461a      	mov	r2, r3
 80064a0:	4b35      	ldr	r3, [pc, #212]	; (8006578 <sx1276_7_8_Config+0x13c>)
 80064a2:	5c9b      	ldrb	r3, [r3, r2]
 80064a4:	011b      	lsls	r3, r3, #4
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	3303      	adds	r3, #3
 80064aa:	b2db      	uxtb	r3, r3
 80064ac:	4619      	mov	r1, r3
 80064ae:	201d      	movs	r0, #29
 80064b0:	f7ff fd52 	bl	8005f58 <SPIWrite>
		SPIWrite(LR_RegModemConfig2,((sx1276_7_8SpreadFactorTbl[Lora_Rate_Sel]<<4)+(SPI_CRC<<2)+0x03));
 80064b4:	4b2d      	ldr	r3, [pc, #180]	; (800656c <sx1276_7_8_Config+0x130>)
 80064b6:	781b      	ldrb	r3, [r3, #0]
 80064b8:	461a      	mov	r2, r3
 80064ba:	4b2d      	ldr	r3, [pc, #180]	; (8006570 <sx1276_7_8_Config+0x134>)
 80064bc:	5c9b      	ldrb	r3, [r3, r2]
 80064be:	011b      	lsls	r3, r3, #4
 80064c0:	b2db      	uxtb	r3, r3
 80064c2:	3307      	adds	r3, #7
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	4619      	mov	r1, r3
 80064c8:	201e      	movs	r0, #30
 80064ca:	f7ff fd45 	bl	8005f58 <SPIWrite>

		tmp = SPIRead(0x31);
 80064ce:	2031      	movs	r0, #49	; 0x31
 80064d0:	f7ff fd28 	bl	8005f24 <SPIRead>
 80064d4:	4603      	mov	r3, r0
 80064d6:	71fb      	strb	r3, [r7, #7]
		tmp &= 0xF8;
 80064d8:	79fb      	ldrb	r3, [r7, #7]
 80064da:	f023 0307 	bic.w	r3, r3, #7
 80064de:	71fb      	strb	r3, [r7, #7]
		tmp |= 0x05;
 80064e0:	79fb      	ldrb	r3, [r7, #7]
 80064e2:	f043 0305 	orr.w	r3, r3, #5
 80064e6:	71fb      	strb	r3, [r7, #7]
		SPIWrite(0x31,tmp);
 80064e8:	79fb      	ldrb	r3, [r7, #7]
 80064ea:	4619      	mov	r1, r3
 80064ec:	2031      	movs	r0, #49	; 0x31
 80064ee:	f7ff fd33 	bl	8005f58 <SPIWrite>
		SPIWrite(0x37,0x0C);
 80064f2:	210c      	movs	r1, #12
 80064f4:	2037      	movs	r0, #55	; 0x37
 80064f6:	f7ff fd2f 	bl	8005f58 <SPIWrite>
 80064fa:	e019      	b.n	8006530 <sx1276_7_8_Config+0xf4>
	}
	else
	{
		SPIWrite(LR_RegModemConfig1,((sx1276_7_8LoRaBwTbl[BandWide_Sel]<<4)+(CR<<1)+0x00));//Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 80064fc:	4b1d      	ldr	r3, [pc, #116]	; (8006574 <sx1276_7_8_Config+0x138>)
 80064fe:	781b      	ldrb	r3, [r3, #0]
 8006500:	461a      	mov	r2, r3
 8006502:	4b1d      	ldr	r3, [pc, #116]	; (8006578 <sx1276_7_8_Config+0x13c>)
 8006504:	5c9b      	ldrb	r3, [r3, r2]
 8006506:	011b      	lsls	r3, r3, #4
 8006508:	b2db      	uxtb	r3, r3
 800650a:	3302      	adds	r3, #2
 800650c:	b2db      	uxtb	r3, r3
 800650e:	4619      	mov	r1, r3
 8006510:	201d      	movs	r0, #29
 8006512:	f7ff fd21 	bl	8005f58 <SPIWrite>
		SPIWrite(LR_RegModemConfig2,((sx1276_7_8SpreadFactorTbl[Lora_Rate_Sel]<<4)+(SPI_CRC<<2)+0x03));  //SFactor &  LNA gain set by the internal AGC loop
 8006516:	4b15      	ldr	r3, [pc, #84]	; (800656c <sx1276_7_8_Config+0x130>)
 8006518:	781b      	ldrb	r3, [r3, #0]
 800651a:	461a      	mov	r2, r3
 800651c:	4b14      	ldr	r3, [pc, #80]	; (8006570 <sx1276_7_8_Config+0x134>)
 800651e:	5c9b      	ldrb	r3, [r3, r2]
 8006520:	011b      	lsls	r3, r3, #4
 8006522:	b2db      	uxtb	r3, r3
 8006524:	3307      	adds	r3, #7
 8006526:	b2db      	uxtb	r3, r3
 8006528:	4619      	mov	r1, r3
 800652a:	201e      	movs	r0, #30
 800652c:	f7ff fd14 	bl	8005f58 <SPIWrite>
	}
	SPIWrite(LR_RegSymbTimeoutLsb,0xFF);                   //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 8006530:	21ff      	movs	r1, #255	; 0xff
 8006532:	201f      	movs	r0, #31
 8006534:	f7ff fd10 	bl	8005f58 <SPIWrite>

	SPIWrite(LR_RegPreambleMsb,0x00);                       //RegPreambleMsb
 8006538:	2100      	movs	r1, #0
 800653a:	2020      	movs	r0, #32
 800653c:	f7ff fd0c 	bl	8005f58 <SPIWrite>
	SPIWrite(LR_RegPreambleLsb,12);                      //RegPreambleLsb 8+4=12byte Preamble
 8006540:	210c      	movs	r1, #12
 8006542:	2021      	movs	r0, #33	; 0x21
 8006544:	f7ff fd08 	bl	8005f58 <SPIWrite>

	SPIWrite(REG_LR_DIOMAPPING2,0x01);                     //RegDioMapping2 DIO5=00, DIO4=01
 8006548:	2101      	movs	r1, #1
 800654a:	2041      	movs	r0, #65	; 0x41
 800654c:	f7ff fd04 	bl	8005f58 <SPIWrite>

  sx1276_7_8_Standby();                                         //Entry standby mode
 8006550:	f7ff fe62 	bl	8006218 <sx1276_7_8_Standby>
}
 8006554:	bf00      	nop
 8006556:	3708      	adds	r7, #8
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}
 800655c:	200004f4 	.word	0x200004f4
 8006560:	080078d8 	.word	0x080078d8
 8006564:	200004f3 	.word	0x200004f3
 8006568:	080078dc 	.word	0x080078dc
 800656c:	200004f5 	.word	0x200004f5
 8006570:	080078e0 	.word	0x080078e0
 8006574:	200004a8 	.word	0x200004a8
 8006578:	080078e8 	.word	0x080078e8

0800657c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800657c:	b480      	push	{r7}
 800657e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8006580:	4b15      	ldr	r3, [pc, #84]	; (80065d8 <SystemInit+0x5c>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a14      	ldr	r2, [pc, #80]	; (80065d8 <SystemInit+0x5c>)
 8006586:	f043 0301 	orr.w	r3, r3, #1
 800658a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 800658c:	4b12      	ldr	r3, [pc, #72]	; (80065d8 <SystemInit+0x5c>)
 800658e:	685a      	ldr	r2, [r3, #4]
 8006590:	4911      	ldr	r1, [pc, #68]	; (80065d8 <SystemInit+0x5c>)
 8006592:	4b12      	ldr	r3, [pc, #72]	; (80065dc <SystemInit+0x60>)
 8006594:	4013      	ands	r3, r2
 8006596:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006598:	4b0f      	ldr	r3, [pc, #60]	; (80065d8 <SystemInit+0x5c>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	4a0e      	ldr	r2, [pc, #56]	; (80065d8 <SystemInit+0x5c>)
 800659e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80065a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065a6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80065a8:	4b0b      	ldr	r3, [pc, #44]	; (80065d8 <SystemInit+0x5c>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a0a      	ldr	r2, [pc, #40]	; (80065d8 <SystemInit+0x5c>)
 80065ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80065b2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80065b4:	4b08      	ldr	r3, [pc, #32]	; (80065d8 <SystemInit+0x5c>)
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	4a07      	ldr	r2, [pc, #28]	; (80065d8 <SystemInit+0x5c>)
 80065ba:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80065be:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80065c0:	4b05      	ldr	r3, [pc, #20]	; (80065d8 <SystemInit+0x5c>)
 80065c2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80065c6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80065c8:	4b05      	ldr	r3, [pc, #20]	; (80065e0 <SystemInit+0x64>)
 80065ca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80065ce:	609a      	str	r2, [r3, #8]
#endif 
}
 80065d0:	bf00      	nop
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bc80      	pop	{r7}
 80065d6:	4770      	bx	lr
 80065d8:	40021000 	.word	0x40021000
 80065dc:	f8ff0000 	.word	0xf8ff0000
 80065e0:	e000ed00 	.word	0xe000ed00

080065e4 <MX_USB_DEVICE_Init>:
/* USB Device Core handle declaration */
USBD_HandleTypeDef hUsbDeviceFS;

/* init function */				        
void MX_USB_DEVICE_Init(void)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	af00      	add	r7, sp, #0
  /* Init Device Library,Add Supported Class and Start the library*/
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 80065e8:	2200      	movs	r2, #0
 80065ea:	4908      	ldr	r1, [pc, #32]	; (800660c <MX_USB_DEVICE_Init+0x28>)
 80065ec:	4808      	ldr	r0, [pc, #32]	; (8006610 <MX_USB_DEVICE_Init+0x2c>)
 80065ee:	f7fe fb85 	bl	8004cfc <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);
 80065f2:	4908      	ldr	r1, [pc, #32]	; (8006614 <MX_USB_DEVICE_Init+0x30>)
 80065f4:	4806      	ldr	r0, [pc, #24]	; (8006610 <MX_USB_DEVICE_Init+0x2c>)
 80065f6:	f7fe fbac 	bl	8004d52 <USBD_RegisterClass>

  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);
 80065fa:	4907      	ldr	r1, [pc, #28]	; (8006618 <MX_USB_DEVICE_Init+0x34>)
 80065fc:	4804      	ldr	r0, [pc, #16]	; (8006610 <MX_USB_DEVICE_Init+0x2c>)
 80065fe:	f7fe fae7 	bl	8004bd0 <USBD_CDC_RegisterInterface>

  USBD_Start(&hUsbDeviceFS);
 8006602:	4803      	ldr	r0, [pc, #12]	; (8006610 <MX_USB_DEVICE_Init+0x2c>)
 8006604:	f7fe fbbe 	bl	8004d84 <USBD_Start>

}
 8006608:	bf00      	nop
 800660a:	bd80      	pop	{r7, pc}
 800660c:	20000164 	.word	0x20000164
 8006610:	2000053c 	.word	0x2000053c
 8006614:	2000000c 	.word	0x2000000c
 8006618:	20000154 	.word	0x20000154

0800661c <CDC_Init_FS>:
  *         Initializes the CDC media low layer over the FS USB IP
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{ 
 800661c:	b580      	push	{r7, lr}
 800661e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */ 
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006620:	2200      	movs	r2, #0
 8006622:	4905      	ldr	r1, [pc, #20]	; (8006638 <CDC_Init_FS+0x1c>)
 8006624:	4805      	ldr	r0, [pc, #20]	; (800663c <CDC_Init_FS+0x20>)
 8006626:	f7fe fae9 	bl	8004bfc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800662a:	4905      	ldr	r1, [pc, #20]	; (8006640 <CDC_Init_FS+0x24>)
 800662c:	4803      	ldr	r0, [pc, #12]	; (800663c <CDC_Init_FS+0x20>)
 800662e:	f7fe fafe 	bl	8004c2e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8006632:	2300      	movs	r3, #0
  /* USER CODE END 3 */ 
}
 8006634:	4618      	mov	r0, r3
 8006636:	bd80      	pop	{r7, pc}
 8006638:	20000764 	.word	0x20000764
 800663c:	2000053c 	.word	0x2000053c
 8006640:	20000760 	.word	0x20000760

08006644 <CDC_DeInit_FS>:
  *         DeInitializes the CDC media low layer
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8006644:	b480      	push	{r7}
 8006646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */ 
  return (USBD_OK);
 8006648:	2300      	movs	r3, #0
  /* USER CODE END 4 */ 
}
 800664a:	4618      	mov	r0, r3
 800664c:	46bd      	mov	sp, r7
 800664e:	bc80      	pop	{r7}
 8006650:	4770      	bx	lr
	...

08006654 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS  (uint8_t cmd, uint8_t* pbuf, uint16_t length)
{ 
 8006654:	b480      	push	{r7}
 8006656:	b083      	sub	sp, #12
 8006658:	af00      	add	r7, sp, #0
 800665a:	4603      	mov	r3, r0
 800665c:	6039      	str	r1, [r7, #0]
 800665e:	71fb      	strb	r3, [r7, #7]
 8006660:	4613      	mov	r3, r2
 8006662:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch (cmd)
 8006664:	79fb      	ldrb	r3, [r7, #7]
 8006666:	2b23      	cmp	r3, #35	; 0x23
 8006668:	d84a      	bhi.n	8006700 <CDC_Control_FS+0xac>
 800666a:	a201      	add	r2, pc, #4	; (adr r2, 8006670 <CDC_Control_FS+0x1c>)
 800666c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006670:	08006701 	.word	0x08006701
 8006674:	08006701 	.word	0x08006701
 8006678:	08006701 	.word	0x08006701
 800667c:	08006701 	.word	0x08006701
 8006680:	08006701 	.word	0x08006701
 8006684:	08006701 	.word	0x08006701
 8006688:	08006701 	.word	0x08006701
 800668c:	08006701 	.word	0x08006701
 8006690:	08006701 	.word	0x08006701
 8006694:	08006701 	.word	0x08006701
 8006698:	08006701 	.word	0x08006701
 800669c:	08006701 	.word	0x08006701
 80066a0:	08006701 	.word	0x08006701
 80066a4:	08006701 	.word	0x08006701
 80066a8:	08006701 	.word	0x08006701
 80066ac:	08006701 	.word	0x08006701
 80066b0:	08006701 	.word	0x08006701
 80066b4:	08006701 	.word	0x08006701
 80066b8:	08006701 	.word	0x08006701
 80066bc:	08006701 	.word	0x08006701
 80066c0:	08006701 	.word	0x08006701
 80066c4:	08006701 	.word	0x08006701
 80066c8:	08006701 	.word	0x08006701
 80066cc:	08006701 	.word	0x08006701
 80066d0:	08006701 	.word	0x08006701
 80066d4:	08006701 	.word	0x08006701
 80066d8:	08006701 	.word	0x08006701
 80066dc:	08006701 	.word	0x08006701
 80066e0:	08006701 	.word	0x08006701
 80066e4:	08006701 	.word	0x08006701
 80066e8:	08006701 	.word	0x08006701
 80066ec:	08006701 	.word	0x08006701
 80066f0:	08006701 	.word	0x08006701
 80066f4:	08006701 	.word	0x08006701
 80066f8:	08006701 	.word	0x08006701
 80066fc:	08006701 	.word	0x08006701
  case CDC_SEND_BREAK:
 
    break;    
    
  default:
    break;
 8006700:	bf00      	nop
  }

  return (USBD_OK);
 8006702:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8006704:	4618      	mov	r0, r3
 8006706:	370c      	adds	r7, #12
 8006708:	46bd      	mov	sp, r7
 800670a:	bc80      	pop	{r7}
 800670c:	4770      	bx	lr
 800670e:	bf00      	nop

08006710 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS (uint8_t* Buf, uint32_t *Len)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b082      	sub	sp, #8
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800671a:	6879      	ldr	r1, [r7, #4]
 800671c:	4805      	ldr	r0, [pc, #20]	; (8006734 <CDC_Receive_FS+0x24>)
 800671e:	f7fe fa86 	bl	8004c2e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8006722:	4804      	ldr	r0, [pc, #16]	; (8006734 <CDC_Receive_FS+0x24>)
 8006724:	f7fe fac0 	bl	8004ca8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8006728:	2300      	movs	r3, #0
  /* USER CODE END 6 */ 
}
 800672a:	4618      	mov	r0, r3
 800672c:	3708      	adds	r7, #8
 800672e:	46bd      	mov	sp, r7
 8006730:	bd80      	pop	{r7, pc}
 8006732:	bf00      	nop
 8006734:	2000053c 	.word	0x2000053c

08006738 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be send
  * @param  Len: Number of data to be send (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b084      	sub	sp, #16
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
 8006740:	460b      	mov	r3, r1
 8006742:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8006744:	2300      	movs	r3, #0
 8006746:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */ 
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8006748:	4b0d      	ldr	r3, [pc, #52]	; (8006780 <CDC_Transmit_FS+0x48>)
 800674a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800674e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006756:	2b00      	cmp	r3, #0
 8006758:	d001      	beq.n	800675e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800675a:	2301      	movs	r3, #1
 800675c:	e00b      	b.n	8006776 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800675e:	887b      	ldrh	r3, [r7, #2]
 8006760:	461a      	mov	r2, r3
 8006762:	6879      	ldr	r1, [r7, #4]
 8006764:	4806      	ldr	r0, [pc, #24]	; (8006780 <CDC_Transmit_FS+0x48>)
 8006766:	f7fe fa49 	bl	8004bfc <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800676a:	4805      	ldr	r0, [pc, #20]	; (8006780 <CDC_Transmit_FS+0x48>)
 800676c:	f7fe fa72 	bl	8004c54 <USBD_CDC_TransmitPacket>
 8006770:	4603      	mov	r3, r0
 8006772:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */ 
  return result;
 8006774:	7bfb      	ldrb	r3, [r7, #15]
}
 8006776:	4618      	mov	r0, r3
 8006778:	3710      	adds	r7, #16
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}
 800677e:	bf00      	nop
 8006780:	2000053c 	.word	0x2000053c

08006784 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a11      	ldr	r2, [pc, #68]	; (80067d8 <HAL_PCD_MspInit+0x54>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d11b      	bne.n	80067ce <HAL_PCD_MspInit+0x4a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8006796:	4b11      	ldr	r3, [pc, #68]	; (80067dc <HAL_PCD_MspInit+0x58>)
 8006798:	69db      	ldr	r3, [r3, #28]
 800679a:	4a10      	ldr	r2, [pc, #64]	; (80067dc <HAL_PCD_MspInit+0x58>)
 800679c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80067a0:	61d3      	str	r3, [r2, #28]
 80067a2:	4b0e      	ldr	r3, [pc, #56]	; (80067dc <HAL_PCD_MspInit+0x58>)
 80067a4:	69db      	ldr	r3, [r3, #28]
 80067a6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80067aa:	60fb      	str	r3, [r7, #12]
 80067ac:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 80067ae:	2200      	movs	r2, #0
 80067b0:	2100      	movs	r1, #0
 80067b2:	2013      	movs	r0, #19
 80067b4:	f7f9 fe07 	bl	80003c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 80067b8:	2013      	movs	r0, #19
 80067ba:	f7f9 fe20 	bl	80003fe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80067be:	2200      	movs	r2, #0
 80067c0:	2100      	movs	r1, #0
 80067c2:	2014      	movs	r0, #20
 80067c4:	f7f9 fdff 	bl	80003c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80067c8:	2014      	movs	r0, #20
 80067ca:	f7f9 fe18 	bl	80003fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80067ce:	bf00      	nop
 80067d0:	3710      	adds	r7, #16
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bd80      	pop	{r7, pc}
 80067d6:	bf00      	nop
 80067d8:	40005c00 	.word	0x40005c00
 80067dc:	40021000 	.word	0x40021000

080067e0 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup Stage callback
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b082      	sub	sp, #8
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f503 737b 	add.w	r3, r3, #1004	; 0x3ec
 80067f4:	4619      	mov	r1, r3
 80067f6:	4610      	mov	r0, r2
 80067f8:	f7fe fb0c 	bl	8004e14 <USBD_LL_SetupStage>
}
 80067fc:	bf00      	nop
 80067fe:	3708      	adds	r7, #8
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}

08006804 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b082      	sub	sp, #8
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	460b      	mov	r3, r1
 800680e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f8d3 041c 	ldr.w	r0, [r3, #1052]	; 0x41c
 8006816:	78fb      	ldrb	r3, [r7, #3]
 8006818:	687a      	ldr	r2, [r7, #4]
 800681a:	015b      	lsls	r3, r3, #5
 800681c:	4413      	add	r3, r2
 800681e:	f503 7307 	add.w	r3, r3, #540	; 0x21c
 8006822:	681a      	ldr	r2, [r3, #0]
 8006824:	78fb      	ldrb	r3, [r7, #3]
 8006826:	4619      	mov	r1, r3
 8006828:	f7fe fb41 	bl	8004eae <USBD_LL_DataOutStage>
}
 800682c:	bf00      	nop
 800682e:	3708      	adds	r7, #8
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}

08006834 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b082      	sub	sp, #8
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	460b      	mov	r3, r1
 800683e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	f8d3 041c 	ldr.w	r0, [r3, #1052]	; 0x41c
 8006846:	78fb      	ldrb	r3, [r7, #3]
 8006848:	687a      	ldr	r2, [r7, #4]
 800684a:	015b      	lsls	r3, r3, #5
 800684c:	4413      	add	r3, r2
 800684e:	333c      	adds	r3, #60	; 0x3c
 8006850:	681a      	ldr	r2, [r3, #0]
 8006852:	78fb      	ldrb	r3, [r7, #3]
 8006854:	4619      	mov	r1, r3
 8006856:	f7fe fb85 	bl	8004f64 <USBD_LL_DataInStage>
}
 800685a:	bf00      	nop
 800685c:	3708      	adds	r7, #8
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}

08006862 <HAL_PCD_SOFCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8006862:	b580      	push	{r7, lr}
 8006864:	b082      	sub	sp, #8
 8006866:	af00      	add	r7, sp, #0
 8006868:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 8006870:	4618      	mov	r0, r3
 8006872:	f7fe fc68 	bl	8005146 <USBD_LL_SOF>
}
 8006876:	bf00      	nop
 8006878:	3708      	adds	r7, #8
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}

0800687e <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 800687e:	b580      	push	{r7, lr}
 8006880:	b084      	sub	sp, #16
 8006882:	af00      	add	r7, sp, #0
 8006884:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8006886:	2301      	movs	r3, #1
 8006888:	73fb      	strb	r3, [r7, #15]

  /*Set USB Current Speed*/
  switch (hpcd->Init.speed)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	689b      	ldr	r3, [r3, #8]
 800688e:	2b02      	cmp	r3, #2
 8006890:	d102      	bne.n	8006898 <HAL_PCD_ResetCallback+0x1a>
  {
  case PCD_SPEED_FULL:
    speed = USBD_SPEED_FULL;    
 8006892:	2301      	movs	r3, #1
 8006894:	73fb      	strb	r3, [r7, #15]
    break;
 8006896:	e002      	b.n	800689e <HAL_PCD_ResetCallback+0x20>
	
  default:
    speed = USBD_SPEED_FULL;    
 8006898:	2301      	movs	r3, #1
 800689a:	73fb      	strb	r3, [r7, #15]
    break;    
 800689c:	bf00      	nop
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);  
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 80068a4:	7bfa      	ldrb	r2, [r7, #15]
 80068a6:	4611      	mov	r1, r2
 80068a8:	4618      	mov	r0, r3
 80068aa:	f7fe fc19 	bl	80050e0 <USBD_LL_SetSpeed>
  
  /*Reset Device*/
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 80068b4:	4618      	mov	r0, r3
 80068b6:	f7fe fbe4 	bl	8005082 <USBD_LL_Reset>
}
 80068ba:	bf00      	nop
 80068bc:	3710      	adds	r7, #16
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}
	...

080068c4 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b082      	sub	sp, #8
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 80068d2:	4618      	mov	r0, r3
 80068d4:	f7fe fc13 	bl	80050fe <USBD_LL_Suspend>
  /*Enter in STOP mode */
  /* USER CODE BEGIN 2 */  
  if (hpcd->Init.low_power_enable)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	699b      	ldr	r3, [r3, #24]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d005      	beq.n	80068ec <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80068e0:	4b04      	ldr	r3, [pc, #16]	; (80068f4 <HAL_PCD_SuspendCallback+0x30>)
 80068e2:	691b      	ldr	r3, [r3, #16]
 80068e4:	4a03      	ldr	r2, [pc, #12]	; (80068f4 <HAL_PCD_SuspendCallback+0x30>)
 80068e6:	f043 0306 	orr.w	r3, r3, #6
 80068ea:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80068ec:	bf00      	nop
 80068ee:	3708      	adds	r7, #8
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}
 80068f4:	e000ed00 	.word	0xe000ed00

080068f8 <HAL_PCD_ResumeCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b082      	sub	sp, #8
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 8006906:	4618      	mov	r0, r3
 8006908:	f7fe fc0d 	bl	8005126 <USBD_LL_Resume>
  
}
 800690c:	bf00      	nop
 800690e:	3708      	adds	r7, #8
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}

08006914 <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
 8006914:	b580      	push	{r7, lr}
 8006916:	b082      	sub	sp, #8
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  /* Link The driver to the stack */
  hpcd_USB_FS.pData = pdev;
 800691c:	4a29      	ldr	r2, [pc, #164]	; (80069c4 <USBD_LL_Init+0xb0>)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f8c2 341c 	str.w	r3, [r2, #1052]	; 0x41c
  pdev->pData = &hpcd_USB_FS;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	4a27      	ldr	r2, [pc, #156]	; (80069c4 <USBD_LL_Init+0xb0>)
 8006928:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220

  hpcd_USB_FS.Instance = USB;
 800692c:	4b25      	ldr	r3, [pc, #148]	; (80069c4 <USBD_LL_Init+0xb0>)
 800692e:	4a26      	ldr	r2, [pc, #152]	; (80069c8 <USBD_LL_Init+0xb4>)
 8006930:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8006932:	4b24      	ldr	r3, [pc, #144]	; (80069c4 <USBD_LL_Init+0xb0>)
 8006934:	2208      	movs	r2, #8
 8006936:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8006938:	4b22      	ldr	r3, [pc, #136]	; (80069c4 <USBD_LL_Init+0xb0>)
 800693a:	2202      	movs	r2, #2
 800693c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 800693e:	4b21      	ldr	r3, [pc, #132]	; (80069c4 <USBD_LL_Init+0xb0>)
 8006940:	2203      	movs	r2, #3
 8006942:	60da      	str	r2, [r3, #12]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8006944:	4b1f      	ldr	r3, [pc, #124]	; (80069c4 <USBD_LL_Init+0xb0>)
 8006946:	2200      	movs	r2, #0
 8006948:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800694a:	4b1e      	ldr	r3, [pc, #120]	; (80069c4 <USBD_LL_Init+0xb0>)
 800694c:	2200      	movs	r2, #0
 800694e:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8006950:	4b1c      	ldr	r3, [pc, #112]	; (80069c4 <USBD_LL_Init+0xb0>)
 8006952:	2200      	movs	r2, #0
 8006954:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8006956:	481b      	ldr	r0, [pc, #108]	; (80069c4 <USBD_LL_Init+0xb0>)
 8006958:	f7f9 ff4b 	bl	80007f2 <HAL_PCD_Init>
 800695c:	4603      	mov	r3, r0
 800695e:	2b00      	cmp	r3, #0
 8006960:	d001      	beq.n	8006966 <USBD_LL_Init+0x52>
  {
    Error_Handler();
 8006962:	f7ff f9e7 	bl	8005d34 <Error_Handler>
  }

  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800696c:	2318      	movs	r3, #24
 800696e:	2200      	movs	r2, #0
 8006970:	2100      	movs	r1, #0
 8006972:	f7fa fe7b 	bl	800166c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800697c:	2358      	movs	r3, #88	; 0x58
 800697e:	2200      	movs	r2, #0
 8006980:	2180      	movs	r1, #128	; 0x80
 8006982:	f7fa fe73 	bl	800166c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);  
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800698c:	23c0      	movs	r3, #192	; 0xc0
 800698e:	2200      	movs	r2, #0
 8006990:	2181      	movs	r1, #129	; 0x81
 8006992:	f7fa fe6b 	bl	800166c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800699c:	f44f 7388 	mov.w	r3, #272	; 0x110
 80069a0:	2200      	movs	r2, #0
 80069a2:	2101      	movs	r1, #1
 80069a4:	f7fa fe62 	bl	800166c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);  
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 80069ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80069b2:	2200      	movs	r2, #0
 80069b4:	2182      	movs	r1, #130	; 0x82
 80069b6:	f7fa fe59 	bl	800166c <HAL_PCDEx_PMAConfig>
  return USBD_OK;
 80069ba:	2300      	movs	r3, #0
}
 80069bc:	4618      	mov	r0, r3
 80069be:	3708      	adds	r7, #8
 80069c0:	46bd      	mov	sp, r7
 80069c2:	bd80      	pop	{r7, pc}
 80069c4:	20000768 	.word	0x20000768
 80069c8:	40005c00 	.word	0x40005c00

080069cc <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b084      	sub	sp, #16
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80069d4:	2300      	movs	r3, #0
 80069d6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80069d8:	2300      	movs	r3, #0
 80069da:	73fb      	strb	r3, [r7, #15]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80069e2:	4618      	mov	r0, r3
 80069e4:	f7f9 ffdf 	bl	80009a6 <HAL_PCD_Start>
 80069e8:	4603      	mov	r3, r0
 80069ea:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 80069ec:	7bbb      	ldrb	r3, [r7, #14]
 80069ee:	2b03      	cmp	r3, #3
 80069f0:	d816      	bhi.n	8006a20 <USBD_LL_Start+0x54>
 80069f2:	a201      	add	r2, pc, #4	; (adr r2, 80069f8 <USBD_LL_Start+0x2c>)
 80069f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069f8:	08006a09 	.word	0x08006a09
 80069fc:	08006a0f 	.word	0x08006a0f
 8006a00:	08006a15 	.word	0x08006a15
 8006a04:	08006a1b 	.word	0x08006a1b
    case HAL_OK :
      usb_status = USBD_OK;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	73fb      	strb	r3, [r7, #15]
    break;
 8006a0c:	e00b      	b.n	8006a26 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006a0e:	2302      	movs	r3, #2
 8006a10:	73fb      	strb	r3, [r7, #15]
    break;
 8006a12:	e008      	b.n	8006a26 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006a14:	2301      	movs	r3, #1
 8006a16:	73fb      	strb	r3, [r7, #15]
    break;
 8006a18:	e005      	b.n	8006a26 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006a1a:	2302      	movs	r3, #2
 8006a1c:	73fb      	strb	r3, [r7, #15]
    break;
 8006a1e:	e002      	b.n	8006a26 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8006a20:	2302      	movs	r3, #2
 8006a22:	73fb      	strb	r3, [r7, #15]
    break;
 8006a24:	bf00      	nop
  }
  return usb_status;  
 8006a26:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	3710      	adds	r7, #16
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	bd80      	pop	{r7, pc}

08006a30 <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef  USBD_LL_OpenEP  (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  ep_type,
                                      uint16_t ep_mps)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b084      	sub	sp, #16
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
 8006a38:	4608      	mov	r0, r1
 8006a3a:	4611      	mov	r1, r2
 8006a3c:	461a      	mov	r2, r3
 8006a3e:	4603      	mov	r3, r0
 8006a40:	70fb      	strb	r3, [r7, #3]
 8006a42:	460b      	mov	r3, r1
 8006a44:	70bb      	strb	r3, [r7, #2]
 8006a46:	4613      	mov	r3, r2
 8006a48:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006a4e:	2300      	movs	r3, #0
 8006a50:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, 
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8006a58:	78bb      	ldrb	r3, [r7, #2]
 8006a5a:	883a      	ldrh	r2, [r7, #0]
 8006a5c:	78f9      	ldrb	r1, [r7, #3]
 8006a5e:	f7fa f8ee 	bl	8000c3e <HAL_PCD_EP_Open>
 8006a62:	4603      	mov	r3, r0
 8006a64:	73bb      	strb	r3, [r7, #14]
                               ep_addr, 
                               ep_mps, 
                               ep_type);
  
     
  switch (hal_status) {
 8006a66:	7bbb      	ldrb	r3, [r7, #14]
 8006a68:	2b03      	cmp	r3, #3
 8006a6a:	d817      	bhi.n	8006a9c <USBD_LL_OpenEP+0x6c>
 8006a6c:	a201      	add	r2, pc, #4	; (adr r2, 8006a74 <USBD_LL_OpenEP+0x44>)
 8006a6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a72:	bf00      	nop
 8006a74:	08006a85 	.word	0x08006a85
 8006a78:	08006a8b 	.word	0x08006a8b
 8006a7c:	08006a91 	.word	0x08006a91
 8006a80:	08006a97 	.word	0x08006a97
    case HAL_OK :
      usb_status = USBD_OK;
 8006a84:	2300      	movs	r3, #0
 8006a86:	73fb      	strb	r3, [r7, #15]
    break;
 8006a88:	e00b      	b.n	8006aa2 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006a8a:	2302      	movs	r3, #2
 8006a8c:	73fb      	strb	r3, [r7, #15]
    break;
 8006a8e:	e008      	b.n	8006aa2 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006a90:	2301      	movs	r3, #1
 8006a92:	73fb      	strb	r3, [r7, #15]
    break;
 8006a94:	e005      	b.n	8006aa2 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006a96:	2302      	movs	r3, #2
 8006a98:	73fb      	strb	r3, [r7, #15]
    break;
 8006a9a:	e002      	b.n	8006aa2 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8006a9c:	2302      	movs	r3, #2
 8006a9e:	73fb      	strb	r3, [r7, #15]
    break;
 8006aa0:	bf00      	nop
  }
  return usb_status; 
 8006aa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	3710      	adds	r7, #16
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bd80      	pop	{r7, pc}

08006aac <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_CloseEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b084      	sub	sp, #16
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
 8006ab4:	460b      	mov	r3, r1
 8006ab6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006abc:	2300      	movs	r3, #0
 8006abe:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006ac6:	78fa      	ldrb	r2, [r7, #3]
 8006ac8:	4611      	mov	r1, r2
 8006aca:	4618      	mov	r0, r3
 8006acc:	f7fa f90c 	bl	8000ce8 <HAL_PCD_EP_Close>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	73bb      	strb	r3, [r7, #14]
      
  switch (hal_status) {
 8006ad4:	7bbb      	ldrb	r3, [r7, #14]
 8006ad6:	2b03      	cmp	r3, #3
 8006ad8:	d816      	bhi.n	8006b08 <USBD_LL_CloseEP+0x5c>
 8006ada:	a201      	add	r2, pc, #4	; (adr r2, 8006ae0 <USBD_LL_CloseEP+0x34>)
 8006adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ae0:	08006af1 	.word	0x08006af1
 8006ae4:	08006af7 	.word	0x08006af7
 8006ae8:	08006afd 	.word	0x08006afd
 8006aec:	08006b03 	.word	0x08006b03
    case HAL_OK :
      usb_status = USBD_OK;
 8006af0:	2300      	movs	r3, #0
 8006af2:	73fb      	strb	r3, [r7, #15]
    break;
 8006af4:	e00b      	b.n	8006b0e <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006af6:	2302      	movs	r3, #2
 8006af8:	73fb      	strb	r3, [r7, #15]
    break;
 8006afa:	e008      	b.n	8006b0e <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006afc:	2301      	movs	r3, #1
 8006afe:	73fb      	strb	r3, [r7, #15]
    break;
 8006b00:	e005      	b.n	8006b0e <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006b02:	2302      	movs	r3, #2
 8006b04:	73fb      	strb	r3, [r7, #15]
    break;
 8006b06:	e002      	b.n	8006b0e <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8006b08:	2302      	movs	r3, #2
 8006b0a:	73fb      	strb	r3, [r7, #15]
    break;
 8006b0c:	bf00      	nop
  }
  return usb_status;  
 8006b0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b10:	4618      	mov	r0, r3
 8006b12:	3710      	adds	r7, #16
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bd80      	pop	{r7, pc}

08006b18 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_StallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b084      	sub	sp, #16
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
 8006b20:	460b      	mov	r3, r1
 8006b22:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006b24:	2300      	movs	r3, #0
 8006b26:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006b32:	78fa      	ldrb	r2, [r7, #3]
 8006b34:	4611      	mov	r1, r2
 8006b36:	4618      	mov	r0, r3
 8006b38:	f7fa f9c6 	bl	8000ec8 <HAL_PCD_EP_SetStall>
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	73bb      	strb	r3, [r7, #14]
      
  switch (hal_status) {
 8006b40:	7bbb      	ldrb	r3, [r7, #14]
 8006b42:	2b03      	cmp	r3, #3
 8006b44:	d816      	bhi.n	8006b74 <USBD_LL_StallEP+0x5c>
 8006b46:	a201      	add	r2, pc, #4	; (adr r2, 8006b4c <USBD_LL_StallEP+0x34>)
 8006b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b4c:	08006b5d 	.word	0x08006b5d
 8006b50:	08006b63 	.word	0x08006b63
 8006b54:	08006b69 	.word	0x08006b69
 8006b58:	08006b6f 	.word	0x08006b6f
    case HAL_OK :
      usb_status = USBD_OK;
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	73fb      	strb	r3, [r7, #15]
    break;
 8006b60:	e00b      	b.n	8006b7a <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006b62:	2302      	movs	r3, #2
 8006b64:	73fb      	strb	r3, [r7, #15]
    break;
 8006b66:	e008      	b.n	8006b7a <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	73fb      	strb	r3, [r7, #15]
    break;
 8006b6c:	e005      	b.n	8006b7a <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006b6e:	2302      	movs	r3, #2
 8006b70:	73fb      	strb	r3, [r7, #15]
    break;
 8006b72:	e002      	b.n	8006b7a <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8006b74:	2302      	movs	r3, #2
 8006b76:	73fb      	strb	r3, [r7, #15]
    break;
 8006b78:	bf00      	nop
  }
  return usb_status;  
 8006b7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	3710      	adds	r7, #16
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bd80      	pop	{r7, pc}

08006b84 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_ClearStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b084      	sub	sp, #16
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	460b      	mov	r3, r1
 8006b8e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006b90:	2300      	movs	r3, #0
 8006b92:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006b94:	2300      	movs	r3, #0
 8006b96:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006b9e:	78fa      	ldrb	r2, [r7, #3]
 8006ba0:	4611      	mov	r1, r2
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	f7fa f9e5 	bl	8000f72 <HAL_PCD_EP_ClrStall>
 8006ba8:	4603      	mov	r3, r0
 8006baa:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 8006bac:	7bbb      	ldrb	r3, [r7, #14]
 8006bae:	2b03      	cmp	r3, #3
 8006bb0:	d816      	bhi.n	8006be0 <USBD_LL_ClearStallEP+0x5c>
 8006bb2:	a201      	add	r2, pc, #4	; (adr r2, 8006bb8 <USBD_LL_ClearStallEP+0x34>)
 8006bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bb8:	08006bc9 	.word	0x08006bc9
 8006bbc:	08006bcf 	.word	0x08006bcf
 8006bc0:	08006bd5 	.word	0x08006bd5
 8006bc4:	08006bdb 	.word	0x08006bdb
    case HAL_OK :
      usb_status = USBD_OK;
 8006bc8:	2300      	movs	r3, #0
 8006bca:	73fb      	strb	r3, [r7, #15]
    break;
 8006bcc:	e00b      	b.n	8006be6 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006bce:	2302      	movs	r3, #2
 8006bd0:	73fb      	strb	r3, [r7, #15]
    break;
 8006bd2:	e008      	b.n	8006be6 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	73fb      	strb	r3, [r7, #15]
    break;
 8006bd8:	e005      	b.n	8006be6 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006bda:	2302      	movs	r3, #2
 8006bdc:	73fb      	strb	r3, [r7, #15]
    break;
 8006bde:	e002      	b.n	8006be6 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8006be0:	2302      	movs	r3, #2
 8006be2:	73fb      	strb	r3, [r7, #15]
    break;
 8006be4:	bf00      	nop
  }
  return usb_status; 
 8006be6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3710      	adds	r7, #16
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}

08006bf0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b085      	sub	sp, #20
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	460b      	mov	r3, r1
 8006bfa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006c02:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8006c04:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	da08      	bge.n	8006c1e <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8006c0c:	78fb      	ldrb	r3, [r7, #3]
 8006c0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c12:	68fa      	ldr	r2, [r7, #12]
 8006c14:	015b      	lsls	r3, r3, #5
 8006c16:	4413      	add	r3, r2
 8006c18:	332a      	adds	r3, #42	; 0x2a
 8006c1a:	781b      	ldrb	r3, [r3, #0]
 8006c1c:	e008      	b.n	8006c30 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8006c1e:	78fb      	ldrb	r3, [r7, #3]
 8006c20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c24:	68fa      	ldr	r2, [r7, #12]
 8006c26:	015b      	lsls	r3, r3, #5
 8006c28:	4413      	add	r3, r2
 8006c2a:	f203 230a 	addw	r3, r3, #522	; 0x20a
 8006c2e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	3714      	adds	r7, #20
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bc80      	pop	{r7}
 8006c38:	4770      	bx	lr
	...

08006c3c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_SetUSBAddress (USBD_HandleTypeDef *pdev, uint8_t dev_addr)   
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b084      	sub	sp, #16
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
 8006c44:	460b      	mov	r3, r1
 8006c46:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006c56:	78fa      	ldrb	r2, [r7, #3]
 8006c58:	4611      	mov	r1, r2
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	f7f9 ffca 	bl	8000bf4 <HAL_PCD_SetAddress>
 8006c60:	4603      	mov	r3, r0
 8006c62:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 8006c64:	7bbb      	ldrb	r3, [r7, #14]
 8006c66:	2b03      	cmp	r3, #3
 8006c68:	d816      	bhi.n	8006c98 <USBD_LL_SetUSBAddress+0x5c>
 8006c6a:	a201      	add	r2, pc, #4	; (adr r2, 8006c70 <USBD_LL_SetUSBAddress+0x34>)
 8006c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c70:	08006c81 	.word	0x08006c81
 8006c74:	08006c87 	.word	0x08006c87
 8006c78:	08006c8d 	.word	0x08006c8d
 8006c7c:	08006c93 	.word	0x08006c93
    case HAL_OK :
      usb_status = USBD_OK;
 8006c80:	2300      	movs	r3, #0
 8006c82:	73fb      	strb	r3, [r7, #15]
    break;
 8006c84:	e00b      	b.n	8006c9e <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006c86:	2302      	movs	r3, #2
 8006c88:	73fb      	strb	r3, [r7, #15]
    break;
 8006c8a:	e008      	b.n	8006c9e <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	73fb      	strb	r3, [r7, #15]
    break;
 8006c90:	e005      	b.n	8006c9e <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006c92:	2302      	movs	r3, #2
 8006c94:	73fb      	strb	r3, [r7, #15]
    break;
 8006c96:	e002      	b.n	8006c9e <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8006c98:	2302      	movs	r3, #2
 8006c9a:	73fb      	strb	r3, [r7, #15]
    break;
 8006c9c:	bf00      	nop
  }
  return usb_status;  
 8006c9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	3710      	adds	r7, #16
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}

08006ca8 <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef  USBD_LL_Transmit (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  *pbuf,
                                      uint16_t  size)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b086      	sub	sp, #24
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	60f8      	str	r0, [r7, #12]
 8006cb0:	607a      	str	r2, [r7, #4]
 8006cb2:	461a      	mov	r2, r3
 8006cb4:	460b      	mov	r3, r1
 8006cb6:	72fb      	strb	r3, [r7, #11]
 8006cb8:	4613      	mov	r3, r2
 8006cba:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8006cca:	893b      	ldrh	r3, [r7, #8]
 8006ccc:	7af9      	ldrb	r1, [r7, #11]
 8006cce:	687a      	ldr	r2, [r7, #4]
 8006cd0:	f7fa f8b0 	bl	8000e34 <HAL_PCD_EP_Transmit>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	75bb      	strb	r3, [r7, #22]
     
  switch (hal_status) {
 8006cd8:	7dbb      	ldrb	r3, [r7, #22]
 8006cda:	2b03      	cmp	r3, #3
 8006cdc:	d816      	bhi.n	8006d0c <USBD_LL_Transmit+0x64>
 8006cde:	a201      	add	r2, pc, #4	; (adr r2, 8006ce4 <USBD_LL_Transmit+0x3c>)
 8006ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ce4:	08006cf5 	.word	0x08006cf5
 8006ce8:	08006cfb 	.word	0x08006cfb
 8006cec:	08006d01 	.word	0x08006d01
 8006cf0:	08006d07 	.word	0x08006d07
    case HAL_OK :
      usb_status = USBD_OK;
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	75fb      	strb	r3, [r7, #23]
    break;
 8006cf8:	e00b      	b.n	8006d12 <USBD_LL_Transmit+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006cfa:	2302      	movs	r3, #2
 8006cfc:	75fb      	strb	r3, [r7, #23]
    break;
 8006cfe:	e008      	b.n	8006d12 <USBD_LL_Transmit+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006d00:	2301      	movs	r3, #1
 8006d02:	75fb      	strb	r3, [r7, #23]
    break;
 8006d04:	e005      	b.n	8006d12 <USBD_LL_Transmit+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006d06:	2302      	movs	r3, #2
 8006d08:	75fb      	strb	r3, [r7, #23]
    break;
 8006d0a:	e002      	b.n	8006d12 <USBD_LL_Transmit+0x6a>
    default :
      usb_status = USBD_FAIL;
 8006d0c:	2302      	movs	r3, #2
 8006d0e:	75fb      	strb	r3, [r7, #23]
    break;
 8006d10:	bf00      	nop
  }
  return usb_status;    
 8006d12:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	3718      	adds	r7, #24
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	bd80      	pop	{r7, pc}

08006d1c <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                           uint8_t  ep_addr,                                      
                                           uint8_t  *pbuf,
                                           uint16_t  size)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b086      	sub	sp, #24
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	60f8      	str	r0, [r7, #12]
 8006d24:	607a      	str	r2, [r7, #4]
 8006d26:	461a      	mov	r2, r3
 8006d28:	460b      	mov	r3, r1
 8006d2a:	72fb      	strb	r3, [r7, #11]
 8006d2c:	4613      	mov	r3, r2
 8006d2e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006d30:	2300      	movs	r3, #0
 8006d32:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006d34:	2300      	movs	r3, #0
 8006d36:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8006d3e:	893b      	ldrh	r3, [r7, #8]
 8006d40:	7af9      	ldrb	r1, [r7, #11]
 8006d42:	687a      	ldr	r2, [r7, #4]
 8006d44:	f7fa f816 	bl	8000d74 <HAL_PCD_EP_Receive>
 8006d48:	4603      	mov	r3, r0
 8006d4a:	75bb      	strb	r3, [r7, #22]
     
  switch (hal_status) {
 8006d4c:	7dbb      	ldrb	r3, [r7, #22]
 8006d4e:	2b03      	cmp	r3, #3
 8006d50:	d816      	bhi.n	8006d80 <USBD_LL_PrepareReceive+0x64>
 8006d52:	a201      	add	r2, pc, #4	; (adr r2, 8006d58 <USBD_LL_PrepareReceive+0x3c>)
 8006d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d58:	08006d69 	.word	0x08006d69
 8006d5c:	08006d6f 	.word	0x08006d6f
 8006d60:	08006d75 	.word	0x08006d75
 8006d64:	08006d7b 	.word	0x08006d7b
    case HAL_OK :
      usb_status = USBD_OK;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	75fb      	strb	r3, [r7, #23]
    break;
 8006d6c:	e00b      	b.n	8006d86 <USBD_LL_PrepareReceive+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006d6e:	2302      	movs	r3, #2
 8006d70:	75fb      	strb	r3, [r7, #23]
    break;
 8006d72:	e008      	b.n	8006d86 <USBD_LL_PrepareReceive+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006d74:	2301      	movs	r3, #1
 8006d76:	75fb      	strb	r3, [r7, #23]
    break;
 8006d78:	e005      	b.n	8006d86 <USBD_LL_PrepareReceive+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006d7a:	2302      	movs	r3, #2
 8006d7c:	75fb      	strb	r3, [r7, #23]
    break;
 8006d7e:	e002      	b.n	8006d86 <USBD_LL_PrepareReceive+0x6a>
    default :
      usb_status = USBD_FAIL;
 8006d80:	2302      	movs	r3, #2
 8006d82:	75fb      	strb	r3, [r7, #23]
    break;
 8006d84:	bf00      	nop
  }
  return usb_status; 
 8006d86:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3718      	adds	r7, #24
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}

08006d90 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize  (USBD_HandleTypeDef *pdev, uint8_t  ep_addr)  
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b082      	sub	sp, #8
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	460b      	mov	r3, r1
 8006d9a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006da2:	78fa      	ldrb	r2, [r7, #3]
 8006da4:	4611      	mov	r1, r2
 8006da6:	4618      	mov	r0, r3
 8006da8:	f7fa f82f 	bl	8000e0a <HAL_PCD_EP_GetRxCount>
 8006dac:	4603      	mov	r3, r0
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3708      	adds	r7, #8
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}
	...

08006db8 <USBD_static_malloc>:
  * @brief  static single allocation.
  * @param  size: size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b083      	sub	sp, #12
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8006dc0:	4b02      	ldr	r3, [pc, #8]	; (8006dcc <USBD_static_malloc+0x14>)
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	370c      	adds	r7, #12
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bc80      	pop	{r7}
 8006dca:	4770      	bx	lr
 8006dcc:	20000220 	.word	0x20000220

08006dd0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  *p pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b083      	sub	sp, #12
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]

}
 8006dd8:	bf00      	nop
 8006dda:	370c      	adds	r7, #12
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bc80      	pop	{r7}
 8006de0:	4770      	bx	lr

08006de2 <HAL_PCDEx_SetConnectionState>:
* @param hpcd: PCD handle
* @param state: connection state (0 : disconnected / 1: connected) 
* @retval None
*/
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
{
 8006de2:	b480      	push	{r7}
 8006de4:	b083      	sub	sp, #12
 8006de6:	af00      	add	r7, sp, #0
 8006de8:	6078      	str	r0, [r7, #4]
 8006dea:	460b      	mov	r3, r1
 8006dec:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High Connection State */
   
  } 
/* USER CODE END 5 */
}
 8006dee:	bf00      	nop
 8006df0:	370c      	adds	r7, #12
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bc80      	pop	{r7}
 8006df6:	4770      	bx	lr

08006df8 <USBD_FS_DeviceDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_DeviceDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b083      	sub	sp, #12
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	4603      	mov	r3, r0
 8006e00:	6039      	str	r1, [r7, #0]
 8006e02:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_FS_DeviceDesc);
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	2212      	movs	r2, #18
 8006e08:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8006e0a:	4b03      	ldr	r3, [pc, #12]	; (8006e18 <USBD_FS_DeviceDescriptor+0x20>)
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	370c      	adds	r7, #12
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bc80      	pop	{r7}
 8006e14:	4770      	bx	lr
 8006e16:	bf00      	nop
 8006e18:	20000180 	.word	0x20000180

08006e1c <USBD_FS_LangIDStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_LangIDStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b083      	sub	sp, #12
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	4603      	mov	r3, r0
 8006e24:	6039      	str	r1, [r7, #0]
 8006e26:	71fb      	strb	r3, [r7, #7]
  *length =  sizeof(USBD_LangIDDesc);  
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	2204      	movs	r2, #4
 8006e2c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8006e2e:	4b03      	ldr	r3, [pc, #12]	; (8006e3c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	370c      	adds	r7, #12
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bc80      	pop	{r7}
 8006e38:	4770      	bx	lr
 8006e3a:	bf00      	nop
 8006e3c:	20000194 	.word	0x20000194

08006e40 <USBD_FS_ProductStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ProductStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b082      	sub	sp, #8
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	4603      	mov	r3, r0
 8006e48:	6039      	str	r1, [r7, #0]
 8006e4a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006e4c:	79fb      	ldrb	r3, [r7, #7]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d105      	bne.n	8006e5e <USBD_FS_ProductStrDescriptor+0x1e>
  {   
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006e52:	683a      	ldr	r2, [r7, #0]
 8006e54:	4907      	ldr	r1, [pc, #28]	; (8006e74 <USBD_FS_ProductStrDescriptor+0x34>)
 8006e56:	4808      	ldr	r0, [pc, #32]	; (8006e78 <USBD_FS_ProductStrDescriptor+0x38>)
 8006e58:	f7fe fd98 	bl	800598c <USBD_GetString>
 8006e5c:	e004      	b.n	8006e68 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);    
 8006e5e:	683a      	ldr	r2, [r7, #0]
 8006e60:	4904      	ldr	r1, [pc, #16]	; (8006e74 <USBD_FS_ProductStrDescriptor+0x34>)
 8006e62:	4805      	ldr	r0, [pc, #20]	; (8006e78 <USBD_FS_ProductStrDescriptor+0x38>)
 8006e64:	f7fe fd92 	bl	800598c <USBD_GetString>
  }
  return USBD_StrDesc;
 8006e68:	4b02      	ldr	r3, [pc, #8]	; (8006e74 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3708      	adds	r7, #8
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}
 8006e72:	bf00      	nop
 8006e74:	20000b88 	.word	0x20000b88
 8006e78:	0800790c 	.word	0x0800790c

08006e7c <USBD_FS_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ManufacturerStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b082      	sub	sp, #8
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	4603      	mov	r3, r0
 8006e84:	6039      	str	r1, [r7, #0]
 8006e86:	71fb      	strb	r3, [r7, #7]
  USBD_GetString (USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8006e88:	683a      	ldr	r2, [r7, #0]
 8006e8a:	4904      	ldr	r1, [pc, #16]	; (8006e9c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8006e8c:	4804      	ldr	r0, [pc, #16]	; (8006ea0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8006e8e:	f7fe fd7d 	bl	800598c <USBD_GetString>
  return USBD_StrDesc;
 8006e92:	4b02      	ldr	r3, [pc, #8]	; (8006e9c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	3708      	adds	r7, #8
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}
 8006e9c:	20000b88 	.word	0x20000b88
 8006ea0:	08007924 	.word	0x08007924

08006ea4 <USBD_FS_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_SerialStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b082      	sub	sp, #8
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	4603      	mov	r3, r0
 8006eac:	6039      	str	r1, [r7, #0]
 8006eae:	71fb      	strb	r3, [r7, #7]
  if(speed  == USBD_SPEED_HIGH)
 8006eb0:	79fb      	ldrb	r3, [r7, #7]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d105      	bne.n	8006ec2 <USBD_FS_SerialStrDescriptor+0x1e>
  {    
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 8006eb6:	683a      	ldr	r2, [r7, #0]
 8006eb8:	4907      	ldr	r1, [pc, #28]	; (8006ed8 <USBD_FS_SerialStrDescriptor+0x34>)
 8006eba:	4808      	ldr	r0, [pc, #32]	; (8006edc <USBD_FS_SerialStrDescriptor+0x38>)
 8006ebc:	f7fe fd66 	bl	800598c <USBD_GetString>
 8006ec0:	e004      	b.n	8006ecc <USBD_FS_SerialStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);    
 8006ec2:	683a      	ldr	r2, [r7, #0]
 8006ec4:	4904      	ldr	r1, [pc, #16]	; (8006ed8 <USBD_FS_SerialStrDescriptor+0x34>)
 8006ec6:	4805      	ldr	r0, [pc, #20]	; (8006edc <USBD_FS_SerialStrDescriptor+0x38>)
 8006ec8:	f7fe fd60 	bl	800598c <USBD_GetString>
  }
  return USBD_StrDesc;
 8006ecc:	4b02      	ldr	r3, [pc, #8]	; (8006ed8 <USBD_FS_SerialStrDescriptor+0x34>)
}
 8006ece:	4618      	mov	r0, r3
 8006ed0:	3708      	adds	r7, #8
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	bd80      	pop	{r7, pc}
 8006ed6:	bf00      	nop
 8006ed8:	20000b88 	.word	0x20000b88
 8006edc:	08007938 	.word	0x08007938

08006ee0 <USBD_FS_ConfigStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ConfigStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b082      	sub	sp, #8
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	6039      	str	r1, [r7, #0]
 8006eea:	71fb      	strb	r3, [r7, #7]
  if(speed  == USBD_SPEED_HIGH)
 8006eec:	79fb      	ldrb	r3, [r7, #7]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d105      	bne.n	8006efe <USBD_FS_ConfigStrDescriptor+0x1e>
  {  
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8006ef2:	683a      	ldr	r2, [r7, #0]
 8006ef4:	4907      	ldr	r1, [pc, #28]	; (8006f14 <USBD_FS_ConfigStrDescriptor+0x34>)
 8006ef6:	4808      	ldr	r0, [pc, #32]	; (8006f18 <USBD_FS_ConfigStrDescriptor+0x38>)
 8006ef8:	f7fe fd48 	bl	800598c <USBD_GetString>
 8006efc:	e004      	b.n	8006f08 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length); 
 8006efe:	683a      	ldr	r2, [r7, #0]
 8006f00:	4904      	ldr	r1, [pc, #16]	; (8006f14 <USBD_FS_ConfigStrDescriptor+0x34>)
 8006f02:	4805      	ldr	r0, [pc, #20]	; (8006f18 <USBD_FS_ConfigStrDescriptor+0x38>)
 8006f04:	f7fe fd42 	bl	800598c <USBD_GetString>
  }
  return USBD_StrDesc;  
 8006f08:	4b02      	ldr	r3, [pc, #8]	; (8006f14 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3708      	adds	r7, #8
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}
 8006f12:	bf00      	nop
 8006f14:	20000b88 	.word	0x20000b88
 8006f18:	08007948 	.word	0x08007948

08006f1c <USBD_FS_InterfaceStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_InterfaceStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b082      	sub	sp, #8
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	4603      	mov	r3, r0
 8006f24:	6039      	str	r1, [r7, #0]
 8006f26:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006f28:	79fb      	ldrb	r3, [r7, #7]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d105      	bne.n	8006f3a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8006f2e:	683a      	ldr	r2, [r7, #0]
 8006f30:	4907      	ldr	r1, [pc, #28]	; (8006f50 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8006f32:	4808      	ldr	r0, [pc, #32]	; (8006f54 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8006f34:	f7fe fd2a 	bl	800598c <USBD_GetString>
 8006f38:	e004      	b.n	8006f44 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8006f3a:	683a      	ldr	r2, [r7, #0]
 8006f3c:	4904      	ldr	r1, [pc, #16]	; (8006f50 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8006f3e:	4805      	ldr	r0, [pc, #20]	; (8006f54 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8006f40:	f7fe fd24 	bl	800598c <USBD_GetString>
  }
  return USBD_StrDesc;  
 8006f44:	4b02      	ldr	r3, [pc, #8]	; (8006f50 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3708      	adds	r7, #8
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bd80      	pop	{r7, pc}
 8006f4e:	bf00      	nop
 8006f50:	20000b88 	.word	0x20000b88
 8006f54:	08007954 	.word	0x08007954

08006f58 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8006f58:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8006f5a:	e003      	b.n	8006f64 <LoopCopyDataInit>

08006f5c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8006f5c:	4b0b      	ldr	r3, [pc, #44]	; (8006f8c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8006f5e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8006f60:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8006f62:	3104      	adds	r1, #4

08006f64 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8006f64:	480a      	ldr	r0, [pc, #40]	; (8006f90 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8006f66:	4b0b      	ldr	r3, [pc, #44]	; (8006f94 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8006f68:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8006f6a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8006f6c:	d3f6      	bcc.n	8006f5c <CopyDataInit>
  ldr r2, =_sbss
 8006f6e:	4a0a      	ldr	r2, [pc, #40]	; (8006f98 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8006f70:	e002      	b.n	8006f78 <LoopFillZerobss>

08006f72 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8006f72:	2300      	movs	r3, #0
  str r3, [r2], #4
 8006f74:	f842 3b04 	str.w	r3, [r2], #4

08006f78 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8006f78:	4b08      	ldr	r3, [pc, #32]	; (8006f9c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8006f7a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8006f7c:	d3f9      	bcc.n	8006f72 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006f7e:	f7ff fafd 	bl	800657c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006f82:	f000 f80f 	bl	8006fa4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006f86:	f7fe fddf 	bl	8005b48 <main>
  bx lr
 8006f8a:	4770      	bx	lr
  ldr r3, =_sidata
 8006f8c:	080079a0 	.word	0x080079a0
  ldr r0, =_sdata
 8006f90:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8006f94:	200001fc 	.word	0x200001fc
  ldr r2, =_sbss
 8006f98:	200001fc 	.word	0x200001fc
  ldr r3, = _ebss
 8006f9c:	20000d98 	.word	0x20000d98

08006fa0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006fa0:	e7fe      	b.n	8006fa0 <ADC1_2_IRQHandler>
	...

08006fa4 <__libc_init_array>:
 8006fa4:	b570      	push	{r4, r5, r6, lr}
 8006fa6:	2600      	movs	r6, #0
 8006fa8:	4d0c      	ldr	r5, [pc, #48]	; (8006fdc <__libc_init_array+0x38>)
 8006faa:	4c0d      	ldr	r4, [pc, #52]	; (8006fe0 <__libc_init_array+0x3c>)
 8006fac:	1b64      	subs	r4, r4, r5
 8006fae:	10a4      	asrs	r4, r4, #2
 8006fb0:	42a6      	cmp	r6, r4
 8006fb2:	d109      	bne.n	8006fc8 <__libc_init_array+0x24>
 8006fb4:	f000 fc62 	bl	800787c <_init>
 8006fb8:	2600      	movs	r6, #0
 8006fba:	4d0a      	ldr	r5, [pc, #40]	; (8006fe4 <__libc_init_array+0x40>)
 8006fbc:	4c0a      	ldr	r4, [pc, #40]	; (8006fe8 <__libc_init_array+0x44>)
 8006fbe:	1b64      	subs	r4, r4, r5
 8006fc0:	10a4      	asrs	r4, r4, #2
 8006fc2:	42a6      	cmp	r6, r4
 8006fc4:	d105      	bne.n	8006fd2 <__libc_init_array+0x2e>
 8006fc6:	bd70      	pop	{r4, r5, r6, pc}
 8006fc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fcc:	4798      	blx	r3
 8006fce:	3601      	adds	r6, #1
 8006fd0:	e7ee      	b.n	8006fb0 <__libc_init_array+0xc>
 8006fd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fd6:	4798      	blx	r3
 8006fd8:	3601      	adds	r6, #1
 8006fda:	e7f2      	b.n	8006fc2 <__libc_init_array+0x1e>
 8006fdc:	08007998 	.word	0x08007998
 8006fe0:	08007998 	.word	0x08007998
 8006fe4:	08007998 	.word	0x08007998
 8006fe8:	0800799c 	.word	0x0800799c

08006fec <siprintf>:
 8006fec:	b40e      	push	{r1, r2, r3}
 8006fee:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006ff2:	b500      	push	{lr}
 8006ff4:	b09c      	sub	sp, #112	; 0x70
 8006ff6:	ab1d      	add	r3, sp, #116	; 0x74
 8006ff8:	9002      	str	r0, [sp, #8]
 8006ffa:	9006      	str	r0, [sp, #24]
 8006ffc:	9107      	str	r1, [sp, #28]
 8006ffe:	9104      	str	r1, [sp, #16]
 8007000:	4808      	ldr	r0, [pc, #32]	; (8007024 <siprintf+0x38>)
 8007002:	4909      	ldr	r1, [pc, #36]	; (8007028 <siprintf+0x3c>)
 8007004:	f853 2b04 	ldr.w	r2, [r3], #4
 8007008:	9105      	str	r1, [sp, #20]
 800700a:	6800      	ldr	r0, [r0, #0]
 800700c:	a902      	add	r1, sp, #8
 800700e:	9301      	str	r3, [sp, #4]
 8007010:	f000 f868 	bl	80070e4 <_svfiprintf_r>
 8007014:	2200      	movs	r2, #0
 8007016:	9b02      	ldr	r3, [sp, #8]
 8007018:	701a      	strb	r2, [r3, #0]
 800701a:	b01c      	add	sp, #112	; 0x70
 800701c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007020:	b003      	add	sp, #12
 8007022:	4770      	bx	lr
 8007024:	20000198 	.word	0x20000198
 8007028:	ffff0208 	.word	0xffff0208

0800702c <__ssputs_r>:
 800702c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007030:	688e      	ldr	r6, [r1, #8]
 8007032:	4682      	mov	sl, r0
 8007034:	429e      	cmp	r6, r3
 8007036:	460c      	mov	r4, r1
 8007038:	4690      	mov	r8, r2
 800703a:	461f      	mov	r7, r3
 800703c:	d838      	bhi.n	80070b0 <__ssputs_r+0x84>
 800703e:	898a      	ldrh	r2, [r1, #12]
 8007040:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007044:	d032      	beq.n	80070ac <__ssputs_r+0x80>
 8007046:	6825      	ldr	r5, [r4, #0]
 8007048:	6909      	ldr	r1, [r1, #16]
 800704a:	3301      	adds	r3, #1
 800704c:	eba5 0901 	sub.w	r9, r5, r1
 8007050:	6965      	ldr	r5, [r4, #20]
 8007052:	444b      	add	r3, r9
 8007054:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007058:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800705c:	106d      	asrs	r5, r5, #1
 800705e:	429d      	cmp	r5, r3
 8007060:	bf38      	it	cc
 8007062:	461d      	movcc	r5, r3
 8007064:	0553      	lsls	r3, r2, #21
 8007066:	d531      	bpl.n	80070cc <__ssputs_r+0xa0>
 8007068:	4629      	mov	r1, r5
 800706a:	f000 fb53 	bl	8007714 <_malloc_r>
 800706e:	4606      	mov	r6, r0
 8007070:	b950      	cbnz	r0, 8007088 <__ssputs_r+0x5c>
 8007072:	230c      	movs	r3, #12
 8007074:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007078:	f8ca 3000 	str.w	r3, [sl]
 800707c:	89a3      	ldrh	r3, [r4, #12]
 800707e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007082:	81a3      	strh	r3, [r4, #12]
 8007084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007088:	464a      	mov	r2, r9
 800708a:	6921      	ldr	r1, [r4, #16]
 800708c:	f000 face 	bl	800762c <memcpy>
 8007090:	89a3      	ldrh	r3, [r4, #12]
 8007092:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007096:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800709a:	81a3      	strh	r3, [r4, #12]
 800709c:	6126      	str	r6, [r4, #16]
 800709e:	444e      	add	r6, r9
 80070a0:	6026      	str	r6, [r4, #0]
 80070a2:	463e      	mov	r6, r7
 80070a4:	6165      	str	r5, [r4, #20]
 80070a6:	eba5 0509 	sub.w	r5, r5, r9
 80070aa:	60a5      	str	r5, [r4, #8]
 80070ac:	42be      	cmp	r6, r7
 80070ae:	d900      	bls.n	80070b2 <__ssputs_r+0x86>
 80070b0:	463e      	mov	r6, r7
 80070b2:	4632      	mov	r2, r6
 80070b4:	4641      	mov	r1, r8
 80070b6:	6820      	ldr	r0, [r4, #0]
 80070b8:	f000 fac6 	bl	8007648 <memmove>
 80070bc:	68a3      	ldr	r3, [r4, #8]
 80070be:	6822      	ldr	r2, [r4, #0]
 80070c0:	1b9b      	subs	r3, r3, r6
 80070c2:	4432      	add	r2, r6
 80070c4:	2000      	movs	r0, #0
 80070c6:	60a3      	str	r3, [r4, #8]
 80070c8:	6022      	str	r2, [r4, #0]
 80070ca:	e7db      	b.n	8007084 <__ssputs_r+0x58>
 80070cc:	462a      	mov	r2, r5
 80070ce:	f000 fb7b 	bl	80077c8 <_realloc_r>
 80070d2:	4606      	mov	r6, r0
 80070d4:	2800      	cmp	r0, #0
 80070d6:	d1e1      	bne.n	800709c <__ssputs_r+0x70>
 80070d8:	4650      	mov	r0, sl
 80070da:	6921      	ldr	r1, [r4, #16]
 80070dc:	f000 face 	bl	800767c <_free_r>
 80070e0:	e7c7      	b.n	8007072 <__ssputs_r+0x46>
	...

080070e4 <_svfiprintf_r>:
 80070e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070e8:	4698      	mov	r8, r3
 80070ea:	898b      	ldrh	r3, [r1, #12]
 80070ec:	4607      	mov	r7, r0
 80070ee:	061b      	lsls	r3, r3, #24
 80070f0:	460d      	mov	r5, r1
 80070f2:	4614      	mov	r4, r2
 80070f4:	b09d      	sub	sp, #116	; 0x74
 80070f6:	d50e      	bpl.n	8007116 <_svfiprintf_r+0x32>
 80070f8:	690b      	ldr	r3, [r1, #16]
 80070fa:	b963      	cbnz	r3, 8007116 <_svfiprintf_r+0x32>
 80070fc:	2140      	movs	r1, #64	; 0x40
 80070fe:	f000 fb09 	bl	8007714 <_malloc_r>
 8007102:	6028      	str	r0, [r5, #0]
 8007104:	6128      	str	r0, [r5, #16]
 8007106:	b920      	cbnz	r0, 8007112 <_svfiprintf_r+0x2e>
 8007108:	230c      	movs	r3, #12
 800710a:	603b      	str	r3, [r7, #0]
 800710c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007110:	e0d1      	b.n	80072b6 <_svfiprintf_r+0x1d2>
 8007112:	2340      	movs	r3, #64	; 0x40
 8007114:	616b      	str	r3, [r5, #20]
 8007116:	2300      	movs	r3, #0
 8007118:	9309      	str	r3, [sp, #36]	; 0x24
 800711a:	2320      	movs	r3, #32
 800711c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007120:	2330      	movs	r3, #48	; 0x30
 8007122:	f04f 0901 	mov.w	r9, #1
 8007126:	f8cd 800c 	str.w	r8, [sp, #12]
 800712a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80072d0 <_svfiprintf_r+0x1ec>
 800712e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007132:	4623      	mov	r3, r4
 8007134:	469a      	mov	sl, r3
 8007136:	f813 2b01 	ldrb.w	r2, [r3], #1
 800713a:	b10a      	cbz	r2, 8007140 <_svfiprintf_r+0x5c>
 800713c:	2a25      	cmp	r2, #37	; 0x25
 800713e:	d1f9      	bne.n	8007134 <_svfiprintf_r+0x50>
 8007140:	ebba 0b04 	subs.w	fp, sl, r4
 8007144:	d00b      	beq.n	800715e <_svfiprintf_r+0x7a>
 8007146:	465b      	mov	r3, fp
 8007148:	4622      	mov	r2, r4
 800714a:	4629      	mov	r1, r5
 800714c:	4638      	mov	r0, r7
 800714e:	f7ff ff6d 	bl	800702c <__ssputs_r>
 8007152:	3001      	adds	r0, #1
 8007154:	f000 80aa 	beq.w	80072ac <_svfiprintf_r+0x1c8>
 8007158:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800715a:	445a      	add	r2, fp
 800715c:	9209      	str	r2, [sp, #36]	; 0x24
 800715e:	f89a 3000 	ldrb.w	r3, [sl]
 8007162:	2b00      	cmp	r3, #0
 8007164:	f000 80a2 	beq.w	80072ac <_svfiprintf_r+0x1c8>
 8007168:	2300      	movs	r3, #0
 800716a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800716e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007172:	f10a 0a01 	add.w	sl, sl, #1
 8007176:	9304      	str	r3, [sp, #16]
 8007178:	9307      	str	r3, [sp, #28]
 800717a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800717e:	931a      	str	r3, [sp, #104]	; 0x68
 8007180:	4654      	mov	r4, sl
 8007182:	2205      	movs	r2, #5
 8007184:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007188:	4851      	ldr	r0, [pc, #324]	; (80072d0 <_svfiprintf_r+0x1ec>)
 800718a:	f000 fa41 	bl	8007610 <memchr>
 800718e:	9a04      	ldr	r2, [sp, #16]
 8007190:	b9d8      	cbnz	r0, 80071ca <_svfiprintf_r+0xe6>
 8007192:	06d0      	lsls	r0, r2, #27
 8007194:	bf44      	itt	mi
 8007196:	2320      	movmi	r3, #32
 8007198:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800719c:	0711      	lsls	r1, r2, #28
 800719e:	bf44      	itt	mi
 80071a0:	232b      	movmi	r3, #43	; 0x2b
 80071a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80071a6:	f89a 3000 	ldrb.w	r3, [sl]
 80071aa:	2b2a      	cmp	r3, #42	; 0x2a
 80071ac:	d015      	beq.n	80071da <_svfiprintf_r+0xf6>
 80071ae:	4654      	mov	r4, sl
 80071b0:	2000      	movs	r0, #0
 80071b2:	f04f 0c0a 	mov.w	ip, #10
 80071b6:	9a07      	ldr	r2, [sp, #28]
 80071b8:	4621      	mov	r1, r4
 80071ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80071be:	3b30      	subs	r3, #48	; 0x30
 80071c0:	2b09      	cmp	r3, #9
 80071c2:	d94e      	bls.n	8007262 <_svfiprintf_r+0x17e>
 80071c4:	b1b0      	cbz	r0, 80071f4 <_svfiprintf_r+0x110>
 80071c6:	9207      	str	r2, [sp, #28]
 80071c8:	e014      	b.n	80071f4 <_svfiprintf_r+0x110>
 80071ca:	eba0 0308 	sub.w	r3, r0, r8
 80071ce:	fa09 f303 	lsl.w	r3, r9, r3
 80071d2:	4313      	orrs	r3, r2
 80071d4:	46a2      	mov	sl, r4
 80071d6:	9304      	str	r3, [sp, #16]
 80071d8:	e7d2      	b.n	8007180 <_svfiprintf_r+0x9c>
 80071da:	9b03      	ldr	r3, [sp, #12]
 80071dc:	1d19      	adds	r1, r3, #4
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	9103      	str	r1, [sp, #12]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	bfbb      	ittet	lt
 80071e6:	425b      	neglt	r3, r3
 80071e8:	f042 0202 	orrlt.w	r2, r2, #2
 80071ec:	9307      	strge	r3, [sp, #28]
 80071ee:	9307      	strlt	r3, [sp, #28]
 80071f0:	bfb8      	it	lt
 80071f2:	9204      	strlt	r2, [sp, #16]
 80071f4:	7823      	ldrb	r3, [r4, #0]
 80071f6:	2b2e      	cmp	r3, #46	; 0x2e
 80071f8:	d10c      	bne.n	8007214 <_svfiprintf_r+0x130>
 80071fa:	7863      	ldrb	r3, [r4, #1]
 80071fc:	2b2a      	cmp	r3, #42	; 0x2a
 80071fe:	d135      	bne.n	800726c <_svfiprintf_r+0x188>
 8007200:	9b03      	ldr	r3, [sp, #12]
 8007202:	3402      	adds	r4, #2
 8007204:	1d1a      	adds	r2, r3, #4
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	9203      	str	r2, [sp, #12]
 800720a:	2b00      	cmp	r3, #0
 800720c:	bfb8      	it	lt
 800720e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007212:	9305      	str	r3, [sp, #20]
 8007214:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80072e0 <_svfiprintf_r+0x1fc>
 8007218:	2203      	movs	r2, #3
 800721a:	4650      	mov	r0, sl
 800721c:	7821      	ldrb	r1, [r4, #0]
 800721e:	f000 f9f7 	bl	8007610 <memchr>
 8007222:	b140      	cbz	r0, 8007236 <_svfiprintf_r+0x152>
 8007224:	2340      	movs	r3, #64	; 0x40
 8007226:	eba0 000a 	sub.w	r0, r0, sl
 800722a:	fa03 f000 	lsl.w	r0, r3, r0
 800722e:	9b04      	ldr	r3, [sp, #16]
 8007230:	3401      	adds	r4, #1
 8007232:	4303      	orrs	r3, r0
 8007234:	9304      	str	r3, [sp, #16]
 8007236:	f814 1b01 	ldrb.w	r1, [r4], #1
 800723a:	2206      	movs	r2, #6
 800723c:	4825      	ldr	r0, [pc, #148]	; (80072d4 <_svfiprintf_r+0x1f0>)
 800723e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007242:	f000 f9e5 	bl	8007610 <memchr>
 8007246:	2800      	cmp	r0, #0
 8007248:	d038      	beq.n	80072bc <_svfiprintf_r+0x1d8>
 800724a:	4b23      	ldr	r3, [pc, #140]	; (80072d8 <_svfiprintf_r+0x1f4>)
 800724c:	bb1b      	cbnz	r3, 8007296 <_svfiprintf_r+0x1b2>
 800724e:	9b03      	ldr	r3, [sp, #12]
 8007250:	3307      	adds	r3, #7
 8007252:	f023 0307 	bic.w	r3, r3, #7
 8007256:	3308      	adds	r3, #8
 8007258:	9303      	str	r3, [sp, #12]
 800725a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800725c:	4433      	add	r3, r6
 800725e:	9309      	str	r3, [sp, #36]	; 0x24
 8007260:	e767      	b.n	8007132 <_svfiprintf_r+0x4e>
 8007262:	460c      	mov	r4, r1
 8007264:	2001      	movs	r0, #1
 8007266:	fb0c 3202 	mla	r2, ip, r2, r3
 800726a:	e7a5      	b.n	80071b8 <_svfiprintf_r+0xd4>
 800726c:	2300      	movs	r3, #0
 800726e:	f04f 0c0a 	mov.w	ip, #10
 8007272:	4619      	mov	r1, r3
 8007274:	3401      	adds	r4, #1
 8007276:	9305      	str	r3, [sp, #20]
 8007278:	4620      	mov	r0, r4
 800727a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800727e:	3a30      	subs	r2, #48	; 0x30
 8007280:	2a09      	cmp	r2, #9
 8007282:	d903      	bls.n	800728c <_svfiprintf_r+0x1a8>
 8007284:	2b00      	cmp	r3, #0
 8007286:	d0c5      	beq.n	8007214 <_svfiprintf_r+0x130>
 8007288:	9105      	str	r1, [sp, #20]
 800728a:	e7c3      	b.n	8007214 <_svfiprintf_r+0x130>
 800728c:	4604      	mov	r4, r0
 800728e:	2301      	movs	r3, #1
 8007290:	fb0c 2101 	mla	r1, ip, r1, r2
 8007294:	e7f0      	b.n	8007278 <_svfiprintf_r+0x194>
 8007296:	ab03      	add	r3, sp, #12
 8007298:	9300      	str	r3, [sp, #0]
 800729a:	462a      	mov	r2, r5
 800729c:	4638      	mov	r0, r7
 800729e:	4b0f      	ldr	r3, [pc, #60]	; (80072dc <_svfiprintf_r+0x1f8>)
 80072a0:	a904      	add	r1, sp, #16
 80072a2:	f3af 8000 	nop.w
 80072a6:	1c42      	adds	r2, r0, #1
 80072a8:	4606      	mov	r6, r0
 80072aa:	d1d6      	bne.n	800725a <_svfiprintf_r+0x176>
 80072ac:	89ab      	ldrh	r3, [r5, #12]
 80072ae:	065b      	lsls	r3, r3, #25
 80072b0:	f53f af2c 	bmi.w	800710c <_svfiprintf_r+0x28>
 80072b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80072b6:	b01d      	add	sp, #116	; 0x74
 80072b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072bc:	ab03      	add	r3, sp, #12
 80072be:	9300      	str	r3, [sp, #0]
 80072c0:	462a      	mov	r2, r5
 80072c2:	4638      	mov	r0, r7
 80072c4:	4b05      	ldr	r3, [pc, #20]	; (80072dc <_svfiprintf_r+0x1f8>)
 80072c6:	a904      	add	r1, sp, #16
 80072c8:	f000 f87c 	bl	80073c4 <_printf_i>
 80072cc:	e7eb      	b.n	80072a6 <_svfiprintf_r+0x1c2>
 80072ce:	bf00      	nop
 80072d0:	08007962 	.word	0x08007962
 80072d4:	0800796c 	.word	0x0800796c
 80072d8:	00000000 	.word	0x00000000
 80072dc:	0800702d 	.word	0x0800702d
 80072e0:	08007968 	.word	0x08007968

080072e4 <_printf_common>:
 80072e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072e8:	4616      	mov	r6, r2
 80072ea:	4699      	mov	r9, r3
 80072ec:	688a      	ldr	r2, [r1, #8]
 80072ee:	690b      	ldr	r3, [r1, #16]
 80072f0:	4607      	mov	r7, r0
 80072f2:	4293      	cmp	r3, r2
 80072f4:	bfb8      	it	lt
 80072f6:	4613      	movlt	r3, r2
 80072f8:	6033      	str	r3, [r6, #0]
 80072fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80072fe:	460c      	mov	r4, r1
 8007300:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007304:	b10a      	cbz	r2, 800730a <_printf_common+0x26>
 8007306:	3301      	adds	r3, #1
 8007308:	6033      	str	r3, [r6, #0]
 800730a:	6823      	ldr	r3, [r4, #0]
 800730c:	0699      	lsls	r1, r3, #26
 800730e:	bf42      	ittt	mi
 8007310:	6833      	ldrmi	r3, [r6, #0]
 8007312:	3302      	addmi	r3, #2
 8007314:	6033      	strmi	r3, [r6, #0]
 8007316:	6825      	ldr	r5, [r4, #0]
 8007318:	f015 0506 	ands.w	r5, r5, #6
 800731c:	d106      	bne.n	800732c <_printf_common+0x48>
 800731e:	f104 0a19 	add.w	sl, r4, #25
 8007322:	68e3      	ldr	r3, [r4, #12]
 8007324:	6832      	ldr	r2, [r6, #0]
 8007326:	1a9b      	subs	r3, r3, r2
 8007328:	42ab      	cmp	r3, r5
 800732a:	dc28      	bgt.n	800737e <_printf_common+0x9a>
 800732c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007330:	1e13      	subs	r3, r2, #0
 8007332:	6822      	ldr	r2, [r4, #0]
 8007334:	bf18      	it	ne
 8007336:	2301      	movne	r3, #1
 8007338:	0692      	lsls	r2, r2, #26
 800733a:	d42d      	bmi.n	8007398 <_printf_common+0xb4>
 800733c:	4649      	mov	r1, r9
 800733e:	4638      	mov	r0, r7
 8007340:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007344:	47c0      	blx	r8
 8007346:	3001      	adds	r0, #1
 8007348:	d020      	beq.n	800738c <_printf_common+0xa8>
 800734a:	6823      	ldr	r3, [r4, #0]
 800734c:	68e5      	ldr	r5, [r4, #12]
 800734e:	f003 0306 	and.w	r3, r3, #6
 8007352:	2b04      	cmp	r3, #4
 8007354:	bf18      	it	ne
 8007356:	2500      	movne	r5, #0
 8007358:	6832      	ldr	r2, [r6, #0]
 800735a:	f04f 0600 	mov.w	r6, #0
 800735e:	68a3      	ldr	r3, [r4, #8]
 8007360:	bf08      	it	eq
 8007362:	1aad      	subeq	r5, r5, r2
 8007364:	6922      	ldr	r2, [r4, #16]
 8007366:	bf08      	it	eq
 8007368:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800736c:	4293      	cmp	r3, r2
 800736e:	bfc4      	itt	gt
 8007370:	1a9b      	subgt	r3, r3, r2
 8007372:	18ed      	addgt	r5, r5, r3
 8007374:	341a      	adds	r4, #26
 8007376:	42b5      	cmp	r5, r6
 8007378:	d11a      	bne.n	80073b0 <_printf_common+0xcc>
 800737a:	2000      	movs	r0, #0
 800737c:	e008      	b.n	8007390 <_printf_common+0xac>
 800737e:	2301      	movs	r3, #1
 8007380:	4652      	mov	r2, sl
 8007382:	4649      	mov	r1, r9
 8007384:	4638      	mov	r0, r7
 8007386:	47c0      	blx	r8
 8007388:	3001      	adds	r0, #1
 800738a:	d103      	bne.n	8007394 <_printf_common+0xb0>
 800738c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007390:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007394:	3501      	adds	r5, #1
 8007396:	e7c4      	b.n	8007322 <_printf_common+0x3e>
 8007398:	2030      	movs	r0, #48	; 0x30
 800739a:	18e1      	adds	r1, r4, r3
 800739c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80073a0:	1c5a      	adds	r2, r3, #1
 80073a2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80073a6:	4422      	add	r2, r4
 80073a8:	3302      	adds	r3, #2
 80073aa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80073ae:	e7c5      	b.n	800733c <_printf_common+0x58>
 80073b0:	2301      	movs	r3, #1
 80073b2:	4622      	mov	r2, r4
 80073b4:	4649      	mov	r1, r9
 80073b6:	4638      	mov	r0, r7
 80073b8:	47c0      	blx	r8
 80073ba:	3001      	adds	r0, #1
 80073bc:	d0e6      	beq.n	800738c <_printf_common+0xa8>
 80073be:	3601      	adds	r6, #1
 80073c0:	e7d9      	b.n	8007376 <_printf_common+0x92>
	...

080073c4 <_printf_i>:
 80073c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80073c8:	460c      	mov	r4, r1
 80073ca:	7e27      	ldrb	r7, [r4, #24]
 80073cc:	4691      	mov	r9, r2
 80073ce:	2f78      	cmp	r7, #120	; 0x78
 80073d0:	4680      	mov	r8, r0
 80073d2:	469a      	mov	sl, r3
 80073d4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80073d6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80073da:	d807      	bhi.n	80073ec <_printf_i+0x28>
 80073dc:	2f62      	cmp	r7, #98	; 0x62
 80073de:	d80a      	bhi.n	80073f6 <_printf_i+0x32>
 80073e0:	2f00      	cmp	r7, #0
 80073e2:	f000 80d9 	beq.w	8007598 <_printf_i+0x1d4>
 80073e6:	2f58      	cmp	r7, #88	; 0x58
 80073e8:	f000 80a4 	beq.w	8007534 <_printf_i+0x170>
 80073ec:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80073f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80073f4:	e03a      	b.n	800746c <_printf_i+0xa8>
 80073f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80073fa:	2b15      	cmp	r3, #21
 80073fc:	d8f6      	bhi.n	80073ec <_printf_i+0x28>
 80073fe:	a001      	add	r0, pc, #4	; (adr r0, 8007404 <_printf_i+0x40>)
 8007400:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007404:	0800745d 	.word	0x0800745d
 8007408:	08007471 	.word	0x08007471
 800740c:	080073ed 	.word	0x080073ed
 8007410:	080073ed 	.word	0x080073ed
 8007414:	080073ed 	.word	0x080073ed
 8007418:	080073ed 	.word	0x080073ed
 800741c:	08007471 	.word	0x08007471
 8007420:	080073ed 	.word	0x080073ed
 8007424:	080073ed 	.word	0x080073ed
 8007428:	080073ed 	.word	0x080073ed
 800742c:	080073ed 	.word	0x080073ed
 8007430:	0800757f 	.word	0x0800757f
 8007434:	080074a1 	.word	0x080074a1
 8007438:	08007561 	.word	0x08007561
 800743c:	080073ed 	.word	0x080073ed
 8007440:	080073ed 	.word	0x080073ed
 8007444:	080075a1 	.word	0x080075a1
 8007448:	080073ed 	.word	0x080073ed
 800744c:	080074a1 	.word	0x080074a1
 8007450:	080073ed 	.word	0x080073ed
 8007454:	080073ed 	.word	0x080073ed
 8007458:	08007569 	.word	0x08007569
 800745c:	680b      	ldr	r3, [r1, #0]
 800745e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007462:	1d1a      	adds	r2, r3, #4
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	600a      	str	r2, [r1, #0]
 8007468:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800746c:	2301      	movs	r3, #1
 800746e:	e0a4      	b.n	80075ba <_printf_i+0x1f6>
 8007470:	6825      	ldr	r5, [r4, #0]
 8007472:	6808      	ldr	r0, [r1, #0]
 8007474:	062e      	lsls	r6, r5, #24
 8007476:	f100 0304 	add.w	r3, r0, #4
 800747a:	d50a      	bpl.n	8007492 <_printf_i+0xce>
 800747c:	6805      	ldr	r5, [r0, #0]
 800747e:	600b      	str	r3, [r1, #0]
 8007480:	2d00      	cmp	r5, #0
 8007482:	da03      	bge.n	800748c <_printf_i+0xc8>
 8007484:	232d      	movs	r3, #45	; 0x2d
 8007486:	426d      	negs	r5, r5
 8007488:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800748c:	230a      	movs	r3, #10
 800748e:	485e      	ldr	r0, [pc, #376]	; (8007608 <_printf_i+0x244>)
 8007490:	e019      	b.n	80074c6 <_printf_i+0x102>
 8007492:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007496:	6805      	ldr	r5, [r0, #0]
 8007498:	600b      	str	r3, [r1, #0]
 800749a:	bf18      	it	ne
 800749c:	b22d      	sxthne	r5, r5
 800749e:	e7ef      	b.n	8007480 <_printf_i+0xbc>
 80074a0:	680b      	ldr	r3, [r1, #0]
 80074a2:	6825      	ldr	r5, [r4, #0]
 80074a4:	1d18      	adds	r0, r3, #4
 80074a6:	6008      	str	r0, [r1, #0]
 80074a8:	0628      	lsls	r0, r5, #24
 80074aa:	d501      	bpl.n	80074b0 <_printf_i+0xec>
 80074ac:	681d      	ldr	r5, [r3, #0]
 80074ae:	e002      	b.n	80074b6 <_printf_i+0xf2>
 80074b0:	0669      	lsls	r1, r5, #25
 80074b2:	d5fb      	bpl.n	80074ac <_printf_i+0xe8>
 80074b4:	881d      	ldrh	r5, [r3, #0]
 80074b6:	2f6f      	cmp	r7, #111	; 0x6f
 80074b8:	bf0c      	ite	eq
 80074ba:	2308      	moveq	r3, #8
 80074bc:	230a      	movne	r3, #10
 80074be:	4852      	ldr	r0, [pc, #328]	; (8007608 <_printf_i+0x244>)
 80074c0:	2100      	movs	r1, #0
 80074c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80074c6:	6866      	ldr	r6, [r4, #4]
 80074c8:	2e00      	cmp	r6, #0
 80074ca:	bfa8      	it	ge
 80074cc:	6821      	ldrge	r1, [r4, #0]
 80074ce:	60a6      	str	r6, [r4, #8]
 80074d0:	bfa4      	itt	ge
 80074d2:	f021 0104 	bicge.w	r1, r1, #4
 80074d6:	6021      	strge	r1, [r4, #0]
 80074d8:	b90d      	cbnz	r5, 80074de <_printf_i+0x11a>
 80074da:	2e00      	cmp	r6, #0
 80074dc:	d04d      	beq.n	800757a <_printf_i+0x1b6>
 80074de:	4616      	mov	r6, r2
 80074e0:	fbb5 f1f3 	udiv	r1, r5, r3
 80074e4:	fb03 5711 	mls	r7, r3, r1, r5
 80074e8:	5dc7      	ldrb	r7, [r0, r7]
 80074ea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80074ee:	462f      	mov	r7, r5
 80074f0:	42bb      	cmp	r3, r7
 80074f2:	460d      	mov	r5, r1
 80074f4:	d9f4      	bls.n	80074e0 <_printf_i+0x11c>
 80074f6:	2b08      	cmp	r3, #8
 80074f8:	d10b      	bne.n	8007512 <_printf_i+0x14e>
 80074fa:	6823      	ldr	r3, [r4, #0]
 80074fc:	07df      	lsls	r7, r3, #31
 80074fe:	d508      	bpl.n	8007512 <_printf_i+0x14e>
 8007500:	6923      	ldr	r3, [r4, #16]
 8007502:	6861      	ldr	r1, [r4, #4]
 8007504:	4299      	cmp	r1, r3
 8007506:	bfde      	ittt	le
 8007508:	2330      	movle	r3, #48	; 0x30
 800750a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800750e:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8007512:	1b92      	subs	r2, r2, r6
 8007514:	6122      	str	r2, [r4, #16]
 8007516:	464b      	mov	r3, r9
 8007518:	4621      	mov	r1, r4
 800751a:	4640      	mov	r0, r8
 800751c:	f8cd a000 	str.w	sl, [sp]
 8007520:	aa03      	add	r2, sp, #12
 8007522:	f7ff fedf 	bl	80072e4 <_printf_common>
 8007526:	3001      	adds	r0, #1
 8007528:	d14c      	bne.n	80075c4 <_printf_i+0x200>
 800752a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800752e:	b004      	add	sp, #16
 8007530:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007534:	4834      	ldr	r0, [pc, #208]	; (8007608 <_printf_i+0x244>)
 8007536:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800753a:	680e      	ldr	r6, [r1, #0]
 800753c:	6823      	ldr	r3, [r4, #0]
 800753e:	f856 5b04 	ldr.w	r5, [r6], #4
 8007542:	061f      	lsls	r7, r3, #24
 8007544:	600e      	str	r6, [r1, #0]
 8007546:	d514      	bpl.n	8007572 <_printf_i+0x1ae>
 8007548:	07d9      	lsls	r1, r3, #31
 800754a:	bf44      	itt	mi
 800754c:	f043 0320 	orrmi.w	r3, r3, #32
 8007550:	6023      	strmi	r3, [r4, #0]
 8007552:	b91d      	cbnz	r5, 800755c <_printf_i+0x198>
 8007554:	6823      	ldr	r3, [r4, #0]
 8007556:	f023 0320 	bic.w	r3, r3, #32
 800755a:	6023      	str	r3, [r4, #0]
 800755c:	2310      	movs	r3, #16
 800755e:	e7af      	b.n	80074c0 <_printf_i+0xfc>
 8007560:	6823      	ldr	r3, [r4, #0]
 8007562:	f043 0320 	orr.w	r3, r3, #32
 8007566:	6023      	str	r3, [r4, #0]
 8007568:	2378      	movs	r3, #120	; 0x78
 800756a:	4828      	ldr	r0, [pc, #160]	; (800760c <_printf_i+0x248>)
 800756c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007570:	e7e3      	b.n	800753a <_printf_i+0x176>
 8007572:	065e      	lsls	r6, r3, #25
 8007574:	bf48      	it	mi
 8007576:	b2ad      	uxthmi	r5, r5
 8007578:	e7e6      	b.n	8007548 <_printf_i+0x184>
 800757a:	4616      	mov	r6, r2
 800757c:	e7bb      	b.n	80074f6 <_printf_i+0x132>
 800757e:	680b      	ldr	r3, [r1, #0]
 8007580:	6826      	ldr	r6, [r4, #0]
 8007582:	1d1d      	adds	r5, r3, #4
 8007584:	6960      	ldr	r0, [r4, #20]
 8007586:	600d      	str	r5, [r1, #0]
 8007588:	0635      	lsls	r5, r6, #24
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	d501      	bpl.n	8007592 <_printf_i+0x1ce>
 800758e:	6018      	str	r0, [r3, #0]
 8007590:	e002      	b.n	8007598 <_printf_i+0x1d4>
 8007592:	0671      	lsls	r1, r6, #25
 8007594:	d5fb      	bpl.n	800758e <_printf_i+0x1ca>
 8007596:	8018      	strh	r0, [r3, #0]
 8007598:	2300      	movs	r3, #0
 800759a:	4616      	mov	r6, r2
 800759c:	6123      	str	r3, [r4, #16]
 800759e:	e7ba      	b.n	8007516 <_printf_i+0x152>
 80075a0:	680b      	ldr	r3, [r1, #0]
 80075a2:	1d1a      	adds	r2, r3, #4
 80075a4:	600a      	str	r2, [r1, #0]
 80075a6:	681e      	ldr	r6, [r3, #0]
 80075a8:	2100      	movs	r1, #0
 80075aa:	4630      	mov	r0, r6
 80075ac:	6862      	ldr	r2, [r4, #4]
 80075ae:	f000 f82f 	bl	8007610 <memchr>
 80075b2:	b108      	cbz	r0, 80075b8 <_printf_i+0x1f4>
 80075b4:	1b80      	subs	r0, r0, r6
 80075b6:	6060      	str	r0, [r4, #4]
 80075b8:	6863      	ldr	r3, [r4, #4]
 80075ba:	6123      	str	r3, [r4, #16]
 80075bc:	2300      	movs	r3, #0
 80075be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80075c2:	e7a8      	b.n	8007516 <_printf_i+0x152>
 80075c4:	4632      	mov	r2, r6
 80075c6:	4649      	mov	r1, r9
 80075c8:	4640      	mov	r0, r8
 80075ca:	6923      	ldr	r3, [r4, #16]
 80075cc:	47d0      	blx	sl
 80075ce:	3001      	adds	r0, #1
 80075d0:	d0ab      	beq.n	800752a <_printf_i+0x166>
 80075d2:	6823      	ldr	r3, [r4, #0]
 80075d4:	079b      	lsls	r3, r3, #30
 80075d6:	d413      	bmi.n	8007600 <_printf_i+0x23c>
 80075d8:	68e0      	ldr	r0, [r4, #12]
 80075da:	9b03      	ldr	r3, [sp, #12]
 80075dc:	4298      	cmp	r0, r3
 80075de:	bfb8      	it	lt
 80075e0:	4618      	movlt	r0, r3
 80075e2:	e7a4      	b.n	800752e <_printf_i+0x16a>
 80075e4:	2301      	movs	r3, #1
 80075e6:	4632      	mov	r2, r6
 80075e8:	4649      	mov	r1, r9
 80075ea:	4640      	mov	r0, r8
 80075ec:	47d0      	blx	sl
 80075ee:	3001      	adds	r0, #1
 80075f0:	d09b      	beq.n	800752a <_printf_i+0x166>
 80075f2:	3501      	adds	r5, #1
 80075f4:	68e3      	ldr	r3, [r4, #12]
 80075f6:	9903      	ldr	r1, [sp, #12]
 80075f8:	1a5b      	subs	r3, r3, r1
 80075fa:	42ab      	cmp	r3, r5
 80075fc:	dcf2      	bgt.n	80075e4 <_printf_i+0x220>
 80075fe:	e7eb      	b.n	80075d8 <_printf_i+0x214>
 8007600:	2500      	movs	r5, #0
 8007602:	f104 0619 	add.w	r6, r4, #25
 8007606:	e7f5      	b.n	80075f4 <_printf_i+0x230>
 8007608:	08007973 	.word	0x08007973
 800760c:	08007984 	.word	0x08007984

08007610 <memchr>:
 8007610:	4603      	mov	r3, r0
 8007612:	b510      	push	{r4, lr}
 8007614:	b2c9      	uxtb	r1, r1
 8007616:	4402      	add	r2, r0
 8007618:	4293      	cmp	r3, r2
 800761a:	4618      	mov	r0, r3
 800761c:	d101      	bne.n	8007622 <memchr+0x12>
 800761e:	2000      	movs	r0, #0
 8007620:	e003      	b.n	800762a <memchr+0x1a>
 8007622:	7804      	ldrb	r4, [r0, #0]
 8007624:	3301      	adds	r3, #1
 8007626:	428c      	cmp	r4, r1
 8007628:	d1f6      	bne.n	8007618 <memchr+0x8>
 800762a:	bd10      	pop	{r4, pc}

0800762c <memcpy>:
 800762c:	440a      	add	r2, r1
 800762e:	4291      	cmp	r1, r2
 8007630:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007634:	d100      	bne.n	8007638 <memcpy+0xc>
 8007636:	4770      	bx	lr
 8007638:	b510      	push	{r4, lr}
 800763a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800763e:	4291      	cmp	r1, r2
 8007640:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007644:	d1f9      	bne.n	800763a <memcpy+0xe>
 8007646:	bd10      	pop	{r4, pc}

08007648 <memmove>:
 8007648:	4288      	cmp	r0, r1
 800764a:	b510      	push	{r4, lr}
 800764c:	eb01 0402 	add.w	r4, r1, r2
 8007650:	d902      	bls.n	8007658 <memmove+0x10>
 8007652:	4284      	cmp	r4, r0
 8007654:	4623      	mov	r3, r4
 8007656:	d807      	bhi.n	8007668 <memmove+0x20>
 8007658:	1e43      	subs	r3, r0, #1
 800765a:	42a1      	cmp	r1, r4
 800765c:	d008      	beq.n	8007670 <memmove+0x28>
 800765e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007662:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007666:	e7f8      	b.n	800765a <memmove+0x12>
 8007668:	4601      	mov	r1, r0
 800766a:	4402      	add	r2, r0
 800766c:	428a      	cmp	r2, r1
 800766e:	d100      	bne.n	8007672 <memmove+0x2a>
 8007670:	bd10      	pop	{r4, pc}
 8007672:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007676:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800767a:	e7f7      	b.n	800766c <memmove+0x24>

0800767c <_free_r>:
 800767c:	b538      	push	{r3, r4, r5, lr}
 800767e:	4605      	mov	r5, r0
 8007680:	2900      	cmp	r1, #0
 8007682:	d043      	beq.n	800770c <_free_r+0x90>
 8007684:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007688:	1f0c      	subs	r4, r1, #4
 800768a:	2b00      	cmp	r3, #0
 800768c:	bfb8      	it	lt
 800768e:	18e4      	addlt	r4, r4, r3
 8007690:	f000 f8d0 	bl	8007834 <__malloc_lock>
 8007694:	4a1e      	ldr	r2, [pc, #120]	; (8007710 <_free_r+0x94>)
 8007696:	6813      	ldr	r3, [r2, #0]
 8007698:	4610      	mov	r0, r2
 800769a:	b933      	cbnz	r3, 80076aa <_free_r+0x2e>
 800769c:	6063      	str	r3, [r4, #4]
 800769e:	6014      	str	r4, [r2, #0]
 80076a0:	4628      	mov	r0, r5
 80076a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076a6:	f000 b8cb 	b.w	8007840 <__malloc_unlock>
 80076aa:	42a3      	cmp	r3, r4
 80076ac:	d90a      	bls.n	80076c4 <_free_r+0x48>
 80076ae:	6821      	ldr	r1, [r4, #0]
 80076b0:	1862      	adds	r2, r4, r1
 80076b2:	4293      	cmp	r3, r2
 80076b4:	bf01      	itttt	eq
 80076b6:	681a      	ldreq	r2, [r3, #0]
 80076b8:	685b      	ldreq	r3, [r3, #4]
 80076ba:	1852      	addeq	r2, r2, r1
 80076bc:	6022      	streq	r2, [r4, #0]
 80076be:	6063      	str	r3, [r4, #4]
 80076c0:	6004      	str	r4, [r0, #0]
 80076c2:	e7ed      	b.n	80076a0 <_free_r+0x24>
 80076c4:	461a      	mov	r2, r3
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	b10b      	cbz	r3, 80076ce <_free_r+0x52>
 80076ca:	42a3      	cmp	r3, r4
 80076cc:	d9fa      	bls.n	80076c4 <_free_r+0x48>
 80076ce:	6811      	ldr	r1, [r2, #0]
 80076d0:	1850      	adds	r0, r2, r1
 80076d2:	42a0      	cmp	r0, r4
 80076d4:	d10b      	bne.n	80076ee <_free_r+0x72>
 80076d6:	6820      	ldr	r0, [r4, #0]
 80076d8:	4401      	add	r1, r0
 80076da:	1850      	adds	r0, r2, r1
 80076dc:	4283      	cmp	r3, r0
 80076de:	6011      	str	r1, [r2, #0]
 80076e0:	d1de      	bne.n	80076a0 <_free_r+0x24>
 80076e2:	6818      	ldr	r0, [r3, #0]
 80076e4:	685b      	ldr	r3, [r3, #4]
 80076e6:	4401      	add	r1, r0
 80076e8:	6011      	str	r1, [r2, #0]
 80076ea:	6053      	str	r3, [r2, #4]
 80076ec:	e7d8      	b.n	80076a0 <_free_r+0x24>
 80076ee:	d902      	bls.n	80076f6 <_free_r+0x7a>
 80076f0:	230c      	movs	r3, #12
 80076f2:	602b      	str	r3, [r5, #0]
 80076f4:	e7d4      	b.n	80076a0 <_free_r+0x24>
 80076f6:	6820      	ldr	r0, [r4, #0]
 80076f8:	1821      	adds	r1, r4, r0
 80076fa:	428b      	cmp	r3, r1
 80076fc:	bf01      	itttt	eq
 80076fe:	6819      	ldreq	r1, [r3, #0]
 8007700:	685b      	ldreq	r3, [r3, #4]
 8007702:	1809      	addeq	r1, r1, r0
 8007704:	6021      	streq	r1, [r4, #0]
 8007706:	6063      	str	r3, [r4, #4]
 8007708:	6054      	str	r4, [r2, #4]
 800770a:	e7c9      	b.n	80076a0 <_free_r+0x24>
 800770c:	bd38      	pop	{r3, r4, r5, pc}
 800770e:	bf00      	nop
 8007710:	20000440 	.word	0x20000440

08007714 <_malloc_r>:
 8007714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007716:	1ccd      	adds	r5, r1, #3
 8007718:	f025 0503 	bic.w	r5, r5, #3
 800771c:	3508      	adds	r5, #8
 800771e:	2d0c      	cmp	r5, #12
 8007720:	bf38      	it	cc
 8007722:	250c      	movcc	r5, #12
 8007724:	2d00      	cmp	r5, #0
 8007726:	4606      	mov	r6, r0
 8007728:	db01      	blt.n	800772e <_malloc_r+0x1a>
 800772a:	42a9      	cmp	r1, r5
 800772c:	d903      	bls.n	8007736 <_malloc_r+0x22>
 800772e:	230c      	movs	r3, #12
 8007730:	6033      	str	r3, [r6, #0]
 8007732:	2000      	movs	r0, #0
 8007734:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007736:	f000 f87d 	bl	8007834 <__malloc_lock>
 800773a:	4921      	ldr	r1, [pc, #132]	; (80077c0 <_malloc_r+0xac>)
 800773c:	680a      	ldr	r2, [r1, #0]
 800773e:	4614      	mov	r4, r2
 8007740:	b99c      	cbnz	r4, 800776a <_malloc_r+0x56>
 8007742:	4f20      	ldr	r7, [pc, #128]	; (80077c4 <_malloc_r+0xb0>)
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	b923      	cbnz	r3, 8007752 <_malloc_r+0x3e>
 8007748:	4621      	mov	r1, r4
 800774a:	4630      	mov	r0, r6
 800774c:	f000 f862 	bl	8007814 <_sbrk_r>
 8007750:	6038      	str	r0, [r7, #0]
 8007752:	4629      	mov	r1, r5
 8007754:	4630      	mov	r0, r6
 8007756:	f000 f85d 	bl	8007814 <_sbrk_r>
 800775a:	1c43      	adds	r3, r0, #1
 800775c:	d123      	bne.n	80077a6 <_malloc_r+0x92>
 800775e:	230c      	movs	r3, #12
 8007760:	4630      	mov	r0, r6
 8007762:	6033      	str	r3, [r6, #0]
 8007764:	f000 f86c 	bl	8007840 <__malloc_unlock>
 8007768:	e7e3      	b.n	8007732 <_malloc_r+0x1e>
 800776a:	6823      	ldr	r3, [r4, #0]
 800776c:	1b5b      	subs	r3, r3, r5
 800776e:	d417      	bmi.n	80077a0 <_malloc_r+0x8c>
 8007770:	2b0b      	cmp	r3, #11
 8007772:	d903      	bls.n	800777c <_malloc_r+0x68>
 8007774:	6023      	str	r3, [r4, #0]
 8007776:	441c      	add	r4, r3
 8007778:	6025      	str	r5, [r4, #0]
 800777a:	e004      	b.n	8007786 <_malloc_r+0x72>
 800777c:	6863      	ldr	r3, [r4, #4]
 800777e:	42a2      	cmp	r2, r4
 8007780:	bf0c      	ite	eq
 8007782:	600b      	streq	r3, [r1, #0]
 8007784:	6053      	strne	r3, [r2, #4]
 8007786:	4630      	mov	r0, r6
 8007788:	f000 f85a 	bl	8007840 <__malloc_unlock>
 800778c:	f104 000b 	add.w	r0, r4, #11
 8007790:	1d23      	adds	r3, r4, #4
 8007792:	f020 0007 	bic.w	r0, r0, #7
 8007796:	1ac2      	subs	r2, r0, r3
 8007798:	d0cc      	beq.n	8007734 <_malloc_r+0x20>
 800779a:	1a1b      	subs	r3, r3, r0
 800779c:	50a3      	str	r3, [r4, r2]
 800779e:	e7c9      	b.n	8007734 <_malloc_r+0x20>
 80077a0:	4622      	mov	r2, r4
 80077a2:	6864      	ldr	r4, [r4, #4]
 80077a4:	e7cc      	b.n	8007740 <_malloc_r+0x2c>
 80077a6:	1cc4      	adds	r4, r0, #3
 80077a8:	f024 0403 	bic.w	r4, r4, #3
 80077ac:	42a0      	cmp	r0, r4
 80077ae:	d0e3      	beq.n	8007778 <_malloc_r+0x64>
 80077b0:	1a21      	subs	r1, r4, r0
 80077b2:	4630      	mov	r0, r6
 80077b4:	f000 f82e 	bl	8007814 <_sbrk_r>
 80077b8:	3001      	adds	r0, #1
 80077ba:	d1dd      	bne.n	8007778 <_malloc_r+0x64>
 80077bc:	e7cf      	b.n	800775e <_malloc_r+0x4a>
 80077be:	bf00      	nop
 80077c0:	20000440 	.word	0x20000440
 80077c4:	20000444 	.word	0x20000444

080077c8 <_realloc_r>:
 80077c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077ca:	4607      	mov	r7, r0
 80077cc:	4614      	mov	r4, r2
 80077ce:	460e      	mov	r6, r1
 80077d0:	b921      	cbnz	r1, 80077dc <_realloc_r+0x14>
 80077d2:	4611      	mov	r1, r2
 80077d4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80077d8:	f7ff bf9c 	b.w	8007714 <_malloc_r>
 80077dc:	b922      	cbnz	r2, 80077e8 <_realloc_r+0x20>
 80077de:	f7ff ff4d 	bl	800767c <_free_r>
 80077e2:	4625      	mov	r5, r4
 80077e4:	4628      	mov	r0, r5
 80077e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80077e8:	f000 f830 	bl	800784c <_malloc_usable_size_r>
 80077ec:	42a0      	cmp	r0, r4
 80077ee:	d20f      	bcs.n	8007810 <_realloc_r+0x48>
 80077f0:	4621      	mov	r1, r4
 80077f2:	4638      	mov	r0, r7
 80077f4:	f7ff ff8e 	bl	8007714 <_malloc_r>
 80077f8:	4605      	mov	r5, r0
 80077fa:	2800      	cmp	r0, #0
 80077fc:	d0f2      	beq.n	80077e4 <_realloc_r+0x1c>
 80077fe:	4631      	mov	r1, r6
 8007800:	4622      	mov	r2, r4
 8007802:	f7ff ff13 	bl	800762c <memcpy>
 8007806:	4631      	mov	r1, r6
 8007808:	4638      	mov	r0, r7
 800780a:	f7ff ff37 	bl	800767c <_free_r>
 800780e:	e7e9      	b.n	80077e4 <_realloc_r+0x1c>
 8007810:	4635      	mov	r5, r6
 8007812:	e7e7      	b.n	80077e4 <_realloc_r+0x1c>

08007814 <_sbrk_r>:
 8007814:	b538      	push	{r3, r4, r5, lr}
 8007816:	2300      	movs	r3, #0
 8007818:	4d05      	ldr	r5, [pc, #20]	; (8007830 <_sbrk_r+0x1c>)
 800781a:	4604      	mov	r4, r0
 800781c:	4608      	mov	r0, r1
 800781e:	602b      	str	r3, [r5, #0]
 8007820:	f000 f81e 	bl	8007860 <_sbrk>
 8007824:	1c43      	adds	r3, r0, #1
 8007826:	d102      	bne.n	800782e <_sbrk_r+0x1a>
 8007828:	682b      	ldr	r3, [r5, #0]
 800782a:	b103      	cbz	r3, 800782e <_sbrk_r+0x1a>
 800782c:	6023      	str	r3, [r4, #0]
 800782e:	bd38      	pop	{r3, r4, r5, pc}
 8007830:	20000d88 	.word	0x20000d88

08007834 <__malloc_lock>:
 8007834:	4801      	ldr	r0, [pc, #4]	; (800783c <__malloc_lock+0x8>)
 8007836:	f000 b811 	b.w	800785c <__retarget_lock_acquire_recursive>
 800783a:	bf00      	nop
 800783c:	20000d90 	.word	0x20000d90

08007840 <__malloc_unlock>:
 8007840:	4801      	ldr	r0, [pc, #4]	; (8007848 <__malloc_unlock+0x8>)
 8007842:	f000 b80c 	b.w	800785e <__retarget_lock_release_recursive>
 8007846:	bf00      	nop
 8007848:	20000d90 	.word	0x20000d90

0800784c <_malloc_usable_size_r>:
 800784c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007850:	1f18      	subs	r0, r3, #4
 8007852:	2b00      	cmp	r3, #0
 8007854:	bfbc      	itt	lt
 8007856:	580b      	ldrlt	r3, [r1, r0]
 8007858:	18c0      	addlt	r0, r0, r3
 800785a:	4770      	bx	lr

0800785c <__retarget_lock_acquire_recursive>:
 800785c:	4770      	bx	lr

0800785e <__retarget_lock_release_recursive>:
 800785e:	4770      	bx	lr

08007860 <_sbrk>:
 8007860:	4b04      	ldr	r3, [pc, #16]	; (8007874 <_sbrk+0x14>)
 8007862:	4602      	mov	r2, r0
 8007864:	6819      	ldr	r1, [r3, #0]
 8007866:	b909      	cbnz	r1, 800786c <_sbrk+0xc>
 8007868:	4903      	ldr	r1, [pc, #12]	; (8007878 <_sbrk+0x18>)
 800786a:	6019      	str	r1, [r3, #0]
 800786c:	6818      	ldr	r0, [r3, #0]
 800786e:	4402      	add	r2, r0
 8007870:	601a      	str	r2, [r3, #0]
 8007872:	4770      	bx	lr
 8007874:	20000448 	.word	0x20000448
 8007878:	20000d98 	.word	0x20000d98

0800787c <_init>:
 800787c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800787e:	bf00      	nop
 8007880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007882:	bc08      	pop	{r3}
 8007884:	469e      	mov	lr, r3
 8007886:	4770      	bx	lr

08007888 <_fini>:
 8007888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800788a:	bf00      	nop
 800788c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800788e:	bc08      	pop	{r3}
 8007890:	469e      	mov	lr, r3
 8007892:	4770      	bx	lr
