# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../traffic.srcs/sources_1/new/clock_enable.vhd" \
"../../../../traffic.srcs/sources_1/new/tlc.vhd" \
"../../../../traffic.srcs/sources_1/new/testbench.vhd" \

# Do not sort compile order
nosort
