Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 11 15:04:23 2020
| Host         : LAPTOP-DR5BCRPM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 101 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1045 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.187        0.000                      0                 1057        0.055        0.000                      0                 1057        3.000        0.000                       0                   225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 10.000}     20.000          50.000          
  clkout1    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0          13.187        0.000                      0                  230        0.055        0.000                      0                  230        9.500        0.000                       0                    95  
  clkout1          29.313        0.000                      0                  810        0.059        0.000                      0                  810       19.500        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1       clkout0            16.470        0.000                      0                   17        0.401        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    your_instance_name/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       13.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.187ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 2.826ns (45.632%)  route 3.367ns (54.368%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.601    -0.911    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.543 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[11]
                         net (fo=2, routed)           1.319     2.862    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[11]
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.124     2.986 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.839     3.825    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I0_O)        0.124     3.949 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.608     4.558    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.682 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.600     5.282    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X6Y19          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.506    18.511    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y19          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
                         clock pessimism              0.564    19.074    
                         clock uncertainty           -0.082    18.993    
    SLICE_X6Y19          FDSE (Setup_fdse_C_S)       -0.524    18.469    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         18.469    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                 13.187    

Slack (MET) :             13.187ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 2.826ns (45.632%)  route 3.367ns (54.368%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.601    -0.911    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.543 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[11]
                         net (fo=2, routed)           1.319     2.862    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[11]
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.124     2.986 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.839     3.825    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I0_O)        0.124     3.949 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.608     4.558    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.682 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.600     5.282    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X6Y19          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.506    18.511    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y19          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
                         clock pessimism              0.564    19.074    
                         clock uncertainty           -0.082    18.993    
    SLICE_X6Y19          FDSE (Setup_fdse_C_S)       -0.524    18.469    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         18.469    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                 13.187    

Slack (MET) :             13.187ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 2.826ns (45.632%)  route 3.367ns (54.368%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.601    -0.911    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.543 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[11]
                         net (fo=2, routed)           1.319     2.862    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[11]
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.124     2.986 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.839     3.825    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I0_O)        0.124     3.949 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.608     4.558    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.682 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.600     5.282    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X6Y19          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.506    18.511    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y19          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/C
                         clock pessimism              0.564    19.074    
                         clock uncertainty           -0.082    18.993    
    SLICE_X6Y19          FDSE (Setup_fdse_C_S)       -0.524    18.469    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         18.469    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                 13.187    

Slack (MET) :             13.187ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 2.826ns (45.632%)  route 3.367ns (54.368%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.601    -0.911    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.543 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[11]
                         net (fo=2, routed)           1.319     2.862    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[11]
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.124     2.986 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.839     3.825    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I0_O)        0.124     3.949 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.608     4.558    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.682 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.600     5.282    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X6Y19          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.506    18.511    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y19          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
                         clock pessimism              0.564    19.074    
                         clock uncertainty           -0.082    18.993    
    SLICE_X6Y19          FDSE (Setup_fdse_C_S)       -0.524    18.469    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         18.469    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                 13.187    

Slack (MET) :             13.208ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 2.826ns (43.618%)  route 3.653ns (56.382%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.601    -0.911    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.543 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[11]
                         net (fo=2, routed)           1.319     2.862    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[11]
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.124     2.986 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.839     3.825    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I0_O)        0.124     3.949 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.587     4.537    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.661 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          0.907     5.568    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y15          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.444    18.449    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y15          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.082    18.945    
    SLICE_X8Y15          FDRE (Setup_fdre_C_CE)      -0.169    18.776    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                 13.208    

Slack (MET) :             13.208ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 2.826ns (43.618%)  route 3.653ns (56.382%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.601    -0.911    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.543 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[11]
                         net (fo=2, routed)           1.319     2.862    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[11]
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.124     2.986 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.839     3.825    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I0_O)        0.124     3.949 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.587     4.537    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.661 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          0.907     5.568    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y15          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.444    18.449    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y15          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.082    18.945    
    SLICE_X8Y15          FDRE (Setup_fdre_C_CE)      -0.169    18.776    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                 13.208    

Slack (MET) :             13.208ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 2.826ns (43.618%)  route 3.653ns (56.382%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.601    -0.911    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.543 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[11]
                         net (fo=2, routed)           1.319     2.862    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[11]
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.124     2.986 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.839     3.825    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I0_O)        0.124     3.949 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.587     4.537    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.661 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          0.907     5.568    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y15          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.444    18.449    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y15          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.082    18.945    
    SLICE_X8Y15          FDRE (Setup_fdre_C_CE)      -0.169    18.776    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                 13.208    

Slack (MET) :             13.208ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 2.826ns (43.618%)  route 3.653ns (56.382%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.601    -0.911    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.543 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[11]
                         net (fo=2, routed)           1.319     2.862    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[11]
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.124     2.986 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.839     3.825    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I0_O)        0.124     3.949 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.587     4.537    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.661 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          0.907     5.568    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y15          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.444    18.449    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y15          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.082    18.945    
    SLICE_X8Y15          FDRE (Setup_fdre_C_CE)      -0.169    18.776    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                 13.208    

Slack (MET) :             13.208ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 2.826ns (43.618%)  route 3.653ns (56.382%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.601    -0.911    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.543 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[11]
                         net (fo=2, routed)           1.319     2.862    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[11]
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.124     2.986 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.839     3.825    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I0_O)        0.124     3.949 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.587     4.537    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.661 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          0.907     5.568    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y15          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.444    18.449    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y15          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.082    18.945    
    SLICE_X8Y15          FDRE (Setup_fdre_C_CE)      -0.169    18.776    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                 13.208    

Slack (MET) :             13.208ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 2.826ns (43.618%)  route 3.653ns (56.382%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.601    -0.911    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.543 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[11]
                         net (fo=2, routed)           1.319     2.862    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[11]
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.124     2.986 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.839     3.825    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I0_O)        0.124     3.949 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.587     4.537    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.661 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          0.907     5.568    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y15          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.444    18.449    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y15          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.082    18.945    
    SLICE_X8Y15          FDRE (Setup_fdre_C_CE)      -0.169    18.776    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                 13.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.374%)  route 0.150ns (51.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.562    -0.619    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y15          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.150    -0.328    Inst_ov7670_controller/Inst_ov7670_registers/address[3]
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.869    -0.820    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.383    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.869%)  route 0.210ns (56.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.561    -0.620    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y16         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=1, routed)           0.210    -0.247    Inst_ov7670_controller/Inst_ov7670_registers/address[2]
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.869    -0.820    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.274    -0.546    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.363    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.112%)  route 0.239ns (62.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.562    -0.619    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X11Y15         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=1, routed)           0.239    -0.239    Inst_ov7670_controller/Inst_ov7670_registers/address[0]
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.869    -0.820    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.274    -0.546    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.363    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.529%)  route 0.204ns (61.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.562    -0.619    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y15          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=1, routed)           0.204    -0.287    Inst_ov7670_controller/Inst_ov7670_registers/address[6]
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.869    -0.820    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.436    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.079%)  route 0.208ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.562    -0.619    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y15          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/Q
                         net (fo=1, routed)           0.208    -0.283    Inst_ov7670_controller/Inst_ov7670_registers/address[5]
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.869    -0.820    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130    -0.436    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.881%)  route 0.263ns (65.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.562    -0.619    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y15          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/Q
                         net (fo=1, routed)           0.263    -0.215    Inst_ov7670_controller/Inst_ov7670_registers/address[4]
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.869    -0.820    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.383    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.473%)  route 0.262ns (61.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.561    -0.620    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y16         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/Q
                         net (fo=1, routed)           0.262    -0.194    Inst_ov7670_controller/Inst_ov7670_registers/address[1]
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.869    -0.820    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y6          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.274    -0.546    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.363    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.562    -0.619    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X11Y15         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]/Q
                         net (fo=7, routed)           0.133    -0.346    Inst_ov7670_controller/Inst_ov7670_registers/address_reg__0[0]
    SLICE_X10Y15         LUT4 (Prop_lut4_I1_O)        0.048    -0.298 r  Inst_ov7670_controller/Inst_ov7670_registers/address_rep[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.298    Inst_ov7670_controller/Inst_ov7670_registers/address_rep[3]_i_1_n_0
    SLICE_X10Y15         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.830    -0.860    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y15         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.123    -0.483    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.559    -0.622    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y18          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/Q
                         net (fo=1, routed)           0.140    -0.341    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[26]
    SLICE_X8Y18          LUT2 (Prop_lut2_I0_O)        0.045    -0.296 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    Inst_ov7670_controller/Inst_i2c_sender/data_sr[27]_i_1_n_0
    SLICE_X8Y18          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.827    -0.863    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y18          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[27]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X8Y18          FDRE (Hold_fdre_C_D)         0.120    -0.489    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[27]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.559    -0.622    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y18          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[27]/Q
                         net (fo=1, routed)           0.116    -0.342    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[27]
    SLICE_X9Y18          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.827    -0.863    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y18          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X9Y18          FDRE (Hold_fdre_C_D)         0.070    -0.539    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y6      Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    your_instance_name/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y18      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X4Y19      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X4Y19      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X6Y19      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X6Y19      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X6Y19      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X6Y19      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y16      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y16      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y15      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y15      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y15      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y15      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y15      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y15      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y15      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y15      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y19      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y19      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X6Y19      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X6Y19      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X6Y19      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X6Y19      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y19      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y19      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y19      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y19      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       29.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.313ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.769ns  (logic 0.670ns (6.859%)  route 9.099ns (93.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.467 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.566    -0.946    Inst_Address_Generator/CLK_25
    SLICE_X38Y48         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.839     0.411    Inst_Address_Generator/val_reg[17]
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.152     0.563 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          8.260     8.823    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.462    38.467    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.484    38.950    
                         clock uncertainty           -0.091    38.859    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.723    38.136    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                 29.313    

Slack (MET) :             29.326ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.762ns  (logic 0.670ns (6.863%)  route 9.092ns (93.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.566    -0.946    Inst_Address_Generator/CLK_25
    SLICE_X38Y48         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.839     0.411    Inst_Address_Generator/val_reg[17]
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.152     0.563 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          8.253     8.816    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.468    38.473    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.484    38.956    
                         clock uncertainty           -0.091    38.865    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.723    38.142    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.142    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                 29.326    

Slack (MET) :             29.372ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        10.005ns  (logic 1.002ns (10.015%)  route 9.003ns (89.985%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.482 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.566    -0.946    Inst_Address_Generator/CLK_25
    SLICE_X38Y48         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.839     0.411    Inst_Address_Generator/val_reg[17]
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.152     0.563 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          7.579     8.142    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X58Y62         LUT5 (Prop_lut5_I1_O)        0.332     8.474 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__25/O
                         net (fo=1, routed)           0.585     9.059    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.477    38.482    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    38.965    
                         clock uncertainty           -0.091    38.874    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.431    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.431    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                 29.372    

Slack (MET) :             29.701ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 0.670ns (7.138%)  route 8.716ns (92.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.566    -0.946    Inst_Address_Generator/CLK_25
    SLICE_X38Y48         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.839     0.411    Inst_Address_Generator/val_reg[17]
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.152     0.563 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          7.878     8.441    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y14         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.468    38.473    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.484    38.956    
                         clock uncertainty           -0.091    38.865    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.723    38.142    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.142    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                 29.701    

Slack (MET) :             29.737ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 1.002ns (10.393%)  route 8.639ns (89.607%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.484 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.566    -0.946    Inst_Address_Generator/CLK_25
    SLICE_X38Y48         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.839     0.411    Inst_Address_Generator/val_reg[17]
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.152     0.563 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          7.216     7.779    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X58Y57         LUT5 (Prop_lut5_I4_O)        0.332     8.111 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__20/O
                         net (fo=1, routed)           0.585     8.696    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y11         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.479    38.484    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    38.967    
                         clock uncertainty           -0.091    38.876    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.433    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                 29.737    

Slack (MET) :             29.880ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.212ns  (logic 0.670ns (7.273%)  route 8.542ns (92.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.566    -0.946    Inst_Address_Generator/CLK_25
    SLICE_X38Y48         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.839     0.411    Inst_Address_Generator/val_reg[17]
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.152     0.563 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          7.704     8.267    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y13         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.473    38.478    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.484    38.961    
                         clock uncertainty           -0.091    38.870    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.723    38.147    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.147    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                 29.880    

Slack (MET) :             30.317ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 1.002ns (11.056%)  route 8.061ns (88.944%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.566    -0.946    Inst_Address_Generator/CLK_25
    SLICE_X38Y48         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.839     0.411    Inst_Address_Generator/val_reg[17]
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.152     0.563 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          6.637     7.200    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X58Y52         LUT5 (Prop_lut5_I2_O)        0.332     7.532 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__21/O
                         net (fo=1, routed)           0.585     8.117    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y10         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.480    38.485    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    38.968    
                         clock uncertainty           -0.091    38.877    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.434    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                 30.317    

Slack (MET) :             31.442ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.747ns  (logic 0.670ns (8.648%)  route 7.077ns (91.352%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.494 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.566    -0.946    Inst_Address_Generator/CLK_25
    SLICE_X38Y48         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.839     0.411    Inst_Address_Generator/val_reg[17]
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.152     0.563 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          6.238     6.802    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y9          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.490    38.494    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.564    39.058    
                         clock uncertainty           -0.091    38.967    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.723    38.244    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.244    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                 31.442    

Slack (MET) :             31.545ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.925ns  (logic 1.002ns (12.643%)  route 6.923ns (87.357%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.566    -0.946    Inst_Address_Generator/CLK_25
    SLICE_X38Y48         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.839     0.411    Inst_Address_Generator/val_reg[17]
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.152     0.563 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          4.653     5.217    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X58Y25         LUT3 (Prop_lut3_I1_O)        0.332     5.549 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_79/O
                         net (fo=1, routed)           1.431     6.980    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_63
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.491    38.495    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.564    39.059    
                         clock uncertainty           -0.091    38.968    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.525    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.525    
                         arrival time                          -6.980    
  -------------------------------------------------------------------
                         slack                                 31.545    

Slack (MET) :             31.725ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 0.670ns (8.979%)  route 6.792ns (91.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.566    -0.946    Inst_Address_Generator/CLK_25
    SLICE_X38Y48         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.839     0.411    Inst_Address_Generator/val_reg[17]
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.152     0.563 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          5.954     6.517    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y8          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.488    38.492    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.564    39.056    
                         clock uncertainty           -0.091    38.965    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.723    38.242    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.242    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                 31.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.224%)  route 0.224ns (57.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y50         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=45, routed)          0.224    -0.231    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X42Y43         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.833    -0.857    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y43         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.508    -0.348    
    SLICE_X42Y43         FDRE (Hold_fdre_C_D)         0.059    -0.289    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.996%)  route 0.286ns (67.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X36Y51         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          0.286    -0.192    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X32Y46         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y46         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.066    -0.283    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vsync_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.984%)  route 0.317ns (63.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.563    -0.618    Inst_VGA/CLK_25
    SLICE_X43Y46         FDRE                                         r  Inst_VGA/Vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  Inst_VGA/Vcnt_reg[7]/Q
                         net (fo=8, routed)           0.119    -0.358    Inst_VGA/Vcnt_reg__0[7]
    SLICE_X41Y46         LUT4 (Prop_lut4_I2_O)        0.045    -0.313 r  Inst_VGA/Vsync_i_1/O
                         net (fo=2, routed)           0.198    -0.115    Inst_VGA/Vsync_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vsync_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_VGA/CLK_25
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vsync_reg_lopt_replica/C
                         clock pessimism              0.503    -0.355    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.059    -0.296    Inst_VGA/Vsync_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_debounce/c_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.999%)  route 0.119ns (39.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.588    -0.593    Inst_debounce/CLK_25
    SLICE_X4Y16          FDRE                                         r  Inst_debounce/c_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Inst_debounce/c_reg[22]/Q
                         net (fo=2, routed)           0.119    -0.333    Inst_debounce/c_reg[22]
    SLICE_X5Y15          LUT5 (Prop_lut5_I2_O)        0.045    -0.288 r  Inst_debounce/o_i_1/O
                         net (fo=1, routed)           0.000    -0.288    Inst_debounce/o_i_1_n_0
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.858    -0.832    Inst_debounce/CLK_25
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/C
                         clock pessimism              0.253    -0.578    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.091    -0.487    Inst_debounce/o_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.864%)  route 0.154ns (52.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y48         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.154    -0.323    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X32Y46         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y46         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.070    -0.532    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.937%)  route 0.172ns (48.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK_25
    SLICE_X43Y47         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_VGA/Vcnt_reg[4]/Q
                         net (fo=12, routed)          0.172    -0.304    Inst_VGA/Vcnt_reg__0[4]
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  Inst_VGA/Vcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    Inst_VGA/plusOp__0[8]
    SLICE_X42Y46         FDRE                                         r  Inst_VGA/Vcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.833    -0.857    Inst_VGA/CLK_25
    SLICE_X42Y46         FDRE                                         r  Inst_VGA/Vcnt_reg[8]/C
                         clock pessimism              0.254    -0.602    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.121    -0.481    Inst_VGA/Vcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.903%)  route 0.357ns (63.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_Address_Generator/CLK_25
    SLICE_X38Y47         FDRE                                         r  Inst_Address_Generator/val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Inst_Address_Generator/val_reg[13]/Q
                         net (fo=8, routed)           0.156    -0.297    Inst_Address_Generator/val_reg[13]
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.045    -0.252 r  Inst_Address_Generator/Inst_frame_buffer_i_21/O
                         net (fo=45, routed)          0.201    -0.051    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X32Y48         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.833    -0.857    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y48         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.503    -0.353    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.070    -0.283    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.247ns (69.723%)  route 0.107ns (30.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK_25
    SLICE_X42Y48         FDRE                                         r  Inst_VGA/Hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  Inst_VGA/Hcnt_reg[3]/Q
                         net (fo=5, routed)           0.107    -0.362    Inst_VGA/Hcnt_reg__0[3]
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.099    -0.263 r  Inst_VGA/Hcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    Inst_VGA/Hcnt[5]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.834    -0.856    Inst_VGA/CLK_25
    SLICE_X42Y48         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.121    -0.496    Inst_VGA/Hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK_25
    SLICE_X43Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_VGA/Hcnt_reg[8]/Q
                         net (fo=5, routed)           0.145    -0.331    Inst_VGA/Hcnt_reg__0[8]
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.286 r  Inst_VGA/Hcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    Inst_VGA/plusOp[8]
    SLICE_X43Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.834    -0.856    Inst_VGA/CLK_25
    SLICE_X43Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.092    -0.525    Inst_VGA/Hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.807%)  route 0.172ns (45.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.563    -0.618    Inst_VGA/CLK_25
    SLICE_X42Y46         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Inst_VGA/Vcnt_reg[5]/Q
                         net (fo=11, routed)          0.172    -0.282    Inst_VGA/Vcnt_reg__0[5]
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.237 r  Inst_VGA/Vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    Inst_VGA/plusOp__0[5]
    SLICE_X42Y46         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.833    -0.857    Inst_VGA/CLK_25
    SLICE_X42Y46         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.121    -0.497    Inst_VGA/Vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y2      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y15     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y13     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y3      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y14     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y31     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y44     Inst_Address_Generator/val_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y44     Inst_Address_Generator/val_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y32     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y32     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y46     Inst_Address_Generator/val_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y46     Inst_Address_Generator/val_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y46     Inst_Address_Generator/val_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y46     Inst_Address_Generator/val_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y44     Inst_Address_Generator/val_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y31     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y31     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y44     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y44     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y32     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y46     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y46     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y46     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y46     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y47     Inst_Address_Generator/val_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       16.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.470ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.054%)  route 2.070ns (81.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.628    -0.884    Inst_debounce/CLK_25
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          2.070     1.642    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y16         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.444    18.449    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y16         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.211    18.636    
    SLICE_X10Y16         FDRE (Setup_fdre_C_R)       -0.524    18.112    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]
  -------------------------------------------------------------------
                         required time                         18.112    
                         arrival time                          -1.642    
  -------------------------------------------------------------------
                         slack                                 16.470    

Slack (MET) :             16.470ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.054%)  route 2.070ns (81.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.628    -0.884    Inst_debounce/CLK_25
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          2.070     1.642    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y16         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.444    18.449    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y16         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[2]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.211    18.636    
    SLICE_X10Y16         FDRE (Setup_fdre_C_R)       -0.524    18.112    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[2]
  -------------------------------------------------------------------
                         required time                         18.112    
                         arrival time                          -1.642    
  -------------------------------------------------------------------
                         slack                                 16.470    

Slack (MET) :             16.470ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.054%)  route 2.070ns (81.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.628    -0.884    Inst_debounce/CLK_25
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          2.070     1.642    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y16         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.444    18.449    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y16         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.211    18.636    
    SLICE_X10Y16         FDRE (Setup_fdre_C_R)       -0.524    18.112    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         18.112    
                         arrival time                          -1.642    
  -------------------------------------------------------------------
                         slack                                 16.470    

Slack (MET) :             16.470ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.054%)  route 2.070ns (81.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.628    -0.884    Inst_debounce/CLK_25
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          2.070     1.642    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y16         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.444    18.449    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y16         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.211    18.636    
    SLICE_X10Y16         FDRE (Setup_fdre_C_R)       -0.524    18.112    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         18.112    
                         arrival time                          -1.642    
  -------------------------------------------------------------------
                         slack                                 16.470    

Slack (MET) :             16.601ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.456ns (19.035%)  route 1.940ns (80.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.628    -0.884    Inst_debounce/CLK_25
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.940     1.512    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y15         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.445    18.450    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y15         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.211    18.637    
    SLICE_X10Y15         FDRE (Setup_fdre_C_R)       -0.524    18.113    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]
  -------------------------------------------------------------------
                         required time                         18.113    
                         arrival time                          -1.512    
  -------------------------------------------------------------------
                         slack                                 16.601    

Slack (MET) :             16.601ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.456ns (19.035%)  route 1.940ns (80.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.628    -0.884    Inst_debounce/CLK_25
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.940     1.512    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y15         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.445    18.450    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y15         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.211    18.637    
    SLICE_X10Y15         FDRE (Setup_fdre_C_R)       -0.524    18.113    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]
  -------------------------------------------------------------------
                         required time                         18.113    
                         arrival time                          -1.512    
  -------------------------------------------------------------------
                         slack                                 16.601    

Slack (MET) :             16.601ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.456ns (19.035%)  route 1.940ns (80.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.628    -0.884    Inst_debounce/CLK_25
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.940     1.512    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y15         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.445    18.450    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y15         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[5]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.211    18.637    
    SLICE_X10Y15         FDRE (Setup_fdre_C_R)       -0.524    18.113    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[5]
  -------------------------------------------------------------------
                         required time                         18.113    
                         arrival time                          -1.512    
  -------------------------------------------------------------------
                         slack                                 16.601    

Slack (MET) :             16.696ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.456ns (19.035%)  route 1.940ns (80.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.628    -0.884    Inst_debounce/CLK_25
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.940     1.512    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X11Y15         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.445    18.450    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X11Y15         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.211    18.637    
    SLICE_X11Y15         FDRE (Setup_fdre_C_R)       -0.429    18.208    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]
  -------------------------------------------------------------------
                         required time                         18.208    
                         arrival time                          -1.512    
  -------------------------------------------------------------------
                         slack                                 16.696    

Slack (MET) :             16.696ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.456ns (19.035%)  route 1.940ns (80.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.628    -0.884    Inst_debounce/CLK_25
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.940     1.512    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X11Y15         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.445    18.450    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X11Y15         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.211    18.637    
    SLICE_X11Y15         FDRE (Setup_fdre_C_R)       -0.429    18.208    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         18.208    
                         arrival time                          -1.512    
  -------------------------------------------------------------------
                         slack                                 16.696    

Slack (MET) :             17.034ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.456ns (22.176%)  route 1.600ns (77.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.691    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.628    -0.884    Inst_debounce/CLK_25
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.600     1.173    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y15          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.550    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.444    18.449    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y15          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.211    18.636    
    SLICE_X9Y15          FDRE (Setup_fdre_C_R)       -0.429    18.207    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]
  -------------------------------------------------------------------
                         required time                         18.207    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                 17.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.141ns (15.999%)  route 0.740ns (84.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.589    -0.592    Inst_debounce/CLK_25
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.740     0.289    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y15          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.830    -0.860    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y15          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.211    -0.094    
    SLICE_X9Y15          FDRE (Hold_fdre_C_R)        -0.018    -0.112    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.141ns (15.999%)  route 0.740ns (84.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.589    -0.592    Inst_debounce/CLK_25
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.740     0.289    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y15          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.830    -0.860    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y15          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[7]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.211    -0.094    
    SLICE_X9Y15          FDRE (Hold_fdre_C_R)        -0.018    -0.112    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.141ns (15.999%)  route 0.740ns (84.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.589    -0.592    Inst_debounce/CLK_25
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.740     0.289    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y15          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.830    -0.860    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y15          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.211    -0.094    
    SLICE_X9Y15          FDRE (Hold_fdre_C_R)        -0.018    -0.112    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.141ns (15.999%)  route 0.740ns (84.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.589    -0.592    Inst_debounce/CLK_25
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.740     0.289    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y15          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.830    -0.860    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y15          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.211    -0.094    
    SLICE_X9Y15          FDRE (Hold_fdre_C_R)        -0.018    -0.112    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.141ns (15.999%)  route 0.740ns (84.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.589    -0.592    Inst_debounce/CLK_25
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.740     0.289    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y15          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.830    -0.860    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y15          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.211    -0.094    
    SLICE_X9Y15          FDRE (Hold_fdre_C_R)        -0.018    -0.112    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.141ns (15.999%)  route 0.740ns (84.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.589    -0.592    Inst_debounce/CLK_25
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.740     0.289    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y15          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.830    -0.860    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y15          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.211    -0.094    
    SLICE_X9Y15          FDRE (Hold_fdre_C_R)        -0.018    -0.112    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.141ns (15.999%)  route 0.740ns (84.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.589    -0.592    Inst_debounce/CLK_25
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.740     0.289    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y15          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.830    -0.860    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y15          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.211    -0.094    
    SLICE_X9Y15          FDRE (Hold_fdre_C_R)        -0.018    -0.112    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.141ns (14.343%)  route 0.842ns (85.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.589    -0.592    Inst_debounce/CLK_25
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.842     0.391    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y17          FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.828    -0.862    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y17          FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.211    -0.096    
    SLICE_X9Y17          FDCE (Hold_fdce_C_D)         0.070    -0.026    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.141ns (13.830%)  route 0.879ns (86.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.589    -0.592    Inst_debounce/CLK_25
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.879     0.427    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y15         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.830    -0.860    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y15         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.211    -0.094    
    SLICE_X10Y15         FDRE (Hold_fdre_C_R)         0.009    -0.085    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.141ns (13.830%)  route 0.879ns (86.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.589    -0.592    Inst_debounce/CLK_25
    SLICE_X5Y15          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.879     0.427    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y15         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.830    -0.860    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y15         FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.211    -0.094    
    SLICE_X10Y15         FDRE (Hold_fdre_C_R)         0.009    -0.085    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.512    





