#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_011BE8C8 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
v011FF2D0_0 .var "p_clk", 0 0;
v011FED50_0 .var "p_i_ce", 0 0;
v011FEB98_0 .net "p_o_pc", 31 0, v011FDEA8_0; 1 drivers
v011FF170_0 .var "p_rst", 0 0;
v011FF380_0 .net "p_wb_data", 31 0, L_011FFEB8; 1 drivers
S_011BE268 .scope task, "reset" "reset" 2 28, 2 28, S_011BE8C8;
 .timescale 0 0;
v011FEAE8_0 .var/i "counter", 31 0;
E_011B4188 .event posedge, v011F93F8_0;
TD_tb.reset ;
    %set/v v011FF170_0, 0, 1;
    %load/v 8, v011FEAE8_0, 32;
T_0.0 %cmp/s 0, 8, 32;
    %jmp/0xz T_0.1, 5;
    %add 8, 1, 32;
    %wait E_011B4188;
    %jmp T_0.0;
T_0.1 ;
    %delay 5, 0;
    %set/v v011FF170_0, 1, 1;
    %end;
S_011BE378 .scope module, "p" "processor" 2 10, 3 7, S_011BE8C8;
 .timescale 0 0;
v011FEEB0_0 .net "c_d_o_ALUSrc", 0 0, v011B3C88_0; 1 drivers
v011FF010_0 .net "c_d_o_Branch", 0 0, v011B3DE8_0; 1 drivers
v011FF3D8_0 .net "c_d_o_MemRead", 0 0, v011B3D90_0; 1 drivers
v011FF0C0_0 .net "c_d_o_MemWrite", 0 0, v011B3E40_0; 1 drivers
v011FF278_0 .net "c_d_o_MemtoReg", 0 0, v011B3E98_0; 1 drivers
v011FF430_0 .net "c_d_o_RegDst", 0 0, v011B3EF0_0; 1 drivers
v011FEBF0_0 .net "c_d_o_RegWrite", 0 0, v011F8F28_0; 1 drivers
v011FEC48_0 .net "d_c_o_opcode", 5 0, v011FCBC0_0; 1 drivers
v011FE9E0_0 .net "p_clk", 0 0, v011FF2D0_0; 1 drivers
v011FEA38_0 .net "p_i_ce", 0 0, v011FED50_0; 1 drivers
v011FF068_0 .alias "p_o_pc", 31 0, v011FEB98_0;
v011FF118_0 .net "p_rst", 0 0, v011FF170_0; 1 drivers
v011FEDA8_0 .alias "p_wb_data", 31 0, v011FF380_0;
S_011BEEA0 .scope module, "d" "datapath" 3 16, 4 8, S_011BE378;
 .timescale 0 0;
v011FDE50_0 .alias "d_clk", 0 0, v011FE9E0_0;
v011FE378_0 .alias "d_i_ALUSrc", 0 0, v011FEEB0_0;
v011FE428_0 .alias "d_i_Branch", 0 0, v011FF010_0;
v011FD9D8_0 .alias "d_i_MemRead", 0 0, v011FF3D8_0;
v011FE530_0 .alias "d_i_MemWrite", 0 0, v011FF0C0_0;
v011FE7F0_0 .alias "d_i_MemtoReg", 0 0, v011FF278_0;
v011FE480_0 .alias "d_i_RegDst", 0 0, v011FF430_0;
v011FE690_0 .alias "d_i_RegWrite", 0 0, v011FEBF0_0;
v011FE848_0 .alias "d_i_ce", 0 0, v011FEA38_0;
v011FE5E0_0 .alias "d_rst", 0 0, v011FF118_0;
v011FE638_0 .net "ds_es_o_ce", 0 0, v011FC698_0; 1 drivers
v011FE6E8_0 .net "ds_es_o_data_rs", 31 0, L_01201A08; 1 drivers
v011FE798_0 .net "ds_es_o_data_rt", 31 0, L_01201D88; 1 drivers
v011FE588_0 .net "ds_es_o_funct", 5 0, v011FC2D0_0; 1 drivers
v011FE4D8_0 .net "ds_es_o_imm", 15 0, v011FC8A8_0; 1 drivers
v011FE740_0 .alias "ds_es_o_opcode", 5 0, v011FEC48_0;
v011FE8A0_0 .net "es_is_change_pc", 0 0, L_012067E8; 1 drivers
v011FE8F8_0 .net "es_is_o_pc", 31 0, L_012002D8; 1 drivers
v011FEF08_0 .net "es_load_data", 31 0, L_01206938; 1 drivers
v011FECA0_0 .net "es_ms_alu_value", 31 0, v011FB4B8_0; 1 drivers
v011FEF60_0 .net "es_ms_o_ce", 0 0, v011FB460_0; 1 drivers
v011FEB40_0 .net "es_o_funct", 5 0, v011FB568_0; 1 drivers
v011FEA90_0 .net "es_o_opcode", 5 0, v011FB670_0; 1 drivers
v011FE988_0 .net "es_o_zero", 0 0, v011FB6C8_0; 1 drivers
v011FF1C8_0 .net "fs_ds_o_ce", 0 0, v011FE168_0; 1 drivers
v011FECF8_0 .net "fs_ds_o_instr", 31 0, v011FDB90_0; 1 drivers
v011FEFB8_0 .alias "fs_es_o_pc", 31 0, v011FEB98_0;
v011FEE58_0 .alias "write_back_data", 31 0, v011FF380_0;
L_011FFEB8 .functor MUXZ 32, v011FB4B8_0, L_01206938, v011B3E98_0, C4<>;
S_011BE840 .scope module, "is" "instruction_fetch" 4 28, 5 5, S_011BEEA0;
 .timescale 0 0;
v011FDAE0_0 .var "cur_pc", 31 0;
v011FDBE8_0 .alias "f_clk", 0 0, v011FE9E0_0;
v011FE270_0 .net "f_i_ack", 0 0, v011FE2C8_0; 1 drivers
v011FDB38_0 .alias "f_i_ce", 0 0, v011FEA38_0;
v011FE320_0 .alias "f_i_change_pc", 0 0, v011FE8A0_0;
v011FE0B8_0 .net "f_i_instr", 31 0, v011FDF00_0; 1 drivers
v011FDA30_0 .net "f_i_last", 0 0, v011FE218_0; 1 drivers
v011FE3D0_0 .alias "f_i_pc", 31 0, v011FE8F8_0;
v011FE168_0 .var "f_o_ce", 0 0;
v011FDB90_0 .var "f_o_instr", 31 0;
v011FDEA8_0 .var "f_o_pc", 31 0;
v011FDC40_0 .var "f_o_syn", 0 0;
v011FDDF8_0 .alias "f_rst", 0 0, v011FF118_0;
S_011BE1E0 .scope module, "t" "transmit" 5 21, 6 4, S_011BE840;
 .timescale 0 0;
v011FD980_0 .var/i "counter", 31 0;
v011FE110 .array "mem_instr", 4 0, 31 0;
v011FE060_0 .alias "t_clk", 0 0, v011FE9E0_0;
v011FDC98_0 .net "t_i_syn", 0 0, v011FDC40_0; 1 drivers
v011FE2C8_0 .var "t_o_ack", 0 0;
v011FDF00_0 .var "t_o_instr", 31 0;
v011FE218_0 .var "t_o_last", 0 0;
v011FDCF0_0 .alias "t_rst", 0 0, v011FF118_0;
E_011B4068/0 .event negedge, v011F9138_0;
E_011B4068/1 .event posedge, v011F93F8_0;
E_011B4068 .event/or E_011B4068/0, E_011B4068/1;
S_011BE950 .scope module, "ds" "decoder_stage" 4 43, 7 6, S_011BEEA0;
 .timescale 0 0;
P_01171374 .param/l "AWIDTH" 7 7, +C4<0101>;
P_01171388 .param/l "DWIDTH" 7 8, +C4<0100000>;
P_0117139C .param/l "IMM_WIDTH" 7 10, +C4<010000>;
P_011713B0 .param/l "IWIDTH" 7 9, +C4<0100000>;
v011FCDD0_0 .net "d_o_addr_rs", 4 0, v011FC278_0; 1 drivers
v011FD038_0 .net "d_o_addr_rt", 4 0, v011FC4E0_0; 1 drivers
v011FCE80_0 .alias "ds_clk", 0 0, v011FE9E0_0;
v011FCE28_0 .net "ds_i_addr_rd", 4 0, v011FC220_0; 1 drivers
v011FCFE0_0 .alias "ds_i_ce", 0 0, v011FF1C8_0;
v011FD090_0 .alias "ds_i_data_rd", 31 0, v011FF380_0;
v011FCD20_0 .alias "ds_i_instr", 31 0, v011FECF8_0;
v011FCCC8_0 .alias "ds_i_reg_dst", 0 0, v011FF430_0;
v011FD0E8_0 .alias "ds_i_reg_wr", 0 0, v011FEBF0_0;
v011FCD78_0 .alias "ds_o_ce", 0 0, v011FE638_0;
v011FDFB0_0 .alias "ds_o_data_rs", 31 0, v011FE6E8_0;
v011FE008_0 .alias "ds_o_data_rt", 31 0, v011FE798_0;
v011FDA88_0 .alias "ds_o_funct", 5 0, v011FE588_0;
v011FDDA0_0 .alias "ds_o_imm", 15 0, v011FE4D8_0;
v011FDF58_0 .alias "ds_o_opcode", 5 0, v011FEC48_0;
v011FDD48_0 .alias "ds_rst", 0 0, v011FF118_0;
v011FE1C0_0 .net "write_register", 4 0, L_012017D0; 1 drivers
L_012017D0 .functor MUXZ 5, v011FC4E0_0, v011FC220_0, v011B3EF0_0, C4<>;
S_011BE158 .scope module, "d" "decode" 7 29, 8 4, S_011BE950;
 .timescale 0 0;
v011FAD80_0 .net *"_s100", 5 0, C4<100000>; 1 drivers
v011FAEE0_0 .net *"_s104", 5 0, C4<100001>; 1 drivers
v011FADD8_0 .net *"_s108", 5 0, C4<100010>; 1 drivers
v011FAE30_0 .net *"_s112", 5 0, C4<100011>; 1 drivers
v011FAF90_0 .net *"_s116", 5 0, C4<100100>; 1 drivers
v011FB098_0 .net *"_s12", 6 0, L_011FF850; 1 drivers
v011FB250_0 .net *"_s15", 0 0, C4<0>; 1 drivers
v011FAE88_0 .net *"_s16", 6 0, C4<0000001>; 1 drivers
v011FAFE8_0 .net *"_s20", 6 0, L_011FF8A8; 1 drivers
v011FB040_0 .net *"_s23", 0 0, C4<0>; 1 drivers
v011FB148_0 .net *"_s24", 6 0, C4<0000010>; 1 drivers
v011FB1A0_0 .net *"_s28", 6 0, L_011FF900; 1 drivers
v011FB3B0_0 .net *"_s31", 0 0, C4<0>; 1 drivers
v011FB1F8_0 .net *"_s32", 6 0, C4<0000011>; 1 drivers
v011FB2A8_0 .net *"_s36", 6 0, L_011FF590; 1 drivers
v011FB300_0 .net *"_s39", 0 0, C4<0>; 1 drivers
v011FB358_0 .net *"_s4", 6 0, L_011FF328; 1 drivers
v011FB960_0 .net *"_s40", 6 0, C4<0001011>; 1 drivers
v011FBD80_0 .net *"_s44", 6 0, L_011FF538; 1 drivers
v011FBE30_0 .net *"_s47", 0 0, C4<0>; 1 drivers
v011FBFE8_0 .net *"_s48", 6 0, C4<0000100>; 1 drivers
v011FBB18_0 .net *"_s52", 6 0, L_011FF640; 1 drivers
v011FBE88_0 .net *"_s55", 0 0, C4<0>; 1 drivers
v011FBF90_0 .net *"_s56", 6 0, C4<0000101>; 1 drivers
v011FBBC8_0 .net *"_s60", 6 0, L_011FF7A0; 1 drivers
v011FC098_0 .net *"_s63", 0 0, C4<0>; 1 drivers
v011FBB70_0 .net *"_s64", 6 0, C4<0000110>; 1 drivers
v011FBC20_0 .net *"_s68", 6 0, L_01201300; 1 drivers
v011FBC78_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v011FBCD0_0 .net *"_s71", 0 0, C4<0>; 1 drivers
v011FBD28_0 .net *"_s72", 6 0, C4<0000111>; 1 drivers
v011FBA10_0 .net *"_s76", 6 0, L_01201460; 1 drivers
v011FB9B8_0 .net *"_s79", 0 0, C4<0>; 1 drivers
v011FBDD8_0 .net *"_s8", 6 0, C4<0000000>; 1 drivers
v011FBEE0_0 .net *"_s80", 6 0, C4<0001000>; 1 drivers
v011FBA68_0 .net *"_s84", 6 0, L_01201880; 1 drivers
v011FBF38_0 .net *"_s87", 0 0, C4<0>; 1 drivers
v011FC040_0 .net *"_s88", 6 0, C4<0001001>; 1 drivers
v011FBAC0_0 .net *"_s92", 6 0, L_01201510; 1 drivers
v011FC3D8_0 .net *"_s95", 0 0, C4<0>; 1 drivers
v011FC1C8_0 .net *"_s96", 6 0, C4<0001010>; 1 drivers
v011FC640_0 .alias "d_i_ce", 0 0, v011FF1C8_0;
v011FC328_0 .net "d_i_funct", 5 0, L_011FEE00; 1 drivers
v011FC170_0 .alias "d_i_instr", 31 0, v011FECF8_0;
v011FC9B0_0 .net "d_i_opcode", 5 0, L_011FF220; 1 drivers
v011FC220_0 .var "d_o_addr_rd", 4 0;
v011FC278_0 .var "d_o_addr_rs", 4 0;
v011FC4E0_0 .var "d_o_addr_rt", 4 0;
v011FC698_0 .var "d_o_ce", 0 0;
v011FC2D0_0 .var "d_o_funct", 5 0;
v011FC8A8_0 .var "d_o_imm", 15 0;
v011FCBC0_0 .var "d_o_opcode", 5 0;
v011FCA08_0 .net "funct", 5 0, L_012010F0; 1 drivers
v011FCB68_0 .net "funct_add", 0 0, L_01201040; 1 drivers
v011FCC18_0 .net "funct_and", 0 0, L_012014B8; 1 drivers
v011FC380_0 .net "funct_or", 0 0, L_01201568; 1 drivers
v011FC430_0 .net "funct_sub", 0 0, L_01201670; 1 drivers
v011FC850_0 .net "funct_xor", 0 0, L_01201778; 1 drivers
v011FC488_0 .net "imm", 15 0, L_012016C8; 1 drivers
v011FCA60_0 .net "op_addi", 0 0, L_011FF5E8; 1 drivers
v011FC538_0 .net "op_addiu", 0 0, L_011FF698; 1 drivers
v011FC7F8_0 .net "op_andi", 0 0, L_012013B0; 1 drivers
v011FC590_0 .net "op_beq", 0 0, L_011FF6F0; 1 drivers
v011FC748_0 .net "op_bne", 0 0, L_011FF488; 1 drivers
v011FC7A0_0 .net "op_load", 0 0, L_011FF7F8; 1 drivers
v011FC5E8_0 .net "op_ori", 0 0, L_012011A0; 1 drivers
v011FC6F0_0 .net "op_rtype", 0 0, L_011FF4E0; 1 drivers
v011FC900_0 .net "op_slti", 0 0, L_012015C0; 1 drivers
v011FC958_0 .net "op_sltiu", 0 0, L_01201720; 1 drivers
v011FCAB8_0 .net "op_store", 0 0, L_011FF748; 1 drivers
v011FCB10_0 .net "op_xori", 0 0, L_012018D8; 1 drivers
v011FCC70_0 .net "opcode", 5 0, L_01201408; 1 drivers
v011FCED8_0 .net "rd", 4 0, L_01201098; 1 drivers
v011FCF30_0 .net "rs", 4 0, L_01201358; 1 drivers
v011FCF88_0 .net "rt", 4 0, L_01201618; 1 drivers
E_011B4328/0 .event edge, v011FC640_0, v011FC6F0_0, v011FCF30_0, v011FCF88_0;
E_011B4328/1 .event edge, v011FCED8_0, v011FCC70_0, v011FCA08_0, v011FC7A0_0;
E_011B4328/2 .event edge, v011FCAB8_0, v011FC488_0, v011FC590_0, v011FC748_0;
E_011B4328/3 .event edge, v011FCA60_0, v011FC538_0, v011FC900_0, v011FC958_0;
E_011B4328/4 .event edge, v011FC7F8_0, v011FC5E8_0, v011FCB10_0;
E_011B4328 .event/or E_011B4328/0, E_011B4328/1, E_011B4328/2, E_011B4328/3, E_011B4328/4;
L_011FF220 .part v011FDB90_0, 26, 6;
L_011FEE00 .part v011FDB90_0, 0, 6;
L_011FF328 .concat [ 6 1 0 0], L_011FF220, C4<0>;
L_011FF4E0 .cmp/eq 7, L_011FF328, C4<0000000>;
L_011FF850 .concat [ 6 1 0 0], L_011FF220, C4<0>;
L_011FF7F8 .cmp/eq 7, L_011FF850, C4<0000001>;
L_011FF8A8 .concat [ 6 1 0 0], L_011FF220, C4<0>;
L_011FF748 .cmp/eq 7, L_011FF8A8, C4<0000010>;
L_011FF900 .concat [ 6 1 0 0], L_011FF220, C4<0>;
L_011FF6F0 .cmp/eq 7, L_011FF900, C4<0000011>;
L_011FF590 .concat [ 6 1 0 0], L_011FF220, C4<0>;
L_011FF488 .cmp/eq 7, L_011FF590, C4<0001011>;
L_011FF538 .concat [ 6 1 0 0], L_011FF220, C4<0>;
L_011FF5E8 .cmp/eq 7, L_011FF538, C4<0000100>;
L_011FF640 .concat [ 6 1 0 0], L_011FF220, C4<0>;
L_011FF698 .cmp/eq 7, L_011FF640, C4<0000101>;
L_011FF7A0 .concat [ 6 1 0 0], L_011FF220, C4<0>;
L_012015C0 .cmp/eq 7, L_011FF7A0, C4<0000110>;
L_01201300 .concat [ 6 1 0 0], L_011FF220, C4<0>;
L_01201720 .cmp/eq 7, L_01201300, C4<0000111>;
L_01201460 .concat [ 6 1 0 0], L_011FF220, C4<0>;
L_012013B0 .cmp/eq 7, L_01201460, C4<0001000>;
L_01201880 .concat [ 6 1 0 0], L_011FF220, C4<0>;
L_012011A0 .cmp/eq 7, L_01201880, C4<0001001>;
L_01201510 .concat [ 6 1 0 0], L_011FF220, C4<0>;
L_012018D8 .cmp/eq 7, L_01201510, C4<0001010>;
L_01201040 .cmp/eq 6, L_011FEE00, C4<100000>;
L_01201670 .cmp/eq 6, L_011FEE00, C4<100001>;
L_012014B8 .cmp/eq 6, L_011FEE00, C4<100010>;
L_01201568 .cmp/eq 6, L_011FEE00, C4<100011>;
L_01201778 .cmp/eq 6, L_011FEE00, C4<100100>;
L_01201358 .part v011FDB90_0, 21, 5;
L_01201618 .part v011FDB90_0, 16, 5;
L_01201098 .part v011FDB90_0, 11, 5;
L_01201408 .part v011FDB90_0, 26, 6;
L_012010F0 .part v011FDB90_0, 0, 6;
L_012016C8 .part v011FDB90_0, 0, 16;
S_011BEC80 .scope module, "r" "register" 7 44, 9 4, S_011BE950;
 .timescale 0 0;
L_01201A08 .functor BUFZ 32, L_01200F90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_01201D88 .functor BUFZ 32, L_012011F8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v011FAA10_0 .net *"_s0", 31 0, L_01200F90; 1 drivers
v011FB408_0 .net *"_s4", 31 0, L_012011F8; 1 drivers
v011FAD28 .array "data_reg", 0 31, 31 0;
v011FABC8_0 .var/i "i", 31 0;
v011FAB70_0 .alias "r_addr_in", 4 0, v011FE1C0_0;
v011FAAC0_0 .alias "r_addr_out1", 4 0, v011FCDD0_0;
v011FA960_0 .alias "r_addr_out2", 4 0, v011FD038_0;
v011FA9B8_0 .alias "r_clk", 0 0, v011FE9E0_0;
v011FAA68_0 .alias "r_data_in", 31 0, v011FF380_0;
v011FAC78_0 .alias "r_data_out1", 31 0, v011FE6E8_0;
v011FAB18_0 .alias "r_data_out2", 31 0, v011FE798_0;
v011FACD0_0 .alias "r_rst", 0 0, v011FF118_0;
v011FB0F0_0 .alias "r_wr_en", 0 0, v011FEBF0_0;
L_01200F90 .array/port v011FAD28, v011FC278_0;
L_012011F8 .array/port v011FAD28, v011FC4E0_0;
S_011BF0C0 .scope module, "es" "execute" 4 66, 10 7, S_011BEEA0;
 .timescale 0 0;
L_01206778 .functor AND 1, L_01200280, v011B3DE8_0, C4<1>, C4<1>;
L_01206388 .functor AND 1, L_01206778, L_011FFC50, C4<1>, C4<1>;
L_012065B8 .functor AND 1, L_01200018, v011B3DE8_0, C4<1>, C4<1>;
L_01206660 .functor AND 1, L_012065B8, L_011FFB48, C4<1>, C4<1>;
L_012062A8 .functor OR 1, L_01206388, L_01206660, C4<0>, C4<0>;
L_012067B0 .functor AND 1, v011FC698_0, L_012062A8, C4<1>, C4<1>;
L_012067E8 .functor AND 1, v011F9818_0, L_012067B0, C4<1>, C4<1>;
L_01206820 .functor AND 1, L_012067B0, v011F9818_0, C4<1>, C4<1>;
v011F9E28_0 .net *"_s0", 6 0, L_011FFF68; 1 drivers
v011F9F30_0 .net *"_s12", 6 0, L_011FFE08; 1 drivers
v011F9F88_0 .net *"_s15", 0 0, C4<0>; 1 drivers
v011F9D20_0 .net *"_s16", 6 0, C4<0001011>; 1 drivers
v011FA350_0 .net *"_s18", 0 0, L_01200018; 1 drivers
v011F9DD0_0 .net *"_s20", 0 0, L_012065B8; 1 drivers
v011F9ED8_0 .net *"_s23", 0 0, L_011FFB48; 1 drivers
v011FA0E8_0 .net *"_s26", 0 0, L_012062A8; 1 drivers
v011FA198_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v011FA140_0 .net *"_s32", 0 0, L_01206820; 1 drivers
v011FA1F0_0 .net *"_s34", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v011FA2F8_0 .net *"_s38", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v011FA400_0 .net *"_s4", 6 0, C4<0000011>; 1 drivers
v011F9958_0 .net *"_s40", 0 0, L_011FFE60; 1 drivers
v011F9B10_0 .net *"_s42", 0 0, C4<1>; 1 drivers
v011FA770_0 .net *"_s44", 0 0, C4<0>; 1 drivers
v011FA560_0 .net *"_s6", 0 0, L_01200280; 1 drivers
v011FA5B8_0 .net *"_s8", 0 0, L_01206778; 1 drivers
v011FA7C8_0 .net "alu_control", 4 0, v011F9A08_0; 1 drivers
v011FA610_0 .net "alu_pc", 31 0, v011F9660_0; 1 drivers
v011FA668_0 .net "alu_value", 31 0, v011F96B8_0; 1 drivers
v011FA6C0_0 .net "change_pc", 0 0, v011F9818_0; 1 drivers
v011FA458_0 .alias "es_clk", 0 0, v011FE9E0_0;
v011FA4B0_0 .alias "es_i_alu_funct", 5 0, v011FE588_0;
v011FA718_0 .alias "es_i_alu_op", 5 0, v011FEC48_0;
v011FA820_0 .alias "es_i_alu_src", 0 0, v011FEEB0_0;
v011FA8D0_0 .alias "es_i_branch", 0 0, v011FF010_0;
v011FA878_0 .alias "es_i_ce", 0 0, v011FE638_0;
v011FA508_0 .alias "es_i_data_rs", 31 0, v011FE6E8_0;
v011FB5C0_0 .alias "es_i_data_rt", 31 0, v011FE798_0;
v011FB880_0 .alias "es_i_imm", 15 0, v011FE4D8_0;
v011FB720_0 .alias "es_i_pc", 31 0, v011FEB98_0;
v011FB618_0 .alias "es_o_alu_pc", 31 0, v011FE8F8_0;
v011FB4B8_0 .var "es_o_alu_value", 31 0;
v011FB460_0 .var "es_o_ce", 0 0;
v011FB510_0 .alias "es_o_change_pc", 0 0, v011FE8A0_0;
v011FB568_0 .var "es_o_funct", 5 0;
v011FB670_0 .var "es_o_opcode", 5 0;
v011FB6C8_0 .var "es_o_zero", 0 0;
v011FB778_0 .alias "es_rst", 0 0, v011FF118_0;
v011FB7D0_0 .net "take_beq", 0 0, L_01206388; 1 drivers
v011FB828_0 .net "take_bne", 0 0, L_01206660; 1 drivers
v011FB8D8_0 .net "take_branch", 0 0, L_012067B0; 1 drivers
v011FAC20_0 .net "temp_zero", 0 0, L_011FFC50; 1 drivers
E_011B4268/0 .event edge, v011FA878_0, v011F96B8_0, v011F8BB8_0, v011F9D78_0;
E_011B4268/1 .event edge, v011FAC20_0;
E_011B4268 .event/or E_011B4268/0, E_011B4268/1;
L_011FFF68 .concat [ 6 1 0 0], v011FCBC0_0, C4<0>;
L_01200280 .cmp/eq 7, L_011FFF68, C4<0000011>;
L_011FFE08 .concat [ 6 1 0 0], v011FCBC0_0, C4<0>;
L_01200018 .cmp/eq 7, L_011FFE08, C4<0001011>;
L_011FFB48 .reduce/nor L_011FFC50;
L_012002D8 .functor MUXZ 32, C4<00000000000000000000000000000000>, v011F9660_0, L_01206820, C4<>;
L_011FFE60 .cmp/eq 32, v011F96B8_0, C4<00000000000000000000000000000000>;
L_011FFC50 .functor MUXZ 1, C4<0>, C4<1>, L_011FFE60, C4<>;
S_011BE488 .scope module, "ac" "alucontrol" 10 33, 11 5, S_011BF0C0;
 .timescale 0 0;
v011F9D78_0 .alias "ac_i_funct", 5 0, v011FE588_0;
v011F9FE0_0 .alias "ac_i_opcode", 5 0, v011FEC48_0;
v011F9A08_0 .var "ac_o_control", 4 0;
E_011B4208 .event edge, v011F8BB8_0, v011F9D78_0;
S_011BE0D0 .scope module, "a" "alu" 10 44, 12 4, S_011BF0C0;
 .timescale 0 0;
v011F8AB0_0 .net *"_s1", 0 0, L_01201828; 1 drivers
v011F8950_0 .net *"_s12", 4 0, C4<00001>; 1 drivers
v011F8DC8_0 .net *"_s16", 4 0, C4<00010>; 1 drivers
v011F8E78_0 .net *"_s2", 15 0, L_01200FE8; 1 drivers
v011F8B60_0 .net *"_s20", 4 0, C4<00011>; 1 drivers
v011F8B08_0 .net *"_s24", 4 0, C4<00100>; 1 drivers
v011F8C68_0 .net *"_s28", 4 0, C4<00101>; 1 drivers
v011F89A8_0 .net *"_s32", 4 0, C4<00110>; 1 drivers
v011F8ED0_0 .net *"_s36", 4 0, C4<00111>; 1 drivers
v011F9190_0 .net *"_s40", 4 0, C4<01000>; 1 drivers
v011F8F80_0 .net *"_s44", 4 0, C4<01001>; 1 drivers
v011F91E8_0 .net *"_s48", 4 0, C4<01010>; 1 drivers
v011F9030_0 .net *"_s52", 4 0, C4<01011>; 1 drivers
v011F92F0_0 .net *"_s56", 4 0, C4<01100>; 1 drivers
v011F8FD8_0 .net *"_s60", 4 0, C4<01101>; 1 drivers
v011F9088_0 .net *"_s64", 4 0, C4<01110>; 1 drivers
v011F90E0_0 .net *"_s68", 4 0, C4<01111>; 1 drivers
v011F9298_0 .net *"_s72", 4 0, C4<10000>; 1 drivers
v011F9348_0 .net *"_s8", 4 0, C4<00000>; 1 drivers
v011F98C8_0 .alias "a_i_alu_src", 0 0, v011FEEB0_0;
v011F9558_0 .alias "a_i_data_rs", 31 0, v011FE6E8_0;
v011F97C0_0 .alias "a_i_data_rt", 31 0, v011FE798_0;
v011F94A8_0 .alias "a_i_funct", 4 0, v011FA7C8_0;
v011F9450_0 .alias "a_i_imm", 15 0, v011FE4D8_0;
v011F95B0_0 .alias "a_i_pc", 31 0, v011FEB98_0;
v011F9500_0 .net "a_imm", 31 0, L_01201148; 1 drivers
v011F9818_0 .var "a_o_change_pc", 0 0;
v011F9608_0 .net "a_o_data_2", 31 0, L_01201250; 1 drivers
v011F9660_0 .var "alu_pc", 31 0;
v011F96B8_0 .var "alu_value", 31 0;
v011F9870_0 .net "funct_add", 0 0, L_012012A8; 1 drivers
v011F9710_0 .net "funct_addu", 0 0, L_011FFCA8; 1 drivers
v011F9768_0 .net "funct_and", 0 0, L_011FFFC0; 1 drivers
v011F9A60_0 .net "funct_beq", 0 0, L_011FFDB0; 1 drivers
v011F9B68_0 .net "funct_bne", 0 0, L_011FFAF0; 1 drivers
v011F9BC0_0 .net "funct_eq", 0 0, L_012001D0; 1 drivers
v011F9C70_0 .net "funct_ge", 0 0, L_01200228; 1 drivers
v011F9C18_0 .net "funct_geu", 0 0, L_011FFD58; 1 drivers
v011FA038_0 .net "funct_neq", 0 0, L_012000C8; 1 drivers
v011FA2A0_0 .net "funct_or", 0 0, L_011FFA98; 1 drivers
v011F9AB8_0 .net "funct_sll", 0 0, L_011FFBA0; 1 drivers
v011F9E80_0 .net "funct_slt", 0 0, L_011FFD00; 1 drivers
v011FA090_0 .net "funct_sltu", 0 0, L_011FFF10; 1 drivers
v011F99B0_0 .net "funct_sra", 0 0, L_011FFBF8; 1 drivers
v011FA248_0 .net "funct_srl", 0 0, L_011FFA40; 1 drivers
v011F9CC8_0 .net "funct_sub", 0 0, L_01200388; 1 drivers
v011FA3A8_0 .net "funct_xor", 0 0, L_012003E0; 1 drivers
E_011B4168/0 .event edge, v011F9870_0, v011F9558_0, v011F9608_0, v011F9710_0;
E_011B4168/1 .event edge, v011F9CC8_0, v011F9768_0, v011FA2A0_0, v011FA3A8_0;
E_011B4168/2 .event edge, v011F9E80_0, v011FA090_0, v011F9AB8_0, v011FA248_0;
E_011B4168/3 .event edge, v011F99B0_0, v011F9BC0_0, v011FA038_0, v011F9C70_0;
E_011B4168/4 .event edge, v011F9C18_0, v011F9A60_0, v011F8E20_0, v011F95B0_0;
E_011B4168/5 .event edge, v011F9500_0, v011F9B68_0;
E_011B4168 .event/or E_011B4168/0, E_011B4168/1, E_011B4168/2, E_011B4168/3, E_011B4168/4, E_011B4168/5;
L_01201828 .part v011FC8A8_0, 15, 1;
LS_01200FE8_0_0 .concat [ 1 1 1 1], L_01201828, L_01201828, L_01201828, L_01201828;
LS_01200FE8_0_4 .concat [ 1 1 1 1], L_01201828, L_01201828, L_01201828, L_01201828;
LS_01200FE8_0_8 .concat [ 1 1 1 1], L_01201828, L_01201828, L_01201828, L_01201828;
LS_01200FE8_0_12 .concat [ 1 1 1 1], L_01201828, L_01201828, L_01201828, L_01201828;
L_01200FE8 .concat [ 4 4 4 4], LS_01200FE8_0_0, LS_01200FE8_0_4, LS_01200FE8_0_8, LS_01200FE8_0_12;
L_01201148 .concat [ 16 16 0 0], v011FC8A8_0, L_01200FE8;
L_01201250 .functor MUXZ 32, L_01201D88, L_01201148, v011B3C88_0, C4<>;
L_012012A8 .cmp/eq 5, v011F9A08_0, C4<00000>;
L_01200388 .cmp/eq 5, v011F9A08_0, C4<00001>;
L_011FFFC0 .cmp/eq 5, v011F9A08_0, C4<00010>;
L_011FFA98 .cmp/eq 5, v011F9A08_0, C4<00011>;
L_012003E0 .cmp/eq 5, v011F9A08_0, C4<00100>;
L_011FFD00 .cmp/eq 5, v011F9A08_0, C4<00101>;
L_011FFF10 .cmp/eq 5, v011F9A08_0, C4<00110>;
L_011FFBA0 .cmp/eq 5, v011F9A08_0, C4<00111>;
L_011FFA40 .cmp/eq 5, v011F9A08_0, C4<01000>;
L_011FFBF8 .cmp/eq 5, v011F9A08_0, C4<01001>;
L_012001D0 .cmp/eq 5, v011F9A08_0, C4<01010>;
L_012000C8 .cmp/eq 5, v011F9A08_0, C4<01011>;
L_01200228 .cmp/eq 5, v011F9A08_0, C4<01100>;
L_011FFD58 .cmp/eq 5, v011F9A08_0, C4<01101>;
L_011FFCA8 .cmp/eq 5, v011F9A08_0, C4<01110>;
L_011FFDB0 .cmp/eq 5, v011F9A08_0, C4<01111>;
L_011FFAF0 .cmp/eq 5, v011F9A08_0, C4<10000>;
S_011BEFB0 .scope module, "m" "memory" 4 88, 13 4, S_011BEEA0;
 .timescale 0 0;
L_01206938 .functor BUFZ 32, L_01200330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v011F8D70_0 .net *"_s0", 31 0, L_01200330; 1 drivers
v011F8A00_0 .alias "alu_value_addr", 31 0, v011FECA0_0;
v011F93A0 .array "data_mem", 31 0, 31 0;
v011F8A58_0 .var/i "i", 31 0;
v011F93F8_0 .alias "m_clk", 0 0, v011FE9E0_0;
v011F8CC0_0 .alias "m_i_ce", 0 0, v011FEF60_0;
v011F8E20_0 .alias "m_i_store_data", 31 0, v011FE798_0;
v011F9240_0 .alias "m_o_load_data", 31 0, v011FEF08_0;
v011F8C10_0 .alias "m_rd_en", 0 0, v011FF3D8_0;
v011F9138_0 .alias "m_rst", 0 0, v011FF118_0;
v011F8D18_0 .alias "m_wr_en", 0 0, v011FF0C0_0;
E_011B7E88 .event negedge, v011F9138_0, v011F93F8_0;
L_01200330 .array/port v011F93A0, v011FB4B8_0;
S_011BEBF8 .scope module, "c" "controller" 3 38, 14 5, S_011BE378;
 .timescale 0 0;
v011B3C88_0 .var "ALUSrc", 0 0;
v011B3DE8_0 .var "Branch", 0 0;
v011B3D90_0 .var "MemRead", 0 0;
v011B3E40_0 .var "MemWrite", 0 0;
v011B3E98_0 .var "MemtoReg", 0 0;
v011B3EF0_0 .var "RegDst", 0 0;
v011F8F28_0 .var "RegWrite", 0 0;
v011F8BB8_0 .alias "d_c_opcode", 5 0, v011FEC48_0;
E_011B7DE8 .event edge, v011F8BB8_0;
    .scope S_011BE1E0;
T_1 ;
    %wait E_011B4068;
    %load/v 8, v011FDCF0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 6 17 "$readmemh", "./source/instr.txt", v011FE110, 1'sb0, 4'sb0100;
    %ix/load 0, 32, 0;
    %assign/v0 v011FD980_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011FE218_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011FDF00_0, 0, 3;
    %ix/load 0, 1, 0;
    %assign/v0 v011FE2C8_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v011FDC98_0, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/getv/s 3, v011FD980_0;
    %load/av 8, v011FE110, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011FDF00_0, 0, 8;
    %load/v 8, v011FD980_0, 32;
    %cmpi/u 8, 4, 32;
    %mov 8, 4, 1;
    %jmp/0  T_1.4, 8;
    %mov 9, 1, 1;
    %jmp/1  T_1.6, 8;
T_1.4 ; End of true expr.
    %jmp/0  T_1.5, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_1.6;
T_1.5 ;
    %mov 9, 0, 1; Return false value
T_1.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011FE218_0, 0, 9;
    %load/v 8, v011FD980_0, 32;
   %cmpi/s 8, 4, 32;
    %mov 8, 5, 1;
    %jmp/0  T_1.7, 8;
    %load/v 9, v011FD980_0, 32;
    %mov 41, 40, 1;
    %addi 9, 1, 33;
    %jmp/1  T_1.9, 8;
T_1.7 ; End of true expr.
    %jmp/0  T_1.8, 8;
 ; End of false expr.
    %blend  9, 0, 33; Condition unknown.
    %jmp  T_1.9;
T_1.8 ;
    %mov 9, 0, 33; Return false value
T_1.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v011FD980_0, 0, 9;
    %ix/load 0, 1, 0;
    %assign/v0 v011FE2C8_0, 0, 1;
    %load/v 8, v011FE218_0, 1;
    %jmp/0xz  T_1.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011FE2C8_0, 0, 0;
T_1.10 ;
    %jmp T_1.3;
T_1.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011FE2C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011FE218_0, 0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_011BE840;
T_2 ;
    %wait E_011B4068;
    %load/v 8, v011FDDF8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011FDB90_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011FDEA8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011FDC40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011FE168_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011FDAE0_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v011FDB38_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v011FE320_0, 1;
    %jmp/0  T_2.4, 8;
    %load/v 9, v011FE3D0_0, 32;
    %mov 41, 0, 1;
    %jmp/1  T_2.6, 8;
T_2.4 ; End of true expr.
    %load/v 42, v011FDEA8_0, 32;
    %mov 74, 0, 1;
    %addi 42, 4, 33;
    %jmp/0  T_2.5, 8;
 ; End of false expr.
    %blend  9, 42, 33; Condition unknown.
    %jmp  T_2.6;
T_2.5 ;
    %mov 9, 42, 33; Return false value
T_2.6 ;
    %ix/load 0, 32, 0;
    %assign/v0 v011FDEA8_0, 0, 9;
    %load/v 8, v011FDA30_0, 1;
    %load/v 9, v011FE270_0, 1;
    %and 8, 9, 1;
    %jmp/0  T_2.7, 8;
    %mov 9, 0, 1;
    %jmp/1  T_2.9, 8;
T_2.7 ; End of true expr.
    %jmp/0  T_2.8, 8;
 ; End of false expr.
    %blend  9, 1, 1; Condition unknown.
    %jmp  T_2.9;
T_2.8 ;
    %mov 9, 1, 1; Return false value
T_2.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011FDC40_0, 0, 9;
    %load/v 8, v011FE270_0, 1;
    %jmp/0xz  T_2.10, 8;
    %load/v 8, v011FE0B8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011FDB90_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011FE168_0, 0, 1;
    %jmp T_2.11;
T_2.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011FE168_0, 0, 0;
T_2.11 ;
    %jmp T_2.3;
T_2.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011FE168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011FDC40_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011FDB90_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011FDEA8_0, 0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_011BE158;
T_3 ;
    %wait E_011B4328;
    %set/v v011FC278_0, 0, 5;
    %set/v v011FC4E0_0, 0, 5;
    %set/v v011FC220_0, 0, 5;
    %set/v v011FCBC0_0, 0, 6;
    %set/v v011FC2D0_0, 0, 6;
    %set/v v011FC8A8_0, 0, 16;
    %set/v v011FC698_0, 0, 1;
    %load/v 8, v011FC640_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v011FC6F0_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v011FCF30_0, 5;
    %set/v v011FC278_0, 8, 5;
    %load/v 8, v011FCF88_0, 5;
    %set/v v011FC4E0_0, 8, 5;
    %load/v 8, v011FCED8_0, 5;
    %set/v v011FC220_0, 8, 5;
    %load/v 8, v011FCC70_0, 6;
    %set/v v011FCBC0_0, 8, 6;
    %load/v 8, v011FCA08_0, 6;
    %set/v v011FC2D0_0, 8, 6;
    %set/v v011FC8A8_0, 0, 16;
    %set/v v011FC698_0, 1, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v011FC7A0_0, 1;
    %load/v 9, v011FCAB8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v011FCF30_0, 5;
    %set/v v011FC278_0, 8, 5;
    %load/v 8, v011FCF88_0, 5;
    %set/v v011FC4E0_0, 8, 5;
    %set/v v011FC220_0, 0, 5;
    %load/v 8, v011FCC70_0, 6;
    %set/v v011FCBC0_0, 8, 6;
    %set/v v011FC2D0_0, 0, 6;
    %load/v 8, v011FC488_0, 16;
    %set/v v011FC8A8_0, 8, 16;
    %set/v v011FC698_0, 1, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v011FC590_0, 1;
    %load/v 9, v011FC748_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %load/v 8, v011FCF30_0, 5;
    %set/v v011FC278_0, 8, 5;
    %load/v 8, v011FCF88_0, 5;
    %set/v v011FC4E0_0, 8, 5;
    %set/v v011FC220_0, 0, 5;
    %load/v 8, v011FCC70_0, 6;
    %set/v v011FCBC0_0, 8, 6;
    %set/v v011FC2D0_0, 0, 6;
    %load/v 8, v011FC488_0, 16;
    %set/v v011FC8A8_0, 8, 16;
    %set/v v011FC698_0, 1, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v011FCA60_0, 1;
    %load/v 9, v011FC538_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011FC900_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011FC958_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011FC7F8_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011FC5E8_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011FCB10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.8, 8;
    %load/v 8, v011FCF30_0, 5;
    %set/v v011FC278_0, 8, 5;
    %load/v 8, v011FCF88_0, 5;
    %set/v v011FC4E0_0, 8, 5;
    %set/v v011FC220_0, 0, 5;
    %load/v 8, v011FCC70_0, 6;
    %set/v v011FCBC0_0, 8, 6;
    %set/v v011FC2D0_0, 0, 6;
    %load/v 8, v011FC488_0, 16;
    %set/v v011FC8A8_0, 8, 16;
    %set/v v011FC698_0, 1, 1;
    %jmp T_3.9;
T_3.8 ;
    %set/v v011FC278_0, 0, 5;
    %set/v v011FC4E0_0, 0, 5;
    %set/v v011FC220_0, 0, 5;
    %set/v v011FCBC0_0, 0, 6;
    %set/v v011FC2D0_0, 0, 6;
    %set/v v011FC8A8_0, 0, 16;
    %set/v v011FC698_0, 0, 1;
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %set/v v011FC278_0, 0, 5;
    %set/v v011FC4E0_0, 0, 5;
    %set/v v011FC220_0, 0, 5;
    %set/v v011FCBC0_0, 0, 6;
    %set/v v011FC2D0_0, 0, 6;
    %set/v v011FC8A8_0, 0, 16;
    %set/v v011FC698_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_011BEC80;
T_4 ;
    %wait E_011B7E88;
    %load/v 8, v011FACD0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v011FABC8_0, 0, 32;
T_4.2 ;
    %load/v 8, v011FABC8_0, 32;
   %cmpi/u 8, 32, 32;
    %jmp/0xz T_4.3, 5;
    %load/v 8, v011FABC8_0, 32;
    %ix/getv/s 3, v011FABC8_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011FAD28, 0, 8;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v011FABC8_0, 32;
    %set/v v011FABC8_0, 8, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v011FB0F0_0, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v011FAA68_0, 32;
    %ix/getv 3, v011FAB70_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011FAD28, 0, 8;
t_1 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_011BE488;
T_5 ;
    %wait E_011B4208;
    %set/v v011F9A08_0, 0, 5;
    %load/v 8, v011F9FE0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %jmp/0xz  T_5.0, 4;
    %load/v 8, v011F9D78_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_5.2, 6;
    %cmpi/u 8, 33, 6;
    %jmp/1 T_5.3, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_5.4, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_5.5, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_5.6, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_5.7, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_5.8, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_5.9, 6;
    %cmpi/u 8, 40, 6;
    %jmp/1 T_5.10, 6;
    %cmpi/u 8, 41, 6;
    %jmp/1 T_5.11, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_5.12, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_5.13, 6;
    %cmpi/u 8, 44, 6;
    %jmp/1 T_5.14, 6;
    %cmpi/u 8, 45, 6;
    %jmp/1 T_5.15, 6;
    %cmpi/u 8, 46, 6;
    %jmp/1 T_5.16, 6;
    %set/v v011F9A08_0, 0, 5;
    %jmp T_5.18;
T_5.2 ;
    %set/v v011F9A08_0, 0, 5;
    %jmp T_5.18;
T_5.3 ;
    %movi 8, 1, 5;
    %set/v v011F9A08_0, 8, 5;
    %jmp T_5.18;
T_5.4 ;
    %movi 8, 2, 5;
    %set/v v011F9A08_0, 8, 5;
    %jmp T_5.18;
T_5.5 ;
    %movi 8, 3, 5;
    %set/v v011F9A08_0, 8, 5;
    %jmp T_5.18;
T_5.6 ;
    %movi 8, 4, 5;
    %set/v v011F9A08_0, 8, 5;
    %jmp T_5.18;
T_5.7 ;
    %movi 8, 5, 5;
    %set/v v011F9A08_0, 8, 5;
    %jmp T_5.18;
T_5.8 ;
    %movi 8, 6, 5;
    %set/v v011F9A08_0, 8, 5;
    %jmp T_5.18;
T_5.9 ;
    %movi 8, 7, 5;
    %set/v v011F9A08_0, 8, 5;
    %jmp T_5.18;
T_5.10 ;
    %movi 8, 8, 5;
    %set/v v011F9A08_0, 8, 5;
    %jmp T_5.18;
T_5.11 ;
    %movi 8, 9, 5;
    %set/v v011F9A08_0, 8, 5;
    %jmp T_5.18;
T_5.12 ;
    %movi 8, 10, 5;
    %set/v v011F9A08_0, 8, 5;
    %jmp T_5.18;
T_5.13 ;
    %movi 8, 11, 5;
    %set/v v011F9A08_0, 8, 5;
    %jmp T_5.18;
T_5.14 ;
    %movi 8, 12, 5;
    %set/v v011F9A08_0, 8, 5;
    %jmp T_5.18;
T_5.15 ;
    %movi 8, 13, 5;
    %set/v v011F9A08_0, 8, 5;
    %jmp T_5.18;
T_5.16 ;
    %movi 8, 14, 5;
    %set/v v011F9A08_0, 8, 5;
    %jmp T_5.18;
T_5.18 ;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v011F9FE0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 1, 7;
    %mov 8, 4, 1;
    %load/v 9, v011F9FE0_0, 6;
    %mov 15, 0, 1;
    %cmpi/u 9, 2, 7;
    %or 8, 4, 1;
    %jmp/0xz  T_5.19, 8;
    %set/v v011F9A08_0, 0, 5;
    %jmp T_5.20;
T_5.19 ;
    %load/v 8, v011F9FE0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 4, 7;
    %jmp/0xz  T_5.21, 4;
    %set/v v011F9A08_0, 0, 5;
    %jmp T_5.22;
T_5.21 ;
    %load/v 8, v011F9FE0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 5, 7;
    %jmp/0xz  T_5.23, 4;
    %movi 8, 14, 5;
    %set/v v011F9A08_0, 8, 5;
    %jmp T_5.24;
T_5.23 ;
    %load/v 8, v011F9FE0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 6, 7;
    %jmp/0xz  T_5.25, 4;
    %movi 8, 5, 5;
    %set/v v011F9A08_0, 8, 5;
    %jmp T_5.26;
T_5.25 ;
    %load/v 8, v011F9FE0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 7, 7;
    %jmp/0xz  T_5.27, 4;
    %movi 8, 6, 5;
    %set/v v011F9A08_0, 8, 5;
    %jmp T_5.28;
T_5.27 ;
    %load/v 8, v011F9FE0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 8, 7;
    %jmp/0xz  T_5.29, 4;
    %movi 8, 2, 5;
    %set/v v011F9A08_0, 8, 5;
    %jmp T_5.30;
T_5.29 ;
    %load/v 8, v011F9FE0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 9, 7;
    %jmp/0xz  T_5.31, 4;
    %movi 8, 3, 5;
    %set/v v011F9A08_0, 8, 5;
    %jmp T_5.32;
T_5.31 ;
    %load/v 8, v011F9FE0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 10, 7;
    %jmp/0xz  T_5.33, 4;
    %movi 8, 4, 5;
    %set/v v011F9A08_0, 8, 5;
    %jmp T_5.34;
T_5.33 ;
    %load/v 8, v011F9FE0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 3, 7;
    %jmp/0xz  T_5.35, 4;
    %movi 8, 15, 5;
    %set/v v011F9A08_0, 8, 5;
    %jmp T_5.36;
T_5.35 ;
    %load/v 8, v011F9FE0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 11, 7;
    %jmp/0xz  T_5.37, 4;
    %movi 8, 16, 5;
    %set/v v011F9A08_0, 8, 5;
T_5.37 ;
T_5.36 ;
T_5.34 ;
T_5.32 ;
T_5.30 ;
T_5.28 ;
T_5.26 ;
T_5.24 ;
T_5.22 ;
T_5.20 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_011BE0D0;
T_6 ;
    %wait E_011B4168;
    %set/v v011F96B8_0, 0, 32;
    %set/v v011F9660_0, 0, 32;
    %set/v v011F9818_0, 0, 1;
    %load/v 8, v011F9870_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v011F9558_0, 32;
    %load/v 40, v011F9608_0, 32;
    %add 8, 40, 32;
    %set/v v011F96B8_0, 8, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v011F9710_0, 1;
    %jmp/0xz  T_6.2, 8;
    %load/v 8, v011F9558_0, 32;
    %load/v 40, v011F9608_0, 32;
    %add 8, 40, 32;
    %set/v v011F96B8_0, 8, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v011F9CC8_0, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v011F9558_0, 32;
    %load/v 40, v011F9608_0, 32;
    %sub 8, 40, 32;
    %set/v v011F96B8_0, 8, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v011F9768_0, 1;
    %jmp/0xz  T_6.6, 8;
    %load/v 8, v011F9558_0, 32;
    %load/v 40, v011F9608_0, 32;
    %and 8, 40, 32;
    %set/v v011F96B8_0, 8, 32;
    %jmp T_6.7;
T_6.6 ;
    %load/v 8, v011FA2A0_0, 1;
    %jmp/0xz  T_6.8, 8;
    %load/v 8, v011F9558_0, 32;
    %load/v 40, v011F9608_0, 32;
    %or 8, 40, 32;
    %set/v v011F96B8_0, 8, 32;
    %jmp T_6.9;
T_6.8 ;
    %load/v 8, v011FA3A8_0, 1;
    %jmp/0xz  T_6.10, 8;
    %load/v 8, v011F9558_0, 32;
    %load/v 40, v011F9608_0, 32;
    %xor 8, 40, 32;
    %set/v v011F96B8_0, 8, 32;
    %jmp T_6.11;
T_6.10 ;
    %load/v 8, v011F9E80_0, 1;
    %jmp/0xz  T_6.12, 8;
    %load/v 8, v011F9558_0, 32;
    %load/v 40, v011F9608_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_6.14, 5;
    %movi 8, 1, 32;
    %set/v v011F96B8_0, 8, 32;
    %jmp T_6.15;
T_6.14 ;
    %set/v v011F96B8_0, 0, 32;
T_6.15 ;
    %jmp T_6.13;
T_6.12 ;
    %load/v 8, v011FA090_0, 1;
    %jmp/0xz  T_6.16, 8;
    %load/v 8, v011F9558_0, 32;
    %load/v 40, v011F9608_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_6.18, 5;
    %movi 8, 1, 32;
    %set/v v011F96B8_0, 8, 32;
    %jmp T_6.19;
T_6.18 ;
    %set/v v011F96B8_0, 0, 32;
T_6.19 ;
    %jmp T_6.17;
T_6.16 ;
    %load/v 8, v011F9AB8_0, 1;
    %jmp/0xz  T_6.20, 8;
    %load/v 8, v011F9558_0, 32;
    %load/v 40, v011F9608_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftl/i0  8, 32;
    %set/v v011F96B8_0, 8, 32;
    %jmp T_6.21;
T_6.20 ;
    %load/v 8, v011FA248_0, 1;
    %jmp/0xz  T_6.22, 8;
    %load/v 8, v011F9558_0, 32;
    %load/v 40, v011F9608_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %set/v v011F96B8_0, 8, 32;
    %jmp T_6.23;
T_6.22 ;
    %load/v 8, v011F99B0_0, 1;
    %jmp/0xz  T_6.24, 8;
    %load/v 8, v011F9558_0, 32;
    %load/v 40, v011F9608_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/s/i0  8, 32;
    %set/v v011F96B8_0, 8, 32;
    %jmp T_6.25;
T_6.24 ;
    %load/v 8, v011F9BC0_0, 1;
    %jmp/0xz  T_6.26, 8;
    %load/v 8, v011F9558_0, 32;
    %load/v 40, v011F9608_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_6.28, 8;
    %movi 9, 1, 32;
    %jmp/1  T_6.30, 8;
T_6.28 ; End of true expr.
    %jmp/0  T_6.29, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_6.30;
T_6.29 ;
    %mov 9, 0, 32; Return false value
T_6.30 ;
    %set/v v011F96B8_0, 9, 32;
    %jmp T_6.27;
T_6.26 ;
    %load/v 8, v011FA038_0, 1;
    %jmp/0xz  T_6.31, 8;
    %load/v 8, v011F9558_0, 32;
    %load/v 40, v011F9608_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_6.33, 8;
    %mov 9, 0, 32;
    %jmp/1  T_6.35, 8;
T_6.33 ; End of true expr.
    %movi 41, 1, 32;
    %jmp/0  T_6.34, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_6.35;
T_6.34 ;
    %mov 9, 41, 32; Return false value
T_6.35 ;
    %set/v v011F96B8_0, 9, 32;
    %jmp T_6.32;
T_6.31 ;
    %load/v 8, v011F9C70_0, 1;
    %jmp/0xz  T_6.36, 8;
    %load/v 8, v011F9608_0, 32;
    %load/v 40, v011F9558_0, 32;
    %cmp/s 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_6.38, 5;
    %movi 8, 1, 32;
    %set/v v011F96B8_0, 8, 32;
    %jmp T_6.39;
T_6.38 ;
    %set/v v011F96B8_0, 0, 32;
T_6.39 ;
    %jmp T_6.37;
T_6.36 ;
    %load/v 8, v011F9C18_0, 1;
    %jmp/0xz  T_6.40, 8;
    %load/v 8, v011F9608_0, 32;
    %load/v 40, v011F9558_0, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_6.42, 5;
    %movi 8, 1, 32;
    %set/v v011F96B8_0, 8, 32;
    %jmp T_6.43;
T_6.42 ;
    %set/v v011F96B8_0, 0, 32;
T_6.43 ;
    %jmp T_6.41;
T_6.40 ;
    %load/v 8, v011F9A60_0, 1;
    %jmp/0xz  T_6.44, 8;
    %load/v 8, v011F9558_0, 32;
    %load/v 40, v011F97C0_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_6.46, 4;
    %load/v 8, v011F9558_0, 32;
    %load/v 40, v011F97C0_0, 32;
    %sub 8, 40, 32;
    %set/v v011F96B8_0, 8, 32;
    %load/v 8, v011F95B0_0, 32;
    %load/v 40, v011F9500_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %set/v v011F9660_0, 8, 32;
    %set/v v011F9818_0, 1, 1;
    %jmp T_6.47;
T_6.46 ;
    %load/v 8, v011F9558_0, 32;
    %load/v 40, v011F97C0_0, 32;
    %sub 8, 40, 32;
    %set/v v011F96B8_0, 8, 32;
    %set/v v011F9660_0, 0, 32;
    %set/v v011F9818_0, 0, 1;
T_6.47 ;
    %jmp T_6.45;
T_6.44 ;
    %load/v 8, v011F9B68_0, 1;
    %jmp/0xz  T_6.48, 8;
    %load/v 8, v011F9558_0, 32;
    %load/v 40, v011F97C0_0, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_6.50, 4;
    %load/v 8, v011F9558_0, 32;
    %load/v 40, v011F97C0_0, 32;
    %sub 8, 40, 32;
    %set/v v011F96B8_0, 8, 32;
    %load/v 8, v011F95B0_0, 32;
    %load/v 40, v011F9500_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %set/v v011F9660_0, 8, 32;
    %set/v v011F9818_0, 1, 1;
    %jmp T_6.51;
T_6.50 ;
    %load/v 8, v011F9558_0, 32;
    %load/v 40, v011F97C0_0, 32;
    %sub 8, 40, 32;
    %set/v v011F96B8_0, 8, 32;
    %set/v v011F9660_0, 0, 32;
    %set/v v011F9818_0, 0, 1;
T_6.51 ;
    %jmp T_6.49;
T_6.48 ;
    %set/v v011F9660_0, 0, 32;
    %set/v v011F96B8_0, 0, 32;
    %set/v v011F9818_0, 0, 1;
T_6.49 ;
T_6.45 ;
T_6.41 ;
T_6.37 ;
T_6.32 ;
T_6.27 ;
T_6.25 ;
T_6.23 ;
T_6.21 ;
T_6.17 ;
T_6.13 ;
T_6.11 ;
T_6.9 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_011BF0C0;
T_7 ;
    %wait E_011B4268;
    %set/v v011FB4B8_0, 0, 32;
    %set/v v011FB6C8_0, 0, 1;
    %set/v v011FB568_0, 0, 6;
    %set/v v011FB670_0, 0, 6;
    %set/v v011FB460_0, 0, 1;
    %load/v 8, v011FA878_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v011FA668_0, 32;
    %set/v v011FB4B8_0, 8, 32;
    %load/v 8, v011FA718_0, 6;
    %set/v v011FB670_0, 8, 6;
    %load/v 8, v011FA4B0_0, 6;
    %set/v v011FB568_0, 8, 6;
    %load/v 8, v011FAC20_0, 1;
    %set/v v011FB6C8_0, 8, 1;
    %set/v v011FB460_0, 1, 1;
    %jmp T_7.1;
T_7.0 ;
    %set/v v011FB460_0, 0, 1;
    %set/v v011FB4B8_0, 0, 32;
    %set/v v011FB6C8_0, 0, 1;
    %set/v v011FB568_0, 0, 6;
    %set/v v011FB670_0, 0, 6;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_011BEFB0;
T_8 ;
    %wait E_011B7E88;
    %load/v 8, v011F9138_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v011F8A58_0, 0, 32;
T_8.2 ;
    %load/v 8, v011F8A58_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_8.3, 5;
    %load/v 8, v011F8A58_0, 32;
    %ix/getv/s 3, v011F8A58_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011F93A0, 0, 8;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v011F8A58_0, 32;
    %set/v v011F8A58_0, 8, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v011F8CC0_0, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v011F8D18_0, 1;
    %jmp/0xz  T_8.6, 8;
    %load/v 8, v011F8E20_0, 32;
    %ix/getv 3, v011F8A00_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011F93A0, 0, 8;
t_3 ;
T_8.6 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_011BEBF8;
T_9 ;
    %wait E_011B7DE8;
    %set/v v011B3EF0_0, 0, 1;
    %set/v v011B3DE8_0, 0, 1;
    %set/v v011B3D90_0, 0, 1;
    %set/v v011B3E98_0, 0, 1;
    %set/v v011B3E40_0, 0, 1;
    %set/v v011B3C88_0, 0, 1;
    %set/v v011F8F28_0, 0, 1;
    %load/v 8, v011F8BB8_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_9.0, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_9.1, 6;
    %cmpi/u 8, 11, 6;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_9.3, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_9.4, 6;
    %cmpi/u 8, 6, 6;
    %jmp/1 T_9.5, 6;
    %cmpi/u 8, 7, 6;
    %jmp/1 T_9.6, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_9.7, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_9.8, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_9.9, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_9.10, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_9.11, 6;
    %set/v v011B3EF0_0, 0, 1;
    %set/v v011B3DE8_0, 0, 1;
    %set/v v011B3D90_0, 0, 1;
    %set/v v011B3E98_0, 0, 1;
    %set/v v011B3E40_0, 0, 1;
    %set/v v011B3C88_0, 0, 1;
    %set/v v011F8F28_0, 0, 1;
    %jmp T_9.13;
T_9.0 ;
    %set/v v011B3EF0_0, 1, 1;
    %set/v v011B3C88_0, 0, 1;
    %set/v v011F8F28_0, 1, 1;
    %jmp T_9.13;
T_9.1 ;
    %set/v v011B3DE8_0, 1, 1;
    %jmp T_9.13;
T_9.2 ;
    %set/v v011B3DE8_0, 1, 1;
    %jmp T_9.13;
T_9.3 ;
    %set/v v011B3EF0_0, 0, 1;
    %set/v v011B3C88_0, 1, 1;
    %set/v v011F8F28_0, 1, 1;
    %jmp T_9.13;
T_9.4 ;
    %set/v v011B3EF0_0, 0, 1;
    %set/v v011B3C88_0, 1, 1;
    %set/v v011F8F28_0, 1, 1;
    %jmp T_9.13;
T_9.5 ;
    %set/v v011B3EF0_0, 0, 1;
    %set/v v011B3C88_0, 1, 1;
    %set/v v011F8F28_0, 1, 1;
    %jmp T_9.13;
T_9.6 ;
    %set/v v011B3EF0_0, 0, 1;
    %set/v v011B3C88_0, 1, 1;
    %set/v v011F8F28_0, 1, 1;
    %jmp T_9.13;
T_9.7 ;
    %set/v v011B3EF0_0, 0, 1;
    %set/v v011B3C88_0, 1, 1;
    %set/v v011F8F28_0, 1, 1;
    %jmp T_9.13;
T_9.8 ;
    %set/v v011B3EF0_0, 0, 1;
    %set/v v011B3C88_0, 1, 1;
    %set/v v011F8F28_0, 1, 1;
    %jmp T_9.13;
T_9.9 ;
    %set/v v011B3EF0_0, 0, 1;
    %set/v v011B3C88_0, 1, 1;
    %set/v v011F8F28_0, 1, 1;
    %jmp T_9.13;
T_9.10 ;
    %set/v v011B3EF0_0, 0, 1;
    %set/v v011B3C88_0, 1, 1;
    %set/v v011B3D90_0, 1, 1;
    %set/v v011B3E98_0, 1, 1;
    %set/v v011F8F28_0, 1, 1;
    %jmp T_9.13;
T_9.11 ;
    %set/v v011B3C88_0, 1, 1;
    %set/v v011B3E40_0, 1, 1;
    %jmp T_9.13;
T_9.13 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_011BE8C8;
T_10 ;
    %set/v v011FF2D0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_011BE8C8;
T_11 ;
    %delay 5, 0;
    %load/v 8, v011FF2D0_0, 1;
    %inv 8, 1;
    %set/v v011FF2D0_0, 8, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_011BE8C8;
T_12 ;
    %vpi_call 2 24 "$dumpfile", "./waveform/processor.vcd";
    %vpi_call 2 25 "$dumpvars", 1'sb0, S_011BE8C8;
    %end;
    .thread T_12;
    .scope S_011BE8C8;
T_13 ;
    %movi 8, 2, 32;
    %set/v v011FEAE8_0, 8, 32;
    %fork TD_tb.reset, S_011BE268;
    %join;
    %wait E_011B4188;
    %set/v v011FED50_0, 1, 1;
    %movi 8, 17, 6;
T_13.0 %cmp/s 0, 8, 6;
    %jmp/0xz T_13.1, 5;
    %add 8, 1, 6;
    %wait E_011B4188;
    %jmp T_13.0;
T_13.1 ;
    %vpi_call 2 42 "$finish";
    %end;
    .thread T_13;
    .scope S_011BE8C8;
T_14 ;
    %vpi_call 2 46 "$monitor", $time, " ", "p_o_pc = %d, p_wb_data = %d, change pc = %b, zero = %b", v011FEB98_0, v011FF380_0, v011FE8A0_0, v011FE988_0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    ".\test\tb_processor.v";
    "././source/processor.v";
    "././source/datapath.v";
    "././source/instruction_fetch.v";
    "././source/transmit.v";
    "././source/decoder_stage.v";
    "././source/decoder.v";
    "././source/register.v";
    "././source/execute_stage.v";
    "././source/alu_control.v";
    "././source/alu.v";
    "././source/memory.v";
    "././source/controller.v";
