{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679989124535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679989124536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 10:38:44 2023 " "Processing started: Tue Mar 28 10:38:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679989124536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679989124536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Homework -c Homework_qsim --generate_functional_sim_netlist " "Command: quartus_map Homework -c Homework_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679989124536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1679989124719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_v.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt_v.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CNT_v " "Found entity 1: CNT_v" {  } { { "CNT_v.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/CNT_v.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679989124757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679989124757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679989124763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679989124763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file y_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 y_a " "Found entity 1: y_a" {  } { { "y_a.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/y_a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679989124765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679989124765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file y_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 y_b " "Found entity 1: y_b" {  } { { "y_b.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/y_b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679989124766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679989124766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file y_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 y_c " "Found entity 1: y_c" {  } { { "y_c.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/y_c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679989124767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679989124767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file y_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 y_d " "Found entity 1: y_d" {  } { { "y_d.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/y_d.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679989124769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679989124769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_e.bdf 1 1 " "Found 1 design units, including 1 entities, in source file y_e.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 y_e " "Found entity 1: y_e" {  } { { "y_e.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/y_e.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679989124771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679989124771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_f.bdf 1 1 " "Found 1 design units, including 1 entities, in source file y_f.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 y_f " "Found entity 1: y_f" {  } { { "y_f.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/y_f.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679989124772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679989124772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_g.bdf 1 1 " "Found 1 design units, including 1 entities, in source file y_g.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 y_g " "Found entity 1: y_g" {  } { { "y_g.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/y_g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679989124775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679989124775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/BCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679989124777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679989124777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CNT " "Found entity 1: CNT" {  } { { "CNT.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/CNT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679989124778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679989124778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_without_r.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt_without_r.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CNT_without_R " "Found entity 1: CNT_without_R" {  } { { "CNT_without_R.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/CNT_without_R.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679989124780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679989124780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.bdf 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Frequency_divider " "Found entity 1: Frequency_divider" {  } { { "Frequency_divider.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/Frequency_divider.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679989124782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679989124782 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Counter_verilog.v(6) " "Verilog HDL information at Counter_verilog.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "Counter_verilog.v" "" { Text "D:/altera/13.0sp1/Homework/Counter_verilog.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679989124784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_verilog " "Found entity 1: counter_verilog" {  } { { "Counter_verilog.v" "" { Text "D:/altera/13.0sp1/Homework/Counter_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679989124784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679989124784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Freq_divider " "Found entity 1: Freq_divider" {  } { { "Freq_divider.v" "" { Text "D:/altera/13.0sp1/Homework/Freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679989124786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679989124786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_converter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file code_converter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Code_converter " "Found entity 1: Code_converter" {  } { { "Code_converter.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/Code_converter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679989124787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679989124787 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Subtractor_verilog.v(9) " "Verilog HDL information at Subtractor_verilog.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "Subtractor_verilog.v" "" { Text "D:/altera/13.0sp1/Homework/Subtractor_verilog.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679989124788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_v " "Found entity 1: subtractor_v" {  } { { "Subtractor_verilog.v" "" { Text "D:/altera/13.0sp1/Homework/Subtractor_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679989124788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679989124788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "Subtractor.bdf" "" { Schematic "D:/altera/13.0sp1/Homework/Subtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679989124789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679989124789 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679989124809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtractor Subtractor:inst " "Elaborating entity \"Subtractor\" for hierarchy \"Subtractor:inst\"" {  } { { "main.bdf" "inst" { Schematic "D:/altera/13.0sp1/Homework/main.bdf" { { 184 368 520 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679989124812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_v Subtractor:inst\|subtractor_v:inst " "Elaborating entity \"subtractor_v\" for hierarchy \"Subtractor:inst\|subtractor_v:inst\"" {  } { { "Subtractor.bdf" "inst" { Schematic "D:/altera/13.0sp1/Homework/Subtractor.bdf" { { 288 456 608 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679989124813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Subtractor_verilog.v(19) " "Verilog HDL assignment warning at Subtractor_verilog.v(19): truncated value with size 32 to match size of target (3)" {  } { { "Subtractor_verilog.v" "" { Text "D:/altera/13.0sp1/Homework/Subtractor_verilog.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679989124814 "|main|Subtractor:inst|subtractor_v:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Freq_divider Freq_divider:inst4 " "Elaborating entity \"Freq_divider\" for hierarchy \"Freq_divider:inst4\"" {  } { { "main.bdf" "inst4" { Schematic "D:/altera/13.0sp1/Homework/main.bdf" { { 184 128 296 264 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679989124818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:inst13 " "Elaborating entity \"BCD\" for hierarchy \"BCD:inst13\"" {  } { { "main.bdf" "inst13" { Schematic "D:/altera/13.0sp1/Homework/main.bdf" { { 184 688 784 344 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679989124821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_a BCD:inst13\|y_a:inst " "Elaborating entity \"y_a\" for hierarchy \"BCD:inst13\|y_a:inst\"" {  } { { "BCD.bdf" "inst" { Schematic "D:/altera/13.0sp1/Homework/BCD.bdf" { { -128 352 448 0 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679989124823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_b BCD:inst13\|y_b:inst1 " "Elaborating entity \"y_b\" for hierarchy \"BCD:inst13\|y_b:inst1\"" {  } { { "BCD.bdf" "inst1" { Schematic "D:/altera/13.0sp1/Homework/BCD.bdf" { { -32 456 552 96 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679989124826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_c BCD:inst13\|y_c:inst2 " "Elaborating entity \"y_c\" for hierarchy \"BCD:inst13\|y_c:inst2\"" {  } { { "BCD.bdf" "inst2" { Schematic "D:/altera/13.0sp1/Homework/BCD.bdf" { { 72 336 432 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679989124829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_d BCD:inst13\|y_d:inst3 " "Elaborating entity \"y_d\" for hierarchy \"BCD:inst13\|y_d:inst3\"" {  } { { "BCD.bdf" "inst3" { Schematic "D:/altera/13.0sp1/Homework/BCD.bdf" { { 168 456 552 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679989124830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_e BCD:inst13\|y_e:inst4 " "Elaborating entity \"y_e\" for hierarchy \"BCD:inst13\|y_e:inst4\"" {  } { { "BCD.bdf" "inst4" { Schematic "D:/altera/13.0sp1/Homework/BCD.bdf" { { 272 344 440 400 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679989124834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_f BCD:inst13\|y_f:inst5 " "Elaborating entity \"y_f\" for hierarchy \"BCD:inst13\|y_f:inst5\"" {  } { { "BCD.bdf" "inst5" { Schematic "D:/altera/13.0sp1/Homework/BCD.bdf" { { 360 488 584 488 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679989124835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_g BCD:inst13\|y_g:inst6 " "Elaborating entity \"y_g\" for hierarchy \"BCD:inst13\|y_g:inst6\"" {  } { { "BCD.bdf" "inst6" { Schematic "D:/altera/13.0sp1/Homework/BCD.bdf" { { 464 344 440 592 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679989124838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Code_converter Code_converter:inst1 " "Elaborating entity \"Code_converter\" for hierarchy \"Code_converter:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "D:/altera/13.0sp1/Homework/main.bdf" { { 184 576 672 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679989124842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679989124887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 10:38:44 2023 " "Processing ended: Tue Mar 28 10:38:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679989124887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679989124887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679989124887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679989124887 ""}
