#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001eb2eb552a0 .scope module, "tb_riscv_add" "tb_riscv_add" 2 2;
 .timescale 0 0;
v000001eb2ec068f0_0 .var "clk", 0 0;
v000001eb2ec058b0_0 .var "rst_n", 0 0;
S_000001eb2eba5540 .scope module, "m_riscv_soc" "riscv_soc" 2 41, 3 4 0, S_000001eb2eb552a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
v000001eb2ec06210_0 .net "clk", 0 0, v000001eb2ec068f0_0;  1 drivers
v000001eb2ec06850_0 .net "inst", 31 0, L_000001eb2eb86ba0;  1 drivers
v000001eb2ec059f0_0 .net "inst_addr", 31 0, L_000001eb2eb875b0;  1 drivers
v000001eb2ec062b0_0 .net "rst_n", 0 0, v000001eb2ec058b0_0;  1 drivers
S_000001eb2eba5b20 .scope module, "m_rom" "rom" 3 20, 4 1 0, S_000001eb2eba5540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst_addr_i";
    .port_info 1 /OUTPUT 32 "inst_o";
L_000001eb2eb86ba0 .functor BUFZ 32, L_000001eb2ec05f90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eb2eb54970_0 .net *"_ivl_0", 31 0, L_000001eb2ec05f90;  1 drivers
v000001eb2eb54330_0 .net *"_ivl_2", 31 0, L_000001eb2ec063f0;  1 drivers
v000001eb2eb54a10_0 .net *"_ivl_4", 29 0, L_000001eb2ec072f0;  1 drivers
L_000001eb2ef70088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb2eb543d0_0 .net *"_ivl_6", 1 0, L_000001eb2ef70088;  1 drivers
v000001eb2eb53b10_0 .net "inst_addr_i", 31 0, L_000001eb2eb875b0;  alias, 1 drivers
v000001eb2eb53cf0_0 .net "inst_o", 31 0, L_000001eb2eb86ba0;  alias, 1 drivers
v000001eb2eb53d90 .array "rom_mem", 4095 0, 31 0;
L_000001eb2ec05f90 .array/port v000001eb2eb53d90, L_000001eb2ec063f0;
L_000001eb2ec072f0 .part L_000001eb2eb875b0, 2, 30;
L_000001eb2ec063f0 .concat [ 30 2 0 0], L_000001eb2ec072f0, L_000001eb2ef70088;
S_000001eb2eba7090 .scope module, "top" "riscv_top" 3 13, 5 9 0, S_000001eb2eba5540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "inst_i";
    .port_info 3 /OUTPUT 32 "inst_addr_o";
v000001eb2ec02e40_0 .net "clk", 0 0, v000001eb2ec068f0_0;  alias, 1 drivers
v000001eb2ec02ee0_0 .net "ex_rd_addr", 4 0, v000001eb2ec004d0_0;  1 drivers
v000001eb2ec03980_0 .net "ex_rd_data", 31 0, v000001eb2ec007f0_0;  1 drivers
v000001eb2ec02f80_0 .net "ex_rd_wen", 0 0, v000001eb2ec009d0_0;  1 drivers
v000001eb2ec03d40_0 .net "id_ex_inst", 31 0, v000001eb2ec013d0_0;  1 drivers
v000001eb2ec037a0_0 .net "id_ex_inst_addr", 31 0, v000001eb2ec01970_0;  1 drivers
v000001eb2ec02300_0 .net "id_ex_rd_addr", 4 0, v000001eb2ec01470_0;  1 drivers
v000001eb2ec02440_0 .net "id_ex_rd_wen", 0 0, v000001eb2ec01ab0_0;  1 drivers
v000001eb2ec03e80_0 .net "id_ex_rs1_data", 31 0, v000001eb2ec01e70_0;  1 drivers
v000001eb2ec030c0_0 .net "id_ex_rs2_data", 31 0, v000001eb2ec00e30_0;  1 drivers
v000001eb2ec03200_0 .net "id_inst", 31 0, L_000001eb2eb86a50;  1 drivers
v000001eb2ec03480_0 .net "id_inst_addr", 31 0, L_000001eb2eb872a0;  1 drivers
v000001eb2ec024e0_0 .net "id_op_1", 31 0, v000001eb2ec01c90_0;  1 drivers
v000001eb2ec032a0_0 .net "id_op_2", 31 0, v000001eb2ec00c50_0;  1 drivers
v000001eb2ec03340_0 .net "id_reg_wen", 0 0, v000001eb2ec011f0_0;  1 drivers
v000001eb2ec03520_0 .net "id_rs1_addr", 4 0, v000001eb2ec01dd0_0;  1 drivers
v000001eb2ec035c0_0 .net "id_rs2_addr", 4 0, v000001eb2ec00cf0_0;  1 drivers
v000001eb2ec03660_0 .net "id_wd_addr", 4 0, v000001eb2ec00570_0;  1 drivers
v000001eb2ec03de0_0 .net "if_id_inst", 31 0, v000001eb2ec03160_0;  1 drivers
v000001eb2ec03700_0 .net "if_id_inst_addr", 31 0, v000001eb2ec03020_0;  1 drivers
v000001eb2ec03840_0 .net "if_inst", 31 0, L_000001eb2eb878c0;  1 drivers
v000001eb2ec038e0_0 .net "if_inst_addr", 31 0, L_000001eb2eb86dd0;  1 drivers
v000001eb2ec03a20_0 .net "inst_addr_o", 31 0, L_000001eb2eb875b0;  alias, 1 drivers
v000001eb2ec03ca0_0 .net "inst_i", 31 0, L_000001eb2eb86ba0;  alias, 1 drivers
v000001eb2ec03f20_0 .net "pc_io", 31 0, v000001eb2ec02620_0;  1 drivers
v000001eb2ec02080_0 .net "regs_rs1_data", 31 0, v000001eb2ec03ac0_0;  1 drivers
v000001eb2ec07430_0 .net "regs_rs2_data", 31 0, v000001eb2ec03b60_0;  1 drivers
v000001eb2ec06170_0 .net "rst_n", 0 0, v000001eb2ec058b0_0;  alias, 1 drivers
S_000001eb2eba7220 .scope module, "m_ex" "ex" 5 129, 6 2 0, S_000001eb2eba7090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst_i";
    .port_info 1 /INPUT 32 "inst_addr_i";
    .port_info 2 /INPUT 32 "rs1_data_i";
    .port_info 3 /INPUT 32 "rs2_data_i";
    .port_info 4 /INPUT 5 "rd_addr_i";
    .port_info 5 /INPUT 1 "rd_wen_i";
    .port_info 6 /OUTPUT 5 "rd_addr_o";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "rd_wen_o";
L_000001eb2eb87380 .functor BUFZ 32, v000001eb2ec013d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eb2eb53ed0_0 .net *"_ivl_8", 31 0, L_000001eb2eb87380;  1 drivers
v000001eb2ec010b0_0 .net "func3", 2 0, L_000001eb2ec07390;  1 drivers
v000001eb2ec00390_0 .net "func7", 6 0, L_000001eb2ec06350;  1 drivers
v000001eb2ec00890_0 .net "inst_addr_i", 31 0, v000001eb2ec01970_0;  alias, 1 drivers
v000001eb2ec00930_0 .net "inst_i", 31 0, v000001eb2ec013d0_0;  alias, 1 drivers
v000001eb2ec01650_0 .net "opcode", 6 0, L_000001eb2ec05ef0;  1 drivers
v000001eb2ec00750_0 .net "rd", 4 0, L_000001eb2ec07070;  1 drivers
v000001eb2ec01790_0 .net "rd_addr_i", 4 0, v000001eb2ec01470_0;  alias, 1 drivers
v000001eb2ec004d0_0 .var "rd_addr_o", 4 0;
v000001eb2ec007f0_0 .var "rd_data_o", 31 0;
v000001eb2ec016f0_0 .net "rd_wen_i", 0 0, v000001eb2ec01ab0_0;  alias, 1 drivers
v000001eb2ec009d0_0 .var "rd_wen_o", 0 0;
v000001eb2ec00a70_0 .net "rs1", 4 0, L_000001eb2ec05db0;  1 drivers
v000001eb2ec00b10_0 .net "rs1_data_i", 31 0, v000001eb2ec01e70_0;  alias, 1 drivers
v000001eb2ec00430_0 .net "rs2", 4 0, L_000001eb2ec05bd0;  1 drivers
v000001eb2ec01a10_0 .net "rs2_data_i", 31 0, v000001eb2ec00e30_0;  alias, 1 drivers
E_000001eb2eb96c00/0 .event anyedge, v000001eb2ec01650_0, v000001eb2ec010b0_0, v000001eb2ec01790_0, v000001eb2ec00b10_0;
E_000001eb2eb96c00/1 .event anyedge, v000001eb2ec01a10_0, v000001eb2ec016f0_0, v000001eb2ec00390_0;
E_000001eb2eb96c00 .event/or E_000001eb2eb96c00/0, E_000001eb2eb96c00/1;
L_000001eb2ec06350 .part L_000001eb2eb87380, 25, 7;
L_000001eb2ec05bd0 .part L_000001eb2eb87380, 20, 5;
L_000001eb2ec05db0 .part L_000001eb2eb87380, 15, 5;
L_000001eb2ec07390 .part L_000001eb2eb87380, 12, 3;
L_000001eb2ec07070 .part L_000001eb2eb87380, 7, 5;
L_000001eb2ec05ef0 .part L_000001eb2eb87380, 0, 7;
S_000001eb2eb8bd30 .scope module, "m_id" "id" 5 76, 7 2 0, S_000001eb2eba7090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst_addr_i";
    .port_info 1 /INPUT 32 "inst_i";
    .port_info 2 /OUTPUT 5 "rs1_addr_o";
    .port_info 3 /OUTPUT 5 "rs2_addr_o";
    .port_info 4 /INPUT 32 "rs1_data_i";
    .port_info 5 /INPUT 32 "rs2_data_i";
    .port_info 6 /OUTPUT 32 "inst_addr_o";
    .port_info 7 /OUTPUT 32 "inst_o";
    .port_info 8 /OUTPUT 32 "op_1_o";
    .port_info 9 /OUTPUT 32 "op_2_o";
    .port_info 10 /OUTPUT 5 "wd_addr_o";
    .port_info 11 /OUTPUT 1 "reg_wen";
L_000001eb2eb872a0 .functor BUFZ 32, v000001eb2ec03020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001eb2eb86a50 .functor BUFZ 32, v000001eb2ec03160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001eb2eb86b30 .functor BUFZ 32, v000001eb2ec03160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eb2ec01510_0 .net *"_ivl_12", 31 0, L_000001eb2eb86b30;  1 drivers
v000001eb2ec01330_0 .net "func3", 2 0, L_000001eb2ec06cb0;  1 drivers
v000001eb2ec00bb0_0 .net "func7", 6 0, L_000001eb2ec065d0;  1 drivers
v000001eb2ec01b50_0 .net "inst_addr_i", 31 0, v000001eb2ec03020_0;  alias, 1 drivers
v000001eb2ec01830_0 .net "inst_addr_o", 31 0, L_000001eb2eb872a0;  alias, 1 drivers
v000001eb2ec01bf0_0 .net "inst_i", 31 0, v000001eb2ec03160_0;  alias, 1 drivers
v000001eb2ec015b0_0 .net "inst_o", 31 0, L_000001eb2eb86a50;  alias, 1 drivers
v000001eb2ec01c90_0 .var "op_1_o", 31 0;
v000001eb2ec00c50_0 .var "op_2_o", 31 0;
v000001eb2ec01d30_0 .net "opcode", 6 0, L_000001eb2ec05b30;  1 drivers
v000001eb2ec01150_0 .net "rd", 4 0, L_000001eb2ec05a90;  1 drivers
v000001eb2ec011f0_0 .var "reg_wen", 0 0;
v000001eb2ec01010_0 .net "rs1", 4 0, L_000001eb2ec076b0;  1 drivers
v000001eb2ec01dd0_0 .var "rs1_addr_o", 4 0;
v000001eb2ec002f0_0 .net "rs1_data_i", 31 0, v000001eb2ec03ac0_0;  alias, 1 drivers
v000001eb2ec006b0_0 .net "rs2", 4 0, L_000001eb2ec07610;  1 drivers
v000001eb2ec00cf0_0 .var "rs2_addr_o", 4 0;
v000001eb2ec00d90_0 .net "rs2_data_i", 31 0, v000001eb2ec03b60_0;  alias, 1 drivers
v000001eb2ec00570_0 .var "wd_addr_o", 4 0;
E_000001eb2eb963c0/0 .event anyedge, v000001eb2ec01d30_0, v000001eb2ec01330_0, v000001eb2ec01010_0, v000001eb2ec002f0_0;
E_000001eb2eb963c0/1 .event anyedge, v000001eb2ec00bb0_0, v000001eb2ec006b0_0, v000001eb2ec01150_0, v000001eb2ec00d90_0;
E_000001eb2eb963c0 .event/or E_000001eb2eb963c0/0, E_000001eb2eb963c0/1;
L_000001eb2ec065d0 .part L_000001eb2eb86b30, 25, 7;
L_000001eb2ec07610 .part L_000001eb2eb86b30, 20, 5;
L_000001eb2ec076b0 .part L_000001eb2eb86b30, 15, 5;
L_000001eb2ec06cb0 .part L_000001eb2eb86b30, 12, 3;
L_000001eb2ec05a90 .part L_000001eb2eb86b30, 7, 5;
L_000001eb2ec05b30 .part L_000001eb2eb86b30, 0, 7;
S_000001eb2eb8bec0 .scope module, "m_id_ex" "id_ex" 5 109, 8 1 0, S_000001eb2eba7090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "inst_i";
    .port_info 3 /INPUT 32 "inst_addr_i";
    .port_info 4 /INPUT 32 "rs1_data_i";
    .port_info 5 /INPUT 32 "rs2_data_i";
    .port_info 6 /INPUT 5 "wd_addr_i";
    .port_info 7 /INPUT 1 "rd_wen_i";
    .port_info 8 /OUTPUT 32 "inst_addr_o";
    .port_info 9 /OUTPUT 32 "inst_o";
    .port_info 10 /OUTPUT 32 "rs1_data_o";
    .port_info 11 /OUTPUT 32 "rs2_data_o";
    .port_info 12 /OUTPUT 5 "rd_addr_o";
    .port_info 13 /OUTPUT 1 "rd_wen_o";
v000001eb2ec018d0_0 .net "clk", 0 0, v000001eb2ec068f0_0;  alias, 1 drivers
v000001eb2ec00250_0 .net "inst_addr_i", 31 0, L_000001eb2eb872a0;  alias, 1 drivers
v000001eb2ec01970_0 .var "inst_addr_o", 31 0;
v000001eb2ec00ed0_0 .net "inst_i", 31 0, L_000001eb2eb86a50;  alias, 1 drivers
v000001eb2ec013d0_0 .var "inst_o", 31 0;
v000001eb2ec01470_0 .var "rd_addr_o", 4 0;
v000001eb2ec00610_0 .net "rd_wen_i", 0 0, v000001eb2ec011f0_0;  alias, 1 drivers
v000001eb2ec01ab0_0 .var "rd_wen_o", 0 0;
v000001eb2ec01290_0 .net "rs1_data_i", 31 0, v000001eb2ec01c90_0;  alias, 1 drivers
v000001eb2ec01e70_0 .var "rs1_data_o", 31 0;
v000001eb2ec01f10_0 .net "rs2_data_i", 31 0, v000001eb2ec00c50_0;  alias, 1 drivers
v000001eb2ec00e30_0 .var "rs2_data_o", 31 0;
v000001eb2ec00f70_0 .net "rst_n", 0 0, v000001eb2ec058b0_0;  alias, 1 drivers
v000001eb2ec00070_0 .net "wd_addr_i", 4 0, v000001eb2ec00570_0;  alias, 1 drivers
E_000001eb2eb96a80 .event posedge, v000001eb2ec018d0_0;
S_000001eb2eb8c050 .scope module, "m_if_id" "if_id" 5 65, 9 2 0, S_000001eb2eba7090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "inst_i";
    .port_info 3 /INPUT 32 "inst_addr_i";
    .port_info 4 /OUTPUT 32 "inst_o";
    .port_info 5 /OUTPUT 32 "inst_addr_o";
v000001eb2ec00110_0 .net "clk", 0 0, v000001eb2ec068f0_0;  alias, 1 drivers
v000001eb2ec001b0_0 .net "inst_addr_i", 31 0, L_000001eb2eb86dd0;  alias, 1 drivers
v000001eb2ec03020_0 .var "inst_addr_o", 31 0;
v000001eb2ec02940_0 .net "inst_i", 31 0, L_000001eb2eb878c0;  alias, 1 drivers
v000001eb2ec03160_0 .var "inst_o", 31 0;
v000001eb2ec021c0_0 .net "rst_n", 0 0, v000001eb2ec058b0_0;  alias, 1 drivers
S_000001eb2eb83500 .scope module, "m_ifeach" "ifeach" 5 57, 10 2 0, S_000001eb2eba7090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_addr_i";
    .port_info 1 /INPUT 32 "rom_inst_i";
    .port_info 2 /OUTPUT 32 "if_rom_addr_o";
    .port_info 3 /OUTPUT 32 "inst_addr_o";
    .port_info 4 /OUTPUT 32 "inst_o";
L_000001eb2eb875b0 .functor BUFZ 32, v000001eb2ec02620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001eb2eb86dd0 .functor BUFZ 32, v000001eb2ec02620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001eb2eb878c0 .functor BUFZ 32, L_000001eb2eb86ba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eb2ec033e0_0 .net "if_rom_addr_o", 31 0, L_000001eb2eb875b0;  alias, 1 drivers
v000001eb2ec02120_0 .net "inst_addr_o", 31 0, L_000001eb2eb86dd0;  alias, 1 drivers
v000001eb2ec02580_0 .net "inst_o", 31 0, L_000001eb2eb878c0;  alias, 1 drivers
v000001eb2ec029e0_0 .net "pc_addr_i", 31 0, v000001eb2ec02620_0;  alias, 1 drivers
v000001eb2ec023a0_0 .net "rom_inst_i", 31 0, L_000001eb2eb86ba0;  alias, 1 drivers
S_000001eb2eb83690 .scope module, "m_pc_reg" "pc_reg" 5 51, 11 1 0, S_000001eb2eba7090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "pc_o";
v000001eb2ec026c0_0 .net "clk", 0 0, v000001eb2ec068f0_0;  alias, 1 drivers
v000001eb2ec02620_0 .var "pc_o", 31 0;
v000001eb2ec02760_0 .net "rst_n", 0 0, v000001eb2ec058b0_0;  alias, 1 drivers
S_000001eb2eb83820 .scope module, "m_regs" "regs" 5 94, 12 1 0, S_000001eb2eba7090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "reg1_raddr_i";
    .port_info 3 /INPUT 5 "reg2_raddr_i";
    .port_info 4 /OUTPUT 32 "reg1_rdata_o";
    .port_info 5 /OUTPUT 32 "reg2_rdata_o";
    .port_info 6 /INPUT 32 "reg_wdata_i";
    .port_info 7 /INPUT 5 "reg_waddr_i";
    .port_info 8 /INPUT 1 "reg_wen";
v000001eb2ec02800_0 .net "clk", 0 0, v000001eb2ec068f0_0;  alias, 1 drivers
v000001eb2ec02260_0 .var/i "i", 31 0;
v000001eb2ec03c00_0 .net "reg1_raddr_i", 4 0, v000001eb2ec01dd0_0;  alias, 1 drivers
v000001eb2ec03ac0_0 .var "reg1_rdata_o", 31 0;
v000001eb2ec02c60_0 .net "reg2_raddr_i", 4 0, v000001eb2ec00cf0_0;  alias, 1 drivers
v000001eb2ec03b60_0 .var "reg2_rdata_o", 31 0;
v000001eb2ec028a0_0 .net "reg_waddr_i", 4 0, v000001eb2ec004d0_0;  alias, 1 drivers
v000001eb2ec02b20_0 .net "reg_wdata_i", 31 0, v000001eb2ec007f0_0;  alias, 1 drivers
v000001eb2ec02bc0_0 .net "reg_wen", 0 0, v000001eb2ec009d0_0;  alias, 1 drivers
v000001eb2ec02d00 .array "regs", 31 0, 31 0;
v000001eb2ec02da0_0 .net "rst_n", 0 0, v000001eb2ec058b0_0;  alias, 1 drivers
E_000001eb2eb96b40/0 .event anyedge, v000001eb2ec00f70_0, v000001eb2ec01dd0_0, v000001eb2ec009d0_0, v000001eb2ec004d0_0;
v000001eb2ec02d00_0 .array/port v000001eb2ec02d00, 0;
v000001eb2ec02d00_1 .array/port v000001eb2ec02d00, 1;
v000001eb2ec02d00_2 .array/port v000001eb2ec02d00, 2;
E_000001eb2eb96b40/1 .event anyedge, v000001eb2ec007f0_0, v000001eb2ec02d00_0, v000001eb2ec02d00_1, v000001eb2ec02d00_2;
v000001eb2ec02d00_3 .array/port v000001eb2ec02d00, 3;
v000001eb2ec02d00_4 .array/port v000001eb2ec02d00, 4;
v000001eb2ec02d00_5 .array/port v000001eb2ec02d00, 5;
v000001eb2ec02d00_6 .array/port v000001eb2ec02d00, 6;
E_000001eb2eb96b40/2 .event anyedge, v000001eb2ec02d00_3, v000001eb2ec02d00_4, v000001eb2ec02d00_5, v000001eb2ec02d00_6;
v000001eb2ec02d00_7 .array/port v000001eb2ec02d00, 7;
v000001eb2ec02d00_8 .array/port v000001eb2ec02d00, 8;
v000001eb2ec02d00_9 .array/port v000001eb2ec02d00, 9;
v000001eb2ec02d00_10 .array/port v000001eb2ec02d00, 10;
E_000001eb2eb96b40/3 .event anyedge, v000001eb2ec02d00_7, v000001eb2ec02d00_8, v000001eb2ec02d00_9, v000001eb2ec02d00_10;
v000001eb2ec02d00_11 .array/port v000001eb2ec02d00, 11;
v000001eb2ec02d00_12 .array/port v000001eb2ec02d00, 12;
v000001eb2ec02d00_13 .array/port v000001eb2ec02d00, 13;
v000001eb2ec02d00_14 .array/port v000001eb2ec02d00, 14;
E_000001eb2eb96b40/4 .event anyedge, v000001eb2ec02d00_11, v000001eb2ec02d00_12, v000001eb2ec02d00_13, v000001eb2ec02d00_14;
v000001eb2ec02d00_15 .array/port v000001eb2ec02d00, 15;
v000001eb2ec02d00_16 .array/port v000001eb2ec02d00, 16;
v000001eb2ec02d00_17 .array/port v000001eb2ec02d00, 17;
v000001eb2ec02d00_18 .array/port v000001eb2ec02d00, 18;
E_000001eb2eb96b40/5 .event anyedge, v000001eb2ec02d00_15, v000001eb2ec02d00_16, v000001eb2ec02d00_17, v000001eb2ec02d00_18;
v000001eb2ec02d00_19 .array/port v000001eb2ec02d00, 19;
v000001eb2ec02d00_20 .array/port v000001eb2ec02d00, 20;
v000001eb2ec02d00_21 .array/port v000001eb2ec02d00, 21;
v000001eb2ec02d00_22 .array/port v000001eb2ec02d00, 22;
E_000001eb2eb96b40/6 .event anyedge, v000001eb2ec02d00_19, v000001eb2ec02d00_20, v000001eb2ec02d00_21, v000001eb2ec02d00_22;
v000001eb2ec02d00_23 .array/port v000001eb2ec02d00, 23;
v000001eb2ec02d00_24 .array/port v000001eb2ec02d00, 24;
v000001eb2ec02d00_25 .array/port v000001eb2ec02d00, 25;
v000001eb2ec02d00_26 .array/port v000001eb2ec02d00, 26;
E_000001eb2eb96b40/7 .event anyedge, v000001eb2ec02d00_23, v000001eb2ec02d00_24, v000001eb2ec02d00_25, v000001eb2ec02d00_26;
v000001eb2ec02d00_27 .array/port v000001eb2ec02d00, 27;
v000001eb2ec02d00_28 .array/port v000001eb2ec02d00, 28;
v000001eb2ec02d00_29 .array/port v000001eb2ec02d00, 29;
v000001eb2ec02d00_30 .array/port v000001eb2ec02d00, 30;
E_000001eb2eb96b40/8 .event anyedge, v000001eb2ec02d00_27, v000001eb2ec02d00_28, v000001eb2ec02d00_29, v000001eb2ec02d00_30;
v000001eb2ec02d00_31 .array/port v000001eb2ec02d00, 31;
E_000001eb2eb96b40/9 .event anyedge, v000001eb2ec02d00_31, v000001eb2ec00cf0_0;
E_000001eb2eb96b40 .event/or E_000001eb2eb96b40/0, E_000001eb2eb96b40/1, E_000001eb2eb96b40/2, E_000001eb2eb96b40/3, E_000001eb2eb96b40/4, E_000001eb2eb96b40/5, E_000001eb2eb96b40/6, E_000001eb2eb96b40/7, E_000001eb2eb96b40/8, E_000001eb2eb96b40/9;
    .scope S_000001eb2eb83690;
T_0 ;
    %wait E_000001eb2eb96a80;
    %load/vec4 v000001eb2ec02760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eb2ec02620_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001eb2ec02620_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001eb2ec02620_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001eb2eb8c050;
T_1 ;
    %wait E_000001eb2eb96a80;
    %load/vec4 v000001eb2ec021c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001eb2ec03160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eb2ec03020_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001eb2ec02940_0;
    %assign/vec4 v000001eb2ec03160_0, 0;
    %load/vec4 v000001eb2ec001b0_0;
    %assign/vec4 v000001eb2ec03020_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001eb2eb8bd30;
T_2 ;
    %wait E_000001eb2eb963c0;
    %load/vec4 v000001eb2ec01d30_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001eb2ec01dd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001eb2ec00cf0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb2ec01c90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb2ec00c50_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001eb2ec00570_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2ec011f0_0, 0, 1;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v000001eb2ec01330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001eb2ec01dd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001eb2ec00cf0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb2ec01c90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb2ec00c50_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001eb2ec00570_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2ec011f0_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v000001eb2ec01010_0;
    %store/vec4 v000001eb2ec01dd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001eb2ec00cf0_0, 0, 5;
    %load/vec4 v000001eb2ec002f0_0;
    %store/vec4 v000001eb2ec01c90_0, 0, 32;
    %load/vec4 v000001eb2ec00bb0_0;
    %parti/s 1, 6, 4;
    %replicate 20;
    %load/vec4 v000001eb2ec00bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001eb2ec006b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001eb2ec00c50_0, 0, 32;
    %load/vec4 v000001eb2ec01150_0;
    %store/vec4 v000001eb2ec00570_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb2ec011f0_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v000001eb2ec01330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001eb2ec01dd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001eb2ec00cf0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb2ec01c90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb2ec00c50_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001eb2ec00570_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2ec011f0_0, 0, 1;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v000001eb2ec01010_0;
    %store/vec4 v000001eb2ec01dd0_0, 0, 5;
    %load/vec4 v000001eb2ec006b0_0;
    %store/vec4 v000001eb2ec00cf0_0, 0, 5;
    %load/vec4 v000001eb2ec002f0_0;
    %store/vec4 v000001eb2ec01c90_0, 0, 32;
    %load/vec4 v000001eb2ec00d90_0;
    %store/vec4 v000001eb2ec00c50_0, 0, 32;
    %load/vec4 v000001eb2ec01150_0;
    %store/vec4 v000001eb2ec00570_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb2ec011f0_0, 0, 1;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001eb2eb83820;
T_3 ;
    %wait E_000001eb2eb96b40;
    %load/vec4 v000001eb2ec02da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb2ec03ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb2ec03b60_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001eb2ec03c00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb2ec03ac0_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001eb2ec02bc0_0;
    %load/vec4 v000001eb2ec03c00_0;
    %load/vec4 v000001eb2ec028a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001eb2ec02b20_0;
    %store/vec4 v000001eb2ec03ac0_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001eb2ec03c00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001eb2ec02d00, 4;
    %store/vec4 v000001eb2ec03ac0_0, 0, 32;
T_3.5 ;
T_3.3 ;
    %load/vec4 v000001eb2ec02c60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb2ec03b60_0, 0, 32;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v000001eb2ec02bc0_0;
    %load/vec4 v000001eb2ec02c60_0;
    %load/vec4 v000001eb2ec028a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v000001eb2ec02b20_0;
    %store/vec4 v000001eb2ec03b60_0, 0, 32;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v000001eb2ec02c60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001eb2ec02d00, 4;
    %store/vec4 v000001eb2ec03b60_0, 0, 32;
T_3.9 ;
T_3.7 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001eb2eb83820;
T_4 ;
    %wait E_000001eb2eb96a80;
    %load/vec4 v000001eb2ec02da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb2ec02260_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001eb2ec02260_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001eb2ec02260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eb2ec02d00, 0, 4;
    %load/vec4 v000001eb2ec02260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eb2ec02260_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001eb2ec02bc0_0;
    %load/vec4 v000001eb2ec028a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001eb2ec02b20_0;
    %load/vec4 v000001eb2ec028a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eb2ec02d00, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001eb2eb8bec0;
T_5 ;
    %wait E_000001eb2eb96a80;
    %load/vec4 v000001eb2ec00f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eb2ec01970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eb2ec013d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eb2ec01e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eb2ec00e30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001eb2ec01470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eb2ec01ab0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001eb2ec00250_0;
    %assign/vec4 v000001eb2ec01970_0, 0;
    %load/vec4 v000001eb2ec00ed0_0;
    %assign/vec4 v000001eb2ec013d0_0, 0;
    %load/vec4 v000001eb2ec01290_0;
    %assign/vec4 v000001eb2ec01e70_0, 0;
    %load/vec4 v000001eb2ec01f10_0;
    %assign/vec4 v000001eb2ec00e30_0, 0;
    %load/vec4 v000001eb2ec00070_0;
    %assign/vec4 v000001eb2ec01470_0, 0;
    %load/vec4 v000001eb2ec00610_0;
    %assign/vec4 v000001eb2ec01ab0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001eb2eba7220;
T_6 ;
    %wait E_000001eb2eb96c00;
    %load/vec4 v000001eb2ec01650_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001eb2ec004d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb2ec007f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2ec009d0_0, 0, 1;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v000001eb2ec010b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001eb2ec004d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb2ec007f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2ec009d0_0, 0, 1;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v000001eb2ec01790_0;
    %store/vec4 v000001eb2ec004d0_0, 0, 5;
    %load/vec4 v000001eb2ec00b10_0;
    %load/vec4 v000001eb2ec01a10_0;
    %add;
    %store/vec4 v000001eb2ec007f0_0, 0, 32;
    %load/vec4 v000001eb2ec016f0_0;
    %store/vec4 v000001eb2ec009d0_0, 0, 1;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v000001eb2ec010b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001eb2ec004d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb2ec007f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2ec009d0_0, 0, 1;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v000001eb2ec00390_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_6.10, 4;
    %load/vec4 v000001eb2ec00b10_0;
    %load/vec4 v000001eb2ec01a10_0;
    %add;
    %store/vec4 v000001eb2ec007f0_0, 0, 32;
    %load/vec4 v000001eb2ec01790_0;
    %store/vec4 v000001eb2ec004d0_0, 0, 5;
    %load/vec4 v000001eb2ec016f0_0;
    %store/vec4 v000001eb2ec009d0_0, 0, 1;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v000001eb2ec00390_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_6.12, 4;
    %load/vec4 v000001eb2ec01a10_0;
    %load/vec4 v000001eb2ec00b10_0;
    %sub;
    %store/vec4 v000001eb2ec007f0_0, 0, 32;
    %load/vec4 v000001eb2ec01790_0;
    %store/vec4 v000001eb2ec004d0_0, 0, 5;
    %load/vec4 v000001eb2ec016f0_0;
    %store/vec4 v000001eb2ec009d0_0, 0, 1;
T_6.12 ;
T_6.11 ;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001eb2eb552a0;
T_7 ;
    %vpi_call 2 9 "$dumpfile", "rsicv_add.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001eb2eb552a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eb2ec068f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eb2ec058b0_0, 0;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb2ec058b0_0, 0;
    %delay 200, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001eb2eb552a0;
T_8 ;
    %delay 10, 0;
    %load/vec4 v000001eb2ec068f0_0;
    %inv;
    %assign/vec4 v000001eb2ec068f0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_000001eb2eb552a0;
T_9 ;
    %vpi_call 2 23 "$readmemb", "../tb/inst_data_ADD.txt", v000001eb2eb53d90 {0 0 0};
    %vpi_call 2 24 "$display", "x27 register value is %d", &A<v000001eb2eb53d90, 0> {0 0 0};
    %vpi_call 2 25 "$display", "x27 register value is %d", &A<v000001eb2eb53d90, 1> {0 0 0};
    %vpi_call 2 26 "$display", "x27 register value is %d", &A<v000001eb2eb53d90, 2> {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001eb2eb552a0;
T_10 ;
    %wait E_000001eb2eb96a80;
    %vpi_call 2 32 "$display", "x27 register value is %d", &A<v000001eb2ec02d00, 27> {0 0 0};
    %vpi_call 2 33 "$display", "x28 register value is %d", &A<v000001eb2ec02d00, 28> {0 0 0};
    %vpi_call 2 34 "$display", "x29 register value is %d", &A<v000001eb2ec02d00, 29> {0 0 0};
    %vpi_call 2 35 "$display", "---------------------------" {0 0 0};
    %vpi_call 2 36 "$display", "---------------------------" {0 0 0};
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "..\tb\tb_riscv_add.v";
    "./../tb/riscv_soc.v";
    "./../rtl/rom.v";
    "./../rtl/riscv_top.v";
    "./ex.v";
    "./id.v";
    "./id_ex.v";
    "./if_id.v";
    "./ifeach.v";
    "./pc_reg.v";
    "./regs.v";
