{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430791322727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430791322737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 03:02:01 2015 " "Processing started: Tue May 05 03:02:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430791322737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430791322737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProject_DE270_Top -c MiniProject_DE270_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProject_DE270_Top -c MiniProject_DE270_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430791322737 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1430791326097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/asgen/hdl/asgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/asgen/hdl/asgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASGEN " "Found entity 1: ASGEN" {  } { { "../components/ASGEN/hdl/ASGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/ASGEN/hdl/ASGEN.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791326267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791326267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/hdl/bcd2ssd.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/hdl/bcd2ssd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD2SSD " "Found entity 1: BCD2SSD" {  } { { "../hdl/BCD2SSD.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/BCD2SSD.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791326317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791326317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/hdl/uicontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/hdl/uicontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UIController " "Found entity 1: UIController" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791326357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791326357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/dsgen/hdl/dsgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/dsgen/hdl/dsgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 DSGEN " "Found entity 1: DSGEN" {  } { { "../components/DSGEN/hdl/DSGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/DSGEN/hdl/DSGEN.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791326417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791326417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/adc_dac/hdl/dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/adc_dac/hdl/dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC " "Found entity 1: DAC" {  } { { "../components/ADC_DAC/hdl/DAC.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/ADC_DAC/hdl/DAC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791326467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791326467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/adc_dac/hdl/adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/adc_dac/hdl/adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "../components/ADC_DAC/hdl/ADC.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/ADC_DAC/hdl/ADC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791326517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791326517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/scdaq/hdl/scdaq_ctp.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/scdaq/hdl/scdaq_ctp.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCDAQ_CTP " "Found entity 1: SCDAQ_CTP" {  } { { "../components/SCDAQ/hdl/SCDAQ_CTP.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ_CTP.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791326567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791326567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/scdaq/hdl/scdaq_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/scdaq/hdl/scdaq_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCDAQ_BUF " "Found entity 1: SCDAQ_BUF" {  } { { "../components/SCDAQ/hdl/SCDAQ_BUF.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ_BUF.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791326617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791326617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/scdaq/hdl/scdaq.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/scdaq/hdl/scdaq.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCDAQ " "Found entity 1: SCDAQ" {  } { { "../components/SCDAQ/hdl/SCDAQ.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791326667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791326667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/hdl/plotsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/hdl/plotsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlotSignal " "Found entity 1: PlotSignal" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791326707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791326707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/vga_lcd_driver/ip/video_pll/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/vga_lcd_driver/ip/video_pll/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL " "Found entity 1: VIDEO_PLL" {  } { { "../components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791326757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791326757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/vga_lcd_driver/ip/screen_buffer/screen_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/vga_lcd_driver/ip/screen_buffer/screen_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 screen_buffer " "Found entity 1: screen_buffer" {  } { { "../components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791326807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791326807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/vga_lcd_driver/ip/line_buffer/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/vga_lcd_driver/ip/line_buffer/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_buffer " "Found entity 1: line_buffer" {  } { { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791326857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791326857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/vga_lcd_driver/hdl/vga_lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/vga_lcd_driver/hdl/vga_lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_LCD_Driver " "Found entity 1: VGA_LCD_Driver" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791326907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791326907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/vga_lcd_driver/hdl/i2s_lcd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/vga_lcd_driver/hdl/i2s_lcd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_LCD_Config " "Found entity 1: I2S_LCD_Config" {  } { { "../components/VGA_LCD_Driver/hdl/I2S_LCD_Config.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/I2S_LCD_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791326947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791326947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/vga_lcd_driver/hdl/i2s_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/vga_lcd_driver/hdl/i2s_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_Controller " "Found entity 1: I2S_Controller" {  } { { "../components/VGA_LCD_Driver/hdl/I2S_Controller.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/I2S_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791326997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791326997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/vga_lcd_driver/hdl/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/vga_lcd_driver/hdl/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "../components/VGA_LCD_Driver/hdl/I2C_Controller.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791327037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791327037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/vga_lcd_driver/hdl/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/vga_lcd_driver/hdl/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "../components/VGA_LCD_Driver/hdl/I2C_AV_Config.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791327087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791327087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/miniproject_de270_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/miniproject_de270_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MiniProject_DE270_Top " "Found entity 1: MiniProject_DE270_Top" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791327137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791327137 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MiniProject_DE270_Top " "Elaborating entity \"MiniProject_DE270_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430791327607 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] MiniProject_DE270_Top.v(25) " "Output port \"LEDG\[8\]\" at MiniProject_DE270_Top.v(25) has no driver" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430791327617 "|MiniProject_DE270_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2SSD BCD2SSD:BCD2SSD_inst0 " "Elaborating entity \"BCD2SSD\" for hierarchy \"BCD2SSD:BCD2SSD_inst0\"" {  } { { "hdl/MiniProject_DE270_Top.v" "BCD2SSD_inst0" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL VIDEO_PLL:VIDEO_PLL_inst " "Elaborating entity \"VIDEO_PLL\" for hierarchy \"VIDEO_PLL:VIDEO_PLL_inst\"" {  } { { "hdl/MiniProject_DE270_Top.v" "VIDEO_PLL_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\"" {  } { { "../components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" "altpll_component" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\"" {  } { { "../components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 20000 " "Parameter \"clk1_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VIDEO_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VIDEO_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327937 ""}  } { { "../components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430791327937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UIController UIController:UIController_inst " "Elaborating entity \"UIController\" for hierarchy \"UIController:UIController_inst\"" {  } { { "hdl/MiniProject_DE270_Top.v" "UIController_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327957 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UIController.v(336) " "Verilog HDL assignment warning at UIController.v(336): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UIController.v(338) " "Verilog HDL assignment warning at UIController.v(338): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UIController.v(347) " "Verilog HDL assignment warning at UIController.v(347): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UIController.v(349) " "Verilog HDL assignment warning at UIController.v(349): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UIController.v(361) " "Verilog HDL assignment warning at UIController.v(361): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UIController.v(363) " "Verilog HDL assignment warning at UIController.v(363): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UIController.v(372) " "Verilog HDL assignment warning at UIController.v(372): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UIController.v(374) " "Verilog HDL assignment warning at UIController.v(374): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 UIController.v(386) " "Verilog HDL assignment warning at UIController.v(386): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 UIController.v(388) " "Verilog HDL assignment warning at UIController.v(388): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(397) " "Verilog HDL assignment warning at UIController.v(397): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(399) " "Verilog HDL assignment warning at UIController.v(399): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 UIController.v(408) " "Verilog HDL assignment warning at UIController.v(408): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 UIController.v(410) " "Verilog HDL assignment warning at UIController.v(410): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(419) " "Verilog HDL assignment warning at UIController.v(419): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(421) " "Verilog HDL assignment warning at UIController.v(421): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(441) " "Verilog HDL assignment warning at UIController.v(441): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(443) " "Verilog HDL assignment warning at UIController.v(443): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(452) " "Verilog HDL assignment warning at UIController.v(452): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(454) " "Verilog HDL assignment warning at UIController.v(454): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 UIController.v(463) " "Verilog HDL assignment warning at UIController.v(463): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 UIController.v(465) " "Verilog HDL assignment warning at UIController.v(465): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(474) " "Verilog HDL assignment warning at UIController.v(474): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(476) " "Verilog HDL assignment warning at UIController.v(476): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(496) " "Verilog HDL assignment warning at UIController.v(496): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(498) " "Verilog HDL assignment warning at UIController.v(498): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(507) " "Verilog HDL assignment warning at UIController.v(507): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(509) " "Verilog HDL assignment warning at UIController.v(509): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(518) " "Verilog HDL assignment warning at UIController.v(518): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(520) " "Verilog HDL assignment warning at UIController.v(520): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(533) " "Verilog HDL assignment warning at UIController.v(533): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(535) " "Verilog HDL assignment warning at UIController.v(535): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(548) " "Verilog HDL assignment warning at UIController.v(548): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(550) " "Verilog HDL assignment warning at UIController.v(550): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(559) " "Verilog HDL assignment warning at UIController.v(559): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(561) " "Verilog HDL assignment warning at UIController.v(561): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(570) " "Verilog HDL assignment warning at UIController.v(570): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(572) " "Verilog HDL assignment warning at UIController.v(572): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(581) " "Verilog HDL assignment warning at UIController.v(581): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(583) " "Verilog HDL assignment warning at UIController.v(583): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(592) " "Verilog HDL assignment warning at UIController.v(592): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(594) " "Verilog HDL assignment warning at UIController.v(594): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(607) " "Verilog HDL assignment warning at UIController.v(607): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(609) " "Verilog HDL assignment warning at UIController.v(609): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(622) " "Verilog HDL assignment warning at UIController.v(622): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(624) " "Verilog HDL assignment warning at UIController.v(624): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(633) " "Verilog HDL assignment warning at UIController.v(633): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(635) " "Verilog HDL assignment warning at UIController.v(635): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(644) " "Verilog HDL assignment warning at UIController.v(644): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(646) " "Verilog HDL assignment warning at UIController.v(646): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(655) " "Verilog HDL assignment warning at UIController.v(655): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(657) " "Verilog HDL assignment warning at UIController.v(657): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(666) " "Verilog HDL assignment warning at UIController.v(666): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(668) " "Verilog HDL assignment warning at UIController.v(668): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(681) " "Verilog HDL assignment warning at UIController.v(681): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(683) " "Verilog HDL assignment warning at UIController.v(683): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(696) " "Verilog HDL assignment warning at UIController.v(696): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(698) " "Verilog HDL assignment warning at UIController.v(698): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(707) " "Verilog HDL assignment warning at UIController.v(707): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(709) " "Verilog HDL assignment warning at UIController.v(709): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(718) " "Verilog HDL assignment warning at UIController.v(718): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(720) " "Verilog HDL assignment warning at UIController.v(720): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(729) " "Verilog HDL assignment warning at UIController.v(729): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(731) " "Verilog HDL assignment warning at UIController.v(731): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(740) " "Verilog HDL assignment warning at UIController.v(740): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(742) " "Verilog HDL assignment warning at UIController.v(742): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(755) " "Verilog HDL assignment warning at UIController.v(755): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(757) " "Verilog HDL assignment warning at UIController.v(757): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(770) " "Verilog HDL assignment warning at UIController.v(770): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327967 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(772) " "Verilog HDL assignment warning at UIController.v(772): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327977 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(781) " "Verilog HDL assignment warning at UIController.v(781): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327977 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(783) " "Verilog HDL assignment warning at UIController.v(783): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327977 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(792) " "Verilog HDL assignment warning at UIController.v(792): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327977 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(794) " "Verilog HDL assignment warning at UIController.v(794): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327977 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DSGEN DSGEN:DSGEN1_inst " "Elaborating entity \"DSGEN\" for hierarchy \"DSGEN:DSGEN1_inst\"" {  } { { "hdl/MiniProject_DE270_Top.v" "DSGEN1_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791327997 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DSGEN.v(41) " "Verilog HDL assignment warning at DSGEN.v(41): truncated value with size 32 to match size of target (10)" {  } { { "../components/DSGEN/hdl/DSGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/DSGEN/hdl/DSGEN.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327997 "|MiniProject_DE270_Top|DSGEN:DSGEN1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DSGEN.v(52) " "Verilog HDL assignment warning at DSGEN.v(52): truncated value with size 32 to match size of target (4)" {  } { { "../components/DSGEN/hdl/DSGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/DSGEN/hdl/DSGEN.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327997 "|MiniProject_DE270_Top|DSGEN:DSGEN1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DSGEN.v(60) " "Verilog HDL assignment warning at DSGEN.v(60): truncated value with size 32 to match size of target (4)" {  } { { "../components/DSGEN/hdl/DSGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/DSGEN/hdl/DSGEN.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791327997 "|MiniProject_DE270_Top|DSGEN:DSGEN1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCDAQ SCDAQ:DIG1_SCDAQ_inst " "Elaborating entity \"SCDAQ\" for hierarchy \"SCDAQ:DIG1_SCDAQ_inst\"" {  } { { "hdl/MiniProject_DE270_Top.v" "DIG1_SCDAQ_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCDAQ_CTP SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_CTP:SCDAQ_CTP_inst " "Elaborating entity \"SCDAQ_CTP\" for hierarchy \"SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_CTP:SCDAQ_CTP_inst\"" {  } { { "../components/SCDAQ/hdl/SCDAQ.v" "SCDAQ_CTP_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCDAQ_BUF SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst " "Elaborating entity \"SCDAQ_BUF\" for hierarchy \"SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\"" {  } { { "../components/SCDAQ/hdl/SCDAQ.v" "SCDAQ_BUF_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SCDAQ_BUF.v(78) " "Verilog HDL assignment warning at SCDAQ_BUF.v(78): truncated value with size 32 to match size of target (9)" {  } { { "../components/SCDAQ/hdl/SCDAQ_BUF.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ_BUF.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328137 "|MiniProject_DE270_Top|SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASGEN ASGEN:ASGEN_inst " "Elaborating entity \"ASGEN\" for hierarchy \"ASGEN:ASGEN_inst\"" {  } { { "hdl/MiniProject_DE270_Top.v" "ASGEN_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ASGEN.v(62) " "Verilog HDL assignment warning at ASGEN.v(62): truncated value with size 32 to match size of target (10)" {  } { { "../components/ASGEN/hdl/ASGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/ASGEN/hdl/ASGEN.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328317 "|MiniProject_DE270_Top|ASGEN:ASGEN_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC ADC:ADC_inst " "Elaborating entity \"ADC\" for hierarchy \"ADC:ADC_inst\"" {  } { { "hdl/MiniProject_DE270_Top.v" "ADC_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC DAC:DAC_inst " "Elaborating entity \"DAC\" for hierarchy \"DAC:DAC_inst\"" {  } { { "hdl/MiniProject_DE270_Top.v" "DAC_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCDAQ SCDAQ:ADC1_SCDAQ_inst " "Elaborating entity \"SCDAQ\" for hierarchy \"SCDAQ:ADC1_SCDAQ_inst\"" {  } { { "hdl/MiniProject_DE270_Top.v" "ADC1_SCDAQ_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCDAQ_CTP SCDAQ:ADC1_SCDAQ_inst\|SCDAQ_CTP:SCDAQ_CTP_inst " "Elaborating entity \"SCDAQ_CTP\" for hierarchy \"SCDAQ:ADC1_SCDAQ_inst\|SCDAQ_CTP:SCDAQ_CTP_inst\"" {  } { { "../components/SCDAQ/hdl/SCDAQ.v" "SCDAQ_CTP_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCDAQ_BUF SCDAQ:ADC1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst " "Elaborating entity \"SCDAQ_BUF\" for hierarchy \"SCDAQ:ADC1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\"" {  } { { "../components/SCDAQ/hdl/SCDAQ.v" "SCDAQ_BUF_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328447 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SCDAQ_BUF.v(78) " "Verilog HDL assignment warning at SCDAQ_BUF.v(78): truncated value with size 32 to match size of target (9)" {  } { { "../components/SCDAQ/hdl/SCDAQ_BUF.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ_BUF.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328457 "|MiniProject_DE270_Top|SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlotSignal PlotSignal:PlotSignal_inst " "Elaborating entity \"PlotSignal\" for hierarchy \"PlotSignal:PlotSignal_inst\"" {  } { { "hdl/MiniProject_DE270_Top.v" "PlotSignal_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328517 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(136) " "Verilog HDL assignment warning at PlotSignal.v(136): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328527 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(139) " "Verilog HDL assignment warning at PlotSignal.v(139): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328527 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(145) " "Verilog HDL assignment warning at PlotSignal.v(145): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328527 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(148) " "Verilog HDL assignment warning at PlotSignal.v(148): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328527 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(154) " "Verilog HDL assignment warning at PlotSignal.v(154): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328527 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(157) " "Verilog HDL assignment warning at PlotSignal.v(157): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328527 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(163) " "Verilog HDL assignment warning at PlotSignal.v(163): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328527 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(166) " "Verilog HDL assignment warning at PlotSignal.v(166): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328527 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(184) " "Verilog HDL assignment warning at PlotSignal.v(184): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328527 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(187) " "Verilog HDL assignment warning at PlotSignal.v(187): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328527 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(193) " "Verilog HDL assignment warning at PlotSignal.v(193): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328527 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(196) " "Verilog HDL assignment warning at PlotSignal.v(196): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328527 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(202) " "Verilog HDL assignment warning at PlotSignal.v(202): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328527 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(205) " "Verilog HDL assignment warning at PlotSignal.v(205): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328527 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(211) " "Verilog HDL assignment warning at PlotSignal.v(211): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328527 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(214) " "Verilog HDL assignment warning at PlotSignal.v(214): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328527 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PlotSignal.v(266) " "Verilog HDL assignment warning at PlotSignal.v(266): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328527 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PlotSignal.v(270) " "Verilog HDL assignment warning at PlotSignal.v(270): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328527 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_LCD_Driver VGA_LCD_Driver:VGA_LCD_Driver_inst " "Elaborating entity \"VGA_LCD_Driver\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\"" {  } { { "hdl/MiniProject_DE270_Top.v" "VGA_LCD_Driver_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328547 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCD_PIXEL_ADDRESS VGA_LCD_Driver.v(84) " "Verilog HDL or VHDL warning at VGA_LCD_Driver.v(84): object \"LCD_PIXEL_ADDRESS\" assigned a value but never read" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430791328557 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Red VGA_LCD_Driver.v(94) " "Verilog HDL or VHDL warning at VGA_LCD_Driver.v(94): object \"Red\" assigned a value but never read" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430791328557 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Green VGA_LCD_Driver.v(94) " "Verilog HDL or VHDL warning at VGA_LCD_Driver.v(94): object \"Green\" assigned a value but never read" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430791328557 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Blue VGA_LCD_Driver.v(94) " "Verilog HDL or VHDL warning at VGA_LCD_Driver.v(94): object \"Blue\" assigned a value but never read" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430791328557 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_LCD_Driver.v(348) " "Verilog HDL assignment warning at VGA_LCD_Driver.v(348): truncated value with size 32 to match size of target (11)" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328557 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_LCD_Driver.v(362) " "Verilog HDL assignment warning at VGA_LCD_Driver.v(362): truncated value with size 32 to match size of target (11)" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328557 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 VGA_LCD_Driver.v(369) " "Verilog HDL assignment warning at VGA_LCD_Driver.v(369): truncated value with size 32 to match size of target (15)" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328557 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VGA_LCD_Driver.v(405) " "Verilog HDL Case Statement information at VGA_LCD_Driver.v(405): all case item expressions in this case statement are onehot" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 405 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1430791328557 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_LCD_Driver.v(457) " "Verilog HDL assignment warning at VGA_LCD_Driver.v(457): truncated value with size 32 to match size of target (11)" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328557 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 VGA_LCD_Driver.v(460) " "Verilog HDL assignment warning at VGA_LCD_Driver.v(460): truncated value with size 32 to match size of target (17)" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328557 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VGA_LCD_Driver.v(540) " "Verilog HDL Case Statement information at VGA_LCD_Driver.v(540): all case item expressions in this case statement are onehot" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 540 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1430791328557 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VGA_LCD_Driver.v(555) " "Verilog HDL Case Statement information at VGA_LCD_Driver.v(555): all case item expressions in this case statement are onehot" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 555 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1430791328557 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_LCD_Driver.v(607) " "Verilog HDL assignment warning at VGA_LCD_Driver.v(607): truncated value with size 32 to match size of target (11)" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328557 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 VGA_LCD_Driver.v(610) " "Verilog HDL assignment warning at VGA_LCD_Driver.v(610): truncated value with size 32 to match size of target (17)" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791328557 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen_buffer VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB " "Elaborating entity \"screen_buffer\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\"" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "SB" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\"" {  } { { "../components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v" "altsyncram_component" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\"" {  } { { "../components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../display.mif " "Parameter \"init_file\" = \"../display.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328757 ""}  } { { "../components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430791328757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o062.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o062.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o062 " "Found entity 1: altsyncram_o062" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791328947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791328947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o062 VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated " "Elaborating entity \"altsyncram_o062\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791328967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/decode_6oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791329157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791329157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode2 " "Elaborating entity \"decode_6oa\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode2\"" {  } { { "db/altsyncram_o062.tdf" "decode2" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode_a " "Elaborating entity \"decode_6oa\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_o062.tdf" "decode_a" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1kb " "Found entity 1: mux_1kb" {  } { { "db/mux_1kb.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/mux_1kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791329407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791329407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1kb VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|mux_1kb:mux4 " "Elaborating entity \"mux_1kb\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|mux_1kb:mux4\"" {  } { { "db/altsyncram_o062.tdf" "mux4" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_buffer VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB " "Elaborating entity \"line_buffer\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\"" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "LB" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\"" {  } { { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "altsyncram_component" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\"" {  } { { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430791329547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 160 " "Parameter \"numwords_a\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 160 " "Parameter \"numwords_b\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329547 ""}  } { { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430791329547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r8o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r8o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r8o1 " "Found entity 1: altsyncram_r8o1" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791329716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791329716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r8o1 VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated " "Elaborating entity \"altsyncram_r8o1\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_LCD_Config VGA_LCD_Driver:VGA_LCD_Driver_inst\|I2S_LCD_Config:u4 " "Elaborating entity \"I2S_LCD_Config\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|I2S_LCD_Config:u4\"" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "u4" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329766 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2S_LCD_Config.v(71) " "Verilog HDL assignment warning at I2S_LCD_Config.v(71): truncated value with size 32 to match size of target (6)" {  } { { "../components/VGA_LCD_Driver/hdl/I2S_LCD_Config.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/I2S_LCD_Config.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791329766 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|I2S_LCD_Config:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_Controller VGA_LCD_Driver:VGA_LCD_Driver_inst\|I2S_LCD_Config:u4\|I2S_Controller:u0 " "Elaborating entity \"I2S_Controller\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|I2S_LCD_Config:u4\|I2S_Controller:u0\"" {  } { { "../components/VGA_LCD_Driver/hdl/I2S_LCD_Config.v" "u0" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/I2S_LCD_Config.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791329796 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2S_Controller.v(90) " "Verilog HDL assignment warning at I2S_Controller.v(90): truncated value with size 32 to match size of target (16)" {  } { { "../components/VGA_LCD_Driver/hdl/I2S_Controller.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/I2S_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430791329806 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|I2S_LCD_Config:u4|I2S_Controller:u0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[0\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430791330186 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[1\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430791330186 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[2\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430791330186 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[3\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430791330186 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[4\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430791330186 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[5\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430791330186 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[6\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430791330186 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[7\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430791330186 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[8\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430791330186 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[9\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430791330186 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[10\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430791330186 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[11\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430791330186 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1430791330186 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1430791330186 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SCDAQ:ADC1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM " "RAM logic \"SCDAQ:ADC1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM\" is uninferred due to asynchronous read logic" {  } { { "../components/SCDAQ/hdl/SCDAQ_BUF.v" "RAM" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ_BUF.v" 52 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1430791330756 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SCDAQ:ADC2_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM " "RAM logic \"SCDAQ:ADC2_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM\" is uninferred due to asynchronous read logic" {  } { { "../components/SCDAQ/hdl/SCDAQ_BUF.v" "RAM" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ_BUF.v" 52 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1430791330756 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1430791330756 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|PlotSignal:PlotSignal_inst\|State_q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|PlotSignal:PlotSignal_inst\|State_q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430791331566 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|MiniProject_DE270_Top\|PlotSignal:PlotSignal_inst\|State_q " "State machine \"\|MiniProject_DE270_Top\|PlotSignal:PlotSignal_inst\|State_q\" will be implemented as a safe state machine." {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 230 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1430791331566 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|SCDAQ:ADC2_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|SCDAQ:ADC2_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430791331566 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|SCDAQ:ADC1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|SCDAQ:ADC1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430791331566 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|ASGEN:ASGEN_inst\|State_q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|ASGEN:ASGEN_inst\|State_q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430791331566 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|MiniProject_DE270_Top\|ASGEN:ASGEN_inst\|State_q " "State machine \"\|MiniProject_DE270_Top\|ASGEN:ASGEN_inst\|State_q\" will be implemented as a safe state machine." {  } { { "../components/ASGEN/hdl/ASGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/ASGEN/hdl/ASGEN.v" 25 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1430791331566 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|SCDAQ:DIG4_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|SCDAQ:DIG4_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430791331566 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|SCDAQ:DIG3_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|SCDAQ:DIG3_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430791331566 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|SCDAQ:DIG2_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|SCDAQ:DIG2_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430791331566 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430791331566 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|DSGEN:DSGEN4_inst\|State_q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|DSGEN:DSGEN4_inst\|State_q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430791331576 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|MiniProject_DE270_Top\|DSGEN:DSGEN4_inst\|State_q " "State machine \"\|MiniProject_DE270_Top\|DSGEN:DSGEN4_inst\|State_q\" will be implemented as a safe state machine." {  } { { "../components/DSGEN/hdl/DSGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/DSGEN/hdl/DSGEN.v" 26 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1430791331576 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|DSGEN:DSGEN3_inst\|State_q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|DSGEN:DSGEN3_inst\|State_q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430791331576 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|MiniProject_DE270_Top\|DSGEN:DSGEN3_inst\|State_q " "State machine \"\|MiniProject_DE270_Top\|DSGEN:DSGEN3_inst\|State_q\" will be implemented as a safe state machine." {  } { { "../components/DSGEN/hdl/DSGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/DSGEN/hdl/DSGEN.v" 26 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1430791331576 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|DSGEN:DSGEN2_inst\|State_q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|DSGEN:DSGEN2_inst\|State_q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430791331576 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|MiniProject_DE270_Top\|DSGEN:DSGEN2_inst\|State_q " "State machine \"\|MiniProject_DE270_Top\|DSGEN:DSGEN2_inst\|State_q\" will be implemented as a safe state machine." {  } { { "../components/DSGEN/hdl/DSGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/DSGEN/hdl/DSGEN.v" 26 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1430791331576 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|DSGEN:DSGEN1_inst\|State_q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|DSGEN:DSGEN1_inst\|State_q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430791331576 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|MiniProject_DE270_Top\|DSGEN:DSGEN1_inst\|State_q " "State machine \"\|MiniProject_DE270_Top\|DSGEN:DSGEN1_inst\|State_q\" will be implemented as a safe state machine." {  } { { "../components/DSGEN/hdl/DSGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/DSGEN/hdl/DSGEN.v" 26 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1430791331576 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M4K " "Parameter RAM_BLOCK_TYPE set to M4K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SCDAQ:DIG2_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SCDAQ:DIG2_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M4K " "Parameter RAM_BLOCK_TYPE set to M4K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SCDAQ:DIG3_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SCDAQ:DIG3_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M4K " "Parameter RAM_BLOCK_TYPE set to M4K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SCDAQ:DIG4_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SCDAQ:DIG4_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M4K " "Parameter RAM_BLOCK_TYPE set to M4K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430791336426 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1430791336426 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1430791336426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430791336496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791336496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791336496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791336496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791336496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791336496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791336496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791336496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791336496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791336496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791336496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791336496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791336496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791336496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791336496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M4K " "Parameter \"RAM_BLOCK_TYPE\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430791336496 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430791336496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ggf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ggf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ggf1 " "Found entity 1: altsyncram_ggf1" {  } { { "db/altsyncram_ggf1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_ggf1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791336666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791336666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i3j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i3j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i3j1 " "Found entity 1: altsyncram_i3j1" {  } { { "db/altsyncram_i3j1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_i3j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430791336856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430791336856 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1430791338436 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 54 -1 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 55 -1 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 369 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1430791338946 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1430791338946 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[1\] GND " "Pin \"HEX2_D\[1\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|HEX2_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[0\] GND " "Pin \"HEX3_D\[0\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|HEX3_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[1\] GND " "Pin \"HEX3_D\[1\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|HEX3_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[2\] GND " "Pin \"HEX3_D\[2\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|HEX3_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[3\] GND " "Pin \"HEX3_D\[3\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|HEX3_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[4\] GND " "Pin \"HEX3_D\[4\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|HEX3_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[5\] GND " "Pin \"HEX3_D\[5\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|HEX3_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[6\] VCC " "Pin \"HEX3_D\[6\]\" is stuck at VCC" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|HEX3_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEA GND " "Pin \"ADC_OEA\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|ADC_OEA"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB GND " "Pin \"ADC_OEB\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|ADC_OEB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_PWDN_AB VCC " "Pin \"ADC_PWDN_AB\" is stuck at VCC" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|ADC_PWDN_AB"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[1\] VCC " "Pin \"DAC_DA\[1\]\" is stuck at VCC" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|DAC_DA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[2\] VCC " "Pin \"DAC_DA\[2\]\" is stuck at VCC" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|DAC_DA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[3\] VCC " "Pin \"DAC_DA\[3\]\" is stuck at VCC" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|DAC_DA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[4\] VCC " "Pin \"DAC_DA\[4\]\" is stuck at VCC" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|DAC_DA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[5\] VCC " "Pin \"DAC_DA\[5\]\" is stuck at VCC" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|DAC_DA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[6\] GND " "Pin \"DAC_DA\[6\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|DAC_DA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[7\] GND " "Pin \"DAC_DA\[7\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|DAC_DA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[8\] GND " "Pin \"DAC_DA\[8\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|DAC_DA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[9\] GND " "Pin \"DAC_DA\[9\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|DAC_DA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[10\] GND " "Pin \"DAC_DA\[10\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|DAC_DA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[11\] GND " "Pin \"DAC_DA\[11\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|DAC_DA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[13\] GND " "Pin \"DAC_DA\[13\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|DAC_DA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_MODE VCC " "Pin \"DAC_MODE\" is stuck at VCC" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430791343216 "|MiniProject_DE270_Top|DAC_MODE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1430791343216 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7285 " "7285 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1430791348306 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1430791350626 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430791350626 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_OTRA " "No output dependent on input pin \"ADC_OTRA\"" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430791351956 "|MiniProject_DE270_Top|ADC_OTRA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_OTRB " "No output dependent on input pin \"ADC_OTRB\"" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430791351956 "|MiniProject_DE270_Top|ADC_OTRB"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1430791351956 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15336 " "Implemented 15336 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Implemented 53 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430791351956 ""} { "Info" "ICUT_CUT_TM_OPINS" "142 " "Implemented 142 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430791351956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15076 " "Implemented 15076 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430791351956 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1430791351956 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1430791351956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430791351956 ""}
{ "I