// Seed: 1287413234
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  tri1 id_5 = 1;
  assign id_3 = 1;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input supply0 id_2,
    output supply1 id_3
    , id_8, id_9,
    input supply1 id_4,
    input wand id_5,
    output tri1 id_6
);
  assign id_6 = 1 ? 1 : id_2;
  always @(id_0) begin
    if (1) assign id_6.id_8 = 1'b0;
    else if (id_1) id_3 = 1;
  end
  module_0(
      id_8, id_9, id_8, id_9
  );
endmodule
