# Cache_Controller_Simlator
Made as part of my Computer Organisation and Architecture course, where we learn about cache memory systems.
<br>
The following are the details of the Cache:
<br>
Cache Size= 32 KB
<br>
Block Size=64B
<br>
Assoc=8 way
<br>
Random Replacement
<br>
Write through
<br>
Address Size=40 bits
