# Chip to Chip Infastructure Template (HAPS-SX + SMF)
This is an example design to be used as a starter template for designs using 2 FPGA chips.
The design includes bi-directional AXI master/slave pathways, and is built on the logiCORE AXI Chip2Chip IP core with 64b/66b serialization.

## Environment & Setup
* Vitis Unified Software Platform 2022.2
- Vivado 2022.2
- Vitis IDE 2022.2
* E-Elements HAPS-SX
* E-Elements SMF Daughter Card
* FireFly Connector Cable x1


## Hardware Setup
