TimeQuest Timing Analyzer report for uart_rx_parity
Thu Nov 27 19:42:47 2025
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width
 11. Propagation Delay
 12. Minimum Propagation Delay
 13. Slow 1200mV 0C Model Fmax Summary
 14. Slow 1200mV 0C Model Setup Summary
 15. Slow 1200mV 0C Model Hold Summary
 16. Slow 1200mV 0C Model Recovery Summary
 17. Slow 1200mV 0C Model Removal Summary
 18. Slow 1200mV 0C Model Minimum Pulse Width
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Fast 1200mV 0C Model Setup Summary
 22. Fast 1200mV 0C Model Hold Summary
 23. Fast 1200mV 0C Model Recovery Summary
 24. Fast 1200mV 0C Model Removal Summary
 25. Fast 1200mV 0C Model Minimum Pulse Width
 26. Propagation Delay
 27. Minimum Propagation Delay
 28. Multicorner Timing Analysis Summary
 29. Progagation Delay
 30. Minimum Progagation Delay
 31. Board Trace Model Assignments
 32. Input Transition Times
 33. Slow Corner Signal Integrity Metrics
 34. Fast Corner Signal Integrity Metrics
 35. Clock Transfers
 36. Report TCCS
 37. Report RSKM
 38. Unconstrained Paths
 39. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                    ;
+--------------------+-------------------------------------------------+
; Quartus II Version ; Version 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name      ; uart_rx_parity                                  ;
; Device Family      ; Cyclone III                                     ;
; Device Name        ; EP3C16F484C6                                    ;
; Timing Models      ; Final                                           ;
; Delay Model        ; Combined                                        ;
; Rise/Fall Delays   ; Enabled                                         ;
+--------------------+-------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


----------
; Clocks ;
----------
No clocks to report.


--------------------------------------
; Slow 1200mV 85C Model Fmax Summary ;
--------------------------------------
No paths to report.


---------------------------------------
; Slow 1200mV 85C Model Setup Summary ;
---------------------------------------
No paths to report.


--------------------------------------
; Slow 1200mV 85C Model Hold Summary ;
--------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


---------------------------------------------
; Slow 1200mV 85C Model Minimum Pulse Width ;
---------------------------------------------
Nothing to report.


+------------------------------------------------------------+
; Propagation Delay                                          ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; data_bits[0] ; parity_res  ; 8.954 ; 8.882 ; 9.394 ; 9.320 ;
; data_bits[1] ; parity_res  ; 8.476 ; 8.402 ; 8.885 ; 8.820 ;
; data_bits[2] ; parity_res  ; 8.880 ; 8.806 ; 9.281 ; 9.229 ;
; data_bits[3] ; parity_res  ; 8.617 ; 8.556 ; 9.011 ; 8.952 ;
; data_bits[4] ; parity_res  ; 8.843 ; 8.782 ; 9.245 ; 9.189 ;
; data_bits[5] ; parity_res  ; 8.821 ; 8.760 ; 9.233 ; 9.181 ;
; data_bits[6] ; parity_res  ; 8.907 ; 8.833 ; 9.319 ; 9.257 ;
; data_bits[7] ; parity_res  ; 8.425 ; 8.405 ; 8.883 ; 8.819 ;
; parity_bit   ; parity_res  ; 8.671 ; 8.610 ; 9.130 ; 9.069 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; data_bits[0] ; parity_res  ; 8.587 ; 8.560 ; 8.985 ; 8.958 ;
; data_bits[1] ; parity_res  ; 8.123 ; 8.096 ; 8.532 ; 8.505 ;
; data_bits[2] ; parity_res  ; 8.421 ; 8.394 ; 8.851 ; 8.824 ;
; data_bits[3] ; parity_res  ; 8.359 ; 8.307 ; 8.753 ; 8.698 ;
; data_bits[4] ; parity_res  ; 8.486 ; 8.434 ; 8.916 ; 8.860 ;
; data_bits[5] ; parity_res  ; 8.464 ; 8.412 ; 8.898 ; 8.842 ;
; data_bits[6] ; parity_res  ; 8.448 ; 8.421 ; 8.887 ; 8.860 ;
; data_bits[7] ; parity_res  ; 8.130 ; 8.100 ; 8.572 ; 8.535 ;
; parity_bit   ; parity_res  ; 8.415 ; 8.363 ; 8.831 ; 8.779 ;
+--------------+-------------+-------+-------+-------+-------+


-------------------------------------
; Slow 1200mV 0C Model Fmax Summary ;
-------------------------------------
No paths to report.


--------------------------------------
; Slow 1200mV 0C Model Setup Summary ;
--------------------------------------
No paths to report.


-------------------------------------
; Slow 1200mV 0C Model Hold Summary ;
-------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


--------------------------------------------
; Slow 1200mV 0C Model Minimum Pulse Width ;
--------------------------------------------
Nothing to report.


+------------------------------------------------------------+
; Propagation Delay                                          ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; data_bits[0] ; parity_res  ; 8.290 ; 8.186 ; 8.661 ; 8.546 ;
; data_bits[1] ; parity_res  ; 7.849 ; 7.743 ; 8.189 ; 8.091 ;
; data_bits[2] ; parity_res  ; 8.213 ; 8.098 ; 8.540 ; 8.450 ;
; data_bits[3] ; parity_res  ; 7.994 ; 7.889 ; 8.309 ; 8.210 ;
; data_bits[4] ; parity_res  ; 8.194 ; 8.087 ; 8.525 ; 8.426 ;
; data_bits[5] ; parity_res  ; 8.167 ; 8.060 ; 8.515 ; 8.416 ;
; data_bits[6] ; parity_res  ; 8.239 ; 8.124 ; 8.574 ; 8.477 ;
; data_bits[7] ; parity_res  ; 7.818 ; 7.746 ; 8.195 ; 8.087 ;
; parity_bit   ; parity_res  ; 8.040 ; 7.937 ; 8.410 ; 8.303 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; data_bits[0] ; parity_res  ; 7.976 ; 7.905 ; 8.311 ; 8.240 ;
; data_bits[1] ; parity_res  ; 7.548 ; 7.477 ; 7.888 ; 7.817 ;
; data_bits[2] ; parity_res  ; 7.816 ; 7.745 ; 8.168 ; 8.097 ;
; data_bits[3] ; parity_res  ; 7.774 ; 7.675 ; 8.086 ; 7.982 ;
; data_bits[4] ; parity_res  ; 7.884 ; 7.786 ; 8.235 ; 8.131 ;
; data_bits[5] ; parity_res  ; 7.857 ; 7.759 ; 8.219 ; 8.115 ;
; data_bits[6] ; parity_res  ; 7.843 ; 7.772 ; 8.202 ; 8.131 ;
; data_bits[7] ; parity_res  ; 7.555 ; 7.482 ; 7.921 ; 7.839 ;
; parity_bit   ; parity_res  ; 7.821 ; 7.720 ; 8.155 ; 8.057 ;
+--------------+-------------+-------+-------+-------+-------+


--------------------------------------
; Fast 1200mV 0C Model Setup Summary ;
--------------------------------------
No paths to report.


-------------------------------------
; Fast 1200mV 0C Model Hold Summary ;
-------------------------------------
No paths to report.


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


--------------------------------------------
; Fast 1200mV 0C Model Minimum Pulse Width ;
--------------------------------------------
Nothing to report.


+------------------------------------------------------------+
; Propagation Delay                                          ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; data_bits[0] ; parity_res  ; 5.270 ; 5.380 ; 5.851 ; 5.961 ;
; data_bits[1] ; parity_res  ; 4.982 ; 5.092 ; 5.542 ; 5.652 ;
; data_bits[2] ; parity_res  ; 5.205 ; 5.315 ; 5.760 ; 5.884 ;
; data_bits[3] ; parity_res  ; 5.032 ; 5.160 ; 5.616 ; 5.744 ;
; data_bits[4] ; parity_res  ; 5.179 ; 5.307 ; 5.755 ; 5.889 ;
; data_bits[5] ; parity_res  ; 5.165 ; 5.293 ; 5.742 ; 5.877 ;
; data_bits[6] ; parity_res  ; 5.234 ; 5.344 ; 5.786 ; 5.904 ;
; data_bits[7] ; parity_res  ; 4.950 ; 5.099 ; 5.558 ; 5.675 ;
; parity_bit   ; parity_res  ; 5.091 ; 5.219 ; 5.684 ; 5.812 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; data_bits[0] ; parity_res  ; 5.044 ; 5.182 ; 5.600 ; 5.738 ;
; data_bits[1] ; parity_res  ; 4.765 ; 4.903 ; 5.324 ; 5.462 ;
; data_bits[2] ; parity_res  ; 4.929 ; 5.067 ; 5.501 ; 5.639 ;
; data_bits[3] ; parity_res  ; 4.875 ; 5.005 ; 5.458 ; 5.588 ;
; data_bits[4] ; parity_res  ; 4.968 ; 5.098 ; 5.562 ; 5.692 ;
; data_bits[5] ; parity_res  ; 4.954 ; 5.084 ; 5.542 ; 5.672 ;
; data_bits[6] ; parity_res  ; 4.958 ; 5.096 ; 5.530 ; 5.668 ;
; data_bits[7] ; parity_res  ; 4.779 ; 4.915 ; 5.374 ; 5.508 ;
; parity_bit   ; parity_res  ; 4.935 ; 5.065 ; 5.503 ; 5.633 ;
+--------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                        ;
+------------------+-------+------+----------+---------+---------------------+
; Clock            ; Setup ; Hold ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+------+----------+---------+---------------------+
; Worst-case Slack ; 0.0   ; 0.0  ; 0.0      ; 0.0     ; 0.0                 ;
; Design-wide TNS  ; 0.0   ; 0.0  ; 0.0      ; 0.0     ; N/A                 ;
+------------------+-------+------+----------+---------+---------------------+


+------------------------------------------------------------+
; Progagation Delay                                          ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; data_bits[0] ; parity_res  ; 8.954 ; 8.882 ; 9.394 ; 9.320 ;
; data_bits[1] ; parity_res  ; 8.476 ; 8.402 ; 8.885 ; 8.820 ;
; data_bits[2] ; parity_res  ; 8.880 ; 8.806 ; 9.281 ; 9.229 ;
; data_bits[3] ; parity_res  ; 8.617 ; 8.556 ; 9.011 ; 8.952 ;
; data_bits[4] ; parity_res  ; 8.843 ; 8.782 ; 9.245 ; 9.189 ;
; data_bits[5] ; parity_res  ; 8.821 ; 8.760 ; 9.233 ; 9.181 ;
; data_bits[6] ; parity_res  ; 8.907 ; 8.833 ; 9.319 ; 9.257 ;
; data_bits[7] ; parity_res  ; 8.425 ; 8.405 ; 8.883 ; 8.819 ;
; parity_bit   ; parity_res  ; 8.671 ; 8.610 ; 9.130 ; 9.069 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; data_bits[0] ; parity_res  ; 5.044 ; 5.182 ; 5.600 ; 5.738 ;
; data_bits[1] ; parity_res  ; 4.765 ; 4.903 ; 5.324 ; 5.462 ;
; data_bits[2] ; parity_res  ; 4.929 ; 5.067 ; 5.501 ; 5.639 ;
; data_bits[3] ; parity_res  ; 4.875 ; 5.005 ; 5.458 ; 5.588 ;
; data_bits[4] ; parity_res  ; 4.968 ; 5.098 ; 5.562 ; 5.692 ;
; data_bits[5] ; parity_res  ; 4.954 ; 5.084 ; 5.542 ; 5.672 ;
; data_bits[6] ; parity_res  ; 4.958 ; 5.096 ; 5.530 ; 5.668 ;
; data_bits[7] ; parity_res  ; 4.779 ; 4.915 ; 5.374 ; 5.508 ;
; parity_bit   ; parity_res  ; 4.935 ; 5.065 ; 5.503 ; 5.633 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; parity_res    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; data_bits[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_bits[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_bits[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_bits[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_bits[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; parity_bit              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_bits[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_bits[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_bits[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; parity_res    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-007 V                  ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-007 V                 ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-007 V                  ; 2.35 V              ; -0.00483 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-010 s                 ; 9.82e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-007 V                 ; 2.35 V             ; -0.00483 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-010 s                ; 9.82e-010 s                ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; parity_res    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-008 V                  ; 2.72 V              ; -0.0746 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-010 s                  ; 3.01e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-008 V                 ; 2.72 V             ; -0.0746 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-010 s                 ; 3.01e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-008 V                  ; 2.7 V               ; -0.021 V            ; 0.204 V                              ; 0.048 V                              ; 4.85e-010 s                 ; 6.74e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-008 V                 ; 2.7 V              ; -0.021 V           ; 0.204 V                             ; 0.048 V                             ; 4.85e-010 s                ; 6.74e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


-------------------
; Clock Transfers ;
-------------------
No clock transfers to report.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design.


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design.


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Thu Nov 27 19:42:46 2025
Info: Command: quartus_sta uart_rx_parity -c uart_rx_parity
Info: qsta_default_script.tcl version: #3
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'uart_rx_parity.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning: No clocks defined in design.
Info: No clocks to report
Info: Analyzing Slow 1200mV 85C Model
Info: No fmax paths to report
Info: No setup paths to report
Info: No hold paths to report
Info: No recovery paths to report
Info: No removal paths to report
Info: No minimum pulse width or minimum period width checks to report
Info: The Metastability Analysis global option is set to OFF.
Info: No synchronizer chains to report.
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning: No clocks defined in design.
Info: No fmax paths to report
Info: No setup paths to report
Info: No hold paths to report
Info: No recovery paths to report
Info: No removal paths to report
Info: No minimum pulse width or minimum period width checks to report
Info: The Metastability Analysis global option is set to OFF.
Info: No synchronizer chains to report.
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning: No clocks defined in design.
Info: No setup paths to report
Info: No hold paths to report
Info: No recovery paths to report
Info: No removal paths to report
Info: No minimum pulse width or minimum period width checks to report
Info: The Metastability Analysis global option is set to OFF.
Info: No synchronizer chains to report.
Warning: At least one of the filters had some problems and could not be matched.
    Warning: * could not be matched with a clock.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 254 megabytes
    Info: Processing ended: Thu Nov 27 19:42:47 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


