#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 29 10:23:25 2019
# Process ID: 13356
# Current directory: D:/university/FPGA/finalProject/FinalProject_phase2/final2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10172 D:\university\FPGA\finalProject\FinalProject_phase2\final2\final2.xpr
# Log file: D:/university/FPGA/finalProject/FinalProject_phase2/final2/vivado.log
# Journal file: D:/university/FPGA/finalProject/FinalProject_phase2/final2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 721.070 ; gain = 48.023
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 29 10:43:18 2019...
