# RISC-V Microprocessor 
# Overview
Creating a RISC-V pipelined core, which has support of base interger RV32I instruction format using TL-Verilog on makerchip platform.
# Table of Contents
- [Introduction](#introduction)
- 
# Introduction
![flow](https://user-images.githubusercontent.com/92947276/144839815-a5dcc9fe-e8da-48a8-9908-89418fafe788.PNG)
Whenever you run an app on your computer its function (high level program) is converted to its respective assembly language program with the use of a compiler
