/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [2:0] _04_;
  wire [3:0] _05_;
  wire [2:0] _06_;
  wire [2:0] _07_;
  wire [5:0] _08_;
  wire [8:0] _09_;
  wire [18:0] _10_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_16z;
  wire [15:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_92z;
  wire [2:0] celloutsig_0_94z;
  wire celloutsig_0_95z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [20:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [14:0] celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = ~(in_data[63] | in_data[12]);
  assign celloutsig_0_4z = ~(celloutsig_0_3z | celloutsig_0_2z);
  assign celloutsig_0_51z = ~(celloutsig_0_34z | celloutsig_0_39z);
  assign celloutsig_0_92z = ~(celloutsig_0_40z | celloutsig_0_11z);
  assign celloutsig_1_5z = ~(celloutsig_1_4z | in_data[144]);
  assign celloutsig_0_11z = ~(celloutsig_0_3z | celloutsig_0_6z);
  assign celloutsig_0_20z = ~(celloutsig_0_11z | celloutsig_0_2z);
  assign celloutsig_0_22z = ~(celloutsig_0_9z | celloutsig_0_14z);
  assign celloutsig_0_5z = ~((celloutsig_0_0z[0] | celloutsig_0_0z[7]) & in_data[94]);
  assign celloutsig_0_95z = ~((celloutsig_0_94z[0] | _01_) & celloutsig_0_51z);
  assign celloutsig_1_13z = ~((celloutsig_1_6z | celloutsig_1_12z) & celloutsig_1_10z);
  assign celloutsig_0_40z = ~((celloutsig_0_32z | celloutsig_0_11z) & (celloutsig_0_13z | celloutsig_0_38z));
  assign celloutsig_0_41z = ~((celloutsig_0_16z[1] | celloutsig_0_0z[10]) & (celloutsig_0_16z[0] | in_data[30]));
  assign celloutsig_0_8z = ~((celloutsig_0_1z | celloutsig_0_7z[7]) & (celloutsig_0_1z | celloutsig_0_5z));
  assign celloutsig_1_17z = ~((celloutsig_1_9z | in_data[131]) & (celloutsig_1_0z[1] | in_data[188]));
  assign celloutsig_0_2z = ~((in_data[26] | in_data[75]) & (celloutsig_0_1z | celloutsig_0_0z[6]));
  assign celloutsig_0_35z = celloutsig_0_25z | ~(celloutsig_0_4z);
  assign celloutsig_0_44z = celloutsig_0_40z | ~(celloutsig_0_19z);
  assign celloutsig_0_26z = celloutsig_0_9z | ~(celloutsig_0_7z[1]);
  assign celloutsig_0_63z = celloutsig_0_10z ^ celloutsig_0_26z;
  assign celloutsig_0_9z = celloutsig_0_8z ^ celloutsig_0_3z;
  assign celloutsig_0_13z = celloutsig_0_6z ^ celloutsig_0_0z[5];
  assign celloutsig_0_12z = ~(celloutsig_0_4z ^ celloutsig_0_10z);
  assign celloutsig_0_7z = in_data[85:75] + in_data[60:50];
  assign celloutsig_0_94z = { celloutsig_0_50z, celloutsig_0_37z, celloutsig_0_63z } + { _04_[2], celloutsig_0_13z, celloutsig_0_92z };
  assign celloutsig_1_2z = { in_data[156:139], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } + { in_data[128:112], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_2z[17:6] + celloutsig_1_7z[14:3];
  assign celloutsig_0_16z = { celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_5z } + { _05_[3], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_1z };
  reg [2:0] _39_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _39_ <= 3'h0;
    else _39_ <= { _06_[2:1], celloutsig_0_20z };
  assign { _07_[2], _01_, _07_[0] } = _39_;
  reg [5:0] _40_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _40_ <= 6'h00;
    else _40_ <= { celloutsig_0_34z, celloutsig_0_44z, celloutsig_0_52z, celloutsig_0_41z, celloutsig_0_45z, celloutsig_0_9z };
  assign { _08_[5:4], _04_[2], _08_[2:1], _03_[2] } = _40_;
  reg [8:0] _41_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _41_ <= 9'h000;
    else _41_ <= celloutsig_0_7z[8:0];
  assign { _05_[3], _09_[7:0] } = _41_;
  reg [18:0] _42_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _42_ <= 19'h00000;
    else _42_ <= { _05_[3], _09_[7:0], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z };
  assign { _10_[18:16], _06_[2:1], _10_[13], _00_, _10_[11:7], _02_, _10_[5:0] } = _42_;
  assign celloutsig_1_19z = { in_data[117], celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_13z } === { celloutsig_1_8z[4], celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_10z };
  assign celloutsig_1_9z = in_data[182:179] >= { celloutsig_1_8z[6], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_52z = ! { celloutsig_0_47z, celloutsig_0_0z, celloutsig_0_22z };
  assign celloutsig_0_34z = { _10_[16], _06_[2:1], _10_[13], _00_, _10_[11:7] } < { celloutsig_0_7z[6:5], celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_2z };
  assign celloutsig_0_50z = { celloutsig_0_7z[4:2], celloutsig_0_44z, celloutsig_0_23z, celloutsig_0_2z } < { celloutsig_0_5z, celloutsig_0_40z, celloutsig_0_47z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_40z };
  assign celloutsig_1_12z = { celloutsig_1_8z[2:1], celloutsig_1_11z } < in_data[116:114];
  assign celloutsig_0_1z = in_data[23:9] < { in_data[61:59], celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_0z[11:1], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_9z } < { celloutsig_0_7z[7:0], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_23z = celloutsig_0_0z[10:7] < celloutsig_0_16z;
  assign celloutsig_0_37z = celloutsig_0_28z[3:0] != _09_[7:4];
  assign celloutsig_0_3z = { in_data[40:33], celloutsig_0_2z } != in_data[48:40];
  assign celloutsig_1_3z = celloutsig_1_0z[0] != celloutsig_1_1z;
  assign celloutsig_1_4z = { in_data[174:172], celloutsig_1_3z } != { celloutsig_1_0z[1], celloutsig_1_0z };
  assign celloutsig_0_19z = { celloutsig_0_18z[12], celloutsig_0_10z, celloutsig_0_8z } != { _10_[16], celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_1_0z = ~ in_data[175:173];
  assign celloutsig_0_18z = ~ { _10_[18:16], _06_[2:1], _10_[13], _00_, _10_[11:7], _02_, _10_[5:4], celloutsig_0_3z };
  assign celloutsig_0_38z = | { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_47z = | { celloutsig_0_0z[10], _05_[3], _09_[7:0] };
  assign celloutsig_0_6z = | { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_6z = | { in_data[113:111], celloutsig_1_3z };
  assign celloutsig_0_10z = | { celloutsig_0_7z[7:0], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_25z = | { in_data[37:32], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_36z = celloutsig_0_13z & in_data[11];
  assign celloutsig_1_11z = celloutsig_1_8z[10] & celloutsig_1_1z;
  assign celloutsig_1_18z = celloutsig_1_2z[20] & in_data[128];
  assign celloutsig_0_45z = ~^ { celloutsig_0_7z[9:2], celloutsig_0_18z, celloutsig_0_36z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_1_14z = ~^ celloutsig_1_8z[8:6];
  assign celloutsig_0_0z = in_data[17:6] >> in_data[28:17];
  assign celloutsig_0_28z = _09_[5:0] >> { _05_[3], _09_[7:3] };
  assign celloutsig_1_7z = { in_data[179:172], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z } <<< celloutsig_1_2z[14:0];
  assign celloutsig_0_39z = ~((celloutsig_0_35z & celloutsig_0_10z) | celloutsig_0_25z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[0] & in_data[108]) | celloutsig_1_0z[2]);
  assign celloutsig_1_10z = ~((celloutsig_1_9z & celloutsig_1_2z[6]) | celloutsig_1_6z);
  assign _04_[1:0] = { celloutsig_0_13z, celloutsig_0_92z };
  assign _05_[2:0] = { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_1z };
  assign _06_[0] = celloutsig_0_20z;
  assign _07_[1] = _01_;
  assign { _08_[3], _08_[0] } = { _04_[2], _03_[2] };
  assign _09_[8] = _05_[3];
  assign { _10_[15:14], _10_[12], _10_[6] } = { _06_[2:1], _00_, _02_ };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
