

================================================================
== Vitis HLS Report for 'fp2mul503_mont_5_Pipeline_VITIS_LOOP_349_1'
================================================================
* Date:           Tue May 20 14:33:04 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_349_1  |       17|       17|         3|          2|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:196]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 7 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln347 = store i4 0, i4 %i" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:196]   --->   Operation 8 'store' 'store_ln347' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_256 = load i4 %i" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 10 'load' 'i_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%icmp_ln349 = icmp_eq  i4 %i_256, i4 8" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:196]   --->   Operation 11 'icmp' 'icmp_ln349' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln349 = add i4 %i_256, i4 1" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:196]   --->   Operation 12 'add' 'add_ln349' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln349 = br i1 %icmp_ln349, void %for.inc.i.i.split, void %for.inc.i.i38.preheader.exitStub" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:196]   --->   Operation 13 'br' 'br_ln349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln350 = trunc i4 %i_256" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 14 'trunc' 'trunc_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i3 %trunc_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 15 'zext' 'zext_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln350_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %zext_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 16 'bitconcatenate' 'zext_ln350_s' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln350_78 = zext i6 %zext_ln350_s" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 17 'zext' 'zext_ln350_78' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln350_78" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 18 'getelementptr' 'PKB_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%PKB_load = load i6 %PKB_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 19 'load' 'PKB_load' <Predicate = (!icmp_ln349)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln350_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 5, i3 %trunc_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 20 'bitconcatenate' 'zext_ln350_2' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln350_80 = zext i6 %zext_ln350_2" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 21 'zext' 'zext_ln350_80' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%PKB_addr_11 = getelementptr i64 %PKB, i32 0, i32 %zext_ln350_80" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 22 'getelementptr' 'PKB_addr_11' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%PKB_load_7 = load i6 %PKB_addr_11" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 23 'load' 'PKB_load_7' <Predicate = (!icmp_ln349)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln347 = store i4 %add_ln349, i4 %i" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:196]   --->   Operation 24 'store' 'store_ln347' <Predicate = (!icmp_ln349)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%carry = phi i1 0, void %newFuncRoot, i1 %tmp, void %for.inc.i.i.split" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:196]   --->   Operation 25 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] ( I:3.25ns O:3.25ns )   --->   "%PKB_load = load i6 %PKB_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 27 'load' 'PKB_load' <Predicate = (!icmp_ln349)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln350_79 = zext i1 %carry" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 28 'zext' 'zext_ln350_79' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (3.52ns)   --->   "%tempReg = add i64 %PKB_load, i64 %zext_ln350_79" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 29 'add' 'tempReg' <Predicate = (!icmp_ln349)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/2] ( I:3.25ns O:3.25ns )   --->   "%PKB_load_7 = load i6 %PKB_addr_11" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 30 'load' 'PKB_load_7' <Predicate = (!icmp_ln349)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln349)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.84>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln347 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:196]   --->   Operation 31 'specpipeline' 'specpipeline_ln347' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln349 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:196]   --->   Operation 32 'specloopname' 'specloopname_ln349' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (3.52ns)   --->   "%add_ln350 = add i64 %PKB_load_7, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 33 'add' 'add_ln350' <Predicate = (!icmp_ln349)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln350_81 = zext i3 %trunc_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 34 'zext' 'zext_ln350_81' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%t1_addr = getelementptr i64 %t1, i32 0, i32 %zext_ln350_81" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 35 'getelementptr' 't1_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln350 = store i64 %add_ln350, i3 %t1_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 36 'store' 'store_ln350' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_109)   --->   "%xor_ln350 = xor i64 %add_ln350, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 37 'xor' 'xor_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_109)   --->   "%xor_ln350_107 = xor i64 %PKB_load_7, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 38 'xor' 'xor_ln350_107' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_109)   --->   "%or_ln350 = or i64 %xor_ln350, i64 %xor_ln350_107" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 39 'or' 'or_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_43)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 40 'bitselect' 'bit_sel' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_43)   --->   "%xor_ln350_108 = xor i1 %bit_sel, i1 1" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 41 'xor' 'xor_ln350_108' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_43)   --->   "%trunc_ln350_53 = trunc i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 42 'trunc' 'trunc_ln350_53' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_43)   --->   "%xor_ln350_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln350_108, i63 %trunc_ln350_53" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 43 'bitconcatenate' 'xor_ln350_s' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_43)   --->   "%and_ln350 = and i64 %PKB_load, i64 %xor_ln350_s" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 44 'and' 'and_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln350_109 = xor i64 %or_ln350, i64 %add_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 45 'xor' 'xor_ln350_109' <Predicate = (!icmp_ln349)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln350_43 = or i64 %xor_ln350_109, i64 %and_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:196]   --->   Operation 46 'or' 'or_ln350_43' <Predicate = (!icmp_ln349)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln350_43, i32 63" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:196]   --->   Operation 47 'bitselect' 'tmp' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln349 = br void %for.inc.i.i" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:196]   --->   Operation 48 'br' 'br_ln349' <Predicate = (!icmp_ln349)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ PKB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ t1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca                ) [ 0100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
store_ln347                (store                 ) [ 0000]
br_ln0                     (br                    ) [ 0111]
i_256                      (load                  ) [ 0000]
icmp_ln349                 (icmp                  ) [ 0111]
add_ln349                  (add                   ) [ 0000]
br_ln349                   (br                    ) [ 0000]
trunc_ln350                (trunc                 ) [ 0111]
zext_ln350                 (zext                  ) [ 0000]
zext_ln350_s               (bitconcatenate        ) [ 0000]
zext_ln350_78              (zext                  ) [ 0000]
PKB_addr                   (getelementptr         ) [ 0010]
zext_ln350_2               (bitconcatenate        ) [ 0000]
zext_ln350_80              (zext                  ) [ 0000]
PKB_addr_11                (getelementptr         ) [ 0010]
store_ln347                (store                 ) [ 0000]
carry                      (phi                   ) [ 0010]
speclooptripcount_ln0      (speclooptripcount     ) [ 0000]
PKB_load                   (load                  ) [ 0101]
zext_ln350_79              (zext                  ) [ 0000]
tempReg                    (add                   ) [ 0101]
PKB_load_7                 (load                  ) [ 0101]
specpipeline_ln347         (specpipeline          ) [ 0000]
specloopname_ln349         (specloopname          ) [ 0000]
add_ln350                  (add                   ) [ 0000]
zext_ln350_81              (zext                  ) [ 0000]
t1_addr                    (getelementptr         ) [ 0000]
store_ln350                (store                 ) [ 0000]
xor_ln350                  (xor                   ) [ 0000]
xor_ln350_107              (xor                   ) [ 0000]
or_ln350                   (or                    ) [ 0000]
bit_sel                    (bitselect             ) [ 0000]
xor_ln350_108              (xor                   ) [ 0000]
trunc_ln350_53             (trunc                 ) [ 0000]
xor_ln350_s                (bitconcatenate        ) [ 0000]
and_ln350                  (and                   ) [ 0000]
xor_ln350_109              (xor                   ) [ 0000]
or_ln350_43                (or                    ) [ 0000]
tmp                        (bitselect             ) [ 0111]
br_ln349                   (br                    ) [ 0111]
ret_ln0                    (ret                   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="PKB">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PKB"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="t1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="PKB_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="6" slack="0"/>
<pin id="58" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="6" slack="0"/>
<pin id="63" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="0"/>
<pin id="66" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="67" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="68" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="64" slack="1"/>
<pin id="69" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PKB_load/1 PKB_load_7/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="PKB_addr_11_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="6" slack="0"/>
<pin id="75" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr_11/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="t1_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="64" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="3" slack="0"/>
<pin id="83" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t1_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln350_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln350/3 "/>
</bind>
</comp>

<comp id="92" class="1005" name="carry_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="carry_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="1" slack="1"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln347_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="4" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_256_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_256/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln349_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="4" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln349/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln349_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln349/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="trunc_ln350_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln350/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln350_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln350_s_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln350_s/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln350_78_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_78/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln350_2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="3" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln350_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln350_80_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_80/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln347_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="4" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln350_79_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_79/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tempReg_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln350_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="1"/>
<pin id="174" dir="0" index="1" bw="64" slack="1"/>
<pin id="175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln350/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln350_81_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="2"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_81/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="xor_ln350_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="1"/>
<pin id="184" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="xor_ln350_107_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="0" index="1" bw="64" slack="1"/>
<pin id="189" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_107/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="or_ln350_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln350/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="bit_sel_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="1"/>
<pin id="199" dir="0" index="2" bw="7" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="xor_ln350_108_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_108/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln350_53_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln350_53/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="xor_ln350_s_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="63" slack="0"/>
<pin id="216" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln350_s/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="and_ln350_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="1"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln350/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="xor_ln350_109_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="0"/>
<pin id="228" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_109/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="or_ln350_43_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="0"/>
<pin id="234" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln350_43/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="0"/>
<pin id="240" dir="0" index="2" bw="7" slack="0"/>
<pin id="241" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="245" class="1005" name="i_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="252" class="1005" name="icmp_ln349_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln349 "/>
</bind>
</comp>

<comp id="256" class="1005" name="trunc_ln350_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="2"/>
<pin id="258" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln350 "/>
</bind>
</comp>

<comp id="261" class="1005" name="PKB_addr_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="1"/>
<pin id="263" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PKB_addr "/>
</bind>
</comp>

<comp id="266" class="1005" name="PKB_addr_11_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="1"/>
<pin id="268" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PKB_addr_11 "/>
</bind>
</comp>

<comp id="271" class="1005" name="PKB_load_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="1"/>
<pin id="273" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="PKB_load "/>
</bind>
</comp>

<comp id="276" class="1005" name="tempReg_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="1"/>
<pin id="278" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="285" class="1005" name="PKB_load_7_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="1"/>
<pin id="287" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="PKB_load_7 "/>
</bind>
</comp>

<comp id="291" class="1005" name="tmp_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="70"><net_src comp="54" pin="3"/><net_sink comp="61" pin=2"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="71" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="108" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="108" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="108" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="127" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="142"><net_src comp="131" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="123" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="161"><net_src comp="117" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="96" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="61" pin="7"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="162" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="172" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="180"><net_src comp="177" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="185"><net_src comp="172" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="194"><net_src comp="181" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="186" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="16" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="203" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="190" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="172" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="220" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="231" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="50" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="255"><net_src comp="111" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="123" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="264"><net_src comp="54" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="269"><net_src comp="71" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="274"><net_src comp="61" pin="7"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="279"><net_src comp="166" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="283"><net_src comp="276" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="284"><net_src comp="276" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="288"><net_src comp="61" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="294"><net_src comp="237" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="96" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t1 | {3 }
 - Input state : 
	Port: fp2mul503_mont.5_Pipeline_VITIS_LOOP_349_1 : PKB | {1 2 }
  - Chain level:
	State 1
		store_ln347 : 1
		i_256 : 1
		icmp_ln349 : 2
		add_ln349 : 2
		br_ln349 : 3
		trunc_ln350 : 2
		zext_ln350 : 3
		zext_ln350_s : 4
		zext_ln350_78 : 5
		PKB_addr : 6
		PKB_load : 7
		zext_ln350_2 : 3
		zext_ln350_80 : 4
		PKB_addr_11 : 5
		PKB_load_7 : 6
		store_ln347 : 3
	State 2
		zext_ln350_79 : 1
		tempReg : 2
	State 3
		t1_addr : 1
		store_ln350 : 2
		xor_ln350 : 1
		or_ln350 : 1
		xor_ln350_108 : 1
		xor_ln350_s : 1
		and_ln350 : 2
		xor_ln350_109 : 1
		or_ln350_43 : 2
		tmp : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    xor_ln350_fu_181   |    0    |    64   |
|    xor   |  xor_ln350_107_fu_186 |    0    |    64   |
|          |  xor_ln350_108_fu_203 |    0    |    2    |
|          |  xor_ln350_109_fu_225 |    0    |    64   |
|----------|-----------------------|---------|---------|
|          |    add_ln349_fu_117   |    0    |    13   |
|    add   |     tempReg_fu_166    |    0    |    71   |
|          |    add_ln350_fu_172   |    0    |    71   |
|----------|-----------------------|---------|---------|
|    or    |    or_ln350_fu_190    |    0    |    64   |
|          |   or_ln350_43_fu_231  |    0    |    64   |
|----------|-----------------------|---------|---------|
|    and   |    and_ln350_fu_220   |    0    |    64   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln349_fu_111   |    0    |    13   |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln350_fu_123  |    0    |    0    |
|          | trunc_ln350_53_fu_209 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln350_fu_127   |    0    |    0    |
|          |  zext_ln350_78_fu_139 |    0    |    0    |
|   zext   |  zext_ln350_80_fu_152 |    0    |    0    |
|          |  zext_ln350_79_fu_162 |    0    |    0    |
|          |  zext_ln350_81_fu_177 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  zext_ln350_s_fu_131  |    0    |    0    |
|bitconcatenate|  zext_ln350_2_fu_144  |    0    |    0    |
|          |   xor_ln350_s_fu_212  |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|     bit_sel_fu_196    |    0    |    0    |
|          |       tmp_fu_237      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   554   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|PKB_addr_11_reg_266|    6   |
|  PKB_addr_reg_261 |    6   |
| PKB_load_7_reg_285|   64   |
|  PKB_load_reg_271 |   64   |
|    carry_reg_92   |    1   |
|     i_reg_245     |    4   |
| icmp_ln349_reg_252|    1   |
|  tempReg_reg_276  |   64   |
|    tmp_reg_291    |    1   |
|trunc_ln350_reg_256|    3   |
+-------------------+--------+
|       Total       |   214  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_61 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   12   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   554  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   214  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   214  |   572  |
+-----------+--------+--------+--------+
