$comment
	File created using the following command:
		vcd file verkeerslicht.msim.vcd -direction
$end
$date
	Wed Dec 15 14:18:06 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module verkeerslicht_vhd_vec_tst $end
$var wire 1 ! button $end
$var wire 1 " C_gr $end
$var wire 1 # C_R $end
$var wire 1 $ C_yel $end
$var wire 1 % clk $end
$var wire 1 & P_gr $end
$var wire 1 ' P_R $end
$var wire 1 ( reset $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var wire 1 , devoe $end
$var wire 1 - devclrn $end
$var wire 1 . devpor $end
$var wire 1 / ww_devoe $end
$var wire 1 0 ww_devclrn $end
$var wire 1 1 ww_devpor $end
$var wire 1 2 ww_clk $end
$var wire 1 3 ww_reset $end
$var wire 1 4 ww_button $end
$var wire 1 5 ww_P_R $end
$var wire 1 6 ww_P_gr $end
$var wire 1 7 ww_C_gr $end
$var wire 1 8 ww_C_yel $end
$var wire 1 9 ww_C_R $end
$var wire 1 : \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 ; \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 < \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 = \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 > \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 ? \reset~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 @ \reset~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 A \reset~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 B \reset~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 C \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 D \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 E \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 F \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 G \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 H \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 I \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 J \P_R~output_o\ $end
$var wire 1 K \P_gr~output_o\ $end
$var wire 1 L \C_gr~output_o\ $end
$var wire 1 M \C_yel~output_o\ $end
$var wire 1 N \C_R~output_o\ $end
$var wire 1 O \clk~input_o\ $end
$var wire 1 P \clk~inputclkctrl_outclk\ $end
$var wire 1 Q \button~input_o\ $end
$var wire 1 R \Selector0~0_combout\ $end
$var wire 1 S \reset~input_o\ $end
$var wire 1 T \reset~inputclkctrl_outclk\ $end
$var wire 1 U \state.state_A~q\ $end
$var wire 1 V \state~8_combout\ $end
$var wire 1 W \state.state_B~q\ $end
$var wire 1 X \Selector1~0_combout\ $end
$var wire 1 Y \state.state_C~q\ $end
$var wire 1 Z \ALT_INV_reset~inputclkctrl_outclk\ $end
$var wire 1 [ \ALT_INV_state.state_A~q\ $end
$var wire 1 \ \ALT_INV_state.state_C~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
0%
0&
1'
0(
0)
1*
x+
1,
1-
1.
1/
10
11
02
03
04
15
06
17
08
09
0G
zH
zI
1J
0K
1L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
1Z
1[
1\
1C
1D
1E
0F
1?
1@
1A
0B
0:
0;
0<
0=
0>
$end
#50000
1%
12
1O
1F
1P
#100000
0%
02
0O
0F
0P
#140000
1!
14
1Q
1R
1V
#150000
1%
12
1O
1F
1P
1U
1W
0[
1M
1X
0V
0L
18
07
1$
0"
#200000
0%
02
0O
0F
0P
#210000
0!
04
0Q
#250000
1%
12
1O
1F
1P
0W
1Y
0\
1K
1N
0M
0R
0X
0J
16
19
08
05
1&
1#
0$
0'
#300000
0%
02
0O
0F
0P
#350000
1%
1!
12
14
1Q
1O
1F
1R
1X
1P
#400000
0%
02
0O
0F
0P
#450000
1%
1(
12
13
1S
1O
1B
1F
1P
1T
0Z
0U
0Y
1\
1[
0K
0N
0X
1V
1L
1J
06
09
17
15
0&
0#
1"
1'
#500000
0%
0(
02
03
0S
0O
0B
0F
0P
0T
1Z
#550000
1%
12
1O
1F
1P
1U
1W
0[
1M
1X
0V
0L
18
07
1$
0"
#600000
0%
02
0O
0F
0P
#650000
1%
12
1O
1F
1P
0W
1Y
0\
1K
1N
0M
0J
16
19
08
05
1&
1#
0$
0'
#700000
0%
02
0O
0F
0P
#750000
1%
12
1O
1F
1P
#800000
0%
02
0O
0F
0P
#810000
0!
04
0Q
0R
0X
#850000
1%
12
1O
1F
1P
0U
0Y
1\
1[
0K
0N
1L
1J
06
09
17
15
0&
0#
1"
1'
#900000
0%
02
0O
0F
0P
#950000
1%
12
1O
1F
1P
#1000000
