

================================================================
== Vivado HLS Report for 'GEMM_3D_float'
================================================================
* Date:           Sat Nov 30 20:58:47 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    46305|    46305| 0.463 ms | 0.463 ms |  46305|  46305|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h4     |    46304|    46304|      2894|          -|          -|    16|    no    |
        | + l_S_j_0_j4    |     2892|     2892|       482|          -|          -|     6|    no    |
        |  ++ l_S_k_0_k3  |      480|      480|         5|          -|          -|    96|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:345]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%h4_0 = phi i5 [ 0, %0 ], [ %h4, %l_S_i_0_i5_end ]"   --->   Operation 10 'phi' 'h4_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.36ns)   --->   "%icmp_ln345 = icmp eq i5 %h4_0, -16" [kernel.cpp:345]   --->   Operation 11 'icmp' 'icmp_ln345' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.78ns)   --->   "%h4 = add i5 %h4_0, 1" [kernel.cpp:345]   --->   Operation 13 'add' 'h4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln345, label %4, label %l_S_i_0_i5_begin" [kernel.cpp:345]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str31) nounwind" [kernel.cpp:345]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_50 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h4_0, i7 0)" [kernel.cpp:350]   --->   Operation 16 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i12 %tmp_50 to i13" [kernel.cpp:350]   --->   Operation 17 'zext' 'zext_ln350' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_51 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h4_0, i5 0)" [kernel.cpp:350]   --->   Operation 18 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln350_1 = zext i10 %tmp_51 to i13" [kernel.cpp:350]   --->   Operation 19 'zext' 'zext_ln350_1' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.54ns)   --->   "%sub_ln350 = sub i13 %zext_ln350, %zext_ln350_1" [kernel.cpp:350]   --->   Operation 20 'sub' 'sub_ln350' <Predicate = (!icmp_ln345)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln350 = sext i13 %sub_ln350 to i14" [kernel.cpp:350]   --->   Operation 21 'sext' 'sext_ln350' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_52 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %h4_0, i3 0)" [kernel.cpp:352]   --->   Operation 22 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_53 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h4_0, i1 false)" [kernel.cpp:352]   --->   Operation 23 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln352 = zext i6 %tmp_53 to i8" [kernel.cpp:352]   --->   Operation 24 'zext' 'zext_ln352' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.91ns)   --->   "%sub_ln352 = sub i8 %tmp_52, %zext_ln352" [kernel.cpp:352]   --->   Operation 25 'sub' 'sub_ln352' <Predicate = (!icmp_ln345)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str32)" [kernel.cpp:346]   --->   Operation 26 'specregionbegin' 'tmp' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:347]   --->   Operation 27 'br' <Predicate = (!icmp_ln345)> <Delay = 1.76>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:359]   --->   Operation 28 'ret' <Predicate = (icmp_ln345)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%j4_0_0 = phi i3 [ 0, %l_S_i_0_i5_begin ], [ %add_ln347, %l_S_j_0_j4_end ]" [kernel.cpp:347]   --->   Operation 29 'phi' 'j4_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.13ns)   --->   "%icmp_ln347 = icmp eq i3 %j4_0_0, -2" [kernel.cpp:347]   --->   Operation 30 'icmp' 'icmp_ln347' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_644 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 31 'speclooptripcount' 'empty_644' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.65ns)   --->   "%add_ln347 = add i3 %j4_0_0, 1" [kernel.cpp:347]   --->   Operation 32 'add' 'add_ln347' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln347, label %l_S_i_0_i5_end, label %l_S_j_0_j4_begin" [kernel.cpp:347]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str33) nounwind" [kernel.cpp:347]   --->   Operation 34 'specloopname' <Predicate = (!icmp_ln347)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str33)" [kernel.cpp:347]   --->   Operation 35 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln347)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln352_1 = zext i3 %j4_0_0 to i15" [kernel.cpp:352]   --->   Operation 36 'zext' 'zext_ln352_1' <Predicate = (!icmp_ln347)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln352_2 = zext i3 %j4_0_0 to i8" [kernel.cpp:352]   --->   Operation 37 'zext' 'zext_ln352_2' <Predicate = (!icmp_ln347)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.91ns)   --->   "%add_ln352 = add i8 %sub_ln352, %zext_ln352_2" [kernel.cpp:352]   --->   Operation 38 'add' 'add_ln352' <Predicate = (!icmp_ln347)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln352 = sext i8 %add_ln352 to i64" [kernel.cpp:352]   --->   Operation 39 'sext' 'sext_ln352' <Predicate = (!icmp_ln347)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%v204_0_V_addr = getelementptr [96 x i32]* %v204_0_V, i64 0, i64 %sext_ln352" [kernel.cpp:352]   --->   Operation 40 'getelementptr' 'v204_0_V_addr' <Predicate = (!icmp_ln347)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:348]   --->   Operation 41 'br' <Predicate = (!icmp_ln347)> <Delay = 1.76>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_643 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str32, i32 %tmp)" [kernel.cpp:357]   --->   Operation 42 'specregionend' 'empty_643' <Predicate = (icmp_ln347)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:345]   --->   Operation 43 'br' <Predicate = (icmp_ln347)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.55>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%k3_0_0 = phi i7 [ 0, %l_S_j_0_j4_begin ], [ %add_ln348, %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ]" [kernel.cpp:348]   --->   Operation 44 'phi' 'k3_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.48ns)   --->   "%icmp_ln348 = icmp eq i7 %k3_0_0, -32" [kernel.cpp:348]   --->   Operation 45 'icmp' 'icmp_ln348' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_646 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 46 'speclooptripcount' 'empty_646' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.87ns)   --->   "%add_ln348 = add i7 %k3_0_0, 1" [kernel.cpp:348]   --->   Operation 47 'add' 'add_ln348' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln348, label %l_S_j_0_j4_end, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0" [kernel.cpp:348]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln350_2 = zext i7 %k3_0_0 to i14" [kernel.cpp:350]   --->   Operation 49 'zext' 'zext_ln350_2' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.67ns)   --->   "%add_ln350 = add i14 %zext_ln350_2, %sext_ln350" [kernel.cpp:350]   --->   Operation 50 'add' 'add_ln350' <Predicate = (!icmp_ln348)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln350 = trunc i14 %add_ln350 to i12" [kernel.cpp:350]   --->   Operation 51 'trunc' 'trunc_ln350' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %trunc_ln350, i3 0)" [kernel.cpp:350]   --->   Operation 52 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %add_ln350, i1 false)" [kernel.cpp:350]   --->   Operation 53 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln350_1 = sub i15 %p_shl4_cast, %p_shl5_cast" [kernel.cpp:350]   --->   Operation 54 'sub' 'sub_ln350_1' <Predicate = (!icmp_ln348)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln350_1 = add i15 %zext_ln352_1, %sub_ln350_1" [kernel.cpp:350]   --->   Operation 55 'add' 'add_ln350_1' <Predicate = (!icmp_ln348)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_645 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str33, i32 %tmp_s)" [kernel.cpp:356]   --->   Operation 56 'specregionend' 'empty_645' <Predicate = (icmp_ln348)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:347]   --->   Operation 57 'br' <Predicate = (icmp_ln348)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln350_1 = sext i14 %add_ln350 to i64" [kernel.cpp:350]   --->   Operation 58 'sext' 'sext_ln350_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln350_3 = zext i15 %add_ln350_1 to i64" [kernel.cpp:350]   --->   Operation 59 'zext' 'zext_ln350_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%k_proj_transposed_V_s = getelementptr [9216 x i32]* @k_proj_transposed_V, i64 0, i64 %zext_ln350_3" [kernel.cpp:350]   --->   Operation 60 'getelementptr' 'k_proj_transposed_V_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%v202_0_V_addr = getelementptr [1536 x i32]* %v202_0_V, i64 0, i64 %sext_ln350_1" [kernel.cpp:349]   --->   Operation 61 'getelementptr' 'v202_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (3.25ns)   --->   "%v202_0_V_load = load i32* %v202_0_V_addr, align 4" [kernel.cpp:349]   --->   Operation 62 'load' 'v202_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_5 : Operation 63 [2/2] (3.25ns)   --->   "%k_proj_transposed_V_1 = load i32* %k_proj_transposed_V_s, align 4" [kernel.cpp:350]   --->   Operation 63 'load' 'k_proj_transposed_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 64 [1/2] (3.25ns)   --->   "%v202_0_V_load = load i32* %v202_0_V_addr, align 4" [kernel.cpp:349]   --->   Operation 64 'load' 'v202_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 65 [1/2] (3.25ns)   --->   "%k_proj_transposed_V_1 = load i32* %k_proj_transposed_V_s, align 4" [kernel.cpp:350]   --->   Operation 65 'load' 'k_proj_transposed_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 66 [2/2] (3.25ns)   --->   "%v204_0_V_load = load i32* %v204_0_V_addr, align 4" [kernel.cpp:352]   --->   Operation 66 'load' 'v204_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %v202_0_V_load to i44" [kernel.cpp:351]   --->   Operation 67 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i32 %k_proj_transposed_V_1 to i44" [kernel.cpp:351]   --->   Operation 68 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (8.51ns)   --->   "%mul_ln1118 = mul i44 %sext_ln1118, %sext_ln1118_10" [kernel.cpp:351]   --->   Operation 69 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %mul_ln1118, i32 12, i32 43)" [kernel.cpp:351]   --->   Operation 70 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/2] (3.25ns)   --->   "%v204_0_V_load = load i32* %v204_0_V_addr, align 4" [kernel.cpp:352]   --->   Operation 71 'load' 'v204_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>

State 8 <SV = 7> <Delay = 5.80>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str34) nounwind" [kernel.cpp:348]   --->   Operation 72 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (2.55ns)   --->   "%add_ln703 = add i32 %v204_0_V_load, %trunc_ln" [kernel.cpp:353]   --->   Operation 73 'add' 'add_ln703' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (3.25ns)   --->   "store i32 %add_ln703, i32* %v204_0_V_addr, align 4" [kernel.cpp:354]   --->   Operation 74 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:348]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v202_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v204_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ k_proj_transposed_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln345              (br               ) [ 011111111]
h4_0                  (phi              ) [ 001000000]
icmp_ln345            (icmp             ) [ 001111111]
empty                 (speclooptripcount) [ 000000000]
h4                    (add              ) [ 011111111]
br_ln345              (br               ) [ 000000000]
specloopname_ln345    (specloopname     ) [ 000000000]
tmp_50                (bitconcatenate   ) [ 000000000]
zext_ln350            (zext             ) [ 000000000]
tmp_51                (bitconcatenate   ) [ 000000000]
zext_ln350_1          (zext             ) [ 000000000]
sub_ln350             (sub              ) [ 000000000]
sext_ln350            (sext             ) [ 000111111]
tmp_52                (bitconcatenate   ) [ 000000000]
tmp_53                (bitconcatenate   ) [ 000000000]
zext_ln352            (zext             ) [ 000000000]
sub_ln352             (sub              ) [ 000111111]
tmp                   (specregionbegin  ) [ 000111111]
br_ln347              (br               ) [ 001111111]
ret_ln359             (ret              ) [ 000000000]
j4_0_0                (phi              ) [ 000100000]
icmp_ln347            (icmp             ) [ 001111111]
empty_644             (speclooptripcount) [ 000000000]
add_ln347             (add              ) [ 001111111]
br_ln347              (br               ) [ 000000000]
specloopname_ln347    (specloopname     ) [ 000000000]
tmp_s                 (specregionbegin  ) [ 000011111]
zext_ln352_1          (zext             ) [ 000011111]
zext_ln352_2          (zext             ) [ 000000000]
add_ln352             (add              ) [ 000000000]
sext_ln352            (sext             ) [ 000000000]
v204_0_V_addr         (getelementptr    ) [ 000011111]
br_ln348              (br               ) [ 001111111]
empty_643             (specregionend    ) [ 000000000]
br_ln345              (br               ) [ 011111111]
k3_0_0                (phi              ) [ 000010000]
icmp_ln348            (icmp             ) [ 001111111]
empty_646             (speclooptripcount) [ 000000000]
add_ln348             (add              ) [ 001111111]
br_ln348              (br               ) [ 000000000]
zext_ln350_2          (zext             ) [ 000000000]
add_ln350             (add              ) [ 000001000]
trunc_ln350           (trunc            ) [ 000000000]
p_shl4_cast           (bitconcatenate   ) [ 000000000]
p_shl5_cast           (bitconcatenate   ) [ 000000000]
sub_ln350_1           (sub              ) [ 000000000]
add_ln350_1           (add              ) [ 000001000]
empty_645             (specregionend    ) [ 000000000]
br_ln347              (br               ) [ 001111111]
sext_ln350_1          (sext             ) [ 000000000]
zext_ln350_3          (zext             ) [ 000000000]
k_proj_transposed_V_s (getelementptr    ) [ 000000100]
v202_0_V_addr         (getelementptr    ) [ 000000100]
v202_0_V_load         (load             ) [ 000000010]
k_proj_transposed_V_1 (load             ) [ 000000010]
sext_ln1118           (sext             ) [ 000000000]
sext_ln1118_10        (sext             ) [ 000000000]
mul_ln1118            (mul              ) [ 000000000]
trunc_ln              (partselect       ) [ 000000001]
v204_0_V_load         (load             ) [ 000000001]
specloopname_ln348    (specloopname     ) [ 000000000]
add_ln703             (add              ) [ 000000000]
store_ln354           (store            ) [ 000000000]
br_ln348              (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v202_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v202_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v204_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v204_0_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="k_proj_transposed_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_proj_transposed_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i14.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="v204_0_V_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v204_0_V_addr/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="k_proj_transposed_V_s_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="15" slack="0"/>
<pin id="79" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_proj_transposed_V_s/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="v202_0_V_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="14" slack="0"/>
<pin id="86" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v202_0_V_addr/5 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="11" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v202_0_V_load/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="14" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_proj_transposed_V_1/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="3"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v204_0_V_load/6 store_ln354/8 "/>
</bind>
</comp>

<comp id="106" class="1005" name="h4_0_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="1"/>
<pin id="108" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h4_0 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="h4_0_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h4_0/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="j4_0_0_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="1"/>
<pin id="119" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j4_0_0 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="j4_0_0_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="3" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j4_0_0/3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="k3_0_0_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="1"/>
<pin id="130" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k3_0_0 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="k3_0_0_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="7" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k3_0_0/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln345_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="5" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln345/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="h4_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h4/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_50_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="12" slack="0"/>
<pin id="153" dir="0" index="1" bw="5" slack="0"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_50/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln350_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="12" slack="0"/>
<pin id="161" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_51_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="5" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln350_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="0"/>
<pin id="173" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="sub_ln350_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="12" slack="0"/>
<pin id="177" dir="0" index="1" bw="10" slack="0"/>
<pin id="178" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln350/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sext_ln350_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="13" slack="0"/>
<pin id="183" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln350/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_52_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="5" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_53_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="5" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_53/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln352_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln352/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sub_ln352_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="6" slack="0"/>
<pin id="208" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln352/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln347_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="2" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln347/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln347_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln347/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln352_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln352_1/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln352_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln352_2/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln352_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="1"/>
<pin id="233" dir="0" index="1" bw="3" slack="0"/>
<pin id="234" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln352/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sext_ln352_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln352/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln348_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="0" index="1" bw="6" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln348/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln348_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln348/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln350_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_2/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln350_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="0" index="1" bw="13" slack="2"/>
<pin id="260" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln350/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln350_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="14" slack="0"/>
<pin id="264" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln350/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_shl4_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="15" slack="0"/>
<pin id="268" dir="0" index="1" bw="12" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_shl5_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="15" slack="0"/>
<pin id="276" dir="0" index="1" bw="14" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sub_ln350_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="15" slack="0"/>
<pin id="284" dir="0" index="1" bw="15" slack="0"/>
<pin id="285" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln350_1/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln350_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="1"/>
<pin id="290" dir="0" index="1" bw="15" slack="0"/>
<pin id="291" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln350_1/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sext_ln350_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="14" slack="1"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln350_1/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln350_3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="15" slack="1"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_3/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln1118_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="sext_ln1118_10_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="mul_ln1118_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="44" slack="0"/>
<pin id="316" dir="0" index="2" bw="5" slack="0"/>
<pin id="317" dir="0" index="3" bw="7" slack="0"/>
<pin id="318" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln703_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="0" index="1" bw="32" slack="1"/>
<pin id="326" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/8 "/>
</bind>
</comp>

<comp id="331" class="1005" name="h4_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h4 "/>
</bind>
</comp>

<comp id="336" class="1005" name="sext_ln350_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="14" slack="2"/>
<pin id="338" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln350 "/>
</bind>
</comp>

<comp id="341" class="1005" name="sub_ln352_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="1"/>
<pin id="343" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln352 "/>
</bind>
</comp>

<comp id="349" class="1005" name="add_ln347_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="0"/>
<pin id="351" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln347 "/>
</bind>
</comp>

<comp id="354" class="1005" name="zext_ln352_1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="15" slack="1"/>
<pin id="356" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln352_1 "/>
</bind>
</comp>

<comp id="359" class="1005" name="v204_0_V_addr_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="3"/>
<pin id="361" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="v204_0_V_addr "/>
</bind>
</comp>

<comp id="367" class="1005" name="add_ln348_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="0"/>
<pin id="369" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln348 "/>
</bind>
</comp>

<comp id="372" class="1005" name="add_ln350_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="14" slack="1"/>
<pin id="374" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln350 "/>
</bind>
</comp>

<comp id="377" class="1005" name="add_ln350_1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="15" slack="1"/>
<pin id="379" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln350_1 "/>
</bind>
</comp>

<comp id="382" class="1005" name="k_proj_transposed_V_s_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="14" slack="1"/>
<pin id="384" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="k_proj_transposed_V_s "/>
</bind>
</comp>

<comp id="387" class="1005" name="v202_0_V_addr_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="11" slack="1"/>
<pin id="389" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="v202_0_V_addr "/>
</bind>
</comp>

<comp id="392" class="1005" name="v202_0_V_load_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v202_0_V_load "/>
</bind>
</comp>

<comp id="397" class="1005" name="k_proj_transposed_V_1_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_proj_transposed_V_1 "/>
</bind>
</comp>

<comp id="402" class="1005" name="trunc_ln_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="407" class="1005" name="v204_0_V_load_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v204_0_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="46" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="46" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="46" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="75" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="110" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="110" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="110" pin="4"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="110" pin="4"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="174"><net_src comp="163" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="159" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="171" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="110" pin="4"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="110" pin="4"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="185" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="201" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="121" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="38" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="121" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="42" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="121" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="121" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="231" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="245"><net_src comp="132" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="132" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="132" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="56" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="58" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="257" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="32" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="266" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="274" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="60" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="62" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="327"><net_src comp="323" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="334"><net_src comp="145" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="339"><net_src comp="181" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="344"><net_src comp="205" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="352"><net_src comp="217" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="357"><net_src comp="223" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="362"><net_src comp="68" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="370"><net_src comp="247" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="375"><net_src comp="257" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="380"><net_src comp="288" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="385"><net_src comp="75" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="390"><net_src comp="82" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="395"><net_src comp="89" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="400"><net_src comp="95" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="405"><net_src comp="313" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="410"><net_src comp="101" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="323" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v204_0_V | {8 }
 - Input state : 
	Port: GEMM_3D_float : v202_0_V | {5 6 }
	Port: GEMM_3D_float : v204_0_V | {6 7 }
	Port: GEMM_3D_float : k_proj_transposed_V | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln345 : 1
		h4 : 1
		br_ln345 : 2
		tmp_50 : 1
		zext_ln350 : 2
		tmp_51 : 1
		zext_ln350_1 : 2
		sub_ln350 : 3
		sext_ln350 : 4
		tmp_52 : 1
		tmp_53 : 1
		zext_ln352 : 2
		sub_ln352 : 3
	State 3
		icmp_ln347 : 1
		add_ln347 : 1
		br_ln347 : 2
		zext_ln352_1 : 1
		zext_ln352_2 : 1
		add_ln352 : 2
		sext_ln352 : 3
		v204_0_V_addr : 4
	State 4
		icmp_ln348 : 1
		add_ln348 : 1
		br_ln348 : 2
		zext_ln350_2 : 1
		add_ln350 : 2
		trunc_ln350 : 3
		p_shl4_cast : 4
		p_shl5_cast : 3
		sub_ln350_1 : 5
		add_ln350_1 : 6
	State 5
		k_proj_transposed_V_s : 1
		v202_0_V_addr : 1
		v202_0_V_load : 2
		k_proj_transposed_V_1 : 2
	State 6
	State 7
		mul_ln1118 : 1
		trunc_ln : 2
	State 8
		store_ln354 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       h4_fu_145       |    0    |    0    |    15   |
|          |    add_ln347_fu_217   |    0    |    0    |    12   |
|          |    add_ln352_fu_231   |    0    |    0    |    15   |
|    add   |    add_ln348_fu_247   |    0    |    0    |    15   |
|          |    add_ln350_fu_257   |    0    |    0    |    17   |
|          |   add_ln350_1_fu_288  |    0    |    0    |    15   |
|          |    add_ln703_fu_323   |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|          |    sub_ln350_fu_175   |    0    |    0    |    12   |
|    sub   |    sub_ln352_fu_205   |    0    |    0    |    15   |
|          |   sub_ln350_1_fu_282  |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln345_fu_139   |    0    |    0    |    11   |
|   icmp   |   icmp_ln347_fu_211   |    0    |    0    |    9    |
|          |   icmp_ln348_fu_241   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|    mul   |   mul_ln1118_fu_307   |    4    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_50_fu_151     |    0    |    0    |    0    |
|          |     tmp_51_fu_163     |    0    |    0    |    0    |
|bitconcatenate|     tmp_52_fu_185     |    0    |    0    |    0    |
|          |     tmp_53_fu_193     |    0    |    0    |    0    |
|          |   p_shl4_cast_fu_266  |    0    |    0    |    0    |
|          |   p_shl5_cast_fu_274  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln350_fu_159   |    0    |    0    |    0    |
|          |  zext_ln350_1_fu_171  |    0    |    0    |    0    |
|          |   zext_ln352_fu_201   |    0    |    0    |    0    |
|   zext   |  zext_ln352_1_fu_223  |    0    |    0    |    0    |
|          |  zext_ln352_2_fu_227  |    0    |    0    |    0    |
|          |  zext_ln350_2_fu_253  |    0    |    0    |    0    |
|          |  zext_ln350_3_fu_297  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln350_fu_181   |    0    |    0    |    0    |
|          |   sext_ln352_fu_236   |    0    |    0    |    0    |
|   sext   |  sext_ln350_1_fu_293  |    0    |    0    |    0    |
|          |   sext_ln1118_fu_301  |    0    |    0    |    0    |
|          | sext_ln1118_10_fu_304 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln350_fu_262  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|    trunc_ln_fu_313    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    4    |    0    |   221   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln347_reg_349      |    3   |
|      add_ln348_reg_367      |    7   |
|     add_ln350_1_reg_377     |   15   |
|      add_ln350_reg_372      |   14   |
|         h4_0_reg_106        |    5   |
|          h4_reg_331         |    5   |
|        j4_0_0_reg_117       |    3   |
|        k3_0_0_reg_128       |    7   |
|k_proj_transposed_V_1_reg_397|   32   |
|k_proj_transposed_V_s_reg_382|   14   |
|      sext_ln350_reg_336     |   14   |
|      sub_ln352_reg_341      |    8   |
|       trunc_ln_reg_402      |   32   |
|    v202_0_V_addr_reg_387    |   11   |
|    v202_0_V_load_reg_392    |   32   |
|    v204_0_V_addr_reg_359    |    7   |
|    v204_0_V_load_reg_407    |   32   |
|     zext_ln352_1_reg_354    |   15   |
+-----------------------------+--------+
|            Total            |   256  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_89 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_95 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   50   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   221  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   256  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   256  |   239  |
+-----------+--------+--------+--------+--------+
