// Seed: 2980283296
module module_0;
  reg id_1;
  always id_1 <= 1;
  tri1 id_2;
  wire id_3;
  assign id_2 = 1'b0;
  wire id_4;
  wire id_5;
  tri  id_6 = 1 == 1'd0;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    input tri id_2,
    output wand id_3,
    input wire id_4,
    output uwire id_5,
    output wor id_6,
    input tri1 id_7,
    input tri0 id_8,
    output wire id_9,
    input tri id_10,
    input tri0 id_11,
    input tri id_12,
    input uwire id_13,
    output tri1 id_14,
    input supply1 id_15,
    input tri0 id_16,
    output wor id_17,
    input tri id_18
);
  wire id_20;
  wire id_21;
  module_0 modCall_1 ();
  id_22(
      .id_0(1), .id_1(id_17)
  );
  wire id_23;
endmodule
