{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 10363, "design__instance__area": 136626, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 154, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 2, "power__internal__total": 0.014987261965870857, "power__switching__total": 0.005965534597635269, "power__leakage__total": 1.6123848922688921e-07, "power__total": 0.02095295861363411, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.3053936912018931, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.29787836929105266, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3510984935494375, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.705991951548978, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.351099, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.519885, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 112, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 154, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3370632479642117, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.32421397040300765, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.46796323696190123, "timing__setup__ws__corner:nom_ss_100C_1v60": -1.7892789978327335, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -34.998032129633195, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -1.7892789978327335, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.959598, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.302015, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 154, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2906162892592914, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.28497474631125613, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.12272172514452051, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.467863094842248, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.122722, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.753539, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 112, "design__max_fanout_violation__count": 154, "design__max_cap_violation__count": 2, "clock__skew__worst_hold": -0.2886675147290517, "clock__skew__worst_setup": 0.2825043334781434, "timing__hold__ws": 0.11877643649263217, "timing__setup__ws": -2.0598474620134404, "timing__hold__tns": 0, "timing__setup__tns": -43.09219059110385, "timing__hold__wns": 0, "timing__setup__wns": -2.0598474620134404, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.118776, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 96, "timing__setup_r2r__ws": 3.19796, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 446.065 456.785", "design__core__bbox": "5.52 10.88 440.22 443.36", "design__io": 78, "design__die__area": 203756, "design__core__area": 187999, "design__instance__count__stdcell": 13019, "design__instance__area__stdcell": 139949, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.744414, "design__instance__utilization__stdcell": 0.744414, "design__rows": 159, "design__rows:unithd": 159, "design__sites": 150255, "design__sites:unithd": 150255, "design__instance__count__class:inverter": 15, "design__instance__area__class:inverter": 56.304, "design__instance__count__class:sequential_cell": 2510, "design__instance__area__class:sequential_cell": 50534.7, "design__instance__count__class:multi_input_combinational_cell": 4140, "design__instance__area__class:multi_input_combinational_cell": 51177.8, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9259944, "design__instance__count__class:timing_repair_buffer": 3377, "design__instance__area__class:timing_repair_buffer": 30815.8, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 308420, "design__violations": 0, "design__instance__count__class:clock_buffer": 186, "design__instance__area__class:clock_buffer": 2521.17, "design__instance__count__class:clock_inverter": 122, "design__instance__area__class:clock_inverter": 1487.68, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2390, "antenna__violating__nets": 18, "antenna__violating__pins": 26, "route__antenna_violation__count": 18, "antenna_diodes_count": 13, "design__instance__count__class:antenna_cell": 13, "design__instance__area__class:antenna_cell": 32.5312, "route__net": 10247, "route__net__special": 2, "route__drc_errors__iter:0": 6773, "route__wirelength__iter:0": 377105, "route__drc_errors__iter:1": 2825, "route__wirelength__iter:1": 372093, "route__drc_errors__iter:2": 2322, "route__wirelength__iter:2": 371390, "route__drc_errors__iter:3": 193, "route__wirelength__iter:3": 370478, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 370399, "route__drc_errors": 0, "route__wirelength": 370399, "route__vias": 79080, "route__vias__singlecut": 79080, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1185.59, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 155, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 155, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 155, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 154, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.3011242174176456, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.29346245708571556, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3431107717282587, "timing__setup__ws__corner:min_tt_025C_1v80": 2.8686653864314535, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.343111, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.572333, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 155, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 46, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 154, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.32927303482469966, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.3174688102261313, "timing__hold__ws__corner:min_ss_100C_1v60": 0.5319946855842754, "timing__setup__ws__corner:min_ss_100C_1v60": -1.4806991607490854, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -25.990843990456966, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -1.4806991607490854, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.948172, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 3.394336, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 155, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 154, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2886675147290517, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2825043334781434, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11877643649263217, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.59478956776685, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.118776, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.817801, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 155, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 154, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 2, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.3077523600844169, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.30418754487382815, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3566735896475697, "timing__setup__ws__corner:max_tt_025C_1v80": 2.555092654220252, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.356674, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.461769, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 155, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 112, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 154, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.34372747288030386, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3343458660122864, "timing__hold__ws__corner:max_ss_100C_1v60": 0.421331648162764, "timing__setup__ws__corner:max_ss_100C_1v60": -2.0598474620134404, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -43.09219059110385, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -2.0598474620134404, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.968755, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 3.19796, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 155, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 154, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.29063227647129813, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.289307780365461, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12610712830925574, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.35149706362655, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.126107, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.692059, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 155, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 155, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79906, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79975, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00093838, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000842387, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000248847, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000842387, "design_powergrid__voltage__worst": 0.000842387, "design_powergrid__voltage__worst__net:VPWR": 1.79906, "design_powergrid__drop__worst": 0.00093838, "design_powergrid__drop__worst__net:VPWR": 0.00093838, "design_powergrid__voltage__worst__net:VGND": 0.000842387, "design_powergrid__drop__worst__net:VGND": 0.000842387, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000254, "ir__drop__worst": 0.000938, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}