vendor_name = ModelSim
source_file = 1, /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/test_vhdl/serial_register/ffd.vhd
source_file = 1, /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/test_vhdl/serial_register/serial_register.vhd
source_file = 1, /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/test_vhdl/serial_register/counter4bits.vhd
source_file = 1, /home/jorge/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/jorge/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/jorge/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/jorge/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/test_vhdl/serial_register/db/register.cbx.xml
design_name = counter4bits
instance = comp, \q_counter_out[0]~output , q_counter_out[0]~output, counter4bits, 1
instance = comp, \q_counter_out[1]~output , q_counter_out[1]~output, counter4bits, 1
instance = comp, \q_counter_out[2]~output , q_counter_out[2]~output, counter4bits, 1
instance = comp, \q_counter_out[3]~output , q_counter_out[3]~output, counter4bits, 1
instance = comp, \clk_counter_in~input , clk_counter_in~input, counter4bits, 1
instance = comp, \clk_counter_in~inputclkctrl , clk_counter_in~inputclkctrl, counter4bits, 1
instance = comp, \enable_counter_in~input , enable_counter_in~input, counter4bits, 1
instance = comp, \rst_counter_in~input , rst_counter_in~input, counter4bits, 1
instance = comp, \register_inst|ffd_generate:0:ffd_inst|q_out~0 , register_inst|\ffd_generate:0:ffd_inst|q_out~0, counter4bits, 1
instance = comp, \register_inst|ffd_generate:0:ffd_inst|q_out , register_inst|\ffd_generate:0:ffd_inst|q_out, counter4bits, 1
instance = comp, \register_inst|ffd_generate:1:ffd_inst|q_out~0 , register_inst|\ffd_generate:1:ffd_inst|q_out~0, counter4bits, 1
instance = comp, \register_inst|ffd_generate:1:ffd_inst|q_out , register_inst|\ffd_generate:1:ffd_inst|q_out, counter4bits, 1
instance = comp, \aux_and[1] , aux_and[1], counter4bits, 1
instance = comp, \register_inst|ffd_generate:2:ffd_inst|q_out~0 , register_inst|\ffd_generate:2:ffd_inst|q_out~0, counter4bits, 1
instance = comp, \register_inst|ffd_generate:2:ffd_inst|q_out , register_inst|\ffd_generate:2:ffd_inst|q_out, counter4bits, 1
instance = comp, \register_inst|ffd_generate:3:ffd_inst|q_out~0 , register_inst|\ffd_generate:3:ffd_inst|q_out~0, counter4bits, 1
instance = comp, \register_inst|ffd_generate:3:ffd_inst|q_out , register_inst|\ffd_generate:3:ffd_inst|q_out, counter4bits, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
