$date
	Sun Nov 21 14:50:18 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module seq_mul_tb $end
$var wire 8 ! op [7:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % start $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 $ clk $end
$var wire 1 ( ld $end
$var wire 1 ) load $end
$var wire 1 % start $end
$var wire 1 * tc $end
$var wire 4 + t [3:0] $end
$var wire 9 , p [8:0] $end
$var wire 2 - out [1:0] $end
$var wire 8 . op [7:0] $end
$var wire 1 / en $end
$var wire 1 0 cy $end
$var wire 4 1 c [3:0] $end
$var wire 4 2 a1 [3:0] $end
$scope module ad $end
$var wire 4 3 a [3:0] $end
$var wire 4 4 b [3:0] $end
$var wire 4 5 s [3:0] $end
$var wire 1 0 cout $end
$var wire 3 6 c [2:0] $end
$scope module f_0 $end
$var wire 1 7 a $end
$var wire 1 8 b $end
$var wire 1 9 cin $end
$var wire 1 : sum $end
$var wire 1 ; cout $end
$upscope $end
$scope module f_1 $end
$var wire 1 < a $end
$var wire 1 = b $end
$var wire 1 > cin $end
$var wire 1 ? sum $end
$var wire 1 @ cout $end
$upscope $end
$scope module f_2 $end
$var wire 1 A a $end
$var wire 1 B b $end
$var wire 1 C cin $end
$var wire 1 D sum $end
$var wire 1 E cout $end
$upscope $end
$scope module f_3 $end
$var wire 1 F a $end
$var wire 1 G b $end
$var wire 1 H cin $end
$var wire 1 I sum $end
$var wire 1 0 cout $end
$upscope $end
$upscope $end
$scope module cnt $end
$var wire 1 $ clk $end
$var wire 2 J data [1:0] $end
$var wire 2 K lmt [1:0] $end
$var wire 1 ) load $end
$var wire 1 / en $end
$var reg 2 L out [1:0] $end
$var reg 1 * tc $end
$upscope $end
$scope module pg1 $end
$var wire 1 $ clk $end
$var wire 1 M reset $end
$var wire 1 % start $end
$var wire 1 * tc $end
$var wire 1 N t2 $end
$var wire 1 O t1 $end
$var wire 1 / q $end
$scope module M1 $end
$var wire 1 P i1 $end
$var wire 1 % j $end
$var wire 1 / o $end
$var wire 1 N i0 $end
$upscope $end
$scope module M2 $end
$var wire 1 / i0 $end
$var wire 1 Q i1 $end
$var wire 1 * j $end
$var wire 1 O o $end
$upscope $end
$scope module d2 $end
$var wire 1 $ clk $end
$var wire 1 O in $end
$var wire 1 M reset $end
$var wire 1 R reset_ $end
$var wire 1 N out $end
$var wire 1 S df_in $end
$scope module and2_0 $end
$var wire 1 O i0 $end
$var wire 1 S o $end
$var wire 1 R i1 $end
$upscope $end
$scope module df_0 $end
$var wire 1 $ clk $end
$var wire 1 S in $end
$var wire 1 N out $end
$var reg 1 N df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 M i $end
$var wire 1 R o $end
$upscope $end
$upscope $end
$upscope $end
$scope module rg1 $end
$var wire 4 T a [3:0] $end
$var wire 1 $ clk $end
$var wire 1 % en $end
$var wire 4 U y [3:0] $end
$scope module dfl_1 $end
$var wire 1 $ clk $end
$var wire 1 V in $end
$var wire 1 % load $end
$var wire 1 W out $end
$var wire 1 X _in $end
$scope module df_0 $end
$var wire 1 $ clk $end
$var wire 1 W out $end
$var wire 1 X in $end
$var reg 1 W df_out $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 W i0 $end
$var wire 1 V i1 $end
$var wire 1 % j $end
$var wire 1 X o $end
$upscope $end
$upscope $end
$scope module dfl_2 $end
$var wire 1 $ clk $end
$var wire 1 Y in $end
$var wire 1 % load $end
$var wire 1 Z out $end
$var wire 1 [ _in $end
$scope module df_0 $end
$var wire 1 $ clk $end
$var wire 1 Z out $end
$var wire 1 [ in $end
$var reg 1 Z df_out $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 Z i0 $end
$var wire 1 Y i1 $end
$var wire 1 % j $end
$var wire 1 [ o $end
$upscope $end
$upscope $end
$scope module dfl_3 $end
$var wire 1 $ clk $end
$var wire 1 \ in $end
$var wire 1 % load $end
$var wire 1 ] out $end
$var wire 1 ^ _in $end
$scope module df_0 $end
$var wire 1 $ clk $end
$var wire 1 ] out $end
$var wire 1 ^ in $end
$var reg 1 ] df_out $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 ] i0 $end
$var wire 1 \ i1 $end
$var wire 1 % j $end
$var wire 1 ^ o $end
$upscope $end
$upscope $end
$scope module dfl_4 $end
$var wire 1 $ clk $end
$var wire 1 _ in $end
$var wire 1 % load $end
$var wire 1 ` out $end
$var wire 1 a _in $end
$scope module df_0 $end
$var wire 1 $ clk $end
$var wire 1 ` out $end
$var wire 1 a in $end
$var reg 1 ` df_out $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 ` i0 $end
$var wire 1 _ i1 $end
$var wire 1 % j $end
$var wire 1 a o $end
$upscope $end
$upscope $end
$upscope $end
$scope module rg2 $end
$var wire 4 b b [3:0] $end
$var wire 4 c c [3:0] $end
$var wire 1 $ clk $end
$var wire 1 0 cy $end
$var wire 1 d en2 $end
$var wire 1 ( ld $end
$var wire 1 % start $end
$var wire 9 e p [8:0] $end
$scope module dfl_1 $end
$var wire 1 $ clk $end
$var wire 1 0 in $end
$var wire 1 ( load $end
$var wire 1 f out $end
$var wire 1 g _in $end
$scope module df_0 $end
$var wire 1 $ clk $end
$var wire 1 f out $end
$var wire 1 g in $end
$var reg 1 f df_out $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 f i0 $end
$var wire 1 0 i1 $end
$var wire 1 ( j $end
$var wire 1 g o $end
$upscope $end
$upscope $end
$scope module dfl_2 $end
$var wire 1 $ clk $end
$var wire 1 h in $end
$var wire 1 ( load $end
$var wire 1 i out $end
$var wire 1 j _in $end
$scope module df_0 $end
$var wire 1 $ clk $end
$var wire 1 i out $end
$var wire 1 j in $end
$var reg 1 i df_out $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 i i0 $end
$var wire 1 h i1 $end
$var wire 1 ( j $end
$var wire 1 j o $end
$upscope $end
$upscope $end
$scope module dfl_3 $end
$var wire 1 $ clk $end
$var wire 1 k in $end
$var wire 1 ( load $end
$var wire 1 l out $end
$var wire 1 m _in $end
$scope module df_0 $end
$var wire 1 $ clk $end
$var wire 1 l out $end
$var wire 1 m in $end
$var reg 1 l df_out $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 l i0 $end
$var wire 1 k i1 $end
$var wire 1 ( j $end
$var wire 1 m o $end
$upscope $end
$upscope $end
$scope module dfl_4 $end
$var wire 1 $ clk $end
$var wire 1 n in $end
$var wire 1 ( load $end
$var wire 1 o out $end
$var wire 1 p _in $end
$scope module df_0 $end
$var wire 1 $ clk $end
$var wire 1 o out $end
$var wire 1 p in $end
$var reg 1 o df_out $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 o i0 $end
$var wire 1 n i1 $end
$var wire 1 ( j $end
$var wire 1 p o $end
$upscope $end
$upscope $end
$scope module dfl_5 $end
$var wire 1 $ clk $end
$var wire 1 q in $end
$var wire 1 ( load $end
$var wire 1 r out $end
$var wire 1 s _in $end
$scope module df_0 $end
$var wire 1 $ clk $end
$var wire 1 r out $end
$var wire 1 s in $end
$var reg 1 r df_out $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 r i0 $end
$var wire 1 q i1 $end
$var wire 1 ( j $end
$var wire 1 s o $end
$upscope $end
$upscope $end
$scope module muxdf_0 $end
$var wire 1 $ clk $end
$var wire 1 t i0 $end
$var wire 1 u i1 $end
$var wire 1 d load $end
$var wire 1 % s $end
$var wire 1 v z_ $end
$var wire 1 w d_in $end
$scope module dfl_0 $end
$var wire 1 $ clk $end
$var wire 1 d load $end
$var wire 1 v out $end
$var wire 1 w in $end
$var wire 1 x _in $end
$scope module df_0 $end
$var wire 1 $ clk $end
$var wire 1 v out $end
$var wire 1 x in $end
$var reg 1 v df_out $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 v i0 $end
$var wire 1 d j $end
$var wire 1 x o $end
$var wire 1 w i1 $end
$upscope $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 t i0 $end
$var wire 1 u i1 $end
$var wire 1 % j $end
$var wire 1 w o $end
$upscope $end
$upscope $end
$scope module muxdf_1 $end
$var wire 1 $ clk $end
$var wire 1 y i0 $end
$var wire 1 z i1 $end
$var wire 1 d load $end
$var wire 1 % s $end
$var wire 1 { z_ $end
$var wire 1 | d_in $end
$scope module dfl_0 $end
$var wire 1 $ clk $end
$var wire 1 d load $end
$var wire 1 { out $end
$var wire 1 | in $end
$var wire 1 } _in $end
$scope module df_0 $end
$var wire 1 $ clk $end
$var wire 1 { out $end
$var wire 1 } in $end
$var reg 1 { df_out $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 { i0 $end
$var wire 1 d j $end
$var wire 1 } o $end
$var wire 1 | i1 $end
$upscope $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 y i0 $end
$var wire 1 z i1 $end
$var wire 1 % j $end
$var wire 1 | o $end
$upscope $end
$upscope $end
$scope module muxdf_2 $end
$var wire 1 $ clk $end
$var wire 1 ~ i0 $end
$var wire 1 !" i1 $end
$var wire 1 d load $end
$var wire 1 % s $end
$var wire 1 "" z_ $end
$var wire 1 #" d_in $end
$scope module dfl_0 $end
$var wire 1 $ clk $end
$var wire 1 d load $end
$var wire 1 "" out $end
$var wire 1 #" in $end
$var wire 1 $" _in $end
$scope module df_0 $end
$var wire 1 $ clk $end
$var wire 1 "" out $end
$var wire 1 $" in $end
$var reg 1 "" df_out $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 "" i0 $end
$var wire 1 d j $end
$var wire 1 $" o $end
$var wire 1 #" i1 $end
$upscope $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 ~ i0 $end
$var wire 1 !" i1 $end
$var wire 1 % j $end
$var wire 1 #" o $end
$upscope $end
$upscope $end
$scope module muxdf_3 $end
$var wire 1 $ clk $end
$var wire 1 %" i0 $end
$var wire 1 &" i1 $end
$var wire 1 d load $end
$var wire 1 % s $end
$var wire 1 '" z_ $end
$var wire 1 (" d_in $end
$scope module dfl_0 $end
$var wire 1 $ clk $end
$var wire 1 d load $end
$var wire 1 '" out $end
$var wire 1 (" in $end
$var wire 1 )" _in $end
$scope module df_0 $end
$var wire 1 $ clk $end
$var wire 1 '" out $end
$var wire 1 )" in $end
$var reg 1 '" df_out $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 '" i0 $end
$var wire 1 d j $end
$var wire 1 )" o $end
$var wire 1 (" i1 $end
$upscope $end
$upscope $end
$scope module mux2_0 $end
$var wire 1 %" i0 $end
$var wire 1 &" i1 $end
$var wire 1 % j $end
$var wire 1 (" o $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
b0 e
0d
b0 c
b0 b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
b0 U
b0 T
0S
1R
0Q
1P
0O
0N
0M
b0 L
b10 K
b0 J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
00
0/
b0 .
b0 -
b0 ,
b0 +
0*
0)
0(
b0 '
b0 &
0%
0$
b0 #
b0 "
b0 !
$end
#10000
1$
#20000
0$
#30000
1$
#40000
0$
#50000
1$
#60000
0$
#70000
1$
#80000
0$
#90000
1$
#100000
0$
#109500
1}
1)"
1S
1|
1a
1("
1X
1^
1O
1z
1_
1&"
1V
1\
1)
1(
1/
1d
b101 #
b101 '
b101 b
b1101 "
b1101 &
b1101 T
1%
#110000
1j
1m
1s
1h
1k
1q
1I
1D
b1101 1
b1101 5
b1101 c
1:
1G
1B
18
b1101 +
b1101 4
1~
b10 !
b10 .
1N
1'"
b101 ,
b101 e
1{
1`
1]
b1101 2
b1101 U
1W
1$
#120000
0$
#129500
0}
1$"
0)"
0z
0&"
0V
0\
0_
0)
0|
1#"
0("
b0 #
b0 '
b0 b
b0 "
b0 &
b0 T
0%
#130000
0j
0s
1p
0h
0q
1n
0I
0:
b110 1
b110 5
b110 c
1?
1x
0$"
1)"
0G
0B
08
1<
1A
1w
0#"
1("
b0 +
b0 4
b110 3
1t
0~
1%"
b1101001 !
b1101001 .
1i
1l
1r
0{
1""
b11010010 ,
b11010010 e
0'"
b1 -
b1 L
1$
#140000
0$
#150000
1g
10
1H
0p
1E
0j
0n
1C
0h
0?
1@
0s
0m
0I
1>
0q
0k
b111 6
1;
0:
b0 1
b0 5
b0 c
0D
1G
1B
18
0)"
1}
0x
b1101 +
b1101 4
0("
1|
0w
17
0A
0%"
1y
0t
b110100 !
b110100 .
b11 3
b10 -
b10 L
1'"
0""
1v
0r
1o
b1101001 ,
b1101001 e
0i
1$
#160000
0$
#170000
1j
1h
0g
0p
1I
0n
0H
0>
b1000 1
b1000 5
b1000 c
0?
0C
0E
0;
b0 6
0@
00
0}
1$"
0G
0B
08
07
0<
1F
0|
1#"
b0 +
b0 4
0S
b1000 3
0y
1~
b10000010 !
b10000010 .
0O
1)
1f
0l
0o
0v
1{
b100000100 ,
b100000100 e
0'"
b11 -
b11 L
1*
1$
#180000
0$
#190000
1k
0h
1D
b100 1
b100 5
b100 c
0I
0d
0S
1("
0#"
1A
0F
0(
0/
0O
0)
1%"
0~
b1000001 !
b1000001 .
b100 3
0N
0*
b0 -
b0 L
1""
0{
1i
b10000010 ,
b10000010 e
0f
1$
#200000
0$
#210000
1$
#220000
0$
#229500
