# vsim work.event03 -l event_test.log 
# Start time: 10:10:45 on Feb 27,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.event03(fast)
# @0: waiting for the event e1
# @10: Before triggering event e1
# @10: After triggering event e1
# @10: event e1 is triggered
do 00event01.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:17:10 on Feb 27,2023
# vlog -reportprogress 300 00event01.sv 
# -- Compiling module event01
# -- Compiling module event03
# -- Compiling module event04
# 
# Top level modules:
# 	event01
# 	event03
# 	event04
# End time: 10:17:10 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:17:12 on Feb 27,2023, Elapsed time: 0:06:27
# Errors: 0, Warnings: 0
# vsim work.event04 -l event_test.log 
# Start time: 10:17:12 on Feb 27,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.event04(fast)
# @10: Before triggering event e1
# @10: After triggering event e1
# @10: waiting for the event e1
do 00event01.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:38:15 on Feb 27,2023
# vlog -reportprogress 300 00event01.sv 
# -- Compiling module event01
# -- Compiling module event03
# -- Compiling module event04
# -- Compiling module event05
# 
# Top level modules:
# 	event01
# 	event03
# 	event04
# 	event05
# End time: 10:38:15 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:38:17 on Feb 27,2023, Elapsed time: 0:21:05
# Errors: 0, Warnings: 0
# vsim work.event04 -l event_test.log 
# Start time: 10:38:17 on Feb 27,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.event04(fast)
# @0: Before triggering event e1
# @0: After triggering event e1
# @10: waiting for the event e1
do 00event01.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:57:50 on Feb 27,2023
# vlog -reportprogress 300 00event01.sv 
# -- Compiling module event01
# -- Compiling module event03
# -- Compiling module event04
# -- Compiling module event05
# 
# Top level modules:
# 	event01
# 	event03
# 	event04
# 	event05
# End time: 10:57:50 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:57:52 on Feb 27,2023, Elapsed time: 0:19:35
# Errors: 0, Warnings: 0
# vsim work.event05 -l event_test.log 
# Start time: 10:57:52 on Feb 27,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.event05(fast)
# @0: Before triggering event e1
# @0: After triggering event e1
# @0: waiting for the event e1
do 00event01.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:14:17 on Feb 27,2023
# vlog -reportprogress 300 00event01.sv 
# -- Compiling module event01
# -- Compiling module event03
# -- Compiling module event04
# -- Compiling module event05
# -- Compiling module event06
# 
# Top level modules:
# 	event01
# 	event03
# 	event04
# 	event05
# 	event06
# End time: 11:14:18 on Feb 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:14:19 on Feb 27,2023, Elapsed time: 0:16:27
# Errors: 0, Warnings: 0
# vsim work.event06 -l event_test.log 
# Start time: 11:14:19 on Feb 27,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.event06(fast)
# @0: waiting for the event e1
# @10: Before triggering event e1
# @10: After triggering event e1
# @10: event e1 is triggered
do 00event01.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:16:54 on Feb 27,2023
# vlog -reportprogress 300 00event01.sv 
# -- Compiling module event01
# -- Compiling module event03
# -- Compiling module event04
# -- Compiling module event05
# -- Compiling module event06
# -- Compiling module module07
# 
# Top level modules:
# 	event01
# 	event03
# 	event04
# 	event05
# 	event06
# 	module07
# End time: 11:16:55 on Feb 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:16:56 on Feb 27,2023, Elapsed time: 0:02:37
# Errors: 0, Warnings: 0
# vsim work.event07 -l event_test.log 
# Start time: 11:16:56 on Feb 27,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit event07.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./00event01.do PAUSED at line 8
cd {D:\Obsi\systemverilog_nitindinnu\07_Inter_process_communication_IPC\02Events}
do 00event01.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:17:18 on Feb 27,2023
# vlog -reportprogress 300 00event01.sv 
# -- Compiling module event01
# -- Compiling module event03
# -- Compiling module event04
# -- Compiling module event05
# -- Compiling module event06
# -- Compiling module event07
# 
# Top level modules:
# 	event01
# 	event03
# 	event04
# 	event05
# 	event06
# 	event07
# End time: 11:17:18 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.event07 -l event_test.log 
# Start time: 11:16:56 on Feb 27,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.event07(fast)
# @0: Before triggering event e1
# @0: After triggering event e1
# @10: waiting for the event e1
do 00event01.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:18:54 on Feb 27,2023
# vlog -reportprogress 300 00event01.sv 
# -- Compiling module event01
# -- Compiling module event03
# -- Compiling module event04
# -- Compiling module event05
# -- Compiling module event06
# -- Compiling module event07
# -- Compiling module event08
# 
# Top level modules:
# 	event01
# 	event03
# 	event04
# 	event05
# 	event06
# 	event07
# 	event08
# End time: 11:18:54 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:18:55 on Feb 27,2023, Elapsed time: 0:01:59
# Errors: 1, Warnings: 0
# vsim work.event08 -l event_test.log 
# Start time: 11:18:55 on Feb 27,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.event08(fast)
# @0: Before triggering event e1
# @0: After triggering event e1
# @0: waiting for the event e1
# @0: event e1 is triggered
quit -sim
# End time: 14:53:23 on Feb 27,2023, Elapsed time: 3:34:28
# Errors: 0, Warnings: 0
cd {D:\Obsi\systemverilog_nitindinnu\07_Inter_process_communication_IPC\03Tasks_and_functions}
do 01function_approaches.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:53:49 on Feb 27,2023
# vlog -reportprogress 300 01function_approaches.sv 
# -- Compiling module function_typedef
# 
# Top level modules:
# 	function_typedef
# End time: 14:53:50 on Feb 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
