timestamp 1693997255
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
parameters nfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
node "a_404_n736#" 29 119.576 404 -736 ndif 0 0 0 0 35200 976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_100_n736#" 25 71.9945 100 -736 ndif 0 0 0 0 41600 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_n204_n736#" 25 71.9945 -204 -736 ndif 0 0 0 0 41600 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_n492_n736#" 29 119.576 -492 -736 ndif 0 0 0 0 35200 976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_204_n780#" 18 251.092 204 -780 p 0 0 0 0 0 0 0 0 0 0 0 0 97600 1376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n100_n780#" 18 240.929 -100 -780 p 0 0 0 0 0 0 0 0 0 0 0 0 97600 1376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n404_n780#" 18 251.092 -404 -780 p 0 0 0 0 0 0 0 0 0 0 0 0 97600 1376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_404_n200#" 29 112.725 404 -200 ndif 0 0 0 0 35200 976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_100_n200#" 25 65.144 100 -200 ndif 0 0 0 0 41600 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_n204_n200#" 25 65.144 -204 -200 ndif 0 0 0 0 41600 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_n492_n200#" 29 112.725 -492 -200 ndif 0 0 0 0 35200 976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_204_n244#" 18 216.138 204 -244 p 0 0 0 0 0 0 0 0 0 0 0 0 97600 1376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n100_n244#" 18 205.975 -100 -244 p 0 0 0 0 0 0 0 0 0 0 0 0 97600 1376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n404_n244#" 18 216.138 -404 -244 p 0 0 0 0 0 0 0 0 0 0 0 0 97600 1376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_404_336#" 29 119.576 404 336 ndif 0 0 0 0 35200 976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_100_336#" 25 71.9945 100 336 ndif 0 0 0 0 41600 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_n204_336#" 25 71.9945 -204 336 ndif 0 0 0 0 41600 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_n492_336#" 29 119.576 -492 336 ndif 0 0 0 0 35200 976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_204_292#" 18 251.092 204 292 p 0 0 0 0 0 0 0 0 0 0 0 0 97600 1376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n100_292#" 18 240.929 -100 292 p 0 0 0 0 0 0 0 0 0 0 0 0 97600 1376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n404_292#" 18 251.092 -404 292 p 0 0 0 0 0 0 0 0 0 0 0 0 97600 1376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "a_n204_n736#" "a_n492_n736#" 65.0351
cap "a_n492_336#" "a_n204_336#" 65.0351
cap "a_n204_n736#" "a_n100_n780#" 2.35066
cap "a_204_n244#" "a_100_n200#" 2.35066
cap "a_n404_292#" "a_n204_336#" 2.35066
cap "a_100_n736#" "a_204_n780#" 2.35066
cap "a_n404_n780#" "a_n404_n244#" 58.4105
cap "a_n204_n200#" "a_n204_336#" 14.4007
cap "a_100_n200#" "a_404_n200#" 65.0351
cap "a_n492_n200#" "a_n492_336#" 14.4007
cap "a_404_n736#" "a_100_n736#" 65.0351
cap "a_100_336#" "a_n100_292#" 2.35066
cap "a_204_292#" "a_n100_292#" 10.3896
cap "a_n204_336#" "a_n100_292#" 2.35066
cap "a_404_n736#" "a_204_n780#" 2.35066
cap "a_n100_n244#" "a_100_n200#" 2.35066
cap "a_100_336#" "a_404_336#" 65.0351
cap "a_204_292#" "a_404_336#" 2.35066
cap "a_100_n736#" "a_n100_n780#" 2.35066
cap "a_n492_n200#" "a_n204_n200#" 65.0351
cap "a_n404_n780#" "a_n492_n736#" 2.35066
cap "a_204_n244#" "a_204_n780#" 58.4105
cap "a_n100_n780#" "a_204_n780#" 10.3896
cap "a_n404_n780#" "a_n100_n780#" 10.3896
cap "a_n100_n244#" "a_n204_n200#" 2.35066
cap "a_100_336#" "a_204_292#" 2.35066
cap "a_n492_336#" "a_n404_292#" 2.35066
cap "a_n492_n200#" "a_n404_n244#" 2.35066
cap "a_100_336#" "a_n204_336#" 65.0351
cap "a_n204_n736#" "a_n204_n200#" 14.4007
cap "a_n100_n244#" "a_n100_292#" 58.4105
cap "a_n100_n244#" "a_n404_n244#" 10.3896
cap "a_404_336#" "a_404_n200#" 14.4007
cap "a_n204_n200#" "a_100_n200#" 65.0351
cap "a_204_292#" "a_204_n244#" 58.4105
cap "a_n204_n736#" "a_100_n736#" 65.0351
cap "a_404_n736#" "a_404_n200#" 14.4007
cap "a_100_n736#" "a_100_n200#" 14.4007
cap "a_n204_n736#" "a_n404_n780#" 2.35066
cap "a_n404_292#" "a_n100_292#" 10.3896
cap "a_n404_292#" "a_n404_n244#" 58.4105
cap "a_n492_n200#" "a_n492_n736#" 14.4007
cap "a_204_n244#" "a_404_n200#" 2.35066
cap "a_n204_n200#" "a_n404_n244#" 2.35066
cap "a_n100_n244#" "a_204_n244#" 10.3896
cap "a_n100_n244#" "a_n100_n780#" 58.4105
cap "a_100_336#" "a_100_n200#" 14.4007
device msubckt nfet_03v3 204 -736 205 -735 l=200 w=400 "VSUBS" "a_204_n780#" 400 0 "a_100_n736#" 400 20800,504 "a_404_n736#" 400 35200,976
device msubckt nfet_03v3 -100 -736 -99 -735 l=200 w=400 "VSUBS" "a_n100_n780#" 400 0 "a_n204_n736#" 400 20800,504 "a_100_n736#" 400 20800,504
device msubckt nfet_03v3 -404 -736 -403 -735 l=200 w=400 "VSUBS" "a_n404_n780#" 400 0 "a_n492_n736#" 400 35200,976 "a_n204_n736#" 400 20800,504
device msubckt nfet_03v3 204 -200 205 -199 l=200 w=400 "VSUBS" "a_204_n244#" 400 0 "a_100_n200#" 400 20800,504 "a_404_n200#" 400 35200,976
device msubckt nfet_03v3 -100 -200 -99 -199 l=200 w=400 "VSUBS" "a_n100_n244#" 400 0 "a_n204_n200#" 400 20800,504 "a_100_n200#" 400 20800,504
device msubckt nfet_03v3 -404 -200 -403 -199 l=200 w=400 "VSUBS" "a_n404_n244#" 400 0 "a_n492_n200#" 400 35200,976 "a_n204_n200#" 400 20800,504
device msubckt nfet_03v3 204 336 205 337 l=200 w=400 "VSUBS" "a_204_292#" 400 0 "a_100_336#" 400 20800,504 "a_404_336#" 400 35200,976
device msubckt nfet_03v3 -100 336 -99 337 l=200 w=400 "VSUBS" "a_n100_292#" 400 0 "a_n204_336#" 400 20800,504 "a_100_336#" 400 20800,504
device msubckt nfet_03v3 -404 336 -403 337 l=200 w=400 "VSUBS" "a_n404_292#" 400 0 "a_n492_336#" 400 35200,976 "a_n204_336#" 400 20800,504
