$date
	Sun Sep 16 14:39:33 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testFullAdder $end
$scope module adder $end
$var wire 1 ! a $end
$var wire 1 " andaIn $end
$var wire 1 # andab $end
$var wire 1 $ andbIn $end
$var wire 1 % b $end
$var wire 1 & carryin $end
$var wire 1 ' carryout $end
$var wire 1 ( orOut $end
$var wire 1 ) orab $end
$var wire 1 * sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
x(
x'
0&
0%
x$
x#
x"
0!
$end
#50000
0)
0"
0$
0#
#100000
0*
0(
#150000
0'
#1000000
1&
#1050000
1*
#2000000
0&
1%
#2050000
0*
1)
#2100000
1*
#3000000
1&
#3050000
1$
0*
#3100000
1(
#3150000
1'
#4000000
0&
0%
1!
#4050000
1*
0$
#4100000
0(
#4150000
0'
#5000000
1&
#5050000
1"
0*
#5100000
1'
#6000000
0&
1%
#6050000
0"
1*
1#
0)
#6100000
0'
1(
0*
#6150000
1'
#7000000
1&
#7050000
1$
1"
1*
#8000000
