<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPTIGA™ Trust M  Host Library Documentation: PORT4_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="DoxygenLogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPTIGA™ Trust M  Host Library Documentation
   &#160;<span id="projectnumber">v3.00.2490</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structPORT4__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PORT4_Type Struct Reference<div class="ingroups"><a class="el" href="group__Infineon.html">Infineon</a> &raquo; <a class="el" href="group__XMC4800.html">XMC4800</a> &raquo; <a class="el" href="group__Device__Peripheral__Registers.html">Device_Peripheral_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Port 4 (PORT4)  
 <a href="structPORT4__Type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aae4ca8cfb9e0898ec8ec9152efe727ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT4__Type.html#aae4ca8cfb9e0898ec8ec9152efe727ef">OUT</a></td></tr>
<tr class="separator:aae4ca8cfb9e0898ec8ec9152efe727ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34ffc6a7658f090e094129da76981e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT4__Type.html#ab34ffc6a7658f090e094129da76981e3">OMR</a></td></tr>
<tr class="separator:ab34ffc6a7658f090e094129da76981e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea90f737f1a3a7a1709e4f380e1f2fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT4__Type.html#a0ea90f737f1a3a7a1709e4f380e1f2fd">RESERVED</a> [2]</td></tr>
<tr class="separator:a0ea90f737f1a3a7a1709e4f380e1f2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28bbd0d32e93ef6935f2cf40875bfc4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT4__Type.html#a28bbd0d32e93ef6935f2cf40875bfc4f">IOCR0</a></td></tr>
<tr class="separator:a28bbd0d32e93ef6935f2cf40875bfc4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcda380a80ebba4687997548d4b04ab2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT4__Type.html#abcda380a80ebba4687997548d4b04ab2">IOCR4</a></td></tr>
<tr class="separator:abcda380a80ebba4687997548d4b04ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8815c1691c54833bc68deb531161970f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT4__Type.html#a8815c1691c54833bc68deb531161970f">RESERVED1</a> [3]</td></tr>
<tr class="separator:a8815c1691c54833bc68deb531161970f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab28a85744ce006414c54a23c825e8d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT4__Type.html#aab28a85744ce006414c54a23c825e8d6">IN</a></td></tr>
<tr class="separator:aab28a85744ce006414c54a23c825e8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae619350145a0370ff56b40f50db0d8cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT4__Type.html#ae619350145a0370ff56b40f50db0d8cd">RESERVED2</a> [6]</td></tr>
<tr class="separator:ae619350145a0370ff56b40f50db0d8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc2c6c772977dd639f0caaff373dc553"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT4__Type.html#afc2c6c772977dd639f0caaff373dc553">PDR0</a></td></tr>
<tr class="separator:afc2c6c772977dd639f0caaff373dc553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a22a7df011528edd79dfbe9f8c8d7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT4__Type.html#a56a22a7df011528edd79dfbe9f8c8d7f">RESERVED3</a> [7]</td></tr>
<tr class="separator:a56a22a7df011528edd79dfbe9f8c8d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0ed10e4e9b44f930f8681a6e8afa35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT4__Type.html#afd0ed10e4e9b44f930f8681a6e8afa35">PDISC</a></td></tr>
<tr class="separator:afd0ed10e4e9b44f930f8681a6e8afa35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3360111e60c454ac0089c94d4062af7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT4__Type.html#ab3360111e60c454ac0089c94d4062af7">RESERVED4</a> [3]</td></tr>
<tr class="separator:ab3360111e60c454ac0089c94d4062af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a456b1e0d977a42f3f11279e6e53939b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT4__Type.html#a456b1e0d977a42f3f11279e6e53939b7">PPS</a></td></tr>
<tr class="separator:a456b1e0d977a42f3f11279e6e53939b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d58c5d319db808abefcac1bceda5521"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT4__Type.html#a8d58c5d319db808abefcac1bceda5521">HWSEL</a></td></tr>
<tr class="separator:a8d58c5d319db808abefcac1bceda5521"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02527">2527</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a8d58c5d319db808abefcac1bceda5521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d58c5d319db808abefcac1bceda5521">&#9670;&nbsp;</a></span>HWSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT4_Type::HWSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028474) Port 4 Pin Hardware Select Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02541">2541</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aab28a85744ce006414c54a23c825e8d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab28a85744ce006414c54a23c825e8d6">&#9670;&nbsp;</a></span>IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT4_Type::IN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028424) Port 4 Input Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02534">2534</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a28bbd0d32e93ef6935f2cf40875bfc4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28bbd0d32e93ef6935f2cf40875bfc4f">&#9670;&nbsp;</a></span>IOCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT4_Type::IOCR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028410) Port 4 Input/Output Control Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02531">2531</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="abcda380a80ebba4687997548d4b04ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcda380a80ebba4687997548d4b04ab2">&#9670;&nbsp;</a></span>IOCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT4_Type::IOCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028414) Port 4 Input/Output Control Register 4 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02532">2532</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ab34ffc6a7658f090e094129da76981e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab34ffc6a7658f090e094129da76981e3">&#9670;&nbsp;</a></span>OMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t PORT4_Type::OMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028404) Port 4 Output Modification Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02529">2529</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aae4ca8cfb9e0898ec8ec9152efe727ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae4ca8cfb9e0898ec8ec9152efe727ef">&#9670;&nbsp;</a></span>OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT4_Type::OUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x48028400) PORT4 Structure <br  />
 (@ 0x48028400) Port 4 Output Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02528">2528</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="afd0ed10e4e9b44f930f8681a6e8afa35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd0ed10e4e9b44f930f8681a6e8afa35">&#9670;&nbsp;</a></span>PDISC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT4_Type::PDISC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028460) Port 4 Pin Function Decision Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02538">2538</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="afc2c6c772977dd639f0caaff373dc553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc2c6c772977dd639f0caaff373dc553">&#9670;&nbsp;</a></span>PDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT4_Type::PDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028440) Port 4 Pad Driver Mode 0 Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02536">2536</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a456b1e0d977a42f3f11279e6e53939b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a456b1e0d977a42f3f11279e6e53939b7">&#9670;&nbsp;</a></span>PPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT4_Type::PPS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028470) Port 4 Pin Power Save Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02540">2540</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a0ea90f737f1a3a7a1709e4f380e1f2fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ea90f737f1a3a7a1709e4f380e1f2fd">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT4_Type::RESERVED[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02530">2530</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a8815c1691c54833bc68deb531161970f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8815c1691c54833bc68deb531161970f">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT4_Type::RESERVED1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02533">2533</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ae619350145a0370ff56b40f50db0d8cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae619350145a0370ff56b40f50db0d8cd">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT4_Type::RESERVED2[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02535">2535</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a56a22a7df011528edd79dfbe9f8c8d7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56a22a7df011528edd79dfbe9f8c8d7f">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT4_Type::RESERVED3[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02537">2537</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ab3360111e60c454ac0089c94d4062af7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3360111e60c454ac0089c94d4062af7">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT4_Type::RESERVED4[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02539">2539</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr class="footer"/>
<address class="footer">
<small>
Copyright &#169  2020 Infineon Technologies AG</a>
</small></address>
</body>
</html>
