/*
 * Instance header file for ATSAMA7D65D2G
 *
 * Copyright (c) 2024 Microchip Technology Inc. and its subsidiaries.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version  */
#ifndef _SAMA7D6_GMAC0_INSTANCE_
#define _SAMA7D6_GMAC0_INSTANCE_


/* ========== Instance Parameter definitions for GMAC0 peripheral ========== */
#define GMAC0_CLOCK_ID                           (46)       
#define GMAC0_INSTANCE_ID                        (46)       /* Gigabit Ethernet MAC + TSN support */
#define GMAC0_INSTANCE_ID_EMAC                   (149)      /* GMAC0: Express MAC */
#define GMAC0_INSTANCE_ID_MMSL                   (150)      /* GMAC0: MAC Merge Sublayer */
#define GMAC0_INSTANCE_ID_Q1                     (144)      /* GMAC0 Queue 1 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 1 */
#define GMAC0_INSTANCE_ID_Q2                     (145)      /* GMAC0 Queue 2 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 2 */
#define GMAC0_INSTANCE_ID_Q3                     (146)      /* GMAC0 Queue 3 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 3 */
#define GMAC0_INSTANCE_ID_Q4                     (147)      /* GMAC0 Queue 4 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 4 */
#define GMAC0_INSTANCE_ID_Q5                     (148)      /* GMAC0 Queue 5 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 5 */
#define GMAC0_INSTANCE_ID_TSU                    (49)       /* Gigabit Ethernet MAC - Timestamp Unit Generic Clock - No Interrupt */

#endif /* _SAMA7D6_GMAC0_INSTANCE_ */
