<stg><name>lab4_z1</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %firstVector_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %secondVector_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %resultVecror_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln9 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0 %do_init = phi i1 1, void, i1 0, void %.split2, i1 1, void

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
rewind_header:1 %i1 = phi i2 0, void, i2 %i, void %.split2, i2 0, void

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:2 %br_ln0 = br i1 %do_init, void %.split2, void %rewind_init

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
rewind_init:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
rewind_init:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %firstVector_arr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
rewind_init:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %secondVector_arr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
rewind_init:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %resultVecror_arr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:4 %br_ln9 = br void %.split2

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="2">
<![CDATA[
.split2:1 %zext_ln9 = zext i2 %i1

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:3 %secondVector_arr_addr = getelementptr i16 %secondVector_arr, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="secondVector_arr_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="2">
<![CDATA[
.split2:4 %secondVector_arr_load = load i2 %secondVector_arr_addr

]]></Node>
<StgValue><ssdm name="secondVector_arr_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:5 %resultVecror_arr_addr = getelementptr i32 %resultVecror_arr, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="resultVecror_arr_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="2">
<![CDATA[
.split2:6 %resultVecror_arr_load = load i2 %resultVecror_arr_addr

]]></Node>
<StgValue><ssdm name="resultVecror_arr_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split2:7 %i = add i2 %i1, i2 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="2">
<![CDATA[
.split2:4 %secondVector_arr_load = load i2 %secondVector_arr_addr

]]></Node>
<StgValue><ssdm name="secondVector_arr_load"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="2">
<![CDATA[
.split2:6 %resultVecror_arr_load = load i2 %resultVecror_arr_addr

]]></Node>
<StgValue><ssdm name="resultVecror_arr_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="2" op_4_bw="16" op_5_bw="16" op_6_bw="0">
<![CDATA[
.split2:8 %call_ln16 = call void @lab4_z1_Pipeline_L1, i32 %resultVecror_arr_load, i32 %resultVecror_arr, i2 %i1, i16 %firstVector_arr, i16 %secondVector_arr_load

]]></Node>
<StgValue><ssdm name="call_ln16"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split2:9 %icmp_ln9 = icmp_eq  i2 %i1, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split2:0 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:2 %specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln6"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="2" op_4_bw="16" op_5_bw="16" op_6_bw="0">
<![CDATA[
.split2:8 %call_ln16 = call void @lab4_z1_Pipeline_L1, i32 %resultVecror_arr_load, i32 %resultVecror_arr, i2 %i1, i16 %firstVector_arr, i16 %secondVector_arr_load

]]></Node>
<StgValue><ssdm name="call_ln16"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split2:10 %br_ln9 = br i1 %icmp_ln9, void %rewind_header, void

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:0 %return_ln19 = return void @_ssdm_op_Return

]]></Node>
<StgValue><ssdm name="return_ln19"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln19 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="firstVector_arr" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="firstVector_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="secondVector_arr" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="secondVector_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="44" name="resultVecror_arr" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="resultVecror_arr"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="46" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="47" from="firstVector_arr" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="49" from="empty" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="54" from="empty_0" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="58" from="empty_0" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="64" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="65" from="empty_0" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="66" from="empty_0" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="68" from="secondVector_arr" to="specinterface_ln0" fromId="43" toId="7">
</dataflow>
<dataflow id="69" from="empty" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="70" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="72" from="empty_0" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="73" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="74" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="76" from="empty_0" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="77" from="empty_0" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="78" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="80" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="81" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="83" from="empty_0" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="45" toId="8">
</dataflow>
<dataflow id="85" from="resultVecror_arr" to="specinterface_ln0" fromId="44" toId="8">
</dataflow>
<dataflow id="86" from="empty" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="87" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="88" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="53" toId="8">
</dataflow>
<dataflow id="90" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="91" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="92" from="empty_0" to="specinterface_ln0" fromId="53" toId="8">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="53" toId="8">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="53" toId="8">
</dataflow>
<dataflow id="95" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="96" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="97" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="98" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="53" toId="8">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="53" toId="8">
</dataflow>
<dataflow id="102" from="StgValue_101" to="do_init" fromId="101" toId="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="103" from="br_ln9" to="do_init" fromId="9" toId="10">
</dataflow>
<dataflow id="105" from="StgValue_104" to="do_init" fromId="104" toId="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="106" from="br_ln9" to="do_init" fromId="31" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="107" from="StgValue_101" to="do_init" fromId="101" toId="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="108" from="br_ln19" to="do_init" fromId="33" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="110" from="StgValue_109" to="i1" fromId="109" toId="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="111" from="br_ln9" to="i1" fromId="9" toId="11">
</dataflow>
<dataflow id="112" from="i" to="i1" fromId="23" toId="11">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="113" from="br_ln9" to="i1" fromId="31" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="114" from="StgValue_109" to="i1" fromId="109" toId="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="br_ln19" to="i1" fromId="33" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="116" from="do_init" to="br_ln0" fromId="10" toId="12">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="117" toId="13">
</dataflow>
<dataflow id="120" from="empty_1" to="spectopmodule_ln0" fromId="119" toId="13">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="121" toId="14">
</dataflow>
<dataflow id="123" from="firstVector_arr" to="specbitsmap_ln0" fromId="42" toId="14">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="121" toId="15">
</dataflow>
<dataflow id="125" from="secondVector_arr" to="specbitsmap_ln0" fromId="43" toId="15">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="121" toId="16">
</dataflow>
<dataflow id="127" from="resultVecror_arr" to="specbitsmap_ln0" fromId="44" toId="16">
</dataflow>
<dataflow id="128" from="i1" to="zext_ln9" fromId="11" toId="18">
</dataflow>
<dataflow id="129" from="secondVector_arr" to="secondVector_arr_addr" fromId="43" toId="19">
</dataflow>
<dataflow id="131" from="StgValue_130" to="secondVector_arr_addr" fromId="130" toId="19">
</dataflow>
<dataflow id="132" from="zext_ln9" to="secondVector_arr_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="133" from="secondVector_arr_addr" to="secondVector_arr_load" fromId="19" toId="20">
</dataflow>
<dataflow id="134" from="resultVecror_arr" to="resultVecror_arr_addr" fromId="44" toId="21">
</dataflow>
<dataflow id="135" from="StgValue_130" to="resultVecror_arr_addr" fromId="130" toId="21">
</dataflow>
<dataflow id="136" from="zext_ln9" to="resultVecror_arr_addr" fromId="18" toId="21">
</dataflow>
<dataflow id="137" from="resultVecror_arr_addr" to="resultVecror_arr_load" fromId="21" toId="22">
</dataflow>
<dataflow id="138" from="i1" to="i" fromId="11" toId="23">
</dataflow>
<dataflow id="140" from="StgValue_139" to="i" fromId="139" toId="23">
</dataflow>
<dataflow id="141" from="secondVector_arr_addr" to="secondVector_arr_load" fromId="19" toId="24">
</dataflow>
<dataflow id="142" from="resultVecror_arr_addr" to="resultVecror_arr_load" fromId="21" toId="25">
</dataflow>
<dataflow id="144" from="lab4_z1_Pipeline_L1" to="call_ln16" fromId="143" toId="26">
</dataflow>
<dataflow id="145" from="resultVecror_arr_load" to="call_ln16" fromId="25" toId="26">
</dataflow>
<dataflow id="146" from="resultVecror_arr" to="call_ln16" fromId="44" toId="26">
</dataflow>
<dataflow id="147" from="i1" to="call_ln16" fromId="11" toId="26">
</dataflow>
<dataflow id="148" from="firstVector_arr" to="call_ln16" fromId="42" toId="26">
</dataflow>
<dataflow id="149" from="secondVector_arr_load" to="call_ln16" fromId="24" toId="26">
</dataflow>
<dataflow id="150" from="i1" to="icmp_ln9" fromId="11" toId="27">
</dataflow>
<dataflow id="152" from="StgValue_151" to="icmp_ln9" fromId="151" toId="27">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="153" toId="28">
</dataflow>
<dataflow id="156" from="StgValue_155" to="empty" fromId="155" toId="28">
</dataflow>
<dataflow id="157" from="StgValue_155" to="empty" fromId="155" toId="28">
</dataflow>
<dataflow id="158" from="StgValue_155" to="empty" fromId="155" toId="28">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecLoopName" to="specloopname_ln6" fromId="159" toId="29">
</dataflow>
<dataflow id="162" from="empty_3" to="specloopname_ln6" fromId="161" toId="29">
</dataflow>
<dataflow id="163" from="lab4_z1_Pipeline_L1" to="call_ln16" fromId="143" toId="30">
</dataflow>
<dataflow id="164" from="resultVecror_arr_load" to="call_ln16" fromId="25" toId="30">
</dataflow>
<dataflow id="165" from="resultVecror_arr" to="call_ln16" fromId="44" toId="30">
</dataflow>
<dataflow id="166" from="i1" to="call_ln16" fromId="11" toId="30">
</dataflow>
<dataflow id="167" from="firstVector_arr" to="call_ln16" fromId="42" toId="30">
</dataflow>
<dataflow id="168" from="secondVector_arr_load" to="call_ln16" fromId="24" toId="30">
</dataflow>
<dataflow id="169" from="icmp_ln9" to="br_ln9" fromId="27" toId="31">
</dataflow>
<dataflow id="170" from="do_init" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="171" from="icmp_ln9" to="StgValue_5" fromId="27" toId="5">
</dataflow>
</dataflows>


</stg>
