{
    "code": "```verilog\nmodule TopModule(\n    input logic clk,\n    input logic a,\n    input logic reset,\n    output logic q\n);\n\nalways_ff @(posedge clk or posedge reset) begin\n    if (reset) begin\n        q <= 1'b0;\n    end else begin\n        if (a == 1'b1) begin\n            q <= ~q;\n        end\n        // If a == 0, q retains its value\n    end\nend\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}