// Seed: 2993836434
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    output id_1,
    output id_2,
    input  id_3,
    input  id_4
);
  assign id_3 = id_1;
  assign id_3 = id_1;
  logic id_5;
  logic id_6;
endmodule
