 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  yosys_synth_time	  max_yosys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 k6_frac_N10_frac_chain_mem32K_40nm.xml	  mmc_core.v	  common	  21.59	  vpr	  86.28 MiB	  	  -1	  -1	  2.24	  45412	  5	  1.93	  -1	  -1	  41120	  -1	  -1	  209	  63	  1	  0	  success	  v8.0.0-6749-g5845ee0f4-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.3.0 on Linux-5.15.0-56-generic x86_64	  2022-12-17T18:40:47	  dev	  /home/dev/Desktop/Dec17/vtr-verilog-to-routing	  88352	  63	  187	  3054	  2918	  1	  1407	  460	  19	  19	  361	  clb	  auto	  49.2 MiB	  2.68	  9372	  86.3 MiB	  1.35	  0.01	  4.79201	  -3368.56	  -4.79201	  4.79201	  0.96	  0.0041951	  0.00367903	  0.528097	  0.466334	  48	  17771	  48	  1.72706e+07	  1.18118e+07	  1.11082e+06	  3077.07	  8.51	  2.02482	  1.78034	  14755	  14	  4736	  12313	  1307483	  288519	  5.41786	  5.41786	  -4069.44	  -5.41786	  0	  0	  1.42198e+06	  3939.00	  0.40	  0.44	  0.231517	  0.215557	 
 k6_frac_N10_frac_chain_mem32K_40nm.xml	  jpeg_core.v	  common	  177.59	  yosys	  732.95 MiB	  	  -1	  -1	  46.29	  750540	  12	  29.10	  -1	  -1	  69652	  -1	  -1	  692	  41	  12	  16	  success	  v8.0.0-6749-g5845ee0f4-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.3.0 on Linux-5.15.0-56-generic x86_64	  2022-12-17T18:40:47	  dev	  /home/dev/Desktop/Dec17/vtr-verilog-to-routing	  215600	  41	  91	  16201	  13960	  1	  7220	  852	  33	  33	  1089	  clb	  auto	  147.8 MiB	  15.24	  60880	  181.3 MiB	  7.06	  0.07	  11.7066	  -21289	  -11.7066	  11.7066	  3.10	  0.0240191	  0.0213479	  2.53058	  2.19826	  102	  89693	  17	  6.0475e+07	  5.02073e+07	  6.99880e+06	  6426.81	  57.43	  13.0873	  11.3546	  86617	  16	  21446	  54338	  8609387	  1810864	  13.0429	  13.0429	  -24025.7	  -13.0429	  0	  0	  8.78357e+06	  8065.72	  2.57	  2.91	  1.47662	  1.34632	 
