#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec  9 13:21:51 2018
# Process ID: 4916
# Current directory: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11272 C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.xpr
# Log file: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/vivado.log
# Journal file: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.xpr
update_compile_order -fileset sources_1
open_project C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file {C:\Users\ricky\Desktop\Xilinx-designtool\project\ip_repo\matrix_control\matrix_control.srcs\sources_1\imports\matrix_control\component.xml}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 23 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 873 -192} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
open_run impl_1
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 24 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 869 -166} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 25 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 905 -189} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 26 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 804 -208} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property location {1 763 -4} [get_bd_cells processing_system7_0]
set_property location {1 861 -237} [get_bd_cells matrix_processor_ctrl_0]
set_property location {1 852 -219} [get_bd_cells matrix_processor_ctrl_0]
set_property location {2 1491 -156} [get_bd_cells axi_bram_ctrl_0]
set_property location {2 1606 -174} [get_bd_cells axi_bram_ctrl_0]
set_property location {2 1616 -179} [get_bd_cells axi_bram_ctrl_0]
set_property location {1 919 -231} [get_bd_cells matrix_processor_ctrl_0]
save_bd_design
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 27 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 812 -255} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 790 -223} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 28 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 848 -238} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
report_ip_status -name ip_status 
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 29 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 785 -261} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 30 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 906 -223} [get_bd_cells matrix_processor_ctrl_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 890 -219} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
report_ip_status -name ip_status 
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {3.5 2243 19} [get_bd_cells matrix_processor_ctrl_0]
undo
set_property location {3 1997 -180} [get_bd_cells blk_mem_gen_0]
set_property location {3 1988 -172} [get_bd_cells blk_mem_gen_0]
set_property location {2382 -59} [get_bd_intf_ports FIXED_IO]
set_property location {2378 -106} [get_bd_intf_ports DDR]
set_property location {2387 -97} [get_bd_intf_ports DDR]
set_property location {2380 -84} [get_bd_intf_ports FIXED_IO]
set_property location {1 893 -45} [get_bd_cells processing_system7_0]
set_property location {2382 -69} [get_bd_intf_ports FIXED_IO]
set_property location {2383 -35} [get_bd_intf_ports FIXED_IO]
set_property location {2 1607 3} [get_bd_cells axi_bram_ctrl_1]
set_property location {2 1606 2} [get_bd_cells axi_bram_ctrl_1]
set_property location {2382 -65} [get_bd_intf_ports FIXED_IO]
set_property location {2383 -76} [get_bd_intf_ports FIXED_IO]
set_property location {2 1603 13} [get_bd_cells axi_bram_ctrl_1]
set_property location {2 1594 26} [get_bd_cells axi_bram_ctrl_1]
set_property location {2731 -89} [get_bd_intf_ports FIXED_IO]
set_property location {0.5 206 -216} [get_bd_cells matrix_processor_ctrl_0]
set_property location {1 239 -57} [get_bd_cells processing_system7_0]
set_property location {1.5 764 -349} [get_bd_cells rst_ps7_0_100M]
set_property location {2 802 -165} [get_bd_cells axi_bram_ctrl_0]
set_property location {2 851 -4} [get_bd_cells axi_bram_ctrl_1]
set_property location {2 822 155} [get_bd_cells axi_bram_ctrl_2]
set_property location {2.5 1168 158} [get_bd_cells blk_mem_gen_2]
set_property location {3 1189 17} [get_bd_cells blk_mem_gen_1]
set_property location {3 1172 -180} [get_bd_cells blk_mem_gen_0]
set_property location {3 1179 -346} [get_bd_cells axi_smc]
set_property location {1338 -115} [get_bd_intf_ports DDR]
set_property location {2221 -107} [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_ports FIXED_IO]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
set_property location {-101 -408} [get_bd_intf_ports DDR]
set_property location {-163 -464} [get_bd_intf_ports FIXED_IO]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 31 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 400 -480} [get_bd_cells matrix_processor_ctrl_0]
set_property location {1 398 -347} [get_bd_cells matrix_processor_ctrl_0]
set_property location {1 378 -516} [get_bd_cells matrix_processor_ctrl_0]
set_property location {1 403 -377} [get_bd_cells matrix_processor_ctrl_0]
set_property location {1 395 -284} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 32 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 322 -276} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A]
set_property location {1 441 -283} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
report_ip_status -name ip_status 
current_project matrix_control
import_files -norecurse C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/transpose.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 33 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_cells matrix_processor_ctrl_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 395 -285} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 34 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 408 -279} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
report_ip_status -name ip_status 
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 35 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 313 -257} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 36 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 345 -277} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 37 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 432 -288} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 38 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 413 -297} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 39 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 376 -270} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run synth_1 -name synth_1
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 40 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 306 -295} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 41 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 368 -279} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 42 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 43 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
delete_bd_objs [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 355 -276} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property location {3 1221 -153} [get_bd_cells blk_mem_gen_0]
undo
report_ip_status -name ip_status 
save_bd_design
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 44 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 356 -277} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 45 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
reset_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 381 -262} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_bd_layout -format pdf -orientation portrait -force C:/Users/ricky/Desktop/design_1.pdf
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 46 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 380 -253} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 47 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
current_project Lab6
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 433 -256} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
current_project matrix_control
close_project
