{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680856920323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680856920323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 07 03:42:00 2023 " "Processing started: Fri Apr 07 03:42:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680856920323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856920323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4_ZHANG_David -c Lab4_ZHANG_David " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4_ZHANG_David -c Lab4_ZHANG_David" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856920323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680856920648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680856920648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/rng_lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/rng_lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 RNG_LFSR " "Found entity 1: RNG_LFSR" {  } { { "../src/RNG_LFSR.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/RNG_LFSR.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../src/mux_2to1.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/mux_2to1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/loadregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/loadregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadRegister " "Found entity 1: LoadRegister" {  } { { "../src/LoadRegister.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/LoadRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/gamecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/gamecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 GameController " "Found entity 1: GameController" {  } { { "../src/GameController.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/GameController.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/digittimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/digittimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitTimer " "Found entity 1: digitTimer" {  } { { "../src/digitTimer.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/digitTimer.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/decoder7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/decoder7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7Seg " "Found entity 1: Decoder7Seg" {  } { { "../src/Decoder7Seg.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Decoder7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/countto100.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/countto100.v" { { "Info" "ISGN_ENTITY_NAME" "1 countTo100 " "Found entity 1: countTo100" {  } { { "../src/countTo100.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo100.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/countto10.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/countto10.v" { { "Info" "ISGN_ENTITY_NAME" "1 countTo10 " "Found entity 1: countTo10" {  } { { "../src/countTo10.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo10.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/buttonshaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/buttonshaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonShaper " "Found entity 1: ButtonShaper" {  } { { "../src/ButtonShaper.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/ButtonShaper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/authentication.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/authentication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Authentication " "Found entity 1: Authentication" {  } { { "../src/Authentication.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Authentication.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/adder4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/adder4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder4Bit " "Found entity 1: Adder4Bit" {  } { { "../src/Adder4Bit.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Adder4Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/accesscontrollersplit.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/accesscontrollersplit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AccessControllerSplit " "Found entity 1: AccessControllerSplit" {  } { { "../src/AccessControllerSplit.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/AccessControllerSplit.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/1slfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/1slfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneSecondLFSR " "Found entity 1: oneSecondLFSR" {  } { { "../src/1slfsr.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/1slfsr.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_pswd.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_pswd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_PSWD " "Found entity 1: ROM_PSWD" {  } { { "ROM_PSWD.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/ROM_PSWD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_pswd.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_pswd.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_PSWD " "Found entity 1: RAM_PSWD" {  } { { "RAM_PSWD.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/RAM_PSWD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SUMDISPLAY sumdisplay Lab4_ZHANG_David.v(12) " "Verilog HDL Declaration information at Lab4_ZHANG_David.v(12): object \"SUMDISPLAY\" differs only in case from object \"sumdisplay\" in the same scope" {  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680856927106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SCORETENS scoreTens Lab4_ZHANG_David.v(12) " "Verilog HDL Declaration information at Lab4_ZHANG_David.v(12): object \"SCORETENS\" differs only in case from object \"scoreTens\" in the same scope" {  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680856927106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_zhang_david.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_zhang_david.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_ZHANG_David " "Found entity 1: Lab4_ZHANG_David" {  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4_ZHANG_David " "Elaborating entity \"Lab4_ZHANG_David\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680856927157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummySignal Lab4_ZHANG_David.v(19) " "Verilog HDL or VHDL warning at Lab4_ZHANG_David.v(19): object \"dummySignal\" assigned a value but never read" {  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680856927158 "|Lab4_ZHANG_David"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AdderOutput Lab4_ZHANG_David.v(75) " "Verilog HDL Always Construct warning at Lab4_ZHANG_David.v(75): variable \"AdderOutput\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680856927158 "|Lab4_ZHANG_David"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Lab4_ZHANG_David.v(93) " "Verilog HDL assignment warning at Lab4_ZHANG_David.v(93): truncated value with size 7 to match size of target (4)" {  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927158 "|Lab4_ZHANG_David"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Lab4_ZHANG_David.v(94) " "Verilog HDL assignment warning at Lab4_ZHANG_David.v(94): truncated value with size 7 to match size of target (4)" {  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927158 "|Lab4_ZHANG_David"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Lab4_ZHANG_David.v(97) " "Verilog HDL assignment warning at Lab4_ZHANG_David.v(97): truncated value with size 32 to match size of target (7)" {  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927158 "|Lab4_ZHANG_David"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonShaper ButtonShaper:BS1 " "Elaborating entity \"ButtonShaper\" for hierarchy \"ButtonShaper:BS1\"" {  } { { "Lab4_ZHANG_David.v" "BS1" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadRegister LoadRegister:LR1 " "Elaborating entity \"LoadRegister\" for hierarchy \"LoadRegister:LR1\"" {  } { { "Lab4_ZHANG_David.v" "LR1" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RNG_LFSR RNG_LFSR:RNGesus " "Elaborating entity \"RNG_LFSR\" for hierarchy \"RNG_LFSR:RNGesus\"" {  } { { "Lab4_ZHANG_David.v" "RNGesus" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7Seg Decoder7Seg:P1D " "Elaborating entity \"Decoder7Seg\" for hierarchy \"Decoder7Seg:P1D\"" {  } { { "Lab4_ZHANG_David.v" "P1D" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4Bit Adder4Bit:SUM " "Elaborating entity \"Adder4Bit\" for hierarchy \"Adder4Bit:SUM\"" {  } { { "Lab4_ZHANG_David.v" "SUM" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AccessControllerSplit AccessControllerSplit:MASTER " "Elaborating entity \"AccessControllerSplit\" for hierarchy \"AccessControllerSplit:MASTER\"" {  } { { "Lab4_ZHANG_David.v" "MASTER" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameController AccessControllerSplit:MASTER\|GameController:MASTER " "Elaborating entity \"GameController\" for hierarchy \"AccessControllerSplit:MASTER\|GameController:MASTER\"" {  } { { "../src/AccessControllerSplit.v" "MASTER" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/AccessControllerSplit.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Authentication AccessControllerSplit:MASTER\|Authentication:MASUTAH " "Elaborating entity \"Authentication\" for hierarchy \"AccessControllerSplit:MASTER\|Authentication:MASUTAH\"" {  } { { "../src/AccessControllerSplit.v" "MASUTAH" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/AccessControllerSplit.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927168 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAMWait1 Authentication.v(29) " "Verilog HDL or VHDL warning at Authentication.v(29): object \"RAMWait1\" assigned a value but never read" {  } { { "../src/Authentication.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Authentication.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680856927168 "|Lab4_ZHANG_David|AccessControllerSplit:MASTER|Authentication:MASUTAH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Authentication.v(67) " "Verilog HDL assignment warning at Authentication.v(67): truncated value with size 32 to match size of target (3)" {  } { { "../src/Authentication.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Authentication.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927169 "|Lab4_ZHANG_David|AccessControllerSplit:MASTER|Authentication:MASUTAH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Authentication.v(74) " "Verilog HDL assignment warning at Authentication.v(74): truncated value with size 32 to match size of target (3)" {  } { { "../src/Authentication.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Authentication.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927169 "|Lab4_ZHANG_David|AccessControllerSplit:MASTER|Authentication:MASUTAH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Authentication.v(83) " "Verilog HDL assignment warning at Authentication.v(83): truncated value with size 32 to match size of target (5)" {  } { { "../src/Authentication.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Authentication.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927169 "|Lab4_ZHANG_David|AccessControllerSplit:MASTER|Authentication:MASUTAH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Authentication.v(84) " "Verilog HDL assignment warning at Authentication.v(84): truncated value with size 32 to match size of target (3)" {  } { { "../src/Authentication.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Authentication.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927169 "|Lab4_ZHANG_David|AccessControllerSplit:MASTER|Authentication:MASUTAH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Authentication.v(94) " "Verilog HDL assignment warning at Authentication.v(94): truncated value with size 32 to match size of target (5)" {  } { { "../src/Authentication.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Authentication.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927169 "|Lab4_ZHANG_David|AccessControllerSplit:MASTER|Authentication:MASUTAH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Authentication.v(95) " "Verilog HDL assignment warning at Authentication.v(95): truncated value with size 32 to match size of target (2)" {  } { { "../src/Authentication.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Authentication.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927169 "|Lab4_ZHANG_David|AccessControllerSplit:MASTER|Authentication:MASUTAH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Authentication.v(105) " "Verilog HDL assignment warning at Authentication.v(105): truncated value with size 32 to match size of target (3)" {  } { { "../src/Authentication.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Authentication.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927170 "|Lab4_ZHANG_David|AccessControllerSplit:MASTER|Authentication:MASUTAH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Authentication.v(113) " "Verilog HDL assignment warning at Authentication.v(113): truncated value with size 32 to match size of target (3)" {  } { { "../src/Authentication.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Authentication.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927170 "|Lab4_ZHANG_David|AccessControllerSplit:MASTER|Authentication:MASUTAH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneSecondLFSR oneSecondLFSR:internalTimer " "Elaborating entity \"oneSecondLFSR\" for hierarchy \"oneSecondLFSR:internalTimer\"" {  } { { "Lab4_ZHANG_David.v" "internalTimer" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927187 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 1slfsr.v(26) " "Verilog HDL assignment warning at 1slfsr.v(26): truncated value with size 32 to match size of target (1)" {  } { { "../src/1slfsr.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/1slfsr.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927188 "|Lab4_ZHANG_David|oneSecondLFSR:internalTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 1slfsr.v(34) " "Verilog HDL assignment warning at 1slfsr.v(34): truncated value with size 32 to match size of target (1)" {  } { { "../src/1slfsr.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/1slfsr.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927188 "|Lab4_ZHANG_David|oneSecondLFSR:internalTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 1slfsr.v(70) " "Verilog HDL assignment warning at 1slfsr.v(70): truncated value with size 32 to match size of target (1)" {  } { { "../src/1slfsr.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/1slfsr.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927188 "|Lab4_ZHANG_David|oneSecondLFSR:internalTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 1slfsr.v(75) " "Verilog HDL assignment warning at 1slfsr.v(75): truncated value with size 32 to match size of target (1)" {  } { { "../src/1slfsr.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/1slfsr.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927188 "|Lab4_ZHANG_David|oneSecondLFSR:internalTimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countTo100 oneSecondLFSR:internalTimer\|countTo100:counter " "Elaborating entity \"countTo100\" for hierarchy \"oneSecondLFSR:internalTimer\|countTo100:counter\"" {  } { { "../src/1slfsr.v" "counter" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/1slfsr.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo100.v(24) " "Verilog HDL assignment warning at countTo100.v(24): truncated value with size 32 to match size of target (1)" {  } { { "../src/countTo100.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo100.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927190 "|Lab4_ZHANG_David|oneSecondTimer:internalTimer|countTo100:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo100.v(32) " "Verilog HDL assignment warning at countTo100.v(32): truncated value with size 32 to match size of target (1)" {  } { { "../src/countTo100.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo100.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927190 "|Lab4_ZHANG_David|oneSecondTimer:internalTimer|countTo100:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo100.v(53) " "Verilog HDL assignment warning at countTo100.v(53): truncated value with size 32 to match size of target (1)" {  } { { "../src/countTo100.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo100.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927190 "|Lab4_ZHANG_David|oneSecondTimer:internalTimer|countTo100:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo100.v(58) " "Verilog HDL assignment warning at countTo100.v(58): truncated value with size 32 to match size of target (1)" {  } { { "../src/countTo100.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo100.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927190 "|Lab4_ZHANG_David|oneSecondTimer:internalTimer|countTo100:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countTo10 oneSecondLFSR:internalTimer\|countTo100:counter\|countTo10:counter " "Elaborating entity \"countTo10\" for hierarchy \"oneSecondLFSR:internalTimer\|countTo100:counter\|countTo10:counter\"" {  } { { "../src/countTo100.v" "counter" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo100.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo10.v(22) " "Verilog HDL assignment warning at countTo10.v(22): truncated value with size 32 to match size of target (1)" {  } { { "../src/countTo10.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo10.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927191 "|Lab4_ZHANG_David|oneSecondLFSR:internalTimer|countTo100:counter|countTo10:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo10.v(30) " "Verilog HDL assignment warning at countTo10.v(30): truncated value with size 32 to match size of target (1)" {  } { { "../src/countTo10.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo10.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927191 "|Lab4_ZHANG_David|oneSecondLFSR:internalTimer|countTo100:counter|countTo10:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo10.v(46) " "Verilog HDL assignment warning at countTo10.v(46): truncated value with size 32 to match size of target (1)" {  } { { "../src/countTo10.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo10.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927191 "|Lab4_ZHANG_David|oneSecondLFSR:internalTimer|countTo100:counter|countTo10:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo10.v(51) " "Verilog HDL assignment warning at countTo10.v(51): truncated value with size 32 to match size of target (1)" {  } { { "../src/countTo10.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo10.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927191 "|Lab4_ZHANG_David|oneSecondLFSR:internalTimer|countTo100:counter|countTo10:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitTimer digitTimer:OnesDigit " "Elaborating entity \"digitTimer\" for hierarchy \"digitTimer:OnesDigit\"" {  } { { "Lab4_ZHANG_David.v" "OnesDigit" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:scoreTens " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:scoreTens\"" {  } { { "Lab4_ZHANG_David.v" "scoreTens" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_PSWD ROM_PSWD:Romulus " "Elaborating entity \"ROM_PSWD\" for hierarchy \"ROM_PSWD:Romulus\"" {  } { { "Lab4_ZHANG_David.v" "Romulus" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_PSWD:Romulus\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_PSWD:Romulus\|altsyncram:altsyncram_component\"" {  } { { "ROM_PSWD.v" "altsyncram_component" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/ROM_PSWD.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_PSWD:Romulus\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_PSWD:Romulus\|altsyncram:altsyncram_component\"" {  } { { "ROM_PSWD.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/ROM_PSWD.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_PSWD:Romulus\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_PSWD:Romulus\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_PSWD.hex " "Parameter \"init_file\" = \"ROM_PSWD.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""}  } { { "ROM_PSWD.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/ROM_PSWD.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680856927227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5kf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5kf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5kf1 " "Found entity 1: altsyncram_5kf1" {  } { { "db/altsyncram_5kf1.tdf" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/db/altsyncram_5kf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5kf1 ROM_PSWD:Romulus\|altsyncram:altsyncram_component\|altsyncram_5kf1:auto_generated " "Elaborating entity \"altsyncram_5kf1\" for hierarchy \"ROM_PSWD:Romulus\|altsyncram:altsyncram_component\|altsyncram_5kf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_PSWD RAM_PSWD:ARAM " "Elaborating entity \"RAM_PSWD\" for hierarchy \"RAM_PSWD:ARAM\"" {  } { { "Lab4_ZHANG_David.v" "ARAM" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_PSWD:ARAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_PSWD:ARAM\|altsyncram:altsyncram_component\"" {  } { { "RAM_PSWD.v" "altsyncram_component" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/RAM_PSWD.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_PSWD:ARAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_PSWD:ARAM\|altsyncram:altsyncram_component\"" {  } { { "RAM_PSWD.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/RAM_PSWD.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_PSWD:ARAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_PSWD:ARAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM_PSWD.hex " "Parameter \"init_file\" = \"RAM_PSWD.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""}  } { { "RAM_PSWD.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/RAM_PSWD.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680856927275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7sn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7sn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7sn1 " "Found entity 1: altsyncram_7sn1" {  } { { "db/altsyncram_7sn1.tdf" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/db/altsyncram_7sn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7sn1 RAM_PSWD:ARAM\|altsyncram:altsyncram_component\|altsyncram_7sn1:auto_generated " "Elaborating entity \"altsyncram_7sn1\" for hierarchy \"RAM_PSWD:ARAM\|altsyncram:altsyncram_component\|altsyncram_7sn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927311 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927360 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927360 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927360 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927360 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927361 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927361 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927361 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927361 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927362 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927362 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927362 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927362 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927362 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927363 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927363 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927363 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Lab4_ZHANG_David.v" "Mod0" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680856927688 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Lab4_ZHANG_David.v" "Div0" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680856927688 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1680856927688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927715 ""}  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680856927715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927775 ""}  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680856927775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927810 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1680856927907 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680856928090 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680856928278 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ADD_Demos/Lab4_ZHANG_David/syn/output_files/Lab4_ZHANG_David.map.smsg " "Generated suppressed messages file D:/ADD_Demos/Lab4_ZHANG_David/syn/output_files/Lab4_ZHANG_David.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856928317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680856928425 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856928425 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "378 " "Implemented 378 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680856928497 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680856928497 ""} { "Info" "ICUT_CUT_TM_LCELLS" "311 " "Implemented 311 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680856928497 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1680856928497 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680856928497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680856928532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 07 03:42:08 2023 " "Processing ended: Fri Apr 07 03:42:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680856928532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680856928532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680856928532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856928532 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1680856929627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680856929627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 07 03:42:09 2023 " "Processing started: Fri Apr 07 03:42:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680856929627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1680856929627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4_ZHANG_David -c Lab4_ZHANG_David " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4_ZHANG_David -c Lab4_ZHANG_David" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1680856929627 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1680856929692 ""}
{ "Info" "0" "" "Project  = Lab4_ZHANG_David" {  } {  } 0 0 "Project  = Lab4_ZHANG_David" 0 0 "Fitter" 0 0 1680856929693 ""}
{ "Info" "0" "" "Revision = Lab4_ZHANG_David" {  } {  } 0 0 "Revision = Lab4_ZHANG_David" 0 0 "Fitter" 0 0 1680856929693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1680856929817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1680856929817 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab4_ZHANG_David 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Lab4_ZHANG_David\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1680856929824 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1680856929858 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1680856929858 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1680856930077 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1680856930094 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1680856930183 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1680856930184 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1680856930188 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1680856933940 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 127 global CLKCTRL_G6 " "CLK~inputCLKENA0 with 127 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1680856934036 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1680856934036 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680856934037 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1680856934041 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1680856934042 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1680856934043 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1680856934044 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1680856934044 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1680856934044 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab4_ZHANG_David.sdc " "Synopsys Design Constraints File file not found: 'Lab4_ZHANG_David.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1680856934774 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1680856934774 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1680856934778 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1680856934778 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1680856934779 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1680856934784 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1680856934785 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1680856934785 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680856934841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1680856936783 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1680856937006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680856940798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1680856944310 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1680856945111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680856945111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1680856946253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "D:/ADD_Demos/Lab4_ZHANG_David/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1680856948048 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1680856948048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1680856948592 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1680856948592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680856948595 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1680856950037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1680856950051 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1680856950433 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1680856950434 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1680856950823 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680856953012 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ADD_Demos/Lab4_ZHANG_David/syn/output_files/Lab4_ZHANG_David.fit.smsg " "Generated suppressed messages file D:/ADD_Demos/Lab4_ZHANG_David/syn/output_files/Lab4_ZHANG_David.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1680856953263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6515 " "Peak virtual memory: 6515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680856953901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 07 03:42:33 2023 " "Processing ended: Fri Apr 07 03:42:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680856953901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680856953901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680856953901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1680856953901 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1680856954933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680856954933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 07 03:42:34 2023 " "Processing started: Fri Apr 07 03:42:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680856954933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1680856954933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab4_ZHANG_David -c Lab4_ZHANG_David " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab4_ZHANG_David -c Lab4_ZHANG_David" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1680856954933 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1680856955553 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1680856957708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680856959725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 07 03:42:39 2023 " "Processing ended: Fri Apr 07 03:42:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680856959725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680856959725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680856959725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1680856959725 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1680856960347 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1680856960797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680856960797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 07 03:42:40 2023 " "Processing started: Fri Apr 07 03:42:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680856960797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1680856960797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab4_ZHANG_David -c Lab4_ZHANG_David " "Command: quartus_sta Lab4_ZHANG_David -c Lab4_ZHANG_David" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1680856960797 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1680856960866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1680856961374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1680856961374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680856961407 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680856961407 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab4_ZHANG_David.sdc " "Synopsys Design Constraints File file not found: 'Lab4_ZHANG_David.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1680856961734 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1680856961734 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1680856961735 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680856961735 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1680856961737 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680856961737 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1680856961738 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1680856961750 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680856961862 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680856961862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.613 " "Worst-case setup slack is -7.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856961866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856961866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.613            -276.837 CLK  " "   -7.613            -276.837 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856961866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680856961866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.296 " "Worst-case hold slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856961872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856961872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 CLK  " "    0.296               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856961872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680856961872 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680856961877 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680856961881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856961886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856961886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -191.830 CLK  " "   -2.636            -191.830 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856961886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680856961886 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1680856961899 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1680856961929 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1680856962947 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680856963043 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680856963050 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680856963050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.283 " "Worst-case setup slack is -8.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856963055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856963055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.283            -279.118 CLK  " "   -8.283            -279.118 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856963055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680856963055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.277 " "Worst-case hold slack is 0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856963059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856963059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 CLK  " "    0.277               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856963059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680856963059 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680856963065 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680856963069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856963074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856963074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -194.198 CLK  " "   -2.636            -194.198 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856963074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680856963074 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1680856963087 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1680856963295 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1680856964189 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680856964264 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680856964266 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680856964266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.667 " "Worst-case setup slack is -2.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856964270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856964270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.667             -71.024 CLK  " "   -2.667             -71.024 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856964270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680856964270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856964276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856964276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 CLK  " "    0.149               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856964276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680856964276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680856964280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680856964284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856964288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856964288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -90.922 CLK  " "   -2.174             -90.922 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856964288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680856964288 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1680856964300 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680856964501 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680856964502 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680856964502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.496 " "Worst-case setup slack is -2.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856964507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856964507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.496             -57.822 CLK  " "   -2.496             -57.822 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856964507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680856964507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856964513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856964513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 CLK  " "    0.135               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856964513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680856964513 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680856964518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680856964523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856964527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856964527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -91.318 CLK  " "   -2.174             -91.318 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680856964527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680856964527 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1680856966256 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1680856966257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5127 " "Peak virtual memory: 5127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680856966335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 07 03:42:46 2023 " "Processing ended: Fri Apr 07 03:42:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680856966335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680856966335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680856966335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1680856966335 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 110 s " "Quartus Prime Full Compilation was successful. 0 errors, 110 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1680856967004 ""}
