/*
 * MIPI LCD Initialization Script
 *
 * Date          : 2019/11/11
 * Chip Type     : IT970
 * Resolution    : 480x800
 * Color format  : RGB888
 * LCD interface : 24-bits
 * Build version : LCD initial script editor Ver. 0.0.0.290
 * SHA1 hash     : 1de50c411f59385bc11f935bdc21dd6bb971a77f
 * 
 */

/* ************************************************* */
/*               Please don't remove!                */
/* ************************************************* */
/*@UEsDBBQAAAAIAItQa09SD7T40AUAABoTAAALAAAAc2V0dGluZy5pbmm1WN1um0oQvo/Ud+AyUbfN/gF2JS7Mn2PV8UE49TlHbWURh7RWHduyidq8VZ/hPNnZ3cEwgGkvjk4aMrMfHzOzy+zO0I/p2P/86mIaJdk23wSb3eqbx9iri2A8zrf5Iduk+RdBPdpCWAfhHURoZBrdhOvjfpO9jA55ZkxPo0UbSsfBbrM73L3sc88Mw2PRQu7yErrdPeQe177C/P75S+nkbldkm9L8ze4wf9mu7tZP+Qnxs9W3ZHdYfT0B8WG3LTCywBYWedvCom1h0bIwj6ZBeDP/un4sdEhmuKiGwdf13sxlcjd0qZ6PWvdUeSxyb0j/+dlA4s16781221yjifKbfcmrhx1lW1OT9fb2+YdakSP1iP7xKfEZ8TnxBfEl8W0ypmTMyJiTsSBjScY2SSlJGUk5SQVJJUlt8yTpmGQemYbB9D2ZLuZ/zwIyvQERRjP1h6qLqYurS6hLqstWl6MuV10DdQ01xxA1k2kq01ymyUyzmaYztycCDpPq+enQxW/oga+nE+Yq6eZ5Uay3Jm9eXXwMkg+fTf4lHyZx+y1NIwOjrSHEW1HTqww1qW+wyfaYHwqdPGFWZF5tpLENBK9vNDaDHNSmqvSu3D09ZdsHf10gMFTbYr57PqzyUyDlDRO0jsF/PqIwqsh4oJMUDD89eNfXyZtxphx8Onzarp4eLPqDMcu6vraC23Cpn3jH2JKqH0142LxYjOuRoXzP1oUePx31zdqCGDUtiNHScYjFHf7e2j1a6g0aY1mhuI6DnnPMc8JZlu4MA/Sa5XPD8vmSBkT/UiKE+kVPBD06sor5oCMPLnhwl8JGLBsxfGD4S+7WDNCBEcASBXTJUQSglwyYR6DmwVCMDDEEMMSSo8hBLxkSGLKfAWsaqDWNkZe4ZoQQaUiXIzlCkYwk0lFUIcQd8qVEMwO9ZkVgNaLLmDLKfBpbNKYDEUlpyYj6zGUjizOOnMRoCgzrfjvwM/oAvagIhYXsS4RTZJOhV8hGaBnRYkCcaHqwSSJ2ml5o0Yg6IrT/2/RCpONwHTQ9xLH/p+lxyG/um61PaRRb1jEvrL0+Xaz758fH/GC9WJ7FJb18yB+z503xTp1uV+c3W58exS23w+bBwYf10dNjCD+sdXWM6rOtrLFliUUQKrKAtjoMfJKeqcBwB9dgKJh/ppeL+RVJ55c3WoSXYXT125LZqGsty6oUj5PJH1KCsEE4IFwQAxBDI2wKgoHgIAQIsGLbv3Spai/r+YceU8VzugjnpnnUCqqSNntrGjQN1w0h9VgXZOdADgVLg83ukXJ5utEomw41r0vjjaIMUKOZ5Ce087ohCqi6rPJftoVCVp5xe8nrQFGDKGsUd4lOBZfNpiPsCkEdp6jA2mbtqNF4ctNpake489SsalwuS6cB1Whzd9QI3hwGTmbz79leL8scxiZZ7rL7TX5Kf41KI2YgEgEjEAmHEYiEwQhEQmFEe8yrPZD+NZnRNyBeG8FgxGDEYcT1SO3DNyDgnoB74rVJ2ttJMjEtn1a6y2LQ5qeHhro5pNEzR4YhqzNrqraDx62NEpdq+4fs6nS3XHTulsteY2jZp5GG0Z7itn61Gmx9Z5RQ/cLh0ZtOWwl4Y98MaM2HlLRlzQRkIGoOyvxhRcPfSjW1Tt2KiTeD5NXzaOPUvnGSV9OE5VDdquk/TxUBdWNDVGVRUzBAPZ7T7vFQJRz0VBhcpXGDgXXMcVEFdrCOqzryi/s+HINsxSqc/qonkD23uqcXyrY76yTPzxPPB8dN3fOxYt3h53HbbfoOcB/ut3vF8zYkikuiNcSdjo04sdP20eUzFG+IunuG9CHSbaQPsJ2e9eiLGduxUY7GPbnRmCOyH6Kcxp0djnno9Myd/To/yjlVH3nn+qvmXf2FXe/Q2xCqujkLT1+xMOy0A02QnQPhv5bAPtShanw6aevqBD6Pq7JuEKK+ZxL9Z0ZUQVCq/jtT57FGmdLIydZ8n6/W2SbIjubc/xdQSwECFAAUAAAACACLUGtPUg+0+NAFAAAaEwAACwAAAAAAAAAAACAgAAAAAAAAc2V0dGluZy5pbmlQSwUGAAAAAAEAAQA5AAAA+QUAAAAA@*/

/* ************************************************* */
/*     IT970, MIPI Interface mode, Clock Setting     */
/* ************************************************* */
// LP
WRITE(0xD8000048, 0x0002C804);    // KESCCLK
// HS
WRITE(0xD8000028, 0x002AC802);    // DCLK
WRITE(0xD800004C, 0xC002C802);    // KDSICLK
WRITE(0xD8000044, 0xC00AC881);    // KCLK

/* ************************************************* */
/*              PLL3 ck3_n1, 0xD8000000              */
/* ************************************************* */
WRITE(0xD8000120, 0x203A0E01);
WRITE(0xD8000124, 0x80000000);
WRITE(0xD8000124, 0xF3000000);
wait(220);                        // IDLE 220
WRITE(0xD8000124, 0x80000000);

// IO output mode
WRITE(0xD0000110, 0x0000000F);    // (0x0000000F DEFAULT VALUE)

/* ************************************************* */
/*     LCD Setting (CPUIF FOR DBI), 0xd000_0000      */
/* ************************************************* */
WRITE(0xD0000004, 0x0F7F0410);    // CPUIF

/* ************************************************* */
/*             Port Setting 0xD000_0000              */
/*    HS:9, HBP:9, HFP:42, VS:10, VBP:10, VFP:10     */
/* ************************************************* */
// MIPI enable
WRITE(0xD0000230, 0x00000016);    // [0]:MIPI enable,[1]:HsyncValue,[2]:VsyncValue,[3]:DEValue
wait(10);                         // 10 μs
WRITE(0xD0000230, 0x00000017);    // [0]:MIPI enable
wait(5);                          // 5 μs

/* ************************************************* */
/*                       MIPI                        */
/* ************************************************* */
WRITE(0xD800004C, 0x0002C002);    // MIPI controller normal
wait(1);
WRITE(0xD8000048, 0x8002C004);    // DPHY Enable
wait(100);
WRITE(0xD8000044, 0x400AC081);    // DPHY PORn rst normal
wait(75);
WRITE(0xD8000044, 0x000AC081);    // DPHY ResetN rst normal
wait(200);

/* ************************************************* */
/*          MIPI DPHY reg base: 0xDC100000           */
/* ************************************************* */
WRITE(0xDC100034, 0x00218464);    // lane swap default
WRITE(0xDC10001C, 0x540F5D80);    // pll frange[1:0]
WRITE(0xDC100020, 0x01408064);    // pll frange[2]
WRITE(0xDC10002C, 0x48040100);    // 
wait(150);

/* ************************************************* */
/*          MIPI reg base: 0xd0c00000 (LP)           */
/* ************************************************* */
// ----------LP----------- //
WRITE(0xD0C00004, 0x004F028F);    // $6[7]=BLLP, +$04[0]=EOTPGE
WRITE(0xD0C00010, 0x000F0000);
WRITE(0xD0C00014, 0x0000001B);
wait(10);
wait(150);
// -------MIPI End-------- //
wait(200000);

/* ************************************************* */
/*                   CPUIF Setting                   */
/* ************************************************* */
WRITE(0xD00000F4, 0x50413232);    // CSN,DCN,WRN,RDN
WRITE(0xD00000F8, 0x00000000);    // 8bit cmd, no sync data

/* ************************************************* */
/*                MIPI Panel initial                 */
/* ************************************************* */
WRITE(0xD00000F0, 0x00033000);    // Force CSN=1, DCN=1
wait(1);
wait(10000);                        // delay 10000μs

WRITE(0xD0000230, 0x10390017);    // ct=39
wait(1);
WRITE(0xD00000F0, 0x0002A0B9);    // cmd 0xB9
wait(1);
WRITE(0xD00000F0, 0x0002B0FF);    // data 0xFF
wait(1);
WRITE(0xD00000F0, 0x0002B083);    // data 0x83
wait(1);
WRITE(0xD00000F0, 0x0002B063);    // data 0x63
wait(1);
WRITE(0xD00000F0, 0x00033000);    // Force CSN=1, DCN=1
wait(1);

WRITE(0xD0000230, 0x10390017);    // ct=39
wait(1);
WRITE(0xD00000F0, 0x0002A0BA);    // cmd 0xBA
wait(1);
WRITE(0xD00000F0, 0x0002B080);    // data 0x80
wait(1);
WRITE(0xD00000F0, 0x0002B000);    // data 0x00
wait(1);
WRITE(0xD00000F0, 0x0002B010);    // data 0x10
wait(1);
WRITE(0xD00000F0, 0x0002B008);    // data 0x08
wait(1);
WRITE(0xD00000F0, 0x0002B008);    // data 0x08
wait(1);
WRITE(0xD00000F0, 0x0002B010);    // data 0x10
wait(1);
WRITE(0xD00000F0, 0x0002B07E);    // data 0x7E
wait(1);
WRITE(0xD00000F0, 0x0002B06E);    // data 0x6E
wait(1);
WRITE(0xD00000F0, 0x0002B06D);    // data 0x6D
wait(1);
WRITE(0xD00000F0, 0x0002B00A);    // data 0x0A
wait(1);
WRITE(0xD00000F0, 0x0002B001);    // data 0x01
wait(1);
WRITE(0xD00000F0, 0x0002B080);    // data 0x80
wait(1);
WRITE(0xD00000F0, 0x0002B043);    // data 0x43
wait(1);
WRITE(0xD00000F0, 0x00033000);    // Force CSN=1, DCN=1
wait(1);

WRITE(0xD0000230, 0x10150017);    // ct=15
wait(1);
WRITE(0xD00000F0, 0x0002A036);    // cmd 0x36
wait(1);
WRITE(0xD00000F0, 0x0002B000);    // data 0x00
wait(1);
WRITE(0xD00000F0, 0x00033000);    // Force CSN=1, DCN=1
wait(1);

WRITE(0xD0000230, 0x10150017);    // ct=15
wait(1);
WRITE(0xD00000F0, 0x0002A03A);    // cmd 0x3A
wait(1);
WRITE(0xD00000F0, 0x0002B070);    // data 0x70
wait(1);
WRITE(0xD00000F0, 0x00033000);    // Force CSN=1, DCN=1
wait(1);
wait(5500);                        // delay 5500μs

WRITE(0xD0000230, 0x10390017);    // ct=39
wait(1);
WRITE(0xD00000F0, 0x0002A0B4);    // cmd 0xB4
wait(1);
WRITE(0xD00000F0, 0x0002B000);    // data 0x00
wait(1);
WRITE(0xD00000F0, 0x0002B008);    // data 0x08
wait(1);
WRITE(0xD00000F0, 0x0002B06E);    // data 0x6E
wait(1);
WRITE(0xD00000F0, 0x0002B007);    // data 0x07
wait(1);
WRITE(0xD00000F0, 0x0002B001);    // data 0x01
wait(1);
WRITE(0xD00000F0, 0x0002B001);    // data 0x01
wait(1);
WRITE(0xD00000F0, 0x0002B062);    // data 0x62
wait(1);
WRITE(0xD00000F0, 0x0002B001);    // data 0x01
wait(1);
WRITE(0xD00000F0, 0x0002B057);    // data 0x57
wait(1);
WRITE(0xD00000F0, 0x00033000);    // Force CSN=1, DCN=1
wait(1);

WRITE(0xD0000230, 0x10150017);    // ct=15
wait(1);
WRITE(0xD00000F0, 0x0002A0CC);    // cmd 0xCC
wait(1);
WRITE(0xD00000F0, 0x0002B00B);    // data 0x0B
wait(1);
WRITE(0xD00000F0, 0x00033000);    // Force CSN=1, DCN=1
wait(1);

WRITE(0xD0000230, 0x10390017);    // ct=39
wait(1);
WRITE(0xD00000F0, 0x0002A0E0);    // cmd 0xE0
wait(1);
WRITE(0xD00000F0, 0x0002B001);    // data 0x01
wait(1);
WRITE(0xD00000F0, 0x0002B048);    // data 0x48
wait(1);
WRITE(0xD00000F0, 0x0002B04D);    // data 0x4D
wait(1);
WRITE(0xD00000F0, 0x0002B04E);    // data 0x4E
wait(1);
WRITE(0xD00000F0, 0x0002B058);    // data 0x58
wait(1);
WRITE(0xD00000F0, 0x0002B0F6);    // data 0xF6
wait(1);
WRITE(0xD00000F0, 0x0002B00B);    // data 0x0B
wait(1);
WRITE(0xD00000F0, 0x0002B04E);    // data 0x4E
wait(1);
WRITE(0xD00000F0, 0x0002B012);    // data 0x12
wait(1);
WRITE(0xD00000F0, 0x0002B0D5);    // data 0xD5
wait(1);
WRITE(0xD00000F0, 0x0002B015);    // data 0x15
wait(1);
WRITE(0xD00000F0, 0x0002B095);    // data 0x95
wait(1);
WRITE(0xD00000F0, 0x0002B055);    // data 0x55
wait(1);
WRITE(0xD00000F0, 0x0002B08E);    // data 0x8E
wait(1);
WRITE(0xD00000F0, 0x0002B011);    // data 0x11
wait(1);
WRITE(0xD00000F0, 0x0002B001);    // data 0x01
wait(1);
WRITE(0xD00000F0, 0x0002B048);    // data 0x48
wait(1);
WRITE(0xD00000F0, 0x0002B04D);    // data 0x4D
wait(1);
WRITE(0xD00000F0, 0x0002B055);    // data 0x55
wait(1);
WRITE(0xD00000F0, 0x0002B05F);    // data 0x5F
wait(1);
WRITE(0xD00000F0, 0x0002B0FD);    // data 0xFD
wait(1);
WRITE(0xD00000F0, 0x0002B00A);    // data 0x0A
wait(1);
WRITE(0xD00000F0, 0x0002B04E);    // data 0x4E
wait(1);
WRITE(0xD00000F0, 0x0002B051);    // data 0x51
wait(1);
WRITE(0xD00000F0, 0x0002B0D3);    // data 0xD3
wait(1);
WRITE(0xD00000F0, 0x0002B017);    // data 0x17
wait(1);
WRITE(0xD00000F0, 0x0002B095);    // data 0x95
wait(1);
WRITE(0xD00000F0, 0x0002B096);    // data 0x96
wait(1);
WRITE(0xD00000F0, 0x0002B04E);    // data 0x4E
wait(1);
WRITE(0xD00000F0, 0x0002B011);    // data 0x11
wait(1);
WRITE(0xD00000F0, 0x00033000);    // Force CSN=1, DCN=1
wait(1);
wait(5500);                        // delay 5500μs

WRITE(0xD0000230, 0x10050017);    // ct=15
wait(1);
WRITE(0xD00000F0, 0x0002A011);    // cmd 0x11
wait(1);
WRITE(0xD00000F0, 0x00033000);    // Force CSN=1, DCN=1
wait(1);
wait(120000);                        // delay 120000μs

WRITE(0xD0000230, 0x10050017);    // ct=15
wait(1);
WRITE(0xD00000F0, 0x0002A029);    // cmd 0x29
wait(1);
WRITE(0xD00000F0, 0x00033000);    // Force CSN=1, DCN=1
wait(1);
wait(120000);                        // delay 120000μs

/* ************************************************* */
/*         LCD Register Setting, 0xd000_0000         */
/* ************************************************* */
WRITE(0xD0000000, 0x40000070);    // DRAM mode, dclk, Falling latch
WRITE(0xD0000004, 0x0F7F3A60);    // SRC:RGB888, dst 24-bits
WRITE(0xD0000008, 0x01E00320);    // Layer1:W800xH480
WRITE(0xD000000C, 0x00000C80);    // pitch=800 X 4=3200
WRITE(0xD0000010, ${CFG_LCDA_ADDR});
WRITE(0xD0000014, ${CFG_LCDA_ADDR});
WRITE(0xD0000018, ${CFG_LCDA_ADDR});

/* ************************************************* */
/*                  Test Color Mode                  */
/* ************************************************* */
WRITE(0xD0000020, 0x800000FF);    // test color mode=0, None

/* ************************************************* */
/*                    CTG Setting                    */
/* ************************************************* */
WRITE(0xD0000070, 0x00010300);    // ctg_reset_on
wait(1);                          // 1 μs
WRITE(0xD0000070, 0x00000300);    // ctg_reset_off

WRITE(0xD0000070, 0x00000307);    // enable ctg 0 1 2
WRITE(0xD0000074, 0x033E021C);    // htotal=0x021C, vtotal=0x033E

//CTG0 (Hsync)
WRITE(0xD0000078, 0x2001021C);    // set0,p1, line x=htotal,        y=1
WRITE(0xD000007C, 0x10010009);    // set1,p2       x=HOR.SYNC TIME, y=1
WRITE(0xD0000080, 0x00000000);    // set1,p3(0x0,0)
WRITE(0xD0000084, 0x00000000);    // set0,p4(0x0,0)

//CTG1 (Vsync)
WRITE(0xD0000088, 0x6001021C);    // set0,p1 ,frame  x=htotal, y=1
WRITE(0xD000008C, 0x100B021C);    // set1,p2         x=htotal, y=VER.SYNC TIME+1
WRITE(0xD0000090, 0x00000000);    // set1,p3(0x0,0)
WRITE(0xD0000094, 0x00000000);    // set0,p4(0x0,0)

//CTG2 (DE)
WRITE(0xD0000098, 0x10160012);    // set1,p1, line
WRITE(0xD000009C, 0x233601F2);    // set0,p2 x=HOR.SYNC TIME+HBP+Hor. display area y=(VER.SYNC TIME+1)+VBP+1+Ver. display area
WRITE(0xD00000A0, 0x10160012);    // set1,p3
WRITE(0xD00000A4, 0x233601F2);    // set0,p4

/* ************************************************* */
/*         MIPI reg base: 0xd0c00000   (HS)          */
/* ************************************************* */
//----------HS-----------//
WRITE(0xD0C00004, 0x0043028E);    // 0x6[7]=BLLP, +0x04[0]=EOTPGE
WRITE(0xD0C00008, 0x00640064);
WRITE(0xD0C00010, 0x000F0000);
WRITE(0xD0C00014, 0x0000003E);    // RGB666(0x1E),RGB888(0x3E)
WRITE(0xD0C00018, 0x0024100E);    // +0x18[5:0]=CLWR
WRITE(0xD0C0001C, 0x00000000);    // 24-bits pixel
WRITE(0xD0C00020, 0x000001E0);    // HACT=480(0x01E0)
WRITE(0xD0C00028, 0x000005A0);    // 480*3(0x05A0)
// Write d0c0003c 000000ff f
WRITE(0xD0C00048, 0x00000005);    // +0x48[6]=HSE Pkt
// Write d0c00050 000006a0 f
WRITE(0xD0C00054, 0x00000000);    // HSS(4)+HSA*3+HSE(4)+HBP*3+4+HACT*3+2+HFP*3
WRITE(0xD0C00058, 0x00000010);
WRITE(0xD0C00080, 0x000A000A);    // VBP=10(0x0A), VSA=10(0x0A)
WRITE(0xD0C00084, 0x0320000A);    // VACT=800(0x320), VFP=10(0x0A)
WRITE(0xD0C00088, 0x02400000);    // HBP=9*3(0x001B), HSA=9*3(0x1B)
WRITE(0xD0C0008C, 0x00000000);    // HFP=42*3(0x007E)

WRITE(0xD0C00050, 0x00000000);    // pixel fifo threshold

wait(10);
wait(150);

// -------MIPI End-------- //

/* ************************************************* */
/*                    Enable LCD                     */
/* ************************************************* */
WRITE(0xD000001C, 0x00000001);    // SyncEn
wait(1);                          // 1 μs
WRITE(0xD000001C, 0x00000003);    // SyncEn DisplayEn
