/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_bvnm_intr2_1.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 12/7/11 1:55p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Dec  6 18:45:27 2011
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/a0/bchp_bvnm_intr2_1.h $
 * 
 * Hydra_Software_Devel/2   12/7/11 1:55p mward
 * SW7435-3: Synced up with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_BVNM_INTR2_1_H__
#define BCHP_BVNM_INTR2_1_H__

/***************************************************************************
 *BVNM_INTR2_1 - BVN Middle Interrupt Controller 1 (BVN Errors INTR to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNM_INTR2_1_R5F_STATUS             0x00627100 /* R5f interrupt Status Register */
#define BCHP_BVNM_INTR2_1_R5F_SET                0x00627104 /* R5f interrupt Set Register */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR              0x00627108 /* R5f interrupt Clear Register */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS        0x0062710c /* R5f interrupt Mask Status Register */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET           0x00627110 /* R5f interrupt Mask Set Register */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR         0x00627114 /* R5f interrupt Mask Clear Register */
#define BCHP_BVNM_INTR2_1_PCI_STATUS             0x00627118 /* PCI interrupt Status Register */
#define BCHP_BVNM_INTR2_1_PCI_SET                0x0062711c /* PCI interrupt Set Register */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR              0x00627120 /* PCI interrupt Clear Register */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS        0x00627124 /* PCI interrupt Mask Status Register */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET           0x00627128 /* PCI interrupt Mask Set Register */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR         0x0062712c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_STATUS :: MDI_4_BVB_IN_INTR [31:31] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_4_BVB_IN_INTR_MASK        0x80000000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_4_BVB_IN_INTR_SHIFT       31
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_4_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: MDI_4_IT_READY_INTR [30:30] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_4_IT_READY_INTR_MASK      0x40000000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_4_IT_READY_INTR_SHIFT     30
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_4_IT_READY_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: HSCL_4_INTR [29:29] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_HSCL_4_INTR_MASK              0x20000000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_HSCL_4_INTR_SHIFT             29
#define BCHP_BVNM_INTR2_1_R5F_STATUS_HSCL_4_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: MVP_TOP_4_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MVP_TOP_4_INTR_MASK           0x10000000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MVP_TOP_4_INTR_SHIFT          28
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MVP_TOP_4_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: MDI_3_BVB_IN_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_3_BVB_IN_INTR_MASK        0x08000000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_3_BVB_IN_INTR_SHIFT       27
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_3_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: MDI_3_IT_READY_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_3_IT_READY_INTR_MASK      0x04000000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_3_IT_READY_INTR_SHIFT     26
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_3_IT_READY_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: HSCL_3_INTR [25:25] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_HSCL_3_INTR_MASK              0x02000000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_HSCL_3_INTR_SHIFT             25
#define BCHP_BVNM_INTR2_1_R5F_STATUS_HSCL_3_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: MVP_TOP_3_INTR [24:24] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MVP_TOP_3_INTR_MASK           0x01000000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MVP_TOP_3_INTR_SHIFT          24
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MVP_TOP_3_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: MDI_2_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_2_BVB_IN_INTR_MASK        0x00800000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_2_BVB_IN_INTR_SHIFT       23
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_2_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: MDI_2_IT_READY_INTR [22:22] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_2_IT_READY_INTR_MASK      0x00400000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_2_IT_READY_INTR_SHIFT     22
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_2_IT_READY_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: HSCL_2_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_HSCL_2_INTR_MASK              0x00200000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_HSCL_2_INTR_SHIFT             21
#define BCHP_BVNM_INTR2_1_R5F_STATUS_HSCL_2_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: MVP_TOP_2_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MVP_TOP_2_INTR_MASK           0x00100000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MVP_TOP_2_INTR_SHIFT          20
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MVP_TOP_2_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: reserved0 [19:19] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved0_MASK                0x00080000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved0_SHIFT               19

/* BVNM_INTR2_1 :: R5F_STATUS :: DNR_3_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_DNR_3_ERR_INTR_MASK           0x00040000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_DNR_3_ERR_INTR_SHIFT          18
#define BCHP_BVNM_INTR2_1_R5F_STATUS_DNR_3_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_DNR_2_ERR_INTR_MASK           0x00020000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_DNR_2_ERR_INTR_SHIFT          17
#define BCHP_BVNM_INTR2_1_R5F_STATUS_DNR_2_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: reserved1 [16:09] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved1_MASK                0x0001fe00
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved1_SHIFT               9

/* BVNM_INTR2_1 :: R5F_STATUS :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_RIGHT_INTR_MASK        0x00000100
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_RIGHT_INTR_SHIFT       8
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_RIGHT_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_LEFT_INTR_MASK         0x00000080
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_LEFT_INTR_SHIFT        7
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_LEFT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_BOTTOM_INTR_MASK       0x00000040
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_BOTTOM_INTR_SHIFT      6
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_BOTTOM_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_TOP_INTR_MASK          0x00000020
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_TOP_INTR_SHIFT         5
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_TOP_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: SCL_5_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_SCL_5_ERR_INTR_MASK           0x00000010
#define BCHP_BVNM_INTR2_1_R5F_STATUS_SCL_5_ERR_INTR_SHIFT          4
#define BCHP_BVNM_INTR2_1_R5F_STATUS_SCL_5_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: reserved2 [03:00] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved2_MASK                0x0000000f
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved2_SHIFT               0

/***************************************************************************
 *R5F_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_SET :: MDI_4_BVB_IN_INTR [31:31] */
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_4_BVB_IN_INTR_MASK           0x80000000
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_4_BVB_IN_INTR_SHIFT          31
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_4_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: MDI_4_IT_READY_INTR [30:30] */
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_4_IT_READY_INTR_MASK         0x40000000
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_4_IT_READY_INTR_SHIFT        30
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_4_IT_READY_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: HSCL_4_INTR [29:29] */
#define BCHP_BVNM_INTR2_1_R5F_SET_HSCL_4_INTR_MASK                 0x20000000
#define BCHP_BVNM_INTR2_1_R5F_SET_HSCL_4_INTR_SHIFT                29
#define BCHP_BVNM_INTR2_1_R5F_SET_HSCL_4_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: MVP_TOP_4_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_R5F_SET_MVP_TOP_4_INTR_MASK              0x10000000
#define BCHP_BVNM_INTR2_1_R5F_SET_MVP_TOP_4_INTR_SHIFT             28
#define BCHP_BVNM_INTR2_1_R5F_SET_MVP_TOP_4_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: MDI_3_BVB_IN_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_3_BVB_IN_INTR_MASK           0x08000000
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_3_BVB_IN_INTR_SHIFT          27
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_3_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: MDI_3_IT_READY_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_3_IT_READY_INTR_MASK         0x04000000
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_3_IT_READY_INTR_SHIFT        26
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_3_IT_READY_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: HSCL_3_INTR [25:25] */
#define BCHP_BVNM_INTR2_1_R5F_SET_HSCL_3_INTR_MASK                 0x02000000
#define BCHP_BVNM_INTR2_1_R5F_SET_HSCL_3_INTR_SHIFT                25
#define BCHP_BVNM_INTR2_1_R5F_SET_HSCL_3_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: MVP_TOP_3_INTR [24:24] */
#define BCHP_BVNM_INTR2_1_R5F_SET_MVP_TOP_3_INTR_MASK              0x01000000
#define BCHP_BVNM_INTR2_1_R5F_SET_MVP_TOP_3_INTR_SHIFT             24
#define BCHP_BVNM_INTR2_1_R5F_SET_MVP_TOP_3_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: MDI_2_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_2_BVB_IN_INTR_MASK           0x00800000
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_2_BVB_IN_INTR_SHIFT          23
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_2_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: MDI_2_IT_READY_INTR [22:22] */
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_2_IT_READY_INTR_MASK         0x00400000
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_2_IT_READY_INTR_SHIFT        22
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_2_IT_READY_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: HSCL_2_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_R5F_SET_HSCL_2_INTR_MASK                 0x00200000
#define BCHP_BVNM_INTR2_1_R5F_SET_HSCL_2_INTR_SHIFT                21
#define BCHP_BVNM_INTR2_1_R5F_SET_HSCL_2_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: MVP_TOP_2_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_R5F_SET_MVP_TOP_2_INTR_MASK              0x00100000
#define BCHP_BVNM_INTR2_1_R5F_SET_MVP_TOP_2_INTR_SHIFT             20
#define BCHP_BVNM_INTR2_1_R5F_SET_MVP_TOP_2_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: reserved0 [19:19] */
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved0_MASK                   0x00080000
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved0_SHIFT                  19

/* BVNM_INTR2_1 :: R5F_SET :: DNR_3_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_1_R5F_SET_DNR_3_ERR_INTR_MASK              0x00040000
#define BCHP_BVNM_INTR2_1_R5F_SET_DNR_3_ERR_INTR_SHIFT             18
#define BCHP_BVNM_INTR2_1_R5F_SET_DNR_3_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_SET_DNR_2_ERR_INTR_MASK              0x00020000
#define BCHP_BVNM_INTR2_1_R5F_SET_DNR_2_ERR_INTR_SHIFT             17
#define BCHP_BVNM_INTR2_1_R5F_SET_DNR_2_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: reserved1 [16:09] */
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved1_MASK                   0x0001fe00
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved1_SHIFT                  9

/* BVNM_INTR2_1 :: R5F_SET :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_RIGHT_INTR_MASK           0x00000100
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_RIGHT_INTR_SHIFT          8
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_RIGHT_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_LEFT_INTR_MASK            0x00000080
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_LEFT_INTR_SHIFT           7
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_LEFT_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_BOTTOM_INTR_MASK          0x00000040
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_BOTTOM_INTR_SHIFT         6
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_BOTTOM_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_TOP_INTR_MASK             0x00000020
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_TOP_INTR_SHIFT            5
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_TOP_INTR_DEFAULT          0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: SCL_5_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_1_R5F_SET_SCL_5_ERR_INTR_MASK              0x00000010
#define BCHP_BVNM_INTR2_1_R5F_SET_SCL_5_ERR_INTR_SHIFT             4
#define BCHP_BVNM_INTR2_1_R5F_SET_SCL_5_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: reserved2 [03:00] */
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved2_MASK                   0x0000000f
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved2_SHIFT                  0

/***************************************************************************
 *R5F_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_CLEAR :: MDI_4_BVB_IN_INTR [31:31] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_4_BVB_IN_INTR_MASK         0x80000000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_4_BVB_IN_INTR_SHIFT        31
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_4_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: MDI_4_IT_READY_INTR [30:30] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_4_IT_READY_INTR_MASK       0x40000000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_4_IT_READY_INTR_SHIFT      30
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_4_IT_READY_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: HSCL_4_INTR [29:29] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_HSCL_4_INTR_MASK               0x20000000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_HSCL_4_INTR_SHIFT              29
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_HSCL_4_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: MVP_TOP_4_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MVP_TOP_4_INTR_MASK            0x10000000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MVP_TOP_4_INTR_SHIFT           28
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MVP_TOP_4_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: MDI_3_BVB_IN_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_3_BVB_IN_INTR_MASK         0x08000000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_3_BVB_IN_INTR_SHIFT        27
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_3_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: MDI_3_IT_READY_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_3_IT_READY_INTR_MASK       0x04000000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_3_IT_READY_INTR_SHIFT      26
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_3_IT_READY_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: HSCL_3_INTR [25:25] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_HSCL_3_INTR_MASK               0x02000000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_HSCL_3_INTR_SHIFT              25
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_HSCL_3_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: MVP_TOP_3_INTR [24:24] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MVP_TOP_3_INTR_MASK            0x01000000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MVP_TOP_3_INTR_SHIFT           24
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MVP_TOP_3_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: MDI_2_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_2_BVB_IN_INTR_MASK         0x00800000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_2_BVB_IN_INTR_SHIFT        23
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_2_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: MDI_2_IT_READY_INTR [22:22] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_2_IT_READY_INTR_MASK       0x00400000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_2_IT_READY_INTR_SHIFT      22
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_2_IT_READY_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: HSCL_2_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_HSCL_2_INTR_MASK               0x00200000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_HSCL_2_INTR_SHIFT              21
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_HSCL_2_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: MVP_TOP_2_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MVP_TOP_2_INTR_MASK            0x00100000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MVP_TOP_2_INTR_SHIFT           20
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MVP_TOP_2_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: reserved0 [19:19] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved0_MASK                 0x00080000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved0_SHIFT                19

/* BVNM_INTR2_1 :: R5F_CLEAR :: DNR_3_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_DNR_3_ERR_INTR_MASK            0x00040000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_DNR_3_ERR_INTR_SHIFT           18
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_DNR_3_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_DNR_2_ERR_INTR_MASK            0x00020000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_DNR_2_ERR_INTR_SHIFT           17
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_DNR_2_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: reserved1 [16:09] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved1_MASK                 0x0001fe00
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved1_SHIFT                9

/* BVNM_INTR2_1 :: R5F_CLEAR :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_RIGHT_INTR_MASK         0x00000100
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_RIGHT_INTR_SHIFT        8
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_RIGHT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_LEFT_INTR_MASK          0x00000080
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_LEFT_INTR_SHIFT         7
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_LEFT_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_BOTTOM_INTR_MASK        0x00000040
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_BOTTOM_INTR_SHIFT       6
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_BOTTOM_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_TOP_INTR_MASK           0x00000020
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_TOP_INTR_SHIFT          5
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_TOP_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: SCL_5_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_SCL_5_ERR_INTR_MASK            0x00000010
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_SCL_5_ERR_INTR_SHIFT           4
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_SCL_5_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: reserved2 [03:00] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved2_MASK                 0x0000000f
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved2_SHIFT                0

/***************************************************************************
 *R5F_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: MDI_4_BVB_IN_INTR [31:31] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_4_BVB_IN_INTR_MASK   0x80000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_4_BVB_IN_INTR_SHIFT  31
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_4_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: MDI_4_IT_READY_INTR [30:30] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_4_IT_READY_INTR_MASK 0x40000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_4_IT_READY_INTR_SHIFT 30
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_4_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: HSCL_4_INTR [29:29] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_HSCL_4_INTR_MASK         0x20000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_HSCL_4_INTR_SHIFT        29
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_HSCL_4_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: MVP_TOP_4_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MVP_TOP_4_INTR_MASK      0x10000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MVP_TOP_4_INTR_SHIFT     28
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MVP_TOP_4_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: MDI_3_BVB_IN_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_3_BVB_IN_INTR_MASK   0x08000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_3_BVB_IN_INTR_SHIFT  27
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_3_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: MDI_3_IT_READY_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_3_IT_READY_INTR_MASK 0x04000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_3_IT_READY_INTR_SHIFT 26
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_3_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: HSCL_3_INTR [25:25] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_HSCL_3_INTR_MASK         0x02000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_HSCL_3_INTR_SHIFT        25
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_HSCL_3_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: MVP_TOP_3_INTR [24:24] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MVP_TOP_3_INTR_MASK      0x01000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MVP_TOP_3_INTR_SHIFT     24
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MVP_TOP_3_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: MDI_2_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_2_BVB_IN_INTR_MASK   0x00800000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_2_BVB_IN_INTR_SHIFT  23
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_2_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: MDI_2_IT_READY_INTR [22:22] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_2_IT_READY_INTR_MASK 0x00400000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_2_IT_READY_INTR_SHIFT 22
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_2_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: HSCL_2_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_HSCL_2_INTR_MASK         0x00200000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_HSCL_2_INTR_SHIFT        21
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_HSCL_2_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: MVP_TOP_2_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MVP_TOP_2_INTR_MASK      0x00100000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MVP_TOP_2_INTR_SHIFT     20
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MVP_TOP_2_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: reserved0 [19:19] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved0_MASK           0x00080000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved0_SHIFT          19

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: DNR_3_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_DNR_3_ERR_INTR_MASK      0x00040000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_DNR_3_ERR_INTR_SHIFT     18
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_DNR_3_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_DNR_2_ERR_INTR_MASK      0x00020000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_DNR_2_ERR_INTR_SHIFT     17
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_DNR_2_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: reserved1 [16:09] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved1_MASK           0x0001fe00
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved1_SHIFT          9

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_RIGHT_INTR_MASK   0x00000100
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_RIGHT_INTR_SHIFT  8
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_LEFT_INTR_MASK    0x00000080
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_LEFT_INTR_SHIFT   7
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_LEFT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_BOTTOM_INTR_MASK  0x00000040
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_BOTTOM_INTR_SHIFT 6
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_TOP_INTR_MASK     0x00000020
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_TOP_INTR_SHIFT    5
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_TOP_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: SCL_5_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_SCL_5_ERR_INTR_MASK      0x00000010
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_SCL_5_ERR_INTR_SHIFT     4
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_SCL_5_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: reserved2 [03:00] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved2_MASK           0x0000000f
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved2_SHIFT          0

/***************************************************************************
 *R5F_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_MASK_SET :: MDI_4_BVB_IN_INTR [31:31] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_4_BVB_IN_INTR_MASK      0x80000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_4_BVB_IN_INTR_SHIFT     31
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_4_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: MDI_4_IT_READY_INTR [30:30] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_4_IT_READY_INTR_MASK    0x40000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_4_IT_READY_INTR_SHIFT   30
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_4_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: HSCL_4_INTR [29:29] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_HSCL_4_INTR_MASK            0x20000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_HSCL_4_INTR_SHIFT           29
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_HSCL_4_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: MVP_TOP_4_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MVP_TOP_4_INTR_MASK         0x10000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MVP_TOP_4_INTR_SHIFT        28
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MVP_TOP_4_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: R5F_MASK_SET :: MDI_3_BVB_IN_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_3_BVB_IN_INTR_MASK      0x08000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_3_BVB_IN_INTR_SHIFT     27
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_3_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: MDI_3_IT_READY_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_3_IT_READY_INTR_MASK    0x04000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_3_IT_READY_INTR_SHIFT   26
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_3_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: HSCL_3_INTR [25:25] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_HSCL_3_INTR_MASK            0x02000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_HSCL_3_INTR_SHIFT           25
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_HSCL_3_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: MVP_TOP_3_INTR [24:24] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MVP_TOP_3_INTR_MASK         0x01000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MVP_TOP_3_INTR_SHIFT        24
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MVP_TOP_3_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: R5F_MASK_SET :: MDI_2_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_2_BVB_IN_INTR_MASK      0x00800000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_2_BVB_IN_INTR_SHIFT     23
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_2_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: MDI_2_IT_READY_INTR [22:22] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_2_IT_READY_INTR_MASK    0x00400000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_2_IT_READY_INTR_SHIFT   22
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_2_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: HSCL_2_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_HSCL_2_INTR_MASK            0x00200000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_HSCL_2_INTR_SHIFT           21
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_HSCL_2_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: MVP_TOP_2_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MVP_TOP_2_INTR_MASK         0x00100000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MVP_TOP_2_INTR_SHIFT        20
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MVP_TOP_2_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: R5F_MASK_SET :: reserved0 [19:19] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved0_MASK              0x00080000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved0_SHIFT             19

/* BVNM_INTR2_1 :: R5F_MASK_SET :: DNR_3_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_DNR_3_ERR_INTR_MASK         0x00040000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_DNR_3_ERR_INTR_SHIFT        18
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_DNR_3_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_DNR_2_ERR_INTR_MASK         0x00020000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_DNR_2_ERR_INTR_SHIFT        17
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_DNR_2_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: reserved1 [16:09] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved1_MASK              0x0001fe00
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved1_SHIFT             9

/* BVNM_INTR2_1 :: R5F_MASK_SET :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_RIGHT_INTR_MASK      0x00000100
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_RIGHT_INTR_SHIFT     8
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_RIGHT_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_LEFT_INTR_MASK       0x00000080
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_LEFT_INTR_SHIFT      7
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_LEFT_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_BOTTOM_INTR_MASK     0x00000040
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_BOTTOM_INTR_SHIFT    6
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_BOTTOM_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_TOP_INTR_MASK        0x00000020
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_TOP_INTR_SHIFT       5
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_TOP_INTR_DEFAULT     0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: SCL_5_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_SCL_5_ERR_INTR_MASK         0x00000010
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_SCL_5_ERR_INTR_SHIFT        4
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_SCL_5_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: reserved2 [03:00] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved2_MASK              0x0000000f
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved2_SHIFT             0

/***************************************************************************
 *R5F_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: MDI_4_BVB_IN_INTR [31:31] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_4_BVB_IN_INTR_MASK    0x80000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_4_BVB_IN_INTR_SHIFT   31
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_4_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: MDI_4_IT_READY_INTR [30:30] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_4_IT_READY_INTR_MASK  0x40000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_4_IT_READY_INTR_SHIFT 30
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_4_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: HSCL_4_INTR [29:29] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_HSCL_4_INTR_MASK          0x20000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_HSCL_4_INTR_SHIFT         29
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_HSCL_4_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: MVP_TOP_4_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MVP_TOP_4_INTR_MASK       0x10000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MVP_TOP_4_INTR_SHIFT      28
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MVP_TOP_4_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: MDI_3_BVB_IN_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_3_BVB_IN_INTR_MASK    0x08000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_3_BVB_IN_INTR_SHIFT   27
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_3_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: MDI_3_IT_READY_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_3_IT_READY_INTR_MASK  0x04000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_3_IT_READY_INTR_SHIFT 26
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_3_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: HSCL_3_INTR [25:25] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_HSCL_3_INTR_MASK          0x02000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_HSCL_3_INTR_SHIFT         25
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_HSCL_3_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: MVP_TOP_3_INTR [24:24] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MVP_TOP_3_INTR_MASK       0x01000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MVP_TOP_3_INTR_SHIFT      24
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MVP_TOP_3_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: MDI_2_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_2_BVB_IN_INTR_MASK    0x00800000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_2_BVB_IN_INTR_SHIFT   23
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_2_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: MDI_2_IT_READY_INTR [22:22] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_2_IT_READY_INTR_MASK  0x00400000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_2_IT_READY_INTR_SHIFT 22
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_2_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: HSCL_2_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_HSCL_2_INTR_MASK          0x00200000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_HSCL_2_INTR_SHIFT         21
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_HSCL_2_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: MVP_TOP_2_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MVP_TOP_2_INTR_MASK       0x00100000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MVP_TOP_2_INTR_SHIFT      20
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MVP_TOP_2_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: reserved0 [19:19] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved0_MASK            0x00080000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved0_SHIFT           19

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: DNR_3_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_DNR_3_ERR_INTR_MASK       0x00040000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_DNR_3_ERR_INTR_SHIFT      18
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_DNR_3_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_DNR_2_ERR_INTR_MASK       0x00020000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_DNR_2_ERR_INTR_SHIFT      17
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_DNR_2_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: reserved1 [16:09] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved1_MASK            0x0001fe00
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved1_SHIFT           9

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_RIGHT_INTR_MASK    0x00000100
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_RIGHT_INTR_SHIFT   8
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_LEFT_INTR_MASK     0x00000080
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_LEFT_INTR_SHIFT    7
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_LEFT_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_BOTTOM_INTR_MASK   0x00000040
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_BOTTOM_INTR_SHIFT  6
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_TOP_INTR_MASK      0x00000020
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_TOP_INTR_SHIFT     5
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_TOP_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: SCL_5_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_SCL_5_ERR_INTR_MASK       0x00000010
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_SCL_5_ERR_INTR_SHIFT      4
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_SCL_5_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: reserved2 [03:00] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved2_MASK            0x0000000f
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved2_SHIFT           0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_STATUS :: MDI_4_BVB_IN_INTR [31:31] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_4_BVB_IN_INTR_MASK        0x80000000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_4_BVB_IN_INTR_SHIFT       31
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_4_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: MDI_4_IT_READY_INTR [30:30] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_4_IT_READY_INTR_MASK      0x40000000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_4_IT_READY_INTR_SHIFT     30
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_4_IT_READY_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: HSCL_4_INTR [29:29] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_HSCL_4_INTR_MASK              0x20000000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_HSCL_4_INTR_SHIFT             29
#define BCHP_BVNM_INTR2_1_PCI_STATUS_HSCL_4_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: MVP_TOP_4_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MVP_TOP_4_INTR_MASK           0x10000000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MVP_TOP_4_INTR_SHIFT          28
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MVP_TOP_4_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: MDI_3_BVB_IN_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_3_BVB_IN_INTR_MASK        0x08000000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_3_BVB_IN_INTR_SHIFT       27
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_3_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: MDI_3_IT_READY_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_3_IT_READY_INTR_MASK      0x04000000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_3_IT_READY_INTR_SHIFT     26
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_3_IT_READY_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: HSCL_3_INTR [25:25] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_HSCL_3_INTR_MASK              0x02000000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_HSCL_3_INTR_SHIFT             25
#define BCHP_BVNM_INTR2_1_PCI_STATUS_HSCL_3_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: MVP_TOP_3_INTR [24:24] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MVP_TOP_3_INTR_MASK           0x01000000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MVP_TOP_3_INTR_SHIFT          24
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MVP_TOP_3_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: MDI_2_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_2_BVB_IN_INTR_MASK        0x00800000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_2_BVB_IN_INTR_SHIFT       23
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_2_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: MDI_2_IT_READY_INTR [22:22] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_2_IT_READY_INTR_MASK      0x00400000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_2_IT_READY_INTR_SHIFT     22
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_2_IT_READY_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: HSCL_2_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_HSCL_2_INTR_MASK              0x00200000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_HSCL_2_INTR_SHIFT             21
#define BCHP_BVNM_INTR2_1_PCI_STATUS_HSCL_2_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: MVP_TOP_2_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MVP_TOP_2_INTR_MASK           0x00100000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MVP_TOP_2_INTR_SHIFT          20
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MVP_TOP_2_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: reserved0 [19:19] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved0_MASK                0x00080000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved0_SHIFT               19

/* BVNM_INTR2_1 :: PCI_STATUS :: DNR_3_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_DNR_3_ERR_INTR_MASK           0x00040000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_DNR_3_ERR_INTR_SHIFT          18
#define BCHP_BVNM_INTR2_1_PCI_STATUS_DNR_3_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_DNR_2_ERR_INTR_MASK           0x00020000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_DNR_2_ERR_INTR_SHIFT          17
#define BCHP_BVNM_INTR2_1_PCI_STATUS_DNR_2_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: reserved1 [16:09] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved1_MASK                0x0001fe00
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved1_SHIFT               9

/* BVNM_INTR2_1 :: PCI_STATUS :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_RIGHT_INTR_MASK        0x00000100
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_RIGHT_INTR_SHIFT       8
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_RIGHT_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_LEFT_INTR_MASK         0x00000080
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_LEFT_INTR_SHIFT        7
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_LEFT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_BOTTOM_INTR_MASK       0x00000040
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_BOTTOM_INTR_SHIFT      6
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_BOTTOM_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_TOP_INTR_MASK          0x00000020
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_TOP_INTR_SHIFT         5
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_TOP_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: SCL_5_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_SCL_5_ERR_INTR_MASK           0x00000010
#define BCHP_BVNM_INTR2_1_PCI_STATUS_SCL_5_ERR_INTR_SHIFT          4
#define BCHP_BVNM_INTR2_1_PCI_STATUS_SCL_5_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: reserved2 [03:00] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved2_MASK                0x0000000f
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved2_SHIFT               0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_SET :: MDI_4_BVB_IN_INTR [31:31] */
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_4_BVB_IN_INTR_MASK           0x80000000
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_4_BVB_IN_INTR_SHIFT          31
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_4_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: MDI_4_IT_READY_INTR [30:30] */
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_4_IT_READY_INTR_MASK         0x40000000
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_4_IT_READY_INTR_SHIFT        30
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_4_IT_READY_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: HSCL_4_INTR [29:29] */
#define BCHP_BVNM_INTR2_1_PCI_SET_HSCL_4_INTR_MASK                 0x20000000
#define BCHP_BVNM_INTR2_1_PCI_SET_HSCL_4_INTR_SHIFT                29
#define BCHP_BVNM_INTR2_1_PCI_SET_HSCL_4_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: MVP_TOP_4_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_PCI_SET_MVP_TOP_4_INTR_MASK              0x10000000
#define BCHP_BVNM_INTR2_1_PCI_SET_MVP_TOP_4_INTR_SHIFT             28
#define BCHP_BVNM_INTR2_1_PCI_SET_MVP_TOP_4_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: MDI_3_BVB_IN_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_3_BVB_IN_INTR_MASK           0x08000000
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_3_BVB_IN_INTR_SHIFT          27
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_3_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: MDI_3_IT_READY_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_3_IT_READY_INTR_MASK         0x04000000
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_3_IT_READY_INTR_SHIFT        26
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_3_IT_READY_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: HSCL_3_INTR [25:25] */
#define BCHP_BVNM_INTR2_1_PCI_SET_HSCL_3_INTR_MASK                 0x02000000
#define BCHP_BVNM_INTR2_1_PCI_SET_HSCL_3_INTR_SHIFT                25
#define BCHP_BVNM_INTR2_1_PCI_SET_HSCL_3_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: MVP_TOP_3_INTR [24:24] */
#define BCHP_BVNM_INTR2_1_PCI_SET_MVP_TOP_3_INTR_MASK              0x01000000
#define BCHP_BVNM_INTR2_1_PCI_SET_MVP_TOP_3_INTR_SHIFT             24
#define BCHP_BVNM_INTR2_1_PCI_SET_MVP_TOP_3_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: MDI_2_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_2_BVB_IN_INTR_MASK           0x00800000
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_2_BVB_IN_INTR_SHIFT          23
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_2_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: MDI_2_IT_READY_INTR [22:22] */
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_2_IT_READY_INTR_MASK         0x00400000
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_2_IT_READY_INTR_SHIFT        22
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_2_IT_READY_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: HSCL_2_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_PCI_SET_HSCL_2_INTR_MASK                 0x00200000
#define BCHP_BVNM_INTR2_1_PCI_SET_HSCL_2_INTR_SHIFT                21
#define BCHP_BVNM_INTR2_1_PCI_SET_HSCL_2_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: MVP_TOP_2_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_PCI_SET_MVP_TOP_2_INTR_MASK              0x00100000
#define BCHP_BVNM_INTR2_1_PCI_SET_MVP_TOP_2_INTR_SHIFT             20
#define BCHP_BVNM_INTR2_1_PCI_SET_MVP_TOP_2_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: reserved0 [19:19] */
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved0_MASK                   0x00080000
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved0_SHIFT                  19

/* BVNM_INTR2_1 :: PCI_SET :: DNR_3_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_1_PCI_SET_DNR_3_ERR_INTR_MASK              0x00040000
#define BCHP_BVNM_INTR2_1_PCI_SET_DNR_3_ERR_INTR_SHIFT             18
#define BCHP_BVNM_INTR2_1_PCI_SET_DNR_3_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_SET_DNR_2_ERR_INTR_MASK              0x00020000
#define BCHP_BVNM_INTR2_1_PCI_SET_DNR_2_ERR_INTR_SHIFT             17
#define BCHP_BVNM_INTR2_1_PCI_SET_DNR_2_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: reserved1 [16:09] */
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved1_MASK                   0x0001fe00
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved1_SHIFT                  9

/* BVNM_INTR2_1 :: PCI_SET :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_RIGHT_INTR_MASK           0x00000100
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_RIGHT_INTR_SHIFT          8
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_RIGHT_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_LEFT_INTR_MASK            0x00000080
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_LEFT_INTR_SHIFT           7
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_LEFT_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_BOTTOM_INTR_MASK          0x00000040
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_BOTTOM_INTR_SHIFT         6
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_BOTTOM_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_TOP_INTR_MASK             0x00000020
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_TOP_INTR_SHIFT            5
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_TOP_INTR_DEFAULT          0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: SCL_5_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_1_PCI_SET_SCL_5_ERR_INTR_MASK              0x00000010
#define BCHP_BVNM_INTR2_1_PCI_SET_SCL_5_ERR_INTR_SHIFT             4
#define BCHP_BVNM_INTR2_1_PCI_SET_SCL_5_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: reserved2 [03:00] */
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved2_MASK                   0x0000000f
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved2_SHIFT                  0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_CLEAR :: MDI_4_BVB_IN_INTR [31:31] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_4_BVB_IN_INTR_MASK         0x80000000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_4_BVB_IN_INTR_SHIFT        31
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_4_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: MDI_4_IT_READY_INTR [30:30] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_4_IT_READY_INTR_MASK       0x40000000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_4_IT_READY_INTR_SHIFT      30
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_4_IT_READY_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: HSCL_4_INTR [29:29] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_HSCL_4_INTR_MASK               0x20000000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_HSCL_4_INTR_SHIFT              29
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_HSCL_4_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: MVP_TOP_4_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MVP_TOP_4_INTR_MASK            0x10000000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MVP_TOP_4_INTR_SHIFT           28
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MVP_TOP_4_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: MDI_3_BVB_IN_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_3_BVB_IN_INTR_MASK         0x08000000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_3_BVB_IN_INTR_SHIFT        27
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_3_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: MDI_3_IT_READY_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_3_IT_READY_INTR_MASK       0x04000000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_3_IT_READY_INTR_SHIFT      26
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_3_IT_READY_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: HSCL_3_INTR [25:25] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_HSCL_3_INTR_MASK               0x02000000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_HSCL_3_INTR_SHIFT              25
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_HSCL_3_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: MVP_TOP_3_INTR [24:24] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MVP_TOP_3_INTR_MASK            0x01000000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MVP_TOP_3_INTR_SHIFT           24
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MVP_TOP_3_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: MDI_2_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_2_BVB_IN_INTR_MASK         0x00800000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_2_BVB_IN_INTR_SHIFT        23
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_2_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: MDI_2_IT_READY_INTR [22:22] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_2_IT_READY_INTR_MASK       0x00400000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_2_IT_READY_INTR_SHIFT      22
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_2_IT_READY_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: HSCL_2_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_HSCL_2_INTR_MASK               0x00200000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_HSCL_2_INTR_SHIFT              21
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_HSCL_2_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: MVP_TOP_2_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MVP_TOP_2_INTR_MASK            0x00100000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MVP_TOP_2_INTR_SHIFT           20
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MVP_TOP_2_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: reserved0 [19:19] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved0_MASK                 0x00080000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved0_SHIFT                19

/* BVNM_INTR2_1 :: PCI_CLEAR :: DNR_3_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_DNR_3_ERR_INTR_MASK            0x00040000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_DNR_3_ERR_INTR_SHIFT           18
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_DNR_3_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_DNR_2_ERR_INTR_MASK            0x00020000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_DNR_2_ERR_INTR_SHIFT           17
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_DNR_2_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: reserved1 [16:09] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved1_MASK                 0x0001fe00
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved1_SHIFT                9

/* BVNM_INTR2_1 :: PCI_CLEAR :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_RIGHT_INTR_MASK         0x00000100
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_RIGHT_INTR_SHIFT        8
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_RIGHT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_LEFT_INTR_MASK          0x00000080
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_LEFT_INTR_SHIFT         7
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_LEFT_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_BOTTOM_INTR_MASK        0x00000040
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_BOTTOM_INTR_SHIFT       6
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_BOTTOM_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_TOP_INTR_MASK           0x00000020
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_TOP_INTR_SHIFT          5
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_TOP_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: SCL_5_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_SCL_5_ERR_INTR_MASK            0x00000010
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_SCL_5_ERR_INTR_SHIFT           4
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_SCL_5_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: reserved2 [03:00] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved2_MASK                 0x0000000f
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved2_SHIFT                0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: MDI_4_BVB_IN_INTR [31:31] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_4_BVB_IN_INTR_MASK   0x80000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_4_BVB_IN_INTR_SHIFT  31
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_4_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: MDI_4_IT_READY_INTR [30:30] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_4_IT_READY_INTR_MASK 0x40000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_4_IT_READY_INTR_SHIFT 30
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_4_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: HSCL_4_INTR [29:29] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_HSCL_4_INTR_MASK         0x20000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_HSCL_4_INTR_SHIFT        29
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_HSCL_4_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: MVP_TOP_4_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MVP_TOP_4_INTR_MASK      0x10000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MVP_TOP_4_INTR_SHIFT     28
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MVP_TOP_4_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: MDI_3_BVB_IN_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_3_BVB_IN_INTR_MASK   0x08000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_3_BVB_IN_INTR_SHIFT  27
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_3_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: MDI_3_IT_READY_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_3_IT_READY_INTR_MASK 0x04000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_3_IT_READY_INTR_SHIFT 26
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_3_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: HSCL_3_INTR [25:25] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_HSCL_3_INTR_MASK         0x02000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_HSCL_3_INTR_SHIFT        25
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_HSCL_3_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: MVP_TOP_3_INTR [24:24] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MVP_TOP_3_INTR_MASK      0x01000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MVP_TOP_3_INTR_SHIFT     24
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MVP_TOP_3_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: MDI_2_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_2_BVB_IN_INTR_MASK   0x00800000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_2_BVB_IN_INTR_SHIFT  23
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_2_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: MDI_2_IT_READY_INTR [22:22] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_2_IT_READY_INTR_MASK 0x00400000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_2_IT_READY_INTR_SHIFT 22
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_2_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: HSCL_2_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_HSCL_2_INTR_MASK         0x00200000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_HSCL_2_INTR_SHIFT        21
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_HSCL_2_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: MVP_TOP_2_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MVP_TOP_2_INTR_MASK      0x00100000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MVP_TOP_2_INTR_SHIFT     20
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MVP_TOP_2_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: reserved0 [19:19] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved0_MASK           0x00080000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved0_SHIFT          19

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: DNR_3_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_DNR_3_ERR_INTR_MASK      0x00040000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_DNR_3_ERR_INTR_SHIFT     18
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_DNR_3_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_DNR_2_ERR_INTR_MASK      0x00020000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_DNR_2_ERR_INTR_SHIFT     17
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_DNR_2_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: reserved1 [16:09] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved1_MASK           0x0001fe00
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved1_SHIFT          9

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_RIGHT_INTR_MASK   0x00000100
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_RIGHT_INTR_SHIFT  8
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_LEFT_INTR_MASK    0x00000080
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_LEFT_INTR_SHIFT   7
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_LEFT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_BOTTOM_INTR_MASK  0x00000040
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_BOTTOM_INTR_SHIFT 6
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_TOP_INTR_MASK     0x00000020
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_TOP_INTR_SHIFT    5
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_TOP_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: SCL_5_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_SCL_5_ERR_INTR_MASK      0x00000010
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_SCL_5_ERR_INTR_SHIFT     4
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_SCL_5_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: reserved2 [03:00] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved2_MASK           0x0000000f
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved2_SHIFT          0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_MASK_SET :: MDI_4_BVB_IN_INTR [31:31] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_4_BVB_IN_INTR_MASK      0x80000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_4_BVB_IN_INTR_SHIFT     31
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_4_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: MDI_4_IT_READY_INTR [30:30] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_4_IT_READY_INTR_MASK    0x40000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_4_IT_READY_INTR_SHIFT   30
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_4_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: HSCL_4_INTR [29:29] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_HSCL_4_INTR_MASK            0x20000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_HSCL_4_INTR_SHIFT           29
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_HSCL_4_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: MVP_TOP_4_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MVP_TOP_4_INTR_MASK         0x10000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MVP_TOP_4_INTR_SHIFT        28
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MVP_TOP_4_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: PCI_MASK_SET :: MDI_3_BVB_IN_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_3_BVB_IN_INTR_MASK      0x08000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_3_BVB_IN_INTR_SHIFT     27
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_3_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: MDI_3_IT_READY_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_3_IT_READY_INTR_MASK    0x04000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_3_IT_READY_INTR_SHIFT   26
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_3_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: HSCL_3_INTR [25:25] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_HSCL_3_INTR_MASK            0x02000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_HSCL_3_INTR_SHIFT           25
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_HSCL_3_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: MVP_TOP_3_INTR [24:24] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MVP_TOP_3_INTR_MASK         0x01000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MVP_TOP_3_INTR_SHIFT        24
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MVP_TOP_3_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: PCI_MASK_SET :: MDI_2_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_2_BVB_IN_INTR_MASK      0x00800000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_2_BVB_IN_INTR_SHIFT     23
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_2_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: MDI_2_IT_READY_INTR [22:22] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_2_IT_READY_INTR_MASK    0x00400000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_2_IT_READY_INTR_SHIFT   22
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_2_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: HSCL_2_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_HSCL_2_INTR_MASK            0x00200000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_HSCL_2_INTR_SHIFT           21
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_HSCL_2_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: MVP_TOP_2_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MVP_TOP_2_INTR_MASK         0x00100000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MVP_TOP_2_INTR_SHIFT        20
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MVP_TOP_2_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: PCI_MASK_SET :: reserved0 [19:19] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved0_MASK              0x00080000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved0_SHIFT             19

/* BVNM_INTR2_1 :: PCI_MASK_SET :: DNR_3_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_DNR_3_ERR_INTR_MASK         0x00040000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_DNR_3_ERR_INTR_SHIFT        18
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_DNR_3_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_DNR_2_ERR_INTR_MASK         0x00020000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_DNR_2_ERR_INTR_SHIFT        17
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_DNR_2_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: reserved1 [16:09] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved1_MASK              0x0001fe00
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved1_SHIFT             9

/* BVNM_INTR2_1 :: PCI_MASK_SET :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_RIGHT_INTR_MASK      0x00000100
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_RIGHT_INTR_SHIFT     8
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_RIGHT_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_LEFT_INTR_MASK       0x00000080
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_LEFT_INTR_SHIFT      7
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_LEFT_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_BOTTOM_INTR_MASK     0x00000040
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_BOTTOM_INTR_SHIFT    6
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_BOTTOM_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_TOP_INTR_MASK        0x00000020
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_TOP_INTR_SHIFT       5
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_TOP_INTR_DEFAULT     0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: SCL_5_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_SCL_5_ERR_INTR_MASK         0x00000010
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_SCL_5_ERR_INTR_SHIFT        4
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_SCL_5_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: reserved2 [03:00] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved2_MASK              0x0000000f
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved2_SHIFT             0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: MDI_4_BVB_IN_INTR [31:31] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_4_BVB_IN_INTR_MASK    0x80000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_4_BVB_IN_INTR_SHIFT   31
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_4_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: MDI_4_IT_READY_INTR [30:30] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_4_IT_READY_INTR_MASK  0x40000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_4_IT_READY_INTR_SHIFT 30
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_4_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: HSCL_4_INTR [29:29] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_HSCL_4_INTR_MASK          0x20000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_HSCL_4_INTR_SHIFT         29
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_HSCL_4_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: MVP_TOP_4_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MVP_TOP_4_INTR_MASK       0x10000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MVP_TOP_4_INTR_SHIFT      28
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MVP_TOP_4_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: MDI_3_BVB_IN_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_3_BVB_IN_INTR_MASK    0x08000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_3_BVB_IN_INTR_SHIFT   27
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_3_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: MDI_3_IT_READY_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_3_IT_READY_INTR_MASK  0x04000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_3_IT_READY_INTR_SHIFT 26
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_3_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: HSCL_3_INTR [25:25] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_HSCL_3_INTR_MASK          0x02000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_HSCL_3_INTR_SHIFT         25
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_HSCL_3_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: MVP_TOP_3_INTR [24:24] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MVP_TOP_3_INTR_MASK       0x01000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MVP_TOP_3_INTR_SHIFT      24
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MVP_TOP_3_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: MDI_2_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_2_BVB_IN_INTR_MASK    0x00800000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_2_BVB_IN_INTR_SHIFT   23
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_2_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: MDI_2_IT_READY_INTR [22:22] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_2_IT_READY_INTR_MASK  0x00400000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_2_IT_READY_INTR_SHIFT 22
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_2_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: HSCL_2_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_HSCL_2_INTR_MASK          0x00200000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_HSCL_2_INTR_SHIFT         21
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_HSCL_2_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: MVP_TOP_2_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MVP_TOP_2_INTR_MASK       0x00100000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MVP_TOP_2_INTR_SHIFT      20
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MVP_TOP_2_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: reserved0 [19:19] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved0_MASK            0x00080000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved0_SHIFT           19

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: DNR_3_ERR_INTR [18:18] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_DNR_3_ERR_INTR_MASK       0x00040000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_DNR_3_ERR_INTR_SHIFT      18
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_DNR_3_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_DNR_2_ERR_INTR_MASK       0x00020000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_DNR_2_ERR_INTR_SHIFT      17
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_DNR_2_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: reserved1 [16:09] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved1_MASK            0x0001fe00
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved1_SHIFT           9

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_RIGHT_INTR_MASK    0x00000100
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_RIGHT_INTR_SHIFT   8
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_LEFT_INTR_MASK     0x00000080
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_LEFT_INTR_SHIFT    7
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_LEFT_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_BOTTOM_INTR_MASK   0x00000040
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_BOTTOM_INTR_SHIFT  6
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_TOP_INTR_MASK      0x00000020
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_TOP_INTR_SHIFT     5
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_TOP_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: SCL_5_ERR_INTR [04:04] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_SCL_5_ERR_INTR_MASK       0x00000010
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_SCL_5_ERR_INTR_SHIFT      4
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_SCL_5_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: reserved2 [03:00] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved2_MASK            0x0000000f
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved2_SHIFT           0

#endif /* #ifndef BCHP_BVNM_INTR2_1_H__ */

/* End of File */
