Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
Delivered-To: lists+amd-gfx@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id e5vIDFVEV2prIQEAu9opvQ
	(envelope-from <amd-gfx-bounces@lists.freedesktop.org>)
	for <lists+amd-gfx@lfdr.de>; Wed, 15 Jul 2026 10:27:01 +0200
X-Original-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 7410E75BDC4
	for <lists+amd-gfx@lfdr.de>; Wed, 15 Jul 2026 10:27:00 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=pass header.d=ursulin.net header.s=google header.b="k6X8BPh/";
	spf=pass (mail.lfdr.de: domain of amd-gfx-bounces@lists.freedesktop.org designates 131.252.210.177 as permitted sender) smtp.mailfrom=amd-gfx-bounces@lists.freedesktop.org;
	dmarc=none
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 9010E10EF46;
	Wed, 15 Jul 2026 08:26:58 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-wm1-f53.google.com (mail-wm1-f53.google.com
 [209.85.128.53])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 713B810EF46
 for <amd-gfx@lists.freedesktop.org>; Wed, 15 Jul 2026 08:26:56 +0000 (UTC)
Received: by mail-wm1-f53.google.com with SMTP id
 5b1f17b1804b1-493c52cde9eso44254165e9.3
 for <amd-gfx@lists.freedesktop.org>; Wed, 15 Jul 2026 01:26:56 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=ursulin.net; s=google; t=1784104015; x=1784708815; darn=lists.freedesktop.org;
 h=content-transfer-encoding:content-type:in-reply-to:from
 :content-language:references:to:subject:user-agent:mime-version:date
 :message-id:from:to:cc:subject:date:message-id:reply-to:content-type;
 bh=6bWJkTlZB0Mxa40KQe7ThDk5sc6EIYRYGQoo0iveetY=;
 b=k6X8BPh/X1LKX8S6zLe+r8FgDSc+TzHoEmLwEwmnCscPtt8gVG2kOktlpa1KHdWSIc
 PlbbjJ+xh2FGoFdmi6OZyASjJ75lU0Dv4LZRLSKWcKnrwxGAa3WTrdWVcqwyxVYhgB+D
 vsRBPpTrRsZiRDeK8W5d8+S5THwHMRAbfJ5W2IHHKNYpZqLxmsYwx4I0J4mB/aFpNAwD
 02lUhCl4m/1yOBPHHZZTsF/uynFroXifgIa9ForCKfpwdqL0oml2OSIoeaZdgEoVH7P5
 X6JCta1WMwNv2qtpZmrl5tcbobrCibB/r2Wung1gh4Mj7BzIl0YC83KqEk9V6dbPQiWx
 ZW8A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20251104; t=1784104015; x=1784708815;
 h=content-transfer-encoding:content-type:in-reply-to:from
 :content-language:references:to:subject:user-agent:mime-version:date
 :message-id:x-gm-gg:x-gm-message-state:from:to:cc:subject:date
 :message-id:reply-to:content-type;
 bh=6bWJkTlZB0Mxa40KQe7ThDk5sc6EIYRYGQoo0iveetY=;
 b=LLZ3l+5y422cKX1vbNLjq7QzQXk7qZhiTvJtllrh21RXGzOUvOsEpBBAXZjDwhIS7B
 pVLDkbO0OnX651RrtxjIJOWN59PIvQ5CjlYxn5gVeVdmyp5Ex53CJzt2YsjO/k0/C56G
 9X8uT1+G50kAxpNSMDgposX6ixlCLVwLfeDYuu+o0LSxgsWrWJzpg7tD2yYg2xIMFc/Y
 aJ0BUMZvt0VPfQ7dg+PNR7+frPFmLC0zq3XeUQxLCRx6JDLVoSiARXebVdtdrPOlMCKx
 s8qCGy1XIdMgKjNHmabMZDc8DeigrpmCU+mpmi6cGZ6YulXNluuuVGtySN7NeRLKanij
 +ZcQ==
X-Forwarded-Encrypted: i=1;
 AHgh+Rr8Ex3YsUknfQVwmxv+a25BVH7E8vnQNXkPQcW6hs6CKROGNM4o+ojTpZADchHuffk1NFA+rsrB@lists.freedesktop.org
X-Gm-Message-State: AOJu0YygwaMOOh4ea6gjK41NeUYvVsDC8jYBSS8fQ0gxkeH3KIn294IS
 35lS4rIyGCxBedIF44QB9vRfdyqPxtpZbrw8yOWq3jlLGYpNMc7R8/d8+NQvEyyKkOY=
X-Gm-Gg: AfdE7ckv+av/PZVBr2XS7356XTaKISpSqZaxadjAhzJN2ZApqNVi94dVnGTSKkHYhSO
 7Zq30XSFjjz3AS1VNRvGAqa29f8s1wqnKBXBSa7I5HTkTdfOgeGEMnrL2HId3BXPAQz+RAr3E65
 kRy78sqbFXM7AqmsjID2IH6Nv3nFEW2/tk4w7XOoEHkbYAayxhhYLpTPT26O07dhVkP3VZviuuT
 GuHRAfEs6Eq8SPPm0PPqznt2tmadELNfN+7/49HE7jEEywX/a4z7O6TYluIpulP882BYpboPfIF
 lxrGBm4579hm7j+h8PGiUdigADaDOQtr6qrN+VqPgQ+FsOnTlprnQd6jCxaTqm7vv018zZV3imB
 40XSXjnwcjadnMm9i7dQ2HpJ++1jWwiDNGzyxfg30b41whcCq15/8yM7FqMkLecN28Sjx7xQMoT
 +z246+gPx/YCjDRSo1YSI/Hx71FFCuvWTZYfhVrsP4lcLJ
X-Received: by 2002:a05:600c:c84:b0:493:ece1:86b9 with SMTP id
 5b1f17b1804b1-495389cdfbdmr57816385e9.8.1784104014080; 
 Wed, 15 Jul 2026 01:26:54 -0700 (PDT)
Received: from [192.168.0.116] ([90.240.106.137])
 by smtp.gmail.com with ESMTPSA id
 5b1f17b1804b1-495087366c0sm243329295e9.7.2026.07.15.01.26.53
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Wed, 15 Jul 2026 01:26:53 -0700 (PDT)
Message-ID: <0613d385-648a-4ef1-be31-a1174fd838b9@ursulin.net>
Date: Wed, 15 Jul 2026 09:26:53 +0100
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH 2/9] drm/amdgpu/gfx7: Refactor MQD initialization and
 finalization
To: =?UTF-8?Q?Timur_Krist=C3=B3f?= <timur.kristof@gmail.com>,
 amd-gfx@lists.freedesktop.org, Alex Deucher <alexander.deucher@amd.com>,
 christian.koenig@amd.com, pierre-eric.pelloux-prayer@amd.com,
 Natalie Vock <natalie.vock@gmx.de>
References: <20260713125838.30607-1-timur.kristof@gmail.com>
 <20260713125838.30607-3-timur.kristof@gmail.com>
 <f0fe75db-5ded-4370-b931-3ef3827f0b16@ursulin.net>
 <4566110.UPlyArG6xL@timur-max>
Content-Language: en-GB
From: Tvrtko Ursulin <tursulin@ursulin.net>
In-Reply-To: <4566110.UPlyArG6xL@timur-max>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>
X-Rspamd-Action: no action
X-Spamd-Result: default: False [0.69 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	R_DKIM_ALLOW(-0.20)[ursulin.net:s=google];
	MAILLIST(-0.20)[mailman];
	R_SPF_ALLOW(-0.20)[+ip4:131.252.210.177:c];
	RWL_MAILSPIKE_GOOD(-0.10)[131.252.210.177:from];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	DMARC_NA(0.00)[ursulin.net];
	FORGED_RECIPIENTS(0.00)[m:timur.kristof@gmail.com,m:alexander.deucher@amd.com,m:christian.koenig@amd.com,m:pierre-eric.pelloux-prayer@amd.com,m:natalie.vock@gmx.de,m:timurkristof@gmail.com,s:lists@lfdr.de];
	RCVD_COUNT_THREE(0.00)[4];
	FREEMAIL_TO(0.00)[gmail.com,lists.freedesktop.org,amd.com,gmx.de];
	ARC_NA(0.00)[];
	FORWARDED(0.00)[amd-gfx@lists.freedesktop.org];
	FORGED_SENDER_MAILLIST(0.00)[];
	FORGED_SENDER(0.00)[tursulin@ursulin.net,amd-gfx-bounces@lists.freedesktop.org];
	TO_DN_SOME(0.00)[];
	MIME_TRACE(0.00)[0:+];
	FROM_HAS_DN(0.00)[];
	DKIM_TRACE(0.00)[ursulin.net:+];
	RCPT_COUNT_FIVE(0.00)[6];
	PREVIOUSLY_DELIVERED(0.00)[amd-gfx@lists.freedesktop.org];
	ALIAS_RESOLVED(0.00)[];
	FORGED_SENDER_FORWARDING(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[tursulin@ursulin.net,amd-gfx-bounces@lists.freedesktop.org];
	RCVD_TLS_LAST(0.00)[];
	MID_RHS_MATCH_FROM(0.00)[];
	TAGGED_RCPT(0.00)[amd-gfx];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	ASN(0.00)[asn:6366, ipnet:131.252.0.0/16, country:US];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[lists.freedesktop.org:from_smtp,gabe.freedesktop.org:helo,gabe.freedesktop.org:rdns,ursulin.net:from_mime,ursulin.net:dkim,ursulin.net:mid]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: 7410E75BDC4


On 15/07/2026 09:08, Timur Kristóf wrote:
> On 2026. július 14., kedd 20:47:14 közép-európai nyári idő Tvrtko Ursulin
> wrote:
>> On 13/07/2026 13:58, Timur Kristóf wrote:
>>> Call amdgpu_gfx_mqd_sw_init()/_fini() on GFX7 to initialize and
>>> finalize the MQD, just like GFX8 and newer; instead of doing
>>> an ad-hoc BO allocation. This introduces the possibility of
>>> doing an MQD backup instead of trying to reinitialize the
>>> MQD every time.
>>>
>>> This solves an issue with GFX IP block soft reset where
>>> all compute rings would hang after the reset.
>>>
>>> Signed-off-by: Timur Kristóf <timur.kristof@gmail.com>
>>> ---
>>>
>>>    drivers/gpu/drm/amd/amdgpu/gfx_v7_0.c | 106 +++++++++++++-------------
>>>    1 file changed, 51 insertions(+), 55 deletions(-)
>>>
>>> diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v7_0.c
>>> b/drivers/gpu/drm/amd/amdgpu/gfx_v7_0.c index 65b8497ad5f0..9c4b3ac27e1f
>>> 100644
>>> --- a/drivers/gpu/drm/amd/amdgpu/gfx_v7_0.c
>>> +++ b/drivers/gpu/drm/amd/amdgpu/gfx_v7_0.c
>>> @@ -2698,25 +2698,6 @@ static int
>>> gfx_v7_0_cp_compute_load_microcode(struct amdgpu_device *adev)>
>>>    	return 0;
>>>    
>>>    }
>>>
>>> -/**
>>> - * gfx_v7_0_cp_compute_fini - stop the compute queues
>>> - *
>>> - * @adev: amdgpu_device pointer
>>> - *
>>> - * Stop the compute queues and tear down the driver queue
>>> - * info.
>>> - */
>>> -static void gfx_v7_0_cp_compute_fini(struct amdgpu_device *adev)
>>> -{
>>> -	int i;
>>> -
>>> -	for (i = 0; i < adev->gfx.num_compute_rings; i++) {
>>> -		struct amdgpu_ring *ring = &adev->gfx.compute_ring[i];
>>> -
>>> -		amdgpu_bo_free_kernel(&ring->mqd_obj, NULL, NULL);
>>> -	}
>>> -}
>>> -
>>>
>>>    static void gfx_v7_0_mec_fini(struct amdgpu_device *adev)
>>>    {
>>>    
>>>    	amdgpu_bo_free_kernel(&adev->gfx.mec.hpd_eop_obj, NULL, NULL);
>>>
>>> @@ -2788,28 +2769,29 @@ static void gfx_v7_0_compute_pipe_init(struct
>>> amdgpu_device *adev,>
>>>    	mutex_unlock(&adev->srbm_mutex);
>>>    
>>>    }
>>>
>>> -static int gfx_v7_0_mqd_deactivate(struct amdgpu_device *adev)
>>> +static int gfx_v7_0_mqd_deactivate(struct amdgpu_device *adev, u32 req)
>>>
>>>    {
>>>
>>> -	int i;
>>> +	int i, r = 0;
>>>
>>>    	/* disable the queue if it's active */
>>>
>>> -	if (RREG32(mmCP_HQD_ACTIVE) & 1) {
>>> -		WREG32(mmCP_HQD_DEQUEUE_REQUEST, 1);
>>> +	if (RREG32(mmCP_HQD_ACTIVE) & CP_HQD_ACTIVE__ACTIVE_MASK) {
>>> +		WREG32_FIELD(CP_HQD_DEQUEUE_REQUEST, DEQUEUE_REQ, req);
>>>
>>>    		for (i = 0; i < adev->usec_timeout; i++) {
>>>
>>> -			if (!(RREG32(mmCP_HQD_ACTIVE) & 1))
>>> +			if (!(RREG32(mmCP_HQD_ACTIVE) &
> CP_HQD_ACTIVE__ACTIVE_MASK))
>>>
>>>    				break;
>>>    			
>>>    			udelay(1);
>>>    		
>>>    		}
>>>    		
>>>    		if (i == adev->usec_timeout)
>>>
>>> -			return -ETIMEDOUT;
>>> +			r = -ETIMEDOUT;
>>>
>>> -		WREG32(mmCP_HQD_DEQUEUE_REQUEST, 0);
>>> -		WREG32(mmCP_HQD_PQ_RPTR, 0);
>>> -		WREG32(mmCP_HQD_PQ_WPTR, 0);
>>>
>>>    	}
>>>
>>> -	return 0;
>>> +	WREG32(mmCP_HQD_DEQUEUE_REQUEST, 0);
>>> +	WREG32(mmCP_HQD_PQ_RPTR, 0);
>>> +	WREG32(mmCP_HQD_PQ_WPTR, 0);
>>> +
>>> +	return r;
>>
>> I can see this matches gfx_v8_0_deactivate_hqd. If I am not missing
>> anything only to replace the hardcoded 1 with CP_HQD_ACTIVE__ACTIVE_MASK?
> 
> There are two changes here:
> - Replacing the hardcoded "1" with the define from the register definition
> - When it times out, still write the CP_HQD_ registers afterwards like gfx8

Right, thanks!

> 
>> Is it okay to call the function mqd if the registers are hqd and is v7
>> or v8 (which calls it hqd) more correct? Not saying either way, just
>> observing a curiosity.
> 
> My best guess is that it's just that they used a different naming convention
> and forgot to update the older code.
> 
>>
>>>    }
>>>    
>>>    static void gfx_v7_0_mqd_init(struct amdgpu_device *adev,
>>>
>>> @@ -2964,31 +2946,42 @@ static int gfx_v7_0_mqd_commit(struct
>>> amdgpu_device *adev, struct cik_mqd *mqd)>
>>>    static int gfx_v7_0_compute_queue_init(struct amdgpu_device *adev, int
>>>    ring_id) {
>>>
>>> -	int r;
>>> -	u64 mqd_gpu_addr;
>>> -	struct cik_mqd *mqd;
>>>
>>>    	struct amdgpu_ring *ring = &adev->gfx.compute_ring[ring_id];
>>>
>>> -
>>> -	r = amdgpu_bo_create_reserved(adev, sizeof(struct cik_mqd),
> PAGE_SIZE,
>>> -				      AMDGPU_GEM_DOMAIN_GTT,
> &ring->mqd_obj,
>>> -				      &mqd_gpu_addr, (void
> **)&mqd);
>>> -	if (r) {
>>> -		dev_warn(adev->dev, "(%d) create MQD bo failed\n", r);
>>> -		return r;
>>> +	struct cik_mqd *mqd = ring->mqd_ptr;
>>> +	int mqd_idx = ring - &adev->gfx.compute_ring[0];
>>> +
>>> +	if (!amdgpu_in_reset(adev) && !adev->in_suspend) {
>>> +		memset((void *)mqd, 0, ring->mqd_size);
>>> +		mutex_lock(&adev->srbm_mutex);
>>> +		cik_srbm_select(adev, ring->me, ring->pipe, ring-
>> queue, 0);
>>> +		gfx_v7_0_mqd_init(adev, mqd, ring->mqd_gpu_addr, ring);
>>> +		gfx_v7_0_mqd_deactivate(adev, 1);
>>> +		gfx_v7_0_mqd_commit(adev, mqd);
>>> +		cik_srbm_select(adev, 0, 0, 0, 0);
>>> +		mutex_unlock(&adev->srbm_mutex);
>>> +
>>> +		if (adev->gfx.mec.mqd_backup[mqd_idx])
>>> +			memcpy(adev->gfx.mec.mqd_backup[mqd_idx],
> mqd, ring->mqd_size);
>>> +	} else {
>>> +		/* restore MQD to a clean status */
>>> +		if (adev->gfx.mec.mqd_backup[mqd_idx])
>>> +			memcpy(mqd, adev-
>> gfx.mec.mqd_backup[mqd_idx], ring->mqd_size);
>>> +
>>> +		/* Re-commit the restored backup */
>>> +		mutex_lock(&adev->srbm_mutex);
>>> +		cik_srbm_select(adev, ring->me, ring->pipe, ring-
>> queue, 0);
>>> +		gfx_v7_0_mqd_deactivate(adev, 2);
>>> +		gfx_v7_0_mqd_commit(adev, mqd);
>>> +		cik_srbm_select(adev, 0, 0, 0, 0);
>>> +		mutex_unlock(&adev->srbm_mutex);
>>> +
>>> +		/* reset ring buffer */
>>> +		ring->wptr = 0;
>>> +		atomic64_set((atomic64_t *)ring->wptr_cpu_addr, 0);
>>> +		atomic64_set((atomic64_t *)ring->rptr_cpu_addr, 0);
>>> +		amdgpu_ring_clear_ring(ring);
>>>
>>>    	}
>>>
>>> -	mutex_lock(&adev->srbm_mutex);
>>> -	cik_srbm_select(adev, ring->me, ring->pipe, ring->queue, 0);
>>> -
>>> -	gfx_v7_0_mqd_init(adev, mqd, mqd_gpu_addr, ring);
>>> -	gfx_v7_0_mqd_deactivate(adev);
>>> -	gfx_v7_0_mqd_commit(adev, mqd);
>>> -
>>> -	cik_srbm_select(adev, 0, 0, 0, 0);
>>> -	mutex_unlock(&adev->srbm_mutex);
>>> -
>>> -	amdgpu_bo_kunmap(ring->mqd_obj);
>>> -	amdgpu_bo_unreserve(ring->mqd_obj);
>>>
>>>    	return 0;
>>>    
>>>    }
>>
>> I think I can follow this - only the wptr and rptr reset is a bit
>> different than what v8 does it. Any specific reason? Gfx9 then reverts
>> back to a single ring->wptr = 0. I guess v8 is somehow special?
>>
>>> @@ -3020,10 +3013,8 @@ static int gfx_v7_0_cp_compute_resume(struct
>>> amdgpu_device *adev)>
>>>    	/* init the queues */
>>>    	for (i = 0; i < adev->gfx.num_compute_rings; i++) {
>>>    	
>>>    		r = gfx_v7_0_compute_queue_init(adev, i);
>>>
>>> -		if (r) {
>>> -			gfx_v7_0_cp_compute_fini(adev);
>>> +		if (r)
>>>
>>>    			return r;
>>>
>>> -		}
>>>
>>>    	}
>>>    	
>>>    	gfx_v7_0_cp_compute_enable(adev, true);
>>>
>>> @@ -4430,6 +4421,11 @@ static int gfx_v7_0_sw_init(struct amdgpu_ip_block
>>> *ip_block)>
>>>    		}
>>>    	
>>>    	}
>>>
>>> +	/* create MQD for all compute queues */
>>> +	r = amdgpu_gfx_mqd_sw_init(adev, sizeof(struct cik_mqd), 0);
>>> +	if (r)
>>> +		return r;
>>> +
>>>
>>>    	adev->gfx.ce_ram_size = 0x8000;
>>>    	
>>>    	gfx_v7_0_gpu_early_init(adev);
>>>
>>> @@ -4452,7 +4448,7 @@ static int gfx_v7_0_sw_fini(struct amdgpu_ip_block
>>> *ip_block)>
>>>    	for (i = 0; i < adev->gfx.num_compute_rings; i++)
>>>    	
>>>    		amdgpu_ring_fini(&adev->gfx.compute_ring[i]);
>>>
>>> -	gfx_v7_0_cp_compute_fini(adev);
>>> +	amdgpu_gfx_mqd_sw_fini(adev, 0);
>>>
>>>    	amdgpu_gfx_rlc_fini(adev);
>>>    	gfx_v7_0_mec_fini(adev);
>>>    	amdgpu_bo_free_kernel(&adev->gfx.rlc.clear_state_obj,
>>
>> I am assuming all this applies only to compute because gfx is single
>> instance on v7?
> 
> It applies only to compute because only compute has HQD/MQD
> on these hardware generations.
> 
>> Anyway, it looks plausible to me so assuming you were able to exercise
>> both paths
> 
> What do you mean by "both paths"?

The two paths in gfx_v7_0_compute_queue_init. But you must of had since 
one is the normal path and the other is on reset which you specifically 
add and test. LGTM in this case.

Reviewed-by: Tvrtko Ursulin <tvrtko.ursulin@igalia.com>

Regards,

Tvrtko

