{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640184798915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640184798920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 15:53:18 2021 " "Processing started: Wed Dec 22 15:53:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640184798920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184798920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Squares -c Squares " "Command: quartus_map --read_settings_files=on --write_settings_files=off Squares -c Squares" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184798921 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640184799481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640184799481 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "squares.qsys " "Elaborating Platform Designer system entity \"squares.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184812646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:53:37 Progress: Loading Squares/squares.qsys " "2021.12.22.15:53:37 Progress: Loading Squares/squares.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184817167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:53:37 Progress: Reading input file " "2021.12.22.15:53:37 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184817492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:53:37 Progress: Adding clk_0 \[clock_source 19.1\] " "2021.12.22.15:53:37 Progress: Adding clk_0 \[clock_source 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184817639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:53:38 Progress: Parameterizing module clk_0 " "2021.12.22.15:53:38 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184818288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:53:38 Progress: Adding coordinator_0 \[coordinator 1.0\] " "2021.12.22.15:53:38 Progress: Adding coordinator_0 \[coordinator 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184818289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:53:38 Progress: Parameterizing module coordinator_0 " "2021.12.22.15:53:38 Progress: Parameterizing module coordinator_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184818694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:53:38 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\] " "2021.12.22.15:53:38 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184818696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:53:38 Progress: Parameterizing module onchip_memory2_0 " "2021.12.22.15:53:38 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184818777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:53:38 Progress: Adding pll_0 \[altera_pll 19.1\] " "2021.12.22.15:53:38 Progress: Adding pll_0 \[altera_pll 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184818778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:53:39 Progress: Parameterizing module pll_0 " "2021.12.22.15:53:39 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184819681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:53:39 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\] " "2021.12.22.15:53:39 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184819707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:53:39 Progress: Parameterizing module video_pll_0 " "2021.12.22.15:53:39 Progress: Parameterizing module video_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184819757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:53:39 Progress: Adding video_vga_controller_0 \[altera_up_avalon_video_vga_controller 18.0\] " "2021.12.22.15:53:39 Progress: Adding video_vga_controller_0 \[altera_up_avalon_video_vga_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184819758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:53:39 Progress: Parameterizing module video_vga_controller_0 " "2021.12.22.15:53:39 Progress: Parameterizing module video_vga_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184819878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:53:39 Progress: Building connections " "2021.12.22.15:53:39 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184819879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:53:39 Progress: Parameterizing connections " "2021.12.22.15:53:39 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184819914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:53:39 Progress: Validating " "2021.12.22.15:53:39 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184819916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:53:42 Progress: Done reading input file " "2021.12.22.15:53:42 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184822806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Squares.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "Squares.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184823364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Squares.pll_0: Able to implement PLL with user settings " "Squares.pll_0: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184823366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Squares.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane " "Squares.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184823366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Squares: Generating squares \"squares\" for QUARTUS_SYNTH " "Squares: Generating squares \"squares\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184824379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master coordinator_0.avalon_master and slave onchip_memory2_0.s1 because the master has address signal 10 bit wide, but the slave is 9 bit wide. " "Interconnect is inserted between master coordinator_0.avalon_master and slave onchip_memory2_0.s1 because the master has address signal 10 bit wide, but the slave is 9 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184825000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master coordinator_0.avalon_master and slave onchip_memory2_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master coordinator_0.avalon_master and slave onchip_memory2_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184825000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master coordinator_0.avalon_master and slave onchip_memory2_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master coordinator_0.avalon_master and slave onchip_memory2_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184825001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Coordinator_0: \"squares\" instantiated coordinator \"coordinator_0\" " "Coordinator_0: \"squares\" instantiated coordinator \"coordinator_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184826142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'squares_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'squares_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184826161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /media/kasia/fpga/quartus/linux64/perl/bin/perl -I /media/kasia/fpga/quartus/sopc_builder/bin/europa -I /media/kasia/fpga/quartus/sopc_builder/bin -I /media/kasia/fpga/quartus/../ip/altera/sopc_builder_ip/common -I /media/kasia/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /media/kasia/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=squares_onchip_memory2_0 --dir=/tmp/alt8983_5807950365786912820.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/media/kasia/fpga/quartus --verilog --config=/tmp/alt8983_5807950365786912820.dir/0003_onchip_memory2_0_gen//squares_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /media/kasia/fpga/quartus/linux64/perl/bin/perl -I /media/kasia/fpga/quartus/sopc_builder/bin/europa -I /media/kasia/fpga/quartus/sopc_builder/bin -I /media/kasia/fpga/quartus/../ip/altera/sopc_builder_ip/common -I /media/kasia/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /media/kasia/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=squares_onchip_memory2_0 --dir=/tmp/alt8983_5807950365786912820.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/media/kasia/fpga/quartus --verilog --config=/tmp/alt8983_5807950365786912820.dir/0003_onchip_memory2_0_gen//squares_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184826161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'squares_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'squares_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184826385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"squares\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"squares\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184826390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"squares\" instantiated altera_pll \"pll_0\" " "Pll_0: \"squares\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184826469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_pll_0: \"squares\" instantiated altera_up_avalon_video_pll \"video_pll_0\" " "Video_pll_0: \"squares\" instantiated altera_up_avalon_video_pll \"video_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184826980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_vga_controller_0: Starting Generation of VGA Controller " "Video_vga_controller_0: Starting Generation of VGA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184826988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_vga_controller_0: \"squares\" instantiated altera_up_avalon_video_vga_controller \"video_vga_controller_0\" " "Video_vga_controller_0: \"squares\" instantiated altera_up_avalon_video_vga_controller \"video_vga_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184827170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"squares\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"squares\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184827427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"squares\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"squares\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184827459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_pll: \"video_pll_0\" instantiated altera_pll \"video_pll\" " "Video_pll: \"video_pll_0\" instantiated altera_pll \"video_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184827567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"video_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"video_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184827569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Coordinator_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"coordinator_0_avalon_master_translator\" " "Coordinator_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"coordinator_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184827575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\" " "Onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184827584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Squares: Done \"squares\" with 12 modules, 17 files " "Squares: Done \"squares\" with 12 modules, 17 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184827586 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "squares.qsys " "Finished elaborating Platform Designer system entity \"squares.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Squares.v 1 1 " "Found 1 design units, including 1 entities, in source file Squares.v" { { "Info" "ISGN_ENTITY_NAME" "1 Squares " "Found entity 1: Squares" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829248 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "coordinator.v(54) " "Verilog HDL Module Instantiation warning at coordinator.v(54): ignored dangling comma in List of Port Connections" {  } { { "coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/coordinator.v" 54 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1640184829249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coordinator.v 1 1 " "Found 1 design units, including 1 entities, in source file coordinator.v" { { "Info" "ISGN_ENTITY_NAME" "1 coordinator " "Found entity 1: coordinator" {  } { { "coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/coordinator.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_press_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_press_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_press_driver " "Found entity 1: keyboard_press_driver" {  } { { "keyboard_press_driver.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_press_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hextoseg.v 1 1 " "Found 1 design units, including 1 entities, in source file hextoseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hextoseg " "Found entity 1: hextoseg" {  } { { "hextoseg.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/hextoseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights.v 2 2 " "Found 2 design units, including 2 entities, in source file lights.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights " "Found entity 1: lights" {  } { { "lights.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/lights.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829255 ""} { "Info" "ISGN_ENTITY_NAME" "2 leds " "Found entity 2: leds" {  } { { "lights.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/lights.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square.v 4 4 " "Found 4 design units, including 4 entities, in source file square.v" { { "Info" "ISGN_ENTITY_NAME" "1 bouncing_line " "Found entity 1: bouncing_line" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829257 ""} { "Info" "ISGN_ENTITY_NAME" "2 bouncing_square " "Found entity 2: bouncing_square" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829257 ""} { "Info" "ISGN_ENTITY_NAME" "3 auto_square " "Found entity 3: auto_square" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829257 ""} { "Info" "ISGN_ENTITY_NAME" "4 keyboard_square " "Found entity 4: keyboard_square" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829257 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard_inner_driver.v(40) " "Verilog HDL information at keyboard_inner_driver.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard_inner_driver.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_inner_driver.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640184829258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_inner_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_inner_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_inner_driver " "Found entity 1: keyboard_inner_driver" {  } { { "keyboard_inner_driver.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_inner_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_controller " "Found entity 1: keyboard_controller" {  } { { "keyboard_controller.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/squares.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/squares.v" { { "Info" "ISGN_ENTITY_NAME" "1 squares " "Found entity 1: squares" {  } { { "db/ip/squares/squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/squares/submodules/altera_merlin_master_translator.sv" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/squares/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/squares/submodules/altera_reset_controller.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/squares/submodules/altera_reset_synchronizer.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/squares/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829272 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "coordinator.v(54) " "Verilog HDL Module Instantiation warning at coordinator.v(54): ignored dangling comma in List of Port Connections" {  } { { "db/ip/squares/submodules/coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 54 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1640184829272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/coordinator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/coordinator.v" { { "Info" "ISGN_ENTITY_NAME" "1 coordinator " "Found entity 1: coordinator" {  } { { "db/ip/squares/submodules/coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/squares_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/squares_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 squares_mm_interconnect_0 " "Found entity 1: squares_mm_interconnect_0" {  } { { "db/ip/squares/submodules/squares_mm_interconnect_0.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/squares_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/squares_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 squares_onchip_memory2_0 " "Found entity 1: squares_onchip_memory2_0" {  } { { "db/ip/squares/submodules/squares_onchip_memory2_0.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/squares_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/squares_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 squares_pll_0 " "Found entity 1: squares_pll_0" {  } { { "db/ip/squares/submodules/squares_pll_0.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/squares_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/squares_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 squares_video_pll_0 " "Found entity 1: squares_video_pll_0" {  } { { "db/ip/squares/submodules/squares_video_pll_0.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/squares_video_pll_0_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/squares_video_pll_0_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 squares_video_pll_0_video_pll " "Found entity 1: squares_video_pll_0_video_pll" {  } { { "db/ip/squares/submodules/squares_video_pll_0_video_pll.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/squares_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/squares_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 squares_video_vga_controller_0 " "Found entity 1: squares_video_vga_controller_0" {  } { { "db/ip/squares/submodules/squares_video_vga_controller_0.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829278 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Squares " "Elaborating entity \"Squares\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640184829383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squares squares:mysquares " "Elaborating entity \"squares\" for hierarchy \"squares:mysquares\"" {  } { { "Squares.v" "mysquares" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coordinator squares:mysquares\|coordinator:coordinator_0 " "Elaborating entity \"coordinator\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\"" {  } { { "db/ip/squares/squares.v" "coordinator_0" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829389 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 coordinator.v(82) " "Verilog HDL assignment warning at coordinator.v(82): truncated value with size 32 to match size of target (30)" {  } { { "db/ip/squares/submodules/coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184829391 "|Squares|squares:mysquares|coordinator:coordinator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 coordinator.v(86) " "Verilog HDL assignment warning at coordinator.v(86): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/squares/submodules/coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184829391 "|Squares|squares:mysquares|coordinator:coordinator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 coordinator.v(104) " "Verilog HDL assignment warning at coordinator.v(104): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/squares/submodules/coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184829391 "|Squares|squares:mysquares|coordinator:coordinator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 coordinator.v(105) " "Verilog HDL assignment warning at coordinator.v(105): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/squares/submodules/coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184829392 "|Squares|squares:mysquares|coordinator:coordinator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 coordinator.v(109) " "Verilog HDL assignment warning at coordinator.v(109): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/squares/submodules/coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184829392 "|Squares|squares:mysquares|coordinator:coordinator_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds coordinator.v(23) " "Output port \"leds\" at coordinator.v(23) has no driver" {  } { { "db/ip/squares/submodules/coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640184829394 "|Squares|squares:mysquares|coordinator:coordinator_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avalon_master_writedata coordinator.v(30) " "Output port \"avalon_master_writedata\" at coordinator.v(30) has no driver" {  } { { "db/ip/squares/submodules/coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640184829394 "|Squares|squares:mysquares|coordinator:coordinator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auto_square squares:mysquares\|coordinator:coordinator_0\|auto_square:square1 " "Elaborating entity \"auto_square\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|auto_square:square1\"" {  } { { "db/ip/squares/submodules/coordinator.v" "square1" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829433 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 square.v(59) " "Verilog HDL assignment warning at square.v(59): truncated value with size 32 to match size of target (10)" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184829435 "|Squares|squares:mysquares|coordinator:coordinator_0|auto_square:square1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 square.v(60) " "Verilog HDL assignment warning at square.v(60): truncated value with size 32 to match size of target (10)" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184829435 "|Squares|squares:mysquares|coordinator:coordinator_0|auto_square:square1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 square.v(61) " "Verilog HDL assignment warning at square.v(61): truncated value with size 32 to match size of target (10)" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184829435 "|Squares|squares:mysquares|coordinator:coordinator_0|auto_square:square1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 square.v(62) " "Verilog HDL assignment warning at square.v(62): truncated value with size 32 to match size of target (10)" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184829436 "|Squares|squares:mysquares|coordinator:coordinator_0|auto_square:square1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncing_square squares:mysquares\|coordinator:coordinator_0\|auto_square:square1\|bouncing_square:square " "Elaborating entity \"bouncing_square\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|auto_square:square1\|bouncing_square:square\"" {  } { { "square.v" "square" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncing_line squares:mysquares\|coordinator:coordinator_0\|auto_square:square1\|bouncing_square:square\|bouncing_line:l1 " "Elaborating entity \"bouncing_line\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|auto_square:square1\|bouncing_square:square\|bouncing_line:l1\"" {  } { { "square.v" "l1" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncing_line squares:mysquares\|coordinator:coordinator_0\|auto_square:square1\|bouncing_square:square\|bouncing_line:l2 " "Elaborating entity \"bouncing_line\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|auto_square:square1\|bouncing_square:square\|bouncing_line:l2\"" {  } { { "square.v" "l2" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_square squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks " "Elaborating entity \"keyboard_square\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\"" {  } { { "db/ip/squares/submodules/coordinator.v" "ks" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829451 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 square.v(112) " "Verilog HDL assignment warning at square.v(112): truncated value with size 32 to match size of target (10)" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184829454 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 square.v(113) " "Verilog HDL assignment warning at square.v(113): truncated value with size 32 to match size of target (10)" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184829454 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 square.v(114) " "Verilog HDL assignment warning at square.v(114): truncated value with size 32 to match size of target (10)" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184829454 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 square.v(115) " "Verilog HDL assignment warning at square.v(115): truncated value with size 32 to match size of target (10)" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184829454 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_controller squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc " "Elaborating entity \"keyboard_controller\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\"" {  } { { "square.v" "kc" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829455 ""}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "keyboard_controller.v(65) " "Verilog HDL warning at keyboard_controller.v(65): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "keyboard_controller.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_controller.v" 65 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1640184829457 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "keyboard_controller.v(72) " "Verilog HDL warning at keyboard_controller.v(72): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "keyboard_controller.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_controller.v" 72 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1640184829457 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hextoseg squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|hextoseg:h0 " "Elaborating entity \"hextoseg\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|hextoseg:h0\"" {  } { { "keyboard_controller.v" "h0" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_controller.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_press_driver squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd " "Elaborating entity \"keyboard_press_driver\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\"" {  } { { "keyboard_controller.v" "kpd" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_controller.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_inner_driver squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd " "Elaborating entity \"keyboard_inner_driver\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\"" {  } { { "keyboard_press_driver.v" "kbd" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_press_driver.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncing_square squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|bouncing_square:square " "Elaborating entity \"bouncing_square\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|bouncing_square:square\"" {  } { { "square.v" "square" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncing_line squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|bouncing_square:square\|bouncing_line:l1 " "Elaborating entity \"bouncing_line\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|bouncing_square:square\|bouncing_line:l1\"" {  } { { "square.v" "l1" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncing_line squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|bouncing_square:square\|bouncing_line:l2 " "Elaborating entity \"bouncing_line\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|bouncing_square:square\|bouncing_line:l2\"" {  } { { "square.v" "l2" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hextoseg squares:mysquares\|coordinator:coordinator_0\|hextoseg:h0 " "Elaborating entity \"hextoseg\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|hextoseg:h0\"" {  } { { "db/ip/squares/submodules/coordinator.v" "h0" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squares_onchip_memory2_0 squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"squares_onchip_memory2_0\" for hierarchy \"squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/squares/squares.v" "onchip_memory2_0" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/squares/submodules/squares_onchip_memory2_0.v" "the_altsyncram" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/squares/submodules/squares_onchip_memory2_0.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/memory.mif " "Parameter \"init_file\" = \"/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829592 ""}  } { { "db/ip/squares/submodules/squares_onchip_memory2_0.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640184829592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i3t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i3t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i3t1 " "Found entity 1: altsyncram_i3t1" {  } { { "db/altsyncram_i3t1.tdf" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/altsyncram_i3t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184829667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184829667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i3t1 squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_i3t1:auto_generated " "Elaborating entity \"altsyncram_i3t1\" for hierarchy \"squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_i3t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/media/kasia/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squares_pll_0 squares:mysquares\|squares_pll_0:pll_0 " "Elaborating entity \"squares_pll_0\" for hierarchy \"squares:mysquares\|squares_pll_0:pll_0\"" {  } { { "db/ip/squares/squares.v" "pll_0" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/squares/submodules/squares_pll_0.v" "altera_pll_i" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829700 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640184829705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/squares/submodules/squares_pll_0.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829706 ""}  } { { "db/ip/squares/submodules/squares_pll_0.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640184829706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squares_video_pll_0 squares:mysquares\|squares_video_pll_0:video_pll_0 " "Elaborating entity \"squares_video_pll_0\" for hierarchy \"squares:mysquares\|squares_video_pll_0:video_pll_0\"" {  } { { "db/ip/squares/squares.v" "video_pll_0" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squares_video_pll_0_video_pll squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll " "Elaborating entity \"squares_video_pll_0_video_pll\" for hierarchy \"squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\"" {  } { { "db/ip/squares/submodules/squares_video_pll_0.v" "video_pll" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/squares/submodules/squares_video_pll_0_video_pll.v" "altera_pll_i" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829716 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640184829724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/squares/submodules/squares_video_pll_0_video_pll.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 33.000000 MHz " "Parameter \"output_clock_frequency2\" = \"33.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184829725 ""}  } { { "db/ip/squares/submodules/squares_video_pll_0_video_pll.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640184829725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal squares:mysquares\|squares_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"squares:mysquares\|squares_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "db/ip/squares/submodules/squares_video_pll_0.v" "reset_from_locked" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squares_video_vga_controller_0 squares:mysquares\|squares_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"squares_video_vga_controller_0\" for hierarchy \"squares:mysquares\|squares_video_vga_controller_0:video_vga_controller_0\"" {  } { { "db/ip/squares/squares.v" "video_vga_controller_0" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing squares:mysquares\|squares_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"squares:mysquares\|squares_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "db/ip/squares/submodules/squares_video_vga_controller_0.v" "VGA_Timing" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184829747 "|Squares|squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184829747 "|Squares|squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squares_mm_interconnect_0 squares:mysquares\|squares_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"squares_mm_interconnect_0\" for hierarchy \"squares:mysquares\|squares_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/squares/squares.v" "mm_interconnect_0" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator squares:mysquares\|squares_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:coordinator_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"squares:mysquares\|squares_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:coordinator_0_avalon_master_translator\"" {  } { { "db/ip/squares/submodules/squares_mm_interconnect_0.v" "coordinator_0_avalon_master_translator" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_mm_interconnect_0.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator squares:mysquares\|squares_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"squares:mysquares\|squares_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/squares/submodules/squares_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_mm_interconnect_0.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller squares:mysquares\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"squares:mysquares\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/squares/squares.v" "rst_controller" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer squares:mysquares\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"squares:mysquares\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/squares/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer squares:mysquares\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"squares:mysquares\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/squares/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184829766 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "/media/kasia/fpga/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "db/ip/squares/submodules/squares_video_pll_0_video_pll.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0_video_pll.v" 91 0 0 } } { "db/ip/squares/submodules/squares_video_pll_0.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0.v" 25 0 0 } } { "db/ip/squares/squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v" 95 0 0 } } { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184830103 "|Squares|squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1640184830103 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1640184830103 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1640184830854 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640184830884 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640184830884 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640184830884 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640184830884 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1640184830884 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184831452 "|Squares|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184831452 "|Squares|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184831452 "|Squares|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184831452 "|Squares|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184831452 "|Squares|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184831452 "|Squares|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184831452 "|Squares|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184831452 "|Squares|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184831452 "|Squares|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184831452 "|Squares|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184831452 "|Squares|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184831452 "|Squares|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184831452 "|Squares|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184831452 "|Squares|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184831452 "|Squares|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184831452 "|Squares|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184831452 "|Squares|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184831452 "|Squares|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184831452 "|Squares|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640184831452 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640184831574 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1640184832077 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.map.smsg " "Generated suppressed messages file /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184832131 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 3 0 0 " "Adding 7 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640184832377 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184832377 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1640184832452 ""}  } { { "altera_pll.v" "" { Text "/media/kasia/fpga/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1640184832452 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1640184832488 ""}  } { { "altera_pll.v" "" { Text "/media/kasia/fpga/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1640184832488 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1640184832488 ""}  } { { "altera_pll.v" "" { Text "/media/kasia/fpga/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1640184832488 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1640184832523 ""}  } { { "altera_pll.v" "" { Text "/media/kasia/fpga/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1640184832523 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184832616 "|Squares|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184832616 "|Squares|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184832616 "|Squares|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184832616 "|Squares|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184832616 "|Squares|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184832616 "|Squares|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184832616 "|Squares|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184832616 "|Squares|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184832616 "|Squares|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184832616 "|Squares|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184832616 "|Squares|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184832616 "|Squares|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184832616 "|Squares|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184832616 "|Squares|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184832616 "|Squares|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184832616 "|Squares|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184832616 "|Squares|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1640184832616 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "861 " "Implemented 861 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640184832621 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640184832621 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1640184832621 ""} { "Info" "ICUT_CUT_TM_LCELLS" "739 " "Implemented 739 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640184832621 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1640184832621 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1640184832621 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640184832621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1034 " "Peak virtual memory: 1034 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640184832654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 15:53:52 2021 " "Processing ended: Wed Dec 22 15:53:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640184832654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640184832654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640184832654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184832654 ""}
