|alu_32
A[0] => A[0].IN8
A[1] => A[1].IN8
A[2] => A[2].IN8
A[3] => A[3].IN8
A[4] => A[4].IN8
A[5] => A[5].IN8
A[6] => A[6].IN8
A[7] => A[7].IN8
A[8] => A[8].IN8
A[9] => A[9].IN8
A[10] => A[10].IN8
A[11] => A[11].IN8
A[12] => A[12].IN8
A[13] => A[13].IN8
A[14] => A[14].IN8
A[15] => A[15].IN8
A[16] => A[16].IN8
A[17] => A[17].IN8
A[18] => A[18].IN8
A[19] => A[19].IN8
A[20] => A[20].IN8
A[21] => A[21].IN8
A[22] => A[22].IN8
A[23] => A[23].IN8
A[24] => A[24].IN8
A[25] => A[25].IN8
A[26] => A[26].IN8
A[27] => A[27].IN8
A[28] => A[28].IN8
A[29] => A[29].IN8
A[30] => A[30].IN8
A[31] => A[31].IN8
B[0] => B[0].IN8
B[1] => B[1].IN8
B[2] => B[2].IN8
B[3] => B[3].IN8
B[4] => B[4].IN8
B[5] => B[5].IN8
B[6] => B[6].IN8
B[7] => B[7].IN8
B[8] => B[8].IN8
B[9] => B[9].IN8
B[10] => B[10].IN8
B[11] => B[11].IN8
B[12] => B[12].IN8
B[13] => B[13].IN8
B[14] => B[14].IN8
B[15] => B[15].IN8
B[16] => B[16].IN8
B[17] => B[17].IN8
B[18] => B[18].IN8
B[19] => B[19].IN8
B[20] => B[20].IN8
B[21] => B[21].IN8
B[22] => B[22].IN8
B[23] => B[23].IN8
B[24] => B[24].IN8
B[25] => B[25].IN8
B[26] => B[26].IN8
B[27] => B[27].IN8
B[28] => B[28].IN8
B[29] => B[29].IN8
B[30] => B[30].IN8
B[31] => B[31].IN8
Aluop[0] => Aluop[0].IN2
Aluop[1] => Aluop[1].IN3
Aluop[2] => Aluop[2].IN1
clk => clk.IN1
reset => reset.IN1
result[0] << mux_32:r9.port9
result[1] << mux_32:r9.port9
result[2] << mux_32:r9.port9
result[3] << mux_32:r9.port9
result[4] << mux_32:r9.port9
result[5] << mux_32:r9.port9
result[6] << mux_32:r9.port9
result[7] << mux_32:r9.port9
result[8] << mux_32:r9.port9
result[9] << mux_32:r9.port9
result[10] << mux_32:r9.port9
result[11] << mux_32:r9.port9
result[12] << mux_32:r9.port9
result[13] << mux_32:r9.port9
result[14] << mux_32:r9.port9
result[15] << mux_32:r9.port9
result[16] << mux_32:r9.port9
result[17] << mux_32:r9.port9
result[18] << mux_32:r9.port9
result[19] << mux_32:r9.port9
result[20] << mux_32:r9.port9
result[21] << mux_32:r9.port9
result[22] << mux_32:r9.port9
result[23] << mux_32:r9.port9
result[24] << mux_32:r9.port9
result[25] << mux_32:r9.port9
result[26] << mux_32:r9.port9
result[27] << mux_32:r9.port9
result[28] << mux_32:r9.port9
result[29] << mux_32:r9.port9
result[30] << mux_32:r9.port9
result[31] << mux_32:r9.port9


|alu_32|adder_32bit:r1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
result[0] <= adder_16bit:a0.port5
result[1] <= adder_16bit:a0.port5
result[2] <= adder_16bit:a0.port5
result[3] <= adder_16bit:a0.port5
result[4] <= adder_16bit:a0.port5
result[5] <= adder_16bit:a0.port5
result[6] <= adder_16bit:a0.port5
result[7] <= adder_16bit:a0.port5
result[8] <= adder_16bit:a0.port5
result[9] <= adder_16bit:a0.port5
result[10] <= adder_16bit:a0.port5
result[11] <= adder_16bit:a0.port5
result[12] <= adder_16bit:a0.port5
result[13] <= adder_16bit:a0.port5
result[14] <= adder_16bit:a0.port5
result[15] <= adder_16bit:a0.port5
result[16] <= adder_16bit:a1.port5
result[17] <= adder_16bit:a1.port5
result[18] <= adder_16bit:a1.port5
result[19] <= adder_16bit:a1.port5
result[20] <= adder_16bit:a1.port5
result[21] <= adder_16bit:a1.port5
result[22] <= adder_16bit:a1.port5
result[23] <= adder_16bit:a1.port5
result[24] <= adder_16bit:a1.port5
result[25] <= adder_16bit:a1.port5
result[26] <= adder_16bit:a1.port5
result[27] <= adder_16bit:a1.port5
result[28] <= adder_16bit:a1.port5
result[29] <= adder_16bit:a1.port5
result[30] <= adder_16bit:a1.port5
result[31] <= adder_16bit:a1.port5


|alu_32|adder_32bit:r1|adder_16bit:a0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN3
P15 <= and_4bit:and8.port0
G15 <= or_4bit:or4.port0
result[0] <= adder_4bit:a0.port5
result[1] <= adder_4bit:a0.port5
result[2] <= adder_4bit:a0.port5
result[3] <= adder_4bit:a0.port5
result[4] <= adder_4bit:a1.port5
result[5] <= adder_4bit:a1.port5
result[6] <= adder_4bit:a1.port5
result[7] <= adder_4bit:a1.port5
result[8] <= adder_4bit:a2.port5
result[9] <= adder_4bit:a2.port5
result[10] <= adder_4bit:a2.port5
result[11] <= adder_4bit:a2.port5
result[12] <= adder_4bit:a3.port5
result[13] <= adder_4bit:a3.port5
result[14] <= adder_4bit:a3.port5
result[15] <= adder_4bit:a3.port5
result[16] <= <GND>


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a0
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a0|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a0|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a0|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a0|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a0|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a0|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a0|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a0|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a0|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a0|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a0|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a1
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a1|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a1|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a1|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a1|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a1|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a1|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a1|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a1|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a1|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a1|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a1|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|and_3bit:and2
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|or_3bit:or2
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a2
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a2|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a2|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a2|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a2|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a2|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a2|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a2|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a2|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a2|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a2|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a2|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|and_4bit:and5
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|or_4bit:or3
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a3
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a3|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a3|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a3|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a3|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a3|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a3|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a3|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a3|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a3|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a3|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|adder_4bit:a3|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|and_4bit:and9
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|and_3bit:and10
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a0|or_4bit:or4
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN3
P15 <= and_4bit:and8.port0
G15 <= or_4bit:or4.port0
result[0] <= adder_4bit:a0.port5
result[1] <= adder_4bit:a0.port5
result[2] <= adder_4bit:a0.port5
result[3] <= adder_4bit:a0.port5
result[4] <= adder_4bit:a1.port5
result[5] <= adder_4bit:a1.port5
result[6] <= adder_4bit:a1.port5
result[7] <= adder_4bit:a1.port5
result[8] <= adder_4bit:a2.port5
result[9] <= adder_4bit:a2.port5
result[10] <= adder_4bit:a2.port5
result[11] <= adder_4bit:a2.port5
result[12] <= adder_4bit:a3.port5
result[13] <= adder_4bit:a3.port5
result[14] <= adder_4bit:a3.port5
result[15] <= adder_4bit:a3.port5
result[16] <= <GND>


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a0
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a0|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a0|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a0|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a0|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a0|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a0|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a0|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a0|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a0|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a0|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a0|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a1
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a1|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a1|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a1|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a1|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a1|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a1|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a1|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a1|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a1|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a1|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a1|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|and_3bit:and2
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|or_3bit:or2
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a2
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a2|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a2|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a2|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a2|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a2|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a2|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a2|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a2|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a2|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a2|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a2|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|and_4bit:and5
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|or_4bit:or3
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a3
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a3|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a3|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a3|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a3|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a3|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a3|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a3|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a3|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a3|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a3|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|adder_4bit:a3|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|and_4bit:and9
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|and_3bit:and10
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|adder_32bit:r1|adder_16bit:a1|or_4bit:or4
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|LessThan32Bit:r2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
aluop => aluop.IN1
result[0] <= and_32bit_to_1bit:and1.port0
result[1] <= and_32bit_to_1bit:and1.port0
result[2] <= and_32bit_to_1bit:and1.port0
result[3] <= and_32bit_to_1bit:and1.port0
result[4] <= and_32bit_to_1bit:and1.port0
result[5] <= and_32bit_to_1bit:and1.port0
result[6] <= and_32bit_to_1bit:and1.port0
result[7] <= and_32bit_to_1bit:and1.port0
result[8] <= and_32bit_to_1bit:and1.port0
result[9] <= and_32bit_to_1bit:and1.port0
result[10] <= and_32bit_to_1bit:and1.port0
result[11] <= and_32bit_to_1bit:and1.port0
result[12] <= and_32bit_to_1bit:and1.port0
result[13] <= and_32bit_to_1bit:and1.port0
result[14] <= and_32bit_to_1bit:and1.port0
result[15] <= and_32bit_to_1bit:and1.port0
result[16] <= and_32bit_to_1bit:and1.port0
result[17] <= and_32bit_to_1bit:and1.port0
result[18] <= and_32bit_to_1bit:and1.port0
result[19] <= and_32bit_to_1bit:and1.port0
result[20] <= and_32bit_to_1bit:and1.port0
result[21] <= and_32bit_to_1bit:and1.port0
result[22] <= and_32bit_to_1bit:and1.port0
result[23] <= and_32bit_to_1bit:and1.port0
result[24] <= and_32bit_to_1bit:and1.port0
result[25] <= and_32bit_to_1bit:and1.port0
result[26] <= and_32bit_to_1bit:and1.port0
result[27] <= and_32bit_to_1bit:and1.port0
result[28] <= and_32bit_to_1bit:and1.port0
result[29] <= and_32bit_to_1bit:and1.port0
result[30] <= and_32bit_to_1bit:and1.port0
result[31] <= and_32bit_to_1bit:and1.port0


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
aluop => aluop.IN2
result[0] <= adder_32bit:adder1.port3
result[1] <= adder_32bit:adder1.port3
result[2] <= adder_32bit:adder1.port3
result[3] <= adder_32bit:adder1.port3
result[4] <= adder_32bit:adder1.port3
result[5] <= adder_32bit:adder1.port3
result[6] <= adder_32bit:adder1.port3
result[7] <= adder_32bit:adder1.port3
result[8] <= adder_32bit:adder1.port3
result[9] <= adder_32bit:adder1.port3
result[10] <= adder_32bit:adder1.port3
result[11] <= adder_32bit:adder1.port3
result[12] <= adder_32bit:adder1.port3
result[13] <= adder_32bit:adder1.port3
result[14] <= adder_32bit:adder1.port3
result[15] <= adder_32bit:adder1.port3
result[16] <= adder_32bit:adder1.port3
result[17] <= adder_32bit:adder1.port3
result[18] <= adder_32bit:adder1.port3
result[19] <= adder_32bit:adder1.port3
result[20] <= adder_32bit:adder1.port3
result[21] <= adder_32bit:adder1.port3
result[22] <= adder_32bit:adder1.port3
result[23] <= adder_32bit:adder1.port3
result[24] <= adder_32bit:adder1.port3
result[25] <= adder_32bit:adder1.port3
result[26] <= adder_32bit:adder1.port3
result[27] <= adder_32bit:adder1.port3
result[28] <= adder_32bit:adder1.port3
result[29] <= adder_32bit:adder1.port3
result[30] <= adder_32bit:adder1.port3
result[31] <= adder_32bit:adder1.port3


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|xor_32bit_to_1bit:xor1
a[0] => x0.IN0
a[1] => x1.IN0
a[2] => x2.IN0
a[3] => x3.IN0
a[4] => x4.IN0
a[5] => x5.IN0
a[6] => x6.IN0
a[7] => x7.IN0
a[8] => x8.IN0
a[9] => x9.IN0
a[10] => x10.IN0
a[11] => x11.IN0
a[12] => x12.IN0
a[13] => x13.IN0
a[14] => x14.IN0
a[15] => x15.IN0
a[16] => x16.IN0
a[17] => x17.IN0
a[18] => x18.IN0
a[19] => x19.IN0
a[20] => x20.IN0
a[21] => x21.IN0
a[22] => x22.IN0
a[23] => x23.IN0
a[24] => x24.IN0
a[25] => x25.IN0
a[26] => x26.IN0
a[27] => x27.IN0
a[28] => x28.IN0
a[29] => x29.IN0
a[30] => x30.IN0
a[31] => x31.IN0
b => x0.IN1
b => x1.IN1
b => x2.IN1
b => x3.IN1
b => x4.IN1
b => x5.IN1
b => x6.IN1
b => x7.IN1
b => x8.IN1
b => x9.IN1
b => x10.IN1
b => x11.IN1
b => x12.IN1
b => x13.IN1
b => x14.IN1
b => x15.IN1
b => x16.IN1
b => x17.IN1
b => x18.IN1
b => x19.IN1
b => x20.IN1
b => x21.IN1
b => x22.IN1
b => x23.IN1
b => x24.IN1
b => x25.IN1
b => x26.IN1
b => x27.IN1
b => x28.IN1
b => x29.IN1
b => x30.IN1
b => x31.IN1
result[0] <= x0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= x1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= x2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= x3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= x4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= x5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= x6.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= x7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= x8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= x9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= x10.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= x11.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= x12.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= x13.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= x14.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= x15.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= x16.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= x17.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= x18.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= x19.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= x20.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= x21.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= x22.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= x23.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= x24.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= x25.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= x26.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= x27.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= x28.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= x29.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= x30.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= x31.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
result[0] <= adder_16bit:a0.port5
result[1] <= adder_16bit:a0.port5
result[2] <= adder_16bit:a0.port5
result[3] <= adder_16bit:a0.port5
result[4] <= adder_16bit:a0.port5
result[5] <= adder_16bit:a0.port5
result[6] <= adder_16bit:a0.port5
result[7] <= adder_16bit:a0.port5
result[8] <= adder_16bit:a0.port5
result[9] <= adder_16bit:a0.port5
result[10] <= adder_16bit:a0.port5
result[11] <= adder_16bit:a0.port5
result[12] <= adder_16bit:a0.port5
result[13] <= adder_16bit:a0.port5
result[14] <= adder_16bit:a0.port5
result[15] <= adder_16bit:a0.port5
result[16] <= adder_16bit:a1.port5
result[17] <= adder_16bit:a1.port5
result[18] <= adder_16bit:a1.port5
result[19] <= adder_16bit:a1.port5
result[20] <= adder_16bit:a1.port5
result[21] <= adder_16bit:a1.port5
result[22] <= adder_16bit:a1.port5
result[23] <= adder_16bit:a1.port5
result[24] <= adder_16bit:a1.port5
result[25] <= adder_16bit:a1.port5
result[26] <= adder_16bit:a1.port5
result[27] <= adder_16bit:a1.port5
result[28] <= adder_16bit:a1.port5
result[29] <= adder_16bit:a1.port5
result[30] <= adder_16bit:a1.port5
result[31] <= adder_16bit:a1.port5


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN3
P15 <= and_4bit:and8.port0
G15 <= or_4bit:or4.port0
result[0] <= adder_4bit:a0.port5
result[1] <= adder_4bit:a0.port5
result[2] <= adder_4bit:a0.port5
result[3] <= adder_4bit:a0.port5
result[4] <= adder_4bit:a1.port5
result[5] <= adder_4bit:a1.port5
result[6] <= adder_4bit:a1.port5
result[7] <= adder_4bit:a1.port5
result[8] <= adder_4bit:a2.port5
result[9] <= adder_4bit:a2.port5
result[10] <= adder_4bit:a2.port5
result[11] <= adder_4bit:a2.port5
result[12] <= adder_4bit:a3.port5
result[13] <= adder_4bit:a3.port5
result[14] <= adder_4bit:a3.port5
result[15] <= adder_4bit:a3.port5
result[16] <= <GND>


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|and_3bit:and2
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|or_3bit:or2
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|and_4bit:and5
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|or_4bit:or3
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|and_4bit:and9
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|and_3bit:and10
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|or_4bit:or4
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN3
P15 <= and_4bit:and8.port0
G15 <= or_4bit:or4.port0
result[0] <= adder_4bit:a0.port5
result[1] <= adder_4bit:a0.port5
result[2] <= adder_4bit:a0.port5
result[3] <= adder_4bit:a0.port5
result[4] <= adder_4bit:a1.port5
result[5] <= adder_4bit:a1.port5
result[6] <= adder_4bit:a1.port5
result[7] <= adder_4bit:a1.port5
result[8] <= adder_4bit:a2.port5
result[9] <= adder_4bit:a2.port5
result[10] <= adder_4bit:a2.port5
result[11] <= adder_4bit:a2.port5
result[12] <= adder_4bit:a3.port5
result[13] <= adder_4bit:a3.port5
result[14] <= adder_4bit:a3.port5
result[15] <= adder_4bit:a3.port5
result[16] <= <GND>


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|and_3bit:and2
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|or_3bit:or2
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|and_4bit:and5
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|or_4bit:or3
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|and_4bit:and9
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|and_3bit:and10
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|LessThan32Bit:r2|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|or_4bit:or4
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|LessThan32Bit:r2|and_32bit_to_1bit:and1
result[0] <= b.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>
b => result[0].DATAIN


|alu_32|sub_add_32bit:r3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
aluop => aluop.IN2
result[0] <= adder_32bit:adder1.port3
result[1] <= adder_32bit:adder1.port3
result[2] <= adder_32bit:adder1.port3
result[3] <= adder_32bit:adder1.port3
result[4] <= adder_32bit:adder1.port3
result[5] <= adder_32bit:adder1.port3
result[6] <= adder_32bit:adder1.port3
result[7] <= adder_32bit:adder1.port3
result[8] <= adder_32bit:adder1.port3
result[9] <= adder_32bit:adder1.port3
result[10] <= adder_32bit:adder1.port3
result[11] <= adder_32bit:adder1.port3
result[12] <= adder_32bit:adder1.port3
result[13] <= adder_32bit:adder1.port3
result[14] <= adder_32bit:adder1.port3
result[15] <= adder_32bit:adder1.port3
result[16] <= adder_32bit:adder1.port3
result[17] <= adder_32bit:adder1.port3
result[18] <= adder_32bit:adder1.port3
result[19] <= adder_32bit:adder1.port3
result[20] <= adder_32bit:adder1.port3
result[21] <= adder_32bit:adder1.port3
result[22] <= adder_32bit:adder1.port3
result[23] <= adder_32bit:adder1.port3
result[24] <= adder_32bit:adder1.port3
result[25] <= adder_32bit:adder1.port3
result[26] <= adder_32bit:adder1.port3
result[27] <= adder_32bit:adder1.port3
result[28] <= adder_32bit:adder1.port3
result[29] <= adder_32bit:adder1.port3
result[30] <= adder_32bit:adder1.port3
result[31] <= adder_32bit:adder1.port3


|alu_32|sub_add_32bit:r3|xor_32bit_to_1bit:xor1
a[0] => x0.IN0
a[1] => x1.IN0
a[2] => x2.IN0
a[3] => x3.IN0
a[4] => x4.IN0
a[5] => x5.IN0
a[6] => x6.IN0
a[7] => x7.IN0
a[8] => x8.IN0
a[9] => x9.IN0
a[10] => x10.IN0
a[11] => x11.IN0
a[12] => x12.IN0
a[13] => x13.IN0
a[14] => x14.IN0
a[15] => x15.IN0
a[16] => x16.IN0
a[17] => x17.IN0
a[18] => x18.IN0
a[19] => x19.IN0
a[20] => x20.IN0
a[21] => x21.IN0
a[22] => x22.IN0
a[23] => x23.IN0
a[24] => x24.IN0
a[25] => x25.IN0
a[26] => x26.IN0
a[27] => x27.IN0
a[28] => x28.IN0
a[29] => x29.IN0
a[30] => x30.IN0
a[31] => x31.IN0
b => x0.IN1
b => x1.IN1
b => x2.IN1
b => x3.IN1
b => x4.IN1
b => x5.IN1
b => x6.IN1
b => x7.IN1
b => x8.IN1
b => x9.IN1
b => x10.IN1
b => x11.IN1
b => x12.IN1
b => x13.IN1
b => x14.IN1
b => x15.IN1
b => x16.IN1
b => x17.IN1
b => x18.IN1
b => x19.IN1
b => x20.IN1
b => x21.IN1
b => x22.IN1
b => x23.IN1
b => x24.IN1
b => x25.IN1
b => x26.IN1
b => x27.IN1
b => x28.IN1
b => x29.IN1
b => x30.IN1
b => x31.IN1
result[0] <= x0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= x1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= x2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= x3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= x4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= x5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= x6.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= x7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= x8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= x9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= x10.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= x11.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= x12.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= x13.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= x14.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= x15.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= x16.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= x17.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= x18.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= x19.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= x20.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= x21.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= x22.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= x23.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= x24.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= x25.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= x26.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= x27.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= x28.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= x29.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= x30.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= x31.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|sub_add_32bit:r3|adder_32bit:adder1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
result[0] <= adder_16bit:a0.port5
result[1] <= adder_16bit:a0.port5
result[2] <= adder_16bit:a0.port5
result[3] <= adder_16bit:a0.port5
result[4] <= adder_16bit:a0.port5
result[5] <= adder_16bit:a0.port5
result[6] <= adder_16bit:a0.port5
result[7] <= adder_16bit:a0.port5
result[8] <= adder_16bit:a0.port5
result[9] <= adder_16bit:a0.port5
result[10] <= adder_16bit:a0.port5
result[11] <= adder_16bit:a0.port5
result[12] <= adder_16bit:a0.port5
result[13] <= adder_16bit:a0.port5
result[14] <= adder_16bit:a0.port5
result[15] <= adder_16bit:a0.port5
result[16] <= adder_16bit:a1.port5
result[17] <= adder_16bit:a1.port5
result[18] <= adder_16bit:a1.port5
result[19] <= adder_16bit:a1.port5
result[20] <= adder_16bit:a1.port5
result[21] <= adder_16bit:a1.port5
result[22] <= adder_16bit:a1.port5
result[23] <= adder_16bit:a1.port5
result[24] <= adder_16bit:a1.port5
result[25] <= adder_16bit:a1.port5
result[26] <= adder_16bit:a1.port5
result[27] <= adder_16bit:a1.port5
result[28] <= adder_16bit:a1.port5
result[29] <= adder_16bit:a1.port5
result[30] <= adder_16bit:a1.port5
result[31] <= adder_16bit:a1.port5


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN3
P15 <= and_4bit:and8.port0
G15 <= or_4bit:or4.port0
result[0] <= adder_4bit:a0.port5
result[1] <= adder_4bit:a0.port5
result[2] <= adder_4bit:a0.port5
result[3] <= adder_4bit:a0.port5
result[4] <= adder_4bit:a1.port5
result[5] <= adder_4bit:a1.port5
result[6] <= adder_4bit:a1.port5
result[7] <= adder_4bit:a1.port5
result[8] <= adder_4bit:a2.port5
result[9] <= adder_4bit:a2.port5
result[10] <= adder_4bit:a2.port5
result[11] <= adder_4bit:a2.port5
result[12] <= adder_4bit:a3.port5
result[13] <= adder_4bit:a3.port5
result[14] <= adder_4bit:a3.port5
result[15] <= adder_4bit:a3.port5
result[16] <= <GND>


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|and_3bit:and2
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|or_3bit:or2
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|and_4bit:and5
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|or_4bit:or3
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|and_4bit:and9
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|and_3bit:and10
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a0|or_4bit:or4
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN3
P15 <= and_4bit:and8.port0
G15 <= or_4bit:or4.port0
result[0] <= adder_4bit:a0.port5
result[1] <= adder_4bit:a0.port5
result[2] <= adder_4bit:a0.port5
result[3] <= adder_4bit:a0.port5
result[4] <= adder_4bit:a1.port5
result[5] <= adder_4bit:a1.port5
result[6] <= adder_4bit:a1.port5
result[7] <= adder_4bit:a1.port5
result[8] <= adder_4bit:a2.port5
result[9] <= adder_4bit:a2.port5
result[10] <= adder_4bit:a2.port5
result[11] <= adder_4bit:a2.port5
result[12] <= adder_4bit:a3.port5
result[13] <= adder_4bit:a3.port5
result[14] <= adder_4bit:a3.port5
result[15] <= adder_4bit:a3.port5
result[16] <= <GND>


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|and_3bit:and2
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|or_3bit:or2
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|and_4bit:and5
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|or_4bit:or3
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|and_4bit:and9
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|and_3bit:and10
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|sub_add_32bit:r3|adder_32bit:adder1|adder_16bit:a1|or_4bit:or4
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|xor_32bit:r4
a[0] => x0.IN0
a[1] => x1.IN0
a[2] => x2.IN0
a[3] => x3.IN0
a[4] => x4.IN0
a[5] => x5.IN0
a[6] => x6.IN0
a[7] => x7.IN0
a[8] => x8.IN0
a[9] => x9.IN0
a[10] => x10.IN0
a[11] => x11.IN0
a[12] => x12.IN0
a[13] => x13.IN0
a[14] => x14.IN0
a[15] => x15.IN0
a[16] => x16.IN0
a[17] => x17.IN0
a[18] => x18.IN0
a[19] => x19.IN0
a[20] => x20.IN0
a[21] => x21.IN0
a[22] => x22.IN0
a[23] => x23.IN0
a[24] => x24.IN0
a[25] => x25.IN0
a[26] => x26.IN0
a[27] => x27.IN0
a[28] => x28.IN0
a[29] => x29.IN0
a[30] => x30.IN0
a[31] => x31.IN0
b[0] => x0.IN1
b[1] => x1.IN1
b[2] => x2.IN1
b[3] => x3.IN1
b[4] => x4.IN1
b[5] => x5.IN1
b[6] => x6.IN1
b[7] => x7.IN1
b[8] => x8.IN1
b[9] => x9.IN1
b[10] => x10.IN1
b[11] => x11.IN1
b[12] => x12.IN1
b[13] => x13.IN1
b[14] => x14.IN1
b[15] => x15.IN1
b[16] => x16.IN1
b[17] => x17.IN1
b[18] => x18.IN1
b[19] => x19.IN1
b[20] => x20.IN1
b[21] => x21.IN1
b[22] => x22.IN1
b[23] => x23.IN1
b[24] => x24.IN1
b[25] => x25.IN1
b[26] => x26.IN1
b[27] => x27.IN1
b[28] => x28.IN1
b[29] => x29.IN1
b[30] => x30.IN1
b[31] => x31.IN1
result[0] <= x0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= x1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= x2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= x3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= x4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= x5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= x6.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= x7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= x8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= x9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= x10.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= x11.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= x12.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= x13.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= x14.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= x15.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= x16.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= x17.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= x18.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= x19.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= x20.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= x21.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= x22.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= x23.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= x24.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= x25.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= x26.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= x27.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= x28.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= x29.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= x30.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= x31.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|nor_32bit:r5
a[0] => n0.IN0
a[1] => n1.IN0
a[2] => n2.IN0
a[3] => n3.IN0
a[4] => n4.IN0
a[5] => n5.IN0
a[6] => n6.IN0
a[7] => n7.IN0
a[8] => n8.IN0
a[9] => n9.IN0
a[10] => n10.IN0
a[11] => n11.IN0
a[12] => n12.IN0
a[13] => n13.IN0
a[14] => n14.IN0
a[15] => n15.IN0
a[16] => n16.IN0
a[17] => n17.IN0
a[18] => n18.IN0
a[19] => n19.IN0
a[20] => n20.IN0
a[21] => n21.IN0
a[22] => n22.IN0
a[23] => n23.IN0
a[24] => n24.IN0
a[25] => n25.IN0
a[26] => n26.IN0
a[27] => n27.IN0
a[28] => n28.IN0
a[29] => n29.IN0
a[30] => n30.IN0
a[31] => n31.IN0
b[0] => n0.IN1
b[1] => n1.IN1
b[2] => n2.IN1
b[3] => n3.IN1
b[4] => n4.IN1
b[5] => n5.IN1
b[6] => n6.IN1
b[7] => n7.IN1
b[8] => n8.IN1
b[9] => n9.IN1
b[10] => n10.IN1
b[11] => n11.IN1
b[12] => n12.IN1
b[13] => n13.IN1
b[14] => n14.IN1
b[15] => n15.IN1
b[16] => n16.IN1
b[17] => n17.IN1
b[18] => n18.IN1
b[19] => n19.IN1
b[20] => n20.IN1
b[21] => n21.IN1
b[22] => n22.IN1
b[23] => n23.IN1
b[24] => n24.IN1
b[25] => n25.IN1
b[26] => n26.IN1
b[27] => n27.IN1
b[28] => n28.IN1
b[29] => n29.IN1
b[30] => n30.IN1
b[31] => n31.IN1
result[0] <= n0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= n1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= n2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= n3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= n4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= n5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= n6.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= n7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= n8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= n9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= n10.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= n11.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= n12.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= n13.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= n14.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= n15.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= n16.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= n17.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= n18.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= n19.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= n20.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= n21.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= n22.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= n23.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= n24.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= n25.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= n26.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= n27.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= n28.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= n29.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= n30.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= n31.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|and_32bit:r6
a[0] => a0.IN0
a[1] => a1.IN0
a[2] => a2.IN0
a[3] => a3.IN0
a[4] => a4.IN0
a[5] => a5.IN0
a[6] => a6.IN0
a[7] => a7.IN0
a[8] => a8.IN0
a[9] => a9.IN0
a[10] => a10.IN0
a[11] => a11.IN0
a[12] => a12.IN0
a[13] => a13.IN0
a[14] => a14.IN0
a[15] => a15.IN0
a[16] => a16.IN0
a[17] => a17.IN0
a[18] => a18.IN0
a[19] => a19.IN0
a[20] => a20.IN0
a[21] => a21.IN0
a[22] => a22.IN0
a[23] => a23.IN0
a[24] => a24.IN0
a[25] => a25.IN0
a[26] => a26.IN0
a[27] => a27.IN0
a[28] => a28.IN0
a[29] => a29.IN0
a[30] => a30.IN0
a[31] => a31.IN0
b[0] => a0.IN1
b[1] => a1.IN1
b[2] => a2.IN1
b[3] => a3.IN1
b[4] => a4.IN1
b[5] => a5.IN1
b[6] => a6.IN1
b[7] => a7.IN1
b[8] => a8.IN1
b[9] => a9.IN1
b[10] => a10.IN1
b[11] => a11.IN1
b[12] => a12.IN1
b[13] => a13.IN1
b[14] => a14.IN1
b[15] => a15.IN1
b[16] => a16.IN1
b[17] => a17.IN1
b[18] => a18.IN1
b[19] => a19.IN1
b[20] => a20.IN1
b[21] => a21.IN1
b[22] => a22.IN1
b[23] => a23.IN1
b[24] => a24.IN1
b[25] => a25.IN1
b[26] => a26.IN1
b[27] => a27.IN1
b[28] => a28.IN1
b[29] => a29.IN1
b[30] => a30.IN1
b[31] => a31.IN1
result[0] <= a0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= a1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= a2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= a3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= a4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= a5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= a6.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= a7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= a8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= a9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= a10.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= a11.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= a12.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= a13.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= a14.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= a15.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= a16.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= a17.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= a18.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= a19.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= a20.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= a21.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= a22.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= a23.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= a24.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= a25.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= a26.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= a27.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= a28.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= a29.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= a30.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= a31.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|or_32bit:r7
a[0] => o0.IN0
a[1] => o1.IN0
a[2] => o2.IN0
a[3] => o3.IN0
a[4] => o4.IN0
a[5] => o5.IN0
a[6] => o6.IN0
a[7] => o7.IN0
a[8] => o8.IN0
a[9] => o9.IN0
a[10] => o10.IN0
a[11] => o11.IN0
a[12] => o12.IN0
a[13] => o13.IN0
a[14] => o14.IN0
a[15] => o15.IN0
a[16] => o16.IN0
a[17] => o17.IN0
a[18] => o18.IN0
a[19] => o19.IN0
a[20] => o20.IN0
a[21] => o21.IN0
a[22] => o22.IN0
a[23] => o23.IN0
a[24] => o24.IN0
a[25] => o25.IN0
a[26] => o26.IN0
a[27] => o27.IN0
a[28] => o28.IN0
a[29] => o29.IN0
a[30] => o30.IN0
a[31] => o31.IN0
b[0] => o0.IN1
b[1] => o1.IN1
b[2] => o2.IN1
b[3] => o3.IN1
b[4] => o4.IN1
b[5] => o5.IN1
b[6] => o6.IN1
b[7] => o7.IN1
b[8] => o8.IN1
b[9] => o9.IN1
b[10] => o10.IN1
b[11] => o11.IN1
b[12] => o12.IN1
b[13] => o13.IN1
b[14] => o14.IN1
b[15] => o15.IN1
b[16] => o16.IN1
b[17] => o17.IN1
b[18] => o18.IN1
b[19] => o19.IN1
b[20] => o20.IN1
b[21] => o21.IN1
b[22] => o22.IN1
b[23] => o23.IN1
b[24] => o24.IN1
b[25] => o25.IN1
b[26] => o26.IN1
b[27] => o27.IN1
b[28] => o28.IN1
b[29] => o29.IN1
b[30] => o30.IN1
b[31] => o31.IN1
result[0] <= o0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= o1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= o2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= o3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= o4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= o5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= o6.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= o7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= o8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= o9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= o10.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= o11.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= o12.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= o13.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= o14.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= o15.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= o16.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= o17.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= o18.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= o19.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= o20.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= o21.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= o22.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= o23.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= o24.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= o25.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= o26.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= o27.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= o28.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= o29.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= o30.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= o31.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mod:r8
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
CLK => CLK.IN2
reset => reset.IN1
result[0] <= mod_dp:dp1.port6
result[1] <= mod_dp:dp1.port6
result[2] <= mod_dp:dp1.port6
result[3] <= mod_dp:dp1.port6
result[4] <= mod_dp:dp1.port6
result[5] <= mod_dp:dp1.port6
result[6] <= mod_dp:dp1.port6
result[7] <= mod_dp:dp1.port6
result[8] <= mod_dp:dp1.port6
result[9] <= mod_dp:dp1.port6
result[10] <= mod_dp:dp1.port6
result[11] <= mod_dp:dp1.port6
result[12] <= mod_dp:dp1.port6
result[13] <= mod_dp:dp1.port6
result[14] <= mod_dp:dp1.port6
result[15] <= mod_dp:dp1.port6
result[16] <= mod_dp:dp1.port6
result[17] <= mod_dp:dp1.port6
result[18] <= mod_dp:dp1.port6
result[19] <= mod_dp:dp1.port6
result[20] <= mod_dp:dp1.port6
result[21] <= mod_dp:dp1.port6
result[22] <= mod_dp:dp1.port6
result[23] <= mod_dp:dp1.port6
result[24] <= mod_dp:dp1.port6
result[25] <= mod_dp:dp1.port6
result[26] <= mod_dp:dp1.port6
result[27] <= mod_dp:dp1.port6
result[28] <= mod_dp:dp1.port6
result[29] <= mod_dp:dp1.port6
result[30] <= mod_dp:dp1.port6
result[31] <= mod_dp:dp1.port6


|alu_32|mod:r8|mod_dp:dp1
we => temp[0].ENA
we => temp[1].ENA
we => temp[2].ENA
we => temp[3].ENA
we => temp[4].ENA
we => temp[5].ENA
we => temp[6].ENA
we => temp[7].ENA
we => temp[8].ENA
we => temp[9].ENA
we => temp[10].ENA
we => temp[11].ENA
we => temp[12].ENA
we => temp[13].ENA
we => temp[14].ENA
we => temp[15].ENA
we => temp[16].ENA
we => temp[17].ENA
we => temp[18].ENA
we => temp[19].ENA
we => temp[20].ENA
we => temp[21].ENA
we => temp[22].ENA
we => temp[23].ENA
we => temp[24].ENA
we => temp[25].ENA
we => temp[26].ENA
we => temp[27].ENA
we => temp[28].ENA
we => temp[29].ENA
we => temp[30].ENA
we => temp[31].ENA
re => result[0]$latch.LATCH_ENABLE
re => result[1]$latch.LATCH_ENABLE
re => result[2]$latch.LATCH_ENABLE
re => result[3]$latch.LATCH_ENABLE
re => result[4]$latch.LATCH_ENABLE
re => result[5]$latch.LATCH_ENABLE
re => result[6]$latch.LATCH_ENABLE
re => result[7]$latch.LATCH_ENABLE
re => result[8]$latch.LATCH_ENABLE
re => result[9]$latch.LATCH_ENABLE
re => result[10]$latch.LATCH_ENABLE
re => result[11]$latch.LATCH_ENABLE
re => result[12]$latch.LATCH_ENABLE
re => result[13]$latch.LATCH_ENABLE
re => result[14]$latch.LATCH_ENABLE
re => result[15]$latch.LATCH_ENABLE
re => result[16]$latch.LATCH_ENABLE
re => result[17]$latch.LATCH_ENABLE
re => result[18]$latch.LATCH_ENABLE
re => result[19]$latch.LATCH_ENABLE
re => result[20]$latch.LATCH_ENABLE
re => result[21]$latch.LATCH_ENABLE
re => result[22]$latch.LATCH_ENABLE
re => result[23]$latch.LATCH_ENABLE
re => result[24]$latch.LATCH_ENABLE
re => result[25]$latch.LATCH_ENABLE
re => result[26]$latch.LATCH_ENABLE
re => result[27]$latch.LATCH_ENABLE
re => result[28]$latch.LATCH_ENABLE
re => result[29]$latch.LATCH_ENABLE
re => result[30]$latch.LATCH_ENABLE
re => result[31]$latch.LATCH_ENABLE
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out1.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
s => mux_out2.OUTPUTSELECT
A[0] => mux_out1.DATAA
A[1] => mux_out1.DATAA
A[2] => mux_out1.DATAA
A[3] => mux_out1.DATAA
A[4] => mux_out1.DATAA
A[5] => mux_out1.DATAA
A[6] => mux_out1.DATAA
A[7] => mux_out1.DATAA
A[8] => mux_out1.DATAA
A[9] => mux_out1.DATAA
A[10] => mux_out1.DATAA
A[11] => mux_out1.DATAA
A[12] => mux_out1.DATAA
A[13] => mux_out1.DATAA
A[14] => mux_out1.DATAA
A[15] => mux_out1.DATAA
A[16] => mux_out1.DATAA
A[17] => mux_out1.DATAA
A[18] => mux_out1.DATAA
A[19] => mux_out1.DATAA
A[20] => mux_out1.DATAA
A[21] => mux_out1.DATAA
A[22] => mux_out1.DATAA
A[23] => mux_out1.DATAA
A[24] => mux_out1.DATAA
A[25] => mux_out1.DATAA
A[26] => mux_out1.DATAA
A[27] => mux_out1.DATAA
A[28] => mux_out1.DATAA
A[29] => mux_out1.DATAA
A[30] => mux_out1.DATAA
A[31] => mux_out1.DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
CLK => temp[0].CLK
CLK => temp[1].CLK
CLK => temp[2].CLK
CLK => temp[3].CLK
CLK => temp[4].CLK
CLK => temp[5].CLK
CLK => temp[6].CLK
CLK => temp[7].CLK
CLK => temp[8].CLK
CLK => temp[9].CLK
CLK => temp[10].CLK
CLK => temp[11].CLK
CLK => temp[12].CLK
CLK => temp[13].CLK
CLK => temp[14].CLK
CLK => temp[15].CLK
CLK => temp[16].CLK
CLK => temp[17].CLK
CLK => temp[18].CLK
CLK => temp[19].CLK
CLK => temp[20].CLK
CLK => temp[21].CLK
CLK => temp[22].CLK
CLK => temp[23].CLK
CLK => temp[24].CLK
CLK => temp[25].CLK
CLK => temp[26].CLK
CLK => temp[27].CLK
CLK => temp[28].CLK
CLK => temp[29].CLK
CLK => temp[30].CLK
CLK => temp[31].CLK
result[0] <= result[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
x <= comparator_32bit:com1.port2


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
aluop => aluop.IN2
result[0] <= adder_32bit:adder1.port3
result[1] <= adder_32bit:adder1.port3
result[2] <= adder_32bit:adder1.port3
result[3] <= adder_32bit:adder1.port3
result[4] <= adder_32bit:adder1.port3
result[5] <= adder_32bit:adder1.port3
result[6] <= adder_32bit:adder1.port3
result[7] <= adder_32bit:adder1.port3
result[8] <= adder_32bit:adder1.port3
result[9] <= adder_32bit:adder1.port3
result[10] <= adder_32bit:adder1.port3
result[11] <= adder_32bit:adder1.port3
result[12] <= adder_32bit:adder1.port3
result[13] <= adder_32bit:adder1.port3
result[14] <= adder_32bit:adder1.port3
result[15] <= adder_32bit:adder1.port3
result[16] <= adder_32bit:adder1.port3
result[17] <= adder_32bit:adder1.port3
result[18] <= adder_32bit:adder1.port3
result[19] <= adder_32bit:adder1.port3
result[20] <= adder_32bit:adder1.port3
result[21] <= adder_32bit:adder1.port3
result[22] <= adder_32bit:adder1.port3
result[23] <= adder_32bit:adder1.port3
result[24] <= adder_32bit:adder1.port3
result[25] <= adder_32bit:adder1.port3
result[26] <= adder_32bit:adder1.port3
result[27] <= adder_32bit:adder1.port3
result[28] <= adder_32bit:adder1.port3
result[29] <= adder_32bit:adder1.port3
result[30] <= adder_32bit:adder1.port3
result[31] <= adder_32bit:adder1.port3


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|xor_32bit_to_1bit:xor1
a[0] => x0.IN0
a[1] => x1.IN0
a[2] => x2.IN0
a[3] => x3.IN0
a[4] => x4.IN0
a[5] => x5.IN0
a[6] => x6.IN0
a[7] => x7.IN0
a[8] => x8.IN0
a[9] => x9.IN0
a[10] => x10.IN0
a[11] => x11.IN0
a[12] => x12.IN0
a[13] => x13.IN0
a[14] => x14.IN0
a[15] => x15.IN0
a[16] => x16.IN0
a[17] => x17.IN0
a[18] => x18.IN0
a[19] => x19.IN0
a[20] => x20.IN0
a[21] => x21.IN0
a[22] => x22.IN0
a[23] => x23.IN0
a[24] => x24.IN0
a[25] => x25.IN0
a[26] => x26.IN0
a[27] => x27.IN0
a[28] => x28.IN0
a[29] => x29.IN0
a[30] => x30.IN0
a[31] => x31.IN0
b => x0.IN1
b => x1.IN1
b => x2.IN1
b => x3.IN1
b => x4.IN1
b => x5.IN1
b => x6.IN1
b => x7.IN1
b => x8.IN1
b => x9.IN1
b => x10.IN1
b => x11.IN1
b => x12.IN1
b => x13.IN1
b => x14.IN1
b => x15.IN1
b => x16.IN1
b => x17.IN1
b => x18.IN1
b => x19.IN1
b => x20.IN1
b => x21.IN1
b => x22.IN1
b => x23.IN1
b => x24.IN1
b => x25.IN1
b => x26.IN1
b => x27.IN1
b => x28.IN1
b => x29.IN1
b => x30.IN1
b => x31.IN1
result[0] <= x0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= x1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= x2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= x3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= x4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= x5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= x6.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= x7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= x8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= x9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= x10.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= x11.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= x12.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= x13.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= x14.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= x15.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= x16.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= x17.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= x18.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= x19.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= x20.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= x21.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= x22.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= x23.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= x24.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= x25.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= x26.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= x27.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= x28.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= x29.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= x30.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= x31.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
result[0] <= adder_16bit:a0.port5
result[1] <= adder_16bit:a0.port5
result[2] <= adder_16bit:a0.port5
result[3] <= adder_16bit:a0.port5
result[4] <= adder_16bit:a0.port5
result[5] <= adder_16bit:a0.port5
result[6] <= adder_16bit:a0.port5
result[7] <= adder_16bit:a0.port5
result[8] <= adder_16bit:a0.port5
result[9] <= adder_16bit:a0.port5
result[10] <= adder_16bit:a0.port5
result[11] <= adder_16bit:a0.port5
result[12] <= adder_16bit:a0.port5
result[13] <= adder_16bit:a0.port5
result[14] <= adder_16bit:a0.port5
result[15] <= adder_16bit:a0.port5
result[16] <= adder_16bit:a1.port5
result[17] <= adder_16bit:a1.port5
result[18] <= adder_16bit:a1.port5
result[19] <= adder_16bit:a1.port5
result[20] <= adder_16bit:a1.port5
result[21] <= adder_16bit:a1.port5
result[22] <= adder_16bit:a1.port5
result[23] <= adder_16bit:a1.port5
result[24] <= adder_16bit:a1.port5
result[25] <= adder_16bit:a1.port5
result[26] <= adder_16bit:a1.port5
result[27] <= adder_16bit:a1.port5
result[28] <= adder_16bit:a1.port5
result[29] <= adder_16bit:a1.port5
result[30] <= adder_16bit:a1.port5
result[31] <= adder_16bit:a1.port5


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN3
P15 <= and_4bit:and8.port0
G15 <= or_4bit:or4.port0
result[0] <= adder_4bit:a0.port5
result[1] <= adder_4bit:a0.port5
result[2] <= adder_4bit:a0.port5
result[3] <= adder_4bit:a0.port5
result[4] <= adder_4bit:a1.port5
result[5] <= adder_4bit:a1.port5
result[6] <= adder_4bit:a1.port5
result[7] <= adder_4bit:a1.port5
result[8] <= adder_4bit:a2.port5
result[9] <= adder_4bit:a2.port5
result[10] <= adder_4bit:a2.port5
result[11] <= adder_4bit:a2.port5
result[12] <= adder_4bit:a3.port5
result[13] <= adder_4bit:a3.port5
result[14] <= adder_4bit:a3.port5
result[15] <= adder_4bit:a3.port5
result[16] <= <GND>


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|and_3bit:and2
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|or_3bit:or2
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|and_4bit:and5
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|or_4bit:or3
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|and_4bit:and9
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|and_3bit:and10
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0|or_4bit:or4
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN3
P15 <= and_4bit:and8.port0
G15 <= or_4bit:or4.port0
result[0] <= adder_4bit:a0.port5
result[1] <= adder_4bit:a0.port5
result[2] <= adder_4bit:a0.port5
result[3] <= adder_4bit:a0.port5
result[4] <= adder_4bit:a1.port5
result[5] <= adder_4bit:a1.port5
result[6] <= adder_4bit:a1.port5
result[7] <= adder_4bit:a1.port5
result[8] <= adder_4bit:a2.port5
result[9] <= adder_4bit:a2.port5
result[10] <= adder_4bit:a2.port5
result[11] <= adder_4bit:a2.port5
result[12] <= adder_4bit:a3.port5
result[13] <= adder_4bit:a3.port5
result[14] <= adder_4bit:a3.port5
result[15] <= adder_4bit:a3.port5
result[16] <= <GND>


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|and_3bit:and2
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|or_3bit:or2
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|and_4bit:and5
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|or_4bit:or3
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|and_4bit:and9
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|and_3bit:and10
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a1|or_4bit:or4
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1
A_or_sub[0] => A_or_sub[0].IN1
A_or_sub[1] => A_or_sub[1].IN1
A_or_sub[2] => A_or_sub[2].IN1
A_or_sub[3] => A_or_sub[3].IN1
A_or_sub[4] => A_or_sub[4].IN1
A_or_sub[5] => A_or_sub[5].IN1
A_or_sub[6] => A_or_sub[6].IN1
A_or_sub[7] => A_or_sub[7].IN1
A_or_sub[8] => A_or_sub[8].IN1
A_or_sub[9] => A_or_sub[9].IN1
A_or_sub[10] => A_or_sub[10].IN1
A_or_sub[11] => A_or_sub[11].IN1
A_or_sub[12] => A_or_sub[12].IN1
A_or_sub[13] => A_or_sub[13].IN1
A_or_sub[14] => A_or_sub[14].IN1
A_or_sub[15] => A_or_sub[15].IN1
A_or_sub[16] => A_or_sub[16].IN1
A_or_sub[17] => A_or_sub[17].IN1
A_or_sub[18] => A_or_sub[18].IN1
A_or_sub[19] => A_or_sub[19].IN1
A_or_sub[20] => A_or_sub[20].IN1
A_or_sub[21] => A_or_sub[21].IN1
A_or_sub[22] => A_or_sub[22].IN1
A_or_sub[23] => A_or_sub[23].IN1
A_or_sub[24] => A_or_sub[24].IN1
A_or_sub[25] => A_or_sub[25].IN1
A_or_sub[26] => A_or_sub[26].IN1
A_or_sub[27] => A_or_sub[27].IN1
A_or_sub[28] => A_or_sub[28].IN1
A_or_sub[29] => A_or_sub[29].IN1
A_or_sub[30] => A_or_sub[30].IN1
A_or_sub[31] => A_or_sub[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
A_less_B <= sub_add_32bit:sub_32bit_1.port3


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
aluop => aluop.IN2
result[0] <= adder_32bit:adder1.port3
result[1] <= adder_32bit:adder1.port3
result[2] <= adder_32bit:adder1.port3
result[3] <= adder_32bit:adder1.port3
result[4] <= adder_32bit:adder1.port3
result[5] <= adder_32bit:adder1.port3
result[6] <= adder_32bit:adder1.port3
result[7] <= adder_32bit:adder1.port3
result[8] <= adder_32bit:adder1.port3
result[9] <= adder_32bit:adder1.port3
result[10] <= adder_32bit:adder1.port3
result[11] <= adder_32bit:adder1.port3
result[12] <= adder_32bit:adder1.port3
result[13] <= adder_32bit:adder1.port3
result[14] <= adder_32bit:adder1.port3
result[15] <= adder_32bit:adder1.port3
result[16] <= adder_32bit:adder1.port3
result[17] <= adder_32bit:adder1.port3
result[18] <= adder_32bit:adder1.port3
result[19] <= adder_32bit:adder1.port3
result[20] <= adder_32bit:adder1.port3
result[21] <= adder_32bit:adder1.port3
result[22] <= adder_32bit:adder1.port3
result[23] <= adder_32bit:adder1.port3
result[24] <= adder_32bit:adder1.port3
result[25] <= adder_32bit:adder1.port3
result[26] <= adder_32bit:adder1.port3
result[27] <= adder_32bit:adder1.port3
result[28] <= adder_32bit:adder1.port3
result[29] <= adder_32bit:adder1.port3
result[30] <= adder_32bit:adder1.port3
result[31] <= adder_32bit:adder1.port3


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|xor_32bit_to_1bit:xor1
a[0] => x0.IN0
a[1] => x1.IN0
a[2] => x2.IN0
a[3] => x3.IN0
a[4] => x4.IN0
a[5] => x5.IN0
a[6] => x6.IN0
a[7] => x7.IN0
a[8] => x8.IN0
a[9] => x9.IN0
a[10] => x10.IN0
a[11] => x11.IN0
a[12] => x12.IN0
a[13] => x13.IN0
a[14] => x14.IN0
a[15] => x15.IN0
a[16] => x16.IN0
a[17] => x17.IN0
a[18] => x18.IN0
a[19] => x19.IN0
a[20] => x20.IN0
a[21] => x21.IN0
a[22] => x22.IN0
a[23] => x23.IN0
a[24] => x24.IN0
a[25] => x25.IN0
a[26] => x26.IN0
a[27] => x27.IN0
a[28] => x28.IN0
a[29] => x29.IN0
a[30] => x30.IN0
a[31] => x31.IN0
b => x0.IN1
b => x1.IN1
b => x2.IN1
b => x3.IN1
b => x4.IN1
b => x5.IN1
b => x6.IN1
b => x7.IN1
b => x8.IN1
b => x9.IN1
b => x10.IN1
b => x11.IN1
b => x12.IN1
b => x13.IN1
b => x14.IN1
b => x15.IN1
b => x16.IN1
b => x17.IN1
b => x18.IN1
b => x19.IN1
b => x20.IN1
b => x21.IN1
b => x22.IN1
b => x23.IN1
b => x24.IN1
b => x25.IN1
b => x26.IN1
b => x27.IN1
b => x28.IN1
b => x29.IN1
b => x30.IN1
b => x31.IN1
result[0] <= x0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= x1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= x2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= x3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= x4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= x5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= x6.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= x7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= x8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= x9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= x10.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= x11.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= x12.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= x13.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= x14.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= x15.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= x16.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= x17.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= x18.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= x19.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= x20.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= x21.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= x22.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= x23.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= x24.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= x25.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= x26.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= x27.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= x28.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= x29.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= x30.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= x31.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
result[0] <= adder_16bit:a0.port5
result[1] <= adder_16bit:a0.port5
result[2] <= adder_16bit:a0.port5
result[3] <= adder_16bit:a0.port5
result[4] <= adder_16bit:a0.port5
result[5] <= adder_16bit:a0.port5
result[6] <= adder_16bit:a0.port5
result[7] <= adder_16bit:a0.port5
result[8] <= adder_16bit:a0.port5
result[9] <= adder_16bit:a0.port5
result[10] <= adder_16bit:a0.port5
result[11] <= adder_16bit:a0.port5
result[12] <= adder_16bit:a0.port5
result[13] <= adder_16bit:a0.port5
result[14] <= adder_16bit:a0.port5
result[15] <= adder_16bit:a0.port5
result[16] <= adder_16bit:a1.port5
result[17] <= adder_16bit:a1.port5
result[18] <= adder_16bit:a1.port5
result[19] <= adder_16bit:a1.port5
result[20] <= adder_16bit:a1.port5
result[21] <= adder_16bit:a1.port5
result[22] <= adder_16bit:a1.port5
result[23] <= adder_16bit:a1.port5
result[24] <= adder_16bit:a1.port5
result[25] <= adder_16bit:a1.port5
result[26] <= adder_16bit:a1.port5
result[27] <= adder_16bit:a1.port5
result[28] <= adder_16bit:a1.port5
result[29] <= adder_16bit:a1.port5
result[30] <= adder_16bit:a1.port5
result[31] <= adder_16bit:a1.port5


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN3
P15 <= and_4bit:and8.port0
G15 <= or_4bit:or4.port0
result[0] <= adder_4bit:a0.port5
result[1] <= adder_4bit:a0.port5
result[2] <= adder_4bit:a0.port5
result[3] <= adder_4bit:a0.port5
result[4] <= adder_4bit:a1.port5
result[5] <= adder_4bit:a1.port5
result[6] <= adder_4bit:a1.port5
result[7] <= adder_4bit:a1.port5
result[8] <= adder_4bit:a2.port5
result[9] <= adder_4bit:a2.port5
result[10] <= adder_4bit:a2.port5
result[11] <= adder_4bit:a2.port5
result[12] <= adder_4bit:a3.port5
result[13] <= adder_4bit:a3.port5
result[14] <= adder_4bit:a3.port5
result[15] <= adder_4bit:a3.port5
result[16] <= <GND>


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a0|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a1|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|and_3bit:and2
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|or_3bit:or2
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a2|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|and_4bit:and5
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|or_4bit:or3
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|adder_4bit:a3|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|and_4bit:and9
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|and_3bit:and10
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a0|or_4bit:or4
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN3
P15 <= and_4bit:and8.port0
G15 <= or_4bit:or4.port0
result[0] <= adder_4bit:a0.port5
result[1] <= adder_4bit:a0.port5
result[2] <= adder_4bit:a0.port5
result[3] <= adder_4bit:a0.port5
result[4] <= adder_4bit:a1.port5
result[5] <= adder_4bit:a1.port5
result[6] <= adder_4bit:a1.port5
result[7] <= adder_4bit:a1.port5
result[8] <= adder_4bit:a2.port5
result[9] <= adder_4bit:a2.port5
result[10] <= adder_4bit:a2.port5
result[11] <= adder_4bit:a2.port5
result[12] <= adder_4bit:a3.port5
result[13] <= adder_4bit:a3.port5
result[14] <= adder_4bit:a3.port5
result[15] <= adder_4bit:a3.port5
result[16] <= <GND>


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a0|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a1|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|and_3bit:and2
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|or_3bit:or2
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a2|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|and_4bit:and5
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|or_4bit:or3
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3
a[0] => or1.IN0
a[0] => and2.IN0
a[0] => xor1.IN0
a[1] => or2.IN0
a[1] => and3.IN0
a[1] => xor3.IN0
a[2] => or3.IN0
a[2] => and4.IN0
a[2] => xor5.IN0
a[3] => or4.IN0
a[3] => and17.IN0
a[3] => xor7.IN0
b[0] => or1.IN1
b[0] => and2.IN1
b[0] => xor1.IN1
b[1] => or2.IN1
b[1] => and3.IN1
b[1] => xor3.IN1
b[2] => or3.IN1
b[2] => and4.IN1
b[2] => xor5.IN1
b[3] => or4.IN1
b[3] => and17.IN1
b[3] => xor7.IN1
cin => cin.IN3
P <= and_4bit:and16.port0
G <= or_4bit:or8.port0
result[0] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor8.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_3bit:and6
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|or_3bit:or5
result <= or2.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_3bit:and9
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|or_4bit:or6
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_5bit:and11
result <= and4.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1
e => and4.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_4bit:and12
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_3bit:and13
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|or_5bit:or7
result <= or4.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1
e => or4.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|and_4bit:and16
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|adder_4bit:a3|or_4bit:or8
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|and_4bit:and8
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|and_4bit:and9
result <= and3.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN0
d => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|and_3bit:and10
result <= and2.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1
c => and2.IN1


|alu_32|mod:r8|mod_dp:dp1|comparator_32bit:com1|sub_add_32bit:sub_32bit_1|adder_32bit:adder1|adder_16bit:a1|or_4bit:or4
result <= or3.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1
c => or2.IN0
d => or2.IN1


|alu_32|mod:r8|mod_cu:cu1
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => next_state.START.IN0
reset => next_state.RESULT_42.ACLR
reset => next_state.SUB_48.ACLR
reset => comb.IN1
reset => comb.IN1
CLK => curr_state~1.DATAIN
x => Selector1.IN1
x => Selector0.IN0
we <= re.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE
re <= re.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in5[3] => in5[3].IN1
in5[4] => in5[4].IN1
in5[5] => in5[5].IN1
in5[6] => in5[6].IN1
in5[7] => in5[7].IN1
in5[8] => in5[8].IN1
in5[9] => in5[9].IN1
in5[10] => in5[10].IN1
in5[11] => in5[11].IN1
in5[12] => in5[12].IN1
in5[13] => in5[13].IN1
in5[14] => in5[14].IN1
in5[15] => in5[15].IN1
in5[16] => in5[16].IN1
in5[17] => in5[17].IN1
in5[18] => in5[18].IN1
in5[19] => in5[19].IN1
in5[20] => in5[20].IN1
in5[21] => in5[21].IN1
in5[22] => in5[22].IN1
in5[23] => in5[23].IN1
in5[24] => in5[24].IN1
in5[25] => in5[25].IN1
in5[26] => in5[26].IN1
in5[27] => in5[27].IN1
in5[28] => in5[28].IN1
in5[29] => in5[29].IN1
in5[30] => in5[30].IN1
in5[31] => in5[31].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in6[3] => in6[3].IN1
in6[4] => in6[4].IN1
in6[5] => in6[5].IN1
in6[6] => in6[6].IN1
in6[7] => in6[7].IN1
in6[8] => in6[8].IN1
in6[9] => in6[9].IN1
in6[10] => in6[10].IN1
in6[11] => in6[11].IN1
in6[12] => in6[12].IN1
in6[13] => in6[13].IN1
in6[14] => in6[14].IN1
in6[15] => in6[15].IN1
in6[16] => in6[16].IN1
in6[17] => in6[17].IN1
in6[18] => in6[18].IN1
in6[19] => in6[19].IN1
in6[20] => in6[20].IN1
in6[21] => in6[21].IN1
in6[22] => in6[22].IN1
in6[23] => in6[23].IN1
in6[24] => in6[24].IN1
in6[25] => in6[25].IN1
in6[26] => in6[26].IN1
in6[27] => in6[27].IN1
in6[28] => in6[28].IN1
in6[29] => in6[29].IN1
in6[30] => in6[30].IN1
in6[31] => in6[31].IN1
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
in7[3] => in7[3].IN1
in7[4] => in7[4].IN1
in7[5] => in7[5].IN1
in7[6] => in7[6].IN1
in7[7] => in7[7].IN1
in7[8] => in7[8].IN1
in7[9] => in7[9].IN1
in7[10] => in7[10].IN1
in7[11] => in7[11].IN1
in7[12] => in7[12].IN1
in7[13] => in7[13].IN1
in7[14] => in7[14].IN1
in7[15] => in7[15].IN1
in7[16] => in7[16].IN1
in7[17] => in7[17].IN1
in7[18] => in7[18].IN1
in7[19] => in7[19].IN1
in7[20] => in7[20].IN1
in7[21] => in7[21].IN1
in7[22] => in7[22].IN1
in7[23] => in7[23].IN1
in7[24] => in7[24].IN1
in7[25] => in7[25].IN1
in7[26] => in7[26].IN1
in7[27] => in7[27].IN1
in7[28] => in7[28].IN1
in7[29] => in7[29].IN1
in7[30] => in7[30].IN1
in7[31] => in7[31].IN1
in8[0] => in8[0].IN1
in8[1] => in8[1].IN1
in8[2] => in8[2].IN1
in8[3] => in8[3].IN1
in8[4] => in8[4].IN1
in8[5] => in8[5].IN1
in8[6] => in8[6].IN1
in8[7] => in8[7].IN1
in8[8] => in8[8].IN1
in8[9] => in8[9].IN1
in8[10] => in8[10].IN1
in8[11] => in8[11].IN1
in8[12] => in8[12].IN1
in8[13] => in8[13].IN1
in8[14] => in8[14].IN1
in8[15] => in8[15].IN1
in8[16] => in8[16].IN1
in8[17] => in8[17].IN1
in8[18] => in8[18].IN1
in8[19] => in8[19].IN1
in8[20] => in8[20].IN1
in8[21] => in8[21].IN1
in8[22] => in8[22].IN1
in8[23] => in8[23].IN1
in8[24] => in8[24].IN1
in8[25] => in8[25].IN1
in8[26] => in8[26].IN1
in8[27] => in8[27].IN1
in8[28] => in8[28].IN1
in8[29] => in8[29].IN1
in8[30] => in8[30].IN1
in8[31] => in8[31].IN1
op[0] => op[0].IN32
op[1] => op[1].IN32
op[2] => op[2].IN32
result[0] <= mux8_to_1:m1.port9
result[1] <= mux8_to_1:m2.port9
result[2] <= mux8_to_1:m3.port9
result[3] <= mux8_to_1:m4.port9
result[4] <= mux8_to_1:m5.port9
result[5] <= mux8_to_1:m6.port9
result[6] <= mux8_to_1:m7.port9
result[7] <= mux8_to_1:m8.port9
result[8] <= mux8_to_1:m9.port9
result[9] <= mux8_to_1:m10.port9
result[10] <= mux8_to_1:m11.port9
result[11] <= mux8_to_1:m12.port9
result[12] <= mux8_to_1:m13.port9
result[13] <= mux8_to_1:m14.port9
result[14] <= mux8_to_1:m15.port9
result[15] <= mux8_to_1:m16.port9
result[16] <= mux8_to_1:m17.port9
result[17] <= mux8_to_1:m18.port9
result[18] <= mux8_to_1:m19.port9
result[19] <= mux8_to_1:m20.port9
result[20] <= mux8_to_1:m21.port9
result[21] <= mux8_to_1:m22.port9
result[22] <= mux8_to_1:m23.port9
result[23] <= mux8_to_1:m24.port9
result[24] <= mux8_to_1:m25.port9
result[25] <= mux8_to_1:m26.port9
result[26] <= mux8_to_1:m27.port9
result[27] <= mux8_to_1:m28.port9
result[28] <= mux8_to_1:m29.port9
result[29] <= mux8_to_1:m30.port9
result[30] <= mux8_to_1:m31.port9
result[31] <= mux8_to_1:m32.port9


|alu_32|mux_32:r9|mux8_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m1|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m1|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m1|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m1|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m1|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m1|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m1|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m1|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m2|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m2|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m2|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m2|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m2|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m2|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m2|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m2|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m3
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m3|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m3|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m3|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m3|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m3|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m3|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m3|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m3|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m3|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m4
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m4|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m4|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m4|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m4|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m4|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m4|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m4|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m4|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m4|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m5
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m5|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m5|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m5|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m5|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m5|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m5|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m5|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m5|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m5|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m6
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m6|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m6|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m6|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m6|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m6|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m6|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m6|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m6|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m6|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m7
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m7|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m7|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m7|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m7|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m7|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m7|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m7|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m7|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m7|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m8
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m8|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m8|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m8|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m8|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m8|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m8|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m8|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m8|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m8|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m9
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m9|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m9|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m9|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m9|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m9|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m9|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m9|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m9|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m9|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m10
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m10|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m10|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m10|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m10|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m10|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m10|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m10|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m10|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m10|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m11
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m11|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m11|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m11|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m11|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m11|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m11|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m11|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m11|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m11|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m12
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m12|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m12|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m12|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m12|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m12|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m12|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m12|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m12|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m12|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m13
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m13|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m13|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m13|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m13|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m13|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m13|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m13|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m13|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m13|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m14
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m14|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m14|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m14|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m14|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m14|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m14|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m14|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m14|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m14|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m15
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m15|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m15|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m15|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m15|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m15|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m15|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m15|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m15|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m15|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m16
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m16|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m16|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m16|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m16|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m16|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m16|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m16|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m16|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m16|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m17
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m17|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m17|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m17|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m17|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m17|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m17|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m17|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m17|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m17|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m18
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m18|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m18|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m18|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m18|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m18|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m18|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m18|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m18|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m18|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m19
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m19|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m19|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m19|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m19|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m19|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m19|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m19|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m19|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m19|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m20
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m20|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m20|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m20|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m20|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m20|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m20|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m20|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m20|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m20|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m21
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m21|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m21|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m21|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m21|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m21|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m21|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m21|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m21|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m21|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m22
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m22|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m22|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m22|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m22|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m22|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m22|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m22|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m22|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m22|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m23
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m23|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m23|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m23|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m23|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m23|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m23|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m23|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m23|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m23|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m24
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m24|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m24|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m24|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m24|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m24|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m24|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m24|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m24|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m24|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m25
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m25|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m25|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m25|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m25|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m25|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m25|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m25|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m25|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m25|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m26
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m26|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m26|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m26|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m26|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m26|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m26|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m26|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m26|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m26|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m27
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m27|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m27|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m27|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m27|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m27|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m27|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m27|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m27|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m27|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m28
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m28|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m28|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m28|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m28|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m28|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m28|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m28|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m28|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m28|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m29
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m29|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m29|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m29|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m29|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m29|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m29|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m29|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m29|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m29|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m30
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m30|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m30|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m30|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m30|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m30|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m30|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m30|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m30|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m30|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m31
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m31|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m31|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m31|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m31|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m31|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m31|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m31|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m31|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m31|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m32
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
in5 => in5.IN1
in6 => in6.IN1
in7 => in7.IN1
in8 => in8.IN1
op[0] => op[0].IN2
op[1] => op[1].IN2
op[2] => op[2].IN1
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m32|mux4_to_1:m1
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m32|mux4_to_1:m1|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m32|mux4_to_1:m1|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m32|mux4_to_1:m1|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m32|mux4_to_1:m2
in1 => in1.IN1
in2 => in2.IN1
in3 => in3.IN1
in4 => in4.IN1
s1 => s1.IN1
s0 => s0.IN2
result <= mux2_to_1:m3.port3


|alu_32|mux_32:r9|mux8_to_1:m32|mux4_to_1:m2|mux2_to_1:m1
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m32|mux4_to_1:m2|mux2_to_1:m2
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m32|mux4_to_1:m2|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


|alu_32|mux_32:r9|mux8_to_1:m32|mux2_to_1:m3
A => not1_temp.IN0
B => and1_temp.IN0
s0 => and1_temp.IN1
s0 => not1_temp.IN1
result <= comb.DB_MAX_OUTPUT_PORT_TYPE


