<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v</a>
defines: 
time_elapsed: 1.072s
ram usage: 34980 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpfd2f0i0g/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:21</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:21</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:21</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpfd2f0i0g/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpfd2f0i0g/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpfd2f0i0g/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v</a>, line:21, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:26
       |vpiFullName:work@test
       |vpiStmt:
       \_assignment: , line:27
         |vpiBlocking:1
         |vpiLhs:
         \_bit_select: (buff), line:27
           |vpiName:buff
           |vpiFullName:work@test.buff
           |vpiIndex:
           \_constant: , line:27
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiRhs:
         \_constant: , line:27
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:28
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (x), line:28
           |vpiName:x
           |vpiFullName:work@test.x
         |vpiRhs:
         \_constant: , line:28
           |vpiConstType:7
           |vpiDecompile:256
           |vpiSize:32
           |INT:256
       |vpiStmt:
       \_assignment: , line:29
         |vpiBlocking:1
         |vpiLhs:
         \_bit_select: (buff), line:29
           |vpiName:buff
           |vpiFullName:work@test.buff
           |vpiIndex:
           \_operation: , line:29
             |vpiOpType:24
             |vpiOperand:
             \_ref_obj: (x), line:29
               |vpiName:x
             |vpiOperand:
             \_constant: , line:29
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
         |vpiRhs:
         \_constant: , line:29
           |vpiConstType:7
           |vpiDecompile:1234
           |vpiSize:32
           |INT:1234
       |vpiStmt:
       \_if_stmt: , line:31
         |vpiCondition:
         \_operation: , line:31
           |vpiOpType:15
           |vpiOperand:
           \_bit_select: (buff), line:31
             |vpiName:buff
             |vpiFullName:work@test.buff
             |vpiIndex:
             \_constant: , line:31
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiOperand:
           \_constant: , line:31
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiStmt:
         \_begin: , line:31
           |vpiFullName:work@test
           |vpiStmt:
           \_sys_func_call: ($display), line:32
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:32
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED&#34;
               |vpiSize:8
               |STRING:&#34;FAILED&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:33
             |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:35
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:35
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (buff), line:22
     |vpiName:buff
     |vpiFullName:work@test.buff
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (x), line:23
     |vpiName:x
     |vpiFullName:work@test.x
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v</a>, line:21
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiNet:
   \_logic_net: (x), line:23, parent:work@test
     |vpiName:x
     |vpiFullName:work@test.x
     |vpiNetType:48
     |vpiRange:
     \_range: , line:23
       |vpiLeftRange:
       \_constant: , line:23
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:23
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiArrayNet:
   \_array_net: (buff), line:22, parent:work@test
     |vpiName:buff
     |vpiFullName:work@test.buff
     |vpiNet:
     \_logic_net: , parent:buff
       |vpiFullName:work@test.buff
       |vpiNetType:48
       |vpiRange:
       \_range: , line:22
         |vpiLeftRange:
         \_constant: , line:22
           |vpiConstType:7
           |vpiDecompile:31
           |vpiSize:32
           |INT:31
         |vpiRightRange:
         \_constant: , line:22
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:22
       |vpiLeftRange:
       \_constant: , line:22
         |vpiConstType:7
         |vpiDecompile:1023
         |vpiSize:32
         |INT:1023
       |vpiRightRange:
       \_constant: , line:22
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \x of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_test of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \buff of type 106
Object:  of type 7
Object:  of type 7
Object:  of type 3
Object: \x of type 608
Object:  of type 7
Object:  of type 3
Object: \buff of type 106
Object:  of type 39
Object: \x of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \buff of type 106
Object:  of type 7
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object: \$display of type 56
Object:  of type 7
Object: \buff of type 36
Object: \x of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bde940] str=&#39;\work_test&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:23</a>.0-23.0&gt; [0x1bdec40] str=&#39;\x&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:23</a>.0-23.0&gt; [0x1bdef70]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:23</a>.0-23.0&gt; [0x1bdf4b0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:23</a>.0-23.0&gt; [0x1bdf7c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bdf980]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:26</a>.0-26.0&gt; [0x1bdfaa0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:27</a>.0-27.0&gt; [0x1bdfc20]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:27</a>.0-27.0&gt; [0x1bdff60] str=&#39;\buff&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:27</a>.0-27.0&gt; [0x1be0390]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:27</a>.0-27.0&gt; [0x1be0560] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:27</a>.0-27.0&gt; [0x1be0870] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:28</a>.0-28.0&gt; [0x1be0750]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:28</a>.0-28.0&gt; [0x1be0a30] str=&#39;\x&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:28</a>.0-28.0&gt; [0x1be0d50] bits=&#39;00000000000000000000000100000000&#39;(32) range=[31:0] int=256
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:29</a>.0-29.0&gt; [0x1be0c10]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:29</a>.0-29.0&gt; [0x1be0f10] str=&#39;\buff&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:29</a>.0-29.0&gt; [0x1be17a0]
                AST_ADD &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:29</a>.0-29.0&gt; [0x1be1090]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:29</a>.0-29.0&gt; [0x1be1420] str=&#39;\x&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:29</a>.0-29.0&gt; [0x1be18e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:29</a>.0-29.0&gt; [0x1be1bc0] bits=&#39;00000000000000000000010011010010&#39;(32) range=[31:0] int=1234
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:31</a>.0-31.0&gt; [0x1be1aa0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1be1d40]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:31</a>.0-31.0&gt; [0x1be1e60]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1be1fe0]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1be2100]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:31</a>.0-31.0&gt; [0x1be2220] str=&#39;\buff&#39;
                      AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:31</a>.0-31.0&gt; [0x1bf3430]
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:31</a>.0-31.0&gt; [0x1bf35d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:31</a>.0-31.0&gt; [0x1bf3910] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bf37f0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bf3ad0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bf4410]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:31</a>.0-31.0&gt; [0x1bf3bf0]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:32</a>.0-32.0&gt; [0x1bf3d30] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:32</a>.0-32.0&gt; [0x1bf4120] str=&#39;&#34;FAILED&#34;&#39; bits=&#39;0010001001000110010000010100100101001100010001010100010000100010&#39;(64) range=[63:0] int=1279607842
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:33</a>.0-33.0&gt; [0x1bf42f0] str=&#39;\$finish&#39;
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:35</a>.0-35.0&gt; [0x1bf4530] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:35</a>.0-35.0&gt; [0x1bf4770] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:22</a>.0-22.0&gt; [0x1bf4940] str=&#39;\buff&#39; reg
<a href="../../../../third_party/tests/ivtest/ivltests/assign_mem2.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/assign_mem2.v:33</a>: ERROR: Can&#39;t resolve function name `\$finish&#39;.

</pre>
</body>