D flipflop, dual negated input
==============================

This represents a rising-edge-sensitive D flipflop with asynchronous reset,
dual negated input, and complementary output. Logic function:

```
.-----.-----.-----.-----.       .-----.-----.
|  C  | Arn | DnA | DnB |       |  Q  | Qn  |
|=====+=====+=====+=====+=======+=====+=====|
|  -  |  0  |  -  |  -  | reset |  0  |  1  |
|-----+-----+-----+-----+-------+-----+-----|
| _/‾ |  1  |  0  |  -  |       |  1  |  0  |
| _/‾ |  1  |  1  |  0  | load  |  1  |  0  |
| _/‾ |  1  |  1  |  1  |       |  0  |  1  |
|-----+-----+-----+-----+-------+-----+-----|
|  0  |  -  |  -  |  -  |       | Q'  | Qn' |
|  1  |  -  |  -  |  -  | keep  | Q'  | Qn' |
| ‾\_ |  -  |  -  |  -  |       | Q'  | Qn' |
'-----'-----'-----'-----'-------'-----'-----'
```

See also dffn. It's the exact same circuit, except P4 is a 3-input NAND.

```
Clk ArnA          ArnB
  | | .----..       |
  | '-|A     \      |      ,-.
.-)---|4   P3 |()-. |     |   |- Q~1
| | .-|1     /    | |      `-'
| | | '----''     | |
| | '-----.,------' |
| | .-----'`------. |
| | | .----..     | | .----..
| | '-|3     \    | '-|A     \
| |   |    P1 |()-o---|1   Qn |()- Qn~1
| o---|C     /    | .-|Q     /
| |   '----''     | | '----''
| |  _____________| '-----.,- Qn~2
| | |               .-----'`- Q~2
| | | .----..       | .----..
| | '-|1     \      '-|Qn    \
| '---|C   P2 |()-.   |     Q |()- Q~3
'---o-|4     /    o---|2     /
    | '----''     |   '----''
    '-----.,------'
    .-----'`------.
    | .----..     |
    '-|2     \    |
 DnA -|DnA P4 |()-'
 DnB -|DnB   /
      '----''
```
