<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv2D.c:26) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'." projectName="cv2d" solutionName="solution2" date="2024-12-19T00:50:49.691+0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'conv2d/output' to 'conv2d/output_r' to avoid the conflict with HDL keywords or other object names." projectName="cv2d" solutionName="solution2" date="2024-12-19T00:50:49.280+0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names." projectName="cv2d" solutionName="solution2" date="2024-12-19T00:50:49.262+0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'conv2d/output' to 'conv2d/output_r' to avoid the conflict with HDL keywords or other object names." projectName="cv2d" solutionName="solution1" date="2024-12-19T00:48:35.934+0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names." projectName="cv2d" solutionName="solution1" date="2024-12-19T00:48:35.919+0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
