// Seed: 1729960315
module module_0 (
    input tri  id_0
    , id_3,
    input wand id_1
);
  wire id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd83,
    parameter id_5 = 32'd7
) (
    input wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input supply1 _id_3,
    output tri0 id_4,
    output tri0 _id_5
    , id_38,
    output wand id_6,
    input tri0 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output wor id_11,
    input wand id_12,
    input tri1 id_13,
    output wor id_14,
    input wand id_15,
    input wand id_16,
    output wor id_17,
    input tri0 id_18,
    output wire id_19,
    output supply0 id_20,
    input tri id_21,
    input tri1 id_22,
    input uwire id_23,
    input wire id_24,
    output wand id_25,
    input tri0 id_26,
    output tri id_27,
    output uwire id_28,
    output tri0 id_29,
    input wor id_30,
    input tri0 id_31
    , id_39,
    input wand id_32,
    input supply0 id_33,
    output wor id_34,
    input tri1 id_35,
    output tri1 id_36
);
  logic id_40 = -1'b0;
  module_0 modCall_1 (
      id_35,
      id_9
  );
  assign modCall_1.id_1 = 0;
  struct packed {
    id_41 id_42;
    logic [id_5 : id_3] id_43;
  } id_44;
endmodule
