
spi_bme280.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bd0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002cdc  08002cdc  00003cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d00  08002d00  0000400c  2**0
                  CONTENTS
  4 .ARM          00000008  08002d00  08002d00  00003d00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002d08  08002d08  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d08  08002d08  00003d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002d0c  08002d0c  00003d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002d10  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  2000000c  08002d1c  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000cc  08002d1c  000040cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005595  00000000  00000000  00004035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000137d  00000000  00000000  000095ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000638  00000000  00000000  0000a948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000049b  00000000  00000000  0000af80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015fe0  00000000  00000000  0000b41b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000745f  00000000  00000000  000213fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007e017  00000000  00000000  0002885a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a6871  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001854  00000000  00000000  000a68b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000a8108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002cc4 	.word	0x08002cc4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08002cc4 	.word	0x08002cc4

0800014c <__aeabi_ldivmod>:
 800014c:	b97b      	cbnz	r3, 800016e <__aeabi_ldivmod+0x22>
 800014e:	b972      	cbnz	r2, 800016e <__aeabi_ldivmod+0x22>
 8000150:	2900      	cmp	r1, #0
 8000152:	bfbe      	ittt	lt
 8000154:	2000      	movlt	r0, #0
 8000156:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800015a:	e006      	blt.n	800016a <__aeabi_ldivmod+0x1e>
 800015c:	bf08      	it	eq
 800015e:	2800      	cmpeq	r0, #0
 8000160:	bf1c      	itt	ne
 8000162:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000166:	f04f 30ff 	movne.w	r0, #4294967295
 800016a:	f000 b99b 	b.w	80004a4 <__aeabi_idiv0>
 800016e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000172:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000176:	2900      	cmp	r1, #0
 8000178:	db09      	blt.n	800018e <__aeabi_ldivmod+0x42>
 800017a:	2b00      	cmp	r3, #0
 800017c:	db1a      	blt.n	80001b4 <__aeabi_ldivmod+0x68>
 800017e:	f000 f835 	bl	80001ec <__udivmoddi4>
 8000182:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000186:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800018a:	b004      	add	sp, #16
 800018c:	4770      	bx	lr
 800018e:	4240      	negs	r0, r0
 8000190:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000194:	2b00      	cmp	r3, #0
 8000196:	db1b      	blt.n	80001d0 <__aeabi_ldivmod+0x84>
 8000198:	f000 f828 	bl	80001ec <__udivmoddi4>
 800019c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a4:	b004      	add	sp, #16
 80001a6:	4240      	negs	r0, r0
 80001a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001ac:	4252      	negs	r2, r2
 80001ae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001b2:	4770      	bx	lr
 80001b4:	4252      	negs	r2, r2
 80001b6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001ba:	f000 f817 	bl	80001ec <__udivmoddi4>
 80001be:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001c6:	b004      	add	sp, #16
 80001c8:	4240      	negs	r0, r0
 80001ca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001ce:	4770      	bx	lr
 80001d0:	4252      	negs	r2, r2
 80001d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001d6:	f000 f809 	bl	80001ec <__udivmoddi4>
 80001da:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001e2:	b004      	add	sp, #16
 80001e4:	4252      	negs	r2, r2
 80001e6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001ea:	4770      	bx	lr

080001ec <__udivmoddi4>:
 80001ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001f0:	9d08      	ldr	r5, [sp, #32]
 80001f2:	460c      	mov	r4, r1
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	d14e      	bne.n	8000296 <__udivmoddi4+0xaa>
 80001f8:	4694      	mov	ip, r2
 80001fa:	458c      	cmp	ip, r1
 80001fc:	4686      	mov	lr, r0
 80001fe:	fab2 f282 	clz	r2, r2
 8000202:	d962      	bls.n	80002ca <__udivmoddi4+0xde>
 8000204:	b14a      	cbz	r2, 800021a <__udivmoddi4+0x2e>
 8000206:	f1c2 0320 	rsb	r3, r2, #32
 800020a:	4091      	lsls	r1, r2
 800020c:	fa20 f303 	lsr.w	r3, r0, r3
 8000210:	fa0c fc02 	lsl.w	ip, ip, r2
 8000214:	4319      	orrs	r1, r3
 8000216:	fa00 fe02 	lsl.w	lr, r0, r2
 800021a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800021e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000222:	fb07 1114 	mls	r1, r7, r4, r1
 8000226:	fa1f f68c 	uxth.w	r6, ip
 800022a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800022e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000232:	fb04 f106 	mul.w	r1, r4, r6
 8000236:	4299      	cmp	r1, r3
 8000238:	d90a      	bls.n	8000250 <__udivmoddi4+0x64>
 800023a:	eb1c 0303 	adds.w	r3, ip, r3
 800023e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000242:	f080 8110 	bcs.w	8000466 <__udivmoddi4+0x27a>
 8000246:	4299      	cmp	r1, r3
 8000248:	f240 810d 	bls.w	8000466 <__udivmoddi4+0x27a>
 800024c:	3c02      	subs	r4, #2
 800024e:	4463      	add	r3, ip
 8000250:	1a59      	subs	r1, r3, r1
 8000252:	fbb1 f0f7 	udiv	r0, r1, r7
 8000256:	fb07 1110 	mls	r1, r7, r0, r1
 800025a:	fb00 f606 	mul.w	r6, r0, r6
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000266:	429e      	cmp	r6, r3
 8000268:	d90a      	bls.n	8000280 <__udivmoddi4+0x94>
 800026a:	eb1c 0303 	adds.w	r3, ip, r3
 800026e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000272:	f080 80fa 	bcs.w	800046a <__udivmoddi4+0x27e>
 8000276:	429e      	cmp	r6, r3
 8000278:	f240 80f7 	bls.w	800046a <__udivmoddi4+0x27e>
 800027c:	4463      	add	r3, ip
 800027e:	3802      	subs	r0, #2
 8000280:	2100      	movs	r1, #0
 8000282:	1b9b      	subs	r3, r3, r6
 8000284:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000288:	b11d      	cbz	r5, 8000292 <__udivmoddi4+0xa6>
 800028a:	40d3      	lsrs	r3, r2
 800028c:	2200      	movs	r2, #0
 800028e:	e9c5 3200 	strd	r3, r2, [r5]
 8000292:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000296:	428b      	cmp	r3, r1
 8000298:	d905      	bls.n	80002a6 <__udivmoddi4+0xba>
 800029a:	b10d      	cbz	r5, 80002a0 <__udivmoddi4+0xb4>
 800029c:	e9c5 0100 	strd	r0, r1, [r5]
 80002a0:	2100      	movs	r1, #0
 80002a2:	4608      	mov	r0, r1
 80002a4:	e7f5      	b.n	8000292 <__udivmoddi4+0xa6>
 80002a6:	fab3 f183 	clz	r1, r3
 80002aa:	2900      	cmp	r1, #0
 80002ac:	d146      	bne.n	800033c <__udivmoddi4+0x150>
 80002ae:	42a3      	cmp	r3, r4
 80002b0:	d302      	bcc.n	80002b8 <__udivmoddi4+0xcc>
 80002b2:	4290      	cmp	r0, r2
 80002b4:	f0c0 80ee 	bcc.w	8000494 <__udivmoddi4+0x2a8>
 80002b8:	1a86      	subs	r6, r0, r2
 80002ba:	eb64 0303 	sbc.w	r3, r4, r3
 80002be:	2001      	movs	r0, #1
 80002c0:	2d00      	cmp	r5, #0
 80002c2:	d0e6      	beq.n	8000292 <__udivmoddi4+0xa6>
 80002c4:	e9c5 6300 	strd	r6, r3, [r5]
 80002c8:	e7e3      	b.n	8000292 <__udivmoddi4+0xa6>
 80002ca:	2a00      	cmp	r2, #0
 80002cc:	f040 808f 	bne.w	80003ee <__udivmoddi4+0x202>
 80002d0:	eba1 040c 	sub.w	r4, r1, ip
 80002d4:	2101      	movs	r1, #1
 80002d6:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fbb4 f6f8 	udiv	r6, r4, r8
 80002e2:	fb08 4416 	mls	r4, r8, r6, r4
 80002e6:	fb07 f006 	mul.w	r0, r7, r6
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002f2:	4298      	cmp	r0, r3
 80002f4:	d908      	bls.n	8000308 <__udivmoddi4+0x11c>
 80002f6:	eb1c 0303 	adds.w	r3, ip, r3
 80002fa:	f106 34ff 	add.w	r4, r6, #4294967295
 80002fe:	d202      	bcs.n	8000306 <__udivmoddi4+0x11a>
 8000300:	4298      	cmp	r0, r3
 8000302:	f200 80cb 	bhi.w	800049c <__udivmoddi4+0x2b0>
 8000306:	4626      	mov	r6, r4
 8000308:	1a1c      	subs	r4, r3, r0
 800030a:	fbb4 f0f8 	udiv	r0, r4, r8
 800030e:	fb08 4410 	mls	r4, r8, r0, r4
 8000312:	fb00 f707 	mul.w	r7, r0, r7
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800031e:	429f      	cmp	r7, r3
 8000320:	d908      	bls.n	8000334 <__udivmoddi4+0x148>
 8000322:	eb1c 0303 	adds.w	r3, ip, r3
 8000326:	f100 34ff 	add.w	r4, r0, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x146>
 800032c:	429f      	cmp	r7, r3
 800032e:	f200 80ae 	bhi.w	800048e <__udivmoddi4+0x2a2>
 8000332:	4620      	mov	r0, r4
 8000334:	1bdb      	subs	r3, r3, r7
 8000336:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800033a:	e7a5      	b.n	8000288 <__udivmoddi4+0x9c>
 800033c:	f1c1 0720 	rsb	r7, r1, #32
 8000340:	408b      	lsls	r3, r1
 8000342:	fa22 fc07 	lsr.w	ip, r2, r7
 8000346:	ea4c 0c03 	orr.w	ip, ip, r3
 800034a:	fa24 f607 	lsr.w	r6, r4, r7
 800034e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000352:	fbb6 f8f9 	udiv	r8, r6, r9
 8000356:	fa1f fe8c 	uxth.w	lr, ip
 800035a:	fb09 6618 	mls	r6, r9, r8, r6
 800035e:	fa20 f307 	lsr.w	r3, r0, r7
 8000362:	408c      	lsls	r4, r1
 8000364:	fa00 fa01 	lsl.w	sl, r0, r1
 8000368:	fb08 f00e 	mul.w	r0, r8, lr
 800036c:	431c      	orrs	r4, r3
 800036e:	0c23      	lsrs	r3, r4, #16
 8000370:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000374:	4298      	cmp	r0, r3
 8000376:	fa02 f201 	lsl.w	r2, r2, r1
 800037a:	d90a      	bls.n	8000392 <__udivmoddi4+0x1a6>
 800037c:	eb1c 0303 	adds.w	r3, ip, r3
 8000380:	f108 36ff 	add.w	r6, r8, #4294967295
 8000384:	f080 8081 	bcs.w	800048a <__udivmoddi4+0x29e>
 8000388:	4298      	cmp	r0, r3
 800038a:	d97e      	bls.n	800048a <__udivmoddi4+0x29e>
 800038c:	f1a8 0802 	sub.w	r8, r8, #2
 8000390:	4463      	add	r3, ip
 8000392:	1a1e      	subs	r6, r3, r0
 8000394:	fbb6 f3f9 	udiv	r3, r6, r9
 8000398:	fb09 6613 	mls	r6, r9, r3, r6
 800039c:	fb03 fe0e 	mul.w	lr, r3, lr
 80003a0:	b2a4      	uxth	r4, r4
 80003a2:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 80003a6:	45a6      	cmp	lr, r4
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x1d0>
 80003aa:	eb1c 0404 	adds.w	r4, ip, r4
 80003ae:	f103 30ff 	add.w	r0, r3, #4294967295
 80003b2:	d266      	bcs.n	8000482 <__udivmoddi4+0x296>
 80003b4:	45a6      	cmp	lr, r4
 80003b6:	d964      	bls.n	8000482 <__udivmoddi4+0x296>
 80003b8:	3b02      	subs	r3, #2
 80003ba:	4464      	add	r4, ip
 80003bc:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80003c0:	fba0 8302 	umull	r8, r3, r0, r2
 80003c4:	eba4 040e 	sub.w	r4, r4, lr
 80003c8:	429c      	cmp	r4, r3
 80003ca:	46c6      	mov	lr, r8
 80003cc:	461e      	mov	r6, r3
 80003ce:	d350      	bcc.n	8000472 <__udivmoddi4+0x286>
 80003d0:	d04d      	beq.n	800046e <__udivmoddi4+0x282>
 80003d2:	b155      	cbz	r5, 80003ea <__udivmoddi4+0x1fe>
 80003d4:	ebba 030e 	subs.w	r3, sl, lr
 80003d8:	eb64 0406 	sbc.w	r4, r4, r6
 80003dc:	fa04 f707 	lsl.w	r7, r4, r7
 80003e0:	40cb      	lsrs	r3, r1
 80003e2:	431f      	orrs	r7, r3
 80003e4:	40cc      	lsrs	r4, r1
 80003e6:	e9c5 7400 	strd	r7, r4, [r5]
 80003ea:	2100      	movs	r1, #0
 80003ec:	e751      	b.n	8000292 <__udivmoddi4+0xa6>
 80003ee:	fa0c fc02 	lsl.w	ip, ip, r2
 80003f2:	f1c2 0320 	rsb	r3, r2, #32
 80003f6:	40d9      	lsrs	r1, r3
 80003f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003fc:	fa20 f303 	lsr.w	r3, r0, r3
 8000400:	fa00 fe02 	lsl.w	lr, r0, r2
 8000404:	fbb1 f0f8 	udiv	r0, r1, r8
 8000408:	fb08 1110 	mls	r1, r8, r0, r1
 800040c:	4094      	lsls	r4, r2
 800040e:	431c      	orrs	r4, r3
 8000410:	fa1f f78c 	uxth.w	r7, ip
 8000414:	0c23      	lsrs	r3, r4, #16
 8000416:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041a:	fb00 f107 	mul.w	r1, r0, r7
 800041e:	4299      	cmp	r1, r3
 8000420:	d908      	bls.n	8000434 <__udivmoddi4+0x248>
 8000422:	eb1c 0303 	adds.w	r3, ip, r3
 8000426:	f100 36ff 	add.w	r6, r0, #4294967295
 800042a:	d22c      	bcs.n	8000486 <__udivmoddi4+0x29a>
 800042c:	4299      	cmp	r1, r3
 800042e:	d92a      	bls.n	8000486 <__udivmoddi4+0x29a>
 8000430:	3802      	subs	r0, #2
 8000432:	4463      	add	r3, ip
 8000434:	1a5b      	subs	r3, r3, r1
 8000436:	fbb3 f1f8 	udiv	r1, r3, r8
 800043a:	fb08 3311 	mls	r3, r8, r1, r3
 800043e:	b2a4      	uxth	r4, r4
 8000440:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000444:	fb01 f307 	mul.w	r3, r1, r7
 8000448:	42a3      	cmp	r3, r4
 800044a:	d908      	bls.n	800045e <__udivmoddi4+0x272>
 800044c:	eb1c 0404 	adds.w	r4, ip, r4
 8000450:	f101 36ff 	add.w	r6, r1, #4294967295
 8000454:	d213      	bcs.n	800047e <__udivmoddi4+0x292>
 8000456:	42a3      	cmp	r3, r4
 8000458:	d911      	bls.n	800047e <__udivmoddi4+0x292>
 800045a:	3902      	subs	r1, #2
 800045c:	4464      	add	r4, ip
 800045e:	1ae4      	subs	r4, r4, r3
 8000460:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000464:	e73b      	b.n	80002de <__udivmoddi4+0xf2>
 8000466:	4604      	mov	r4, r0
 8000468:	e6f2      	b.n	8000250 <__udivmoddi4+0x64>
 800046a:	4608      	mov	r0, r1
 800046c:	e708      	b.n	8000280 <__udivmoddi4+0x94>
 800046e:	45c2      	cmp	sl, r8
 8000470:	d2af      	bcs.n	80003d2 <__udivmoddi4+0x1e6>
 8000472:	ebb8 0e02 	subs.w	lr, r8, r2
 8000476:	eb63 060c 	sbc.w	r6, r3, ip
 800047a:	3801      	subs	r0, #1
 800047c:	e7a9      	b.n	80003d2 <__udivmoddi4+0x1e6>
 800047e:	4631      	mov	r1, r6
 8000480:	e7ed      	b.n	800045e <__udivmoddi4+0x272>
 8000482:	4603      	mov	r3, r0
 8000484:	e79a      	b.n	80003bc <__udivmoddi4+0x1d0>
 8000486:	4630      	mov	r0, r6
 8000488:	e7d4      	b.n	8000434 <__udivmoddi4+0x248>
 800048a:	46b0      	mov	r8, r6
 800048c:	e781      	b.n	8000392 <__udivmoddi4+0x1a6>
 800048e:	4463      	add	r3, ip
 8000490:	3802      	subs	r0, #2
 8000492:	e74f      	b.n	8000334 <__udivmoddi4+0x148>
 8000494:	4606      	mov	r6, r0
 8000496:	4623      	mov	r3, r4
 8000498:	4608      	mov	r0, r1
 800049a:	e711      	b.n	80002c0 <__udivmoddi4+0xd4>
 800049c:	3e02      	subs	r6, #2
 800049e:	4463      	add	r3, ip
 80004a0:	e732      	b.n	8000308 <__udivmoddi4+0x11c>
 80004a2:	bf00      	nop

080004a4 <__aeabi_idiv0>:
 80004a4:	4770      	bx	lr
 80004a6:	bf00      	nop

080004a8 <bme280_read_reg>:
 #include "bme280.h"


  static int bme280_read_reg(BME280_dev_t *dev, uint8_t reg, uint8_t *buf, uint16_t len) {
 80004a8:	b590      	push	{r4, r7, lr}
 80004aa:	b087      	sub	sp, #28
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	60f8      	str	r0, [r7, #12]
 80004b0:	607a      	str	r2, [r7, #4]
 80004b2:	461a      	mov	r2, r3
 80004b4:	460b      	mov	r3, r1
 80004b6:	72fb      	strb	r3, [r7, #11]
 80004b8:	4613      	mov	r3, r2
 80004ba:	813b      	strh	r3, [r7, #8]
	  if (!dev || !dev->read) return BME280_E_NULL_PTR;
 80004bc:	68fb      	ldr	r3, [r7, #12]
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d003      	beq.n	80004ca <bme280_read_reg+0x22>
 80004c2:	68fb      	ldr	r3, [r7, #12]
 80004c4:	685b      	ldr	r3, [r3, #4]
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d102      	bne.n	80004d0 <bme280_read_reg+0x28>
 80004ca:	f04f 33ff 	mov.w	r3, #4294967295
 80004ce:	e020      	b.n	8000512 <bme280_read_reg+0x6a>

	if (dev->interface == BME280_INTERFACE_SPI && dev->cs_control)
 80004d0:	68fb      	ldr	r3, [r7, #12]
 80004d2:	781b      	ldrb	r3, [r3, #0]
 80004d4:	2b01      	cmp	r3, #1
 80004d6:	d107      	bne.n	80004e8 <bme280_read_reg+0x40>
 80004d8:	68fb      	ldr	r3, [r7, #12]
 80004da:	691b      	ldr	r3, [r3, #16]
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d003      	beq.n	80004e8 <bme280_read_reg+0x40>
		  dev->cs_control(1);
 80004e0:	68fb      	ldr	r3, [r7, #12]
 80004e2:	691b      	ldr	r3, [r3, #16]
 80004e4:	2001      	movs	r0, #1
 80004e6:	4798      	blx	r3
	int ret = dev->read(dev->dev_id, reg, buf, len);
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	685c      	ldr	r4, [r3, #4]
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	7858      	ldrb	r0, [r3, #1]
 80004f0:	893b      	ldrh	r3, [r7, #8]
 80004f2:	7af9      	ldrb	r1, [r7, #11]
 80004f4:	687a      	ldr	r2, [r7, #4]
 80004f6:	47a0      	blx	r4
 80004f8:	6178      	str	r0, [r7, #20]
	if (dev->interface == BME280_INTERFACE_SPI && dev->cs_control)
 80004fa:	68fb      	ldr	r3, [r7, #12]
 80004fc:	781b      	ldrb	r3, [r3, #0]
 80004fe:	2b01      	cmp	r3, #1
 8000500:	d107      	bne.n	8000512 <bme280_read_reg+0x6a>
 8000502:	68fb      	ldr	r3, [r7, #12]
 8000504:	691b      	ldr	r3, [r3, #16]
 8000506:	2b00      	cmp	r3, #0
 8000508:	d003      	beq.n	8000512 <bme280_read_reg+0x6a>
		dev->cs_control(0);
 800050a:	68fb      	ldr	r3, [r7, #12]
 800050c:	691b      	ldr	r3, [r3, #16]
 800050e:	2000      	movs	r0, #0
 8000510:	4798      	blx	r3
	if (BME280_OK) return ret == 0;
  }
 8000512:	4618      	mov	r0, r3
 8000514:	371c      	adds	r7, #28
 8000516:	46bd      	mov	sp, r7
 8000518:	bd90      	pop	{r4, r7, pc}

0800051a <bme280_write_reg>:

  int bme280_write_reg(BME280_dev_t *dev, uint8_t reg, const uint8_t *buf, uint16_t len) {
 800051a:	b590      	push	{r4, r7, lr}
 800051c:	b087      	sub	sp, #28
 800051e:	af00      	add	r7, sp, #0
 8000520:	60f8      	str	r0, [r7, #12]
 8000522:	607a      	str	r2, [r7, #4]
 8000524:	461a      	mov	r2, r3
 8000526:	460b      	mov	r3, r1
 8000528:	72fb      	strb	r3, [r7, #11]
 800052a:	4613      	mov	r3, r2
 800052c:	813b      	strh	r3, [r7, #8]
	  if (!dev || !dev->write) return BME280_E_NULL_PTR;
 800052e:	68fb      	ldr	r3, [r7, #12]
 8000530:	2b00      	cmp	r3, #0
 8000532:	d003      	beq.n	800053c <bme280_write_reg+0x22>
 8000534:	68fb      	ldr	r3, [r7, #12]
 8000536:	689b      	ldr	r3, [r3, #8]
 8000538:	2b00      	cmp	r3, #0
 800053a:	d102      	bne.n	8000542 <bme280_write_reg+0x28>
 800053c:	f04f 33ff 	mov.w	r3, #4294967295
 8000540:	e027      	b.n	8000592 <bme280_write_reg+0x78>
	if (dev->interface == BME280_INTERFACE_SPI && dev->cs_control)
 8000542:	68fb      	ldr	r3, [r7, #12]
 8000544:	781b      	ldrb	r3, [r3, #0]
 8000546:	2b01      	cmp	r3, #1
 8000548:	d107      	bne.n	800055a <bme280_write_reg+0x40>
 800054a:	68fb      	ldr	r3, [r7, #12]
 800054c:	691b      	ldr	r3, [r3, #16]
 800054e:	2b00      	cmp	r3, #0
 8000550:	d003      	beq.n	800055a <bme280_write_reg+0x40>
		  dev->cs_control(1);
 8000552:	68fb      	ldr	r3, [r7, #12]
 8000554:	691b      	ldr	r3, [r3, #16]
 8000556:	2001      	movs	r0, #1
 8000558:	4798      	blx	r3
	int ret = dev->write(dev->dev_id, reg, buf, len);
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	689c      	ldr	r4, [r3, #8]
 800055e:	68fb      	ldr	r3, [r7, #12]
 8000560:	7858      	ldrb	r0, [r3, #1]
 8000562:	893b      	ldrh	r3, [r7, #8]
 8000564:	7af9      	ldrb	r1, [r7, #11]
 8000566:	687a      	ldr	r2, [r7, #4]
 8000568:	47a0      	blx	r4
 800056a:	6178      	str	r0, [r7, #20]
	if (dev->interface == BME280_INTERFACE_SPI && dev->cs_control)
 800056c:	68fb      	ldr	r3, [r7, #12]
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	2b01      	cmp	r3, #1
 8000572:	d107      	bne.n	8000584 <bme280_write_reg+0x6a>
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	691b      	ldr	r3, [r3, #16]
 8000578:	2b00      	cmp	r3, #0
 800057a:	d003      	beq.n	8000584 <bme280_write_reg+0x6a>
		  dev->cs_control(0);
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	691b      	ldr	r3, [r3, #16]
 8000580:	2000      	movs	r0, #0
 8000582:	4798      	blx	r3
	return (ret == 0) ? BME280_OK : BME280_E_COMM_FAIL;
 8000584:	697b      	ldr	r3, [r7, #20]
 8000586:	2b00      	cmp	r3, #0
 8000588:	d101      	bne.n	800058e <bme280_write_reg+0x74>
 800058a:	2300      	movs	r3, #0
 800058c:	e001      	b.n	8000592 <bme280_write_reg+0x78>
 800058e:	f06f 0301 	mvn.w	r3, #1
  }
 8000592:	4618      	mov	r0, r3
 8000594:	371c      	adds	r7, #28
 8000596:	46bd      	mov	sp, r7
 8000598:	bd90      	pop	{r4, r7, pc}

0800059a <bme280_read_id>:

  int bme280_read_id(BME280_dev_t *dev, uint8_t *id) {
 800059a:	b580      	push	{r7, lr}
 800059c:	b084      	sub	sp, #16
 800059e:	af00      	add	r7, sp, #0
 80005a0:	6078      	str	r0, [r7, #4]
 80005a2:	6039      	str	r1, [r7, #0]
	  if (!dev || !id) return BME280_E_NULL_PTR;
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d002      	beq.n	80005b0 <bme280_read_id+0x16>
 80005aa:	683b      	ldr	r3, [r7, #0]
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d102      	bne.n	80005b6 <bme280_read_id+0x1c>
 80005b0:	f04f 33ff 	mov.w	r3, #4294967295
 80005b4:	e012      	b.n	80005dc <bme280_read_id+0x42>
	  uint8_t tmp = 0;
 80005b6:	2300      	movs	r3, #0
 80005b8:	73fb      	strb	r3, [r7, #15]
	  if (bme280_read_reg(dev, BME280_REG_ID, &tmp, 1) != BME280_OK)
 80005ba:	f107 020f 	add.w	r2, r7, #15
 80005be:	2301      	movs	r3, #1
 80005c0:	21d0      	movs	r1, #208	@ 0xd0
 80005c2:	6878      	ldr	r0, [r7, #4]
 80005c4:	f7ff ff70 	bl	80004a8 <bme280_read_reg>
 80005c8:	4603      	mov	r3, r0
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d002      	beq.n	80005d4 <bme280_read_id+0x3a>
		  return BME280_E_COMM_FAIL;
 80005ce:	f06f 0301 	mvn.w	r3, #1
 80005d2:	e003      	b.n	80005dc <bme280_read_id+0x42>
	*id = tmp;
 80005d4:	7bfa      	ldrb	r2, [r7, #15]
 80005d6:	683b      	ldr	r3, [r7, #0]
 80005d8:	701a      	strb	r2, [r3, #0]
	return BME280_OK;
 80005da:	2300      	movs	r3, #0
  }
 80005dc:	4618      	mov	r0, r3
 80005de:	3710      	adds	r7, #16
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}

080005e4 <bme280_soft_reset>:

  int bme280_soft_reset(BME280_dev_t *dev) {
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b084      	sub	sp, #16
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
	  if (!dev) return BME280_E_COMM_FAIL;
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d102      	bne.n	80005f8 <bme280_soft_reset+0x14>
 80005f2:	f06f 0301 	mvn.w	r3, #1
 80005f6:	e016      	b.n	8000626 <bme280_soft_reset+0x42>
	  uint8_t v = BME280_SOFTRESET_VAL;
 80005f8:	23b6      	movs	r3, #182	@ 0xb6
 80005fa:	73bb      	strb	r3, [r7, #14]
	  int8_t r = bme280_write_reg(dev, BME280_REG_RESET, &v, 1);
 80005fc:	f107 020e 	add.w	r2, r7, #14
 8000600:	2301      	movs	r3, #1
 8000602:	21e0      	movs	r1, #224	@ 0xe0
 8000604:	6878      	ldr	r0, [r7, #4]
 8000606:	f7ff ff88 	bl	800051a <bme280_write_reg>
 800060a:	4603      	mov	r3, r0
 800060c:	73fb      	strb	r3, [r7, #15]
	  if (r != BME280_OK) return r;
 800060e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000612:	2b00      	cmp	r3, #0
 8000614:	d002      	beq.n	800061c <bme280_soft_reset+0x38>
 8000616:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800061a:	e004      	b.n	8000626 <bme280_soft_reset+0x42>
	  dev->delay_ms(2);
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	68db      	ldr	r3, [r3, #12]
 8000620:	2002      	movs	r0, #2
 8000622:	4798      	blx	r3
	  return BME280_OK;
 8000624:	2300      	movs	r3, #0
  }
 8000626:	4618      	mov	r0, r3
 8000628:	3710      	adds	r7, #16
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}

0800062e <bme280_read_calib>:

  static int bme280_read_calib(BME280_dev_t *dev) {
 800062e:	b580      	push	{r7, lr}
 8000630:	b08c      	sub	sp, #48	@ 0x30
 8000632:	af00      	add	r7, sp, #0
 8000634:	6078      	str	r0, [r7, #4]
	  uint8_t buf[26];
	  if (bme280_read_reg(dev, BME280_REG_CALIB_00, buf, 24) != BME280_OK)
 8000636:	f107 0214 	add.w	r2, r7, #20
 800063a:	2318      	movs	r3, #24
 800063c:	2188      	movs	r1, #136	@ 0x88
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	f7ff ff32 	bl	80004a8 <bme280_read_reg>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d002      	beq.n	8000650 <bme280_read_calib+0x22>
		  return BME280_E_COMM_FAIL;
 800064a:	f06f 0301 	mvn.w	r3, #1
 800064e:	e0c4      	b.n	80007da <bme280_read_calib+0x1ac>
	// Byte-concentration
	dev->calib.dig_T1 = (uint16_t)(buf[0] | (buf[1] << 8));
 8000650:	7d3b      	ldrb	r3, [r7, #20]
 8000652:	b21a      	sxth	r2, r3
 8000654:	7d7b      	ldrb	r3, [r7, #21]
 8000656:	021b      	lsls	r3, r3, #8
 8000658:	b21b      	sxth	r3, r3
 800065a:	4313      	orrs	r3, r2
 800065c:	b21b      	sxth	r3, r3
 800065e:	b29a      	uxth	r2, r3
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	829a      	strh	r2, [r3, #20]
	dev->calib.dig_T2 = (int16_t)(buf[2] | (buf[3] << 8));
 8000664:	7dbb      	ldrb	r3, [r7, #22]
 8000666:	b21a      	sxth	r2, r3
 8000668:	7dfb      	ldrb	r3, [r7, #23]
 800066a:	021b      	lsls	r3, r3, #8
 800066c:	b21b      	sxth	r3, r3
 800066e:	4313      	orrs	r3, r2
 8000670:	b21a      	sxth	r2, r3
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	82da      	strh	r2, [r3, #22]
	dev->calib.dig_T3 = (int16_t)(buf[4] | (buf[5] << 8));
 8000676:	7e3b      	ldrb	r3, [r7, #24]
 8000678:	b21a      	sxth	r2, r3
 800067a:	7e7b      	ldrb	r3, [r7, #25]
 800067c:	021b      	lsls	r3, r3, #8
 800067e:	b21b      	sxth	r3, r3
 8000680:	4313      	orrs	r3, r2
 8000682:	b21a      	sxth	r2, r3
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	831a      	strh	r2, [r3, #24]

	dev->calib.dig_P1 = (uint16_t)(buf[6] | (buf[7] << 8));
 8000688:	7ebb      	ldrb	r3, [r7, #26]
 800068a:	b21a      	sxth	r2, r3
 800068c:	7efb      	ldrb	r3, [r7, #27]
 800068e:	021b      	lsls	r3, r3, #8
 8000690:	b21b      	sxth	r3, r3
 8000692:	4313      	orrs	r3, r2
 8000694:	b21b      	sxth	r3, r3
 8000696:	b29a      	uxth	r2, r3
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	835a      	strh	r2, [r3, #26]
	dev->calib.dig_P2 = (int16_t)(buf[8] | (buf[9] << 8));
 800069c:	7f3b      	ldrb	r3, [r7, #28]
 800069e:	b21a      	sxth	r2, r3
 80006a0:	7f7b      	ldrb	r3, [r7, #29]
 80006a2:	021b      	lsls	r3, r3, #8
 80006a4:	b21b      	sxth	r3, r3
 80006a6:	4313      	orrs	r3, r2
 80006a8:	b21a      	sxth	r2, r3
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	839a      	strh	r2, [r3, #28]
	dev->calib.dig_P3 = (int16_t)(buf[10] | (buf[11] << 8));
 80006ae:	7fbb      	ldrb	r3, [r7, #30]
 80006b0:	b21a      	sxth	r2, r3
 80006b2:	7ffb      	ldrb	r3, [r7, #31]
 80006b4:	021b      	lsls	r3, r3, #8
 80006b6:	b21b      	sxth	r3, r3
 80006b8:	4313      	orrs	r3, r2
 80006ba:	b21a      	sxth	r2, r3
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	83da      	strh	r2, [r3, #30]
	dev->calib.dig_P4 = (int16_t)(buf[12] | (buf[13] << 8));
 80006c0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80006c4:	b21a      	sxth	r2, r3
 80006c6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80006ca:	021b      	lsls	r3, r3, #8
 80006cc:	b21b      	sxth	r3, r3
 80006ce:	4313      	orrs	r3, r2
 80006d0:	b21a      	sxth	r2, r3
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	841a      	strh	r2, [r3, #32]
	dev->calib.dig_P5 = (int16_t)(buf[14] | (buf[15] << 8));
 80006d6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80006da:	b21a      	sxth	r2, r3
 80006dc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80006e0:	021b      	lsls	r3, r3, #8
 80006e2:	b21b      	sxth	r3, r3
 80006e4:	4313      	orrs	r3, r2
 80006e6:	b21a      	sxth	r2, r3
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	845a      	strh	r2, [r3, #34]	@ 0x22
	dev->calib.dig_P6 = (int16_t)(buf[16] | (buf[17] << 8));
 80006ec:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80006f0:	b21a      	sxth	r2, r3
 80006f2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80006f6:	021b      	lsls	r3, r3, #8
 80006f8:	b21b      	sxth	r3, r3
 80006fa:	4313      	orrs	r3, r2
 80006fc:	b21a      	sxth	r2, r3
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	849a      	strh	r2, [r3, #36]	@ 0x24
	dev->calib.dig_P7 = (int16_t)(buf[18] | (buf[19] << 8));
 8000702:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000706:	b21a      	sxth	r2, r3
 8000708:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800070c:	021b      	lsls	r3, r3, #8
 800070e:	b21b      	sxth	r3, r3
 8000710:	4313      	orrs	r3, r2
 8000712:	b21a      	sxth	r2, r3
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	84da      	strh	r2, [r3, #38]	@ 0x26
	dev->calib.dig_P8 = (int16_t)(buf[20] | (buf[21] << 8));
 8000718:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800071c:	b21a      	sxth	r2, r3
 800071e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8000722:	021b      	lsls	r3, r3, #8
 8000724:	b21b      	sxth	r3, r3
 8000726:	4313      	orrs	r3, r2
 8000728:	b21a      	sxth	r2, r3
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	851a      	strh	r2, [r3, #40]	@ 0x28
	dev->calib.dig_P9 = (int16_t)(buf[22] | (buf[23] << 8));
 800072e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000732:	b21a      	sxth	r2, r3
 8000734:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000738:	021b      	lsls	r3, r3, #8
 800073a:	b21b      	sxth	r3, r3
 800073c:	4313      	orrs	r3, r2
 800073e:	b21a      	sxth	r2, r3
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	855a      	strh	r2, [r3, #42]	@ 0x2a

	// Read H1
	if (bme280_read_reg(dev,  BME280_REG_CALIB_H1, &buf[24], 1) != BME280_OK)
 8000744:	f107 0314 	add.w	r3, r7, #20
 8000748:	f103 0218 	add.w	r2, r3, #24
 800074c:	2301      	movs	r3, #1
 800074e:	21a1      	movs	r1, #161	@ 0xa1
 8000750:	6878      	ldr	r0, [r7, #4]
 8000752:	f7ff fea9 	bl	80004a8 <bme280_read_reg>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d002      	beq.n	8000762 <bme280_read_calib+0x134>
		return BME280_E_COMM_FAIL;
 800075c:	f06f 0301 	mvn.w	r3, #1
 8000760:	e03b      	b.n	80007da <bme280_read_calib+0x1ac>
	dev->calib.dig_H1 = buf[24];
 8000762:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	// Read H2-H6
	uint8_t buf_h[7];
    if (bme280_read_reg(dev, BME280_REG_CALIB_H2_LSB, buf_h, 7) != BME280_OK) return BME280_E_COMM_FAIL;
 800076c:	f107 020c 	add.w	r2, r7, #12
 8000770:	2307      	movs	r3, #7
 8000772:	21e1      	movs	r1, #225	@ 0xe1
 8000774:	6878      	ldr	r0, [r7, #4]
 8000776:	f7ff fe97 	bl	80004a8 <bme280_read_reg>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d002      	beq.n	8000786 <bme280_read_calib+0x158>
 8000780:	f06f 0301 	mvn.w	r3, #1
 8000784:	e029      	b.n	80007da <bme280_read_calib+0x1ac>
    dev->calib.dig_H2 = (int16_t)(buf_h[0] | (buf_h[1] << 8));
 8000786:	7b3b      	ldrb	r3, [r7, #12]
 8000788:	b21a      	sxth	r2, r3
 800078a:	7b7b      	ldrb	r3, [r7, #13]
 800078c:	021b      	lsls	r3, r3, #8
 800078e:	b21b      	sxth	r3, r3
 8000790:	4313      	orrs	r3, r2
 8000792:	b21a      	sxth	r2, r3
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	85da      	strh	r2, [r3, #46]	@ 0x2e
    dev->calib.dig_H3 = buf_h[2];
 8000798:	7bba      	ldrb	r2, [r7, #14]
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    dev->calib.dig_H4 = (int16_t)((buf_h[3] << 4) | (buf_h[4] & 0x0F));
 80007a0:	7bfb      	ldrb	r3, [r7, #15]
 80007a2:	011b      	lsls	r3, r3, #4
 80007a4:	b21a      	sxth	r2, r3
 80007a6:	7c3b      	ldrb	r3, [r7, #16]
 80007a8:	b21b      	sxth	r3, r3
 80007aa:	f003 030f 	and.w	r3, r3, #15
 80007ae:	b21b      	sxth	r3, r3
 80007b0:	4313      	orrs	r3, r2
 80007b2:	b21a      	sxth	r2, r3
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	865a      	strh	r2, [r3, #50]	@ 0x32
    dev->calib.dig_H5 = (int16_t)((buf_h[5] << 4) | (buf_h[4] >> 4));
 80007b8:	7c7b      	ldrb	r3, [r7, #17]
 80007ba:	011b      	lsls	r3, r3, #4
 80007bc:	b21a      	sxth	r2, r3
 80007be:	7c3b      	ldrb	r3, [r7, #16]
 80007c0:	091b      	lsrs	r3, r3, #4
 80007c2:	b2db      	uxtb	r3, r3
 80007c4:	b21b      	sxth	r3, r3
 80007c6:	4313      	orrs	r3, r2
 80007c8:	b21a      	sxth	r2, r3
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	869a      	strh	r2, [r3, #52]	@ 0x34
    dev->calib.dig_H6 = (int8_t)buf_h[6];
 80007ce:	7cbb      	ldrb	r3, [r7, #18]
 80007d0:	b25a      	sxtb	r2, r3
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

    return BME280_OK; // Return OK if all read and byte-concentration is success
 80007d8:	2300      	movs	r3, #0
  }
 80007da:	4618      	mov	r0, r3
 80007dc:	3730      	adds	r7, #48	@ 0x30
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}

080007e2 <bme280_init>:

 int bme280_init(BME280_dev_t *dev) {
 80007e2:	b580      	push	{r7, lr}
 80007e4:	b084      	sub	sp, #16
 80007e6:	af00      	add	r7, sp, #0
 80007e8:	6078      	str	r0, [r7, #4]
	 if(!dev) return BME280_E_NULL_PTR; // Kiểm tra tính hợp lệ của con trỏ dev
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d102      	bne.n	80007f6 <bme280_init+0x14>
 80007f0:	f04f 33ff 	mov.w	r3, #4294967295
 80007f4:	e04b      	b.n	800088e <bme280_init+0xac>

	 // Đọc ID chip
	 uint8_t id;
	 if (bme280_read_id(dev, &id) != BME280_OK) return BME280_E_COMM_FAIL;
 80007f6:	f107 030f 	add.w	r3, r7, #15
 80007fa:	4619      	mov	r1, r3
 80007fc:	6878      	ldr	r0, [r7, #4]
 80007fe:	f7ff fecc 	bl	800059a <bme280_read_id>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d002      	beq.n	800080e <bme280_init+0x2c>
 8000808:	f06f 0301 	mvn.w	r3, #1
 800080c:	e03f      	b.n	800088e <bme280_init+0xac>
	 if (id != BME280_CHIP_ID) return BME280_E_DEV_NOT_FOUND;
 800080e:	7bfb      	ldrb	r3, [r7, #15]
 8000810:	2b60      	cmp	r3, #96	@ 0x60
 8000812:	d002      	beq.n	800081a <bme280_init+0x38>
 8000814:	f06f 0302 	mvn.w	r3, #2
 8000818:	e039      	b.n	800088e <bme280_init+0xac>
	 bme280_soft_reset(dev);
 800081a:	6878      	ldr	r0, [r7, #4]
 800081c:	f7ff fee2 	bl	80005e4 <bme280_soft_reset>
	 if (bme280_read_calib(dev) != BME280_OK) return BME280_E_COMM_FAIL;
 8000820:	6878      	ldr	r0, [r7, #4]
 8000822:	f7ff ff04 	bl	800062e <bme280_read_calib>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d002      	beq.n	8000832 <bme280_init+0x50>
 800082c:	f06f 0301 	mvn.w	r3, #1
 8000830:	e02d      	b.n	800088e <bme280_init+0xac>
	 // Thiết lập oversampling độ ẩm
	 uint8_t ctrl_hum = BME280_OSRS_1 & 0x07;
 8000832:	2301      	movs	r3, #1
 8000834:	73bb      	strb	r3, [r7, #14]
	 if (bme280_read_reg(dev, BME280_REG_CTRL_HUM, &ctrl_hum, 1) != BME280_OK)
 8000836:	f107 020e 	add.w	r2, r7, #14
 800083a:	2301      	movs	r3, #1
 800083c:	21f2      	movs	r1, #242	@ 0xf2
 800083e:	6878      	ldr	r0, [r7, #4]
 8000840:	f7ff fe32 	bl	80004a8 <bme280_read_reg>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d002      	beq.n	8000850 <bme280_init+0x6e>
		 return BME280_E_COMM_FAIL;
 800084a:	f06f 0301 	mvn.w	r3, #1
 800084e:	e01e      	b.n	800088e <bme280_init+0xac>
	// Thiết lập ctrl_meas
	uint8_t ctrl_meas = (BME280_OSRS_1 << 5) | (BME280_OSRS_1 << 2) | BME280_MODE_SLEEP;
 8000850:	2324      	movs	r3, #36	@ 0x24
 8000852:	737b      	strb	r3, [r7, #13]
	if (bme280_read_reg(dev, BME280_REG_CTRL_MEAS, &ctrl_meas, 1) != BME280_OK)
 8000854:	f107 020d 	add.w	r2, r7, #13
 8000858:	2301      	movs	r3, #1
 800085a:	21f4      	movs	r1, #244	@ 0xf4
 800085c:	6878      	ldr	r0, [r7, #4]
 800085e:	f7ff fe23 	bl	80004a8 <bme280_read_reg>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d002      	beq.n	800086e <bme280_init+0x8c>
		return BME280_E_COMM_FAIL;
 8000868:	f06f 0301 	mvn.w	r3, #1
 800086c:	e00f      	b.n	800088e <bme280_init+0xac>
	// Thiết lập config với cấu hình mặc định
	uint8_t config = BME280_TSB_125_MS | BME280_FILTER_OFF;
 800086e:	2340      	movs	r3, #64	@ 0x40
 8000870:	733b      	strb	r3, [r7, #12]
	if (bme280_read_reg(dev, BME280_REG_CONFIG, &config, 1) != BME280_OK)
 8000872:	f107 020c 	add.w	r2, r7, #12
 8000876:	2301      	movs	r3, #1
 8000878:	21f5      	movs	r1, #245	@ 0xf5
 800087a:	6878      	ldr	r0, [r7, #4]
 800087c:	f7ff fe14 	bl	80004a8 <bme280_read_reg>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d002      	beq.n	800088c <bme280_init+0xaa>
		return BME280_E_COMM_FAIL;
 8000886:	f06f 0301 	mvn.w	r3, #1
 800088a:	e000      	b.n	800088e <bme280_init+0xac>

	return BME280_OK;
 800088c:	2300      	movs	r3, #0
 }
 800088e:	4618      	mov	r0, r3
 8000890:	3710      	adds	r7, #16
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}

08000896 <bme280_trigger_forced_measurement>:

 int bme280_trigger_forced_measurement(BME280_dev_t *dev) {
 8000896:	b580      	push	{r7, lr}
 8000898:	b084      	sub	sp, #16
 800089a:	af00      	add	r7, sp, #0
 800089c:	6078      	str	r0, [r7, #4]
	 if (!dev) return BME280_E_NULL_PTR; // kiểm tra con trỏ dev
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d102      	bne.n	80008aa <bme280_trigger_forced_measurement+0x14>
 80008a4:	f04f 33ff 	mov.w	r3, #4294967295
 80008a8:	e03c      	b.n	8000924 <bme280_trigger_forced_measurement+0x8e>
	 uint8_t ctrl_meas;
	 if (bme280_read_reg(dev, BME280_REG_CTRL_MEAS, &ctrl_meas, 1) != BME280_OK)
 80008aa:	f107 020f 	add.w	r2, r7, #15
 80008ae:	2301      	movs	r3, #1
 80008b0:	21f4      	movs	r1, #244	@ 0xf4
 80008b2:	6878      	ldr	r0, [r7, #4]
 80008b4:	f7ff fdf8 	bl	80004a8 <bme280_read_reg>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d002      	beq.n	80008c4 <bme280_trigger_forced_measurement+0x2e>
		 return BME280_E_COMM_FAIL;
 80008be:	f06f 0301 	mvn.w	r3, #1
 80008c2:	e02f      	b.n	8000924 <bme280_trigger_forced_measurement+0x8e>
	ctrl_meas = (ctrl_meas & 0xFC) | BME280_MODE_FORCED;
 80008c4:	7bfb      	ldrb	r3, [r7, #15]
 80008c6:	b25b      	sxtb	r3, r3
 80008c8:	f023 0303 	bic.w	r3, r3, #3
 80008cc:	b25b      	sxtb	r3, r3
 80008ce:	f043 0301 	orr.w	r3, r3, #1
 80008d2:	b25b      	sxtb	r3, r3
 80008d4:	b2db      	uxtb	r3, r3
 80008d6:	73fb      	strb	r3, [r7, #15]
    if (bme280_write_reg(dev, BME280_REG_CTRL_MEAS, &ctrl_meas, 1) != BME280_OK)
 80008d8:	f107 020f 	add.w	r2, r7, #15
 80008dc:	2301      	movs	r3, #1
 80008de:	21f4      	movs	r1, #244	@ 0xf4
 80008e0:	6878      	ldr	r0, [r7, #4]
 80008e2:	f7ff fe1a 	bl	800051a <bme280_write_reg>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d002      	beq.n	80008f2 <bme280_trigger_forced_measurement+0x5c>
	    return BME280_E_COMM_FAIL;
 80008ec:	f06f 0301 	mvn.w	r3, #1
 80008f0:	e018      	b.n	8000924 <bme280_trigger_forced_measurement+0x8e>

	uint8_t status = 0;
 80008f2:	2300      	movs	r3, #0
 80008f4:	73bb      	strb	r3, [r7, #14]
	do {
        if (bme280_read_reg(dev, BME280_REG_STATUS, &status, 1) != BME280_OK) return BME280_E_COMM_FAIL;
 80008f6:	f107 020e 	add.w	r2, r7, #14
 80008fa:	2301      	movs	r3, #1
 80008fc:	21f3      	movs	r1, #243	@ 0xf3
 80008fe:	6878      	ldr	r0, [r7, #4]
 8000900:	f7ff fdd2 	bl	80004a8 <bme280_read_reg>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d002      	beq.n	8000910 <bme280_trigger_forced_measurement+0x7a>
 800090a:	f06f 0301 	mvn.w	r3, #1
 800090e:	e009      	b.n	8000924 <bme280_trigger_forced_measurement+0x8e>
        dev->delay_ms(2);
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	68db      	ldr	r3, [r3, #12]
 8000914:	2002      	movs	r0, #2
 8000916:	4798      	blx	r3
    } while (status & 0x08);
 8000918:	7bbb      	ldrb	r3, [r7, #14]
 800091a:	f003 0308 	and.w	r3, r3, #8
 800091e:	2b00      	cmp	r3, #0
 8000920:	d1e9      	bne.n	80008f6 <bme280_trigger_forced_measurement+0x60>

	return BME280_OK;
 8000922:	2300      	movs	r3, #0
 }
 8000924:	4618      	mov	r0, r3
 8000926:	3710      	adds	r7, #16
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}

0800092c <bme280_read_raw_temp_press_hum>:

 // Đọc giá trị ADC thô của temp, hum, press
 int bme280_read_raw_temp_press_hum(BME280_dev_t *dev, int32_t *raw_temp, int32_t *raw_p, int32_t *raw_h) {
 800092c:	b580      	push	{r7, lr}
 800092e:	b08a      	sub	sp, #40	@ 0x28
 8000930:	af00      	add	r7, sp, #0
 8000932:	60f8      	str	r0, [r7, #12]
 8000934:	60b9      	str	r1, [r7, #8]
 8000936:	607a      	str	r2, [r7, #4]
 8000938:	603b      	str	r3, [r7, #0]
	 if (!dev || !raw_temp || !raw_p || !raw_h) return BME280_E_NULL_PTR;
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d008      	beq.n	8000952 <bme280_read_raw_temp_press_hum+0x26>
 8000940:	68bb      	ldr	r3, [r7, #8]
 8000942:	2b00      	cmp	r3, #0
 8000944:	d005      	beq.n	8000952 <bme280_read_raw_temp_press_hum+0x26>
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d002      	beq.n	8000952 <bme280_read_raw_temp_press_hum+0x26>
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d102      	bne.n	8000958 <bme280_read_raw_temp_press_hum+0x2c>
 8000952:	f04f 33ff 	mov.w	r3, #4294967295
 8000956:	e02f      	b.n	80009b8 <bme280_read_raw_temp_press_hum+0x8c>
    uint8_t buf[8];
    if (bme280_read_reg(dev, BME280_REG_PRESS_MSB, buf, 8) != BME280_OK) return BME280_E_COMM_FAIL;
 8000958:	f107 0214 	add.w	r2, r7, #20
 800095c:	2308      	movs	r3, #8
 800095e:	21f8      	movs	r1, #248	@ 0xf8
 8000960:	68f8      	ldr	r0, [r7, #12]
 8000962:	f7ff fda1 	bl	80004a8 <bme280_read_reg>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d002      	beq.n	8000972 <bme280_read_raw_temp_press_hum+0x46>
 800096c:	f06f 0301 	mvn.w	r3, #1
 8000970:	e022      	b.n	80009b8 <bme280_read_raw_temp_press_hum+0x8c>

    int32_t adc_p = (int32_t)((((uint32_t)buf[0]) << 12) | (((uint32_t)buf[1]) << 4) | (buf[2] >> 4));
 8000972:	7d3b      	ldrb	r3, [r7, #20]
 8000974:	031a      	lsls	r2, r3, #12
 8000976:	7d7b      	ldrb	r3, [r7, #21]
 8000978:	011b      	lsls	r3, r3, #4
 800097a:	4313      	orrs	r3, r2
 800097c:	7dba      	ldrb	r2, [r7, #22]
 800097e:	0912      	lsrs	r2, r2, #4
 8000980:	b2d2      	uxtb	r2, r2
 8000982:	4313      	orrs	r3, r2
 8000984:	627b      	str	r3, [r7, #36]	@ 0x24
    int32_t adc_temp = (int32_t)((((uint32_t)buf[3]) << 12) | (((uint32_t)buf[4]) << 4) | (buf[5] >> 4));
 8000986:	7dfb      	ldrb	r3, [r7, #23]
 8000988:	031a      	lsls	r2, r3, #12
 800098a:	7e3b      	ldrb	r3, [r7, #24]
 800098c:	011b      	lsls	r3, r3, #4
 800098e:	4313      	orrs	r3, r2
 8000990:	7e7a      	ldrb	r2, [r7, #25]
 8000992:	0912      	lsrs	r2, r2, #4
 8000994:	b2d2      	uxtb	r2, r2
 8000996:	4313      	orrs	r3, r2
 8000998:	623b      	str	r3, [r7, #32]
    int32_t adc_h = (int32_t)((((uint32_t)buf[6]) << 8) | buf[7]);
 800099a:	7ebb      	ldrb	r3, [r7, #26]
 800099c:	021b      	lsls	r3, r3, #8
 800099e:	7efa      	ldrb	r2, [r7, #27]
 80009a0:	4313      	orrs	r3, r2
 80009a2:	61fb      	str	r3, [r7, #28]

    *raw_p = adc_p;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80009a8:	601a      	str	r2, [r3, #0]
    *raw_temp = adc_temp;
 80009aa:	68bb      	ldr	r3, [r7, #8]
 80009ac:	6a3a      	ldr	r2, [r7, #32]
 80009ae:	601a      	str	r2, [r3, #0]
    *raw_h = adc_h;
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	69fa      	ldr	r2, [r7, #28]
 80009b4:	601a      	str	r2, [r3, #0]
    return BME280_OK;
 80009b6:	2300      	movs	r3, #0
 }
 80009b8:	4618      	mov	r0, r3
 80009ba:	3728      	adds	r7, #40	@ 0x28
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}

080009c0 <bme280_compensate_all>:

 // Xử lý các giá trị ADC thô
 int bme280_compensate_all( BME280_dev_t *dev, int32_t raw_temp, int32_t raw_p, int32_t raw_h, int32_t *temp_x100, int32_t *press_x100, int32_t *hum_x1024)
{
 80009c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80009c4:	b0e2      	sub	sp, #392	@ 0x188
 80009c6:	af00      	add	r7, sp, #0
 80009c8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
 80009cc:	f8c7 1110 	str.w	r1, [r7, #272]	@ 0x110
 80009d0:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 80009d4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    if (!dev) return BME280_E_NULL_PTR;
 80009d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d102      	bne.n	80009e6 <bme280_compensate_all+0x26>
 80009e0:	f04f 33ff 	mov.w	r3, #4294967295
 80009e4:	e3b2      	b.n	800114c <bme280_compensate_all+0x78c>

    int32_t var1, var2, T;
    uint16_t dig_T1 = dev->calib.dig_T1;
 80009e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80009ea:	8a9b      	ldrh	r3, [r3, #20]
 80009ec:	f8a7 3186 	strh.w	r3, [r7, #390]	@ 0x186
    int16_t dig_T2 = dev->calib.dig_T2;
 80009f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80009f4:	8adb      	ldrh	r3, [r3, #22]
 80009f6:	f8a7 3184 	strh.w	r3, [r7, #388]	@ 0x184
    int16_t dig_T3 = dev->calib.dig_T3;
 80009fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80009fe:	8b1b      	ldrh	r3, [r3, #24]
 8000a00:	f8a7 3182 	strh.w	r3, [r7, #386]	@ 0x182

    var1 = ((((raw_temp >> 3) - ((int32_t)dig_T1 << 1))) * ((int32_t)dig_T2)) >> 11;
 8000a04:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000a08:	10da      	asrs	r2, r3, #3
 8000a0a:	f8b7 3186 	ldrh.w	r3, [r7, #390]	@ 0x186
 8000a0e:	005b      	lsls	r3, r3, #1
 8000a10:	1ad2      	subs	r2, r2, r3
 8000a12:	f9b7 3184 	ldrsh.w	r3, [r7, #388]	@ 0x184
 8000a16:	fb02 f303 	mul.w	r3, r2, r3
 8000a1a:	12db      	asrs	r3, r3, #11
 8000a1c:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
    var2 = (((((raw_temp >> 4) - (int32_t)dig_T1) * ((raw_temp >> 4) - (int32_t)dig_T1)) >> 12) * (int32_t)dig_T3) >> 14;
 8000a20:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000a24:	111a      	asrs	r2, r3, #4
 8000a26:	f8b7 3186 	ldrh.w	r3, [r7, #390]	@ 0x186
 8000a2a:	1ad1      	subs	r1, r2, r3
 8000a2c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000a30:	111a      	asrs	r2, r3, #4
 8000a32:	f8b7 3186 	ldrh.w	r3, [r7, #390]	@ 0x186
 8000a36:	1ad3      	subs	r3, r2, r3
 8000a38:	fb01 f303 	mul.w	r3, r1, r3
 8000a3c:	131a      	asrs	r2, r3, #12
 8000a3e:	f9b7 3182 	ldrsh.w	r3, [r7, #386]	@ 0x182
 8000a42:	fb02 f303 	mul.w	r3, r2, r3
 8000a46:	139b      	asrs	r3, r3, #14
 8000a48:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
    dev->t_fine = var1 + var2;
 8000a4c:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8000a50:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8000a54:	441a      	add	r2, r3
 8000a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000a5a:	639a      	str	r2, [r3, #56]	@ 0x38
    T = (dev->t_fine * 5 + 128) >> 8;
 8000a5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000a60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000a62:	4613      	mov	r3, r2
 8000a64:	009b      	lsls	r3, r3, #2
 8000a66:	4413      	add	r3, r2
 8000a68:	3380      	adds	r3, #128	@ 0x80
 8000a6a:	121b      	asrs	r3, r3, #8
 8000a6c:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
    if (temp_x100) *temp_x100 = T;
 8000a70:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d004      	beq.n	8000a82 <bme280_compensate_all+0xc2>
 8000a78:	f8d7 21a8 	ldr.w	r2, [r7, #424]	@ 0x1a8
 8000a7c:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8000a80:	6013      	str	r3, [r2, #0]

    int64_t var1_p, var2_p, p;
    int64_t adc_P = raw_p;
 8000a82:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000a86:	17da      	asrs	r2, r3, #31
 8000a88:	653b      	str	r3, [r7, #80]	@ 0x50
 8000a8a:	657a      	str	r2, [r7, #84]	@ 0x54
 8000a8c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8000a90:	e9c7 235a 	strd	r2, r3, [r7, #360]	@ 0x168
    int16_t dig_P1 = dev->calib.dig_P1;
 8000a94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000a98:	8b5b      	ldrh	r3, [r3, #26]
 8000a9a:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
    int16_t dig_P2 = dev->calib.dig_P2;
 8000a9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000aa2:	8b9b      	ldrh	r3, [r3, #28]
 8000aa4:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
    int16_t dig_P3 = dev->calib.dig_P3;
 8000aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000aac:	8bdb      	ldrh	r3, [r3, #30]
 8000aae:	f8a7 3162 	strh.w	r3, [r7, #354]	@ 0x162
    int16_t dig_P4 = dev->calib.dig_P4;
 8000ab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000ab6:	8c1b      	ldrh	r3, [r3, #32]
 8000ab8:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160
    int16_t dig_P5 = dev->calib.dig_P5;
 8000abc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000ac0:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8000ac2:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
    int16_t dig_P6 = dev->calib.dig_P6;
 8000ac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000aca:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000acc:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c
    int16_t dig_P7 = dev->calib.dig_P7;
 8000ad0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000ad4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8000ad6:	f8a7 315a 	strh.w	r3, [r7, #346]	@ 0x15a
    int16_t dig_P8 = dev->calib.dig_P8;
 8000ada:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000ade:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000ae0:	f8a7 3158 	strh.w	r3, [r7, #344]	@ 0x158
    int16_t dig_P9 = dev->calib.dig_P9;
 8000ae4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000ae8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000aea:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156

    var1_p = ((int64_t)dev->t_fine) - 128000;
 8000aee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000af2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000af4:	17da      	asrs	r2, r3, #31
 8000af6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8000afa:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8000afe:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	@ 0xc8
 8000b02:	4611      	mov	r1, r2
 8000b04:	f5b1 31fa 	subs.w	r1, r1, #128000	@ 0x1f400
 8000b08:	64b9      	str	r1, [r7, #72]	@ 0x48
 8000b0a:	f143 33ff 	adc.w	r3, r3, #4294967295
 8000b0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000b10:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8000b14:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
    var2_p = var1_p * var1_p * (int64_t)dig_P6;
 8000b18:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8000b1c:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8000b20:	fb03 f102 	mul.w	r1, r3, r2
 8000b24:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8000b28:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8000b2c:	fb02 f303 	mul.w	r3, r2, r3
 8000b30:	18ca      	adds	r2, r1, r3
 8000b32:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8000b36:	fba3 4503 	umull	r4, r5, r3, r3
 8000b3a:	1953      	adds	r3, r2, r5
 8000b3c:	461d      	mov	r5, r3
 8000b3e:	f9b7 315c 	ldrsh.w	r3, [r7, #348]	@ 0x15c
 8000b42:	17da      	asrs	r2, r3, #31
 8000b44:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8000b48:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8000b4c:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 8000b50:	4603      	mov	r3, r0
 8000b52:	fb03 f205 	mul.w	r2, r3, r5
 8000b56:	460b      	mov	r3, r1
 8000b58:	fb04 f303 	mul.w	r3, r4, r3
 8000b5c:	4413      	add	r3, r2
 8000b5e:	4602      	mov	r2, r0
 8000b60:	fba4 2102 	umull	r2, r1, r4, r2
 8000b64:	f8c7 10d4 	str.w	r1, [r7, #212]	@ 0xd4
 8000b68:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8000b6c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8000b70:	4413      	add	r3, r2
 8000b72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8000b76:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	@ 0xd0
 8000b7a:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
 8000b7e:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
    var2_p = var2_p + ((var1_p * (int64_t)dig_P5) << 17);
 8000b82:	f9b7 315e 	ldrsh.w	r3, [r7, #350]	@ 0x15e
 8000b86:	17da      	asrs	r2, r3, #31
 8000b88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8000b8c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8000b90:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8000b94:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 8000b98:	462a      	mov	r2, r5
 8000b9a:	fb02 f203 	mul.w	r2, r2, r3
 8000b9e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8000ba2:	4621      	mov	r1, r4
 8000ba4:	fb01 f303 	mul.w	r3, r1, r3
 8000ba8:	441a      	add	r2, r3
 8000baa:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8000bae:	4621      	mov	r1, r4
 8000bb0:	fba3 ab01 	umull	sl, fp, r3, r1
 8000bb4:	eb02 030b 	add.w	r3, r2, fp
 8000bb8:	469b      	mov	fp, r3
 8000bba:	f04f 0000 	mov.w	r0, #0
 8000bbe:	f04f 0100 	mov.w	r1, #0
 8000bc2:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8000bc6:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 8000bca:	ea4f 404a 	mov.w	r0, sl, lsl #17
 8000bce:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8000bd2:	1814      	adds	r4, r2, r0
 8000bd4:	643c      	str	r4, [r7, #64]	@ 0x40
 8000bd6:	414b      	adcs	r3, r1
 8000bd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8000bda:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8000bde:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
    var2_p = var2_p + (((int64_t)dig_P4) << 35);
 8000be2:	f9b7 3160 	ldrsh.w	r3, [r7, #352]	@ 0x160
 8000be6:	17da      	asrs	r2, r3, #31
 8000be8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000bec:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	f04f 0100 	mov.w	r1, #0
 8000bf8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000bfc:	00d9      	lsls	r1, r3, #3
 8000bfe:	2000      	movs	r0, #0
 8000c00:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8000c04:	1814      	adds	r4, r2, r0
 8000c06:	63bc      	str	r4, [r7, #56]	@ 0x38
 8000c08:	414b      	adcs	r3, r1
 8000c0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000c0c:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8000c10:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
    var1_p = ((var1_p * var1_p * (int64_t)dig_P3) >> 8) + ((var1_p * (int64_t)dig_P2) << 12);
 8000c14:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8000c18:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8000c1c:	fb03 f102 	mul.w	r1, r3, r2
 8000c20:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8000c24:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8000c28:	fb02 f303 	mul.w	r3, r2, r3
 8000c2c:	18ca      	adds	r2, r1, r3
 8000c2e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8000c32:	fba3 8903 	umull	r8, r9, r3, r3
 8000c36:	eb02 0309 	add.w	r3, r2, r9
 8000c3a:	4699      	mov	r9, r3
 8000c3c:	f9b7 3162 	ldrsh.w	r3, [r7, #354]	@ 0x162
 8000c40:	17da      	asrs	r2, r3, #31
 8000c42:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8000c46:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8000c4a:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 8000c4e:	4603      	mov	r3, r0
 8000c50:	fb03 f209 	mul.w	r2, r3, r9
 8000c54:	460b      	mov	r3, r1
 8000c56:	fb08 f303 	mul.w	r3, r8, r3
 8000c5a:	4413      	add	r3, r2
 8000c5c:	4602      	mov	r2, r0
 8000c5e:	fba8 2102 	umull	r2, r1, r8, r2
 8000c62:	f8c7 1104 	str.w	r1, [r7, #260]	@ 0x104
 8000c66:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 8000c6a:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8000c6e:	4413      	add	r3, r2
 8000c70:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000c74:	f04f 0000 	mov.w	r0, #0
 8000c78:	f04f 0100 	mov.w	r1, #0
 8000c7c:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8000c80:	4623      	mov	r3, r4
 8000c82:	0a18      	lsrs	r0, r3, #8
 8000c84:	462a      	mov	r2, r5
 8000c86:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8000c8a:	462b      	mov	r3, r5
 8000c8c:	1219      	asrs	r1, r3, #8
 8000c8e:	f9b7 3164 	ldrsh.w	r3, [r7, #356]	@ 0x164
 8000c92:	17da      	asrs	r2, r3, #31
 8000c94:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8000c98:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8000c9c:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8000ca0:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8000ca4:	464a      	mov	r2, r9
 8000ca6:	fb02 f203 	mul.w	r2, r2, r3
 8000caa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8000cae:	4644      	mov	r4, r8
 8000cb0:	fb04 f303 	mul.w	r3, r4, r3
 8000cb4:	441a      	add	r2, r3
 8000cb6:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8000cba:	4644      	mov	r4, r8
 8000cbc:	fba3 3404 	umull	r3, r4, r3, r4
 8000cc0:	f8c7 40fc 	str.w	r4, [r7, #252]	@ 0xfc
 8000cc4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8000cc8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000ccc:	18d3      	adds	r3, r2, r3
 8000cce:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8000cd2:	f04f 0200 	mov.w	r2, #0
 8000cd6:	f04f 0300 	mov.w	r3, #0
 8000cda:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 8000cde:	464c      	mov	r4, r9
 8000ce0:	0323      	lsls	r3, r4, #12
 8000ce2:	46c4      	mov	ip, r8
 8000ce4:	ea43 531c 	orr.w	r3, r3, ip, lsr #20
 8000ce8:	4644      	mov	r4, r8
 8000cea:	0322      	lsls	r2, r4, #12
 8000cec:	1884      	adds	r4, r0, r2
 8000cee:	633c      	str	r4, [r7, #48]	@ 0x30
 8000cf0:	eb41 0303 	adc.w	r3, r1, r3
 8000cf4:	637b      	str	r3, [r7, #52]	@ 0x34
 8000cf6:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8000cfa:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
    var1_p = (((((int64_t)1) << 47) + var1_p) * ((int64_t)dig_P1)) >> 33;
 8000cfe:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8000d02:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8000d06:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 8000d0a:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8000d0e:	f9b7 3166 	ldrsh.w	r3, [r7, #358]	@ 0x166
 8000d12:	17da      	asrs	r2, r3, #31
 8000d14:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000d18:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8000d1c:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	@ 0x98
 8000d20:	4622      	mov	r2, r4
 8000d22:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8000d26:	4641      	mov	r1, r8
 8000d28:	fb01 f202 	mul.w	r2, r1, r2
 8000d2c:	464d      	mov	r5, r9
 8000d2e:	4618      	mov	r0, r3
 8000d30:	4621      	mov	r1, r4
 8000d32:	4603      	mov	r3, r0
 8000d34:	fb03 f305 	mul.w	r3, r3, r5
 8000d38:	4413      	add	r3, r2
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	4641      	mov	r1, r8
 8000d3e:	fba2 2101 	umull	r2, r1, r2, r1
 8000d42:	f8c7 10f4 	str.w	r1, [r7, #244]	@ 0xf4
 8000d46:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8000d4a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8000d4e:	4413      	add	r3, r2
 8000d50:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000d54:	f04f 0200 	mov.w	r2, #0
 8000d58:	f04f 0300 	mov.w	r3, #0
 8000d5c:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8000d60:	4629      	mov	r1, r5
 8000d62:	104a      	asrs	r2, r1, #1
 8000d64:	4629      	mov	r1, r5
 8000d66:	17cb      	asrs	r3, r1, #31
 8000d68:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148

    if (var1_p == 0) {
 8000d6c:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8000d70:	4313      	orrs	r3, r2
 8000d72:	d109      	bne.n	8000d88 <bme280_compensate_all+0x3c8>
        if (press_x100) *press_x100 = 0;
 8000d74:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	f000 815d 	beq.w	8001038 <bme280_compensate_all+0x678>
 8000d7e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8000d82:	2200      	movs	r2, #0
 8000d84:	601a      	str	r2, [r3, #0]
 8000d86:	e157      	b.n	8001038 <bme280_compensate_all+0x678>
    } else {
        p = 1048576 - adc_P;
 8000d88:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	@ 0x168
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	f5d2 1080 	rsbs	r0, r2, #1048576	@ 0x100000
 8000d92:	62b8      	str	r0, [r7, #40]	@ 0x28
 8000d94:	eb61 0303 	sbc.w	r3, r1, r3
 8000d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000d9a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8000d9e:	e9c7 344e 	strd	r3, r4, [r7, #312]	@ 0x138
        p = (((p << 31) - var2_p) * 3125) / var1_p;
 8000da2:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 8000da6:	f04f 0000 	mov.w	r0, #0
 8000daa:	f04f 0100 	mov.w	r1, #0
 8000dae:	07d9      	lsls	r1, r3, #31
 8000db0:	ea41 0152 	orr.w	r1, r1, r2, lsr #1
 8000db4:	07d0      	lsls	r0, r2, #31
 8000db6:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8000dba:	1a84      	subs	r4, r0, r2
 8000dbc:	f8c7 4088 	str.w	r4, [r7, #136]	@ 0x88
 8000dc0:	eb61 0303 	sbc.w	r3, r1, r3
 8000dc4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000dc8:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 8000dcc:	4622      	mov	r2, r4
 8000dce:	462b      	mov	r3, r5
 8000dd0:	1891      	adds	r1, r2, r2
 8000dd2:	6239      	str	r1, [r7, #32]
 8000dd4:	415b      	adcs	r3, r3
 8000dd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8000dd8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000ddc:	4621      	mov	r1, r4
 8000dde:	1851      	adds	r1, r2, r1
 8000de0:	61b9      	str	r1, [r7, #24]
 8000de2:	4629      	mov	r1, r5
 8000de4:	414b      	adcs	r3, r1
 8000de6:	61fb      	str	r3, [r7, #28]
 8000de8:	f04f 0200 	mov.w	r2, #0
 8000dec:	f04f 0300 	mov.w	r3, #0
 8000df0:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8000df4:	4649      	mov	r1, r9
 8000df6:	018b      	lsls	r3, r1, #6
 8000df8:	4641      	mov	r1, r8
 8000dfa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8000dfe:	4641      	mov	r1, r8
 8000e00:	018a      	lsls	r2, r1, #6
 8000e02:	4641      	mov	r1, r8
 8000e04:	1889      	adds	r1, r1, r2
 8000e06:	6139      	str	r1, [r7, #16]
 8000e08:	4649      	mov	r1, r9
 8000e0a:	eb43 0101 	adc.w	r1, r3, r1
 8000e0e:	6179      	str	r1, [r7, #20]
 8000e10:	f04f 0200 	mov.w	r2, #0
 8000e14:	f04f 0300 	mov.w	r3, #0
 8000e18:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8000e1c:	4649      	mov	r1, r9
 8000e1e:	008b      	lsls	r3, r1, #2
 8000e20:	46c4      	mov	ip, r8
 8000e22:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8000e26:	4641      	mov	r1, r8
 8000e28:	008a      	lsls	r2, r1, #2
 8000e2a:	4610      	mov	r0, r2
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	4603      	mov	r3, r0
 8000e30:	4622      	mov	r2, r4
 8000e32:	189b      	adds	r3, r3, r2
 8000e34:	60bb      	str	r3, [r7, #8]
 8000e36:	460b      	mov	r3, r1
 8000e38:	462a      	mov	r2, r5
 8000e3a:	eb42 0303 	adc.w	r3, r2, r3
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	f04f 0200 	mov.w	r2, #0
 8000e44:	f04f 0300 	mov.w	r3, #0
 8000e48:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8000e4c:	4649      	mov	r1, r9
 8000e4e:	008b      	lsls	r3, r1, #2
 8000e50:	46c4      	mov	ip, r8
 8000e52:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8000e56:	4641      	mov	r1, r8
 8000e58:	008a      	lsls	r2, r1, #2
 8000e5a:	4610      	mov	r0, r2
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4603      	mov	r3, r0
 8000e60:	4622      	mov	r2, r4
 8000e62:	189b      	adds	r3, r3, r2
 8000e64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8000e68:	462b      	mov	r3, r5
 8000e6a:	460a      	mov	r2, r1
 8000e6c:	eb42 0303 	adc.w	r3, r2, r3
 8000e70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8000e74:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8000e78:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8000e7c:	f7ff f966 	bl	800014c <__aeabi_ldivmod>
 8000e80:	4602      	mov	r2, r0
 8000e82:	460b      	mov	r3, r1
 8000e84:	e9c7 234e 	strd	r2, r3, [r7, #312]	@ 0x138
        var1_p = (((int64_t)dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8000e88:	f9b7 3156 	ldrsh.w	r3, [r7, #342]	@ 0x156
 8000e8c:	17da      	asrs	r2, r3, #31
 8000e8e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000e90:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8000e92:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 8000e96:	f04f 0000 	mov.w	r0, #0
 8000e9a:	f04f 0100 	mov.w	r1, #0
 8000e9e:	0b50      	lsrs	r0, r2, #13
 8000ea0:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000ea4:	1359      	asrs	r1, r3, #13
 8000ea6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8000eaa:	462b      	mov	r3, r5
 8000eac:	fb00 f203 	mul.w	r2, r0, r3
 8000eb0:	4623      	mov	r3, r4
 8000eb2:	fb03 f301 	mul.w	r3, r3, r1
 8000eb6:	4413      	add	r3, r2
 8000eb8:	4622      	mov	r2, r4
 8000eba:	fba2 2100 	umull	r2, r1, r2, r0
 8000ebe:	f8c7 10ec 	str.w	r1, [r7, #236]	@ 0xec
 8000ec2:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 8000ec6:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8000eca:	4413      	add	r3, r2
 8000ecc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8000ed0:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 8000ed4:	f04f 0000 	mov.w	r0, #0
 8000ed8:	f04f 0100 	mov.w	r1, #0
 8000edc:	0b50      	lsrs	r0, r2, #13
 8000ede:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000ee2:	1359      	asrs	r1, r3, #13
 8000ee4:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8000ee8:	462b      	mov	r3, r5
 8000eea:	fb00 f203 	mul.w	r2, r0, r3
 8000eee:	4623      	mov	r3, r4
 8000ef0:	fb03 f301 	mul.w	r3, r3, r1
 8000ef4:	4413      	add	r3, r2
 8000ef6:	4622      	mov	r2, r4
 8000ef8:	fba2 2100 	umull	r2, r1, r2, r0
 8000efc:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 8000f00:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8000f04:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000f08:	4413      	add	r3, r2
 8000f0a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8000f0e:	f04f 0200 	mov.w	r2, #0
 8000f12:	f04f 0300 	mov.w	r3, #0
 8000f16:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8000f1a:	4621      	mov	r1, r4
 8000f1c:	0e4a      	lsrs	r2, r1, #25
 8000f1e:	4620      	mov	r0, r4
 8000f20:	4629      	mov	r1, r5
 8000f22:	460c      	mov	r4, r1
 8000f24:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 8000f28:	164b      	asrs	r3, r1, #25
 8000f2a:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
        var2_p = (((int64_t)dig_P8) * p) >> 19;
 8000f2e:	f9b7 3158 	ldrsh.w	r3, [r7, #344]	@ 0x158
 8000f32:	17da      	asrs	r2, r3, #31
 8000f34:	673b      	str	r3, [r7, #112]	@ 0x70
 8000f36:	677a      	str	r2, [r7, #116]	@ 0x74
 8000f38:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000f3c:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8000f40:	462a      	mov	r2, r5
 8000f42:	fb02 f203 	mul.w	r2, r2, r3
 8000f46:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000f4a:	4621      	mov	r1, r4
 8000f4c:	fb01 f303 	mul.w	r3, r1, r3
 8000f50:	4413      	add	r3, r2
 8000f52:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8000f56:	4621      	mov	r1, r4
 8000f58:	fba2 2101 	umull	r2, r1, r2, r1
 8000f5c:	f8c7 10dc 	str.w	r1, [r7, #220]	@ 0xdc
 8000f60:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8000f64:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8000f68:	4413      	add	r3, r2
 8000f6a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8000f6e:	f04f 0200 	mov.w	r2, #0
 8000f72:	f04f 0300 	mov.w	r3, #0
 8000f76:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8000f7a:	4621      	mov	r1, r4
 8000f7c:	0cca      	lsrs	r2, r1, #19
 8000f7e:	4620      	mov	r0, r4
 8000f80:	4629      	mov	r1, r5
 8000f82:	460c      	mov	r4, r1
 8000f84:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8000f88:	14cb      	asrs	r3, r1, #19
 8000f8a:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
        p = ((p + var1_p + var2_p) >> 8) + (((int64_t)dig_P7) << 4);
 8000f8e:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	@ 0x138
 8000f92:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8000f96:	1884      	adds	r4, r0, r2
 8000f98:	66bc      	str	r4, [r7, #104]	@ 0x68
 8000f9a:	eb41 0303 	adc.w	r3, r1, r3
 8000f9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000fa0:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8000fa4:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8000fa8:	4621      	mov	r1, r4
 8000faa:	1889      	adds	r1, r1, r2
 8000fac:	6639      	str	r1, [r7, #96]	@ 0x60
 8000fae:	4629      	mov	r1, r5
 8000fb0:	eb43 0101 	adc.w	r1, r3, r1
 8000fb4:	6679      	str	r1, [r7, #100]	@ 0x64
 8000fb6:	f04f 0000 	mov.w	r0, #0
 8000fba:	f04f 0100 	mov.w	r1, #0
 8000fbe:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8000fc2:	4623      	mov	r3, r4
 8000fc4:	0a18      	lsrs	r0, r3, #8
 8000fc6:	462a      	mov	r2, r5
 8000fc8:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8000fcc:	462b      	mov	r3, r5
 8000fce:	1219      	asrs	r1, r3, #8
 8000fd0:	f9b7 315a 	ldrsh.w	r3, [r7, #346]	@ 0x15a
 8000fd4:	17da      	asrs	r2, r3, #31
 8000fd6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000fd8:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8000fda:	f04f 0200 	mov.w	r2, #0
 8000fde:	f04f 0300 	mov.w	r3, #0
 8000fe2:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 8000fe6:	464c      	mov	r4, r9
 8000fe8:	0123      	lsls	r3, r4, #4
 8000fea:	46c4      	mov	ip, r8
 8000fec:	ea43 731c 	orr.w	r3, r3, ip, lsr #28
 8000ff0:	4644      	mov	r4, r8
 8000ff2:	0122      	lsls	r2, r4, #4
 8000ff4:	1884      	adds	r4, r0, r2
 8000ff6:	603c      	str	r4, [r7, #0]
 8000ff8:	eb41 0303 	adc.w	r3, r1, r3
 8000ffc:	607b      	str	r3, [r7, #4]
 8000ffe:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001002:	e9c7 344e 	strd	r3, r4, [r7, #312]	@ 0x138
        int64_t p_pa = p >> 8;
 8001006:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	@ 0x138
 800100a:	f04f 0200 	mov.w	r2, #0
 800100e:	f04f 0300 	mov.w	r3, #0
 8001012:	0a02      	lsrs	r2, r0, #8
 8001014:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001018:	120b      	asrs	r3, r1, #8
 800101a:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
        if (press_x100) *press_x100 = (int32_t)(p_pa * 100);
 800101e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001022:	2b00      	cmp	r3, #0
 8001024:	d008      	beq.n	8001038 <bme280_compensate_all+0x678>
 8001026:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800102a:	2264      	movs	r2, #100	@ 0x64
 800102c:	fb02 f303 	mul.w	r3, r2, r3
 8001030:	461a      	mov	r2, r3
 8001032:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001036:	601a      	str	r2, [r3, #0]
    }

    int32_t v_x1_u32r;
    int16_t dig_H1 = dev->calib.dig_H1;
 8001038:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800103c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001040:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
    int16_t dig_H2 = dev->calib.dig_H2;
 8001044:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001048:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800104a:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
    int16_t dig_H3 = dev->calib.dig_H3;
 800104e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001052:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001056:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a
    int16_t dig_H4 = dev->calib.dig_H4;
 800105a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800105e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001060:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
    int16_t dig_H5 = dev->calib.dig_H5;
 8001064:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001068:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800106a:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
    int8_t  dig_H6 = dev->calib.dig_H6;
 800106e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001072:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8001076:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

    v_x1_u32r = dev->t_fine - ((int32_t)76800);
 800107a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800107e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001080:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 8001084:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    v_x1_u32r = (((((raw_h << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 8001088:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800108c:	039a      	lsls	r2, r3, #14
 800108e:	f9b7 3128 	ldrsh.w	r3, [r7, #296]	@ 0x128
 8001092:	051b      	lsls	r3, r3, #20
 8001094:	1ad2      	subs	r2, r2, r3
 8001096:	f9b7 3126 	ldrsh.w	r3, [r7, #294]	@ 0x126
 800109a:	f8d7 1120 	ldr.w	r1, [r7, #288]	@ 0x120
 800109e:	fb01 f303 	mul.w	r3, r1, r3
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80010a8:	13db      	asrs	r3, r3, #15
                 (((((((v_x1_u32r * ((int32_t)dig_H6)) >> 10) * (((v_x1_u32r * ((int32_t)dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 80010aa:	f997 2125 	ldrsb.w	r2, [r7, #293]	@ 0x125
 80010ae:	f8d7 1120 	ldr.w	r1, [r7, #288]	@ 0x120
 80010b2:	fb01 f202 	mul.w	r2, r1, r2
 80010b6:	1292      	asrs	r2, r2, #10
 80010b8:	f9b7 112a 	ldrsh.w	r1, [r7, #298]	@ 0x12a
 80010bc:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 80010c0:	fb00 f101 	mul.w	r1, r0, r1
 80010c4:	12c9      	asrs	r1, r1, #11
 80010c6:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
 80010ca:	fb01 f202 	mul.w	r2, r1, r2
 80010ce:	1292      	asrs	r2, r2, #10
 80010d0:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
                    ((int32_t)dig_H2) + 8192) >> 14));
 80010d4:	f9b7 112c 	ldrsh.w	r1, [r7, #300]	@ 0x12c
                 (((((((v_x1_u32r * ((int32_t)dig_H6)) >> 10) * (((v_x1_u32r * ((int32_t)dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 80010d8:	fb01 f202 	mul.w	r2, r1, r2
                    ((int32_t)dig_H2) + 8192) >> 14));
 80010dc:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 80010e0:	1392      	asrs	r2, r2, #14
    v_x1_u32r = (((((raw_h << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 80010e2:	fb02 f303 	mul.w	r3, r2, r3
 80010e6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    v_x1_u32r = v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) * ((int32_t)dig_H1)) >> 4);
 80010ea:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80010ee:	13db      	asrs	r3, r3, #15
 80010f0:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 80010f4:	13d2      	asrs	r2, r2, #15
 80010f6:	fb02 f303 	mul.w	r3, r2, r3
 80010fa:	11db      	asrs	r3, r3, #7
 80010fc:	f9b7 212e 	ldrsh.w	r2, [r7, #302]	@ 0x12e
 8001100:	fb02 f303 	mul.w	r3, r2, r3
 8001104:	111b      	asrs	r3, r3, #4
 8001106:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 800110a:	1ad3      	subs	r3, r2, r3
 800110c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 8001110:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001114:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001118:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 800111c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001120:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8001124:	bfa8      	it	ge
 8001126:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 800112a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    uint32_t hum = (uint32_t)(v_x1_u32r >> 12);
 800112e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001132:	131b      	asrs	r3, r3, #12
 8001134:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    if (hum_x1024) *hum_x1024 = (int32_t)hum;
 8001138:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d004      	beq.n	800114a <bme280_compensate_all+0x78a>
 8001140:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001144:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001148:	601a      	str	r2, [r3, #0]

    return BME280_OK;
 800114a:	2300      	movs	r3, #0
}
 800114c:	4618      	mov	r0, r3
 800114e:	f507 77c4 	add.w	r7, r7, #392	@ 0x188
 8001152:	46bd      	mov	sp, r7
 8001154:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001158 <main>:
int8_t user_spi_write(uint8_t dev_id, uint8_t reg_addr, const uint8_t *data, uint16_t len);
void user_delay_ms(uint32_t ms);
void user_cs_control(uint8_t assert);

int main(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b088      	sub	sp, #32
 800115c:	af04      	add	r7, sp, #16
  HAL_Init();
 800115e:	f000 fa67 	bl	8001630 <HAL_Init>
  SystemClock_Config();
 8001162:	f000 f94b 	bl	80013fc <SystemClock_Config>
  MX_GPIO_Init();
 8001166:	f000 f913 	bl	8001390 <MX_GPIO_Init>
  MX_SPI1_Init();
 800116a:	f000 f8db 	bl	8001324 <MX_SPI1_Init>

  // Cấu hình BME280
  bme280.interface = BME280_INTERFACE_SPI;
 800116e:	4b22      	ldr	r3, [pc, #136]	@ (80011f8 <main+0xa0>)
 8001170:	2201      	movs	r2, #1
 8001172:	701a      	strb	r2, [r3, #0]
  bme280.dev_id = 0; // Không sử dụng cho SPI
 8001174:	4b20      	ldr	r3, [pc, #128]	@ (80011f8 <main+0xa0>)
 8001176:	2200      	movs	r2, #0
 8001178:	705a      	strb	r2, [r3, #1]
  bme280.read = user_spi_read;
 800117a:	4b1f      	ldr	r3, [pc, #124]	@ (80011f8 <main+0xa0>)
 800117c:	4a1f      	ldr	r2, [pc, #124]	@ (80011fc <main+0xa4>)
 800117e:	605a      	str	r2, [r3, #4]
  bme280.write = user_spi_write;
 8001180:	4b1d      	ldr	r3, [pc, #116]	@ (80011f8 <main+0xa0>)
 8001182:	4a1f      	ldr	r2, [pc, #124]	@ (8001200 <main+0xa8>)
 8001184:	609a      	str	r2, [r3, #8]
  bme280.delay_ms = user_delay_ms;
 8001186:	4b1c      	ldr	r3, [pc, #112]	@ (80011f8 <main+0xa0>)
 8001188:	4a1e      	ldr	r2, [pc, #120]	@ (8001204 <main+0xac>)
 800118a:	60da      	str	r2, [r3, #12]
  bme280.cs_control = user_cs_control;
 800118c:	4b1a      	ldr	r3, [pc, #104]	@ (80011f8 <main+0xa0>)
 800118e:	4a1e      	ldr	r2, [pc, #120]	@ (8001208 <main+0xb0>)
 8001190:	611a      	str	r2, [r3, #16]

  // Khởi tạo BME280
  if (bme280_init(&bme280) != BME280_OK)
 8001192:	4819      	ldr	r0, [pc, #100]	@ (80011f8 <main+0xa0>)
 8001194:	f7ff fb25 	bl	80007e2 <bme280_init>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <main+0x4a>
  {
    Error_Handler();
 800119e:	f000 f929 	bl	80013f4 <Error_Handler>
  }

  while (1)
  {
    // Kích hoạt đo lường
    if (bme280_trigger_forced_measurement(&bme280) != BME280_OK)
 80011a2:	4815      	ldr	r0, [pc, #84]	@ (80011f8 <main+0xa0>)
 80011a4:	f7ff fb77 	bl	8000896 <bme280_trigger_forced_measurement>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <main+0x5a>
    {
      Error_Handler();
 80011ae:	f000 f921 	bl	80013f4 <Error_Handler>
    }

    // Đọc giá trị thô
    int32_t raw_temp, raw_press, raw_hum;
    if (bme280_read_raw_temp_press_hum(&bme280, &raw_temp, &raw_press, &raw_hum) != BME280_OK)
 80011b2:	1d3b      	adds	r3, r7, #4
 80011b4:	f107 0208 	add.w	r2, r7, #8
 80011b8:	f107 010c 	add.w	r1, r7, #12
 80011bc:	480e      	ldr	r0, [pc, #56]	@ (80011f8 <main+0xa0>)
 80011be:	f7ff fbb5 	bl	800092c <bme280_read_raw_temp_press_hum>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <main+0x74>
    {
      Error_Handler();
 80011c8:	f000 f914 	bl	80013f4 <Error_Handler>
    }

    // Bù giá trị
    if (bme280_compensate_all(&bme280, raw_temp, raw_press, raw_hum,
 80011cc:	68f9      	ldr	r1, [r7, #12]
 80011ce:	68ba      	ldr	r2, [r7, #8]
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	480e      	ldr	r0, [pc, #56]	@ (800120c <main+0xb4>)
 80011d4:	9002      	str	r0, [sp, #8]
 80011d6:	480e      	ldr	r0, [pc, #56]	@ (8001210 <main+0xb8>)
 80011d8:	9001      	str	r0, [sp, #4]
 80011da:	480e      	ldr	r0, [pc, #56]	@ (8001214 <main+0xbc>)
 80011dc:	9000      	str	r0, [sp, #0]
 80011de:	4806      	ldr	r0, [pc, #24]	@ (80011f8 <main+0xa0>)
 80011e0:	f7ff fbee 	bl	80009c0 <bme280_compensate_all>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <main+0x96>
                              &temperature, &pressure, &humidity) != BME280_OK)
    {
      Error_Handler();
 80011ea:	f000 f903 	bl	80013f4 <Error_Handler>
    // Chuyển đổi đơn vị:
    // temperature: °C * 100 (ví dụ: 25.35°C = 2535)
    // pressure: Pa * 100 (ví dụ: 101325 Pa = 10132500)
    // humidity: % * 1024 (ví dụ: 50% = 51200)

    HAL_Delay(5000); // Đợi 5 giây giữa các lần đo
 80011ee:	f241 3088 	movw	r0, #5000	@ 0x1388
 80011f2:	f000 fa7f 	bl	80016f4 <HAL_Delay>
  {
 80011f6:	e7d4      	b.n	80011a2 <main+0x4a>
 80011f8:	20000080 	.word	0x20000080
 80011fc:	08001219 	.word	0x08001219
 8001200:	08001281 	.word	0x08001281
 8001204:	0800130d 	.word	0x0800130d
 8001208:	080012e1 	.word	0x080012e1
 800120c:	200000c4 	.word	0x200000c4
 8001210:	200000c0 	.word	0x200000c0
 8001214:	200000bc 	.word	0x200000bc

08001218 <user_spi_read>:
  }
}

// Hàm đọc SPI
int8_t user_spi_read(uint8_t dev_id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b094      	sub	sp, #80	@ 0x50
 800121c:	af02      	add	r7, sp, #8
 800121e:	603a      	str	r2, [r7, #0]
 8001220:	461a      	mov	r2, r3
 8001222:	4603      	mov	r3, r0
 8001224:	71fb      	strb	r3, [r7, #7]
 8001226:	460b      	mov	r3, r1
 8001228:	71bb      	strb	r3, [r7, #6]
 800122a:	4613      	mov	r3, r2
 800122c:	80bb      	strh	r3, [r7, #4]
  uint8_t tx_buffer[32];
  uint8_t rx_buffer[32];

  // Thêm bit read vào địa chỉ register
  tx_buffer[0] = reg_addr | BME280_SPI_READ;
 800122e:	79bb      	ldrb	r3, [r7, #6]
 8001230:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001234:	b2db      	uxtb	r3, r3
 8001236:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28

  if (HAL_SPI_TransmitReceive(&hspi1, tx_buffer, rx_buffer, len + 1, HAL_MAX_DELAY) != HAL_OK)
 800123a:	88bb      	ldrh	r3, [r7, #4]
 800123c:	3301      	adds	r3, #1
 800123e:	b29b      	uxth	r3, r3
 8001240:	f107 0208 	add.w	r2, r7, #8
 8001244:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001248:	f04f 30ff 	mov.w	r0, #4294967295
 800124c:	9000      	str	r0, [sp, #0]
 800124e:	480b      	ldr	r0, [pc, #44]	@ (800127c <user_spi_read+0x64>)
 8001250:	f001 fa9a 	bl	8002788 <HAL_SPI_TransmitReceive>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d002      	beq.n	8001260 <user_spi_read+0x48>
    return BME280_E_COMM_FAIL;
 800125a:	f06f 0301 	mvn.w	r3, #1
 800125e:	e008      	b.n	8001272 <user_spi_read+0x5a>

  // Copy dữ liệu nhận được (bỏ byte đầu tiên)
  memcpy(data, &rx_buffer[1], len);
 8001260:	88ba      	ldrh	r2, [r7, #4]
 8001262:	f107 0308 	add.w	r3, r7, #8
 8001266:	3301      	adds	r3, #1
 8001268:	4619      	mov	r1, r3
 800126a:	6838      	ldr	r0, [r7, #0]
 800126c:	f001 fd1c 	bl	8002ca8 <memcpy>
  return BME280_OK;
 8001270:	2300      	movs	r3, #0
}
 8001272:	4618      	mov	r0, r3
 8001274:	3748      	adds	r7, #72	@ 0x48
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	20000028 	.word	0x20000028

08001280 <user_spi_write>:

// Hàm ghi SPI
int8_t user_spi_write(uint8_t dev_id, uint8_t reg_addr, const uint8_t *data, uint16_t len)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b08a      	sub	sp, #40	@ 0x28
 8001284:	af00      	add	r7, sp, #0
 8001286:	603a      	str	r2, [r7, #0]
 8001288:	461a      	mov	r2, r3
 800128a:	4603      	mov	r3, r0
 800128c:	71fb      	strb	r3, [r7, #7]
 800128e:	460b      	mov	r3, r1
 8001290:	71bb      	strb	r3, [r7, #6]
 8001292:	4613      	mov	r3, r2
 8001294:	80bb      	strh	r3, [r7, #4]
  uint8_t tx_buffer[32];

  // Thêm bit write vào địa chỉ register
  tx_buffer[0] = reg_addr & BME280_SPI_WRITE;
 8001296:	79bb      	ldrb	r3, [r7, #6]
 8001298:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800129c:	b2db      	uxtb	r3, r3
 800129e:	723b      	strb	r3, [r7, #8]

  // Copy dữ liệu cần ghi
  memcpy(&tx_buffer[1], data, len);
 80012a0:	88ba      	ldrh	r2, [r7, #4]
 80012a2:	f107 0308 	add.w	r3, r7, #8
 80012a6:	3301      	adds	r3, #1
 80012a8:	6839      	ldr	r1, [r7, #0]
 80012aa:	4618      	mov	r0, r3
 80012ac:	f001 fcfc 	bl	8002ca8 <memcpy>

  if (HAL_SPI_Transmit(&hspi1, tx_buffer, len + 1, HAL_MAX_DELAY) != HAL_OK)
 80012b0:	88bb      	ldrh	r3, [r7, #4]
 80012b2:	3301      	adds	r3, #1
 80012b4:	b29a      	uxth	r2, r3
 80012b6:	f107 0108 	add.w	r1, r7, #8
 80012ba:	f04f 33ff 	mov.w	r3, #4294967295
 80012be:	4807      	ldr	r0, [pc, #28]	@ (80012dc <user_spi_write+0x5c>)
 80012c0:	f001 f91e 	bl	8002500 <HAL_SPI_Transmit>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d002      	beq.n	80012d0 <user_spi_write+0x50>
    return BME280_E_COMM_FAIL;
 80012ca:	f06f 0301 	mvn.w	r3, #1
 80012ce:	e000      	b.n	80012d2 <user_spi_write+0x52>

  return BME280_OK;
 80012d0:	2300      	movs	r3, #0
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3728      	adds	r7, #40	@ 0x28
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	20000028 	.word	0x20000028

080012e0 <user_cs_control>:

// Hàm điều khiển chip-select
void user_cs_control(uint8_t assert)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	4603      	mov	r3, r0
 80012e8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, (assert) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	bf0c      	ite	eq
 80012f0:	2301      	moveq	r3, #1
 80012f2:	2300      	movne	r3, #0
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	461a      	mov	r2, r3
 80012f8:	2110      	movs	r1, #16
 80012fa:	4803      	ldr	r0, [pc, #12]	@ (8001308 <user_cs_control+0x28>)
 80012fc:	f000 fc86 	bl	8001c0c <HAL_GPIO_WritePin>
}
 8001300:	bf00      	nop
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	40010800 	.word	0x40010800

0800130c <user_delay_ms>:

// Hàm delay
void user_delay_ms(uint32_t ms)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f000 f9ed 	bl	80016f4 <HAL_Delay>
}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
	...

08001324 <MX_SPI1_Init>:

// Cấu hình SPI1
static void MX_SPI1_Init(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
  hspi1.Instance = SPI1;
 8001328:	4b17      	ldr	r3, [pc, #92]	@ (8001388 <MX_SPI1_Init+0x64>)
 800132a:	4a18      	ldr	r2, [pc, #96]	@ (800138c <MX_SPI1_Init+0x68>)
 800132c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800132e:	4b16      	ldr	r3, [pc, #88]	@ (8001388 <MX_SPI1_Init+0x64>)
 8001330:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001334:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001336:	4b14      	ldr	r3, [pc, #80]	@ (8001388 <MX_SPI1_Init+0x64>)
 8001338:	2200      	movs	r2, #0
 800133a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800133c:	4b12      	ldr	r3, [pc, #72]	@ (8001388 <MX_SPI1_Init+0x64>)
 800133e:	2200      	movs	r2, #0
 8001340:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001342:	4b11      	ldr	r3, [pc, #68]	@ (8001388 <MX_SPI1_Init+0x64>)
 8001344:	2200      	movs	r2, #0
 8001346:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001348:	4b0f      	ldr	r3, [pc, #60]	@ (8001388 <MX_SPI1_Init+0x64>)
 800134a:	2200      	movs	r2, #0
 800134c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800134e:	4b0e      	ldr	r3, [pc, #56]	@ (8001388 <MX_SPI1_Init+0x64>)
 8001350:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001354:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001356:	4b0c      	ldr	r3, [pc, #48]	@ (8001388 <MX_SPI1_Init+0x64>)
 8001358:	2200      	movs	r2, #0
 800135a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800135c:	4b0a      	ldr	r3, [pc, #40]	@ (8001388 <MX_SPI1_Init+0x64>)
 800135e:	2200      	movs	r2, #0
 8001360:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001362:	4b09      	ldr	r3, [pc, #36]	@ (8001388 <MX_SPI1_Init+0x64>)
 8001364:	2200      	movs	r2, #0
 8001366:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001368:	4b07      	ldr	r3, [pc, #28]	@ (8001388 <MX_SPI1_Init+0x64>)
 800136a:	2200      	movs	r2, #0
 800136c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800136e:	4b06      	ldr	r3, [pc, #24]	@ (8001388 <MX_SPI1_Init+0x64>)
 8001370:	220a      	movs	r2, #10
 8001372:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001374:	4804      	ldr	r0, [pc, #16]	@ (8001388 <MX_SPI1_Init+0x64>)
 8001376:	f001 f83f 	bl	80023f8 <HAL_SPI_Init>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001380:	f000 f838 	bl	80013f4 <Error_Handler>
  }
}
 8001384:	bf00      	nop
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20000028 	.word	0x20000028
 800138c:	40013000 	.word	0x40013000

08001390 <MX_GPIO_Init>:

// Cấu hình GPIO
static void MX_GPIO_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b086      	sub	sp, #24
 8001394:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001396:	4b15      	ldr	r3, [pc, #84]	@ (80013ec <MX_GPIO_Init+0x5c>)
 8001398:	699b      	ldr	r3, [r3, #24]
 800139a:	4a14      	ldr	r2, [pc, #80]	@ (80013ec <MX_GPIO_Init+0x5c>)
 800139c:	f043 0304 	orr.w	r3, r3, #4
 80013a0:	6193      	str	r3, [r2, #24]
 80013a2:	4b12      	ldr	r3, [pc, #72]	@ (80013ec <MX_GPIO_Init+0x5c>)
 80013a4:	699b      	ldr	r3, [r3, #24]
 80013a6:	f003 0304 	and.w	r3, r3, #4
 80013aa:	607b      	str	r3, [r7, #4]
 80013ac:	687b      	ldr	r3, [r7, #4]

  // Cấu hình chân CS (PA4)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ae:	f107 0308 	add.w	r3, r7, #8
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]
 80013ba:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80013bc:	2310      	movs	r3, #16
 80013be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013c0:	2301      	movs	r3, #1
 80013c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c4:	2300      	movs	r3, #0
 80013c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013c8:	2303      	movs	r3, #3
 80013ca:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013cc:	f107 0308 	add.w	r3, r7, #8
 80013d0:	4619      	mov	r1, r3
 80013d2:	4807      	ldr	r0, [pc, #28]	@ (80013f0 <MX_GPIO_Init+0x60>)
 80013d4:	f000 fa96 	bl	8001904 <HAL_GPIO_Init>

  // Mặc định CS ở trạng thái không active
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80013d8:	2201      	movs	r2, #1
 80013da:	2110      	movs	r1, #16
 80013dc:	4804      	ldr	r0, [pc, #16]	@ (80013f0 <MX_GPIO_Init+0x60>)
 80013de:	f000 fc15 	bl	8001c0c <HAL_GPIO_WritePin>
}
 80013e2:	bf00      	nop
 80013e4:	3718      	adds	r7, #24
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	40021000 	.word	0x40021000
 80013f0:	40010800 	.word	0x40010800

080013f4 <Error_Handler>:

void Error_Handler(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  while (1);
 80013f8:	bf00      	nop
 80013fa:	e7fd      	b.n	80013f8 <Error_Handler+0x4>

080013fc <SystemClock_Config>:
}

void SystemClock_Config(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b090      	sub	sp, #64	@ 0x40
 8001400:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001402:	f107 0318 	add.w	r3, r7, #24
 8001406:	2228      	movs	r2, #40	@ 0x28
 8001408:	2100      	movs	r1, #0
 800140a:	4618      	mov	r0, r3
 800140c:	f001 fc1f 	bl	8002c4e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001410:	1d3b      	adds	r3, r7, #4
 8001412:	2200      	movs	r2, #0
 8001414:	601a      	str	r2, [r3, #0]
 8001416:	605a      	str	r2, [r3, #4]
 8001418:	609a      	str	r2, [r3, #8]
 800141a:	60da      	str	r2, [r3, #12]
 800141c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800141e:	2301      	movs	r3, #1
 8001420:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001422:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001426:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001428:	2300      	movs	r3, #0
 800142a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800142c:	2301      	movs	r3, #1
 800142e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001430:	2302      	movs	r3, #2
 8001432:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001434:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001438:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800143a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800143e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001440:	f107 0318 	add.w	r3, r7, #24
 8001444:	4618      	mov	r0, r3
 8001446:	f000 fbf9 	bl	8001c3c <HAL_RCC_OscConfig>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001450:	f7ff ffd0 	bl	80013f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001454:	230f      	movs	r3, #15
 8001456:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001458:	2302      	movs	r3, #2
 800145a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800145c:	2300      	movs	r3, #0
 800145e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001460:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001464:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001466:	2300      	movs	r3, #0
 8001468:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800146a:	1d3b      	adds	r3, r7, #4
 800146c:	2102      	movs	r1, #2
 800146e:	4618      	mov	r0, r3
 8001470:	f000 fe66 	bl	8002140 <HAL_RCC_ClockConfig>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800147a:	f7ff ffbb 	bl	80013f4 <Error_Handler>
  }
}
 800147e:	bf00      	nop
 8001480:	3740      	adds	r7, #64	@ 0x40
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
	...

08001488 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001488:	b480      	push	{r7}
 800148a:	b085      	sub	sp, #20
 800148c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800148e:	4b15      	ldr	r3, [pc, #84]	@ (80014e4 <HAL_MspInit+0x5c>)
 8001490:	699b      	ldr	r3, [r3, #24]
 8001492:	4a14      	ldr	r2, [pc, #80]	@ (80014e4 <HAL_MspInit+0x5c>)
 8001494:	f043 0301 	orr.w	r3, r3, #1
 8001498:	6193      	str	r3, [r2, #24]
 800149a:	4b12      	ldr	r3, [pc, #72]	@ (80014e4 <HAL_MspInit+0x5c>)
 800149c:	699b      	ldr	r3, [r3, #24]
 800149e:	f003 0301 	and.w	r3, r3, #1
 80014a2:	60bb      	str	r3, [r7, #8]
 80014a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014a6:	4b0f      	ldr	r3, [pc, #60]	@ (80014e4 <HAL_MspInit+0x5c>)
 80014a8:	69db      	ldr	r3, [r3, #28]
 80014aa:	4a0e      	ldr	r2, [pc, #56]	@ (80014e4 <HAL_MspInit+0x5c>)
 80014ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014b0:	61d3      	str	r3, [r2, #28]
 80014b2:	4b0c      	ldr	r3, [pc, #48]	@ (80014e4 <HAL_MspInit+0x5c>)
 80014b4:	69db      	ldr	r3, [r3, #28]
 80014b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ba:	607b      	str	r3, [r7, #4]
 80014bc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80014be:	4b0a      	ldr	r3, [pc, #40]	@ (80014e8 <HAL_MspInit+0x60>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	60fb      	str	r3, [r7, #12]
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80014ca:	60fb      	str	r3, [r7, #12]
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	4a04      	ldr	r2, [pc, #16]	@ (80014e8 <HAL_MspInit+0x60>)
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014da:	bf00      	nop
 80014dc:	3714      	adds	r7, #20
 80014de:	46bd      	mov	sp, r7
 80014e0:	bc80      	pop	{r7}
 80014e2:	4770      	bx	lr
 80014e4:	40021000 	.word	0x40021000
 80014e8:	40010000 	.word	0x40010000

080014ec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b088      	sub	sp, #32
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f4:	f107 0310 	add.w	r3, r7, #16
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	605a      	str	r2, [r3, #4]
 80014fe:	609a      	str	r2, [r3, #8]
 8001500:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a1b      	ldr	r2, [pc, #108]	@ (8001574 <HAL_SPI_MspInit+0x88>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d12f      	bne.n	800156c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800150c:	4b1a      	ldr	r3, [pc, #104]	@ (8001578 <HAL_SPI_MspInit+0x8c>)
 800150e:	699b      	ldr	r3, [r3, #24]
 8001510:	4a19      	ldr	r2, [pc, #100]	@ (8001578 <HAL_SPI_MspInit+0x8c>)
 8001512:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001516:	6193      	str	r3, [r2, #24]
 8001518:	4b17      	ldr	r3, [pc, #92]	@ (8001578 <HAL_SPI_MspInit+0x8c>)
 800151a:	699b      	ldr	r3, [r3, #24]
 800151c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001520:	60fb      	str	r3, [r7, #12]
 8001522:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001524:	4b14      	ldr	r3, [pc, #80]	@ (8001578 <HAL_SPI_MspInit+0x8c>)
 8001526:	699b      	ldr	r3, [r3, #24]
 8001528:	4a13      	ldr	r2, [pc, #76]	@ (8001578 <HAL_SPI_MspInit+0x8c>)
 800152a:	f043 0304 	orr.w	r3, r3, #4
 800152e:	6193      	str	r3, [r2, #24]
 8001530:	4b11      	ldr	r3, [pc, #68]	@ (8001578 <HAL_SPI_MspInit+0x8c>)
 8001532:	699b      	ldr	r3, [r3, #24]
 8001534:	f003 0304 	and.w	r3, r3, #4
 8001538:	60bb      	str	r3, [r7, #8]
 800153a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800153c:	23a0      	movs	r3, #160	@ 0xa0
 800153e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001540:	2302      	movs	r3, #2
 8001542:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001544:	2303      	movs	r3, #3
 8001546:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001548:	f107 0310 	add.w	r3, r7, #16
 800154c:	4619      	mov	r1, r3
 800154e:	480b      	ldr	r0, [pc, #44]	@ (800157c <HAL_SPI_MspInit+0x90>)
 8001550:	f000 f9d8 	bl	8001904 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001554:	2340      	movs	r3, #64	@ 0x40
 8001556:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001558:	2300      	movs	r3, #0
 800155a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155c:	2300      	movs	r3, #0
 800155e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001560:	f107 0310 	add.w	r3, r7, #16
 8001564:	4619      	mov	r1, r3
 8001566:	4805      	ldr	r0, [pc, #20]	@ (800157c <HAL_SPI_MspInit+0x90>)
 8001568:	f000 f9cc 	bl	8001904 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800156c:	bf00      	nop
 800156e:	3720      	adds	r7, #32
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	40013000 	.word	0x40013000
 8001578:	40021000 	.word	0x40021000
 800157c:	40010800 	.word	0x40010800

08001580 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001584:	bf00      	nop
 8001586:	e7fd      	b.n	8001584 <NMI_Handler+0x4>

08001588 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800158c:	bf00      	nop
 800158e:	e7fd      	b.n	800158c <HardFault_Handler+0x4>

08001590 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001594:	bf00      	nop
 8001596:	e7fd      	b.n	8001594 <MemManage_Handler+0x4>

08001598 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800159c:	bf00      	nop
 800159e:	e7fd      	b.n	800159c <BusFault_Handler+0x4>

080015a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015a4:	bf00      	nop
 80015a6:	e7fd      	b.n	80015a4 <UsageFault_Handler+0x4>

080015a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015ac:	bf00      	nop
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bc80      	pop	{r7}
 80015b2:	4770      	bx	lr

080015b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015b8:	bf00      	nop
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bc80      	pop	{r7}
 80015be:	4770      	bx	lr

080015c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015c4:	bf00      	nop
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bc80      	pop	{r7}
 80015ca:	4770      	bx	lr

080015cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015d0:	f000 f874 	bl	80016bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015d4:	bf00      	nop
 80015d6:	bd80      	pop	{r7, pc}

080015d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015dc:	bf00      	nop
 80015de:	46bd      	mov	sp, r7
 80015e0:	bc80      	pop	{r7}
 80015e2:	4770      	bx	lr

080015e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015e4:	f7ff fff8 	bl	80015d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015e8:	480b      	ldr	r0, [pc, #44]	@ (8001618 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80015ea:	490c      	ldr	r1, [pc, #48]	@ (800161c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80015ec:	4a0c      	ldr	r2, [pc, #48]	@ (8001620 <LoopFillZerobss+0x16>)
  movs r3, #0
 80015ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015f0:	e002      	b.n	80015f8 <LoopCopyDataInit>

080015f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015f6:	3304      	adds	r3, #4

080015f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015fc:	d3f9      	bcc.n	80015f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015fe:	4a09      	ldr	r2, [pc, #36]	@ (8001624 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001600:	4c09      	ldr	r4, [pc, #36]	@ (8001628 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001602:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001604:	e001      	b.n	800160a <LoopFillZerobss>

08001606 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001606:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001608:	3204      	adds	r2, #4

0800160a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800160a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800160c:	d3fb      	bcc.n	8001606 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800160e:	f001 fb27 	bl	8002c60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001612:	f7ff fda1 	bl	8001158 <main>
  bx lr
 8001616:	4770      	bx	lr
  ldr r0, =_sdata
 8001618:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800161c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001620:	08002d10 	.word	0x08002d10
  ldr r2, =_sbss
 8001624:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001628:	200000cc 	.word	0x200000cc

0800162c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800162c:	e7fe      	b.n	800162c <ADC1_2_IRQHandler>
	...

08001630 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001634:	4b08      	ldr	r3, [pc, #32]	@ (8001658 <HAL_Init+0x28>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a07      	ldr	r2, [pc, #28]	@ (8001658 <HAL_Init+0x28>)
 800163a:	f043 0310 	orr.w	r3, r3, #16
 800163e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001640:	2003      	movs	r0, #3
 8001642:	f000 f92b 	bl	800189c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001646:	200f      	movs	r0, #15
 8001648:	f000 f808 	bl	800165c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800164c:	f7ff ff1c 	bl	8001488 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001650:	2300      	movs	r3, #0
}
 8001652:	4618      	mov	r0, r3
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	40022000 	.word	0x40022000

0800165c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001664:	4b12      	ldr	r3, [pc, #72]	@ (80016b0 <HAL_InitTick+0x54>)
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	4b12      	ldr	r3, [pc, #72]	@ (80016b4 <HAL_InitTick+0x58>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	4619      	mov	r1, r3
 800166e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001672:	fbb3 f3f1 	udiv	r3, r3, r1
 8001676:	fbb2 f3f3 	udiv	r3, r2, r3
 800167a:	4618      	mov	r0, r3
 800167c:	f000 f935 	bl	80018ea <HAL_SYSTICK_Config>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001686:	2301      	movs	r3, #1
 8001688:	e00e      	b.n	80016a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2b0f      	cmp	r3, #15
 800168e:	d80a      	bhi.n	80016a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001690:	2200      	movs	r2, #0
 8001692:	6879      	ldr	r1, [r7, #4]
 8001694:	f04f 30ff 	mov.w	r0, #4294967295
 8001698:	f000 f90b 	bl	80018b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800169c:	4a06      	ldr	r2, [pc, #24]	@ (80016b8 <HAL_InitTick+0x5c>)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016a2:	2300      	movs	r3, #0
 80016a4:	e000      	b.n	80016a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	20000000 	.word	0x20000000
 80016b4:	20000008 	.word	0x20000008
 80016b8:	20000004 	.word	0x20000004

080016bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016c0:	4b05      	ldr	r3, [pc, #20]	@ (80016d8 <HAL_IncTick+0x1c>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	461a      	mov	r2, r3
 80016c6:	4b05      	ldr	r3, [pc, #20]	@ (80016dc <HAL_IncTick+0x20>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4413      	add	r3, r2
 80016cc:	4a03      	ldr	r2, [pc, #12]	@ (80016dc <HAL_IncTick+0x20>)
 80016ce:	6013      	str	r3, [r2, #0]
}
 80016d0:	bf00      	nop
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bc80      	pop	{r7}
 80016d6:	4770      	bx	lr
 80016d8:	20000008 	.word	0x20000008
 80016dc:	200000c8 	.word	0x200000c8

080016e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  return uwTick;
 80016e4:	4b02      	ldr	r3, [pc, #8]	@ (80016f0 <HAL_GetTick+0x10>)
 80016e6:	681b      	ldr	r3, [r3, #0]
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr
 80016f0:	200000c8 	.word	0x200000c8

080016f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016fc:	f7ff fff0 	bl	80016e0 <HAL_GetTick>
 8001700:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800170c:	d005      	beq.n	800171a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800170e:	4b0a      	ldr	r3, [pc, #40]	@ (8001738 <HAL_Delay+0x44>)
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	461a      	mov	r2, r3
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	4413      	add	r3, r2
 8001718:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800171a:	bf00      	nop
 800171c:	f7ff ffe0 	bl	80016e0 <HAL_GetTick>
 8001720:	4602      	mov	r2, r0
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	68fa      	ldr	r2, [r7, #12]
 8001728:	429a      	cmp	r2, r3
 800172a:	d8f7      	bhi.n	800171c <HAL_Delay+0x28>
  {
  }
}
 800172c:	bf00      	nop
 800172e:	bf00      	nop
 8001730:	3710      	adds	r7, #16
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	20000008 	.word	0x20000008

0800173c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800173c:	b480      	push	{r7}
 800173e:	b085      	sub	sp, #20
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f003 0307 	and.w	r3, r3, #7
 800174a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800174c:	4b0c      	ldr	r3, [pc, #48]	@ (8001780 <__NVIC_SetPriorityGrouping+0x44>)
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001752:	68ba      	ldr	r2, [r7, #8]
 8001754:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001758:	4013      	ands	r3, r2
 800175a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001764:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001768:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800176c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800176e:	4a04      	ldr	r2, [pc, #16]	@ (8001780 <__NVIC_SetPriorityGrouping+0x44>)
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	60d3      	str	r3, [r2, #12]
}
 8001774:	bf00      	nop
 8001776:	3714      	adds	r7, #20
 8001778:	46bd      	mov	sp, r7
 800177a:	bc80      	pop	{r7}
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	e000ed00 	.word	0xe000ed00

08001784 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001788:	4b04      	ldr	r3, [pc, #16]	@ (800179c <__NVIC_GetPriorityGrouping+0x18>)
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	0a1b      	lsrs	r3, r3, #8
 800178e:	f003 0307 	and.w	r3, r3, #7
}
 8001792:	4618      	mov	r0, r3
 8001794:	46bd      	mov	sp, r7
 8001796:	bc80      	pop	{r7}
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	e000ed00 	.word	0xe000ed00

080017a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	4603      	mov	r3, r0
 80017a8:	6039      	str	r1, [r7, #0]
 80017aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	db0a      	blt.n	80017ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	b2da      	uxtb	r2, r3
 80017b8:	490c      	ldr	r1, [pc, #48]	@ (80017ec <__NVIC_SetPriority+0x4c>)
 80017ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017be:	0112      	lsls	r2, r2, #4
 80017c0:	b2d2      	uxtb	r2, r2
 80017c2:	440b      	add	r3, r1
 80017c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017c8:	e00a      	b.n	80017e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	b2da      	uxtb	r2, r3
 80017ce:	4908      	ldr	r1, [pc, #32]	@ (80017f0 <__NVIC_SetPriority+0x50>)
 80017d0:	79fb      	ldrb	r3, [r7, #7]
 80017d2:	f003 030f 	and.w	r3, r3, #15
 80017d6:	3b04      	subs	r3, #4
 80017d8:	0112      	lsls	r2, r2, #4
 80017da:	b2d2      	uxtb	r2, r2
 80017dc:	440b      	add	r3, r1
 80017de:	761a      	strb	r2, [r3, #24]
}
 80017e0:	bf00      	nop
 80017e2:	370c      	adds	r7, #12
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bc80      	pop	{r7}
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	e000e100 	.word	0xe000e100
 80017f0:	e000ed00 	.word	0xe000ed00

080017f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b089      	sub	sp, #36	@ 0x24
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	60f8      	str	r0, [r7, #12]
 80017fc:	60b9      	str	r1, [r7, #8]
 80017fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	f003 0307 	and.w	r3, r3, #7
 8001806:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001808:	69fb      	ldr	r3, [r7, #28]
 800180a:	f1c3 0307 	rsb	r3, r3, #7
 800180e:	2b04      	cmp	r3, #4
 8001810:	bf28      	it	cs
 8001812:	2304      	movcs	r3, #4
 8001814:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	3304      	adds	r3, #4
 800181a:	2b06      	cmp	r3, #6
 800181c:	d902      	bls.n	8001824 <NVIC_EncodePriority+0x30>
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	3b03      	subs	r3, #3
 8001822:	e000      	b.n	8001826 <NVIC_EncodePriority+0x32>
 8001824:	2300      	movs	r3, #0
 8001826:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001828:	f04f 32ff 	mov.w	r2, #4294967295
 800182c:	69bb      	ldr	r3, [r7, #24]
 800182e:	fa02 f303 	lsl.w	r3, r2, r3
 8001832:	43da      	mvns	r2, r3
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	401a      	ands	r2, r3
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800183c:	f04f 31ff 	mov.w	r1, #4294967295
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	fa01 f303 	lsl.w	r3, r1, r3
 8001846:	43d9      	mvns	r1, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800184c:	4313      	orrs	r3, r2
         );
}
 800184e:	4618      	mov	r0, r3
 8001850:	3724      	adds	r7, #36	@ 0x24
 8001852:	46bd      	mov	sp, r7
 8001854:	bc80      	pop	{r7}
 8001856:	4770      	bx	lr

08001858 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	3b01      	subs	r3, #1
 8001864:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001868:	d301      	bcc.n	800186e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800186a:	2301      	movs	r3, #1
 800186c:	e00f      	b.n	800188e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800186e:	4a0a      	ldr	r2, [pc, #40]	@ (8001898 <SysTick_Config+0x40>)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	3b01      	subs	r3, #1
 8001874:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001876:	210f      	movs	r1, #15
 8001878:	f04f 30ff 	mov.w	r0, #4294967295
 800187c:	f7ff ff90 	bl	80017a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001880:	4b05      	ldr	r3, [pc, #20]	@ (8001898 <SysTick_Config+0x40>)
 8001882:	2200      	movs	r2, #0
 8001884:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001886:	4b04      	ldr	r3, [pc, #16]	@ (8001898 <SysTick_Config+0x40>)
 8001888:	2207      	movs	r2, #7
 800188a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	e000e010 	.word	0xe000e010

0800189c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018a4:	6878      	ldr	r0, [r7, #4]
 80018a6:	f7ff ff49 	bl	800173c <__NVIC_SetPriorityGrouping>
}
 80018aa:	bf00      	nop
 80018ac:	3708      	adds	r7, #8
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}

080018b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018b2:	b580      	push	{r7, lr}
 80018b4:	b086      	sub	sp, #24
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	4603      	mov	r3, r0
 80018ba:	60b9      	str	r1, [r7, #8]
 80018bc:	607a      	str	r2, [r7, #4]
 80018be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018c0:	2300      	movs	r3, #0
 80018c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018c4:	f7ff ff5e 	bl	8001784 <__NVIC_GetPriorityGrouping>
 80018c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018ca:	687a      	ldr	r2, [r7, #4]
 80018cc:	68b9      	ldr	r1, [r7, #8]
 80018ce:	6978      	ldr	r0, [r7, #20]
 80018d0:	f7ff ff90 	bl	80017f4 <NVIC_EncodePriority>
 80018d4:	4602      	mov	r2, r0
 80018d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018da:	4611      	mov	r1, r2
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff ff5f 	bl	80017a0 <__NVIC_SetPriority>
}
 80018e2:	bf00      	nop
 80018e4:	3718      	adds	r7, #24
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}

080018ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018ea:	b580      	push	{r7, lr}
 80018ec:	b082      	sub	sp, #8
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	f7ff ffb0 	bl	8001858 <SysTick_Config>
 80018f8:	4603      	mov	r3, r0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
	...

08001904 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001904:	b480      	push	{r7}
 8001906:	b08b      	sub	sp, #44	@ 0x2c
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800190e:	2300      	movs	r3, #0
 8001910:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001912:	2300      	movs	r3, #0
 8001914:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001916:	e169      	b.n	8001bec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001918:	2201      	movs	r2, #1
 800191a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800191c:	fa02 f303 	lsl.w	r3, r2, r3
 8001920:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	69fa      	ldr	r2, [r7, #28]
 8001928:	4013      	ands	r3, r2
 800192a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800192c:	69ba      	ldr	r2, [r7, #24]
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	429a      	cmp	r2, r3
 8001932:	f040 8158 	bne.w	8001be6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	4a9a      	ldr	r2, [pc, #616]	@ (8001ba4 <HAL_GPIO_Init+0x2a0>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d05e      	beq.n	80019fe <HAL_GPIO_Init+0xfa>
 8001940:	4a98      	ldr	r2, [pc, #608]	@ (8001ba4 <HAL_GPIO_Init+0x2a0>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d875      	bhi.n	8001a32 <HAL_GPIO_Init+0x12e>
 8001946:	4a98      	ldr	r2, [pc, #608]	@ (8001ba8 <HAL_GPIO_Init+0x2a4>)
 8001948:	4293      	cmp	r3, r2
 800194a:	d058      	beq.n	80019fe <HAL_GPIO_Init+0xfa>
 800194c:	4a96      	ldr	r2, [pc, #600]	@ (8001ba8 <HAL_GPIO_Init+0x2a4>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d86f      	bhi.n	8001a32 <HAL_GPIO_Init+0x12e>
 8001952:	4a96      	ldr	r2, [pc, #600]	@ (8001bac <HAL_GPIO_Init+0x2a8>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d052      	beq.n	80019fe <HAL_GPIO_Init+0xfa>
 8001958:	4a94      	ldr	r2, [pc, #592]	@ (8001bac <HAL_GPIO_Init+0x2a8>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d869      	bhi.n	8001a32 <HAL_GPIO_Init+0x12e>
 800195e:	4a94      	ldr	r2, [pc, #592]	@ (8001bb0 <HAL_GPIO_Init+0x2ac>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d04c      	beq.n	80019fe <HAL_GPIO_Init+0xfa>
 8001964:	4a92      	ldr	r2, [pc, #584]	@ (8001bb0 <HAL_GPIO_Init+0x2ac>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d863      	bhi.n	8001a32 <HAL_GPIO_Init+0x12e>
 800196a:	4a92      	ldr	r2, [pc, #584]	@ (8001bb4 <HAL_GPIO_Init+0x2b0>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d046      	beq.n	80019fe <HAL_GPIO_Init+0xfa>
 8001970:	4a90      	ldr	r2, [pc, #576]	@ (8001bb4 <HAL_GPIO_Init+0x2b0>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d85d      	bhi.n	8001a32 <HAL_GPIO_Init+0x12e>
 8001976:	2b12      	cmp	r3, #18
 8001978:	d82a      	bhi.n	80019d0 <HAL_GPIO_Init+0xcc>
 800197a:	2b12      	cmp	r3, #18
 800197c:	d859      	bhi.n	8001a32 <HAL_GPIO_Init+0x12e>
 800197e:	a201      	add	r2, pc, #4	@ (adr r2, 8001984 <HAL_GPIO_Init+0x80>)
 8001980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001984:	080019ff 	.word	0x080019ff
 8001988:	080019d9 	.word	0x080019d9
 800198c:	080019eb 	.word	0x080019eb
 8001990:	08001a2d 	.word	0x08001a2d
 8001994:	08001a33 	.word	0x08001a33
 8001998:	08001a33 	.word	0x08001a33
 800199c:	08001a33 	.word	0x08001a33
 80019a0:	08001a33 	.word	0x08001a33
 80019a4:	08001a33 	.word	0x08001a33
 80019a8:	08001a33 	.word	0x08001a33
 80019ac:	08001a33 	.word	0x08001a33
 80019b0:	08001a33 	.word	0x08001a33
 80019b4:	08001a33 	.word	0x08001a33
 80019b8:	08001a33 	.word	0x08001a33
 80019bc:	08001a33 	.word	0x08001a33
 80019c0:	08001a33 	.word	0x08001a33
 80019c4:	08001a33 	.word	0x08001a33
 80019c8:	080019e1 	.word	0x080019e1
 80019cc:	080019f5 	.word	0x080019f5
 80019d0:	4a79      	ldr	r2, [pc, #484]	@ (8001bb8 <HAL_GPIO_Init+0x2b4>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d013      	beq.n	80019fe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80019d6:	e02c      	b.n	8001a32 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	623b      	str	r3, [r7, #32]
          break;
 80019de:	e029      	b.n	8001a34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	3304      	adds	r3, #4
 80019e6:	623b      	str	r3, [r7, #32]
          break;
 80019e8:	e024      	b.n	8001a34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	3308      	adds	r3, #8
 80019f0:	623b      	str	r3, [r7, #32]
          break;
 80019f2:	e01f      	b.n	8001a34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	330c      	adds	r3, #12
 80019fa:	623b      	str	r3, [r7, #32]
          break;
 80019fc:	e01a      	b.n	8001a34 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d102      	bne.n	8001a0c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a06:	2304      	movs	r3, #4
 8001a08:	623b      	str	r3, [r7, #32]
          break;
 8001a0a:	e013      	b.n	8001a34 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d105      	bne.n	8001a20 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a14:	2308      	movs	r3, #8
 8001a16:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	69fa      	ldr	r2, [r7, #28]
 8001a1c:	611a      	str	r2, [r3, #16]
          break;
 8001a1e:	e009      	b.n	8001a34 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a20:	2308      	movs	r3, #8
 8001a22:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	69fa      	ldr	r2, [r7, #28]
 8001a28:	615a      	str	r2, [r3, #20]
          break;
 8001a2a:	e003      	b.n	8001a34 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	623b      	str	r3, [r7, #32]
          break;
 8001a30:	e000      	b.n	8001a34 <HAL_GPIO_Init+0x130>
          break;
 8001a32:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a34:	69bb      	ldr	r3, [r7, #24]
 8001a36:	2bff      	cmp	r3, #255	@ 0xff
 8001a38:	d801      	bhi.n	8001a3e <HAL_GPIO_Init+0x13a>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	e001      	b.n	8001a42 <HAL_GPIO_Init+0x13e>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	3304      	adds	r3, #4
 8001a42:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a44:	69bb      	ldr	r3, [r7, #24]
 8001a46:	2bff      	cmp	r3, #255	@ 0xff
 8001a48:	d802      	bhi.n	8001a50 <HAL_GPIO_Init+0x14c>
 8001a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	e002      	b.n	8001a56 <HAL_GPIO_Init+0x152>
 8001a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a52:	3b08      	subs	r3, #8
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	210f      	movs	r1, #15
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	fa01 f303 	lsl.w	r3, r1, r3
 8001a64:	43db      	mvns	r3, r3
 8001a66:	401a      	ands	r2, r3
 8001a68:	6a39      	ldr	r1, [r7, #32]
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a70:	431a      	orrs	r2, r3
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	f000 80b1 	beq.w	8001be6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001a84:	4b4d      	ldr	r3, [pc, #308]	@ (8001bbc <HAL_GPIO_Init+0x2b8>)
 8001a86:	699b      	ldr	r3, [r3, #24]
 8001a88:	4a4c      	ldr	r2, [pc, #304]	@ (8001bbc <HAL_GPIO_Init+0x2b8>)
 8001a8a:	f043 0301 	orr.w	r3, r3, #1
 8001a8e:	6193      	str	r3, [r2, #24]
 8001a90:	4b4a      	ldr	r3, [pc, #296]	@ (8001bbc <HAL_GPIO_Init+0x2b8>)
 8001a92:	699b      	ldr	r3, [r3, #24]
 8001a94:	f003 0301 	and.w	r3, r3, #1
 8001a98:	60bb      	str	r3, [r7, #8]
 8001a9a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001a9c:	4a48      	ldr	r2, [pc, #288]	@ (8001bc0 <HAL_GPIO_Init+0x2bc>)
 8001a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aa0:	089b      	lsrs	r3, r3, #2
 8001aa2:	3302      	adds	r3, #2
 8001aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aa8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aac:	f003 0303 	and.w	r3, r3, #3
 8001ab0:	009b      	lsls	r3, r3, #2
 8001ab2:	220f      	movs	r2, #15
 8001ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab8:	43db      	mvns	r3, r3
 8001aba:	68fa      	ldr	r2, [r7, #12]
 8001abc:	4013      	ands	r3, r2
 8001abe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	4a40      	ldr	r2, [pc, #256]	@ (8001bc4 <HAL_GPIO_Init+0x2c0>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d013      	beq.n	8001af0 <HAL_GPIO_Init+0x1ec>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	4a3f      	ldr	r2, [pc, #252]	@ (8001bc8 <HAL_GPIO_Init+0x2c4>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d00d      	beq.n	8001aec <HAL_GPIO_Init+0x1e8>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	4a3e      	ldr	r2, [pc, #248]	@ (8001bcc <HAL_GPIO_Init+0x2c8>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d007      	beq.n	8001ae8 <HAL_GPIO_Init+0x1e4>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	4a3d      	ldr	r2, [pc, #244]	@ (8001bd0 <HAL_GPIO_Init+0x2cc>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d101      	bne.n	8001ae4 <HAL_GPIO_Init+0x1e0>
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	e006      	b.n	8001af2 <HAL_GPIO_Init+0x1ee>
 8001ae4:	2304      	movs	r3, #4
 8001ae6:	e004      	b.n	8001af2 <HAL_GPIO_Init+0x1ee>
 8001ae8:	2302      	movs	r3, #2
 8001aea:	e002      	b.n	8001af2 <HAL_GPIO_Init+0x1ee>
 8001aec:	2301      	movs	r3, #1
 8001aee:	e000      	b.n	8001af2 <HAL_GPIO_Init+0x1ee>
 8001af0:	2300      	movs	r3, #0
 8001af2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001af4:	f002 0203 	and.w	r2, r2, #3
 8001af8:	0092      	lsls	r2, r2, #2
 8001afa:	4093      	lsls	r3, r2
 8001afc:	68fa      	ldr	r2, [r7, #12]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b02:	492f      	ldr	r1, [pc, #188]	@ (8001bc0 <HAL_GPIO_Init+0x2bc>)
 8001b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b06:	089b      	lsrs	r3, r3, #2
 8001b08:	3302      	adds	r3, #2
 8001b0a:	68fa      	ldr	r2, [r7, #12]
 8001b0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d006      	beq.n	8001b2a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001b1c:	4b2d      	ldr	r3, [pc, #180]	@ (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b1e:	689a      	ldr	r2, [r3, #8]
 8001b20:	492c      	ldr	r1, [pc, #176]	@ (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b22:	69bb      	ldr	r3, [r7, #24]
 8001b24:	4313      	orrs	r3, r2
 8001b26:	608b      	str	r3, [r1, #8]
 8001b28:	e006      	b.n	8001b38 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001b2a:	4b2a      	ldr	r3, [pc, #168]	@ (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b2c:	689a      	ldr	r2, [r3, #8]
 8001b2e:	69bb      	ldr	r3, [r7, #24]
 8001b30:	43db      	mvns	r3, r3
 8001b32:	4928      	ldr	r1, [pc, #160]	@ (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b34:	4013      	ands	r3, r2
 8001b36:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d006      	beq.n	8001b52 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001b44:	4b23      	ldr	r3, [pc, #140]	@ (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b46:	68da      	ldr	r2, [r3, #12]
 8001b48:	4922      	ldr	r1, [pc, #136]	@ (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b4a:	69bb      	ldr	r3, [r7, #24]
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	60cb      	str	r3, [r1, #12]
 8001b50:	e006      	b.n	8001b60 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b52:	4b20      	ldr	r3, [pc, #128]	@ (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b54:	68da      	ldr	r2, [r3, #12]
 8001b56:	69bb      	ldr	r3, [r7, #24]
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	491e      	ldr	r1, [pc, #120]	@ (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d006      	beq.n	8001b7a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001b6c:	4b19      	ldr	r3, [pc, #100]	@ (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b6e:	685a      	ldr	r2, [r3, #4]
 8001b70:	4918      	ldr	r1, [pc, #96]	@ (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b72:	69bb      	ldr	r3, [r7, #24]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	604b      	str	r3, [r1, #4]
 8001b78:	e006      	b.n	8001b88 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001b7a:	4b16      	ldr	r3, [pc, #88]	@ (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b7c:	685a      	ldr	r2, [r3, #4]
 8001b7e:	69bb      	ldr	r3, [r7, #24]
 8001b80:	43db      	mvns	r3, r3
 8001b82:	4914      	ldr	r1, [pc, #80]	@ (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b84:	4013      	ands	r3, r2
 8001b86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d021      	beq.n	8001bd8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001b94:	4b0f      	ldr	r3, [pc, #60]	@ (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	490e      	ldr	r1, [pc, #56]	@ (8001bd4 <HAL_GPIO_Init+0x2d0>)
 8001b9a:	69bb      	ldr	r3, [r7, #24]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	600b      	str	r3, [r1, #0]
 8001ba0:	e021      	b.n	8001be6 <HAL_GPIO_Init+0x2e2>
 8001ba2:	bf00      	nop
 8001ba4:	10320000 	.word	0x10320000
 8001ba8:	10310000 	.word	0x10310000
 8001bac:	10220000 	.word	0x10220000
 8001bb0:	10210000 	.word	0x10210000
 8001bb4:	10120000 	.word	0x10120000
 8001bb8:	10110000 	.word	0x10110000
 8001bbc:	40021000 	.word	0x40021000
 8001bc0:	40010000 	.word	0x40010000
 8001bc4:	40010800 	.word	0x40010800
 8001bc8:	40010c00 	.word	0x40010c00
 8001bcc:	40011000 	.word	0x40011000
 8001bd0:	40011400 	.word	0x40011400
 8001bd4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001c08 <HAL_GPIO_Init+0x304>)
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	43db      	mvns	r3, r3
 8001be0:	4909      	ldr	r1, [pc, #36]	@ (8001c08 <HAL_GPIO_Init+0x304>)
 8001be2:	4013      	ands	r3, r2
 8001be4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be8:	3301      	adds	r3, #1
 8001bea:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf2:	fa22 f303 	lsr.w	r3, r2, r3
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	f47f ae8e 	bne.w	8001918 <HAL_GPIO_Init+0x14>
  }
}
 8001bfc:	bf00      	nop
 8001bfe:	bf00      	nop
 8001c00:	372c      	adds	r7, #44	@ 0x2c
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bc80      	pop	{r7}
 8001c06:	4770      	bx	lr
 8001c08:	40010400 	.word	0x40010400

08001c0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	460b      	mov	r3, r1
 8001c16:	807b      	strh	r3, [r7, #2]
 8001c18:	4613      	mov	r3, r2
 8001c1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c1c:	787b      	ldrb	r3, [r7, #1]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d003      	beq.n	8001c2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c22:	887a      	ldrh	r2, [r7, #2]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001c28:	e003      	b.n	8001c32 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001c2a:	887b      	ldrh	r3, [r7, #2]
 8001c2c:	041a      	lsls	r2, r3, #16
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	611a      	str	r2, [r3, #16]
}
 8001c32:	bf00      	nop
 8001c34:	370c      	adds	r7, #12
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bc80      	pop	{r7}
 8001c3a:	4770      	bx	lr

08001c3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b086      	sub	sp, #24
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d101      	bne.n	8001c4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e272      	b.n	8002134 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0301 	and.w	r3, r3, #1
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	f000 8087 	beq.w	8001d6a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c5c:	4b92      	ldr	r3, [pc, #584]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f003 030c 	and.w	r3, r3, #12
 8001c64:	2b04      	cmp	r3, #4
 8001c66:	d00c      	beq.n	8001c82 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c68:	4b8f      	ldr	r3, [pc, #572]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f003 030c 	and.w	r3, r3, #12
 8001c70:	2b08      	cmp	r3, #8
 8001c72:	d112      	bne.n	8001c9a <HAL_RCC_OscConfig+0x5e>
 8001c74:	4b8c      	ldr	r3, [pc, #560]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c80:	d10b      	bne.n	8001c9a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c82:	4b89      	ldr	r3, [pc, #548]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d06c      	beq.n	8001d68 <HAL_RCC_OscConfig+0x12c>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d168      	bne.n	8001d68 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e24c      	b.n	8002134 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ca2:	d106      	bne.n	8001cb2 <HAL_RCC_OscConfig+0x76>
 8001ca4:	4b80      	ldr	r3, [pc, #512]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a7f      	ldr	r2, [pc, #508]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001caa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cae:	6013      	str	r3, [r2, #0]
 8001cb0:	e02e      	b.n	8001d10 <HAL_RCC_OscConfig+0xd4>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d10c      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x98>
 8001cba:	4b7b      	ldr	r3, [pc, #492]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a7a      	ldr	r2, [pc, #488]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001cc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cc4:	6013      	str	r3, [r2, #0]
 8001cc6:	4b78      	ldr	r3, [pc, #480]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a77      	ldr	r2, [pc, #476]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001ccc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001cd0:	6013      	str	r3, [r2, #0]
 8001cd2:	e01d      	b.n	8001d10 <HAL_RCC_OscConfig+0xd4>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001cdc:	d10c      	bne.n	8001cf8 <HAL_RCC_OscConfig+0xbc>
 8001cde:	4b72      	ldr	r3, [pc, #456]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a71      	ldr	r2, [pc, #452]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001ce4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ce8:	6013      	str	r3, [r2, #0]
 8001cea:	4b6f      	ldr	r3, [pc, #444]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a6e      	ldr	r2, [pc, #440]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001cf0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cf4:	6013      	str	r3, [r2, #0]
 8001cf6:	e00b      	b.n	8001d10 <HAL_RCC_OscConfig+0xd4>
 8001cf8:	4b6b      	ldr	r3, [pc, #428]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a6a      	ldr	r2, [pc, #424]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001cfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d02:	6013      	str	r3, [r2, #0]
 8001d04:	4b68      	ldr	r3, [pc, #416]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a67      	ldr	r2, [pc, #412]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001d0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d0e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d013      	beq.n	8001d40 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d18:	f7ff fce2 	bl	80016e0 <HAL_GetTick>
 8001d1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d1e:	e008      	b.n	8001d32 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d20:	f7ff fcde 	bl	80016e0 <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	2b64      	cmp	r3, #100	@ 0x64
 8001d2c:	d901      	bls.n	8001d32 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e200      	b.n	8002134 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d32:	4b5d      	ldr	r3, [pc, #372]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d0f0      	beq.n	8001d20 <HAL_RCC_OscConfig+0xe4>
 8001d3e:	e014      	b.n	8001d6a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d40:	f7ff fcce 	bl	80016e0 <HAL_GetTick>
 8001d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d46:	e008      	b.n	8001d5a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d48:	f7ff fcca 	bl	80016e0 <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	2b64      	cmp	r3, #100	@ 0x64
 8001d54:	d901      	bls.n	8001d5a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001d56:	2303      	movs	r3, #3
 8001d58:	e1ec      	b.n	8002134 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d5a:	4b53      	ldr	r3, [pc, #332]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d1f0      	bne.n	8001d48 <HAL_RCC_OscConfig+0x10c>
 8001d66:	e000      	b.n	8001d6a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0302 	and.w	r3, r3, #2
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d063      	beq.n	8001e3e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d76:	4b4c      	ldr	r3, [pc, #304]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f003 030c 	and.w	r3, r3, #12
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d00b      	beq.n	8001d9a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001d82:	4b49      	ldr	r3, [pc, #292]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f003 030c 	and.w	r3, r3, #12
 8001d8a:	2b08      	cmp	r3, #8
 8001d8c:	d11c      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x18c>
 8001d8e:	4b46      	ldr	r3, [pc, #280]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d116      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d9a:	4b43      	ldr	r3, [pc, #268]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0302 	and.w	r3, r3, #2
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d005      	beq.n	8001db2 <HAL_RCC_OscConfig+0x176>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	691b      	ldr	r3, [r3, #16]
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d001      	beq.n	8001db2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e1c0      	b.n	8002134 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001db2:	4b3d      	ldr	r3, [pc, #244]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	695b      	ldr	r3, [r3, #20]
 8001dbe:	00db      	lsls	r3, r3, #3
 8001dc0:	4939      	ldr	r1, [pc, #228]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dc6:	e03a      	b.n	8001e3e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	691b      	ldr	r3, [r3, #16]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d020      	beq.n	8001e12 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001dd0:	4b36      	ldr	r3, [pc, #216]	@ (8001eac <HAL_RCC_OscConfig+0x270>)
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd6:	f7ff fc83 	bl	80016e0 <HAL_GetTick>
 8001dda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ddc:	e008      	b.n	8001df0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dde:	f7ff fc7f 	bl	80016e0 <HAL_GetTick>
 8001de2:	4602      	mov	r2, r0
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d901      	bls.n	8001df0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001dec:	2303      	movs	r3, #3
 8001dee:	e1a1      	b.n	8002134 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001df0:	4b2d      	ldr	r3, [pc, #180]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 0302 	and.w	r3, r3, #2
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d0f0      	beq.n	8001dde <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dfc:	4b2a      	ldr	r3, [pc, #168]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	695b      	ldr	r3, [r3, #20]
 8001e08:	00db      	lsls	r3, r3, #3
 8001e0a:	4927      	ldr	r1, [pc, #156]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	600b      	str	r3, [r1, #0]
 8001e10:	e015      	b.n	8001e3e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e12:	4b26      	ldr	r3, [pc, #152]	@ (8001eac <HAL_RCC_OscConfig+0x270>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e18:	f7ff fc62 	bl	80016e0 <HAL_GetTick>
 8001e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e1e:	e008      	b.n	8001e32 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e20:	f7ff fc5e 	bl	80016e0 <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d901      	bls.n	8001e32 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	e180      	b.n	8002134 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e32:	4b1d      	ldr	r3, [pc, #116]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 0302 	and.w	r3, r3, #2
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d1f0      	bne.n	8001e20 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0308 	and.w	r3, r3, #8
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d03a      	beq.n	8001ec0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	699b      	ldr	r3, [r3, #24]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d019      	beq.n	8001e86 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e52:	4b17      	ldr	r3, [pc, #92]	@ (8001eb0 <HAL_RCC_OscConfig+0x274>)
 8001e54:	2201      	movs	r2, #1
 8001e56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e58:	f7ff fc42 	bl	80016e0 <HAL_GetTick>
 8001e5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e5e:	e008      	b.n	8001e72 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e60:	f7ff fc3e 	bl	80016e0 <HAL_GetTick>
 8001e64:	4602      	mov	r2, r0
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e160      	b.n	8002134 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e72:	4b0d      	ldr	r3, [pc, #52]	@ (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e76:	f003 0302 	and.w	r3, r3, #2
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d0f0      	beq.n	8001e60 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001e7e:	2001      	movs	r0, #1
 8001e80:	f000 fa9c 	bl	80023bc <RCC_Delay>
 8001e84:	e01c      	b.n	8001ec0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e86:	4b0a      	ldr	r3, [pc, #40]	@ (8001eb0 <HAL_RCC_OscConfig+0x274>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e8c:	f7ff fc28 	bl	80016e0 <HAL_GetTick>
 8001e90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e92:	e00f      	b.n	8001eb4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e94:	f7ff fc24 	bl	80016e0 <HAL_GetTick>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d908      	bls.n	8001eb4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	e146      	b.n	8002134 <HAL_RCC_OscConfig+0x4f8>
 8001ea6:	bf00      	nop
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	42420000 	.word	0x42420000
 8001eb0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001eb4:	4b92      	ldr	r3, [pc, #584]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8001eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eb8:	f003 0302 	and.w	r3, r3, #2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d1e9      	bne.n	8001e94 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 0304 	and.w	r3, r3, #4
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	f000 80a6 	beq.w	800201a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ed2:	4b8b      	ldr	r3, [pc, #556]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8001ed4:	69db      	ldr	r3, [r3, #28]
 8001ed6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d10d      	bne.n	8001efa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ede:	4b88      	ldr	r3, [pc, #544]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8001ee0:	69db      	ldr	r3, [r3, #28]
 8001ee2:	4a87      	ldr	r2, [pc, #540]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8001ee4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ee8:	61d3      	str	r3, [r2, #28]
 8001eea:	4b85      	ldr	r3, [pc, #532]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8001eec:	69db      	ldr	r3, [r3, #28]
 8001eee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ef2:	60bb      	str	r3, [r7, #8]
 8001ef4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001efa:	4b82      	ldr	r3, [pc, #520]	@ (8002104 <HAL_RCC_OscConfig+0x4c8>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d118      	bne.n	8001f38 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f06:	4b7f      	ldr	r3, [pc, #508]	@ (8002104 <HAL_RCC_OscConfig+0x4c8>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a7e      	ldr	r2, [pc, #504]	@ (8002104 <HAL_RCC_OscConfig+0x4c8>)
 8001f0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f12:	f7ff fbe5 	bl	80016e0 <HAL_GetTick>
 8001f16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f18:	e008      	b.n	8001f2c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f1a:	f7ff fbe1 	bl	80016e0 <HAL_GetTick>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	2b64      	cmp	r3, #100	@ 0x64
 8001f26:	d901      	bls.n	8001f2c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e103      	b.n	8002134 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f2c:	4b75      	ldr	r3, [pc, #468]	@ (8002104 <HAL_RCC_OscConfig+0x4c8>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d0f0      	beq.n	8001f1a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d106      	bne.n	8001f4e <HAL_RCC_OscConfig+0x312>
 8001f40:	4b6f      	ldr	r3, [pc, #444]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8001f42:	6a1b      	ldr	r3, [r3, #32]
 8001f44:	4a6e      	ldr	r2, [pc, #440]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8001f46:	f043 0301 	orr.w	r3, r3, #1
 8001f4a:	6213      	str	r3, [r2, #32]
 8001f4c:	e02d      	b.n	8001faa <HAL_RCC_OscConfig+0x36e>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	68db      	ldr	r3, [r3, #12]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d10c      	bne.n	8001f70 <HAL_RCC_OscConfig+0x334>
 8001f56:	4b6a      	ldr	r3, [pc, #424]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8001f58:	6a1b      	ldr	r3, [r3, #32]
 8001f5a:	4a69      	ldr	r2, [pc, #420]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8001f5c:	f023 0301 	bic.w	r3, r3, #1
 8001f60:	6213      	str	r3, [r2, #32]
 8001f62:	4b67      	ldr	r3, [pc, #412]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8001f64:	6a1b      	ldr	r3, [r3, #32]
 8001f66:	4a66      	ldr	r2, [pc, #408]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8001f68:	f023 0304 	bic.w	r3, r3, #4
 8001f6c:	6213      	str	r3, [r2, #32]
 8001f6e:	e01c      	b.n	8001faa <HAL_RCC_OscConfig+0x36e>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	2b05      	cmp	r3, #5
 8001f76:	d10c      	bne.n	8001f92 <HAL_RCC_OscConfig+0x356>
 8001f78:	4b61      	ldr	r3, [pc, #388]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8001f7a:	6a1b      	ldr	r3, [r3, #32]
 8001f7c:	4a60      	ldr	r2, [pc, #384]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8001f7e:	f043 0304 	orr.w	r3, r3, #4
 8001f82:	6213      	str	r3, [r2, #32]
 8001f84:	4b5e      	ldr	r3, [pc, #376]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8001f86:	6a1b      	ldr	r3, [r3, #32]
 8001f88:	4a5d      	ldr	r2, [pc, #372]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8001f8a:	f043 0301 	orr.w	r3, r3, #1
 8001f8e:	6213      	str	r3, [r2, #32]
 8001f90:	e00b      	b.n	8001faa <HAL_RCC_OscConfig+0x36e>
 8001f92:	4b5b      	ldr	r3, [pc, #364]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8001f94:	6a1b      	ldr	r3, [r3, #32]
 8001f96:	4a5a      	ldr	r2, [pc, #360]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8001f98:	f023 0301 	bic.w	r3, r3, #1
 8001f9c:	6213      	str	r3, [r2, #32]
 8001f9e:	4b58      	ldr	r3, [pc, #352]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8001fa0:	6a1b      	ldr	r3, [r3, #32]
 8001fa2:	4a57      	ldr	r2, [pc, #348]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8001fa4:	f023 0304 	bic.w	r3, r3, #4
 8001fa8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	68db      	ldr	r3, [r3, #12]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d015      	beq.n	8001fde <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fb2:	f7ff fb95 	bl	80016e0 <HAL_GetTick>
 8001fb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fb8:	e00a      	b.n	8001fd0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fba:	f7ff fb91 	bl	80016e0 <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d901      	bls.n	8001fd0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	e0b1      	b.n	8002134 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fd0:	4b4b      	ldr	r3, [pc, #300]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8001fd2:	6a1b      	ldr	r3, [r3, #32]
 8001fd4:	f003 0302 	and.w	r3, r3, #2
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d0ee      	beq.n	8001fba <HAL_RCC_OscConfig+0x37e>
 8001fdc:	e014      	b.n	8002008 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fde:	f7ff fb7f 	bl	80016e0 <HAL_GetTick>
 8001fe2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fe4:	e00a      	b.n	8001ffc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fe6:	f7ff fb7b 	bl	80016e0 <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d901      	bls.n	8001ffc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	e09b      	b.n	8002134 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ffc:	4b40      	ldr	r3, [pc, #256]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8001ffe:	6a1b      	ldr	r3, [r3, #32]
 8002000:	f003 0302 	and.w	r3, r3, #2
 8002004:	2b00      	cmp	r3, #0
 8002006:	d1ee      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002008:	7dfb      	ldrb	r3, [r7, #23]
 800200a:	2b01      	cmp	r3, #1
 800200c:	d105      	bne.n	800201a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800200e:	4b3c      	ldr	r3, [pc, #240]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8002010:	69db      	ldr	r3, [r3, #28]
 8002012:	4a3b      	ldr	r2, [pc, #236]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8002014:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002018:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	69db      	ldr	r3, [r3, #28]
 800201e:	2b00      	cmp	r3, #0
 8002020:	f000 8087 	beq.w	8002132 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002024:	4b36      	ldr	r3, [pc, #216]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f003 030c 	and.w	r3, r3, #12
 800202c:	2b08      	cmp	r3, #8
 800202e:	d061      	beq.n	80020f4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	69db      	ldr	r3, [r3, #28]
 8002034:	2b02      	cmp	r3, #2
 8002036:	d146      	bne.n	80020c6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002038:	4b33      	ldr	r3, [pc, #204]	@ (8002108 <HAL_RCC_OscConfig+0x4cc>)
 800203a:	2200      	movs	r2, #0
 800203c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800203e:	f7ff fb4f 	bl	80016e0 <HAL_GetTick>
 8002042:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002044:	e008      	b.n	8002058 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002046:	f7ff fb4b 	bl	80016e0 <HAL_GetTick>
 800204a:	4602      	mov	r2, r0
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	2b02      	cmp	r3, #2
 8002052:	d901      	bls.n	8002058 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002054:	2303      	movs	r3, #3
 8002056:	e06d      	b.n	8002134 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002058:	4b29      	ldr	r3, [pc, #164]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002060:	2b00      	cmp	r3, #0
 8002062:	d1f0      	bne.n	8002046 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6a1b      	ldr	r3, [r3, #32]
 8002068:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800206c:	d108      	bne.n	8002080 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800206e:	4b24      	ldr	r3, [pc, #144]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	4921      	ldr	r1, [pc, #132]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 800207c:	4313      	orrs	r3, r2
 800207e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002080:	4b1f      	ldr	r3, [pc, #124]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6a19      	ldr	r1, [r3, #32]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002090:	430b      	orrs	r3, r1
 8002092:	491b      	ldr	r1, [pc, #108]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 8002094:	4313      	orrs	r3, r2
 8002096:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002098:	4b1b      	ldr	r3, [pc, #108]	@ (8002108 <HAL_RCC_OscConfig+0x4cc>)
 800209a:	2201      	movs	r2, #1
 800209c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800209e:	f7ff fb1f 	bl	80016e0 <HAL_GetTick>
 80020a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80020a4:	e008      	b.n	80020b8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020a6:	f7ff fb1b 	bl	80016e0 <HAL_GetTick>
 80020aa:	4602      	mov	r2, r0
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e03d      	b.n	8002134 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80020b8:	4b11      	ldr	r3, [pc, #68]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d0f0      	beq.n	80020a6 <HAL_RCC_OscConfig+0x46a>
 80020c4:	e035      	b.n	8002132 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020c6:	4b10      	ldr	r3, [pc, #64]	@ (8002108 <HAL_RCC_OscConfig+0x4cc>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020cc:	f7ff fb08 	bl	80016e0 <HAL_GetTick>
 80020d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020d2:	e008      	b.n	80020e6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020d4:	f7ff fb04 	bl	80016e0 <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d901      	bls.n	80020e6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e026      	b.n	8002134 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020e6:	4b06      	ldr	r3, [pc, #24]	@ (8002100 <HAL_RCC_OscConfig+0x4c4>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d1f0      	bne.n	80020d4 <HAL_RCC_OscConfig+0x498>
 80020f2:	e01e      	b.n	8002132 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	69db      	ldr	r3, [r3, #28]
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d107      	bne.n	800210c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e019      	b.n	8002134 <HAL_RCC_OscConfig+0x4f8>
 8002100:	40021000 	.word	0x40021000
 8002104:	40007000 	.word	0x40007000
 8002108:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800210c:	4b0b      	ldr	r3, [pc, #44]	@ (800213c <HAL_RCC_OscConfig+0x500>)
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6a1b      	ldr	r3, [r3, #32]
 800211c:	429a      	cmp	r2, r3
 800211e:	d106      	bne.n	800212e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800212a:	429a      	cmp	r2, r3
 800212c:	d001      	beq.n	8002132 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e000      	b.n	8002134 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002132:	2300      	movs	r3, #0
}
 8002134:	4618      	mov	r0, r3
 8002136:	3718      	adds	r7, #24
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	40021000 	.word	0x40021000

08002140 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b084      	sub	sp, #16
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
 8002148:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d101      	bne.n	8002154 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e0d0      	b.n	80022f6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002154:	4b6a      	ldr	r3, [pc, #424]	@ (8002300 <HAL_RCC_ClockConfig+0x1c0>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0307 	and.w	r3, r3, #7
 800215c:	683a      	ldr	r2, [r7, #0]
 800215e:	429a      	cmp	r2, r3
 8002160:	d910      	bls.n	8002184 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002162:	4b67      	ldr	r3, [pc, #412]	@ (8002300 <HAL_RCC_ClockConfig+0x1c0>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f023 0207 	bic.w	r2, r3, #7
 800216a:	4965      	ldr	r1, [pc, #404]	@ (8002300 <HAL_RCC_ClockConfig+0x1c0>)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	4313      	orrs	r3, r2
 8002170:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002172:	4b63      	ldr	r3, [pc, #396]	@ (8002300 <HAL_RCC_ClockConfig+0x1c0>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0307 	and.w	r3, r3, #7
 800217a:	683a      	ldr	r2, [r7, #0]
 800217c:	429a      	cmp	r2, r3
 800217e:	d001      	beq.n	8002184 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	e0b8      	b.n	80022f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0302 	and.w	r3, r3, #2
 800218c:	2b00      	cmp	r3, #0
 800218e:	d020      	beq.n	80021d2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0304 	and.w	r3, r3, #4
 8002198:	2b00      	cmp	r3, #0
 800219a:	d005      	beq.n	80021a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800219c:	4b59      	ldr	r3, [pc, #356]	@ (8002304 <HAL_RCC_ClockConfig+0x1c4>)
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	4a58      	ldr	r2, [pc, #352]	@ (8002304 <HAL_RCC_ClockConfig+0x1c4>)
 80021a2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80021a6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f003 0308 	and.w	r3, r3, #8
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d005      	beq.n	80021c0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80021b4:	4b53      	ldr	r3, [pc, #332]	@ (8002304 <HAL_RCC_ClockConfig+0x1c4>)
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	4a52      	ldr	r2, [pc, #328]	@ (8002304 <HAL_RCC_ClockConfig+0x1c4>)
 80021ba:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80021be:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021c0:	4b50      	ldr	r3, [pc, #320]	@ (8002304 <HAL_RCC_ClockConfig+0x1c4>)
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	494d      	ldr	r1, [pc, #308]	@ (8002304 <HAL_RCC_ClockConfig+0x1c4>)
 80021ce:	4313      	orrs	r3, r2
 80021d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 0301 	and.w	r3, r3, #1
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d040      	beq.n	8002260 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d107      	bne.n	80021f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021e6:	4b47      	ldr	r3, [pc, #284]	@ (8002304 <HAL_RCC_ClockConfig+0x1c4>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d115      	bne.n	800221e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e07f      	b.n	80022f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	2b02      	cmp	r3, #2
 80021fc:	d107      	bne.n	800220e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021fe:	4b41      	ldr	r3, [pc, #260]	@ (8002304 <HAL_RCC_ClockConfig+0x1c4>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d109      	bne.n	800221e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e073      	b.n	80022f6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800220e:	4b3d      	ldr	r3, [pc, #244]	@ (8002304 <HAL_RCC_ClockConfig+0x1c4>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0302 	and.w	r3, r3, #2
 8002216:	2b00      	cmp	r3, #0
 8002218:	d101      	bne.n	800221e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e06b      	b.n	80022f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800221e:	4b39      	ldr	r3, [pc, #228]	@ (8002304 <HAL_RCC_ClockConfig+0x1c4>)
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f023 0203 	bic.w	r2, r3, #3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	4936      	ldr	r1, [pc, #216]	@ (8002304 <HAL_RCC_ClockConfig+0x1c4>)
 800222c:	4313      	orrs	r3, r2
 800222e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002230:	f7ff fa56 	bl	80016e0 <HAL_GetTick>
 8002234:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002236:	e00a      	b.n	800224e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002238:	f7ff fa52 	bl	80016e0 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002246:	4293      	cmp	r3, r2
 8002248:	d901      	bls.n	800224e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e053      	b.n	80022f6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800224e:	4b2d      	ldr	r3, [pc, #180]	@ (8002304 <HAL_RCC_ClockConfig+0x1c4>)
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	f003 020c 	and.w	r2, r3, #12
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	429a      	cmp	r2, r3
 800225e:	d1eb      	bne.n	8002238 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002260:	4b27      	ldr	r3, [pc, #156]	@ (8002300 <HAL_RCC_ClockConfig+0x1c0>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0307 	and.w	r3, r3, #7
 8002268:	683a      	ldr	r2, [r7, #0]
 800226a:	429a      	cmp	r2, r3
 800226c:	d210      	bcs.n	8002290 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800226e:	4b24      	ldr	r3, [pc, #144]	@ (8002300 <HAL_RCC_ClockConfig+0x1c0>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f023 0207 	bic.w	r2, r3, #7
 8002276:	4922      	ldr	r1, [pc, #136]	@ (8002300 <HAL_RCC_ClockConfig+0x1c0>)
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	4313      	orrs	r3, r2
 800227c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800227e:	4b20      	ldr	r3, [pc, #128]	@ (8002300 <HAL_RCC_ClockConfig+0x1c0>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0307 	and.w	r3, r3, #7
 8002286:	683a      	ldr	r2, [r7, #0]
 8002288:	429a      	cmp	r2, r3
 800228a:	d001      	beq.n	8002290 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	e032      	b.n	80022f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 0304 	and.w	r3, r3, #4
 8002298:	2b00      	cmp	r3, #0
 800229a:	d008      	beq.n	80022ae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800229c:	4b19      	ldr	r3, [pc, #100]	@ (8002304 <HAL_RCC_ClockConfig+0x1c4>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	4916      	ldr	r1, [pc, #88]	@ (8002304 <HAL_RCC_ClockConfig+0x1c4>)
 80022aa:	4313      	orrs	r3, r2
 80022ac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0308 	and.w	r3, r3, #8
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d009      	beq.n	80022ce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80022ba:	4b12      	ldr	r3, [pc, #72]	@ (8002304 <HAL_RCC_ClockConfig+0x1c4>)
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	691b      	ldr	r3, [r3, #16]
 80022c6:	00db      	lsls	r3, r3, #3
 80022c8:	490e      	ldr	r1, [pc, #56]	@ (8002304 <HAL_RCC_ClockConfig+0x1c4>)
 80022ca:	4313      	orrs	r3, r2
 80022cc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80022ce:	f000 f821 	bl	8002314 <HAL_RCC_GetSysClockFreq>
 80022d2:	4602      	mov	r2, r0
 80022d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002304 <HAL_RCC_ClockConfig+0x1c4>)
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	091b      	lsrs	r3, r3, #4
 80022da:	f003 030f 	and.w	r3, r3, #15
 80022de:	490a      	ldr	r1, [pc, #40]	@ (8002308 <HAL_RCC_ClockConfig+0x1c8>)
 80022e0:	5ccb      	ldrb	r3, [r1, r3]
 80022e2:	fa22 f303 	lsr.w	r3, r2, r3
 80022e6:	4a09      	ldr	r2, [pc, #36]	@ (800230c <HAL_RCC_ClockConfig+0x1cc>)
 80022e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80022ea:	4b09      	ldr	r3, [pc, #36]	@ (8002310 <HAL_RCC_ClockConfig+0x1d0>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7ff f9b4 	bl	800165c <HAL_InitTick>

  return HAL_OK;
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3710      	adds	r7, #16
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	40022000 	.word	0x40022000
 8002304:	40021000 	.word	0x40021000
 8002308:	08002cdc 	.word	0x08002cdc
 800230c:	20000000 	.word	0x20000000
 8002310:	20000004 	.word	0x20000004

08002314 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002314:	b480      	push	{r7}
 8002316:	b087      	sub	sp, #28
 8002318:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800231a:	2300      	movs	r3, #0
 800231c:	60fb      	str	r3, [r7, #12]
 800231e:	2300      	movs	r3, #0
 8002320:	60bb      	str	r3, [r7, #8]
 8002322:	2300      	movs	r3, #0
 8002324:	617b      	str	r3, [r7, #20]
 8002326:	2300      	movs	r3, #0
 8002328:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800232a:	2300      	movs	r3, #0
 800232c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800232e:	4b1e      	ldr	r3, [pc, #120]	@ (80023a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f003 030c 	and.w	r3, r3, #12
 800233a:	2b04      	cmp	r3, #4
 800233c:	d002      	beq.n	8002344 <HAL_RCC_GetSysClockFreq+0x30>
 800233e:	2b08      	cmp	r3, #8
 8002340:	d003      	beq.n	800234a <HAL_RCC_GetSysClockFreq+0x36>
 8002342:	e027      	b.n	8002394 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002344:	4b19      	ldr	r3, [pc, #100]	@ (80023ac <HAL_RCC_GetSysClockFreq+0x98>)
 8002346:	613b      	str	r3, [r7, #16]
      break;
 8002348:	e027      	b.n	800239a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	0c9b      	lsrs	r3, r3, #18
 800234e:	f003 030f 	and.w	r3, r3, #15
 8002352:	4a17      	ldr	r2, [pc, #92]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002354:	5cd3      	ldrb	r3, [r2, r3]
 8002356:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d010      	beq.n	8002384 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002362:	4b11      	ldr	r3, [pc, #68]	@ (80023a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	0c5b      	lsrs	r3, r3, #17
 8002368:	f003 0301 	and.w	r3, r3, #1
 800236c:	4a11      	ldr	r2, [pc, #68]	@ (80023b4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800236e:	5cd3      	ldrb	r3, [r2, r3]
 8002370:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a0d      	ldr	r2, [pc, #52]	@ (80023ac <HAL_RCC_GetSysClockFreq+0x98>)
 8002376:	fb03 f202 	mul.w	r2, r3, r2
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002380:	617b      	str	r3, [r7, #20]
 8002382:	e004      	b.n	800238e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	4a0c      	ldr	r2, [pc, #48]	@ (80023b8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002388:	fb02 f303 	mul.w	r3, r2, r3
 800238c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	613b      	str	r3, [r7, #16]
      break;
 8002392:	e002      	b.n	800239a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002394:	4b05      	ldr	r3, [pc, #20]	@ (80023ac <HAL_RCC_GetSysClockFreq+0x98>)
 8002396:	613b      	str	r3, [r7, #16]
      break;
 8002398:	bf00      	nop
    }
  }
  return sysclockfreq;
 800239a:	693b      	ldr	r3, [r7, #16]
}
 800239c:	4618      	mov	r0, r3
 800239e:	371c      	adds	r7, #28
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bc80      	pop	{r7}
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	40021000 	.word	0x40021000
 80023ac:	007a1200 	.word	0x007a1200
 80023b0:	08002cec 	.word	0x08002cec
 80023b4:	08002cfc 	.word	0x08002cfc
 80023b8:	003d0900 	.word	0x003d0900

080023bc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80023bc:	b480      	push	{r7}
 80023be:	b085      	sub	sp, #20
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80023c4:	4b0a      	ldr	r3, [pc, #40]	@ (80023f0 <RCC_Delay+0x34>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a0a      	ldr	r2, [pc, #40]	@ (80023f4 <RCC_Delay+0x38>)
 80023ca:	fba2 2303 	umull	r2, r3, r2, r3
 80023ce:	0a5b      	lsrs	r3, r3, #9
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	fb02 f303 	mul.w	r3, r2, r3
 80023d6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80023d8:	bf00      	nop
  }
  while (Delay --);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	1e5a      	subs	r2, r3, #1
 80023de:	60fa      	str	r2, [r7, #12]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d1f9      	bne.n	80023d8 <RCC_Delay+0x1c>
}
 80023e4:	bf00      	nop
 80023e6:	bf00      	nop
 80023e8:	3714      	adds	r7, #20
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bc80      	pop	{r7}
 80023ee:	4770      	bx	lr
 80023f0:	20000000 	.word	0x20000000
 80023f4:	10624dd3 	.word	0x10624dd3

080023f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d101      	bne.n	800240a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e076      	b.n	80024f8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800240e:	2b00      	cmp	r3, #0
 8002410:	d108      	bne.n	8002424 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800241a:	d009      	beq.n	8002430 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2200      	movs	r2, #0
 8002420:	61da      	str	r2, [r3, #28]
 8002422:	e005      	b.n	8002430 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2200      	movs	r2, #0
 8002428:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2200      	movs	r2, #0
 800242e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2200      	movs	r2, #0
 8002434:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800243c:	b2db      	uxtb	r3, r3
 800243e:	2b00      	cmp	r3, #0
 8002440:	d106      	bne.n	8002450 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2200      	movs	r2, #0
 8002446:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f7ff f84e 	bl	80014ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2202      	movs	r2, #2
 8002454:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002466:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002478:	431a      	orrs	r2, r3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	68db      	ldr	r3, [r3, #12]
 800247e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002482:	431a      	orrs	r2, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	691b      	ldr	r3, [r3, #16]
 8002488:	f003 0302 	and.w	r3, r3, #2
 800248c:	431a      	orrs	r2, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	695b      	ldr	r3, [r3, #20]
 8002492:	f003 0301 	and.w	r3, r3, #1
 8002496:	431a      	orrs	r2, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	699b      	ldr	r3, [r3, #24]
 800249c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80024a0:	431a      	orrs	r2, r3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	69db      	ldr	r3, [r3, #28]
 80024a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80024aa:	431a      	orrs	r2, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6a1b      	ldr	r3, [r3, #32]
 80024b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024b4:	ea42 0103 	orr.w	r1, r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024bc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	430a      	orrs	r2, r1
 80024c6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	699b      	ldr	r3, [r3, #24]
 80024cc:	0c1a      	lsrs	r2, r3, #16
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f002 0204 	and.w	r2, r2, #4
 80024d6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	69da      	ldr	r2, [r3, #28]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024e6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2201      	movs	r2, #1
 80024f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80024f6:	2300      	movs	r3, #0
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3708      	adds	r7, #8
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}

08002500 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b088      	sub	sp, #32
 8002504:	af00      	add	r7, sp, #0
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	60b9      	str	r1, [r7, #8]
 800250a:	603b      	str	r3, [r7, #0]
 800250c:	4613      	mov	r3, r2
 800250e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002510:	f7ff f8e6 	bl	80016e0 <HAL_GetTick>
 8002514:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002516:	88fb      	ldrh	r3, [r7, #6]
 8002518:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002520:	b2db      	uxtb	r3, r3
 8002522:	2b01      	cmp	r3, #1
 8002524:	d001      	beq.n	800252a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002526:	2302      	movs	r3, #2
 8002528:	e12a      	b.n	8002780 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d002      	beq.n	8002536 <HAL_SPI_Transmit+0x36>
 8002530:	88fb      	ldrh	r3, [r7, #6]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d101      	bne.n	800253a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e122      	b.n	8002780 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002540:	2b01      	cmp	r3, #1
 8002542:	d101      	bne.n	8002548 <HAL_SPI_Transmit+0x48>
 8002544:	2302      	movs	r3, #2
 8002546:	e11b      	b.n	8002780 <HAL_SPI_Transmit+0x280>
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2203      	movs	r2, #3
 8002554:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2200      	movs	r2, #0
 800255c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	68ba      	ldr	r2, [r7, #8]
 8002562:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	88fa      	ldrh	r2, [r7, #6]
 8002568:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	88fa      	ldrh	r2, [r7, #6]
 800256e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2200      	movs	r2, #0
 8002574:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2200      	movs	r2, #0
 800257a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2200      	movs	r2, #0
 8002580:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2200      	movs	r2, #0
 8002586:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2200      	movs	r2, #0
 800258c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002596:	d10f      	bne.n	80025b8 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80025a6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80025b6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025c2:	2b40      	cmp	r3, #64	@ 0x40
 80025c4:	d007      	beq.n	80025d6 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80025d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80025de:	d152      	bne.n	8002686 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d002      	beq.n	80025ee <HAL_SPI_Transmit+0xee>
 80025e8:	8b7b      	ldrh	r3, [r7, #26]
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d145      	bne.n	800267a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f2:	881a      	ldrh	r2, [r3, #0]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fe:	1c9a      	adds	r2, r3, #2
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002608:	b29b      	uxth	r3, r3
 800260a:	3b01      	subs	r3, #1
 800260c:	b29a      	uxth	r2, r3
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002612:	e032      	b.n	800267a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	f003 0302 	and.w	r3, r3, #2
 800261e:	2b02      	cmp	r3, #2
 8002620:	d112      	bne.n	8002648 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002626:	881a      	ldrh	r2, [r3, #0]
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002632:	1c9a      	adds	r2, r3, #2
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800263c:	b29b      	uxth	r3, r3
 800263e:	3b01      	subs	r3, #1
 8002640:	b29a      	uxth	r2, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002646:	e018      	b.n	800267a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002648:	f7ff f84a 	bl	80016e0 <HAL_GetTick>
 800264c:	4602      	mov	r2, r0
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	683a      	ldr	r2, [r7, #0]
 8002654:	429a      	cmp	r2, r3
 8002656:	d803      	bhi.n	8002660 <HAL_SPI_Transmit+0x160>
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800265e:	d102      	bne.n	8002666 <HAL_SPI_Transmit+0x166>
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d109      	bne.n	800267a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2201      	movs	r2, #1
 800266a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2200      	movs	r2, #0
 8002672:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e082      	b.n	8002780 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800267e:	b29b      	uxth	r3, r3
 8002680:	2b00      	cmp	r3, #0
 8002682:	d1c7      	bne.n	8002614 <HAL_SPI_Transmit+0x114>
 8002684:	e053      	b.n	800272e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d002      	beq.n	8002694 <HAL_SPI_Transmit+0x194>
 800268e:	8b7b      	ldrh	r3, [r7, #26]
 8002690:	2b01      	cmp	r3, #1
 8002692:	d147      	bne.n	8002724 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	330c      	adds	r3, #12
 800269e:	7812      	ldrb	r2, [r2, #0]
 80026a0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a6:	1c5a      	adds	r2, r3, #1
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80026b0:	b29b      	uxth	r3, r3
 80026b2:	3b01      	subs	r3, #1
 80026b4:	b29a      	uxth	r2, r3
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80026ba:	e033      	b.n	8002724 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	f003 0302 	and.w	r3, r3, #2
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d113      	bne.n	80026f2 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	330c      	adds	r3, #12
 80026d4:	7812      	ldrb	r2, [r2, #0]
 80026d6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026dc:	1c5a      	adds	r2, r3, #1
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	3b01      	subs	r3, #1
 80026ea:	b29a      	uxth	r2, r3
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	86da      	strh	r2, [r3, #54]	@ 0x36
 80026f0:	e018      	b.n	8002724 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80026f2:	f7fe fff5 	bl	80016e0 <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	683a      	ldr	r2, [r7, #0]
 80026fe:	429a      	cmp	r2, r3
 8002700:	d803      	bhi.n	800270a <HAL_SPI_Transmit+0x20a>
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002708:	d102      	bne.n	8002710 <HAL_SPI_Transmit+0x210>
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d109      	bne.n	8002724 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2201      	movs	r2, #1
 8002714:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2200      	movs	r2, #0
 800271c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002720:	2303      	movs	r3, #3
 8002722:	e02d      	b.n	8002780 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002728:	b29b      	uxth	r3, r3
 800272a:	2b00      	cmp	r3, #0
 800272c:	d1c6      	bne.n	80026bc <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800272e:	69fa      	ldr	r2, [r7, #28]
 8002730:	6839      	ldr	r1, [r7, #0]
 8002732:	68f8      	ldr	r0, [r7, #12]
 8002734:	f000 fa5a 	bl	8002bec <SPI_EndRxTxTransaction>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d002      	beq.n	8002744 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2220      	movs	r2, #32
 8002742:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d10a      	bne.n	8002762 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800274c:	2300      	movs	r3, #0
 800274e:	617b      	str	r3, [r7, #20]
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	617b      	str	r3, [r7, #20]
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	617b      	str	r3, [r7, #20]
 8002760:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2201      	movs	r2, #1
 8002766:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2200      	movs	r2, #0
 800276e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002776:	2b00      	cmp	r3, #0
 8002778:	d001      	beq.n	800277e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e000      	b.n	8002780 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800277e:	2300      	movs	r3, #0
  }
}
 8002780:	4618      	mov	r0, r3
 8002782:	3720      	adds	r7, #32
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}

08002788 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b08a      	sub	sp, #40	@ 0x28
 800278c:	af00      	add	r7, sp, #0
 800278e:	60f8      	str	r0, [r7, #12]
 8002790:	60b9      	str	r1, [r7, #8]
 8002792:	607a      	str	r2, [r7, #4]
 8002794:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002796:	2301      	movs	r3, #1
 8002798:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800279a:	f7fe ffa1 	bl	80016e0 <HAL_GetTick>
 800279e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80027a6:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80027ae:	887b      	ldrh	r3, [r7, #2]
 80027b0:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80027b2:	7ffb      	ldrb	r3, [r7, #31]
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d00c      	beq.n	80027d2 <HAL_SPI_TransmitReceive+0x4a>
 80027b8:	69bb      	ldr	r3, [r7, #24]
 80027ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80027be:	d106      	bne.n	80027ce <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d102      	bne.n	80027ce <HAL_SPI_TransmitReceive+0x46>
 80027c8:	7ffb      	ldrb	r3, [r7, #31]
 80027ca:	2b04      	cmp	r3, #4
 80027cc:	d001      	beq.n	80027d2 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80027ce:	2302      	movs	r3, #2
 80027d0:	e17f      	b.n	8002ad2 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d005      	beq.n	80027e4 <HAL_SPI_TransmitReceive+0x5c>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d002      	beq.n	80027e4 <HAL_SPI_TransmitReceive+0x5c>
 80027de:	887b      	ldrh	r3, [r7, #2]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d101      	bne.n	80027e8 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e174      	b.n	8002ad2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d101      	bne.n	80027f6 <HAL_SPI_TransmitReceive+0x6e>
 80027f2:	2302      	movs	r3, #2
 80027f4:	e16d      	b.n	8002ad2 <HAL_SPI_TransmitReceive+0x34a>
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2201      	movs	r2, #1
 80027fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002804:	b2db      	uxtb	r3, r3
 8002806:	2b04      	cmp	r3, #4
 8002808:	d003      	beq.n	8002812 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2205      	movs	r2, #5
 800280e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2200      	movs	r2, #0
 8002816:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	887a      	ldrh	r2, [r7, #2]
 8002822:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	887a      	ldrh	r2, [r7, #2]
 8002828:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	68ba      	ldr	r2, [r7, #8]
 800282e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	887a      	ldrh	r2, [r7, #2]
 8002834:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	887a      	ldrh	r2, [r7, #2]
 800283a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2200      	movs	r2, #0
 8002840:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2200      	movs	r2, #0
 8002846:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002852:	2b40      	cmp	r3, #64	@ 0x40
 8002854:	d007      	beq.n	8002866 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002864:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	68db      	ldr	r3, [r3, #12]
 800286a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800286e:	d17e      	bne.n	800296e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d002      	beq.n	800287e <HAL_SPI_TransmitReceive+0xf6>
 8002878:	8afb      	ldrh	r3, [r7, #22]
 800287a:	2b01      	cmp	r3, #1
 800287c:	d16c      	bne.n	8002958 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002882:	881a      	ldrh	r2, [r3, #0]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288e:	1c9a      	adds	r2, r3, #2
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002898:	b29b      	uxth	r3, r3
 800289a:	3b01      	subs	r3, #1
 800289c:	b29a      	uxth	r2, r3
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80028a2:	e059      	b.n	8002958 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f003 0302 	and.w	r3, r3, #2
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d11b      	bne.n	80028ea <HAL_SPI_TransmitReceive+0x162>
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80028b6:	b29b      	uxth	r3, r3
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d016      	beq.n	80028ea <HAL_SPI_TransmitReceive+0x162>
 80028bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028be:	2b01      	cmp	r3, #1
 80028c0:	d113      	bne.n	80028ea <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c6:	881a      	ldrh	r2, [r3, #0]
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d2:	1c9a      	adds	r2, r3, #2
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80028dc:	b29b      	uxth	r3, r3
 80028de:	3b01      	subs	r3, #1
 80028e0:	b29a      	uxth	r2, r3
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80028e6:	2300      	movs	r3, #0
 80028e8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	f003 0301 	and.w	r3, r3, #1
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d119      	bne.n	800292c <HAL_SPI_TransmitReceive+0x1a4>
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80028fc:	b29b      	uxth	r3, r3
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d014      	beq.n	800292c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	68da      	ldr	r2, [r3, #12]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800290c:	b292      	uxth	r2, r2
 800290e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002914:	1c9a      	adds	r2, r3, #2
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800291e:	b29b      	uxth	r3, r3
 8002920:	3b01      	subs	r3, #1
 8002922:	b29a      	uxth	r2, r3
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002928:	2301      	movs	r3, #1
 800292a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800292c:	f7fe fed8 	bl	80016e0 <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	6a3b      	ldr	r3, [r7, #32]
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002938:	429a      	cmp	r2, r3
 800293a:	d80d      	bhi.n	8002958 <HAL_SPI_TransmitReceive+0x1d0>
 800293c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800293e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002942:	d009      	beq.n	8002958 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2200      	movs	r2, #0
 8002950:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	e0bc      	b.n	8002ad2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800295c:	b29b      	uxth	r3, r3
 800295e:	2b00      	cmp	r3, #0
 8002960:	d1a0      	bne.n	80028a4 <HAL_SPI_TransmitReceive+0x11c>
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002966:	b29b      	uxth	r3, r3
 8002968:	2b00      	cmp	r3, #0
 800296a:	d19b      	bne.n	80028a4 <HAL_SPI_TransmitReceive+0x11c>
 800296c:	e082      	b.n	8002a74 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d002      	beq.n	800297c <HAL_SPI_TransmitReceive+0x1f4>
 8002976:	8afb      	ldrh	r3, [r7, #22]
 8002978:	2b01      	cmp	r3, #1
 800297a:	d171      	bne.n	8002a60 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	330c      	adds	r3, #12
 8002986:	7812      	ldrb	r2, [r2, #0]
 8002988:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298e:	1c5a      	adds	r2, r3, #1
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002998:	b29b      	uxth	r3, r3
 800299a:	3b01      	subs	r3, #1
 800299c:	b29a      	uxth	r2, r3
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80029a2:	e05d      	b.n	8002a60 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	f003 0302 	and.w	r3, r3, #2
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d11c      	bne.n	80029ec <HAL_SPI_TransmitReceive+0x264>
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029b6:	b29b      	uxth	r3, r3
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d017      	beq.n	80029ec <HAL_SPI_TransmitReceive+0x264>
 80029bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d114      	bne.n	80029ec <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	330c      	adds	r3, #12
 80029cc:	7812      	ldrb	r2, [r2, #0]
 80029ce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d4:	1c5a      	adds	r2, r3, #1
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029de:	b29b      	uxth	r3, r3
 80029e0:	3b01      	subs	r3, #1
 80029e2:	b29a      	uxth	r2, r3
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80029e8:	2300      	movs	r3, #0
 80029ea:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	f003 0301 	and.w	r3, r3, #1
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d119      	bne.n	8002a2e <HAL_SPI_TransmitReceive+0x2a6>
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d014      	beq.n	8002a2e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	68da      	ldr	r2, [r3, #12]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a0e:	b2d2      	uxtb	r2, r2
 8002a10:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a16:	1c5a      	adds	r2, r3, #1
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	3b01      	subs	r3, #1
 8002a24:	b29a      	uxth	r2, r3
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002a2e:	f7fe fe57 	bl	80016e0 <HAL_GetTick>
 8002a32:	4602      	mov	r2, r0
 8002a34:	6a3b      	ldr	r3, [r7, #32]
 8002a36:	1ad3      	subs	r3, r2, r3
 8002a38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d803      	bhi.n	8002a46 <HAL_SPI_TransmitReceive+0x2be>
 8002a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a44:	d102      	bne.n	8002a4c <HAL_SPI_TransmitReceive+0x2c4>
 8002a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d109      	bne.n	8002a60 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2200      	movs	r2, #0
 8002a58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	e038      	b.n	8002ad2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a64:	b29b      	uxth	r3, r3
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d19c      	bne.n	80029a4 <HAL_SPI_TransmitReceive+0x21c>
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d197      	bne.n	80029a4 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002a74:	6a3a      	ldr	r2, [r7, #32]
 8002a76:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002a78:	68f8      	ldr	r0, [r7, #12]
 8002a7a:	f000 f8b7 	bl	8002bec <SPI_EndRxTxTransaction>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d008      	beq.n	8002a96 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2220      	movs	r2, #32
 8002a88:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e01d      	b.n	8002ad2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d10a      	bne.n	8002ab4 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	613b      	str	r3, [r7, #16]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	613b      	str	r3, [r7, #16]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	613b      	str	r3, [r7, #16]
 8002ab2:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d001      	beq.n	8002ad0 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e000      	b.n	8002ad2 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002ad0:	2300      	movs	r3, #0
  }
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3728      	adds	r7, #40	@ 0x28
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
	...

08002adc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b088      	sub	sp, #32
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	60f8      	str	r0, [r7, #12]
 8002ae4:	60b9      	str	r1, [r7, #8]
 8002ae6:	603b      	str	r3, [r7, #0]
 8002ae8:	4613      	mov	r3, r2
 8002aea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002aec:	f7fe fdf8 	bl	80016e0 <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002af4:	1a9b      	subs	r3, r3, r2
 8002af6:	683a      	ldr	r2, [r7, #0]
 8002af8:	4413      	add	r3, r2
 8002afa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002afc:	f7fe fdf0 	bl	80016e0 <HAL_GetTick>
 8002b00:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002b02:	4b39      	ldr	r3, [pc, #228]	@ (8002be8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	015b      	lsls	r3, r3, #5
 8002b08:	0d1b      	lsrs	r3, r3, #20
 8002b0a:	69fa      	ldr	r2, [r7, #28]
 8002b0c:	fb02 f303 	mul.w	r3, r2, r3
 8002b10:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002b12:	e054      	b.n	8002bbe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b1a:	d050      	beq.n	8002bbe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002b1c:	f7fe fde0 	bl	80016e0 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	69bb      	ldr	r3, [r7, #24]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	69fa      	ldr	r2, [r7, #28]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d902      	bls.n	8002b32 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d13d      	bne.n	8002bae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	685a      	ldr	r2, [r3, #4]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002b40:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002b4a:	d111      	bne.n	8002b70 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b54:	d004      	beq.n	8002b60 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b5e:	d107      	bne.n	8002b70 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b6e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b78:	d10f      	bne.n	8002b9a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002b88:	601a      	str	r2, [r3, #0]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b98:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002baa:	2303      	movs	r3, #3
 8002bac:	e017      	b.n	8002bde <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d101      	bne.n	8002bb8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	3b01      	subs	r3, #1
 8002bbc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	689a      	ldr	r2, [r3, #8]
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	68ba      	ldr	r2, [r7, #8]
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	bf0c      	ite	eq
 8002bce:	2301      	moveq	r3, #1
 8002bd0:	2300      	movne	r3, #0
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	79fb      	ldrb	r3, [r7, #7]
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d19b      	bne.n	8002b14 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3720      	adds	r7, #32
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	20000000 	.word	0x20000000

08002bec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b086      	sub	sp, #24
 8002bf0:	af02      	add	r7, sp, #8
 8002bf2:	60f8      	str	r0, [r7, #12]
 8002bf4:	60b9      	str	r1, [r7, #8]
 8002bf6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	9300      	str	r3, [sp, #0]
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	2102      	movs	r1, #2
 8002c02:	68f8      	ldr	r0, [r7, #12]
 8002c04:	f7ff ff6a 	bl	8002adc <SPI_WaitFlagStateUntilTimeout>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d007      	beq.n	8002c1e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c12:	f043 0220 	orr.w	r2, r3, #32
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e013      	b.n	8002c46 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	9300      	str	r3, [sp, #0]
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	2200      	movs	r2, #0
 8002c26:	2180      	movs	r1, #128	@ 0x80
 8002c28:	68f8      	ldr	r0, [r7, #12]
 8002c2a:	f7ff ff57 	bl	8002adc <SPI_WaitFlagStateUntilTimeout>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d007      	beq.n	8002c44 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c38:	f043 0220 	orr.w	r2, r3, #32
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002c40:	2303      	movs	r3, #3
 8002c42:	e000      	b.n	8002c46 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8002c44:	2300      	movs	r3, #0
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3710      	adds	r7, #16
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}

08002c4e <memset>:
 8002c4e:	4603      	mov	r3, r0
 8002c50:	4402      	add	r2, r0
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d100      	bne.n	8002c58 <memset+0xa>
 8002c56:	4770      	bx	lr
 8002c58:	f803 1b01 	strb.w	r1, [r3], #1
 8002c5c:	e7f9      	b.n	8002c52 <memset+0x4>
	...

08002c60 <__libc_init_array>:
 8002c60:	b570      	push	{r4, r5, r6, lr}
 8002c62:	2600      	movs	r6, #0
 8002c64:	4d0c      	ldr	r5, [pc, #48]	@ (8002c98 <__libc_init_array+0x38>)
 8002c66:	4c0d      	ldr	r4, [pc, #52]	@ (8002c9c <__libc_init_array+0x3c>)
 8002c68:	1b64      	subs	r4, r4, r5
 8002c6a:	10a4      	asrs	r4, r4, #2
 8002c6c:	42a6      	cmp	r6, r4
 8002c6e:	d109      	bne.n	8002c84 <__libc_init_array+0x24>
 8002c70:	f000 f828 	bl	8002cc4 <_init>
 8002c74:	2600      	movs	r6, #0
 8002c76:	4d0a      	ldr	r5, [pc, #40]	@ (8002ca0 <__libc_init_array+0x40>)
 8002c78:	4c0a      	ldr	r4, [pc, #40]	@ (8002ca4 <__libc_init_array+0x44>)
 8002c7a:	1b64      	subs	r4, r4, r5
 8002c7c:	10a4      	asrs	r4, r4, #2
 8002c7e:	42a6      	cmp	r6, r4
 8002c80:	d105      	bne.n	8002c8e <__libc_init_array+0x2e>
 8002c82:	bd70      	pop	{r4, r5, r6, pc}
 8002c84:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c88:	4798      	blx	r3
 8002c8a:	3601      	adds	r6, #1
 8002c8c:	e7ee      	b.n	8002c6c <__libc_init_array+0xc>
 8002c8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c92:	4798      	blx	r3
 8002c94:	3601      	adds	r6, #1
 8002c96:	e7f2      	b.n	8002c7e <__libc_init_array+0x1e>
 8002c98:	08002d08 	.word	0x08002d08
 8002c9c:	08002d08 	.word	0x08002d08
 8002ca0:	08002d08 	.word	0x08002d08
 8002ca4:	08002d0c 	.word	0x08002d0c

08002ca8 <memcpy>:
 8002ca8:	440a      	add	r2, r1
 8002caa:	4291      	cmp	r1, r2
 8002cac:	f100 33ff 	add.w	r3, r0, #4294967295
 8002cb0:	d100      	bne.n	8002cb4 <memcpy+0xc>
 8002cb2:	4770      	bx	lr
 8002cb4:	b510      	push	{r4, lr}
 8002cb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002cba:	4291      	cmp	r1, r2
 8002cbc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002cc0:	d1f9      	bne.n	8002cb6 <memcpy+0xe>
 8002cc2:	bd10      	pop	{r4, pc}

08002cc4 <_init>:
 8002cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cc6:	bf00      	nop
 8002cc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cca:	bc08      	pop	{r3}
 8002ccc:	469e      	mov	lr, r3
 8002cce:	4770      	bx	lr

08002cd0 <_fini>:
 8002cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cd2:	bf00      	nop
 8002cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cd6:	bc08      	pop	{r3}
 8002cd8:	469e      	mov	lr, r3
 8002cda:	4770      	bx	lr
