
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'dalila' on host 'k40pontenova.k40.pontenova' (Linux_x86_64 version 4.4.0-116-generic) on Mon Apr 27 13:24:12 -03 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.4 LTS
INFO: [HLS 200-10] In directory '/home/dalila/HLStools/vivado/ready/Sgfilter'
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2K
[1;32mopen 
open_project 
open_solution 
[0m[32mopal_wrapper 
opalc++ 
opalcc 
open 
openssl 
openssl.exe 
openvt 
opl2ofm 
opldecode 
opt 
opt-3.8 
[0m
[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/dalila/HLStools/vivado/ready/Sgfilter/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Creating and opening solution '/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol'.
/home/dalila/HLStools/vivado/ready/Sgfilter/proj/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files s[23C[2Kvivado_hls> add_files sg[24C[2Kvivado_hls> add_files sgfilter.[31C[2Kvivado_hls> add_files sgfilter.h[32C
INFO: [HLS 200-10] Adding design file 'sgfilter.h' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> add_files sgfilter.h[32C[2Kvivado_hls> add_files sgfilter.[31C[2Kvivado_hls> add_files sgfilter.c[32C[2Kvivado_hls> add_files sgfilter.cpp[34C
INFO: [HLS 200-10] Adding design file 'sgfilter.cpp' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> sett[16C[2Kvivado_hls> setto[17C[2Kvivado_hls> settop[18C[2Kvivado_hls> settop [19C[2Kvivado_hls> settop[18C[2Kvivado_hls> setto[17C[2Kvivado_hls> sett[16C[2Kvivado_hls> set[15C[2Kvivado_hls> se[14C[2Kvivado_hls> s[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> g[13C[2Kvivado_hls> ge[14C[2Kvivado_hls> ged[15C[2Kvivado_hls> ge[14C[2Kvivado_hls> g[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> ca[14C[2Kvivado_hls> cat[15C[2Kvivado_hls> cat [16C[2Kvivado_hls> cat s[17C[2Kvivado_hls> cat sg[18C[2Kvivado_hls> cat sgfilter.[25C
/bin/cat: sgfilter.: No such file or directory
[2Kvivado_hls> [12C[2Kvivado_hls> cat sgfilter.[25C[2Kvivado_hls> cat sgfilter.h[26C
//
// Created by lucas on 22/05/19.
//

#ifndef SGFILTER_SGFILTER_H
#define SGFILTER_SGFILTER_H

//#include <chrono>
#include <cstdio>
#include <cstdlib>
/*#include <omp.h>

#include <fdam/cgra/data_flow.h>
#include <fdam/cgra/scheduler.h>
#include <fdam/cgra/cgra.h>
#include <fdam/cgra/scheduler_defs.h>*/

//using namespace std;
//using namespace std::chrono;

#define DATA_SIZE (100)//((1 << 24)+9175040)
#define NUM_THREAD (8)
#define SAMPLES (100)

int sgfilter(int16_t a[],int16_t b[],int32_t OUT[]);

/*int sgfilter_openmp(int idx);

int sgfilter_cgra(int idx, int copies);

DataFlow *createDataFlow(int id, int copies);*/

int main(int argc, char *argv[]);

#endif //SGFILTER_SGFILTER_H
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_t[17C[2Kvivado_hls> set_to[18C[2Kvivado_hls> set_top[19C[2Kvivado_hls> set_top [20C[2Kvivado_hls> set_top s[21C[2Kvivado_hls> set_top sg[22C[2Kvivado_hls> set_top sgf[23C[2Kvivado_hls> set_top sgfi[24C[2Kvivado_hls> set_top sgfil[25C[2Kvivado_hls> set_top sgfilt[26C[2Kvivado_hls> set_top sgfilte[27C[2Kvivado_hls> set_top sgfilter[28C
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files -[23C[2Kvivado_hls> add_files -t[24C[2Kvivado_hls> add_files -tb[25C[2Kvivado_hls> add_files -tb [26C[2Kvivado_hls> add_files -tb t[27C[2Kvivado_hls> add_files -tb te[28C[2Kvivado_hls> add_files -tb testes.cpp[36C
INFO: [HLS 200-10] Adding test bench file 'testes.cpp' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 5 -name default[48C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 10ns -name default[51C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_p[17C[2Kvivado_hls> set_pa[18C[2Kvivado_hls> set_par[19C[2Kvivado_hls> set_part[20C[2Kvivado_hls> set_part [21C[2Kvivado_hls> set_part {[22C[2Kvivado_hls> set_part {https://web.whatsapp.com/[47C[2Kvivado_hls> set_part {https://web.whatsapp.com[46C[2Kvivado_hls> set_part {https://web.whatsapp.co[45C[2Kvivado_hls> set_part {https://web.whatsapp.c[44C[2Kvivado_hls> set_part {https://web.whatsapp.[43C[2Kvivado_hls> set_part {https://web.whatsapp[42C[2Kvivado_hls> set_part {https://web.whatsap[41C[2Kvivado_hls> set_part {https://web.whatsa[40C[2Kvivado_hls> set_part {https://web.whats[39C[2Kvivado_hls> set_part {https://web.what[38C[2Kvivado_hls> set_part {https://web.wha[37C[2Kvivado_hls> set_part {https://web.wh[36C[2Kvivado_hls> set_part {https://web.w[35C[2Kvivado_hls> set_part {https://web.[34C[2Kvivado_hls> set_part {https://web[33C[2Kvivado_hls> set_part {https://we[32C[2Kvivado_hls> set_part {https://w[31C[2Kvivado_hls> set_part {https://[30C[2Kvivado_hls> set_part {https:/[29C[2Kvivado_hls> set_part {https:[28C[2Kvivado_hls> set_part {https[27C[2Kvivado_hls> set_part {http[26C[2Kvivado_hls> set_part {htt[25C[2Kvivado_hls> set_part {ht[24C[2Kvivado_hls> set_part {h[23C[2Kvivado_hls> set_part {[22C[2Kvivado_hls> set_part {xcvu9p-flgb2104-2-i[41C[2Kvivado_hls> set_part {xcvu9p-flgb2104-2-i}[42C
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sgfilter.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:01:36 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41791 ; free virtual = 125778
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:01:36 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41791 ; free virtual = 125778
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:01:37 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41789 ; free virtual = 125776
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:01:37 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41789 ; free virtual = 125776
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:37 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41776 ; free virtual = 125763
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:37 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41776 ; free virtual = 125763
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sgfilter' ...
WARNING: [SYN 201-107] Renaming port name 'sgfilter/OUT' to 'sgfilter/OUT_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sgfilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 97.48 seconds; current allocated memory: 97.608 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 97.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sgfilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sgfilter/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sgfilter/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sgfilter/OUT_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sgfilter' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'sgfilter_mac_muladd_16s_11s_7s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sgfilter_mac_muladd_16s_23s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sgfilter_mac_muladd_16s_23s_4ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sgfilter_mac_muladd_16s_26s_7s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sgfilter_mac_muladd_16s_8ns_7s_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sgfilter_mac_muladd_16s_8s_20s_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sgfilter'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 98.469 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:01:38 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41771 ; free virtual = 125759
INFO: [VHDL 208-304] Generating VHDL RTL for sgfilter.
INFO: [VLOG 209-307] Generating Verilog RTL for sgfilter.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> co[14C[2Kvivado_hls> cos[15C[2Kvivado_hls> cosim_design[24C
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/xilinx/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_sgfilter.cpp
   Compiling sgfilter.cpp_pre.cpp.tb.cpp
   Compiling testes.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
-75
-1153
-8153
-26841
-62983
-122345
-210693
-333793
-497411
-707313
-969265
-1289033
-1672383
-2125081
-2652893
-3261585
-3956923
-4744673
-5630601
-6620473
-7720055
-8935113
-10271413
-11734721
-13330803
-15065425
-16944353
-18973353
-21158191
-23504633
-26018445
-28705393
-31571243
-34621761
-37862713
-41299865
-44938983
-48785833
-52846181
-57125793
-61630435
-66365873
-71337873
-76552201
-82014623
-87730905
-93706813
-99948113
-106460571
-113249953
-120322025
-127682553
-135337303
-143292041
-151552533
-160124545
-169013843
-178226193
-187767361
-197643113
-207859215
-218421433
-229335533
-240607281
-252242443
-264246785
-276626073
-289386073
-302532551
-316071273
-330008005
-344348513
-359098563
-374263921
-389850353
-405863625
-422309503
-439193753
-456522141
-474300433
-492534395
-511229793
-530392393
-550027961
-570142263
-590741065
-611830133
-633415233
-655502131
-678096593
-701204385
-724831273
-748983023
-773665401
-798884173
-824645105
-850953963
-877816513
-905238521
-933225753
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sgfilter_top glbl -prj sgfilter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s sgfilter 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/AESL_automem_OUT_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_OUT_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sgfilter_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter_mac_muladd_16s_26s_7s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_26s_7s_32_1_1_DSP48_5
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_26s_7s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgfilter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter_mac_muladd_16s_8ns_7s_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_8ns_7s_23_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_8ns_7s_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter_mac_muladd_16s_8s_20s_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_8s_20s_23_1_1_DSP48_3
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_8s_20s_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/AESL_automem_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/AESL_automem_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter_mac_muladd_16s_23s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_23s_32s_32_1_1_DSP48_2
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_23s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter_mac_muladd_16s_11s_7s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_11s_7s_26_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_11s_7s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter_mac_muladd_16s_23s_4ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_23s_4ns_32_1_1_DSP48_4
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_23s_4ns_32_1_1
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_11s_7s_2...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_11s_7s_2...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_8ns_7s_2...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_8ns_7s_2...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_23s_32s_...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_23s_32s_...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_8s_20s_2...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_8s_20s_2...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_23s_4ns_...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_23s_4ns_...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_26s_7s_3...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_26s_7s_3...
Compiling module xil_defaultlib.sgfilter
Compiling module xil_defaultlib.AESL_automem_a
Compiling module xil_defaultlib.AESL_automem_b
Compiling module xil_defaultlib.AESL_automem_OUT_r
Compiling module xil_defaultlib.apatb_sgfilter_top
Compiling module work.glbl
Built simulation snapshot sgfilter

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/xsim.dir/sgfilter/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 27 13:25:59 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/sgfilter/xsim_script.tcl
# xsim {sgfilter} -autoloadwcfg -tclbatch {sgfilter.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source sgfilter.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "302165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 302205 ns : File "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter.autotb.v" Line 359
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 27 13:26:08 2020...
INFO: [COSIM 212-316] Starting C post checking ...
-75
-1153
-8153
-26841
-62983
-122345
-210693
-333793
-497411
-707313
-969265
-1289033
-1672383
-2125081
-2652893
-3261585
-3956923
-4744673
-5630601
-6620473
-7720055
-8935113
-10271413
-11734721
-13330803
-15065425
-16944353
-18973353
-21158191
-23504633
-26018445
-28705393
-31571243
-34621761
-37862713
-41299865
-44938983
-48785833
-52846181
-57125793
-61630435
-66365873
-71337873
-76552201
-82014623
-87730905
-93706813
-99948113
-106460571
-113249953
-120322025
-127682553
-135337303
-143292041
-151552533
-160124545
-169013843
-178226193
-187767361
-197643113
-207859215
-218421433
-229335533
-240607281
-252242443
-264246785
-276626073
-289386073
-302532551
-316071273
-330008005
-344348513
-359098563
-374263921
-389850353
-405863625
-422309503
-439193753
-456522141
-474300433
-492534395
-511229793
-530392393
-550027961
-570142263
-590741065
-611830133
-633415233
-655502131
-678096593
-701204385
-724831273
-748983023
-773665401
-798884173
-824645105
-850953963
-877816513
-905238521
-933225753
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2K
[1;32mcsim_design 
csynth_design 
[0m[32mcsh 
csplit 
csplit.exe 
[0m
[2Kvivado_hls> cs[14C[2Kvivado_hls> csi[15C[2Kvivado_hls> csim_design[23C
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../testes.cpp in debug mode
   Compiling ../../../../sgfilter.cpp in debug mode
   Generating csim.exe
-75
-1153
-8153
-26841
-62983
-122345
-210693
-333793
-497411
-707313
-969265
-1289033
-1672383
-2125081
-2652893
-3261585
-3956923
-4744673
-5630601
-6620473
-7720055
-8935113
-10271413
-11734721
-13330803
-15065425
-16944353
-18973353
-21158191
-23504633
-26018445
-28705393
-31571243
-34621761
-37862713
-41299865
-44938983
-48785833
-52846181
-57125793
-61630435
-66365873
-71337873
-76552201
-82014623
-87730905
-93706813
-99948113
-106460571
-113249953
-120322025
-127682553
-135337303
-143292041
-151552533
-160124545
-169013843
-178226193
-187767361
-197643113
-207859215
-218421433
-229335533
-240607281
-252242443
-264246785
-276626073
-289386073
-302532551
-316071273
-330008005
-344348513
-359098563
-374263921
-389850353
-405863625
-422309503
-439193753
-456522141
-474300433
-492534395
-511229793
-530392393
-550027961
-570142263
-590741065
-611830133
-633415233
-655502131
-678096593
-701204385
-724831273
-748983023
-773665401
-798884173
-824645105
-850953963
-877816513
-905238521
-933225753
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
[2Kvivado_hls> [12CINFO: [HLS 200-112] Total elapsed time: 133.25 seconds; peak allocated memory: 98.469 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Apr 27 13:26:25 2020...
