$comment
	File created using the following command:
		vcd file trafficLight.msim.vcd -direction
$end
$date
	Tue Jan 10 11:51:17 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module trafficlight_vhd_vec_tst $end
$var wire 1 ! CLK $end
$var wire 1 " enable $end
$var wire 1 # ewGreen $end
$var wire 1 $ ewRed $end
$var wire 1 % ewYellow $end
$var wire 1 & nsGreen $end
$var wire 1 ' nsRed $end
$var wire 1 ( nsYellow $end
$var wire 1 ) rst $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var wire 1 - devoe $end
$var wire 1 . devclrn $end
$var wire 1 / devpor $end
$var wire 1 0 ww_devoe $end
$var wire 1 1 ww_devclrn $end
$var wire 1 2 ww_devpor $end
$var wire 1 3 ww_nsRed $end
$var wire 1 4 ww_nsYellow $end
$var wire 1 5 ww_nsGreen $end
$var wire 1 6 ww_ewRed $end
$var wire 1 7 ww_ewYellow $end
$var wire 1 8 ww_ewGreen $end
$var wire 1 9 ww_enable $end
$var wire 1 : ww_rst $end
$var wire 1 ; ww_CLK $end
$var wire 1 < \nsRed~output_o\ $end
$var wire 1 = \nsYellow~output_o\ $end
$var wire 1 > \nsGreen~output_o\ $end
$var wire 1 ? \ewRed~output_o\ $end
$var wire 1 @ \ewYellow~output_o\ $end
$var wire 1 A \ewGreen~output_o\ $end
$var wire 1 B \CLK~input_o\ $end
$var wire 1 C \rst~input_o\ $end
$var wire 1 D \Q~18_combout\ $end
$var wire 1 E \Q.nsY2~q\ $end
$var wire 1 F \Q~31_combout\ $end
$var wire 1 G \Q.nsRED1~q\ $end
$var wire 1 H \Q~25_combout\ $end
$var wire 1 I \Q.ewG1~q\ $end
$var wire 1 J \Q~26_combout\ $end
$var wire 1 K \Q.ewG2~q\ $end
$var wire 1 L \Q~27_combout\ $end
$var wire 1 M \Q.ewG3~q\ $end
$var wire 1 N \Q~28_combout\ $end
$var wire 1 O \Q.ewG4~q\ $end
$var wire 1 P \Q~23_combout\ $end
$var wire 1 Q \Q.ewY1~q\ $end
$var wire 1 R \Q~24_combout\ $end
$var wire 1 S \Q.ewY2~q\ $end
$var wire 1 T \Q~29_combout\ $end
$var wire 1 U \Q.ewRED1~q\ $end
$var wire 1 V \enable~input_o\ $end
$var wire 1 W \Q~30_combout\ $end
$var wire 1 X \Q.RESET~q\ $end
$var wire 1 Y \Q~19_combout\ $end
$var wire 1 Z \Q.nsG1~q\ $end
$var wire 1 [ \Q~20_combout\ $end
$var wire 1 \ \Q.nsG2~q\ $end
$var wire 1 ] \Q~21_combout\ $end
$var wire 1 ^ \Q.nsG3~q\ $end
$var wire 1 _ \Q~22_combout\ $end
$var wire 1 ` \Q.nsG4~q\ $end
$var wire 1 a \Q~17_combout\ $end
$var wire 1 b \Q.nsY1~q\ $end
$var wire 1 c \WideNor0~0_combout\ $end
$var wire 1 d \WideNor0~combout\ $end
$var wire 1 e \WideNor0~1_combout\ $end
$var wire 1 f \WideNor3~0_combout\ $end
$var wire 1 g \WideNor3~combout\ $end
$var wire 1 h \WideNor3~1_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
0$
1%
1&
0'
1(
1)
0*
1+
x,
1-
1.
1/
10
11
12
03
14
15
06
17
18
19
1:
0;
0<
1=
1>
0?
1@
1A
0B
1C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
1V
1W
0X
1Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
1c
0d
1e
1f
0g
1h
$end
#31250
1!
1;
1B
1X
1Z
1[
0c
0Y
0>
1d
05
1<
0&
13
1'
#62500
0!
0;
0B
#93750
1!
1;
1B
0Z
1\
1]
0[
#110000
0"
09
0V
#125000
0!
0;
0B
#156250
1!
1;
1B
0\
1^
1_
0]
#187500
0!
0;
0B
#218750
1!
1;
1B
0^
1`
1a
0_
#250000
0!
0;
0B
#281250
1!
1;
1B
0`
1b
1D
0e
0a
1c
1>
0=
15
04
1&
0(
#312500
0!
0;
0B
#343750
1!
1;
1B
1E
0b
0D
1F
#375000
0!
0;
0B
#406250
1!
1;
1B
0E
1G
1H
0F
0d
1e
1=
0<
14
03
1(
0'
#437500
0!
0;
0B
#468750
1!
1;
1B
0G
1I
1J
0f
0H
0A
1g
08
1?
0#
16
1$
#500000
0!
0;
0B
#531250
1!
1;
1B
0I
1K
1L
0J
#562500
0!
0;
0B
#593750
1!
1;
1B
0K
1M
1N
0L
#625000
0!
0;
0B
#640000
0)
0:
0C
0N
0W
#656250
1!
1;
1B
0M
0X
1f
1A
0g
18
0?
1#
06
0$
#680000
1)
1:
1C
#687500
0!
0;
0B
#718750
1!
1;
1B
#750000
0!
0;
0B
#781250
1!
1;
1B
#812500
0!
0;
0B
#840000
1"
19
1V
1W
1Y
#843750
1!
1;
1B
1X
1Z
1[
0c
0Y
0>
1d
05
1<
0&
13
1'
#860000
0"
09
0V
#875000
0!
0;
0B
#906250
1!
1;
1B
0Z
1\
1]
0[
#937500
0!
0;
0B
#968750
1!
1;
1B
0\
1^
1_
0]
#1000000
