/**
 * \file
 * \brief BitField accessors for nevis_sys2_regmap_core_2
 *
 * Autogenerated with yoda-gen 1.6.1. Do not modify
 *
 * \copyright Copyright (c) 2024 Analog Devices, Inc. All Rights Reserved.
 * This software is proprietary to Analog Devices, Inc. and its licensors.
 */

 #ifndef __ADRV910X_BF_NEVIS_SYS2_REGMAP_CORE_2_H__
 #define __ADRV910X_BF_NEVIS_SYS2_REGMAP_CORE_2_H__

#include "adrv910x_bf_hal.h"



/**
 * (NEVIS C0) Set to 1 to enable Continuous Ping Pong mode for DMA0
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_AdiDma0PpongContinuous_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x29), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS C0) Set to 1 to enable Continuous Ping Pong mode for DMA0
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_AdiDma0PpongContinuous_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x29), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) Set to 1 to enable Continuous Ping Pong mode for DMA1
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_AdiDma1PpongContinuous_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x29), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS C0) Set to 1 to enable Continuous Ping Pong mode for DMA1
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_AdiDma1PpongContinuous_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x29), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramMs_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x20), (value >> 0), 0xf0, 0x4);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramMs_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x20), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramMse_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x21), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramMse_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x21), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd0_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x0), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd0_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x0), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd1_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x0), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd1_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x0), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd10_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x5), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd10_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x5), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd11_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x5), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd11_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x5), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd12_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x6), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd12_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x6), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd13_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x6), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd13_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x6), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd14_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x7), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd14_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x7), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd15_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x7), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd15_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x7), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd16_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x8), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd16_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x8), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd17_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x8), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd17_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x8), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd18_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x9), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd18_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x9), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd19_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x9), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd19_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x9), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd2_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x1), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd2_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x1), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd20_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0xa), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd20_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0xa), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd21_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0xa), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd21_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0xa), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd22_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0xb), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd22_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0xb), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd23_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0xb), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd23_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0xb), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd24_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0xc), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd24_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0xc), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd25_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0xc), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd25_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0xc), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd26_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0xd), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd26_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0xd), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd27_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0xd), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd27_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0xd), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd28_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0xe), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd28_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0xe), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd29_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0xe), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd29_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0xe), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd3_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x1), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd3_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x1), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd30_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0xf), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd30_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0xf), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd31_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0xf), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd31_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0xf), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd32_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x10), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd32_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x10), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd33_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x10), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd33_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x10), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd34_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x11), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd34_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x11), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd35_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x11), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd35_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x11), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd36_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x12), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd36_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x12), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd37_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x12), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd37_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x12), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd38_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x13), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd38_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x13), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd39_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x13), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd39_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x13), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd4_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x2), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd4_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x2), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd40_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x14), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd40_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x14), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd41_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x14), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd41_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x14), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd42_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x15), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd42_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x15), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd43_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x15), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd43_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x15), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd44_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x16), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd44_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x16), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd45_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x16), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd45_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x16), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd46_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x17), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd46_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x17), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd47_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x17), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd47_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x17), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd48_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x18), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd48_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x18), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd49_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x18), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd49_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x18), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd5_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x2), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd5_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x2), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd50_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x19), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd50_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x19), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd51_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x19), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd51_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x19), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd52_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x1a), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd52_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x1a), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd53_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x1a), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd53_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x1a), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd54_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x1b), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd54_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x1b), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd55_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x1b), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd55_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x1b), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd56_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x1c), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd56_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x1c), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd57_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x1c), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd57_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x1c), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd58_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x1d), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd58_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x1d), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd59_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x1d), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd59_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x1d), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd6_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x3), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd6_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x3), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd60_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x1e), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd60_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x1e), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd61_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x1e), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd61_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x1e), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd62_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x1f), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd62_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x1f), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd63_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x1f), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd63_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x1f), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd7_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x3), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd7_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x3), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd8_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x4), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd8_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x4), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd9_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x4), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramNapRetPsd9_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x4), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramWms_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x20), (value >> 0), 0xf, 0x0);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramWms_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x20), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramWmse_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x21), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_ArmSramWmse_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x21), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_C0)  Debugging control to force the value of UART clock shift pulse position. Only valid for the new ebdo mode when uart_ebdo_mode_legacy==0 & edbo==1 : 0 or 3= Select the clock shift pulse position to be 16x (same as legacy mode), 1= Select the clock shift pulse position to be 8x, 2= Select the clock shift pulse position to be 4x
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_DivShiftSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x28), (value >> 0), 0x3, 0x0);

    return status;
}

/**
 * (NEVIS_C0)  Debugging control to force the value of UART clock shift pulse position. Only valid for the new ebdo mode when uart_ebdo_mode_legacy==0 & edbo==1 : 0 or 3= Select the clock shift pulse position to be 16x (same as legacy mode), 1= Select the clock shift pulse position to be 8x, 2= Select the clock shift pulse position to be 4x
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_DivShiftSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x28), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) Capture the current DMA counter
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_Dma0PeriphCountRead_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x2e), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS C0) Capture the current DMA counter
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_Dma0PeriphCountRead_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x2e), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS C0) Read the counter value
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_Dma0PeriphCountStatus_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x2b), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4400 + 0x2a), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) Capture the current DMA counter
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_Dma1SystemCountRead_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x2e), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS C0) Capture the current DMA counter
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_Dma1SystemCountRead_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x2e), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS C0) Read the counter value
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_Dma1SystemCountStatus_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x2d), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4400 + 0x2c), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_Gpio0ArmIrqMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x23), (value >> 0), 0x20, 0x5);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_Gpio0ArmIrqMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x23), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_Gpio0ArmIrqPinSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x23), (value >> 0), 0x1f, 0x0);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_Gpio0ArmIrqPinSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x23), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_Gpio1ArmIrqMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x24), (value >> 0), 0x20, 0x5);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_Gpio1ArmIrqMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x24), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_Gpio1ArmIrqPinSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x24), (value >> 0), 0x1f, 0x0);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_Gpio1ArmIrqPinSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x24), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_Gpio2ArmIrqMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x25), (value >> 0), 0x20, 0x5);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_Gpio2ArmIrqMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x25), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_Gpio2ArmIrqPinSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x25), (value >> 0), 0x1f, 0x0);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_Gpio2ArmIrqPinSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x25), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_Gpio3ArmIrqMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x26), (value >> 0), 0x20, 0x5);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_Gpio3ArmIrqMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x26), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_Gpio3ArmIrqPinSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x26), (value >> 0), 0x1f, 0x0);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_Gpio3ArmIrqPinSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x26), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_RomCfgCeb_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x22), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_RomCfgCeb_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x22), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_RomCfgPtsel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x22), (value >> 0), 0x30, 0x4);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_RomCfgPtsel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x22), &register_value, 0x30, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_RomCfgRtsel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x22), (value >> 0), 0xc0, 0x6);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_RomCfgRtsel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x22), &register_value, 0xc0, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_RomCfgSlp_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x22), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_RomCfgSlp_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x22), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_RomCfgTrb_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x22), (value >> 0), 0xc, 0x2);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore2_RomCfgTrb_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x22), &register_value, 0xc, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) RX DMA request mode : 0=DMA request will be generated if RBR is read and fifo not empty, 1=(Legacy) RX DMA request will be generated only once
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_RxdmareqBehLegacy_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x27), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) RX DMA request mode : 0=DMA request will be generated if RBR is read and fifo not empty, 1=(Legacy) RX DMA request will be generated only once
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_RxdmareqBehLegacy_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x27), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) 0= Use separate ARM irq for Tx and Rx (STATUSINTR = Rx irq, STATUSINTR2 = Tx irq), 1= Use legacy UART ARM irq mode (STATUSINTR = Tx irq ORed Rx irq, STATUSINTR2 = 0).
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_StatusinterLegacyUart_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x27), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS C0) 0= Use separate ARM irq for Tx and Rx (STATUSINTR = Rx irq, STATUSINTR2 = Tx irq), 1= Use legacy UART ARM irq mode (STATUSINTR = Tx irq ORed Rx irq, STATUSINTR2 = 0).
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_StatusinterLegacyUart_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x27), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) 0= Use separate ARM irq for Tx and Rx (STATUSINTR = Rx irq, STATUSINTR2 = Tx irq), 1= Use legacy UART ARM irq mode (STATUSINTR = Tx irq ORed Rx irq, STATUSINTR2 = 0).
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_StatusinterLegacyUart2_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x27), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS C0) 0= Use separate ARM irq for Tx and Rx (STATUSINTR = Rx irq, STATUSINTR2 = Tx irq), 1= Use legacy UART ARM irq mode (STATUSINTR = Tx irq ORed Rx irq, STATUSINTR2 = 0).
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_StatusinterLegacyUart2_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x27), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) set 1 to clear timeout counter for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_Uart2RxTimeoutClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x34), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS C0) set 1 to clear timeout counter for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_Uart2RxTimeoutClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x34), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) control the clock divider for Rx timeout logic for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_Uart2RxTimeoutClkDivVal_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x36), (value >> 8), 0xf, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4400 + 0x35), (value >> 0));

    return status;
}

/**
 * (NEVIS C0) control the clock divider for Rx timeout logic for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_Uart2RxTimeoutClkDivVal_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x36), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4400 + 0x35), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) set 1 to clear timeout clock divider counter for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_Uart2RxTimeoutClkEnClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x34), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS C0) set 1 to clear timeout clock divider counter for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_Uart2RxTimeoutClkEnClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x34), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) set the Rx time out counter max for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_Uart2RxTimeoutCntValMax_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4400 + 0x38), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4400 + 0x37), (value >> 0));

    return status;
}

/**
 * (NEVIS C0) set the Rx time out counter max for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_Uart2RxTimeoutCntValMax_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4400 + 0x38), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4400 + 0x37), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) enable Rx timeout logic for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_Uart2RxTimeoutEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x34), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS C0) enable Rx timeout logic for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_Uart2RxTimeoutEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x34), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) set 1 to bypass Rx time out irq for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_Uart2RxTimeoutIrqBypass_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x34), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS C0) set 1 to bypass Rx time out irq for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_Uart2RxTimeoutIrqBypass_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x34), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS C0) status flag for Rx time out irq for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_Uart2RxTimeoutIrqStatus_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x39), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_C0) Set to 1 will use the legacy UART edbo logic, which means when ebdo = 1, divisor must be >= 16. For the new edbo mode when ebdo = 1, divisor value can be as low as 5 (must >=5).
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_UartEbdoModeLegacy_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x27), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_C0) Set to 1 will use the legacy UART edbo logic, which means when ebdo = 1, divisor must be >= 16. For the new edbo mode when ebdo = 1, divisor value can be as low as 5 (must >=5).
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_UartEbdoModeLegacy_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x27), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) set 1 to clear timeout counter for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_UartRxTimeoutClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x2f), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS C0) set 1 to clear timeout counter for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_UartRxTimeoutClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x2f), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) control the clock divider for Rx timeout logic for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_UartRxTimeoutClkDivVal_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x31), (value >> 8), 0xf, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4400 + 0x30), (value >> 0));

    return status;
}

/**
 * (NEVIS C0) control the clock divider for Rx timeout logic for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_UartRxTimeoutClkDivVal_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x31), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4400 + 0x30), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) set 1 to clear timeout clock divider counter for uart
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_UartRxTimeoutClkEnClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x2f), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS C0) set 1 to clear timeout clock divider counter for uart
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_UartRxTimeoutClkEnClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x2f), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) set the Rx time out counter max for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_UartRxTimeoutCntValMax_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4400 + 0x33), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4400 + 0x32), (value >> 0));

    return status;
}

/**
 * (NEVIS C0) set the Rx time out counter max for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_UartRxTimeoutCntValMax_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4400 + 0x33), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4400 + 0x32), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) enable Rx timeout logic for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_UartRxTimeoutEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x2f), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS C0) enable Rx timeout logic for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_UartRxTimeoutEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x2f), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) set 1 to bypass Rx time out irq for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_UartRxTimeoutIrqBypass_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4400 + 0x2f), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS C0) set 1 to bypass Rx time out irq for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_UartRxTimeoutIrqBypass_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x2f), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS C0) status flag for Rx time out irq for UART
 */
static inline int32_t adrv910x_NevisSys2RegmapCore2_UartRxTimeoutIrqStatus_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4400 + 0x39), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


#endif // __ADRV910X_BF_NEVIS_SYS2_REGMAP_CORE_2_H__