Begin Function 'krnl_stream_vmult_Pipeline_vmult'

RTL state condition: (1'b1 == 1'b1)
# ST_4
local mul_ln35 <mul_35> <integer> <Arithmetic><MultiCycle> 'mul' </home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:35>
mul_ln35 /home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:35
reg: mul_ln35_reg_203[31:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp0_stage0)
# ST_1
local icmp_ln32 <icmp_32> <integer> <Comparator> 'icmp' </home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32>
icmp_ln32 /home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32
reg: icmp_ln32_reg_184[0:0] lv

local v2 <> <integer> <> 'extractvalue' <>
tmp /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:293
reg: v2_reg_188[31:0] lv

# ST_2
local gmem_addr_1_read <read_35> <integer> <> 'read' </home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:35>
gmem_addr_1_read /home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:35
reg: gmem_addr_1_read_reg_193[31:0] lv


End Function 'krnl_stream_vmult_Pipeline_vmult'

