<profile>

<section name = "Vitis HLS Report for 'gammacorrection_9_9_1080_1920_1_Pipeline_colLoop'" level="0">
<item name = "Date">Wed Sep  4 19:39:29 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">isppipeline.prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.30 ns, 1.371 ns, 0.89 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1925, 1925, 6.352 us, 6.352 us, 1925, 1925, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- colLoop">1923, 1923, 5, 1, 1, 1920, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 33, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 68, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="j_V_4_fu_134_p2">+, 0, 0, 18, 11, 1</column>
<column name="icmp_ln75_fu_128_p2">icmp, 0, 0, 11, 11, 11</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="aecin_data245_blk_n">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_V_3">9, 2, 11, 22</column>
<column name="j_V_fu_58">9, 2, 11, 22</column>
<column name="p_dst_data244_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="j_V_fu_58">11, 0, 11, 0</column>
<column name="outval1_1_reg_235">8, 0, 8, 0</column>
<column name="outval1_2_reg_240">8, 0, 8, 0</column>
<column name="outval1_reg_230">8, 0, 8, 0</column>
<column name="val1_1_reg_205">8, 0, 8, 0</column>
<column name="val1_2_reg_210">8, 0, 8, 0</column>
<column name="val1_reg_200">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, gammacorrection&lt;9, 9, 1080, 1920, 1&gt;_Pipeline_colLoop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, gammacorrection&lt;9, 9, 1080, 1920, 1&gt;_Pipeline_colLoop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, gammacorrection&lt;9, 9, 1080, 1920, 1&gt;_Pipeline_colLoop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, gammacorrection&lt;9, 9, 1080, 1920, 1&gt;_Pipeline_colLoop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, gammacorrection&lt;9, 9, 1080, 1920, 1&gt;_Pipeline_colLoop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, gammacorrection&lt;9, 9, 1080, 1920, 1&gt;_Pipeline_colLoop, return value</column>
<column name="aecin_data245_dout">in, 24, ap_fifo, aecin_data245, pointer</column>
<column name="aecin_data245_num_data_valid">in, 2, ap_fifo, aecin_data245, pointer</column>
<column name="aecin_data245_fifo_cap">in, 2, ap_fifo, aecin_data245, pointer</column>
<column name="aecin_data245_empty_n">in, 1, ap_fifo, aecin_data245, pointer</column>
<column name="aecin_data245_read">out, 1, ap_fifo, aecin_data245, pointer</column>
<column name="p_dst_data244_din">out, 24, ap_fifo, p_dst_data244, pointer</column>
<column name="p_dst_data244_num_data_valid">in, 2, ap_fifo, p_dst_data244, pointer</column>
<column name="p_dst_data244_fifo_cap">in, 2, ap_fifo, p_dst_data244, pointer</column>
<column name="p_dst_data244_full_n">in, 1, ap_fifo, p_dst_data244, pointer</column>
<column name="p_dst_data244_write">out, 1, ap_fifo, p_dst_data244, pointer</column>
<column name="p_read1">in, 11, ap_none, p_read1, scalar</column>
<column name="lut_p_address0">out, 8, ap_memory, lut_p, array</column>
<column name="lut_p_ce0">out, 1, ap_memory, lut_p, array</column>
<column name="lut_p_q0">in, 8, ap_memory, lut_p, array</column>
<column name="lut_p_1_address0">out, 8, ap_memory, lut_p_1, array</column>
<column name="lut_p_1_ce0">out, 1, ap_memory, lut_p_1, array</column>
<column name="lut_p_1_q0">in, 8, ap_memory, lut_p_1, array</column>
<column name="lut_p_2_address0">out, 8, ap_memory, lut_p_2, array</column>
<column name="lut_p_2_ce0">out, 1, ap_memory, lut_p_2, array</column>
<column name="lut_p_2_q0">in, 8, ap_memory, lut_p_2, array</column>
</table>
</item>
</section>
</profile>
