INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/SuperMario/fpga/sp_rd/src/sp_rd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_rd
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dout' is not allowed [F:/SuperMario/fpga/sp_rd/src/sp_rd.sv:128]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dout_valid' is not allowed [F:/SuperMario/fpga/sp_rd/src/sp_rd.sv:129]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/SuperMario/fpga/chip/src/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/SuperMario/fpga/chip/src/supermario.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module supermario
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/SuperMario/fpga/sp_rd/src/sp_rd_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_rd_tb
