/home/ykhuang/research/EMG_202009/MUX_16/systemVerilog/verilog.sv .cadence/dfII/TextSupport/Logs/Parser/systemverilog/EMG_202009/systemVerilog/compile0.log
/home/ykhuang/research/EMG_202009/AnalogMux_2/systemVerilog/verilog.sv .cadence/dfII/TextSupport/Logs/Parser/systemverilog/EMG_202009/systemVerilog/compile1.log
