 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LBP
Version: T-2022.03
Date   : Mon Apr  1 23:01:49 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: counter1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gray_addr_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LBP                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  counter1_reg[0]/CK (DFFRX1)              0.00       0.50 r
  counter1_reg[0]/Q (DFFRX1)               0.81       1.31 f
  U390/Y (OR2X6)                           0.30       1.60 f
  U372/Y (NOR2X4)                          0.15       1.75 r
  U377/Y (AND2X1)                          0.41       2.16 r
  U384/Y (INVX1)                           0.24       2.40 f
  U519/Y (NAND2X1)                         0.32       2.72 r
  U400/Y (NAND2BX4)                        0.43       3.16 r
  U399/Y (XOR2X4)                          0.22       3.38 f
  U527/CO (ADDFXL)                         0.52       3.90 f
  U412/CO (ADDFXL)                         0.53       4.43 f
  U414/CO (ADDFXL)                         0.53       4.96 f
  U413/CO (ADDFXL)                         0.53       5.48 f
  U410/CO (ADDFXL)                         0.53       6.01 f
  U411/CO (ADDFXL)                         0.53       6.55 f
  U496/CO (ADDFX2)                         0.40       6.94 f
  U672/CO (ADDFHX1)                        0.33       7.27 f
  U379/CO (ADDFHX2)                        0.25       7.52 f
  U673/CO (ADDFXL)                         0.48       7.99 f
  U674/CO (ADDFXL)                         0.53       8.52 f
  U675/CO (ADDFXL)                         0.53       9.05 f
  U676/CO (ADDFXL)                         0.53       9.57 f
  U428/Y (XOR2X1)                          0.24       9.81 f
  U427/Y (AO22X1)                          0.36      10.17 f
  gray_addr_reg[13]/D (DFFRX1)             0.00      10.17 f
  data arrival time                                  10.17

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  gray_addr_reg[13]/CK (DFFRX1)            0.00      10.40 r
  library setup time                      -0.23      10.17
  data required time                                 10.17
  -----------------------------------------------------------
  data required time                                 10.17
  data arrival time                                 -10.17
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
