"use strict";(globalThis.webpackChunkcomputer_architecture=globalThis.webpackChunkcomputer_architecture||[]).push([[2555],{719:(e,r,a)=>{a.r(r),a.d(r,{assets:()=>u,contentTitle:()=>o,default:()=>m,frontMatter:()=>n,metadata:()=>l,toc:()=>c});var t=a(8168),i=(a(6540),a(5680));const n={},o="Testare",l={unversionedId:"Laboratoare/2 Verilog Combina\u021bional/Testare/Teorie/README",id:"Laboratoare/2 Verilog Combina\u021bional/Testare/Teorie/README",title:"Testare",description:"Pentru testarea unui modul folosind simulatorul se creeaz\u0103 module speciale de test, \xeen care, printre altele, se vor atribui valori intr\u0103rilor. Simularea permite detec\u021bia rapid\u0103 a erorilor de implementare \u0219i corectarea acestora.",source:"@site/docs/Laboratoare/2 Verilog Combina\u021bional/Testare/Teorie/README.md",sourceDirName:"Laboratoare/2 Verilog Combina\u021bional/Testare/Teorie",slug:"/Laboratoare/2 Verilog Combina\u021bional/Testare/Teorie/",permalink:"/computer-architecture/Laboratoare/2 Verilog Combina\u021bional/Testare/Teorie/",draft:!1,tags:[],version:"current",frontMatter:{},sidebar:"sidebar",previous:{title:"Testare",permalink:"/computer-architecture/Laboratoare/2 Verilog Combina\u021bional/Testare/"},next:{title:"3 Verilog Combina\u021bional",permalink:"/computer-architecture/Laboratoare/3 Verilog Combina\u021bional/"}},u={},c=[{value:"Blocul initial",id:"blocul-initial",level:2},{value:"Sincronizarea prin \xeent\xe2rziere",id:"sincronizarea-prin-\xeent\xe2rziere",level:2},{value:"Afi\u0219are",id:"afi\u0219are",level:2}],p={toc:c},s="wrapper";function m({components:e,...r}){return(0,i.yg)(s,(0,t.A)({},p,r,{components:e,mdxType:"MDXLayout"}),(0,i.yg)("h1",{id:"testare"},"Testare"),(0,i.yg)("p",null,"Pentru testarea unui modul folosind simulatorul se creeaz\u0103 module speciale de test, \xeen care, printre altele, se vor atribui valori intr\u0103rilor. Simularea permite detec\u021bia rapid\u0103 a erorilor de implementare \u0219i corectarea acestora. "),(0,i.yg)("p",null,"Pentru a crea un modul de test \u0219i a-l simula pute\u021bi urma tutorialul de simulare ",(0,i.yg)("a",{parentName:"p",href:"https://cs-pub-ro.github.io/computer-architecture/Tutoriale/Simulare%20Vivado/"},"aici"),", iar aceast\u0103 sec\u021biune va prezenta c\xe2teva din construc\u021biile de limbaj pe care le pute\u021bi folosi \xeentr-un astfel de modul. "),(0,i.yg)("div",{align:"center"},(0,i.yg)("p",null,(0,i.yg)("img",{alt:"Diagrama testare circuit",src:a(9097).A,width:"400",height:"267"})),(0,i.yg)("p",null,(0,i.yg)("em",{parentName:"p"},"Figure: Diagrama testare circuit"))),(0,i.yg)("h2",{id:"blocul-initial"},"Blocul initial"),(0,i.yg)("p",null,"Blocurile ",(0,i.yg)("em",{parentName:"p"},"initial")," descriu un comportament executat o singur\u0103 dat\u0103 la \xeenceperea/activarea simul\u0103rii \u0219i sunt folosite pentru ini\u021bializ\u0103ri \u0219i \xeen module de test. Instruc\u021biunile sale trebuie \xeencadrate \xeentre cuvintele cheie ",(0,i.yg)("em",{parentName:"p"},"begin")," \u0219i ",(0,i.yg)("em",{parentName:"p"},"end")," \u0219i sunt executate secven\u021bial."),(0,i.yg)("pre",null,(0,i.yg)("code",{parentName:"pre",className:"language-verilog"},"initial begin \n    a = 0; \n    b = 1; \n    #10; _ delay 10 unit\u0103\u021bi de timp de simulare \n    a = 1; \n    b = 0; \nend \n")),(0,i.yg)("p",null,"Blocurile ",(0,i.yg)("em",{parentName:"p"},"initial")," nu sunt sintetizabile, fiind folosite doar \xeen simul\u0103ri."),(0,i.yg)("h2",{id:"sincronizarea-prin-\xeent\xe2rziere"},"Sincronizarea prin \xeent\xe2rziere"),(0,i.yg)("p",null,"Folosind operatorul ",(0,i.yg)("em",{parentName:"p"},"#")," se poate specifica o durat\u0103 de timp \xeentre apari\u021bia instruc\u021biunii \u0219i momentul execut\u0103rii acesteia. Aceasta este util\u0103 pentru a separa temporal diversele atribuiri ale intr\u0103rilor. Durata de timp este reprezentat\u0103 prin unit\u0103\u021bi de timp de simulare. De exemplu, dac\u0103 simularea folose\u0219te un ",(0,i.yg)("em",{parentName:"p"},"timescale")," \xeen nanosecunde, ",(0,i.yg)("em",{parentName:"p"},"#n")," va reprezenta n nanosecunde."),(0,i.yg)("h2",{id:"afi\u0219are"},"Afi\u0219are"),(0,i.yg)("p",null,"At\xe2t \xeen modulele de test c\xe2t \u0219i \xeen modulele testate se pot folosi construc\u021bii pentru afi\u0219are \xeen interiorul blocurilor ",(0,i.yg)("em",{parentName:"p"},"initial")," \u0219i ",(0,i.yg)("em",{parentName:"p"},"always"),". Una dintre aceste instruc\u021biuni este ",(0,i.yg)("em",{parentName:"p"},"display"),":"),(0,i.yg)("pre",null,(0,i.yg)("code",{parentName:"pre",className:"language-verilog"},"$display(arguments);\n")),(0,i.yg)("p",null,"Argumentele acestei comenzi sunt similare cu cele ale func\u021biei ",(0,i.yg)("em",{parentName:"p"},"printf")," din C, ca \xeen exemplul de mai jos, iar specifica\u021bia complet\u0103 o pute\u021bi g\u0103si ",(0,i.yg)("a",{parentName:"p",href:"https://www.chipverify.com/verilog/verilog-display-tasks"},"aici"),". ",(0,i.yg)("em",{parentName:"p"},"$display")," adaug\u0103 o linie nou\u0103, iar dac\u0103 nu se dore\u0219te acest lucru se poate folosi comanda ",(0,i.yg)("em",{parentName:"p"},"$write"),". "),(0,i.yg)("pre",null,(0,i.yg)("code",{parentName:"pre",className:"language-verilog"},'a = 1; b = 4;\n\n$display("suma=%d", a+b);\n')))}m.isMDXComponent=!0},5680:(e,r,a)=>{a.d(r,{xA:()=>p,yg:()=>g});var t=a(6540);function i(e,r,a){return r in e?Object.defineProperty(e,r,{value:a,enumerable:!0,configurable:!0,writable:!0}):e[r]=a,e}function n(e,r){var a=Object.keys(e);if(Object.getOwnPropertySymbols){var t=Object.getOwnPropertySymbols(e);r&&(t=t.filter(function(r){return Object.getOwnPropertyDescriptor(e,r).enumerable})),a.push.apply(a,t)}return a}function o(e){for(var r=1;r<arguments.length;r++){var a=null!=arguments[r]?arguments[r]:{};r%2?n(Object(a),!0).forEach(function(r){i(e,r,a[r])}):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(a)):n(Object(a)).forEach(function(r){Object.defineProperty(e,r,Object.getOwnPropertyDescriptor(a,r))})}return e}function l(e,r){if(null==e)return{};var a,t,i=function(e,r){if(null==e)return{};var a,t,i={},n=Object.keys(e);for(t=0;t<n.length;t++)a=n[t],r.indexOf(a)>=0||(i[a]=e[a]);return i}(e,r);if(Object.getOwnPropertySymbols){var n=Object.getOwnPropertySymbols(e);for(t=0;t<n.length;t++)a=n[t],r.indexOf(a)>=0||Object.prototype.propertyIsEnumerable.call(e,a)&&(i[a]=e[a])}return i}var u=t.createContext({}),c=function(e){var r=t.useContext(u),a=r;return e&&(a="function"==typeof e?e(r):o(o({},r),e)),a},p=function(e){var r=c(e.components);return t.createElement(u.Provider,{value:r},e.children)},s="mdxType",m={inlineCode:"code",wrapper:function(e){var r=e.children;return t.createElement(t.Fragment,{},r)}},d=t.forwardRef(function(e,r){var a=e.components,i=e.mdxType,n=e.originalType,u=e.parentName,p=l(e,["components","mdxType","originalType","parentName"]),s=c(a),d=i,g=s["".concat(u,".").concat(d)]||s[d]||m[d]||n;return a?t.createElement(g,o(o({ref:r},p),{},{components:a})):t.createElement(g,o({ref:r},p))});function g(e,r){var a=arguments,i=r&&r.mdxType;if("string"==typeof e||i){var n=a.length,o=new Array(n);o[0]=d;var l={};for(var u in r)hasOwnProperty.call(r,u)&&(l[u]=r[u]);l.originalType=e,l[s]="string"==typeof e?e:i,o[1]=l;for(var c=2;c<n;c++)o[c]=a[c];return t.createElement.apply(null,o)}return t.createElement.apply(null,a)}d.displayName="MDXCreateElement"},9097:(e,r,a)=>{a.d(r,{A:()=>t});const t=a.p+"assets/images/circuit_tb-900e62a6d1650c8e2669d6f2b10d4d28.png"}}]);