$date
	Tue Feb 15 20:20:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testeTp_tb $end
$var wire 7 ! out_saida [0:6] $end
$var reg 5 " inp_teste [0:4] $end
$scope module uut $end
$var wire 5 # entrada [0:4] $end
$var reg 7 $ saida [0:6] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1011011 $
b0 #
b0 "
b1011011 !
$end
#1
b1010100 $
b1010100 !
b10 "
b10 #
#2
b1111011 $
b1111011 !
b1 "
b1 #
#3
b1001110 $
b1001110 !
b11 "
b11 #
#4
b101010 $
b101010 !
b100 "
b100 #
#5
b1111111 $
b1111111 !
b101 "
b101 #
#6
b1101101 $
b1101101 !
b110 "
b110 #
#7
b11111 $
b11111 !
b111 "
b111 #
#8
b1000111 $
b1000111 !
b1000 "
b1000 #
#9
b1100111 $
b1100111 !
b1001 "
b1001 #
#10
b1011011 $
b1011011 !
b1010 "
b1010 #
#11
b110111 $
b110111 !
b1011 "
b1011 #
#12
b1100 "
b1100 #
#13
b1111011 $
b1111011 !
b1101 "
b1101 #
#14
b1011111 $
b1011111 !
b1110 "
b1110 #
#15
b11100 $
b11100 !
b1111 "
b1111 #
#16
b10101 $
b10101 !
b10000 "
b10000 #
#17
b1110011 $
b1110011 !
b10001 "
b10001 #
#18
b1110000 $
b1110000 !
b10010 "
b10010 #
#19
b1111110 $
b1111110 !
b10011 "
b10011 #
#20
b0 $
b0 !
b10100 "
b10100 #
#21
b10101 "
b10101 #
#22
b10110 "
b10110 #
#23
b10111 "
b10111 #
#24
b11000 "
b11000 #
#25
b11001 "
b11001 #
#26
b11010 "
b11010 #
#27
b11011 "
b11011 #
#28
b11100 "
b11100 #
#29
b11101 "
b11101 #
#30
b11110 "
b11110 #
#31
b11111 "
b11111 #
