v {xschem version=3.4.6 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
B 2 1560 -1320 2360 -920 {flags=graph
y1=0.00011
y2=1.5
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=0
x2=0.004
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node="vin_tg
vout_tg_lv_on
vout_tg_hv_on"
color="4 5 6"
dataset=-1
unitx=1
logx=0
logy=0
hilight_wave=-1
linewidth_mult=4}
B 2 1560 -880 2360 -480 {flags=graph
y1=0.00011
y2=1.5
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=0
x2=0.004
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node="vin_tg
vout_tg_lv_off
vout_tg_hv_off"
color="4 5 6"
dataset=-1
unitx=1
logx=0
logy=0
hilight_wave=-1
linewidth_mult=4}
T {Testbench for transient analysis - Parameterizable Transmission Gate} 400 -1690 0 0 1 1 {}
T {LV TG is ON!} 1200 -1260 0 0 0.5 0.5 {}
T {LV TG is OFF!} 1200 -935 0 0 0.5 0.5 {}
T {HV TG is ON!} 1200 -1580 0 0 0.5 0.5 {}
T {HV TG is OFF!} 1200 -595 0 0 0.5 0.5 {}
N 860 -960 860 -920 {
lab=vin_tg}
N 1120 -920 1120 -840 {
lab=VDD}
N 980 -960 980 -800 {
lab=vin_tg}
N 980 -1120 980 -960 {
lab=vin_tg}
N 860 -960 980 -960 {
lab=vin_tg}
N 1320 -800 1360 -800 {
lab=vout_tg_lv_off}
N 1120 -1200 1120 -1160 {
lab=VDD}
N 1160 -900 1160 -890 {
lab=GND}
N 1140 -900 1160 -900 {
lab=GND}
N 1140 -900 1140 -840 {
lab=GND}
N 1140 -680 1160 -680 {
lab=VDD}
N 1160 -690 1160 -680 {
lab=VDD}
N 1320 -1120 1360 -1120 {
lab=vout_tg_lv_on}
N 1120 -1200 1140 -1200 {
lab=VDD}
N 1120 -1240 1120 -1200 {
lab=VDD}
N 1140 -1200 1140 -1160 {
lab=VDD}
N 1120 -1040 1120 -1000 {
lab=GND}
N 1140 -1080 1140 -1040 {
lab=GND}
N 1120 -1040 1140 -1040 {
lab=GND}
N 1120 -1080 1120 -1040 {
lab=GND}
N 1140 -760 1140 -680 {
lab=VDD}
N 1120 -760 1120 -660 {
lab=GND}
N 860 -860 860 -820 {
lab=GND}
N 820 -960 860 -960 {
lab=vin_tg}
N 700 -960 700 -920 {
lab=VDD}
N 700 -860 700 -820 {
lab=GND}
N 1320 -1120 1320 -1080 {
lab=vout_tg_lv_on}
N 1220 -1120 1320 -1120 {
lab=vout_tg_lv_on}
N 1320 -1020 1320 -1000 {
lab=GND}
N 1320 -680 1320 -660 {
lab=GND}
N 1320 -800 1320 -740 {
lab=vout_tg_lv_off}
N 1220 -800 1320 -800 {
lab=vout_tg_lv_off}
N 1120 -1520 1120 -1480 {
lab=VDD}
N 1320 -1440 1360 -1440 {
lab=vout_tg_hv_on}
N 1120 -1520 1140 -1520 {
lab=VDD}
N 1120 -1560 1120 -1520 {
lab=VDD}
N 1140 -1520 1140 -1480 {
lab=VDD}
N 1120 -1360 1120 -1320 {
lab=GND}
N 1140 -1400 1140 -1360 {
lab=GND}
N 1120 -1360 1140 -1360 {
lab=GND}
N 1120 -1400 1120 -1360 {
lab=GND}
N 1320 -1440 1320 -1400 {
lab=vout_tg_hv_on}
N 1220 -1440 1320 -1440 {
lab=vout_tg_hv_on}
N 1320 -1340 1320 -1320 {
lab=GND}
N 1120 -580 1120 -500 {
lab=VDD}
N 1320 -460 1360 -460 {
lab=vout_tg_hv_off}
N 1160 -560 1160 -550 {
lab=GND}
N 1140 -560 1160 -560 {
lab=GND}
N 1140 -560 1140 -500 {
lab=GND}
N 1140 -340 1160 -340 {
lab=VDD}
N 1160 -350 1160 -340 {
lab=VDD}
N 1140 -420 1140 -340 {
lab=VDD}
N 1120 -420 1120 -320 {
lab=GND}
N 1320 -340 1320 -320 {
lab=GND}
N 1320 -460 1320 -400 {
lab=vout_tg_hv_off}
N 1220 -460 1320 -460 {
lab=vout_tg_hv_off}
N 980 -800 1060 -800 {lab=vin_tg}
N 980 -1120 1060 -1120 {lab=vin_tg}
N 980 -1440 980 -1120 {lab=vin_tg}
N 980 -1440 1060 -1440 {lab=vin_tg}
N 980 -800 980 -460 {lab=vin_tg}
N 980 -460 1060 -460 {lab=vin_tg}
C {devices/lab_wire.sym} 1360 -1120 0 1 {name=p1 sig_type=std_logic lab=vout_tg_lv_on}
C {devices/vsource.sym} 700 -890 0 0 {name=VDD value="1.5"}
C {devices/gnd.sym} 700 -820 0 0 {name=l6 lab=GND}
C {devices/vdd.sym} 700 -960 0 0 {name=l8 lab=VDD}
C {devices/vsource.sym} 860 -890 0 0 {name=vin value="sin(0.75 0.75 1k)"
}
C {devices/gnd.sym} 1120 -1000 0 0 {name=l2 lab=GND}
C {devices/vdd.sym} 1120 -1240 0 0 {name=l4 lab=VDD}
C {devices/lab_wire.sym} 820 -960 0 0 {name=p2 sig_type=std_logic lab=vin_tg}
C {devices/gnd.sym} 860 -820 0 0 {name=l1 lab=GND}
C {devices/lab_wire.sym} 1360 -800 0 1 {name=p3 sig_type=std_logic lab=vout_tg_lv_off}
C {devices/gnd.sym} 1120 -660 0 0 {name=l9 lab=GND}
C {devices/vdd.sym} 1120 -920 0 0 {name=l11 lab=VDD}
C {devices/gnd.sym} 1160 -890 0 0 {name=l12 lab=GND}
C {devices/vdd.sym} 1160 -690 0 0 {name=l14 lab=VDD}
C {devices/title-3.sym} 0 0 0 0 {name=l3 author="Simon Dorrer" rev=1.0 lock=true}
C {devices/code_shown.sym} 100 -1470 0 0 {name=MODEL only_toplevel=true
format="tcleval( @value )"
value="
.lib cornerMOShv.lib mos_tt
.lib cornerMOSlv.lib mos_tt
.lib cornerRES.lib res_typ
"}
C {devices/launcher.sym} 1620 -1490 0 0 {name=h2
descr="Simulate" 
tclcommand="xschem save; xschem netlist; xschem simulate"
}
C {devices/launcher.sym} 1620 -1370 0 0 {name=h1
descr="Load waves" 
tclcommand="xschem raw_read $netlist_dir/transmission_gate_tb_tran.raw tran"
}
C {devices/launcher.sym} 1620 -1430 0 0 {name=h3
descr="Annotate OP" 
tclcommand="set show_hidden_texts 1; xschem annotate_op"
}
C {code_shown.sym} 100 -770 0 0 {name=NGSPICE
only_toplevel=true
value="
.param temp=27
.param W_N=1u
.param L_N=0.5u
.param W_P=1u
.param L_P=0.5u
.options savecurrents
.control

save all

* Operating Point Analysis
op
remzerovec
write transmission_gate_tb_tran.raw
set appendwrite

* Transient Analysis
tran 10u 4ms
write transmission_gate_tb_tran.raw

plot vin_tg vout_tg_lv_on vout_tg_hv_on
plot vin_tg vout_tg_lv_off vout_tg_hv_off

* Writing Data
set wr_singlescale
set wr_vecnames
wrdata /foss/designs/SG13G2_ATBS-ADC-main/python/plot_simulations/data/transmission_gate_tb_tran.txt v(vin_tg) v(vout_tg_lv_on) v(vout_tg_hv_on) v(vout_tg_lv_off) v(vout_tg_hv_off)


*quit
.endc"}
C {devices/capa.sym} 1320 -1050 0 0 {name=C1
m=1
value=5p
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 1320 -710 0 0 {name=C2
m=1
value=5p
footprint=1206
device="ceramic capacitor"}
C {devices/gnd.sym} 1320 -660 0 0 {name=l5 lab=GND}
C {devices/gnd.sym} 1320 -1000 0 0 {name=l7 lab=GND}
C {devices/lab_wire.sym} 1360 -1440 0 1 {name=p4 sig_type=std_logic lab=vout_tg_hv_on}
C {devices/gnd.sym} 1120 -1320 0 0 {name=l10 lab=GND}
C {devices/vdd.sym} 1120 -1560 0 0 {name=l13 lab=VDD}
C {devices/capa.sym} 1320 -1370 0 0 {name=C3
m=1
value=5p
footprint=1206
device="ceramic capacitor"}
C {devices/gnd.sym} 1320 -1320 0 0 {name=l15 lab=GND}
C {devices/lab_wire.sym} 1360 -460 0 1 {name=p5 sig_type=std_logic lab=vout_tg_hv_off}
C {devices/gnd.sym} 1120 -320 0 0 {name=l16 lab=GND}
C {devices/vdd.sym} 1120 -580 0 0 {name=l17 lab=VDD}
C {devices/gnd.sym} 1160 -550 0 0 {name=l18 lab=GND}
C {devices/vdd.sym} 1160 -350 0 0 {name=l19 lab=VDD}
C {devices/capa.sym} 1320 -370 0 0 {name=C4
m=1
value=5p
footprint=1206
device="ceramic capacitor"}
C {devices/gnd.sym} 1320 -320 0 0 {name=l20 lab=GND}
C {transmission_gate/transmission_gate_hv_wo_dummy.sym} 1140 -1440 0 0 {name=x1 W_P=\{W_P\} L_P=\{L_P\} W_N=\{W_N\} L_N=\{L_N\}}
C {transmission_gate/transmission_gate_lv_wo_dummy.sym} 1140 -1120 0 0 {name=x2 W_P=\{W_P\} L_P=\{L_P\} W_N=\{W_N\} L_N=\{L_N\}}
C {transmission_gate/transmission_gate_hv_wo_dummy.sym} 1140 -460 0 0 {name=x3 W_P=\{W_P\} L_P=\{L_P\} W_N=\{W_N\} L_N=\{L_N\}}
C {transmission_gate/transmission_gate_lv_wo_dummy.sym} 1140 -800 0 0 {name=x4 W_P=\{W_P\} L_P=\{L_P\} W_N=\{W_N\} L_N=\{L_N\}}
