## Position

Apr. 2015 &ndash; current  
Ph.D. student  
Togawa Laboratory,  
Department of Computer Science and Communications Engineering,  
[Waseda University](http://www.waseda.jp/top/en), Japan

Apr. 2016 &ndash; current  
[JSPS](https://www.jsps.go.jp/english/index.html) Research Fellow


## Contact Info

Email: kotaro.terada [at] togawa.cs.waseda.ac.jp  
Office: 55N-603A, Okubo 3-4-1, Shinjuku-ku, Tokyo, 169-8555 Japan

Facebook: [kotaro.terada](https://www.facebook.com/kotaro.terada)  
Twitter: [@kotarotrd](https://twitter.com/kotarotrd)  
GitHub: [@kotarot](https://github.com/kotarot)


## Degrees

**Master of Engineering**, Waseda University, Mar. 2015.  
**Bachelor of Engineering**, Waseda University, Mar. 2014.


## Educations

Apr. 2014 &ndash; Mar. 2015  
Master of Engineering, Department of Computer Science and Communications Engineering, Waseda University, Japan. (Supervisor: Prof. Nozomu Togawa)

Apr. 2010 &ndash; Mar. 2014  
Bachelor of Engineering, Department of Computer Science and Engineering, Waseda University, Japan. (Supervisor: Prof. Nozomu Togawa)

Apr. 2007 &ndash; Mar. 2010  
Waseda University Honjo Senior High School.


## Research Interests

VLSI design, electronic design automation (EDA), and high-level synthesis.


## Awards

1. 情報処理学会 DAシンポジウム2015 アルゴリズムデザインコンテスト 優秀賞 (学生部門)


## Publications

### Journals

1. <u>K. Terada</u>, M. Yanagisawa, and N. Togawa, "A high-level synthesis algorithm with inter-island distance based operation chainings for RDR architectures," *IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences*, vol. E98-A, no. 7, pp. 1366&ndash;1375, Jul. 2015.


### International Conferences

1. <u>K. Terada</u>, M. Yanagisawa, and N. Togawa, "A floorplan-driven high-level synthesis algorithm with multiple-operation chainings based on path enumeration," in *Proc. of 2015 IEEE International Symposium on Circuits and Systems (ISCAS 2015)*, pp. 2129&ndash;2132, May. 2015.
1. <u>K. Terada</u>, M. Yanagisawa, and N. Togawa, "A floorplan-driven high-level synthesis algorithm with operation chainings using chaining enumeration," in *Proc. of 2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS 2014)*, pp. 248&ndash;251, Nov. 2014.


### Domestic Conferences

1. <u>寺田晃太朗</u>, 川村一志, 多和田雅師, 藤原晃一, 戸川望, "機械学習を用いたナンバーリンクソルバ," 情報処理学会DAシンポジウム2015ポスター発表, Aug. 2015.
1. <u>寺田晃太朗</u>, 柳澤政生, 戸川望, "演算チェイニングの候補列挙・選択アルゴリズムを用いたフロアプラン指向高位合成手法," 情報処理学会DAシンポジウム2015論文集, pp. 17&ndash;22, Aug. 2015.
1. <u>寺田晃太朗</u>, 柳澤政生, 戸川望, "多段演算チェイニングを利用した配線遅延を考慮した高位合成手法," 情報処理学会DAシンポジウム2014論文集, pp. 115&ndash;120, Aug. 2014.
1. <u>寺田晃太朗</u>, 柳澤政生, 戸川望, "演算チェイニング候補列挙に基づく配線遅延を考慮した高位合成手法," 第27回回路とシステムワークショップ論文集, pp. 440&ndash;445, Aug. 2014.


## Membership of Academic Societies

[IEICE](http://www.ieice.org/eng/index.html), [IPSJ](http://www.ipsj.or.jp/english/index.html)
