{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 02 15:39:07 2011 " "Info: Processing started: Sat Jul 02 15:39:07 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mul -c mul --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mul -c mul --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } } { "c:/downloads/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/downloads/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] register lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[31\] 192.12 MHz 5.205 ns Internal " "Info: Clock \"clk\" has Internal fmax of 192.12 MHz between source register \"lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[31\]\" (period= 5.205 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.020 ns + Longest register register " "Info: + Longest register to register delay is 5.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X34_Y15_N13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y15_N13; Fanout = 4; REG Node = 'lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.366 ns) 0.644 ns CLA:inst4\|inst7~0 2 COMB LCCOMB_X34_Y15_N10 3 " "Info: 2: + IC(0.278 ns) + CELL(0.366 ns) = 0.644 ns; Loc. = LCCOMB_X34_Y15_N10; Fanout = 3; COMB Node = 'CLA:inst4\|inst7~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] CLA:inst4|inst7~0 } "NODE_NAME" } } { "CLA.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/CLA.bdf" { { 800 288 352 848 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 0.914 ns CLA:inst4\|inst47~0 3 COMB LCCOMB_X34_Y15_N14 3 " "Info: 3: + IC(0.217 ns) + CELL(0.053 ns) = 0.914 ns; Loc. = LCCOMB_X34_Y15_N14; Fanout = 3; COMB Node = 'CLA:inst4\|inst47~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { CLA:inst4|inst7~0 CLA:inst4|inst47~0 } "NODE_NAME" } } { "CLA.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/CLA.bdf" { { 1072 288 352 1120 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 1.186 ns CLA:inst4\|inst55~0 4 COMB LCCOMB_X34_Y15_N4 3 " "Info: 4: + IC(0.219 ns) + CELL(0.053 ns) = 1.186 ns; Loc. = LCCOMB_X34_Y15_N4; Fanout = 3; COMB Node = 'CLA:inst4\|inst55~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { CLA:inst4|inst47~0 CLA:inst4|inst55~0 } "NODE_NAME" } } { "CLA.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/CLA.bdf" { { 1336 288 352 1384 "inst55" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 1.469 ns CLA:inst4\|inst63~0 5 COMB LCCOMB_X34_Y15_N16 3 " "Info: 5: + IC(0.230 ns) + CELL(0.053 ns) = 1.469 ns; Loc. = LCCOMB_X34_Y15_N16; Fanout = 3; COMB Node = 'CLA:inst4\|inst63~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.283 ns" { CLA:inst4|inst55~0 CLA:inst4|inst63~0 } "NODE_NAME" } } { "CLA.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/CLA.bdf" { { 1592 288 352 1640 "inst63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 1.743 ns CLA:inst4\|inst71~0 6 COMB LCCOMB_X34_Y15_N30 3 " "Info: 6: + IC(0.221 ns) + CELL(0.053 ns) = 1.743 ns; Loc. = LCCOMB_X34_Y15_N30; Fanout = 3; COMB Node = 'CLA:inst4\|inst71~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { CLA:inst4|inst63~0 CLA:inst4|inst71~0 } "NODE_NAME" } } { "CLA.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/CLA.bdf" { { 800 680 744 848 "inst71" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 2.008 ns CLA:inst4\|inst79~0 7 COMB LCCOMB_X34_Y15_N0 3 " "Info: 7: + IC(0.212 ns) + CELL(0.053 ns) = 2.008 ns; Loc. = LCCOMB_X34_Y15_N0; Fanout = 3; COMB Node = 'CLA:inst4\|inst79~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { CLA:inst4|inst71~0 CLA:inst4|inst79~0 } "NODE_NAME" } } { "CLA.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/CLA.bdf" { { 1056 680 744 1104 "inst79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 2.282 ns CLA:inst4\|inst87~0 8 COMB LCCOMB_X34_Y15_N20 3 " "Info: 8: + IC(0.221 ns) + CELL(0.053 ns) = 2.282 ns; Loc. = LCCOMB_X34_Y15_N20; Fanout = 3; COMB Node = 'CLA:inst4\|inst87~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { CLA:inst4|inst79~0 CLA:inst4|inst87~0 } "NODE_NAME" } } { "CLA.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/CLA.bdf" { { 1312 680 744 1360 "inst87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 2.543 ns CLA:inst4\|inst95~0 9 COMB LCCOMB_X34_Y15_N26 3 " "Info: 9: + IC(0.208 ns) + CELL(0.053 ns) = 2.543 ns; Loc. = LCCOMB_X34_Y15_N26; Fanout = 3; COMB Node = 'CLA:inst4\|inst95~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { CLA:inst4|inst87~0 CLA:inst4|inst95~0 } "NODE_NAME" } } { "CLA.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/CLA.bdf" { { 1568 680 744 1616 "inst95" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.053 ns) 2.908 ns CLA:inst4\|inst103~0 10 COMB LCCOMB_X33_Y15_N20 3 " "Info: 10: + IC(0.312 ns) + CELL(0.053 ns) = 2.908 ns; Loc. = LCCOMB_X33_Y15_N20; Fanout = 3; COMB Node = 'CLA:inst4\|inst103~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.365 ns" { CLA:inst4|inst95~0 CLA:inst4|inst103~0 } "NODE_NAME" } } { "CLA.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/CLA.bdf" { { 800 1072 1136 848 "inst103" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.053 ns) 3.196 ns CLA:inst4\|inst111~0 11 COMB LCCOMB_X33_Y15_N0 3 " "Info: 11: + IC(0.235 ns) + CELL(0.053 ns) = 3.196 ns; Loc. = LCCOMB_X33_Y15_N0; Fanout = 3; COMB Node = 'CLA:inst4\|inst111~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { CLA:inst4|inst103~0 CLA:inst4|inst111~0 } "NODE_NAME" } } { "CLA.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/CLA.bdf" { { 1056 1072 1136 1104 "inst111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 3.465 ns CLA:inst4\|inst119~0 12 COMB LCCOMB_X33_Y15_N14 3 " "Info: 12: + IC(0.216 ns) + CELL(0.053 ns) = 3.465 ns; Loc. = LCCOMB_X33_Y15_N14; Fanout = 3; COMB Node = 'CLA:inst4\|inst119~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { CLA:inst4|inst111~0 CLA:inst4|inst119~0 } "NODE_NAME" } } { "CLA.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/CLA.bdf" { { 1312 1072 1136 1360 "inst119" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 3.748 ns CLA:inst4\|inst127~0 13 COMB LCCOMB_X33_Y15_N10 3 " "Info: 13: + IC(0.230 ns) + CELL(0.053 ns) = 3.748 ns; Loc. = LCCOMB_X33_Y15_N10; Fanout = 3; COMB Node = 'CLA:inst4\|inst127~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.283 ns" { CLA:inst4|inst119~0 CLA:inst4|inst127~0 } "NODE_NAME" } } { "CLA.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/CLA.bdf" { { 1568 1072 1136 1616 "inst127" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 4.032 ns CLA:inst4\|inst135~0 14 COMB LCCOMB_X33_Y15_N4 3 " "Info: 14: + IC(0.231 ns) + CELL(0.053 ns) = 4.032 ns; Loc. = LCCOMB_X33_Y15_N4; Fanout = 3; COMB Node = 'CLA:inst4\|inst135~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.284 ns" { CLA:inst4|inst127~0 CLA:inst4|inst135~0 } "NODE_NAME" } } { "CLA.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/CLA.bdf" { { 824 1472 1536 872 "inst135" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.053 ns) 4.322 ns CLA:inst4\|inst143~0 15 COMB LCCOMB_X33_Y15_N16 3 " "Info: 15: + IC(0.237 ns) + CELL(0.053 ns) = 4.322 ns; Loc. = LCCOMB_X33_Y15_N16; Fanout = 3; COMB Node = 'CLA:inst4\|inst143~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.290 ns" { CLA:inst4|inst135~0 CLA:inst4|inst143~0 } "NODE_NAME" } } { "CLA.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/CLA.bdf" { { 1080 1472 1536 1128 "inst143" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 4.599 ns CLA:inst4\|inst151~0 16 COMB LCCOMB_X33_Y15_N30 2 " "Info: 16: + IC(0.224 ns) + CELL(0.053 ns) = 4.599 ns; Loc. = LCCOMB_X33_Y15_N30; Fanout = 2; COMB Node = 'CLA:inst4\|inst151~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { CLA:inst4|inst143~0 CLA:inst4|inst151~0 } "NODE_NAME" } } { "CLA.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/CLA.bdf" { { 1336 1472 1536 1384 "inst151" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 4.865 ns CLA:inst4\|FullAdder:inst209\|inst4~0 17 COMB LCCOMB_X33_Y15_N24 1 " "Info: 17: + IC(0.213 ns) + CELL(0.053 ns) = 4.865 ns; Loc. = LCCOMB_X33_Y15_N24; Fanout = 1; COMB Node = 'CLA:inst4\|FullAdder:inst209\|inst4~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { CLA:inst4|inst151~0 CLA:inst4|FullAdder:inst209|inst4~0 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/FullAdder.bdf" { { 64 464 528 112 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.020 ns lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[31\] 18 REG LCFF_X33_Y15_N25 2 " "Info: 18: + IC(0.000 ns) + CELL(0.155 ns) = 5.020 ns; Loc. = LCFF_X33_Y15_N25; Fanout = 2; REG Node = 'lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[31\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { CLA:inst4|FullAdder:inst209|inst4~0 lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.316 ns ( 26.22 % ) " "Info: Total cell delay = 1.316 ns ( 26.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.704 ns ( 73.78 % ) " "Info: Total interconnect delay = 3.704 ns ( 73.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.020 ns" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] CLA:inst4|inst7~0 CLA:inst4|inst47~0 CLA:inst4|inst55~0 CLA:inst4|inst63~0 CLA:inst4|inst71~0 CLA:inst4|inst79~0 CLA:inst4|inst87~0 CLA:inst4|inst95~0 CLA:inst4|inst103~0 CLA:inst4|inst111~0 CLA:inst4|inst119~0 CLA:inst4|inst127~0 CLA:inst4|inst135~0 CLA:inst4|inst143~0 CLA:inst4|inst151~0 CLA:inst4|FullAdder:inst209|inst4~0 lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "5.020 ns" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] {} CLA:inst4|inst7~0 {} CLA:inst4|inst47~0 {} CLA:inst4|inst55~0 {} CLA:inst4|inst63~0 {} CLA:inst4|inst71~0 {} CLA:inst4|inst79~0 {} CLA:inst4|inst87~0 {} CLA:inst4|inst95~0 {} CLA:inst4|inst103~0 {} CLA:inst4|inst111~0 {} CLA:inst4|inst119~0 {} CLA:inst4|inst127~0 {} CLA:inst4|inst135~0 {} CLA:inst4|inst143~0 {} CLA:inst4|inst151~0 {} CLA:inst4|FullAdder:inst209|inst4~0 {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.278ns 0.217ns 0.219ns 0.230ns 0.221ns 0.212ns 0.221ns 0.208ns 0.312ns 0.235ns 0.216ns 0.230ns 0.231ns 0.237ns 0.224ns 0.213ns 0.000ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.486 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 78 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[31\] 3 REG LCFF_X33_Y15_N25 2 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X33_Y15_N25; Fanout = 2; REG Node = 'lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[31\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.487 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 78 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y15_N13 4 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X34_Y15_N13; Fanout = 4; REG Node = 'lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.020 ns" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] CLA:inst4|inst7~0 CLA:inst4|inst47~0 CLA:inst4|inst55~0 CLA:inst4|inst63~0 CLA:inst4|inst71~0 CLA:inst4|inst79~0 CLA:inst4|inst87~0 CLA:inst4|inst95~0 CLA:inst4|inst103~0 CLA:inst4|inst111~0 CLA:inst4|inst119~0 CLA:inst4|inst127~0 CLA:inst4|inst135~0 CLA:inst4|inst143~0 CLA:inst4|inst151~0 CLA:inst4|FullAdder:inst209|inst4~0 lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "5.020 ns" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] {} CLA:inst4|inst7~0 {} CLA:inst4|inst47~0 {} CLA:inst4|inst55~0 {} CLA:inst4|inst63~0 {} CLA:inst4|inst71~0 {} CLA:inst4|inst79~0 {} CLA:inst4|inst87~0 {} CLA:inst4|inst95~0 {} CLA:inst4|inst103~0 {} CLA:inst4|inst111~0 {} CLA:inst4|inst119~0 {} CLA:inst4|inst127~0 {} CLA:inst4|inst135~0 {} CLA:inst4|inst143~0 {} CLA:inst4|inst151~0 {} CLA:inst4|FullAdder:inst209|inst4~0 {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.278ns 0.217ns 0.219ns 0.230ns 0.221ns 0.212ns 0.221ns 0.208ns 0.312ns 0.235ns 0.216ns 0.230ns 0.231ns 0.237ns 0.224ns 0.213ns 0.000ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\] input1\[7\] clk 3.775 ns register " "Info: tsu for register \"lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"input1\[7\]\", clock pin = \"clk\") is 3.775 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.173 ns + Longest pin register " "Info: + Longest pin to register delay is 6.173 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns input1\[7\] 1 PIN PIN_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 1; PIN Node = 'input1\[7\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[7] } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/mul.bdf" { { 136 -8 160 152 "input1\[31..0\]" "" } { 48 440 520 72 "input1\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.936 ns) + CELL(0.228 ns) 6.018 ns lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\]~feeder 2 COMB LCCOMB_X35_Y15_N6 1 " "Info: 2: + IC(4.936 ns) + CELL(0.228 ns) = 6.018 ns; Loc. = LCCOMB_X35_Y15_N6; Fanout = 1; COMB Node = 'lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\]~feeder'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.164 ns" { input1[7] lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.173 ns lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X35_Y15_N7 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.173 ns; Loc. = LCFF_X35_Y15_N7; Fanout = 3; REG Node = 'lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]~feeder lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.237 ns ( 20.04 % ) " "Info: Total cell delay = 1.237 ns ( 20.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.936 ns ( 79.96 % ) " "Info: Total interconnect delay = 4.936 ns ( 79.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "6.173 ns" { input1[7] lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]~feeder lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "6.173 ns" { input1[7] {} input1[7]~combout {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]~feeder {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 4.936ns 0.000ns } { 0.000ns 0.854ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.488 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 78 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X35_Y15_N7 3 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X35_Y15_N7; Fanout = 3; REG Node = 'lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "6.173 ns" { input1[7] lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]~feeder lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "6.173 ns" { input1[7] {} input1[7]~combout {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]~feeder {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 4.936ns 0.000ns } { 0.000ns 0.854ns 0.228ns 0.155ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk output\[12\] lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[12\] 7.626 ns register " "Info: tco from clock \"clk\" to destination pin \"output\[12\]\" through register \"lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[12\]\" is 7.626 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.490 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 78 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[12\] 3 REG LCFF_X37_Y15_N5 4 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X37_Y15_N5; Fanout = 4; REG Node = 'lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.042 ns + Longest register pin " "Info: + Longest register to pin delay is 5.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[12\] 1 REG LCFF_X37_Y15_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y15_N5; Fanout = 4; REG Node = 'lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.938 ns) + CELL(2.104 ns) 5.042 ns output\[12\] 2 PIN PIN_N15 0 " "Info: 2: + IC(2.938 ns) + CELL(2.104 ns) = 5.042 ns; Loc. = PIN_N15; Fanout = 0; PIN Node = 'output\[12\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.042 ns" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[12] output[12] } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/mul.bdf" { { -8 144 320 8 "output\[31..0\]" "" } { -48 776 888 -32 "output\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.104 ns ( 41.73 % ) " "Info: Total cell delay = 2.104 ns ( 41.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.938 ns ( 58.27 % ) " "Info: Total interconnect delay = 2.938 ns ( 58.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.042 ns" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[12] output[12] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "5.042 ns" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[12] {} output[12] {} } { 0.000ns 2.938ns } { 0.000ns 2.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.042 ns" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[12] output[12] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "5.042 ns" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[12] {} output[12] {} } { 0.000ns 2.938ns } { 0.000ns 2.104ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[12\] input1\[12\] clk 0.387 ns register " "Info: th for register \"lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[12\]\" (data pin = \"input1\[12\]\", clock pin = \"clk\") is 0.387 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.490 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 78 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[12\] 3 REG LCFF_X37_Y15_N1 4 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X37_Y15_N1; Fanout = 4; REG Node = 'lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.252 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns input1\[12\] 1 PIN PIN_L2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L2; Fanout = 1; PIN Node = 'input1\[12\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[12] } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul2/mul/mul.bdf" { { 136 -8 160 152 "input1\[31..0\]" "" } { 48 440 520 72 "input1\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.228 ns) 2.097 ns lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[12\]~feeder 2 COMB LCCOMB_X37_Y15_N0 1 " "Info: 2: + IC(1.005 ns) + CELL(0.228 ns) = 2.097 ns; Loc. = LCCOMB_X37_Y15_N0; Fanout = 1; COMB Node = 'lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[12\]~feeder'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { input1[12] lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[12]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.252 ns lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[12\] 3 REG LCFF_X37_Y15_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 2.252 ns; Loc. = LCFF_X37_Y15_N1; Fanout = 4; REG Node = 'lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[12]~feeder lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.247 ns ( 55.37 % ) " "Info: Total cell delay = 1.247 ns ( 55.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 44.63 % ) " "Info: Total interconnect delay = 1.005 ns ( 44.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.252 ns" { input1[12] lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[12]~feeder lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.252 ns" { input1[12] {} input1[12]~combout {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[12]~feeder {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 1.005ns 0.000ns } { 0.000ns 0.864ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.252 ns" { input1[12] lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[12]~feeder lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.252 ns" { input1[12] {} input1[12]~combout {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[12]~feeder {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 1.005ns 0.000ns } { 0.000ns 0.864ns 0.228ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 02 15:39:09 2011 " "Info: Processing ended: Sat Jul 02 15:39:09 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
