[12:23:33.273] <TB0>     INFO: *** Welcome to pxar ***
[12:23:33.273] <TB0>     INFO: *** Today: 2016/06/23
[12:23:33.279] <TB0>     INFO: *** Version: b2a7-dirty
[12:23:33.279] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C15.dat
[12:23:33.280] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:23:33.280] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//defaultMaskFile.dat
[12:23:33.280] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters_C15.dat
[12:23:33.355] <TB0>     INFO:         clk: 4
[12:23:33.355] <TB0>     INFO:         ctr: 4
[12:23:33.355] <TB0>     INFO:         sda: 19
[12:23:33.355] <TB0>     INFO:         tin: 9
[12:23:33.355] <TB0>     INFO:         level: 15
[12:23:33.355] <TB0>     INFO:         triggerdelay: 0
[12:23:33.355] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:23:33.355] <TB0>     INFO: Log level: DEBUG
[12:23:33.365] <TB0>     INFO: Found DTB DTB_WWXGRB
[12:23:33.378] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[12:23:33.382] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[12:23:33.384] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[12:23:34.937] <TB0>     INFO: DUT info: 
[12:23:34.937] <TB0>     INFO: The DUT currently contains the following objects:
[12:23:34.937] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:23:34.937] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[12:23:34.937] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[12:23:34.937] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:23:34.937] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:34.937] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:34.937] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:34.937] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:34.937] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:34.937] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:34.937] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:34.937] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:34.937] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:34.937] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:34.937] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:34.937] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:34.937] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:34.937] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:34.937] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:34.937] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:23:34.938] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:23:34.939] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:23:34.940] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:23:34.940] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:23:34.940] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:23:34.940] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:23:34.940] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:23:34.940] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:23:34.940] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:23:34.940] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:23:34.940] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:23:34.940] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:23:34.940] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:23:34.940] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:23:34.940] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:23:34.942] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 33402880
[12:23:34.942] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2802f90
[12:23:34.942] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2777770
[12:23:34.942] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7efd8dd94010
[12:23:34.942] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7efd93fff510
[12:23:34.942] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33468416 fPxarMemory = 0x7efd8dd94010
[12:23:34.945] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 381.9mA
[12:23:34.946] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.9mA
[12:23:34.946] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.4 C
[12:23:34.946] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:23:35.347] <TB0>     INFO: enter 'restricted' command line mode
[12:23:35.347] <TB0>     INFO: enter test to run
[12:23:35.347] <TB0>     INFO:   test: FPIXTest no parameter change
[12:23:35.347] <TB0>     INFO:   running: fpixtest
[12:23:35.347] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:23:35.350] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:23:35.350] <TB0>     INFO: ######################################################################
[12:23:35.350] <TB0>     INFO: PixTestFPIXTest::doTest()
[12:23:35.350] <TB0>     INFO: ######################################################################
[12:23:35.353] <TB0>     INFO: ######################################################################
[12:23:35.353] <TB0>     INFO: PixTestPretest::doTest()
[12:23:35.353] <TB0>     INFO: ######################################################################
[12:23:35.356] <TB0>     INFO:    ----------------------------------------------------------------------
[12:23:35.356] <TB0>     INFO:    PixTestPretest::programROC() 
[12:23:35.356] <TB0>     INFO:    ----------------------------------------------------------------------
[12:23:53.374] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:23:53.374] <TB0>     INFO: IA differences per ROC:  18.5 19.3 19.3 19.3 17.7 19.3 19.3 18.5 19.3 20.1 20.9 19.3 18.5 18.5 20.9 19.3
[12:23:53.441] <TB0>     INFO:    ----------------------------------------------------------------------
[12:23:53.441] <TB0>     INFO:    PixTestPretest::checkIdig() 
[12:23:53.441] <TB0>     INFO:    ----------------------------------------------------------------------
[12:23:54.694] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.7 mA
[12:23:55.196] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[12:23:55.698] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[12:23:56.199] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.5 mA
[12:23:56.701] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[12:23:57.203] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[12:23:57.705] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.5 mA
[12:23:58.206] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[12:23:58.708] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[12:23:59.210] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 3.3 mA
[12:23:59.711] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[12:24:00.213] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[12:24:00.715] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[12:24:01.217] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[12:24:01.718] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[12:24:02.220] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[12:24:02.474] <TB0>     INFO: Idig [mA/ROC]: 1.7 1.6 1.6 2.5 1.6 1.6 2.5 1.6 1.6 3.3 1.6 1.6 1.6 1.6 1.6 1.6 
[12:24:02.474] <TB0>     INFO: Test took 9036 ms.
[12:24:02.474] <TB0>     INFO: PixTestPretest::checkIdig() done.
[12:24:02.505] <TB0>     INFO:    ----------------------------------------------------------------------
[12:24:02.505] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:24:02.505] <TB0>     INFO:    ----------------------------------------------------------------------
[12:24:02.608] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 70.7812 mA
[12:24:02.709] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 24.0187 mA
[12:24:02.811] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 24.0187 mA
[12:24:02.912] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.0187 mA
[12:24:03.014] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.0187 mA
[12:24:03.116] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.4188 mA
[12:24:03.216] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  88 Ia 24.8188 mA
[12:24:03.317] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  84 Ia 24.0187 mA
[12:24:03.418] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.8188 mA
[12:24:03.519] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  74 Ia 23.2188 mA
[12:24:03.620] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  79 Ia 24.8188 mA
[12:24:03.721] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  75 Ia 23.2188 mA
[12:24:03.822] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  80 Ia 25.6188 mA
[12:24:03.922] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  71 Ia 23.2188 mA
[12:24:04.023] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  76 Ia 24.0187 mA
[12:24:04.125] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.0187 mA
[12:24:04.226] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.2188 mA
[12:24:04.327] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  83 Ia 24.8188 mA
[12:24:04.427] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  79 Ia 23.2188 mA
[12:24:04.528] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  84 Ia 24.8188 mA
[12:24:04.629] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  80 Ia 24.0187 mA
[12:24:04.730] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.0187 mA
[12:24:04.832] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.8188 mA
[12:24:04.933] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  74 Ia 23.2188 mA
[12:24:05.034] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  79 Ia 24.8188 mA
[12:24:05.134] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  75 Ia 24.0187 mA
[12:24:05.236] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.8188 mA
[12:24:05.336] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  74 Ia 24.0187 mA
[12:24:05.438] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.0187 mA
[12:24:05.540] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.2188 mA
[12:24:05.641] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  83 Ia 24.8188 mA
[12:24:05.742] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  79 Ia 23.2188 mA
[12:24:05.843] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  84 Ia 24.8188 mA
[12:24:05.943] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  80 Ia 24.0187 mA
[12:24:06.045] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.2188 mA
[12:24:06.146] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  83 Ia 24.0187 mA
[12:24:06.247] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.8188 mA
[12:24:06.348] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  74 Ia 24.0187 mA
[12:24:06.450] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.0187 mA
[12:24:06.479] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  78
[12:24:06.480] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[12:24:06.480] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[12:24:06.480] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  78
[12:24:06.480] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  84
[12:24:06.480] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  76
[12:24:06.480] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[12:24:06.480] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  80
[12:24:06.480] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[12:24:06.481] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  75
[12:24:06.481] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  74
[12:24:06.481] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[12:24:06.481] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[12:24:06.481] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  83
[12:24:06.481] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  74
[12:24:06.481] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  78
[12:24:08.310] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 384.3 mA = 24.0187 mA/ROC
[12:24:08.310] <TB0>     INFO: i(loss) [mA/ROC]:     18.5  19.3  19.3  18.5  19.3  18.5  18.5  19.3  19.3  18.5  19.3  19.3  19.3  19.3  19.3  18.5
[12:24:08.350] <TB0>     INFO:    ----------------------------------------------------------------------
[12:24:08.350] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[12:24:08.350] <TB0>     INFO:    ----------------------------------------------------------------------
[12:24:08.487] <TB0>     INFO: Expecting 231680 events.
[12:24:16.634] <TB0>     INFO: 231680 events read in total (7430ms).
[12:24:16.792] <TB0>     INFO: Test took 8438ms.
[12:24:16.994] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 68 and Delta(CalDel) = 62
[12:24:16.998] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 108 and Delta(CalDel) = 58
[12:24:16.001] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 98 and Delta(CalDel) = 62
[12:24:17.005] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 82 and Delta(CalDel) = 61
[12:24:17.008] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 91 and Delta(CalDel) = 60
[12:24:17.015] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 74 and Delta(CalDel) = 61
[12:24:17.018] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 73 and Delta(CalDel) = 65
[12:24:17.021] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 99 and Delta(CalDel) = 59
[12:24:17.025] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 114 and Delta(CalDel) = 61
[12:24:17.029] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 92 and Delta(CalDel) = 64
[12:24:17.032] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 91 and Delta(CalDel) = 63
[12:24:17.036] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 89 and Delta(CalDel) = 60
[12:24:17.039] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 93 and Delta(CalDel) = 58
[12:24:17.043] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 74 and Delta(CalDel) = 66
[12:24:17.047] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 89 and Delta(CalDel) = 62
[12:24:17.050] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 89 and Delta(CalDel) = 63
[12:24:17.096] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:24:17.132] <TB0>     INFO:    ----------------------------------------------------------------------
[12:24:17.132] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:24:17.132] <TB0>     INFO:    ----------------------------------------------------------------------
[12:24:17.268] <TB0>     INFO: Expecting 231680 events.
[12:24:25.419] <TB0>     INFO: 231680 events read in total (7436ms).
[12:24:25.424] <TB0>     INFO: Test took 8288ms.
[12:24:25.446] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31
[12:24:25.763] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29.5
[12:24:25.768] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30.5
[12:24:25.771] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 29.5
[12:24:25.775] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 29.5
[12:24:25.778] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[12:24:25.782] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 155 +/- 33
[12:24:25.785] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[12:24:25.788] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[12:24:25.796] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 156 +/- 32
[12:24:25.799] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 32
[12:24:25.803] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 30
[12:24:25.809] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30
[12:24:25.813] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 162 +/- 32.5
[12:24:25.816] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[12:24:25.820] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31.5
[12:24:25.863] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:24:25.863] <TB0>     INFO: CalDel:      140   125   139   140   133   138   155   126   128   156   148   147   129   162   143   140
[12:24:25.863] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[12:24:25.867] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C0.dat
[12:24:25.867] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C1.dat
[12:24:25.867] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C2.dat
[12:24:25.867] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C3.dat
[12:24:25.867] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C4.dat
[12:24:25.868] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C5.dat
[12:24:25.868] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C6.dat
[12:24:25.868] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C7.dat
[12:24:25.868] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C8.dat
[12:24:25.868] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C9.dat
[12:24:25.868] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C10.dat
[12:24:25.868] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C11.dat
[12:24:25.868] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C12.dat
[12:24:25.869] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C13.dat
[12:24:25.869] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C14.dat
[12:24:25.869] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C15.dat
[12:24:25.869] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:24:25.869] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:24:25.869] <TB0>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[12:24:25.869] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:24:25.955] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:24:25.955] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:24:25.955] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:24:25.955] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:24:25.957] <TB0>     INFO: ######################################################################
[12:24:25.957] <TB0>     INFO: PixTestTiming::doTest()
[12:24:25.957] <TB0>     INFO: ######################################################################
[12:24:25.958] <TB0>     INFO:    ----------------------------------------------------------------------
[12:24:25.958] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[12:24:25.958] <TB0>     INFO:    ----------------------------------------------------------------------
[12:24:25.958] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:24:33.117] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:24:35.391] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:24:37.665] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:24:39.940] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:24:42.213] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:24:44.491] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:24:46.764] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:24:49.041] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:24:56.386] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:24:58.659] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:25:00.933] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:25:03.207] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:25:05.481] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:25:07.754] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:25:10.027] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:25:12.300] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:25:17.580] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:25:19.100] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:25:20.619] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:25:22.330] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:25:23.851] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:25:25.371] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:25:26.890] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:25:28.410] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:25:32.107] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:25:33.630] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:25:35.152] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:25:36.675] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:25:38.198] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:25:39.721] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:25:41.244] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:25:42.767] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:25:55.243] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:25:56.766] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:25:58.286] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:25:59.808] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:26:05.840] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:26:07.360] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:26:08.880] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:26:10.400] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:26:12.489] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:26:14.762] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:26:17.035] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:26:19.308] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:26:23.737] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:26:26.010] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:26:28.284] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:26:30.557] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:26:34.431] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:26:36.705] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:26:38.979] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:26:41.252] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:26:44.464] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:26:46.737] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:26:49.010] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:26:51.285] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:26:55.176] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:26:57.450] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:26:59.723] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:27:01.997] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:27:04.554] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:27:06.827] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:27:09.100] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:27:11.373] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:27:18.349] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:27:20.622] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:27:22.895] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:27:25.169] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:27:27.442] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:27:29.715] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:27:31.988] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:27:34.262] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:27:41.611] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:27:43.884] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:27:46.160] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:27:48.433] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:27:50.706] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:27:52.980] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:27:55.255] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:27:57.528] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:28:05.064] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:28:06.583] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:28:08.103] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:28:09.625] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:28:11.145] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:28:12.665] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:28:14.184] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:28:15.703] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:28:35.161] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:28:39.125] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:28:43.090] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:28:46.303] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:28:50.272] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:28:54.049] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:28:57.826] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:29:01.795] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:29:28.934] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:29:30.455] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:29:31.976] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:29:33.497] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:29:37.954] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:29:39.475] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:29:40.995] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:29:42.515] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:29:50.994] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:29:53.268] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:29:55.543] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:29:57.817] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:30:00.277] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:30:02.550] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:30:04.825] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:30:07.097] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:30:33.290] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:30:35.564] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:30:37.836] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:30:40.109] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:30:42.382] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:30:44.656] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:30:46.928] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:30:49.202] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:31:07.791] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:31:10.064] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:31:12.337] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:31:14.612] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:31:16.887] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:31:19.158] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:31:21.432] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:31:24.091] <TB0>     INFO: TBM Phase Settings: 232
[12:31:24.091] <TB0>     INFO: 400MHz Phase: 2
[12:31:24.091] <TB0>     INFO: 160MHz Phase: 7
[12:31:24.091] <TB0>     INFO: Functional Phase Area: 3
[12:31:24.093] <TB0>     INFO: Test took 418136 ms.
[12:31:24.093] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[12:31:24.093] <TB0>     INFO:    ----------------------------------------------------------------------
[12:31:24.094] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[12:31:24.094] <TB0>     INFO:    ----------------------------------------------------------------------
[12:31:24.094] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[12:31:25.611] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[12:31:27.510] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[12:31:29.405] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[12:31:31.300] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[12:31:33.195] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[12:31:35.091] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[12:31:38.491] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[12:31:40.011] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[12:31:41.533] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[12:31:43.053] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[12:31:44.573] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[12:31:46.093] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[12:31:47.612] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[12:31:49.132] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[12:31:50.651] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[12:31:52.175] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[12:31:53.695] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[12:31:55.218] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[12:31:57.492] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[12:31:59.765] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[12:32:02.038] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[12:32:04.311] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[12:32:05.833] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[12:32:07.354] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[12:32:08.874] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[12:32:10.394] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[12:32:12.669] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[12:32:14.942] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[12:32:17.215] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[12:32:19.489] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[12:32:21.012] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[12:32:22.532] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[12:32:24.052] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[12:32:25.572] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[12:32:27.848] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[12:32:30.122] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[12:32:32.395] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[12:32:34.668] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[12:32:36.188] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[12:32:37.708] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[12:32:39.228] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[12:32:40.748] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[12:32:43.025] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[12:32:45.298] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[12:32:47.573] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[12:32:49.848] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[12:32:51.368] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[12:32:52.894] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[12:32:54.411] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[12:32:55.931] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[12:32:58.205] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[12:33:00.478] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[12:33:02.753] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[12:33:05.026] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[12:33:06.545] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[12:33:08.066] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[12:33:09.961] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[12:33:11.669] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[12:33:13.565] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[12:33:15.460] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[12:33:16.980] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[12:33:18.694] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[12:33:20.214] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[12:33:22.493] <TB0>     INFO: ROC Delay Settings: 227
[12:33:22.494] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[12:33:22.494] <TB0>     INFO: ROC Port 0 Delay: 3
[12:33:22.494] <TB0>     INFO: ROC Port 1 Delay: 4
[12:33:22.494] <TB0>     INFO: Functional ROC Area: 4
[12:33:22.498] <TB0>     INFO: Test took 118405 ms.
[12:33:22.498] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[12:33:22.498] <TB0>     INFO:    ----------------------------------------------------------------------
[12:33:22.498] <TB0>     INFO:    PixTestTiming::TimingTest()
[12:33:22.498] <TB0>     INFO:    ----------------------------------------------------------------------
[12:33:23.637] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 a101 8040 406b 406b 406b 406b 406b 406b 406b 406b e062 c000 
[12:33:23.638] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 a102 80b1 4069 4069 4069 4069 4069 4069 4069 4069 e022 c000 
[12:33:23.638] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 a103 80c0 4068 4068 4068 4068 4069 4069 4069 4069 e022 c000 
[12:33:23.638] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[12:33:37.986] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:33:37.986] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[12:33:52.029] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:33:52.029] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[12:34:06.117] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:34:06.117] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[12:34:20.278] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:34:20.278] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[12:34:34.355] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:34:34.355] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[12:34:48.484] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:34:48.484] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[12:35:02.589] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:35:02.589] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[12:35:16.708] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:35:16.708] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[12:35:30.799] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:35:30.799] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[12:35:44.918] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:35:45.300] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:35:45.314] <TB0>     INFO: Decoding statistics:
[12:35:45.314] <TB0>     INFO:   General information:
[12:35:45.314] <TB0>     INFO: 	 16bit words read:         240000000
[12:35:45.314] <TB0>     INFO: 	 valid events total:       20000000
[12:35:45.314] <TB0>     INFO: 	 empty events:             20000000
[12:35:45.314] <TB0>     INFO: 	 valid events with pixels: 0
[12:35:45.314] <TB0>     INFO: 	 valid pixel hits:         0
[12:35:45.314] <TB0>     INFO:   Event errors: 	           0
[12:35:45.314] <TB0>     INFO: 	 start marker:             0
[12:35:45.314] <TB0>     INFO: 	 stop marker:              0
[12:35:45.314] <TB0>     INFO: 	 overflow:                 0
[12:35:45.314] <TB0>     INFO: 	 invalid 5bit words:       0
[12:35:45.314] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[12:35:45.314] <TB0>     INFO:   TBM errors: 		           0
[12:35:45.314] <TB0>     INFO: 	 flawed TBM headers:       0
[12:35:45.314] <TB0>     INFO: 	 flawed TBM trailers:      0
[12:35:45.314] <TB0>     INFO: 	 event ID mismatches:      0
[12:35:45.314] <TB0>     INFO:   ROC errors: 		           0
[12:35:45.314] <TB0>     INFO: 	 missing ROC header(s):    0
[12:35:45.314] <TB0>     INFO: 	 misplaced readback start: 0
[12:35:45.314] <TB0>     INFO:   Pixel decoding errors:	   0
[12:35:45.314] <TB0>     INFO: 	 pixel data incomplete:    0
[12:35:45.314] <TB0>     INFO: 	 pixel address:            0
[12:35:45.314] <TB0>     INFO: 	 pulse height fill bit:    0
[12:35:45.314] <TB0>     INFO: 	 buffer corruption:        0
[12:35:45.314] <TB0>     INFO:    ----------------------------------------------------------------------
[12:35:45.315] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[12:35:45.315] <TB0>     INFO:    ----------------------------------------------------------------------
[12:35:45.315] <TB0>     INFO:    ----------------------------------------------------------------------
[12:35:45.315] <TB0>     INFO:    Read back bit status: 1
[12:35:45.315] <TB0>     INFO:    ----------------------------------------------------------------------
[12:35:45.315] <TB0>     INFO:    ----------------------------------------------------------------------
[12:35:45.315] <TB0>     INFO:    Timings are good!
[12:35:45.315] <TB0>     INFO:    ----------------------------------------------------------------------
[12:35:45.315] <TB0>     INFO: Test took 142817 ms.
[12:35:45.315] <TB0>     INFO: PixTestTiming::TimingTest() done.
[12:35:45.315] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:35:45.315] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:35:45.315] <TB0>     INFO: PixTestTiming::doTest took 679360 ms.
[12:35:45.315] <TB0>     INFO: PixTestTiming::doTest() done
[12:35:45.315] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[12:35:45.315] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[12:35:45.315] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[12:35:45.315] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[12:35:45.315] <TB0>     INFO: Write out ROCDelayScan3_V0
[12:35:45.316] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[12:35:45.316] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[12:35:45.665] <TB0>     INFO: ######################################################################
[12:35:45.665] <TB0>     INFO: PixTestAlive::doTest()
[12:35:45.665] <TB0>     INFO: ######################################################################
[12:35:45.669] <TB0>     INFO:    ----------------------------------------------------------------------
[12:35:45.669] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:35:45.669] <TB0>     INFO:    ----------------------------------------------------------------------
[12:35:45.670] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:35:46.014] <TB0>     INFO: Expecting 41600 events.
[12:35:50.095] <TB0>     INFO: 41600 events read in total (3366ms).
[12:35:50.096] <TB0>     INFO: Test took 4426ms.
[12:35:50.104] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:35:50.104] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[12:35:50.104] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:35:50.477] <TB0>     INFO: PixTestAlive::aliveTest() done
[12:35:50.478] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
[12:35:50.478] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
[12:35:50.481] <TB0>     INFO:    ----------------------------------------------------------------------
[12:35:50.481] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:35:50.481] <TB0>     INFO:    ----------------------------------------------------------------------
[12:35:50.483] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:35:50.827] <TB0>     INFO: Expecting 41600 events.
[12:35:53.792] <TB0>     INFO: 41600 events read in total (2250ms).
[12:35:53.793] <TB0>     INFO: Test took 3310ms.
[12:35:53.793] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:35:53.793] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[12:35:53.793] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[12:35:53.793] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[12:35:54.199] <TB0>     INFO: PixTestAlive::maskTest() done
[12:35:54.199] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:35:54.203] <TB0>     INFO:    ----------------------------------------------------------------------
[12:35:54.203] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:35:54.203] <TB0>     INFO:    ----------------------------------------------------------------------
[12:35:54.204] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:35:54.550] <TB0>     INFO: Expecting 41600 events.
[12:35:58.630] <TB0>     INFO: 41600 events read in total (3365ms).
[12:35:58.630] <TB0>     INFO: Test took 4426ms.
[12:35:58.638] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:35:58.638] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[12:35:58.638] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[12:35:59.012] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[12:35:59.012] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:35:59.012] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[12:35:59.012] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[12:35:59.021] <TB0>     INFO: ######################################################################
[12:35:59.021] <TB0>     INFO: PixTestTrim::doTest()
[12:35:59.021] <TB0>     INFO: ######################################################################
[12:35:59.024] <TB0>     INFO:    ----------------------------------------------------------------------
[12:35:59.024] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[12:35:59.024] <TB0>     INFO:    ----------------------------------------------------------------------
[12:35:59.103] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[12:35:59.103] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:35:59.116] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:35:59.116] <TB0>     INFO:     run 1 of 1
[12:35:59.116] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:35:59.459] <TB0>     INFO: Expecting 5025280 events.
[12:36:44.437] <TB0>     INFO: 1390216 events read in total (44263ms).
[12:37:28.108] <TB0>     INFO: 2763560 events read in total (87935ms).
[12:38:11.981] <TB0>     INFO: 4145504 events read in total (131808ms).
[12:38:39.941] <TB0>     INFO: 5025280 events read in total (159767ms).
[12:38:39.983] <TB0>     INFO: Test took 160867ms.
[12:38:40.043] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:38:40.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:38:41.440] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:38:42.854] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:38:44.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:38:45.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:38:46.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:38:48.204] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:38:49.487] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:38:50.807] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:38:52.142] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:38:53.437] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:38:54.771] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:38:56.062] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:38:57.392] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:38:58.708] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:39:00.049] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:39:01.406] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239624192
[12:39:01.417] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.6539 minThrLimit = 80.6419 minThrNLimit = 102.9 -> result = 80.6539 -> 80
[12:39:01.417] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9962 minThrLimit = 98.9935 minThrNLimit = 128.894 -> result = 98.9962 -> 98
[12:39:01.418] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6581 minThrLimit = 91.6269 minThrNLimit = 115.83 -> result = 91.6581 -> 91
[12:39:01.418] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6055 minThrLimit = 89.5687 minThrNLimit = 114.83 -> result = 89.6055 -> 89
[12:39:01.418] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.9932 minThrLimit = 84.9479 minThrNLimit = 113.054 -> result = 84.9932 -> 84
[12:39:01.419] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.2109 minThrLimit = 90.1961 minThrNLimit = 112.696 -> result = 90.2109 -> 90
[12:39:01.419] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.3281 minThrLimit = 85.2545 minThrNLimit = 106.217 -> result = 85.3281 -> 85
[12:39:01.420] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.906 minThrLimit = 88.7998 minThrNLimit = 112.682 -> result = 88.906 -> 88
[12:39:01.421] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0835 minThrLimit = 90.9833 minThrNLimit = 115.909 -> result = 91.0835 -> 91
[12:39:01.421] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.9146 minThrLimit = 86.9017 minThrNLimit = 108.888 -> result = 86.9146 -> 86
[12:39:01.421] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.9987 minThrLimit = 93.9712 minThrNLimit = 117.577 -> result = 93.9987 -> 93
[12:39:01.422] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.5455 minThrLimit = 83.5015 minThrNLimit = 105.661 -> result = 83.5455 -> 83
[12:39:01.422] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9807 minThrLimit = 92.9508 minThrNLimit = 114.192 -> result = 92.9807 -> 92
[12:39:01.423] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7087 minThrLimit = 87.699 minThrNLimit = 109.888 -> result = 87.7087 -> 87
[12:39:01.423] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1794 minThrLimit = 90.1792 minThrNLimit = 115.984 -> result = 90.1794 -> 90
[12:39:01.423] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3819 minThrLimit = 91.3816 minThrNLimit = 113.9 -> result = 91.3819 -> 91
[12:39:01.423] <TB0>     INFO: ROC 0 VthrComp = 80
[12:39:01.423] <TB0>     INFO: ROC 1 VthrComp = 98
[12:39:01.424] <TB0>     INFO: ROC 2 VthrComp = 91
[12:39:01.424] <TB0>     INFO: ROC 3 VthrComp = 89
[12:39:01.424] <TB0>     INFO: ROC 4 VthrComp = 84
[12:39:01.424] <TB0>     INFO: ROC 5 VthrComp = 90
[12:39:01.424] <TB0>     INFO: ROC 6 VthrComp = 85
[12:39:01.424] <TB0>     INFO: ROC 7 VthrComp = 88
[12:39:01.425] <TB0>     INFO: ROC 8 VthrComp = 91
[12:39:01.425] <TB0>     INFO: ROC 9 VthrComp = 86
[12:39:01.425] <TB0>     INFO: ROC 10 VthrComp = 93
[12:39:01.425] <TB0>     INFO: ROC 11 VthrComp = 83
[12:39:01.425] <TB0>     INFO: ROC 12 VthrComp = 92
[12:39:01.425] <TB0>     INFO: ROC 13 VthrComp = 87
[12:39:01.425] <TB0>     INFO: ROC 14 VthrComp = 90
[12:39:01.425] <TB0>     INFO: ROC 15 VthrComp = 91
[12:39:01.425] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[12:39:01.425] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:39:01.439] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:39:01.439] <TB0>     INFO:     run 1 of 1
[12:39:01.439] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:39:01.782] <TB0>     INFO: Expecting 5025280 events.
[12:39:37.171] <TB0>     INFO: 882400 events read in total (34675ms).
[12:40:12.606] <TB0>     INFO: 1763560 events read in total (70110ms).
[12:40:47.812] <TB0>     INFO: 2644592 events read in total (105317ms).
[12:41:22.957] <TB0>     INFO: 3517456 events read in total (140461ms).
[12:41:58.134] <TB0>     INFO: 4386752 events read in total (175639ms).
[12:42:23.969] <TB0>     INFO: 5025280 events read in total (201473ms).
[12:42:24.041] <TB0>     INFO: Test took 202602ms.
[12:42:24.215] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:42:24.564] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:42:26.174] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:42:27.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:42:29.400] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:42:30.004] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:42:32.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:42:34.242] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:42:35.883] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:42:37.455] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:42:39.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:42:40.619] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:42:42.195] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:42:43.763] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:42:45.351] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:42:46.926] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:42:48.478] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:42:50.050] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277135360
[12:42:50.053] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.5955 for pixel 17/2 mean/min/max = 44.189/33.4784/54.8997
[12:42:50.053] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 53.7282 for pixel 0/69 mean/min/max = 43.2647/32.5149/54.0144
[12:42:50.054] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.5536 for pixel 0/11 mean/min/max = 44.7102/34.2065/55.2139
[12:42:50.054] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.7947 for pixel 51/2 mean/min/max = 44.7056/34.4754/54.9358
[12:42:50.054] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.258 for pixel 24/15 mean/min/max = 44.2296/33.3263/55.1328
[12:42:50.055] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.3292 for pixel 3/8 mean/min/max = 44.7811/34.0009/55.5613
[12:42:50.055] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.9437 for pixel 2/6 mean/min/max = 44.3951/31.8353/56.9548
[12:42:50.055] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.8842 for pixel 17/23 mean/min/max = 45.3838/34.8311/55.9365
[12:42:50.056] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.4973 for pixel 4/4 mean/min/max = 45.1641/32.7466/57.5817
[12:42:50.056] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.8822 for pixel 0/6 mean/min/max = 45.4589/32.7158/58.202
[12:42:50.056] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.2641 for pixel 9/79 mean/min/max = 44.7013/33.9214/55.4813
[12:42:50.057] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.3967 for pixel 1/48 mean/min/max = 44.0701/32.2961/55.844
[12:42:50.057] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.2609 for pixel 14/29 mean/min/max = 45.744/34.159/57.329
[12:42:50.057] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.2899 for pixel 51/51 mean/min/max = 44.8842/32.4328/57.3355
[12:42:50.058] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.4465 for pixel 0/21 mean/min/max = 44.5279/33.5496/55.5062
[12:42:50.058] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.8238 for pixel 16/47 mean/min/max = 44.561/33.1577/55.9642
[12:42:50.058] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:42:50.190] <TB0>     INFO: Expecting 411648 events.
[12:42:57.697] <TB0>     INFO: 411648 events read in total (6792ms).
[12:42:57.703] <TB0>     INFO: Expecting 411648 events.
[12:43:05.268] <TB0>     INFO: 411648 events read in total (6896ms).
[12:43:05.282] <TB0>     INFO: Expecting 411648 events.
[12:43:12.874] <TB0>     INFO: 411648 events read in total (6935ms).
[12:43:12.886] <TB0>     INFO: Expecting 411648 events.
[12:43:20.448] <TB0>     INFO: 411648 events read in total (6898ms).
[12:43:20.465] <TB0>     INFO: Expecting 411648 events.
[12:43:27.972] <TB0>     INFO: 411648 events read in total (6858ms).
[12:43:27.990] <TB0>     INFO: Expecting 411648 events.
[12:43:35.493] <TB0>     INFO: 411648 events read in total (6853ms).
[12:43:35.512] <TB0>     INFO: Expecting 411648 events.
[12:43:43.014] <TB0>     INFO: 411648 events read in total (6848ms).
[12:43:43.038] <TB0>     INFO: Expecting 411648 events.
[12:43:50.641] <TB0>     INFO: 411648 events read in total (6956ms).
[12:43:50.666] <TB0>     INFO: Expecting 411648 events.
[12:43:58.288] <TB0>     INFO: 411648 events read in total (6980ms).
[12:43:58.314] <TB0>     INFO: Expecting 411648 events.
[12:44:05.951] <TB0>     INFO: 411648 events read in total (6995ms).
[12:44:05.980] <TB0>     INFO: Expecting 411648 events.
[12:44:13.638] <TB0>     INFO: 411648 events read in total (7012ms).
[12:44:13.670] <TB0>     INFO: Expecting 411648 events.
[12:44:21.254] <TB0>     INFO: 411648 events read in total (6948ms).
[12:44:21.288] <TB0>     INFO: Expecting 411648 events.
[12:44:28.914] <TB0>     INFO: 411648 events read in total (6988ms).
[12:44:28.951] <TB0>     INFO: Expecting 411648 events.
[12:44:36.568] <TB0>     INFO: 411648 events read in total (6985ms).
[12:44:36.604] <TB0>     INFO: Expecting 411648 events.
[12:44:44.234] <TB0>     INFO: 411648 events read in total (6989ms).
[12:44:44.277] <TB0>     INFO: Expecting 411648 events.
[12:44:51.880] <TB0>     INFO: 411648 events read in total (6974ms).
[12:44:51.923] <TB0>     INFO: Test took 121865ms.
[12:44:52.434] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3326 < 35 for itrim = 95; old thr = 34.5386 ... break
[12:44:52.469] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1096 < 35 for itrim+1 = 90; old thr = 34.9531 ... break
[12:44:52.504] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4313 < 35 for itrim+1 = 97; old thr = 34.7954 ... break
[12:44:52.547] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4131 < 35 for itrim+1 = 94; old thr = 34.8962 ... break
[12:44:52.597] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0689 < 35 for itrim+1 = 103; old thr = 34.5513 ... break
[12:44:52.599] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 224.35 < 35 for itrim+1 = 183; old thr = 16.9335 ... break
[12:44:52.640] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7227 < 35 for itrim+1 = 97; old thr = 34.8979 ... break
[12:44:52.680] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1299 < 35 for itrim = 103; old thr = 33.7805 ... break
[12:44:52.720] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1653 < 35 for itrim+1 = 103; old thr = 34.3585 ... break
[12:44:52.751] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.214 < 35 for itrim = 97; old thr = 34.6778 ... break
[12:44:52.788] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2686 < 35 for itrim = 103; old thr = 34.3593 ... break
[12:44:52.824] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4146 < 35 for itrim+1 = 95; old thr = 34.2246 ... break
[12:44:52.865] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9592 < 35 for itrim+1 = 114; old thr = 34.5083 ... break
[12:44:52.900] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0057 < 35 for itrim = 97; old thr = 34.9454 ... break
[12:44:52.935] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2936 < 35 for itrim = 97; old thr = 34.1069 ... break
[12:44:52.974] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3469 < 35 for itrim+1 = 102; old thr = 34.8963 ... break
[12:44:53.049] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[12:44:53.059] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:44:53.059] <TB0>     INFO:     run 1 of 1
[12:44:53.060] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:44:53.403] <TB0>     INFO: Expecting 5025280 events.
[12:45:29.029] <TB0>     INFO: 867376 events read in total (34911ms).
[12:46:03.516] <TB0>     INFO: 1733232 events read in total (69398ms).
[12:46:38.526] <TB0>     INFO: 2598464 events read in total (104408ms).
[12:47:13.592] <TB0>     INFO: 3457680 events read in total (139474ms).
[12:47:48.600] <TB0>     INFO: 4313032 events read in total (174482ms).
[12:48:17.846] <TB0>     INFO: 5025280 events read in total (203728ms).
[12:48:17.925] <TB0>     INFO: Test took 204865ms.
[12:48:18.107] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:48:18.472] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:48:19.991] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:48:21.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:48:23.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:48:24.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:48:26.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:48:27.497] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:48:29.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:48:30.541] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:48:32.052] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:48:33.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:48:35.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:48:36.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:48:38.208] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:48:39.749] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:48:41.347] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:48:42.960] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277823488
[12:48:42.963] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 3.500000 .. 255.000000
[12:48:43.041] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 3 .. 255 (-1/-1) hits flags = 528 (plus default)
[12:48:43.051] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:48:43.051] <TB0>     INFO:     run 1 of 1
[12:48:43.051] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:48:43.409] <TB0>     INFO: Expecting 8419840 events.
[12:49:17.832] <TB0>     INFO: 821736 events read in total (33708ms).
[12:49:51.866] <TB0>     INFO: 1643640 events read in total (67742ms).
[12:50:25.622] <TB0>     INFO: 2465680 events read in total (101498ms).
[12:50:59.309] <TB0>     INFO: 3287608 events read in total (135185ms).
[12:51:32.937] <TB0>     INFO: 4109416 events read in total (168813ms).
[12:52:07.650] <TB0>     INFO: 4929792 events read in total (203526ms).
[12:52:41.742] <TB0>     INFO: 5749400 events read in total (237618ms).
[12:53:15.894] <TB0>     INFO: 6568080 events read in total (271770ms).
[12:53:50.103] <TB0>     INFO: 7386168 events read in total (305979ms).
[12:54:24.053] <TB0>     INFO: 8204544 events read in total (339929ms).
[12:54:33.681] <TB0>     INFO: 8419840 events read in total (349557ms).
[12:54:33.805] <TB0>     INFO: Test took 350754ms.
[12:54:34.130] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:54:34.830] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:54:36.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:54:38.656] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:54:40.583] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:54:42.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:54:44.393] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:54:46.239] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:54:48.072] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:54:49.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:54:51.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:54:53.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:54:55.424] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:54:57.260] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:54:59.106] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:55:00.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:55:02.868] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:55:04.725] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 438054912
[12:55:04.807] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.937080 .. 45.743800
[12:55:04.883] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:55:04.893] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:55:04.893] <TB0>     INFO:     run 1 of 1
[12:55:04.893] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:55:05.238] <TB0>     INFO: Expecting 1730560 events.
[12:55:46.027] <TB0>     INFO: 1174648 events read in total (40062ms).
[12:56:05.565] <TB0>     INFO: 1730560 events read in total (59600ms).
[12:56:05.580] <TB0>     INFO: Test took 60687ms.
[12:56:05.613] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:56:05.687] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:56:06.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:56:07.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:56:08.563] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:56:09.522] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:56:10.484] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:56:11.437] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:56:12.393] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:56:13.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:56:14.320] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:56:15.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:56:16.242] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:56:17.200] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:56:18.157] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:56:19.115] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:56:20.076] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:56:21.037] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295702528
[12:56:21.119] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.271152 .. 42.640257
[12:56:21.196] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 52 (-1/-1) hits flags = 528 (plus default)
[12:56:21.206] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:56:21.206] <TB0>     INFO:     run 1 of 1
[12:56:21.206] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:56:21.554] <TB0>     INFO: Expecting 1397760 events.
[12:57:01.679] <TB0>     INFO: 1153008 events read in total (39405ms).
[12:57:10.587] <TB0>     INFO: 1397760 events read in total (48313ms).
[12:57:10.606] <TB0>     INFO: Test took 49401ms.
[12:57:10.640] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:57:10.711] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:57:11.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:57:12.583] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:57:13.517] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:57:14.459] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:57:15.400] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:57:16.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:57:17.262] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:57:18.201] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:57:19.139] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:57:20.077] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:57:21.009] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:57:21.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:57:22.882] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:57:23.817] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:57:24.756] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:57:25.703] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 220848128
[12:57:25.786] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.512531 .. 42.640257
[12:57:25.860] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 52 (-1/-1) hits flags = 528 (plus default)
[12:57:25.870] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:57:25.870] <TB0>     INFO:     run 1 of 1
[12:57:25.871] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:57:26.213] <TB0>     INFO: Expecting 1264640 events.
[12:58:07.592] <TB0>     INFO: 1114768 events read in total (40664ms).
[12:58:13.519] <TB0>     INFO: 1264640 events read in total (46591ms).
[12:58:13.536] <TB0>     INFO: Test took 47665ms.
[12:58:13.571] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:58:13.644] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:58:14.662] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:58:15.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:58:16.530] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:58:17.465] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:58:18.400] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:58:19.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:58:20.253] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:58:21.188] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:58:22.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:58:23.059] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:58:23.992] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:58:24.929] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:58:25.862] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:58:26.803] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:58:27.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:58:28.676] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314806272
[12:58:28.760] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[12:58:28.760] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:58:28.770] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:58:28.771] <TB0>     INFO:     run 1 of 1
[12:58:28.771] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:58:29.114] <TB0>     INFO: Expecting 1364480 events.
[12:59:08.221] <TB0>     INFO: 1074464 events read in total (38393ms).
[12:59:19.093] <TB0>     INFO: 1364480 events read in total (49265ms).
[12:59:19.106] <TB0>     INFO: Test took 50335ms.
[12:59:19.139] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:59:19.212] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:59:20.175] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:59:21.138] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:59:22.095] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:59:23.052] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:59:24.014] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:59:24.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:59:25.929] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:59:26.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:59:27.854] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:59:28.808] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:59:29.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:59:30.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:59:31.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:59:32.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:59:33.590] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:59:34.553] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 326463488
[12:59:34.585] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C0.dat
[12:59:34.585] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C1.dat
[12:59:34.585] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C2.dat
[12:59:34.585] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C3.dat
[12:59:34.585] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C4.dat
[12:59:34.585] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C5.dat
[12:59:34.585] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C6.dat
[12:59:34.585] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C7.dat
[12:59:34.586] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C8.dat
[12:59:34.586] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C9.dat
[12:59:34.586] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C10.dat
[12:59:34.586] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C11.dat
[12:59:34.586] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C12.dat
[12:59:34.586] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C13.dat
[12:59:34.586] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C14.dat
[12:59:34.586] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C15.dat
[12:59:34.586] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C0.dat
[12:59:34.594] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C1.dat
[12:59:34.602] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C2.dat
[12:59:34.609] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C3.dat
[12:59:34.616] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C4.dat
[12:59:34.623] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C5.dat
[12:59:34.630] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C6.dat
[12:59:34.637] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C7.dat
[12:59:34.644] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C8.dat
[12:59:34.651] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C9.dat
[12:59:34.658] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C10.dat
[12:59:34.665] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C11.dat
[12:59:34.673] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C12.dat
[12:59:34.680] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C13.dat
[12:59:34.687] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C14.dat
[12:59:34.694] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C15.dat
[12:59:34.701] <TB0>     INFO: PixTestTrim::trimTest() done
[12:59:34.701] <TB0>     INFO: vtrim:      95  90  97  94 103 183  97 103 103  97 103  95 114  97  97 102 
[12:59:34.701] <TB0>     INFO: vthrcomp:   80  98  91  89  84  90  85  88  91  86  93  83  92  87  90  91 
[12:59:34.701] <TB0>     INFO: vcal mean:  34.94  34.97  34.95  34.95  34.93  34.90  34.91  34.94  34.92  34.96  34.99  34.94  35.00  34.93  34.96  34.95 
[12:59:34.701] <TB0>     INFO: vcal RMS:    0.79   0.75   0.78   0.74   0.92   1.46   0.84   0.78   0.80   0.82   0.79   0.79   0.81   0.79   0.78   0.84 
[12:59:34.701] <TB0>     INFO: bits mean:   9.85   9.93   9.39   9.05   9.93  12.05   9.91   9.43   9.55   9.18   9.49   9.93   9.54   9.43   9.69   9.95 
[12:59:34.701] <TB0>     INFO: bits RMS:    2.39   2.58   2.51   2.62   2.43   1.36   2.60   2.37   2.62   2.81   2.50   2.59   2.40   2.77   2.43   2.38 
[12:59:34.712] <TB0>     INFO:    ----------------------------------------------------------------------
[12:59:34.712] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[12:59:34.712] <TB0>     INFO:    ----------------------------------------------------------------------
[12:59:34.715] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[12:59:34.715] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[12:59:34.726] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:59:34.727] <TB0>     INFO:     run 1 of 1
[12:59:34.727] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:59:35.071] <TB0>     INFO: Expecting 4160000 events.
[13:00:20.690] <TB0>     INFO: 1098925 events read in total (44904ms).
[13:01:06.064] <TB0>     INFO: 2189940 events read in total (90278ms).
[13:01:50.949] <TB0>     INFO: 3269775 events read in total (135163ms).
[13:02:26.766] <TB0>     INFO: 4160000 events read in total (170980ms).
[13:02:26.826] <TB0>     INFO: Test took 172099ms.
[13:02:26.974] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:02:27.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:02:29.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:02:30.990] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:02:32.857] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:02:34.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:02:36.661] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:02:38.526] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:02:40.422] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:02:42.293] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:02:44.160] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:02:46.039] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:02:47.913] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:02:49.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:02:51.720] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:02:53.622] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:02:55.555] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:02:57.502] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 325169152
[13:02:57.502] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:02:57.578] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:02:57.578] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[13:02:57.589] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:02:57.589] <TB0>     INFO:     run 1 of 1
[13:02:57.589] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:02:57.939] <TB0>     INFO: Expecting 3161600 events.
[13:03:46.302] <TB0>     INFO: 1209840 events read in total (47646ms).
[13:04:33.781] <TB0>     INFO: 2397545 events read in total (95125ms).
[13:05:04.070] <TB0>     INFO: 3161600 events read in total (125414ms).
[13:05:04.105] <TB0>     INFO: Test took 126516ms.
[13:05:04.184] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:04.357] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:05:06.075] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:05:07.748] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:05:09.435] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:05:11.127] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:05:12.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:05:14.557] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:05:16.290] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:05:18.034] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:05:19.641] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:05:21.269] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:05:22.943] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:05:24.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:05:26.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:05:28.061] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:05:29.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:05:31.550] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359710720
[13:05:31.550] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:05:31.624] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:05:31.624] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 139 (-1/-1) hits flags = 528 (plus default)
[13:05:31.634] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:05:31.634] <TB0>     INFO:     run 1 of 1
[13:05:31.634] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:05:31.977] <TB0>     INFO: Expecting 2912000 events.
[13:06:22.920] <TB0>     INFO: 1273140 events read in total (50227ms).
[13:07:11.398] <TB0>     INFO: 2516735 events read in total (98705ms).
[13:07:27.042] <TB0>     INFO: 2912000 events read in total (114349ms).
[13:07:27.071] <TB0>     INFO: Test took 115437ms.
[13:07:27.134] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:07:27.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:07:28.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:07:30.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:07:31.885] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:07:33.435] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:07:34.003] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:07:36.534] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:07:38.071] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:07:39.602] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:07:41.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:07:42.637] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:07:44.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:07:45.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:07:47.218] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:07:48.746] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:07:50.277] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:07:51.795] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359710720
[13:07:51.796] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:07:51.870] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:07:51.870] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 139 (-1/-1) hits flags = 528 (plus default)
[13:07:51.880] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:07:51.880] <TB0>     INFO:     run 1 of 1
[13:07:51.880] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:07:52.224] <TB0>     INFO: Expecting 2912000 events.
[13:08:41.287] <TB0>     INFO: 1272570 events read in total (48348ms).
[13:09:29.786] <TB0>     INFO: 2515480 events read in total (96847ms).
[13:09:45.516] <TB0>     INFO: 2912000 events read in total (112577ms).
[13:09:45.544] <TB0>     INFO: Test took 113665ms.
[13:09:45.609] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:09:45.740] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:09:47.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:09:48.801] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:09:50.325] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:09:51.861] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:09:53.428] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:09:54.949] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:09:56.477] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:09:57.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:09:59.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:10:01.033] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:10:02.551] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:10:04.101] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:10:05.609] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:10:07.125] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:10:08.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:10:10.168] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359710720
[13:10:10.169] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:10:10.244] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:10:10.244] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 139 (-1/-1) hits flags = 528 (plus default)
[13:10:10.254] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:10:10.254] <TB0>     INFO:     run 1 of 1
[13:10:10.254] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:10:10.598] <TB0>     INFO: Expecting 2912000 events.
[13:11:00.913] <TB0>     INFO: 1271610 events read in total (49601ms).
[13:11:49.788] <TB0>     INFO: 2513650 events read in total (98476ms).
[13:12:05.621] <TB0>     INFO: 2912000 events read in total (114309ms).
[13:12:05.658] <TB0>     INFO: Test took 115405ms.
[13:12:05.727] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:12:05.865] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:12:07.505] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:12:09.085] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:12:10.695] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:12:12.312] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:12:13.962] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:12:15.557] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:12:17.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:12:18.764] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:12:20.358] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:12:21.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:12:23.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:12:25.183] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:12:26.763] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:12:28.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:12:29.963] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:12:31.573] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 375656448
[13:12:31.574] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.285, thr difference RMS: 1.16882
[13:12:31.574] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.97138, thr difference RMS: 1.46568
[13:12:31.574] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.1123, thr difference RMS: 1.36512
[13:12:31.574] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.77162, thr difference RMS: 1.27332
[13:12:31.575] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.185, thr difference RMS: 1.26369
[13:12:31.575] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.90792, thr difference RMS: 1.40678
[13:12:31.575] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.29474, thr difference RMS: 1.31117
[13:12:31.575] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.10955, thr difference RMS: 1.38022
[13:12:31.575] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.41221, thr difference RMS: 1.49293
[13:12:31.576] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.93483, thr difference RMS: 1.60496
[13:12:31.576] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.22514, thr difference RMS: 1.63951
[13:12:31.576] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.08504, thr difference RMS: 1.40108
[13:12:31.576] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.28793, thr difference RMS: 1.4678
[13:12:31.576] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.1782, thr difference RMS: 1.41679
[13:12:31.577] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.97951, thr difference RMS: 1.22658
[13:12:31.577] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.55526, thr difference RMS: 1.4741
[13:12:31.577] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.24544, thr difference RMS: 1.16647
[13:12:31.577] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.02043, thr difference RMS: 1.4695
[13:12:31.577] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.15105, thr difference RMS: 1.34637
[13:12:31.577] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.8883, thr difference RMS: 1.26415
[13:12:31.578] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.19168, thr difference RMS: 1.2255
[13:12:31.578] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.8755, thr difference RMS: 1.39869
[13:12:31.578] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.28556, thr difference RMS: 1.30869
[13:12:31.578] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.11646, thr difference RMS: 1.37561
[13:12:31.578] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.43768, thr difference RMS: 1.46087
[13:12:31.579] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.92519, thr difference RMS: 1.61993
[13:12:31.579] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.30904, thr difference RMS: 1.51315
[13:12:31.579] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.01669, thr difference RMS: 1.44803
[13:12:31.579] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.17471, thr difference RMS: 1.47016
[13:12:31.579] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.09651, thr difference RMS: 1.40976
[13:12:31.580] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.09453, thr difference RMS: 1.22443
[13:12:31.580] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.59774, thr difference RMS: 1.48321
[13:12:31.580] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.32585, thr difference RMS: 1.14305
[13:12:31.580] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.16888, thr difference RMS: 1.45479
[13:12:31.580] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.25736, thr difference RMS: 1.34065
[13:12:31.580] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.99677, thr difference RMS: 1.26103
[13:12:31.581] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.22556, thr difference RMS: 1.23953
[13:12:31.581] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.87203, thr difference RMS: 1.39238
[13:12:31.581] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.33572, thr difference RMS: 1.28014
[13:12:31.581] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.16581, thr difference RMS: 1.3524
[13:12:31.581] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.51607, thr difference RMS: 1.46183
[13:12:31.582] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.95632, thr difference RMS: 1.60507
[13:12:31.582] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.44221, thr difference RMS: 1.45919
[13:12:31.582] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.06001, thr difference RMS: 1.40889
[13:12:31.582] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.15947, thr difference RMS: 1.46749
[13:12:31.582] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.03941, thr difference RMS: 1.4187
[13:12:31.583] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.26267, thr difference RMS: 1.22764
[13:12:31.583] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.64733, thr difference RMS: 1.46954
[13:12:31.583] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.44012, thr difference RMS: 1.16263
[13:12:31.583] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.36254, thr difference RMS: 1.46615
[13:12:31.583] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.33633, thr difference RMS: 1.33073
[13:12:31.583] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.10015, thr difference RMS: 1.25876
[13:12:31.584] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.37579, thr difference RMS: 1.23007
[13:12:31.584] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.91461, thr difference RMS: 1.37988
[13:12:31.584] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.36876, thr difference RMS: 1.27485
[13:12:31.584] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.29587, thr difference RMS: 1.34635
[13:12:31.584] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.6763, thr difference RMS: 1.45921
[13:12:31.585] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.97666, thr difference RMS: 1.59126
[13:12:31.585] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.54534, thr difference RMS: 1.45634
[13:12:31.585] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.10074, thr difference RMS: 1.42852
[13:12:31.585] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.24299, thr difference RMS: 1.44862
[13:12:31.585] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.10349, thr difference RMS: 1.39851
[13:12:31.586] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.48521, thr difference RMS: 1.22965
[13:12:31.586] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.7333, thr difference RMS: 1.47311
[13:12:31.697] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[13:12:31.701] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2192 seconds
[13:12:31.701] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:12:32.407] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:12:32.407] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:12:32.412] <TB0>     INFO: ######################################################################
[13:12:32.412] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[13:12:32.412] <TB0>     INFO: ######################################################################
[13:12:32.412] <TB0>     INFO:    ----------------------------------------------------------------------
[13:12:32.412] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:12:32.412] <TB0>     INFO:    ----------------------------------------------------------------------
[13:12:32.412] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:12:32.423] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:12:32.423] <TB0>     INFO:     run 1 of 1
[13:12:32.423] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:12:32.766] <TB0>     INFO: Expecting 59072000 events.
[13:13:01.830] <TB0>     INFO: 1072200 events read in total (28349ms).
[13:13:30.373] <TB0>     INFO: 2140600 events read in total (56892ms).
[13:13:58.803] <TB0>     INFO: 3209200 events read in total (85322ms).
[13:14:27.330] <TB0>     INFO: 4282000 events read in total (113849ms).
[13:14:55.981] <TB0>     INFO: 5350400 events read in total (142500ms).
[13:15:24.428] <TB0>     INFO: 6419200 events read in total (170947ms).
[13:15:52.863] <TB0>     INFO: 7491000 events read in total (199382ms).
[13:16:21.417] <TB0>     INFO: 8559800 events read in total (227936ms).
[13:16:49.929] <TB0>     INFO: 9629000 events read in total (256448ms).
[13:17:18.370] <TB0>     INFO: 10700400 events read in total (284889ms).
[13:17:46.974] <TB0>     INFO: 11768600 events read in total (313493ms).
[13:18:15.606] <TB0>     INFO: 12837000 events read in total (342125ms).
[13:18:44.356] <TB0>     INFO: 13909600 events read in total (370875ms).
[13:19:12.001] <TB0>     INFO: 14978400 events read in total (399520ms).
[13:19:41.740] <TB0>     INFO: 16047600 events read in total (428259ms).
[13:20:10.475] <TB0>     INFO: 17119400 events read in total (456994ms).
[13:20:39.052] <TB0>     INFO: 18187000 events read in total (485571ms).
[13:21:07.830] <TB0>     INFO: 19256000 events read in total (514349ms).
[13:21:36.637] <TB0>     INFO: 20328400 events read in total (543156ms).
[13:22:05.321] <TB0>     INFO: 21397000 events read in total (571840ms).
[13:22:33.978] <TB0>     INFO: 22465800 events read in total (600497ms).
[13:23:02.566] <TB0>     INFO: 23537200 events read in total (629085ms).
[13:23:31.252] <TB0>     INFO: 24605400 events read in total (657771ms).
[13:23:59.986] <TB0>     INFO: 25675200 events read in total (686505ms).
[13:24:28.682] <TB0>     INFO: 26747200 events read in total (715201ms).
[13:24:57.328] <TB0>     INFO: 27815400 events read in total (743847ms).
[13:25:26.096] <TB0>     INFO: 28885200 events read in total (772615ms).
[13:25:54.761] <TB0>     INFO: 29956600 events read in total (801280ms).
[13:26:23.480] <TB0>     INFO: 31025200 events read in total (829999ms).
[13:26:52.215] <TB0>     INFO: 32095400 events read in total (858734ms).
[13:27:20.899] <TB0>     INFO: 33165400 events read in total (887418ms).
[13:27:49.591] <TB0>     INFO: 34233200 events read in total (916110ms).
[13:28:18.280] <TB0>     INFO: 35301600 events read in total (944799ms).
[13:28:47.038] <TB0>     INFO: 36374000 events read in total (973557ms).
[13:29:15.770] <TB0>     INFO: 37442200 events read in total (1002289ms).
[13:29:44.482] <TB0>     INFO: 38510200 events read in total (1031001ms).
[13:30:13.219] <TB0>     INFO: 39580800 events read in total (1059738ms).
[13:30:41.935] <TB0>     INFO: 40650200 events read in total (1088454ms).
[13:31:10.625] <TB0>     INFO: 41718600 events read in total (1117144ms).
[13:31:39.372] <TB0>     INFO: 42788800 events read in total (1145891ms).
[13:32:08.082] <TB0>     INFO: 43858400 events read in total (1174601ms).
[13:32:36.815] <TB0>     INFO: 44926400 events read in total (1203334ms).
[13:33:05.504] <TB0>     INFO: 45995600 events read in total (1232023ms).
[13:33:34.197] <TB0>     INFO: 47066400 events read in total (1260716ms).
[13:34:02.842] <TB0>     INFO: 48134400 events read in total (1289361ms).
[13:34:31.433] <TB0>     INFO: 49202600 events read in total (1317952ms).
[13:35:00.131] <TB0>     INFO: 50274000 events read in total (1346650ms).
[13:35:28.867] <TB0>     INFO: 51342000 events read in total (1375386ms).
[13:35:57.441] <TB0>     INFO: 52410000 events read in total (1403960ms).
[13:36:25.648] <TB0>     INFO: 53479200 events read in total (1432167ms).
[13:36:53.879] <TB0>     INFO: 54550000 events read in total (1460398ms).
[13:37:22.146] <TB0>     INFO: 55618400 events read in total (1488665ms).
[13:37:50.333] <TB0>     INFO: 56686400 events read in total (1516852ms).
[13:38:17.839] <TB0>     INFO: 57758200 events read in total (1544358ms).
[13:38:46.360] <TB0>     INFO: 58826600 events read in total (1572879ms).
[13:38:53.231] <TB0>     INFO: 59072000 events read in total (1579750ms).
[13:38:53.251] <TB0>     INFO: Test took 1580829ms.
[13:38:53.309] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:53.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:38:53.434] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:38:54.588] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:38:54.589] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:38:55.740] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:38:55.740] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:38:56.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:38:56.887] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:38:58.051] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:38:58.051] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:38:59.200] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:38:59.200] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:39:00.368] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:39:00.369] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:39:01.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:39:01.538] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:39:02.695] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:39:02.695] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:39:03.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:39:03.841] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:39:05.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:39:05.007] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:39:06.201] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:39:06.201] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:39:07.352] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:39:07.352] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:39:08.535] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:39:08.535] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:39:09.692] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:39:09.692] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:39:10.854] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:39:10.854] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:39:12.032] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499793920
[13:39:12.071] <TB0>     INFO: PixTestScurves::scurves() done 
[13:39:12.071] <TB0>     INFO: Vcal mean:  35.09  35.06  35.08  35.05  35.03  35.01  35.02  35.09  35.12  35.12  35.07  35.07  35.10  35.05  35.06  35.07 
[13:39:12.071] <TB0>     INFO: Vcal RMS:    0.66   0.62   0.64   0.60   0.83   1.39   0.72   0.64   0.67   0.68   0.66   0.65   0.69   0.65   0.64   0.69 
[13:39:12.071] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[13:39:12.145] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[13:39:12.145] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[13:39:12.145] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[13:39:12.145] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[13:39:12.145] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[13:39:12.146] <TB0>     INFO: ######################################################################
[13:39:12.146] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[13:39:12.146] <TB0>     INFO: ######################################################################
[13:39:12.149] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:39:12.492] <TB0>     INFO: Expecting 41600 events.
[13:39:16.604] <TB0>     INFO: 41600 events read in total (3387ms).
[13:39:16.604] <TB0>     INFO: Test took 4455ms.
[13:39:16.612] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:16.612] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66554
[13:39:16.612] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:39:16.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 3, 3] has eff 0/10
[13:39:16.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 3, 3]
[13:39:16.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 47, 10] has eff 0/10
[13:39:16.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 47, 10]
[13:39:16.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 12, 32] has eff 0/10
[13:39:16.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 12, 32]
[13:39:16.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 1, 55] has eff 0/10
[13:39:16.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 1, 55]
[13:39:16.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 43, 56] has eff 0/10
[13:39:16.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 43, 56]
[13:39:16.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 8, 67] has eff 0/10
[13:39:16.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 8, 67]
[13:39:16.621] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 6
[13:39:16.621] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[13:39:16.621] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[13:39:16.621] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[13:39:16.962] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:39:17.306] <TB0>     INFO: Expecting 41600 events.
[13:39:21.440] <TB0>     INFO: 41600 events read in total (3419ms).
[13:39:21.440] <TB0>     INFO: Test took 4478ms.
[13:39:21.448] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:21.448] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66554
[13:39:21.448] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[13:39:21.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.726
[13:39:21.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[13:39:21.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 204.213
[13:39:21.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 205
[13:39:21.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 203.787
[13:39:21.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 203
[13:39:21.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.584
[13:39:21.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 183
[13:39:21.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 197.831
[13:39:21.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 197
[13:39:21.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.574
[13:39:21.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 192
[13:39:21.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.004
[13:39:21.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 184
[13:39:21.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.709
[13:39:21.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 184
[13:39:21.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.448
[13:39:21.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[13:39:21.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.424
[13:39:21.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 187
[13:39:21.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.935
[13:39:21.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 183
[13:39:21.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.615
[13:39:21.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[13:39:21.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.254
[13:39:21.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[13:39:21.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.782
[13:39:21.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[13:39:21.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.441
[13:39:21.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 193
[13:39:21.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.45
[13:39:21.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 171
[13:39:21.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[13:39:21.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[13:39:21.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[13:39:21.539] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:39:21.883] <TB0>     INFO: Expecting 41600 events.
[13:39:25.004] <TB0>     INFO: 41600 events read in total (3406ms).
[13:39:26.005] <TB0>     INFO: Test took 4466ms.
[13:39:26.013] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:26.013] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66554
[13:39:26.013] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[13:39:26.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[13:39:26.018] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 68minph_roc = 0
[13:39:26.018] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.4156
[13:39:26.018] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,62] phvalue 73
[13:39:26.018] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 99.7263
[13:39:26.018] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 100
[13:39:26.019] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 101.407
[13:39:26.019] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 102
[13:39:26.019] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.3538
[13:39:26.019] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 72
[13:39:26.019] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.3356
[13:39:26.019] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 89
[13:39:26.019] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.4727
[13:39:26.019] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 82
[13:39:26.019] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.5641
[13:39:26.019] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,48] phvalue 80
[13:39:26.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.8951
[13:39:26.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 76
[13:39:26.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7265
[13:39:26.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 77
[13:39:26.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.6798
[13:39:26.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,66] phvalue 83
[13:39:26.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.9194
[13:39:26.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 83
[13:39:26.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.1547
[13:39:26.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 76
[13:39:26.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7981
[13:39:26.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 76
[13:39:26.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.0143
[13:39:26.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 82
[13:39:26.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.9186
[13:39:26.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 91
[13:39:26.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.3986
[13:39:26.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 73
[13:39:26.022] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 62, 0 0
[13:39:26.425] <TB0>     INFO: Expecting 2560 events.
[13:39:27.384] <TB0>     INFO: 2560 events read in total (244ms).
[13:39:27.385] <TB0>     INFO: Test took 1363ms.
[13:39:27.385] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:39:27.385] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 1 1
[13:39:27.892] <TB0>     INFO: Expecting 2560 events.
[13:39:28.850] <TB0>     INFO: 2560 events read in total (243ms).
[13:39:28.851] <TB0>     INFO: Test took 1466ms.
[13:39:28.851] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:39:28.851] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[13:39:29.357] <TB0>     INFO: Expecting 2560 events.
[13:39:30.315] <TB0>     INFO: 2560 events read in total (243ms).
[13:39:30.316] <TB0>     INFO: Test took 1465ms.
[13:39:30.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:39:30.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[13:39:30.825] <TB0>     INFO: Expecting 2560 events.
[13:39:31.783] <TB0>     INFO: 2560 events read in total (243ms).
[13:39:31.783] <TB0>     INFO: Test took 1467ms.
[13:39:31.783] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:39:31.784] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 4 4
[13:39:32.291] <TB0>     INFO: Expecting 2560 events.
[13:39:33.248] <TB0>     INFO: 2560 events read in total (242ms).
[13:39:33.248] <TB0>     INFO: Test took 1464ms.
[13:39:33.248] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:39:33.249] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 5 5
[13:39:33.760] <TB0>     INFO: Expecting 2560 events.
[13:39:34.718] <TB0>     INFO: 2560 events read in total (243ms).
[13:39:34.719] <TB0>     INFO: Test took 1470ms.
[13:39:34.719] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:39:34.719] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 48, 6 6
[13:39:35.228] <TB0>     INFO: Expecting 2560 events.
[13:39:36.184] <TB0>     INFO: 2560 events read in total (241ms).
[13:39:36.185] <TB0>     INFO: Test took 1466ms.
[13:39:36.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:39:36.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 7 7
[13:39:36.692] <TB0>     INFO: Expecting 2560 events.
[13:39:37.650] <TB0>     INFO: 2560 events read in total (243ms).
[13:39:37.650] <TB0>     INFO: Test took 1463ms.
[13:39:37.650] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:39:37.650] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 8 8
[13:39:38.158] <TB0>     INFO: Expecting 2560 events.
[13:39:39.117] <TB0>     INFO: 2560 events read in total (244ms).
[13:39:39.117] <TB0>     INFO: Test took 1467ms.
[13:39:39.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:39:39.118] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 66, 9 9
[13:39:39.625] <TB0>     INFO: Expecting 2560 events.
[13:39:40.583] <TB0>     INFO: 2560 events read in total (243ms).
[13:39:40.583] <TB0>     INFO: Test took 1465ms.
[13:39:40.583] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:39:40.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 10 10
[13:39:41.091] <TB0>     INFO: Expecting 2560 events.
[13:39:42.048] <TB0>     INFO: 2560 events read in total (242ms).
[13:39:42.049] <TB0>     INFO: Test took 1465ms.
[13:39:42.049] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:39:42.050] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 11 11
[13:39:42.556] <TB0>     INFO: Expecting 2560 events.
[13:39:43.515] <TB0>     INFO: 2560 events read in total (244ms).
[13:39:43.515] <TB0>     INFO: Test took 1465ms.
[13:39:43.515] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:39:43.515] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 12 12
[13:39:44.026] <TB0>     INFO: Expecting 2560 events.
[13:39:44.983] <TB0>     INFO: 2560 events read in total (242ms).
[13:39:44.984] <TB0>     INFO: Test took 1469ms.
[13:39:44.984] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:39:44.984] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 13 13
[13:39:45.492] <TB0>     INFO: Expecting 2560 events.
[13:39:46.450] <TB0>     INFO: 2560 events read in total (243ms).
[13:39:46.451] <TB0>     INFO: Test took 1467ms.
[13:39:46.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:39:46.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 14 14
[13:39:46.958] <TB0>     INFO: Expecting 2560 events.
[13:39:47.916] <TB0>     INFO: 2560 events read in total (243ms).
[13:39:47.917] <TB0>     INFO: Test took 1466ms.
[13:39:47.917] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:39:47.917] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 15 15
[13:39:48.424] <TB0>     INFO: Expecting 2560 events.
[13:39:49.383] <TB0>     INFO: 2560 events read in total (244ms).
[13:39:49.383] <TB0>     INFO: Test took 1466ms.
[13:39:49.383] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:39:49.383] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[13:39:49.383] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[13:39:49.383] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[13:39:49.383] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[13:39:49.383] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[13:39:49.383] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC5
[13:39:49.383] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[13:39:49.383] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[13:39:49.383] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[13:39:49.383] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[13:39:49.383] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC10
[13:39:49.383] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[13:39:49.384] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[13:39:49.384] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[13:39:49.384] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[13:39:49.384] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC15
[13:39:49.388] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:39:49.897] <TB0>     INFO: Expecting 655360 events.
[13:40:01.677] <TB0>     INFO: 655360 events read in total (11065ms).
[13:40:01.688] <TB0>     INFO: Expecting 655360 events.
[13:40:13.323] <TB0>     INFO: 655360 events read in total (11078ms).
[13:40:13.338] <TB0>     INFO: Expecting 655360 events.
[13:40:24.953] <TB0>     INFO: 655360 events read in total (11057ms).
[13:40:24.973] <TB0>     INFO: Expecting 655360 events.
[13:40:36.596] <TB0>     INFO: 655360 events read in total (11072ms).
[13:40:36.619] <TB0>     INFO: Expecting 655360 events.
[13:40:48.215] <TB0>     INFO: 655360 events read in total (11047ms).
[13:40:48.244] <TB0>     INFO: Expecting 655360 events.
[13:40:59.832] <TB0>     INFO: 655360 events read in total (11048ms).
[13:40:59.865] <TB0>     INFO: Expecting 655360 events.
[13:41:11.449] <TB0>     INFO: 655360 events read in total (11046ms).
[13:41:11.487] <TB0>     INFO: Expecting 655360 events.
[13:41:23.104] <TB0>     INFO: 655360 events read in total (11089ms).
[13:41:23.145] <TB0>     INFO: Expecting 655360 events.
[13:41:34.784] <TB0>     INFO: 655360 events read in total (11108ms).
[13:41:34.832] <TB0>     INFO: Expecting 655360 events.
[13:41:46.441] <TB0>     INFO: 655360 events read in total (11083ms).
[13:41:46.491] <TB0>     INFO: Expecting 655360 events.
[13:41:58.090] <TB0>     INFO: 655360 events read in total (11073ms).
[13:41:58.143] <TB0>     INFO: Expecting 655360 events.
[13:42:09.736] <TB0>     INFO: 655360 events read in total (11066ms).
[13:42:09.793] <TB0>     INFO: Expecting 655360 events.
[13:42:21.438] <TB0>     INFO: 655360 events read in total (11118ms).
[13:42:21.499] <TB0>     INFO: Expecting 655360 events.
[13:42:33.153] <TB0>     INFO: 655360 events read in total (11129ms).
[13:42:33.223] <TB0>     INFO: Expecting 655360 events.
[13:42:44.836] <TB0>     INFO: 655360 events read in total (11087ms).
[13:42:44.908] <TB0>     INFO: Expecting 655360 events.
[13:42:56.572] <TB0>     INFO: 655360 events read in total (11137ms).
[13:42:56.646] <TB0>     INFO: Test took 187258ms.
[13:42:56.741] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:42:57.046] <TB0>     INFO: Expecting 655360 events.
[13:43:08.814] <TB0>     INFO: 655360 events read in total (11053ms).
[13:43:08.825] <TB0>     INFO: Expecting 655360 events.
[13:43:20.431] <TB0>     INFO: 655360 events read in total (11048ms).
[13:43:20.447] <TB0>     INFO: Expecting 655360 events.
[13:43:32.032] <TB0>     INFO: 655360 events read in total (11033ms).
[13:43:32.052] <TB0>     INFO: Expecting 655360 events.
[13:43:43.692] <TB0>     INFO: 655360 events read in total (11092ms).
[13:43:43.716] <TB0>     INFO: Expecting 655360 events.
[13:43:55.355] <TB0>     INFO: 655360 events read in total (11096ms).
[13:43:55.385] <TB0>     INFO: Expecting 655360 events.
[13:44:06.950] <TB0>     INFO: 655360 events read in total (11025ms).
[13:44:06.985] <TB0>     INFO: Expecting 655360 events.
[13:44:18.613] <TB0>     INFO: 655360 events read in total (11090ms).
[13:44:18.649] <TB0>     INFO: Expecting 655360 events.
[13:44:30.234] <TB0>     INFO: 655360 events read in total (11052ms).
[13:44:30.275] <TB0>     INFO: Expecting 655360 events.
[13:44:41.927] <TB0>     INFO: 655360 events read in total (11126ms).
[13:44:41.975] <TB0>     INFO: Expecting 655360 events.
[13:44:53.613] <TB0>     INFO: 655360 events read in total (11111ms).
[13:44:53.664] <TB0>     INFO: Expecting 655360 events.
[13:45:05.282] <TB0>     INFO: 655360 events read in total (11091ms).
[13:45:05.338] <TB0>     INFO: Expecting 655360 events.
[13:45:17.047] <TB0>     INFO: 655360 events read in total (11183ms).
[13:45:17.104] <TB0>     INFO: Expecting 655360 events.
[13:45:28.888] <TB0>     INFO: 655360 events read in total (11257ms).
[13:45:28.949] <TB0>     INFO: Expecting 655360 events.
[13:45:40.687] <TB0>     INFO: 655360 events read in total (11210ms).
[13:45:40.756] <TB0>     INFO: Expecting 655360 events.
[13:45:52.566] <TB0>     INFO: 655360 events read in total (11284ms).
[13:45:52.636] <TB0>     INFO: Expecting 655360 events.
[13:46:04.039] <TB0>     INFO: 655360 events read in total (10876ms).
[13:46:04.115] <TB0>     INFO: Test took 187374ms.
[13:46:04.285] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:46:04.285] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[13:46:04.285] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:46:04.286] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[13:46:04.286] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:46:04.286] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[13:46:04.286] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:46:04.286] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[13:46:04.286] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:46:04.287] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[13:46:04.287] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:46:04.287] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[13:46:04.287] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:46:04.288] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[13:46:04.288] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:46:04.288] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[13:46:04.288] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:46:04.288] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[13:46:04.288] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:46:04.289] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[13:46:04.289] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:46:04.289] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[13:46:04.289] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:46:04.289] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[13:46:04.289] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:46:04.290] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[13:46:04.290] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:46:04.290] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[13:46:04.290] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:46:04.291] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[13:46:04.291] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:46:04.291] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[13:46:04.291] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:46:04.298] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:46:04.305] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:46:04.312] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:46:04.319] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:46:04.326] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:46:04.333] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:46:04.339] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:46:04.346] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:46:04.353] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:46:04.360] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:46:04.367] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:46:04.374] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:46:04.381] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:46:04.388] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[13:46:04.395] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[13:46:04.402] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[13:46:04.409] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[13:46:04.416] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[13:46:04.423] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[13:46:04.430] <TB0>     INFO: safety margin for low PH: adding 8, margin is now 28
[13:46:04.436] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:46:04.443] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:46:04.450] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:46:04.457] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[13:46:04.492] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C0.dat
[13:46:04.492] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C1.dat
[13:46:04.493] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C2.dat
[13:46:04.493] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C3.dat
[13:46:04.493] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C4.dat
[13:46:04.493] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C5.dat
[13:46:04.493] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C6.dat
[13:46:04.493] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C7.dat
[13:46:04.493] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C8.dat
[13:46:04.493] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C9.dat
[13:46:04.493] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C10.dat
[13:46:04.493] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C11.dat
[13:46:04.494] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C12.dat
[13:46:04.494] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C13.dat
[13:46:04.494] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C14.dat
[13:46:04.494] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C15.dat
[13:46:04.843] <TB0>     INFO: Expecting 41600 events.
[13:46:08.646] <TB0>     INFO: 41600 events read in total (3088ms).
[13:46:08.647] <TB0>     INFO: Test took 4149ms.
[13:46:09.293] <TB0>     INFO: Expecting 41600 events.
[13:46:13.087] <TB0>     INFO: 41600 events read in total (3079ms).
[13:46:13.088] <TB0>     INFO: Test took 4141ms.
[13:46:13.737] <TB0>     INFO: Expecting 41600 events.
[13:46:17.537] <TB0>     INFO: 41600 events read in total (3085ms).
[13:46:17.538] <TB0>     INFO: Test took 4144ms.
[13:46:17.839] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:17.971] <TB0>     INFO: Expecting 2560 events.
[13:46:18.928] <TB0>     INFO: 2560 events read in total (242ms).
[13:46:18.928] <TB0>     INFO: Test took 1089ms.
[13:46:18.929] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:19.436] <TB0>     INFO: Expecting 2560 events.
[13:46:20.394] <TB0>     INFO: 2560 events read in total (243ms).
[13:46:20.394] <TB0>     INFO: Test took 1465ms.
[13:46:20.398] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:20.902] <TB0>     INFO: Expecting 2560 events.
[13:46:21.859] <TB0>     INFO: 2560 events read in total (242ms).
[13:46:21.859] <TB0>     INFO: Test took 1461ms.
[13:46:21.861] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:22.371] <TB0>     INFO: Expecting 2560 events.
[13:46:23.328] <TB0>     INFO: 2560 events read in total (244ms).
[13:46:23.329] <TB0>     INFO: Test took 1468ms.
[13:46:23.331] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:23.839] <TB0>     INFO: Expecting 2560 events.
[13:46:24.795] <TB0>     INFO: 2560 events read in total (242ms).
[13:46:24.796] <TB0>     INFO: Test took 1465ms.
[13:46:24.799] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:25.304] <TB0>     INFO: Expecting 2560 events.
[13:46:26.260] <TB0>     INFO: 2560 events read in total (241ms).
[13:46:26.261] <TB0>     INFO: Test took 1462ms.
[13:46:26.262] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:26.769] <TB0>     INFO: Expecting 2560 events.
[13:46:27.726] <TB0>     INFO: 2560 events read in total (242ms).
[13:46:27.726] <TB0>     INFO: Test took 1464ms.
[13:46:27.728] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:28.234] <TB0>     INFO: Expecting 2560 events.
[13:46:29.192] <TB0>     INFO: 2560 events read in total (243ms).
[13:46:29.193] <TB0>     INFO: Test took 1465ms.
[13:46:29.194] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:29.703] <TB0>     INFO: Expecting 2560 events.
[13:46:30.662] <TB0>     INFO: 2560 events read in total (244ms).
[13:46:30.663] <TB0>     INFO: Test took 1469ms.
[13:46:30.664] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:31.172] <TB0>     INFO: Expecting 2560 events.
[13:46:32.129] <TB0>     INFO: 2560 events read in total (242ms).
[13:46:32.129] <TB0>     INFO: Test took 1465ms.
[13:46:32.131] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:32.638] <TB0>     INFO: Expecting 2560 events.
[13:46:33.597] <TB0>     INFO: 2560 events read in total (244ms).
[13:46:33.598] <TB0>     INFO: Test took 1467ms.
[13:46:33.599] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:34.106] <TB0>     INFO: Expecting 2560 events.
[13:46:35.063] <TB0>     INFO: 2560 events read in total (242ms).
[13:46:35.063] <TB0>     INFO: Test took 1464ms.
[13:46:35.065] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:35.571] <TB0>     INFO: Expecting 2560 events.
[13:46:36.529] <TB0>     INFO: 2560 events read in total (243ms).
[13:46:36.529] <TB0>     INFO: Test took 1464ms.
[13:46:36.532] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:37.038] <TB0>     INFO: Expecting 2560 events.
[13:46:37.995] <TB0>     INFO: 2560 events read in total (242ms).
[13:46:37.995] <TB0>     INFO: Test took 1463ms.
[13:46:37.998] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:38.505] <TB0>     INFO: Expecting 2560 events.
[13:46:39.465] <TB0>     INFO: 2560 events read in total (245ms).
[13:46:39.465] <TB0>     INFO: Test took 1468ms.
[13:46:39.469] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:39.974] <TB0>     INFO: Expecting 2560 events.
[13:46:40.934] <TB0>     INFO: 2560 events read in total (245ms).
[13:46:40.934] <TB0>     INFO: Test took 1465ms.
[13:46:40.936] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:41.443] <TB0>     INFO: Expecting 2560 events.
[13:46:42.403] <TB0>     INFO: 2560 events read in total (245ms).
[13:46:42.404] <TB0>     INFO: Test took 1468ms.
[13:46:42.406] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:42.912] <TB0>     INFO: Expecting 2560 events.
[13:46:43.869] <TB0>     INFO: 2560 events read in total (242ms).
[13:46:43.870] <TB0>     INFO: Test took 1464ms.
[13:46:43.872] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:44.378] <TB0>     INFO: Expecting 2560 events.
[13:46:45.337] <TB0>     INFO: 2560 events read in total (244ms).
[13:46:45.337] <TB0>     INFO: Test took 1465ms.
[13:46:45.340] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:45.846] <TB0>     INFO: Expecting 2560 events.
[13:46:46.806] <TB0>     INFO: 2560 events read in total (245ms).
[13:46:46.806] <TB0>     INFO: Test took 1466ms.
[13:46:46.809] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:47.315] <TB0>     INFO: Expecting 2560 events.
[13:46:48.273] <TB0>     INFO: 2560 events read in total (243ms).
[13:46:48.273] <TB0>     INFO: Test took 1464ms.
[13:46:48.275] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:48.783] <TB0>     INFO: Expecting 2560 events.
[13:46:49.742] <TB0>     INFO: 2560 events read in total (244ms).
[13:46:49.743] <TB0>     INFO: Test took 1468ms.
[13:46:49.745] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:50.252] <TB0>     INFO: Expecting 2560 events.
[13:46:51.211] <TB0>     INFO: 2560 events read in total (244ms).
[13:46:51.212] <TB0>     INFO: Test took 1467ms.
[13:46:51.214] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:51.721] <TB0>     INFO: Expecting 2560 events.
[13:46:52.679] <TB0>     INFO: 2560 events read in total (244ms).
[13:46:52.679] <TB0>     INFO: Test took 1465ms.
[13:46:52.681] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:53.188] <TB0>     INFO: Expecting 2560 events.
[13:46:54.148] <TB0>     INFO: 2560 events read in total (245ms).
[13:46:54.148] <TB0>     INFO: Test took 1467ms.
[13:46:54.150] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:54.657] <TB0>     INFO: Expecting 2560 events.
[13:46:55.617] <TB0>     INFO: 2560 events read in total (245ms).
[13:46:55.618] <TB0>     INFO: Test took 1468ms.
[13:46:55.620] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:56.126] <TB0>     INFO: Expecting 2560 events.
[13:46:57.085] <TB0>     INFO: 2560 events read in total (244ms).
[13:46:57.085] <TB0>     INFO: Test took 1465ms.
[13:46:57.088] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:57.594] <TB0>     INFO: Expecting 2560 events.
[13:46:58.555] <TB0>     INFO: 2560 events read in total (246ms).
[13:46:58.555] <TB0>     INFO: Test took 1468ms.
[13:46:58.557] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:59.065] <TB0>     INFO: Expecting 2560 events.
[13:47:00.024] <TB0>     INFO: 2560 events read in total (244ms).
[13:47:00.026] <TB0>     INFO: Test took 1469ms.
[13:47:00.028] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:47:00.537] <TB0>     INFO: Expecting 2560 events.
[13:47:01.497] <TB0>     INFO: 2560 events read in total (245ms).
[13:47:01.497] <TB0>     INFO: Test took 1469ms.
[13:47:01.499] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:47:02.006] <TB0>     INFO: Expecting 2560 events.
[13:47:02.966] <TB0>     INFO: 2560 events read in total (245ms).
[13:47:02.967] <TB0>     INFO: Test took 1469ms.
[13:47:02.969] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:47:03.476] <TB0>     INFO: Expecting 2560 events.
[13:47:04.435] <TB0>     INFO: 2560 events read in total (244ms).
[13:47:04.436] <TB0>     INFO: Test took 1467ms.
[13:47:05.464] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[13:47:05.464] <TB0>     INFO: PH scale (per ROC):    80  88  85  85  90  83  77  83  78  75  77  90  77  74  79  67
[13:47:05.464] <TB0>     INFO: PH offset (per ROC):  174 148 147 171 155 165 171 170 173 170 167 166 176 170 159 181
[13:47:05.640] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[13:47:05.642] <TB0>     INFO: ######################################################################
[13:47:05.642] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[13:47:05.643] <TB0>     INFO: ######################################################################
[13:47:05.643] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[13:47:05.653] <TB0>     INFO: scanning low vcal = 10
[13:47:05.002] <TB0>     INFO: Expecting 41600 events.
[13:47:09.715] <TB0>     INFO: 41600 events read in total (2998ms).
[13:47:09.715] <TB0>     INFO: Test took 4061ms.
[13:47:09.717] <TB0>     INFO: scanning low vcal = 20
[13:47:10.223] <TB0>     INFO: Expecting 41600 events.
[13:47:13.937] <TB0>     INFO: 41600 events read in total (2999ms).
[13:47:13.937] <TB0>     INFO: Test took 4220ms.
[13:47:13.939] <TB0>     INFO: scanning low vcal = 30
[13:47:14.445] <TB0>     INFO: Expecting 41600 events.
[13:47:18.171] <TB0>     INFO: 41600 events read in total (3010ms).
[13:47:18.171] <TB0>     INFO: Test took 4232ms.
[13:47:18.175] <TB0>     INFO: scanning low vcal = 40
[13:47:18.675] <TB0>     INFO: Expecting 41600 events.
[13:47:22.921] <TB0>     INFO: 41600 events read in total (3531ms).
[13:47:22.922] <TB0>     INFO: Test took 4747ms.
[13:47:22.924] <TB0>     INFO: scanning low vcal = 50
[13:47:23.342] <TB0>     INFO: Expecting 41600 events.
[13:47:27.600] <TB0>     INFO: 41600 events read in total (3543ms).
[13:47:27.600] <TB0>     INFO: Test took 4676ms.
[13:47:27.604] <TB0>     INFO: scanning low vcal = 60
[13:47:28.018] <TB0>     INFO: Expecting 41600 events.
[13:47:32.313] <TB0>     INFO: 41600 events read in total (3579ms).
[13:47:32.313] <TB0>     INFO: Test took 4709ms.
[13:47:32.316] <TB0>     INFO: scanning low vcal = 70
[13:47:32.733] <TB0>     INFO: Expecting 41600 events.
[13:47:37.021] <TB0>     INFO: 41600 events read in total (3573ms).
[13:47:37.022] <TB0>     INFO: Test took 4706ms.
[13:47:37.025] <TB0>     INFO: scanning low vcal = 80
[13:47:37.444] <TB0>     INFO: Expecting 41600 events.
[13:47:41.731] <TB0>     INFO: 41600 events read in total (3572ms).
[13:47:41.731] <TB0>     INFO: Test took 4706ms.
[13:47:41.734] <TB0>     INFO: scanning low vcal = 90
[13:47:42.148] <TB0>     INFO: Expecting 41600 events.
[13:47:46.442] <TB0>     INFO: 41600 events read in total (3579ms).
[13:47:46.442] <TB0>     INFO: Test took 4708ms.
[13:47:46.447] <TB0>     INFO: scanning low vcal = 100
[13:47:46.862] <TB0>     INFO: Expecting 41600 events.
[13:47:51.281] <TB0>     INFO: 41600 events read in total (3704ms).
[13:47:51.282] <TB0>     INFO: Test took 4835ms.
[13:47:51.285] <TB0>     INFO: scanning low vcal = 110
[13:47:51.699] <TB0>     INFO: Expecting 41600 events.
[13:47:55.979] <TB0>     INFO: 41600 events read in total (3565ms).
[13:47:55.979] <TB0>     INFO: Test took 4694ms.
[13:47:55.982] <TB0>     INFO: scanning low vcal = 120
[13:47:56.400] <TB0>     INFO: Expecting 41600 events.
[13:48:00.660] <TB0>     INFO: 41600 events read in total (3545ms).
[13:48:00.661] <TB0>     INFO: Test took 4679ms.
[13:48:00.664] <TB0>     INFO: scanning low vcal = 130
[13:48:01.082] <TB0>     INFO: Expecting 41600 events.
[13:48:05.326] <TB0>     INFO: 41600 events read in total (3529ms).
[13:48:05.327] <TB0>     INFO: Test took 4663ms.
[13:48:05.330] <TB0>     INFO: scanning low vcal = 140
[13:48:05.748] <TB0>     INFO: Expecting 41600 events.
[13:48:10.009] <TB0>     INFO: 41600 events read in total (3546ms).
[13:48:10.010] <TB0>     INFO: Test took 4680ms.
[13:48:10.013] <TB0>     INFO: scanning low vcal = 150
[13:48:10.430] <TB0>     INFO: Expecting 41600 events.
[13:48:14.648] <TB0>     INFO: 41600 events read in total (3503ms).
[13:48:14.649] <TB0>     INFO: Test took 4636ms.
[13:48:14.660] <TB0>     INFO: scanning low vcal = 160
[13:48:15.070] <TB0>     INFO: Expecting 41600 events.
[13:48:19.291] <TB0>     INFO: 41600 events read in total (3506ms).
[13:48:19.292] <TB0>     INFO: Test took 4632ms.
[13:48:19.294] <TB0>     INFO: scanning low vcal = 170
[13:48:19.716] <TB0>     INFO: Expecting 41600 events.
[13:48:23.936] <TB0>     INFO: 41600 events read in total (3505ms).
[13:48:23.937] <TB0>     INFO: Test took 4642ms.
[13:48:23.942] <TB0>     INFO: scanning low vcal = 180
[13:48:24.360] <TB0>     INFO: Expecting 41600 events.
[13:48:28.701] <TB0>     INFO: 41600 events read in total (3626ms).
[13:48:28.702] <TB0>     INFO: Test took 4760ms.
[13:48:28.713] <TB0>     INFO: scanning low vcal = 190
[13:48:29.111] <TB0>     INFO: Expecting 41600 events.
[13:48:33.399] <TB0>     INFO: 41600 events read in total (3573ms).
[13:48:33.400] <TB0>     INFO: Test took 4686ms.
[13:48:33.405] <TB0>     INFO: scanning low vcal = 200
[13:48:33.798] <TB0>     INFO: Expecting 41600 events.
[13:48:38.122] <TB0>     INFO: 41600 events read in total (3610ms).
[13:48:38.122] <TB0>     INFO: Test took 4717ms.
[13:48:38.125] <TB0>     INFO: scanning low vcal = 210
[13:48:38.514] <TB0>     INFO: Expecting 41600 events.
[13:48:42.841] <TB0>     INFO: 41600 events read in total (3611ms).
[13:48:42.842] <TB0>     INFO: Test took 4717ms.
[13:48:42.846] <TB0>     INFO: scanning low vcal = 220
[13:48:43.222] <TB0>     INFO: Expecting 41600 events.
[13:48:47.551] <TB0>     INFO: 41600 events read in total (3614ms).
[13:48:47.552] <TB0>     INFO: Test took 4706ms.
[13:48:47.591] <TB0>     INFO: scanning low vcal = 230
[13:48:48.117] <TB0>     INFO: Expecting 41600 events.
[13:48:52.504] <TB0>     INFO: 41600 events read in total (3672ms).
[13:48:52.505] <TB0>     INFO: Test took 4914ms.
[13:48:52.512] <TB0>     INFO: scanning low vcal = 240
[13:48:53.033] <TB0>     INFO: Expecting 41600 events.
[13:48:57.293] <TB0>     INFO: 41600 events read in total (3544ms).
[13:48:57.293] <TB0>     INFO: Test took 4781ms.
[13:48:57.297] <TB0>     INFO: scanning low vcal = 250
[13:48:57.713] <TB0>     INFO: Expecting 41600 events.
[13:49:02.006] <TB0>     INFO: 41600 events read in total (3578ms).
[13:49:02.007] <TB0>     INFO: Test took 4709ms.
[13:49:02.025] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[13:49:02.425] <TB0>     INFO: Expecting 41600 events.
[13:49:06.770] <TB0>     INFO: 41600 events read in total (3630ms).
[13:49:06.771] <TB0>     INFO: Test took 4746ms.
[13:49:06.774] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[13:49:07.196] <TB0>     INFO: Expecting 41600 events.
[13:49:11.487] <TB0>     INFO: 41600 events read in total (3576ms).
[13:49:11.487] <TB0>     INFO: Test took 4713ms.
[13:49:11.490] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[13:49:11.905] <TB0>     INFO: Expecting 41600 events.
[13:49:16.198] <TB0>     INFO: 41600 events read in total (3578ms).
[13:49:16.198] <TB0>     INFO: Test took 4708ms.
[13:49:16.202] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[13:49:16.618] <TB0>     INFO: Expecting 41600 events.
[13:49:20.906] <TB0>     INFO: 41600 events read in total (3573ms).
[13:49:20.907] <TB0>     INFO: Test took 4705ms.
[13:49:20.910] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[13:49:21.325] <TB0>     INFO: Expecting 41600 events.
[13:49:25.582] <TB0>     INFO: 41600 events read in total (3542ms).
[13:49:25.583] <TB0>     INFO: Test took 4673ms.
[13:49:26.123] <TB0>     INFO: PixTestGainPedestal::measure() done 
[13:49:26.127] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[13:49:26.127] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[13:49:26.128] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[13:49:26.128] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[13:49:26.128] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[13:49:26.128] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[13:49:26.128] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[13:49:26.128] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[13:49:26.129] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[13:49:26.129] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[13:49:26.129] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[13:49:26.129] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[13:49:26.129] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[13:49:26.130] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[13:49:26.130] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[13:49:26.130] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[13:50:04.593] <TB0>     INFO: PixTestGainPedestal::fit() done
[13:50:04.593] <TB0>     INFO: non-linearity mean:  0.956 0.951 0.957 0.951 0.947 0.959 0.955 0.956 0.956 0.952 0.957 0.953 0.961 0.957 0.958 0.962
[13:50:04.593] <TB0>     INFO: non-linearity RMS:   0.006 0.007 0.006 0.006 0.006 0.007 0.006 0.006 0.006 0.007 0.005 0.006 0.005 0.006 0.006 0.006
[13:50:04.594] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[13:50:04.616] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[13:50:04.639] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[13:50:04.661] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[13:50:04.684] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[13:50:04.706] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[13:50:04.729] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[13:50:04.751] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[13:50:04.774] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[13:50:04.796] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[13:50:04.819] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[13:50:04.841] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[13:50:04.864] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[13:50:04.886] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[13:50:04.908] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[13:50:04.931] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-24_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[13:50:04.953] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[13:50:04.953] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[13:50:04.961] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[13:50:04.961] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[13:50:04.963] <TB0>     INFO: ######################################################################
[13:50:04.963] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[13:50:04.963] <TB0>     INFO: ######################################################################
[13:50:04.966] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[13:50:04.977] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:50:04.977] <TB0>     INFO:     run 1 of 1
[13:50:04.977] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:05.323] <TB0>     INFO: Expecting 3120000 events.
[13:50:55.338] <TB0>     INFO: 1273840 events read in total (49300ms).
[13:51:42.884] <TB0>     INFO: 2544530 events read in total (96846ms).
[13:52:04.498] <TB0>     INFO: 3120000 events read in total (118461ms).
[13:52:04.547] <TB0>     INFO: Test took 119571ms.
[13:52:04.627] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:04.764] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:06.130] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:07.628] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:09.035] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:10.429] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:11.843] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:13.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:14.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:15.928] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:17.308] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:18.660] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:20.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:21.413] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:22.802] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:24.166] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:25.557] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:26.923] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 399499264
[13:52:26.957] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[13:52:26.957] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 66.8344, RMS = 1.5982
[13:52:26.957] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 75
[13:52:26.957] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[13:52:26.957] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.7268, RMS = 1.5586
[13:52:26.957] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 73
[13:52:26.958] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[13:52:26.958] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.4299, RMS = 1.91564
[13:52:26.958] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[13:52:26.958] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[13:52:26.958] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.1158, RMS = 1.56374
[13:52:26.958] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[13:52:26.959] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[13:52:26.959] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.4646, RMS = 2.0798
[13:52:26.959] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:52:26.959] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[13:52:26.959] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.3575, RMS = 2.23279
[13:52:26.959] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:52:26.960] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[13:52:26.960] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8761, RMS = 1.57115
[13:52:26.961] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:52:26.961] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[13:52:26.961] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.8966, RMS = 2.02089
[13:52:26.961] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:52:26.962] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[13:52:26.962] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.6323, RMS = 1.89387
[13:52:26.962] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:52:26.962] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[13:52:26.962] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.4129, RMS = 2.04168
[13:52:26.962] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[13:52:26.963] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[13:52:26.963] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.5281, RMS = 1.98011
[13:52:26.963] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:52:26.963] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[13:52:26.963] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.2557, RMS = 2.39843
[13:52:26.963] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:52:26.964] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[13:52:26.964] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.1418, RMS = 2.20087
[13:52:26.964] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:52:26.964] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[13:52:26.964] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.2289, RMS = 2.29062
[13:52:26.964] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[13:52:26.965] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[13:52:26.965] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2006, RMS = 1.16192
[13:52:26.965] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:52:26.965] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[13:52:26.965] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6148, RMS = 1.34965
[13:52:26.965] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:52:26.966] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[13:52:26.966] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2299, RMS = 1.37168
[13:52:26.966] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:52:26.966] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[13:52:26.966] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5459, RMS = 1.36283
[13:52:26.966] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:52:26.967] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[13:52:26.967] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.6835, RMS = 1.62222
[13:52:26.968] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[13:52:26.968] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[13:52:26.968] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.6176, RMS = 1.77897
[13:52:26.968] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[13:52:26.969] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[13:52:26.969] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1462, RMS = 1.42319
[13:52:26.969] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:52:26.969] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[13:52:26.969] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7775, RMS = 1.57839
[13:52:26.969] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:52:26.970] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[13:52:26.970] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.1877, RMS = 2.00953
[13:52:26.970] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:52:26.970] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[13:52:26.970] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.0346, RMS = 1.78866
[13:52:26.970] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[13:52:26.971] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[13:52:26.971] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8286, RMS = 2.09693
[13:52:26.971] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[13:52:26.971] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[13:52:26.971] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.106, RMS = 1.84245
[13:52:26.971] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:52:26.972] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[13:52:26.972] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9681, RMS = 1.44253
[13:52:26.972] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:52:26.972] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[13:52:26.972] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.2176, RMS = 1.41579
[13:52:26.972] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:52:26.973] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[13:52:26.973] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1991, RMS = 1.0664
[13:52:26.973] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:52:26.973] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[13:52:26.973] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6107, RMS = 1.22331
[13:52:26.973] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:52:26.974] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[13:52:26.974] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3865, RMS = 1.56649
[13:52:26.974] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:52:26.974] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[13:52:26.974] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0811, RMS = 1.75827
[13:52:26.975] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:52:26.977] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[13:52:26.977] <TB0>     INFO: number of dead bumps (per ROC):     1    0    0    0    1    0    0    1    0    0    0    1    0    0    3    0
[13:52:26.978] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[13:52:27.070] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[13:52:27.070] <TB0>     INFO: enter test to run
[13:52:27.070] <TB0>     INFO:   test:  no parameter change
[13:52:27.071] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[13:52:27.071] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.9mA
[13:52:27.071] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[13:52:27.071] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[13:52:27.518] <TB0>    QUIET: Connection to board 133 closed.
[13:52:27.525] <TB0>     INFO: pXar: this is the end, my friend
[13:52:27.525] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
