{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626068653811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626068653811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 12 12:44:13 2021 " "Processing started: Mon Jul 12 12:44:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626068653811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068653811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off median -c median " "Command: quartus_map --read_settings_files=on --write_settings_files=off median -c median" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068653811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626068653976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626068653977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/Write_Pointer_256x256.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/Write_Pointer_256x256.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Pointer_256x256 " "Found entity 1: Write_Pointer_256x256" {  } { { "../Write_Pointer_256x256.v" "" { Text "/home/datnt/Desktop/Project/Write_Pointer_256x256.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068659976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068659976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/ValidInOut.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/ValidInOut.v" { { "Info" "ISGN_ENTITY_NAME" "1 ValidInOut " "Found entity 1: ValidInOut" {  } { { "../ValidInOut.v" "" { Text "/home/datnt/Desktop/Project/ValidInOut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068659976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068659976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/Transfer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/Transfer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Transfer " "Found entity 1: Transfer" {  } { { "../Transfer.v" "" { Text "/home/datnt/Desktop/Project/Transfer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068659977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068659977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/test_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/test_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_module " "Found entity 1: test_module" {  } { { "../test_module.v" "" { Text "/home/datnt/Desktop/Project/test_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068659977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068659977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/Status_Signal_256x256.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/Status_Signal_256x256.v" { { "Info" "ISGN_ENTITY_NAME" "1 Status_Signal_256x256 " "Found entity 1: Status_Signal_256x256" {  } { { "../Status_Signal_256x256.v" "" { Text "/home/datnt/Desktop/Project/Status_Signal_256x256.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068659977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068659977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/REG.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/REG.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../REG.v" "" { Text "/home/datnt/Desktop/Project/REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068659978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068659978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/Read_Pointer_256x256.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/Read_Pointer_256x256.v" { { "Info" "ISGN_ENTITY_NAME" "1 Read_Pointer_256x256 " "Found entity 1: Read_Pointer_256x256" {  } { { "../Read_Pointer_256x256.v" "" { Text "/home/datnt/Desktop/Project/Read_Pointer_256x256.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068659978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068659978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/med_9.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/med_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 med_9 " "Found entity 1: med_9" {  } { { "../med_9.v" "" { Text "/home/datnt/Desktop/Project/med_9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068659979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068659979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/med_3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/med_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 med_3 " "Found entity 1: med_3" {  } { { "../med_3.v" "" { Text "/home/datnt/Desktop/Project/med_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068659979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068659979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/line_buffer_kernel_3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/line_buffer_kernel_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_buffer_kernel_3 " "Found entity 1: line_buffer_kernel_3" {  } { { "../line_buffer_kernel_3.v" "" { Text "/home/datnt/Desktop/Project/line_buffer_kernel_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068659979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068659979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_buffer " "Found entity 1: line_buffer" {  } { { "../line_buffer.v" "" { Text "/home/datnt/Desktop/Project/line_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068659980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068659980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/FIFO_256x256.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/FIFO_256x256.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_256x256 " "Found entity 1: FIFO_256x256" {  } { { "../FIFO_256x256.v" "" { Text "/home/datnt/Desktop/Project/FIFO_256x256.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068659980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068659980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/ff_ram__256x256.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/ff_ram__256x256.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff_ram_256x256 " "Found entity 1: ff_ram_256x256" {  } { { "../ff_ram__256x256.v" "" { Text "/home/datnt/Desktop/Project/ff_ram__256x256.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068659980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068659980 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BRAM_256.v(18) " "Verilog HDL information at BRAM_256.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "../BRAM_256.v" "" { Text "/home/datnt/Desktop/Project/BRAM_256.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1626068659981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/Desktop/Project/BRAM_256.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/Desktop/Project/BRAM_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM_256 " "Found entity 1: BRAM_256" {  } { { "../BRAM_256.v" "" { Text "/home/datnt/Desktop/Project/BRAM_256.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626068659981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068659981 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "i test_module.v(31) " "Verilog HDL Procedural Assignment error at test_module.v(31): object \"i\" on left-hand side of assignment must have a variable data type" {  } { { "../test_module.v" "" { Text "/home/datnt/Desktop/Project/test_module.v" 31 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1626068659982 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "i test_module.v(33) " "Verilog HDL Procedural Assignment error at test_module.v(33): object \"i\" on left-hand side of assignment must have a variable data type" {  } { { "../test_module.v" "" { Text "/home/datnt/Desktop/Project/test_module.v" 33 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1626068659982 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "928 " "Peak virtual memory: 928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626068660009 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 12 12:44:20 2021 " "Processing ended: Mon Jul 12 12:44:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626068660009 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626068660009 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626068660009 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626068660009 ""}
