#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 26 20:39:33 2023
# Process ID: 25528
# Current directory: F:/project/VGA/vga_char
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25292 F:\project\VGA\vga_char\char.xpr
# Log file: F:/project/VGA/vga_char/vivado.log
# Journal file: F:/project/VGA/vga_char\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/project/VGA/vga_char/char.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_char' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_char_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/ip/pll_108/pll_108_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/ip/pll_108/pll_108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_char
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
"xelab -wto 826a02e68e564fb3aa6c29b54af61331 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_char_behav xil_defaultlib.vga_char xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 826a02e68e564fb3aa6c29b54af61331 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_char_behav xil_defaultlib.vga_char xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=36.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_108_clk_wiz
Compiling module xil_defaultlib.pll_108
Compiling module xil_defaultlib.vga_char
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_char_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim/xsim.dir/vga_char_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 26 21:21:25 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 958.465 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_char_behav -key {Behavioral:sim_1:Functional:vga_char} -tclbatch {vga_char.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source vga_char.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 976.051 ; gain = 17.586
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_char_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 976.051 ; gain = 30.672
close_sim
INFO: [Simtcl 6-16] Simulation closed
file mkdir F:/project/VGA/vga_char/char.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/project/VGA/vga_char/char.srcs/sim_1/new/tb_char.v w ]
add_files -fileset sim_1 F:/project/VGA/vga_char/char.srcs/sim_1/new/tb_char.v
update_compile_order -fileset sim_1
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {3} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {37} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {49} CONFIG.CLKOUT1_JITTER {199.839} CONFIG.CLKOUT1_PHASE_ERROR {173.631}] [get_ips pll_108]
generate_target all [get_files  F:/project/VGA/vga_char/char.srcs/sources_1/ip/pll_108/pll_108.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_108'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_108'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll_108'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll_108'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll_108'...
catch { config_ip_cache -export [get_ips -all pll_108] }
export_ip_user_files -of_objects [get_files F:/project/VGA/vga_char/char.srcs/sources_1/ip/pll_108/pll_108.xci] -no_script -sync -force -quiet
reset_run pll_108_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/project/VGA/vga_char/char.runs/pll_108_synth_1

launch_runs -jobs 10 pll_108_synth_1
[Tue Sep 26 21:25:20 2023] Launched pll_108_synth_1...
Run output will be captured here: F:/project/VGA/vga_char/char.runs/pll_108_synth_1/runme.log
export_simulation -of_objects [get_files F:/project/VGA/vga_char/char.srcs/sources_1/ip/pll_108/pll_108.xci] -directory F:/project/VGA/vga_char/char.ip_user_files/sim_scripts -ip_user_files_dir F:/project/VGA/vga_char/char.ip_user_files -ipstatic_source_dir F:/project/VGA/vga_char/char.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/project/VGA/vga_char/char.cache/compile_simlib/modelsim} {questa=F:/project/VGA/vga_char/char.cache/compile_simlib/questa} {riviera=F:/project/VGA/vga_char/char.cache/compile_simlib/riviera} {activehdl=F:/project/VGA/vga_char/char.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_char' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_char_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/ip/pll_108/pll_108_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/ip/pll_108/pll_108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_char
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
"xelab -wto 826a02e68e564fb3aa6c29b54af61331 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_char_behav xil_defaultlib.vga_char xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 826a02e68e564fb3aa6c29b54af61331 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_char_behav xil_defaultlib.vga_char xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=37,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_108_clk_wiz
Compiling module xil_defaultlib.pll_108
Compiling module xil_defaultlib.vga_char
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_char_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_char_behav -key {Behavioral:sim_1:Functional:vga_char} -tclbatch {vga_char.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source vga_char.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1146.766 ; gain = 6.121
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_char_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1146.766 ; gain = 6.121
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1223.473 ; gain = 18.254
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_char' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_char_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/ip/pll_108/pll_108_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/ip/pll_108/pll_108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_char
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
"xelab -wto 826a02e68e564fb3aa6c29b54af61331 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_char_behav xil_defaultlib.vga_char xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 826a02e68e564fb3aa6c29b54af61331 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_char_behav xil_defaultlib.vga_char xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=37,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_108_clk_wiz
Compiling module xil_defaultlib.pll_108
Compiling module xil_defaultlib.vga_char
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_char_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_char_behav -key {Behavioral:sim_1:Functional:vga_char} -tclbatch {vga_char.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source vga_char.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1224.984 ; gain = 1.512
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_char_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1224.984 ; gain = 1.512
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_char' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_char_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
"xelab -wto 826a02e68e564fb3aa6c29b54af61331 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_char_behav xil_defaultlib.vga_char xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 826a02e68e564fb3aa6c29b54af61331 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_char_behav xil_defaultlib.vga_char xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_char_behav -key {Behavioral:sim_1:Functional:vga_char} -tclbatch {vga_char.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source vga_char.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1227.555 ; gain = 2.352
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_char_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1227.555 ; gain = 2.352
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_char' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_char_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sim_1/new/tb_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_char
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
"xelab -wto 826a02e68e564fb3aa6c29b54af61331 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_char_behav xil_defaultlib.tb_char xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 826a02e68e564fb3aa6c29b54af61331 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_char_behav xil_defaultlib.tb_char xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'vag_char' is not declared [F:/project/VGA/vga_char/char.srcs/sim_1/new/tb_char.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 10
[Tue Sep 26 21:36:18 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/vga_char/char.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_char' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_char_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/ip/pll_108/pll_108_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/ip/pll_108/pll_108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_char
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sim_1/new/tb_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_char
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
"xelab -wto 826a02e68e564fb3aa6c29b54af61331 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_char_behav xil_defaultlib.tb_char xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 826a02e68e564fb3aa6c29b54af61331 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_char_behav xil_defaultlib.tb_char xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=37,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_108_clk_wiz
Compiling module xil_defaultlib.pll_108
Compiling module xil_defaultlib.vga_char
Compiling module xil_defaultlib.tb_char
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_char_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim/xsim.dir/tb_char_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 26 21:37:46 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_char_behav -key {Behavioral:sim_1:Functional:tb_char} -tclbatch {tb_char.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_char.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1372.582 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_char_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1372.582 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1372.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_char' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_char_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/ip/pll_108/pll_108_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/ip/pll_108/pll_108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_char
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:36]
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:37]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:56]
ERROR: [VRFC 10-5010] illegal character '8' in binary number 16'b0000000000000000000000E0000000000001F000000000000000078000000000 [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:57]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:57]
ERROR: [VRFC 10-5010] illegal character 'c' in binary number 16'b0000000000000000000000FC000000000001F00000000000000007C000000000 [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:58]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:58]
ERROR: [VRFC 10-5010] illegal character 'c' in binary number 16'b000000003E0000000000007E000000000001E00000000000000003C000000000 [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:59]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:59]
ERROR: [VRFC 10-5010] illegal character 'c' in binary number 16'b00000007FF0000000000003F000000000000E00000000000000003C000000000 [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:60]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:60]
ERROR: [VRFC 10-5010] illegal character 'c' in binary number 16'b000001FFFF0000000000001F000000000000E00000000000000003C000000000 [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:61]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:61]
ERROR: [VRFC 10-5010] illegal character 'c' in binary number 16'b0003FFFFFE00000000000007000000000000E00000000000000003C000000000 [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:62]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:62]
ERROR: [VRFC 10-5010] illegal character 'c' in binary number 16'b0007FFFFE000000000000000000000000000E000000F8000000003C000000000 [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:63]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:63]
ERROR: [VRFC 10-5010] illegal character 'c' in binary number 16'b0000FFFE0000000000000000018000000000E000003FC000000003C000000000 [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:64]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:64]
ERROR: [VRFC 10-5010] illegal character 'c' in binary number 16'b00003C1F80000000000100000FE000000000E00071FFE000000003C000000000 [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:65]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:65]
ERROR: [VRFC 10-5010] illegal character 'f' in binary number 16'b00003E1F8000000000018003FFF800000000E0007FCFC000000003803F000000 [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:66]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:66]
ERROR: [VRFC 10-5010] illegal character 'c' in binary number 16'b00003F0F80000000000180FFC0FC00000000E000780F80000000038FFFC00000 [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:67]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:67]
ERROR: [VRFC 10-5010] illegal character 'e' in binary number 16'b00001F0F800000000003FFE001FE00000000E060380F0000000007FFFFE00000 [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:68]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:68]
ERROR: [VRFC 10-5010] illegal character 'e' in binary number 16'b00001E0F000000000003E00001FC00000000E7F8380E000000FFFFC00FE00000 [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:69]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:69]
ERROR: [VRFC 10-5010] illegal character 'e' in binary number 16'b00001E1F000000000007800003C000000000FFFC380C0000007FE38007E00000 [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:70]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:70]
ERROR: [VRFC 10-5010] illegal character 'c' in binary number 16'b00001E1F000000000007800007000000071FE0FC380C00000078038007C00000 [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:71]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:71]
ERROR: [VRFC 10-5010] illegal character '8' in binary number 16'b00001E1F1FFC0000000F00000400000007FCE078381800000038038007800000 [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:72]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:72]
ERROR: [VRFC 10-5010] illegal character '8' in binary number 16'b00001E3FFFFF0000000F0030000000000780E07838180000003803800F800000 [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:73]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:73]
ERROR: [VRFC 10-5010] illegal character 'f' in binary number 16'b00001FFFFFFF8000000E00380000000003C0E07838300000003803800F000000 [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:74]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:74]
ERROR: [VRFC 10-5010] illegal character 'f' in binary number 16'b038FFFFE001FC000000C003C0000000003C0E07038300000001C03FF0F000000 [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:75]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:75]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 10
[Tue Sep 26 21:44:00 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/vga_char/char.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/project/VGA/vga_char/char.runs/synth_1

launch_runs synth_1 -jobs 10
[Tue Sep 26 22:05:04 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/vga_char/char.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_char' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_char_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/ip/pll_108/pll_108_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/ip/pll_108/pll_108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_char
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:36]
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sim_1/new/tb_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_char
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
"xelab -wto 826a02e68e564fb3aa6c29b54af61331 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_char_behav xil_defaultlib.tb_char xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 826a02e68e564fb3aa6c29b54af61331 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_char_behav xil_defaultlib.tb_char xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=37,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_108_clk_wiz
Compiling module xil_defaultlib.pll_108
Compiling module xil_defaultlib.vga_pic
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_char
Compiling module xil_defaultlib.tb_char
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_char_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_char_behav -key {Behavioral:sim_1:Functional:tb_char} -tclbatch {tb_char.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_char.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1372.582 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_char_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1372.582 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:19 ; elapsed = 00:04:16 . Memory (MB): peak = 1372.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_char' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_char_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'pi_en' is not permitted [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:120]
ERROR: [VRFC 10-2865] module 'vga_pic' ignored due to previous errors [F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/project/VGA/vga_char/char.runs/synth_1

launch_runs synth_1 -jobs 10
[Wed Sep 27 14:14:41 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/vga_char/char.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Wed Sep 27 14:15:58 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/vga_char/char.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_char' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_char_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_char/char.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
"xelab -wto 826a02e68e564fb3aa6c29b54af61331 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_char_behav xil_defaultlib.tb_char xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 826a02e68e564fb3aa6c29b54af61331 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_char_behav xil_defaultlib.tb_char xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=37,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_108_clk_wiz
Compiling module xil_defaultlib.pll_108
Compiling module xil_defaultlib.vga_pic
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_char
Compiling module xil_defaultlib.tb_char
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_char_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/vga_char/char.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_char_behav -key {Behavioral:sim_1:Functional:tb_char} -tclbatch {tb_char.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_char.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1372.582 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_char_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1372.582 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:33 ; elapsed = 00:05:00 . Memory (MB): peak = 1372.582 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/project/VGA/vga_char/char.runs/synth_1

launch_runs synth_1 -jobs 10
[Wed Sep 27 14:23:04 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/vga_char/char.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -jobs 10
[Wed Sep 27 14:24:19 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/vga_char/char.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1534.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2200.590 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2200.590 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2200.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2345.730 ; gain = 963.051
place_ports clk P17
place_ports rst R11
place_ports led K3
place_ports hsync D7
place_ports vsync C4
place_ports {rgb[11]} F5
place_ports {rgb[10]} C6
place_ports {rgb[9]} C5
place_ports {rgb[8]} B7
place_ports {rgb[7]} B6
place_ports {rgb[6]} A6
place_ports {rgb[5]} A5
place_ports {rgb[4]} D8
place_ports {rgb[3]} C7
place_ports {rgb[2]} E6
place_ports {rgb[1]} E5
place_ports {rgb[0]} E7
set_property IOSTANDARD LVCMOS33 [get_ports [list {rgb[11]} {rgb[10]} {rgb[9]} {rgb[8]} {rgb[7]} {rgb[6]} {rgb[5]} {rgb[4]} {rgb[3]} {rgb[2]} {rgb[1]} {rgb[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list hsync]]
set_property IOSTANDARD LVCMOS33 [get_ports [list led]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list vsync]]
file mkdir F:/project/VGA/vga_char/char.srcs/constrs_1/new
close [ open F:/project/VGA/vga_char/char.srcs/constrs_1/new/vga_char.xdc w ]
add_files -fileset constrs_1 F:/project/VGA/vga_char/char.srcs/constrs_1/new/vga_char.xdc
set_property target_constrs_file F:/project/VGA/vga_char/char.srcs/constrs_1/new/vga_char.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 10
[Wed Sep 27 14:29:39 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/vga_char/char.runs/synth_1/runme.log
close_design
launch_runs impl_1 -jobs 10
[Wed Sep 27 14:30:29 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/vga_char/char.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Sep 27 14:35:10 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/vga_char/char.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2345.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2345.730 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2345.730 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2345.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 27 14:36:43 2023...
