# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ALU.srcs/sources_1/new/full_adder.vhd" \
"../../../../ALU.srcs/sources_1/new/ripple_carry_adder.vhd" \
"../../../../ALU.srcs/sim_1/new/ripple_carry_sim.vhd" \

# Do not sort compile order
nosort
