{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 22 14:39:08 2020 " "Info: Processing started: Tue Sep 22 14:39:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off F1 -c F1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off F1 -c F1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "in_fred_anemometre " "Info: Assuming node \"in_fred_anemometre\" is an undefined clock" {  } { { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_fred_anemometre" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_1hz " "Info: Assuming node \"clk_1hz\" is an undefined clock" {  } { { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "in_fred_anemometre register cpt_anemo\[1\] register vect_anemo\[1\]~reg0 364.7 MHz 2.742 ns Internal " "Info: Clock \"in_fred_anemometre\" has Internal fmax of 364.7 MHz between source register \"cpt_anemo\[1\]\" and destination register \"vect_anemo\[1\]~reg0\" (period= 2.742 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.528 ns + Longest register register " "Info: + Longest register to register delay is 2.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpt_anemo\[1\] 1 REG LCFF_X47_Y34_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y34_N1; Fanout = 4; REG Node = 'cpt_anemo\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt_anemo[1] } "NODE_NAME" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.398 ns) 0.920 ns cpt_anemo~7 2 COMB LCCOMB_X47_Y34_N16 2 " "Info: 2: + IC(0.522 ns) + CELL(0.398 ns) = 0.920 ns; Loc. = LCCOMB_X47_Y34_N16; Fanout = 2; COMB Node = 'cpt_anemo~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { cpt_anemo[1] cpt_anemo~7 } "NODE_NAME" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 1.453 ns process_0~0 3 COMB LCCOMB_X47_Y34_N20 7 " "Info: 3: + IC(0.258 ns) + CELL(0.275 ns) = 1.453 ns; Loc. = LCCOMB_X47_Y34_N20; Fanout = 7; COMB Node = 'process_0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { cpt_anemo~7 process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.660 ns) 2.528 ns vect_anemo\[1\]~reg0 4 REG LCFF_X48_Y34_N9 1 " "Info: 4: + IC(0.415 ns) + CELL(0.660 ns) = 2.528 ns; Loc. = LCFF_X48_Y34_N9; Fanout = 1; REG Node = 'vect_anemo\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { process_0~0 vect_anemo[1]~reg0 } "NODE_NAME" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.333 ns ( 52.73 % ) " "Info: Total cell delay = 1.333 ns ( 52.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.195 ns ( 47.27 % ) " "Info: Total interconnect delay = 1.195 ns ( 47.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { cpt_anemo[1] cpt_anemo~7 process_0~0 vect_anemo[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.528 ns" { cpt_anemo[1] {} cpt_anemo~7 {} process_0~0 {} vect_anemo[1]~reg0 {} } { 0.000ns 0.522ns 0.258ns 0.415ns } { 0.000ns 0.398ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_fred_anemometre destination 2.684 ns + Shortest register " "Info: + Shortest clock path from clock \"in_fred_anemometre\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns in_fred_anemometre 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'in_fred_anemometre'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_fred_anemometre } "NODE_NAME" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns in_fred_anemometre~clkctrl 2 COMB CLKCTRL_G3 14 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'in_fred_anemometre~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { in_fred_anemometre in_fred_anemometre~clkctrl } "NODE_NAME" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns vect_anemo\[1\]~reg0 3 REG LCFF_X48_Y34_N9 1 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X48_Y34_N9; Fanout = 1; REG Node = 'vect_anemo\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { in_fred_anemometre~clkctrl vect_anemo[1]~reg0 } "NODE_NAME" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { in_fred_anemometre in_fred_anemometre~clkctrl vect_anemo[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} in_fred_anemometre~clkctrl {} vect_anemo[1]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_fred_anemometre source 2.684 ns - Longest register " "Info: - Longest clock path from clock \"in_fred_anemometre\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns in_fred_anemometre 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'in_fred_anemometre'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_fred_anemometre } "NODE_NAME" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns in_fred_anemometre~clkctrl 2 COMB CLKCTRL_G3 14 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'in_fred_anemometre~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { in_fred_anemometre in_fred_anemometre~clkctrl } "NODE_NAME" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns cpt_anemo\[1\] 3 REG LCFF_X47_Y34_N1 4 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X47_Y34_N1; Fanout = 4; REG Node = 'cpt_anemo\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { in_fred_anemometre~clkctrl cpt_anemo[1] } "NODE_NAME" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { in_fred_anemometre in_fred_anemometre~clkctrl cpt_anemo[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} in_fred_anemometre~clkctrl {} cpt_anemo[1] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { in_fred_anemometre in_fred_anemometre~clkctrl vect_anemo[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} in_fred_anemometre~clkctrl {} vect_anemo[1]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { in_fred_anemometre in_fred_anemometre~clkctrl cpt_anemo[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} in_fred_anemometre~clkctrl {} cpt_anemo[1] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { cpt_anemo[1] cpt_anemo~7 process_0~0 vect_anemo[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.528 ns" { cpt_anemo[1] {} cpt_anemo~7 {} process_0~0 {} vect_anemo[1]~reg0 {} } { 0.000ns 0.522ns 0.258ns 0.415ns } { 0.000ns 0.398ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { in_fred_anemometre in_fred_anemometre~clkctrl vect_anemo[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} in_fred_anemometre~clkctrl {} vect_anemo[1]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { in_fred_anemometre in_fred_anemometre~clkctrl cpt_anemo[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} in_fred_anemometre~clkctrl {} cpt_anemo[1] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_1hz register register state\[0\] state\[0\] 420.17 MHz Internal " "Info: Clock \"clk_1hz\" Internal fmax is restricted to 420.17 MHz between source register \"state\[0\]\" and destination register \"state\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[0\] 1 REG LCFF_X35_Y35_N17 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y35_N17; Fanout = 10; REG Node = 'state\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns state\[0\]~0 2 COMB LCCOMB_X35_Y35_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X35_Y35_N16; Fanout = 1; COMB Node = 'state\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { state[0] state[0]~0 } "NODE_NAME" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns state\[0\] 3 REG LCFF_X35_Y35_N17 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X35_Y35_N17; Fanout = 10; REG Node = 'state\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { state[0]~0 state[0] } "NODE_NAME" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { state[0] state[0]~0 state[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { state[0] {} state[0]~0 {} state[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1hz destination 2.365 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_1hz\" to destination register is 2.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk_1hz 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'clk_1hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz } "NODE_NAME" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.537 ns) 2.365 ns state\[0\] 2 REG LCFF_X35_Y35_N17 10 " "Info: 2: + IC(0.849 ns) + CELL(0.537 ns) = 2.365 ns; Loc. = LCFF_X35_Y35_N17; Fanout = 10; REG Node = 'state\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { clk_1hz state[0] } "NODE_NAME" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 64.10 % ) " "Info: Total cell delay = 1.516 ns ( 64.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.849 ns ( 35.90 % ) " "Info: Total interconnect delay = 0.849 ns ( 35.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { clk_1hz state[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { clk_1hz {} clk_1hz~combout {} state[0] {} } { 0.000ns 0.000ns 0.849ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1hz source 2.365 ns - Longest register " "Info: - Longest clock path from clock \"clk_1hz\" to source register is 2.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk_1hz 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'clk_1hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz } "NODE_NAME" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.537 ns) 2.365 ns state\[0\] 2 REG LCFF_X35_Y35_N17 10 " "Info: 2: + IC(0.849 ns) + CELL(0.537 ns) = 2.365 ns; Loc. = LCFF_X35_Y35_N17; Fanout = 10; REG Node = 'state\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { clk_1hz state[0] } "NODE_NAME" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 64.10 % ) " "Info: Total cell delay = 1.516 ns ( 64.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.849 ns ( 35.90 % ) " "Info: Total interconnect delay = 0.849 ns ( 35.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { clk_1hz state[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { clk_1hz {} clk_1hz~combout {} state[0] {} } { 0.000ns 0.000ns 0.849ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { clk_1hz state[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { clk_1hz {} clk_1hz~combout {} state[0] {} } { 0.000ns 0.000ns 0.849ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { clk_1hz {} clk_1hz~combout {} state[0] {} } { 0.000ns 0.000ns 0.849ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { state[0] state[0]~0 state[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { state[0] {} state[0]~0 {} state[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { clk_1hz state[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { clk_1hz {} clk_1hz~combout {} state[0] {} } { 0.000ns 0.000ns 0.849ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { clk_1hz {} clk_1hz~combout {} state[0] {} } { 0.000ns 0.000ns 0.849ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { state[0] {} } {  } {  } "" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 20 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "in_fred_anemometre vect_anemo\[5\] vect_anemo\[5\]~reg0 7.295 ns register " "Info: tco from clock \"in_fred_anemometre\" to destination pin \"vect_anemo\[5\]\" through register \"vect_anemo\[5\]~reg0\" is 7.295 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_fred_anemometre source 2.684 ns + Longest register " "Info: + Longest clock path from clock \"in_fred_anemometre\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns in_fred_anemometre 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'in_fred_anemometre'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_fred_anemometre } "NODE_NAME" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns in_fred_anemometre~clkctrl 2 COMB CLKCTRL_G3 14 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'in_fred_anemometre~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { in_fred_anemometre in_fred_anemometre~clkctrl } "NODE_NAME" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns vect_anemo\[5\]~reg0 3 REG LCFF_X47_Y34_N27 1 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X47_Y34_N27; Fanout = 1; REG Node = 'vect_anemo\[5\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { in_fred_anemometre~clkctrl vect_anemo[5]~reg0 } "NODE_NAME" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { in_fred_anemometre in_fred_anemometre~clkctrl vect_anemo[5]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} in_fred_anemometre~clkctrl {} vect_anemo[5]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.361 ns + Longest register pin " "Info: + Longest register to pin delay is 4.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vect_anemo\[5\]~reg0 1 REG LCFF_X47_Y34_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y34_N27; Fanout = 1; REG Node = 'vect_anemo\[5\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vect_anemo[5]~reg0 } "NODE_NAME" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(2.779 ns) 4.361 ns vect_anemo\[5\] 2 PIN PIN_F21 0 " "Info: 2: + IC(1.582 ns) + CELL(2.779 ns) = 4.361 ns; Loc. = PIN_F21; Fanout = 0; PIN Node = 'vect_anemo\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.361 ns" { vect_anemo[5]~reg0 vect_anemo[5] } "NODE_NAME" } } { "../Components/Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur_BCD/Compteur_BCD.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.779 ns ( 63.72 % ) " "Info: Total cell delay = 2.779 ns ( 63.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.582 ns ( 36.28 % ) " "Info: Total interconnect delay = 1.582 ns ( 36.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.361 ns" { vect_anemo[5]~reg0 vect_anemo[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.361 ns" { vect_anemo[5]~reg0 {} vect_anemo[5] {} } { 0.000ns 1.582ns } { 0.000ns 2.779ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { in_fred_anemometre in_fred_anemometre~clkctrl vect_anemo[5]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} in_fred_anemometre~clkctrl {} vect_anemo[5]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.361 ns" { vect_anemo[5]~reg0 vect_anemo[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.361 ns" { vect_anemo[5]~reg0 {} vect_anemo[5] {} } { 0.000ns 1.582ns } { 0.000ns 2.779ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 22 14:39:08 2020 " "Info: Processing ended: Tue Sep 22 14:39:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
