// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="IQuantize,hls_ip_2017_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.625000,HLS_SYN_LAT=242,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=64,HLS_SYN_FF=9687,HLS_SYN_LUT=7946}" *)

module IQuantize (
        ap_clk,
        ap_rst_n,
        m_axi_BUS_DST_AWVALID,
        m_axi_BUS_DST_AWREADY,
        m_axi_BUS_DST_AWADDR,
        m_axi_BUS_DST_AWID,
        m_axi_BUS_DST_AWLEN,
        m_axi_BUS_DST_AWSIZE,
        m_axi_BUS_DST_AWBURST,
        m_axi_BUS_DST_AWLOCK,
        m_axi_BUS_DST_AWCACHE,
        m_axi_BUS_DST_AWPROT,
        m_axi_BUS_DST_AWQOS,
        m_axi_BUS_DST_AWREGION,
        m_axi_BUS_DST_AWUSER,
        m_axi_BUS_DST_WVALID,
        m_axi_BUS_DST_WREADY,
        m_axi_BUS_DST_WDATA,
        m_axi_BUS_DST_WSTRB,
        m_axi_BUS_DST_WLAST,
        m_axi_BUS_DST_WID,
        m_axi_BUS_DST_WUSER,
        m_axi_BUS_DST_ARVALID,
        m_axi_BUS_DST_ARREADY,
        m_axi_BUS_DST_ARADDR,
        m_axi_BUS_DST_ARID,
        m_axi_BUS_DST_ARLEN,
        m_axi_BUS_DST_ARSIZE,
        m_axi_BUS_DST_ARBURST,
        m_axi_BUS_DST_ARLOCK,
        m_axi_BUS_DST_ARCACHE,
        m_axi_BUS_DST_ARPROT,
        m_axi_BUS_DST_ARQOS,
        m_axi_BUS_DST_ARREGION,
        m_axi_BUS_DST_ARUSER,
        m_axi_BUS_DST_RVALID,
        m_axi_BUS_DST_RREADY,
        m_axi_BUS_DST_RDATA,
        m_axi_BUS_DST_RLAST,
        m_axi_BUS_DST_RID,
        m_axi_BUS_DST_RUSER,
        m_axi_BUS_DST_RRESP,
        m_axi_BUS_DST_BVALID,
        m_axi_BUS_DST_BREADY,
        m_axi_BUS_DST_BRESP,
        m_axi_BUS_DST_BID,
        m_axi_BUS_DST_BUSER,
        m_axi_BUS_SRC_AWVALID,
        m_axi_BUS_SRC_AWREADY,
        m_axi_BUS_SRC_AWADDR,
        m_axi_BUS_SRC_AWID,
        m_axi_BUS_SRC_AWLEN,
        m_axi_BUS_SRC_AWSIZE,
        m_axi_BUS_SRC_AWBURST,
        m_axi_BUS_SRC_AWLOCK,
        m_axi_BUS_SRC_AWCACHE,
        m_axi_BUS_SRC_AWPROT,
        m_axi_BUS_SRC_AWQOS,
        m_axi_BUS_SRC_AWREGION,
        m_axi_BUS_SRC_AWUSER,
        m_axi_BUS_SRC_WVALID,
        m_axi_BUS_SRC_WREADY,
        m_axi_BUS_SRC_WDATA,
        m_axi_BUS_SRC_WSTRB,
        m_axi_BUS_SRC_WLAST,
        m_axi_BUS_SRC_WID,
        m_axi_BUS_SRC_WUSER,
        m_axi_BUS_SRC_ARVALID,
        m_axi_BUS_SRC_ARREADY,
        m_axi_BUS_SRC_ARADDR,
        m_axi_BUS_SRC_ARID,
        m_axi_BUS_SRC_ARLEN,
        m_axi_BUS_SRC_ARSIZE,
        m_axi_BUS_SRC_ARBURST,
        m_axi_BUS_SRC_ARLOCK,
        m_axi_BUS_SRC_ARCACHE,
        m_axi_BUS_SRC_ARPROT,
        m_axi_BUS_SRC_ARQOS,
        m_axi_BUS_SRC_ARREGION,
        m_axi_BUS_SRC_ARUSER,
        m_axi_BUS_SRC_RVALID,
        m_axi_BUS_SRC_RREADY,
        m_axi_BUS_SRC_RDATA,
        m_axi_BUS_SRC_RLAST,
        m_axi_BUS_SRC_RID,
        m_axi_BUS_SRC_RUSER,
        m_axi_BUS_SRC_RRESP,
        m_axi_BUS_SRC_BVALID,
        m_axi_BUS_SRC_BREADY,
        m_axi_BUS_SRC_BRESP,
        m_axi_BUS_SRC_BID,
        m_axi_BUS_SRC_BUSER,
        s_axi_BUS_CTRL_AWVALID,
        s_axi_BUS_CTRL_AWREADY,
        s_axi_BUS_CTRL_AWADDR,
        s_axi_BUS_CTRL_WVALID,
        s_axi_BUS_CTRL_WREADY,
        s_axi_BUS_CTRL_WDATA,
        s_axi_BUS_CTRL_WSTRB,
        s_axi_BUS_CTRL_ARVALID,
        s_axi_BUS_CTRL_ARREADY,
        s_axi_BUS_CTRL_ARADDR,
        s_axi_BUS_CTRL_RVALID,
        s_axi_BUS_CTRL_RREADY,
        s_axi_BUS_CTRL_RDATA,
        s_axi_BUS_CTRL_RRESP,
        s_axi_BUS_CTRL_BVALID,
        s_axi_BUS_CTRL_BREADY,
        s_axi_BUS_CTRL_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 23'd1;
parameter    ap_ST_fsm_state2 = 23'd2;
parameter    ap_ST_fsm_state3 = 23'd4;
parameter    ap_ST_fsm_state4 = 23'd8;
parameter    ap_ST_fsm_state5 = 23'd16;
parameter    ap_ST_fsm_state6 = 23'd32;
parameter    ap_ST_fsm_state7 = 23'd64;
parameter    ap_ST_fsm_state8 = 23'd128;
parameter    ap_ST_fsm_state9 = 23'd256;
parameter    ap_ST_fsm_pp0_stage0 = 23'd512;
parameter    ap_ST_fsm_state13 = 23'd1024;
parameter    ap_ST_fsm_pp1_stage0 = 23'd2048;
parameter    ap_ST_fsm_state17 = 23'd4096;
parameter    ap_ST_fsm_state18 = 23'd8192;
parameter    ap_ST_fsm_state19 = 23'd16384;
parameter    ap_ST_fsm_state20 = 23'd32768;
parameter    ap_ST_fsm_state21 = 23'd65536;
parameter    ap_ST_fsm_pp2_stage0 = 23'd131072;
parameter    ap_ST_fsm_state24 = 23'd262144;
parameter    ap_ST_fsm_state25 = 23'd524288;
parameter    ap_ST_fsm_state26 = 23'd1048576;
parameter    ap_ST_fsm_state27 = 23'd2097152;
parameter    ap_ST_fsm_state28 = 23'd4194304;
parameter    C_S_AXI_BUS_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_BUS_CTRL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_BUS_DST_ID_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_ADDR_WIDTH = 32;
parameter    C_M_AXI_BUS_DST_DATA_WIDTH = 32;
parameter    C_M_AXI_BUS_DST_AWUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_ARUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_WUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_RUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_BUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_USER_VALUE = 0;
parameter    C_M_AXI_BUS_DST_PROT_VALUE = 0;
parameter    C_M_AXI_BUS_DST_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_BUS_SRC_ID_WIDTH = 1;
parameter    C_M_AXI_BUS_SRC_ADDR_WIDTH = 32;
parameter    C_M_AXI_BUS_SRC_DATA_WIDTH = 32;
parameter    C_M_AXI_BUS_SRC_AWUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_SRC_ARUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_SRC_WUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_SRC_RUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_SRC_BUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_SRC_USER_VALUE = 0;
parameter    C_M_AXI_BUS_SRC_PROT_VALUE = 0;
parameter    C_M_AXI_BUS_SRC_CACHE_VALUE = 3;

parameter C_S_AXI_BUS_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_BUS_DST_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_BUS_SRC_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_BUS_DST_AWVALID;
input   m_axi_BUS_DST_AWREADY;
output  [C_M_AXI_BUS_DST_ADDR_WIDTH - 1:0] m_axi_BUS_DST_AWADDR;
output  [C_M_AXI_BUS_DST_ID_WIDTH - 1:0] m_axi_BUS_DST_AWID;
output  [7:0] m_axi_BUS_DST_AWLEN;
output  [2:0] m_axi_BUS_DST_AWSIZE;
output  [1:0] m_axi_BUS_DST_AWBURST;
output  [1:0] m_axi_BUS_DST_AWLOCK;
output  [3:0] m_axi_BUS_DST_AWCACHE;
output  [2:0] m_axi_BUS_DST_AWPROT;
output  [3:0] m_axi_BUS_DST_AWQOS;
output  [3:0] m_axi_BUS_DST_AWREGION;
output  [C_M_AXI_BUS_DST_AWUSER_WIDTH - 1:0] m_axi_BUS_DST_AWUSER;
output   m_axi_BUS_DST_WVALID;
input   m_axi_BUS_DST_WREADY;
output  [C_M_AXI_BUS_DST_DATA_WIDTH - 1:0] m_axi_BUS_DST_WDATA;
output  [C_M_AXI_BUS_DST_WSTRB_WIDTH - 1:0] m_axi_BUS_DST_WSTRB;
output   m_axi_BUS_DST_WLAST;
output  [C_M_AXI_BUS_DST_ID_WIDTH - 1:0] m_axi_BUS_DST_WID;
output  [C_M_AXI_BUS_DST_WUSER_WIDTH - 1:0] m_axi_BUS_DST_WUSER;
output   m_axi_BUS_DST_ARVALID;
input   m_axi_BUS_DST_ARREADY;
output  [C_M_AXI_BUS_DST_ADDR_WIDTH - 1:0] m_axi_BUS_DST_ARADDR;
output  [C_M_AXI_BUS_DST_ID_WIDTH - 1:0] m_axi_BUS_DST_ARID;
output  [7:0] m_axi_BUS_DST_ARLEN;
output  [2:0] m_axi_BUS_DST_ARSIZE;
output  [1:0] m_axi_BUS_DST_ARBURST;
output  [1:0] m_axi_BUS_DST_ARLOCK;
output  [3:0] m_axi_BUS_DST_ARCACHE;
output  [2:0] m_axi_BUS_DST_ARPROT;
output  [3:0] m_axi_BUS_DST_ARQOS;
output  [3:0] m_axi_BUS_DST_ARREGION;
output  [C_M_AXI_BUS_DST_ARUSER_WIDTH - 1:0] m_axi_BUS_DST_ARUSER;
input   m_axi_BUS_DST_RVALID;
output   m_axi_BUS_DST_RREADY;
input  [C_M_AXI_BUS_DST_DATA_WIDTH - 1:0] m_axi_BUS_DST_RDATA;
input   m_axi_BUS_DST_RLAST;
input  [C_M_AXI_BUS_DST_ID_WIDTH - 1:0] m_axi_BUS_DST_RID;
input  [C_M_AXI_BUS_DST_RUSER_WIDTH - 1:0] m_axi_BUS_DST_RUSER;
input  [1:0] m_axi_BUS_DST_RRESP;
input   m_axi_BUS_DST_BVALID;
output   m_axi_BUS_DST_BREADY;
input  [1:0] m_axi_BUS_DST_BRESP;
input  [C_M_AXI_BUS_DST_ID_WIDTH - 1:0] m_axi_BUS_DST_BID;
input  [C_M_AXI_BUS_DST_BUSER_WIDTH - 1:0] m_axi_BUS_DST_BUSER;
output   m_axi_BUS_SRC_AWVALID;
input   m_axi_BUS_SRC_AWREADY;
output  [C_M_AXI_BUS_SRC_ADDR_WIDTH - 1:0] m_axi_BUS_SRC_AWADDR;
output  [C_M_AXI_BUS_SRC_ID_WIDTH - 1:0] m_axi_BUS_SRC_AWID;
output  [7:0] m_axi_BUS_SRC_AWLEN;
output  [2:0] m_axi_BUS_SRC_AWSIZE;
output  [1:0] m_axi_BUS_SRC_AWBURST;
output  [1:0] m_axi_BUS_SRC_AWLOCK;
output  [3:0] m_axi_BUS_SRC_AWCACHE;
output  [2:0] m_axi_BUS_SRC_AWPROT;
output  [3:0] m_axi_BUS_SRC_AWQOS;
output  [3:0] m_axi_BUS_SRC_AWREGION;
output  [C_M_AXI_BUS_SRC_AWUSER_WIDTH - 1:0] m_axi_BUS_SRC_AWUSER;
output   m_axi_BUS_SRC_WVALID;
input   m_axi_BUS_SRC_WREADY;
output  [C_M_AXI_BUS_SRC_DATA_WIDTH - 1:0] m_axi_BUS_SRC_WDATA;
output  [C_M_AXI_BUS_SRC_WSTRB_WIDTH - 1:0] m_axi_BUS_SRC_WSTRB;
output   m_axi_BUS_SRC_WLAST;
output  [C_M_AXI_BUS_SRC_ID_WIDTH - 1:0] m_axi_BUS_SRC_WID;
output  [C_M_AXI_BUS_SRC_WUSER_WIDTH - 1:0] m_axi_BUS_SRC_WUSER;
output   m_axi_BUS_SRC_ARVALID;
input   m_axi_BUS_SRC_ARREADY;
output  [C_M_AXI_BUS_SRC_ADDR_WIDTH - 1:0] m_axi_BUS_SRC_ARADDR;
output  [C_M_AXI_BUS_SRC_ID_WIDTH - 1:0] m_axi_BUS_SRC_ARID;
output  [7:0] m_axi_BUS_SRC_ARLEN;
output  [2:0] m_axi_BUS_SRC_ARSIZE;
output  [1:0] m_axi_BUS_SRC_ARBURST;
output  [1:0] m_axi_BUS_SRC_ARLOCK;
output  [3:0] m_axi_BUS_SRC_ARCACHE;
output  [2:0] m_axi_BUS_SRC_ARPROT;
output  [3:0] m_axi_BUS_SRC_ARQOS;
output  [3:0] m_axi_BUS_SRC_ARREGION;
output  [C_M_AXI_BUS_SRC_ARUSER_WIDTH - 1:0] m_axi_BUS_SRC_ARUSER;
input   m_axi_BUS_SRC_RVALID;
output   m_axi_BUS_SRC_RREADY;
input  [C_M_AXI_BUS_SRC_DATA_WIDTH - 1:0] m_axi_BUS_SRC_RDATA;
input   m_axi_BUS_SRC_RLAST;
input  [C_M_AXI_BUS_SRC_ID_WIDTH - 1:0] m_axi_BUS_SRC_RID;
input  [C_M_AXI_BUS_SRC_RUSER_WIDTH - 1:0] m_axi_BUS_SRC_RUSER;
input  [1:0] m_axi_BUS_SRC_RRESP;
input   m_axi_BUS_SRC_BVALID;
output   m_axi_BUS_SRC_BREADY;
input  [1:0] m_axi_BUS_SRC_BRESP;
input  [C_M_AXI_BUS_SRC_ID_WIDTH - 1:0] m_axi_BUS_SRC_BID;
input  [C_M_AXI_BUS_SRC_BUSER_WIDTH - 1:0] m_axi_BUS_SRC_BUSER;
input   s_axi_BUS_CTRL_AWVALID;
output   s_axi_BUS_CTRL_AWREADY;
input  [C_S_AXI_BUS_CTRL_ADDR_WIDTH - 1:0] s_axi_BUS_CTRL_AWADDR;
input   s_axi_BUS_CTRL_WVALID;
output   s_axi_BUS_CTRL_WREADY;
input  [C_S_AXI_BUS_CTRL_DATA_WIDTH - 1:0] s_axi_BUS_CTRL_WDATA;
input  [C_S_AXI_BUS_CTRL_WSTRB_WIDTH - 1:0] s_axi_BUS_CTRL_WSTRB;
input   s_axi_BUS_CTRL_ARVALID;
output   s_axi_BUS_CTRL_ARREADY;
input  [C_S_AXI_BUS_CTRL_ADDR_WIDTH - 1:0] s_axi_BUS_CTRL_ARADDR;
output   s_axi_BUS_CTRL_RVALID;
input   s_axi_BUS_CTRL_RREADY;
output  [C_S_AXI_BUS_CTRL_DATA_WIDTH - 1:0] s_axi_BUS_CTRL_RDATA;
output  [1:0] s_axi_BUS_CTRL_RRESP;
output   s_axi_BUS_CTRL_BVALID;
input   s_axi_BUS_CTRL_BREADY;
output  [1:0] s_axi_BUS_CTRL_BRESP;
output   interrupt;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [22:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] matrix;
wire   [31:0] qmatrix;
reg    BUS_DST_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    BUS_DST_blk_n_AW;
wire    ap_CS_fsm_state8;
reg    BUS_DST_blk_n_R;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] exitcond3_reg_4946;
reg    BUS_DST_blk_n_W;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] exitcond4_reg_5492;
reg    BUS_DST_blk_n_B;
wire    ap_CS_fsm_state28;
reg    BUS_SRC_blk_n_AR;
reg    BUS_SRC_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg    BUS_DST_AWVALID;
wire    BUS_DST_AWREADY;
reg    BUS_DST_WVALID;
wire    BUS_DST_WREADY;
reg    BUS_DST_ARVALID;
wire    BUS_DST_ARREADY;
wire   [31:0] BUS_DST_ARADDR;
wire    BUS_DST_RVALID;
reg    BUS_DST_RREADY;
wire   [31:0] BUS_DST_RDATA;
wire    BUS_DST_RLAST;
wire   [0:0] BUS_DST_RID;
wire   [0:0] BUS_DST_RUSER;
wire   [1:0] BUS_DST_RRESP;
wire    BUS_DST_BVALID;
reg    BUS_DST_BREADY;
wire   [1:0] BUS_DST_BRESP;
wire   [0:0] BUS_DST_BID;
wire   [0:0] BUS_DST_BUSER;
wire    BUS_SRC_AWREADY;
wire    BUS_SRC_WREADY;
reg    BUS_SRC_ARVALID;
wire    BUS_SRC_ARREADY;
wire   [31:0] BUS_SRC_ARADDR;
wire    BUS_SRC_RVALID;
reg    BUS_SRC_RREADY;
wire   [31:0] BUS_SRC_RDATA;
wire    BUS_SRC_RLAST;
wire   [0:0] BUS_SRC_RID;
wire   [0:0] BUS_SRC_RUSER;
wire   [1:0] BUS_SRC_RRESP;
wire    BUS_SRC_BVALID;
wire   [1:0] BUS_SRC_BRESP;
wire   [0:0] BUS_SRC_BID;
wire   [0:0] BUS_SRC_BUSER;
reg   [5:0] indvar_reg_719;
reg   [5:0] indvar8_reg_730;
reg   [31:0] inp2_buf_15_1_1_reg_741;
reg   [31:0] inp2_buf_15_0_1_reg_752;
reg   [31:0] inp2_buf_14_1_1_reg_763;
reg   [31:0] inp2_buf_14_0_1_reg_774;
reg   [31:0] inp2_buf_13_1_1_reg_785;
reg   [31:0] inp2_buf_13_0_1_reg_796;
reg   [31:0] inp2_buf_12_1_1_reg_807;
reg   [31:0] inp2_buf_12_0_1_reg_818;
reg   [31:0] inp2_buf_11_1_1_reg_829;
reg   [31:0] inp2_buf_11_0_1_reg_840;
reg   [31:0] inp2_buf_10_1_1_reg_851;
reg   [31:0] inp2_buf_10_0_1_reg_862;
reg   [31:0] inp2_buf_9_1_1_reg_873;
reg   [31:0] inp2_buf_9_0_1_reg_884;
reg   [31:0] inp2_buf_8_1_1_reg_895;
reg   [31:0] inp2_buf_8_0_1_reg_906;
reg   [31:0] inp2_buf_7_1_1_reg_917;
reg   [31:0] inp2_buf_7_0_1_reg_928;
reg   [31:0] inp2_buf_6_1_1_reg_939;
reg   [31:0] inp2_buf_6_0_1_reg_950;
reg   [31:0] inp2_buf_5_1_1_reg_961;
reg   [31:0] inp2_buf_5_0_1_reg_972;
reg   [31:0] inp2_buf_4_1_1_reg_983;
reg   [31:0] inp2_buf_4_0_1_reg_994;
reg   [31:0] inp2_buf_3_1_1_reg_1005;
reg   [31:0] inp2_buf_3_0_1_reg_1016;
reg   [31:0] inp2_buf_2_1_1_reg_1027;
reg   [31:0] inp2_buf_2_0_1_reg_1038;
reg   [31:0] inp2_buf_1_1_1_reg_1049;
reg   [31:0] inp2_buf_1_0_1_reg_1060;
reg   [31:0] inp2_buf_0_1_1_reg_1071;
reg   [31:0] inp2_buf_0_0_1_reg_1082;
reg   [5:0] indvar1_reg_3216;
reg   [29:0] qmatrix3_reg_4829;
reg   [29:0] matrix1_reg_4834;
reg    ap_sig_ioackin_BUS_SRC_ARREADY;
reg    ap_sig_ioackin_BUS_DST_ARREADY;
reg    ap_block_state2_io;
reg   [31:0] BUS_DST_addr_reg_4845;
wire   [0:0] exitcond1_fu_3363_p2;
wire    ap_CS_fsm_state9;
wire   [1:0] i_1_fu_3369_p2;
reg   [1:0] i_1_reg_4856;
wire   [0:0] exitcond2_fu_3375_p2;
wire    ap_block_state10_pp0_stage0_iter0;
reg    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [5:0] indvar_next_fu_3381_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [3:0] tmp_1_fu_3387_p1;
reg   [3:0] tmp_1_reg_4870;
reg   [3:0] ap_reg_pp0_iter1_tmp_1_reg_4870;
reg   [0:0] tmp_3_reg_4874;
reg   [0:0] ap_reg_pp0_iter1_tmp_3_reg_4874;
reg   [31:0] inp1_buf_0_0_reg_4910;
wire   [0:0] exitcond3_fu_3751_p2;
wire    ap_block_state14_pp1_stage0_iter0;
reg    ap_block_state15_pp1_stage0_iter1;
wire    ap_block_state16_pp1_stage0_iter2;
reg    ap_block_pp1_stage0_11001;
reg   [0:0] ap_reg_pp1_iter1_exitcond3_reg_4946;
wire   [5:0] indvar_next9_fu_3757_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [3:0] tmp_4_fu_3763_p1;
reg   [3:0] tmp_4_reg_4955;
reg   [3:0] ap_reg_pp1_iter1_tmp_4_reg_4955;
reg   [0:0] tmp_6_reg_4959;
reg   [0:0] ap_reg_pp1_iter1_tmp_6_reg_4959;
reg   [31:0] inp2_buf_0_1_10_reg_4995;
wire   [0:0] exitcond_fu_3999_p2;
wire    ap_CS_fsm_state18;
wire   [0:0] tmp_7_fu_4005_p3;
reg   [0:0] tmp_7_reg_5035;
wire  signed [31:0] inp1_buf_load_0_phi_fu_4013_p3;
reg  signed [31:0] inp1_buf_load_0_phi_reg_5071;
wire  signed [31:0] inp2_buf_load_0_phi_fu_4021_p3;
reg  signed [31:0] inp2_buf_load_0_phi_reg_5076;
wire  signed [31:0] inp1_buf_load_1_phi_fu_4029_p3;
reg  signed [31:0] inp1_buf_load_1_phi_reg_5081;
wire  signed [31:0] inp2_buf_load_12_phi_fu_4037_p3;
reg  signed [31:0] inp2_buf_load_12_phi_reg_5086;
wire  signed [31:0] inp1_buf_load_2_phi_fu_4045_p3;
reg  signed [31:0] inp1_buf_load_2_phi_reg_5091;
wire  signed [31:0] inp2_buf_load_2_phi_fu_4053_p3;
reg  signed [31:0] inp2_buf_load_2_phi_reg_5096;
wire  signed [31:0] inp1_buf_load_3_phi_fu_4061_p3;
reg  signed [31:0] inp1_buf_load_3_phi_reg_5101;
wire  signed [31:0] inp2_buf_load_3_phi_fu_4069_p3;
reg  signed [31:0] inp2_buf_load_3_phi_reg_5106;
wire  signed [31:0] inp1_buf_load_4_phi_fu_4077_p3;
reg  signed [31:0] inp1_buf_load_4_phi_reg_5111;
wire  signed [31:0] inp2_buf_load_4_phi_fu_4085_p3;
reg  signed [31:0] inp2_buf_load_4_phi_reg_5116;
wire  signed [31:0] inp1_buf_load_5_phi_fu_4093_p3;
reg  signed [31:0] inp1_buf_load_5_phi_reg_5121;
wire  signed [31:0] inp2_buf_load_5_phi_fu_4101_p3;
reg  signed [31:0] inp2_buf_load_5_phi_reg_5126;
wire  signed [31:0] inp1_buf_load_6_phi_fu_4109_p3;
reg  signed [31:0] inp1_buf_load_6_phi_reg_5131;
wire  signed [31:0] inp2_buf_load_6_phi_fu_4117_p3;
reg  signed [31:0] inp2_buf_load_6_phi_reg_5136;
wire  signed [31:0] inp1_buf_load_7_phi_fu_4125_p3;
reg  signed [31:0] inp1_buf_load_7_phi_reg_5141;
wire  signed [31:0] inp2_buf_load_7_phi_fu_4133_p3;
reg  signed [31:0] inp2_buf_load_7_phi_reg_5146;
wire  signed [31:0] inp1_buf_load_8_phi_fu_4141_p3;
reg  signed [31:0] inp1_buf_load_8_phi_reg_5151;
wire  signed [31:0] inp2_buf_load_8_phi_fu_4149_p3;
reg  signed [31:0] inp2_buf_load_8_phi_reg_5156;
wire  signed [31:0] inp1_buf_load_9_phi_fu_4157_p3;
reg  signed [31:0] inp1_buf_load_9_phi_reg_5161;
wire  signed [31:0] inp2_buf_load_9_phi_fu_4165_p3;
reg  signed [31:0] inp2_buf_load_9_phi_reg_5166;
wire  signed [31:0] inp1_buf_load_10_phi_fu_4173_p3;
reg  signed [31:0] inp1_buf_load_10_phi_reg_5171;
wire  signed [31:0] inp2_buf_load_10_phi_fu_4181_p3;
reg  signed [31:0] inp2_buf_load_10_phi_reg_5176;
wire  signed [31:0] inp1_buf_load_11_phi_fu_4189_p3;
reg  signed [31:0] inp1_buf_load_11_phi_reg_5181;
wire  signed [31:0] inp2_buf_load_11_phi_fu_4197_p3;
reg  signed [31:0] inp2_buf_load_11_phi_reg_5186;
wire  signed [31:0] inp1_buf_load_12_phi_fu_4205_p3;
reg  signed [31:0] inp1_buf_load_12_phi_reg_5191;
wire  signed [31:0] inp2_buf_load_124_ph_fu_4213_p3;
reg  signed [31:0] inp2_buf_load_124_ph_reg_5196;
wire  signed [31:0] inp1_buf_load_13_phi_fu_4221_p3;
reg  signed [31:0] inp1_buf_load_13_phi_reg_5201;
wire  signed [31:0] inp2_buf_load_13_phi_fu_4229_p3;
reg  signed [31:0] inp2_buf_load_13_phi_reg_5206;
wire  signed [31:0] inp1_buf_load_14_phi_fu_4237_p3;
reg  signed [31:0] inp1_buf_load_14_phi_reg_5211;
wire  signed [31:0] inp2_buf_load_14_phi_fu_4245_p3;
reg  signed [31:0] inp2_buf_load_14_phi_reg_5216;
wire  signed [31:0] inp1_buf_load_15_phi_fu_4253_p3;
reg  signed [31:0] inp1_buf_load_15_phi_reg_5221;
wire  signed [31:0] inp2_buf_load_15_phi_fu_4261_p3;
reg  signed [31:0] inp2_buf_load_15_phi_reg_5226;
wire   [5:0] k_1_s_fu_4269_p2;
reg   [5:0] k_1_s_reg_5231;
wire   [31:0] grp_fu_4275_p2;
reg   [31:0] inp2_buf_0_1_9_reg_5236;
wire    ap_CS_fsm_state20;
wire   [31:0] grp_fu_4279_p2;
reg   [31:0] inp2_buf_1_1_9_reg_5242;
wire   [31:0] grp_fu_4283_p2;
reg   [31:0] inp2_buf_2_1_9_reg_5248;
wire   [31:0] grp_fu_4287_p2;
reg   [31:0] inp2_buf_3_1_9_reg_5254;
wire   [31:0] grp_fu_4291_p2;
reg   [31:0] inp2_buf_4_1_9_reg_5260;
wire   [31:0] grp_fu_4295_p2;
reg   [31:0] inp2_buf_5_1_9_reg_5266;
wire   [31:0] grp_fu_4299_p2;
reg   [31:0] inp2_buf_6_1_9_reg_5272;
wire   [31:0] grp_fu_4303_p2;
reg   [31:0] inp2_buf_7_1_9_reg_5278;
wire   [31:0] grp_fu_4307_p2;
reg   [31:0] inp2_buf_8_1_9_reg_5284;
wire   [31:0] grp_fu_4311_p2;
reg   [31:0] inp2_buf_9_1_9_reg_5290;
wire   [31:0] grp_fu_4315_p2;
reg   [31:0] inp2_buf_10_1_9_reg_5296;
wire   [31:0] grp_fu_4319_p2;
reg   [31:0] inp2_buf_11_1_9_reg_5302;
wire   [31:0] grp_fu_4323_p2;
reg   [31:0] inp2_buf_12_1_9_reg_5308;
wire   [31:0] grp_fu_4327_p2;
reg   [31:0] inp2_buf_13_1_9_reg_5314;
wire   [31:0] grp_fu_4331_p2;
reg   [31:0] inp2_buf_14_1_9_reg_5320;
wire   [31:0] grp_fu_4335_p2;
reg   [31:0] inp2_buf_15_1_25_reg_5326;
wire   [31:0] inp2_buf_0_1_4_fu_4339_p3;
wire    ap_CS_fsm_state21;
wire   [31:0] inp2_buf_0_1_8_fu_4345_p3;
wire   [31:0] inp2_buf_1_1_4_fu_4351_p3;
wire   [31:0] inp2_buf_1_1_8_fu_4357_p3;
wire   [31:0] inp2_buf_2_1_4_fu_4363_p3;
wire   [31:0] inp2_buf_2_1_8_fu_4369_p3;
wire   [31:0] inp2_buf_3_1_4_fu_4375_p3;
wire   [31:0] inp2_buf_3_1_8_fu_4381_p3;
wire   [31:0] inp2_buf_4_1_4_fu_4387_p3;
wire   [31:0] inp2_buf_4_1_8_fu_4393_p3;
wire   [31:0] inp2_buf_5_1_4_fu_4399_p3;
wire   [31:0] inp2_buf_5_1_8_fu_4405_p3;
wire   [31:0] inp2_buf_6_1_4_fu_4411_p3;
wire   [31:0] inp2_buf_6_1_8_fu_4417_p3;
wire   [31:0] inp2_buf_7_1_4_fu_4423_p3;
wire   [31:0] inp2_buf_7_1_8_fu_4429_p3;
wire   [31:0] inp2_buf_8_1_4_fu_4435_p3;
wire   [31:0] inp2_buf_8_1_8_fu_4441_p3;
wire   [31:0] inp2_buf_9_1_4_fu_4447_p3;
wire   [31:0] inp2_buf_9_1_8_fu_4453_p3;
wire   [31:0] inp2_buf_10_1_4_fu_4459_p3;
wire   [31:0] inp2_buf_10_1_8_fu_4465_p3;
wire   [31:0] inp2_buf_11_1_4_fu_4471_p3;
wire   [31:0] inp2_buf_11_1_8_fu_4477_p3;
wire   [31:0] inp2_buf_12_1_4_fu_4483_p3;
wire   [31:0] inp2_buf_12_1_8_fu_4489_p3;
wire   [31:0] inp2_buf_13_1_4_fu_4495_p3;
wire   [31:0] inp2_buf_13_1_8_fu_4501_p3;
wire   [31:0] inp2_buf_14_1_4_fu_4507_p3;
wire   [31:0] inp2_buf_14_1_8_fu_4513_p3;
wire   [31:0] inp2_buf_15_1_4_fu_4519_p3;
wire   [31:0] inp2_buf_15_1_24_fu_4525_p3;
wire   [0:0] exitcond4_fu_4531_p2;
wire    ap_block_state22_pp2_stage0_iter0;
wire    ap_block_state23_pp2_stage0_iter1;
reg    ap_sig_ioackin_BUS_DST_WREADY;
reg    ap_block_state23_io;
reg    ap_block_pp2_stage0_11001;
wire   [5:0] indvar_next1_fu_4537_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [31:0] tmp_5_fu_4567_p34;
reg   [31:0] tmp_5_reg_5501;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state10;
reg    ap_enable_reg_pp0_iter2;
wire    ap_CS_fsm_state13;
reg    ap_block_pp1_stage0_subdone;
reg    ap_enable_reg_pp1_iter2;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state22;
reg   [31:0] inp2_buf_15_1_3_reg_2821;
reg   [31:0] inp2_buf_15_1_reg_324;
wire    ap_CS_fsm_state24;
reg   [31:0] inp2_buf_15_0_3_reg_2833;
reg   [31:0] inp2_buf_15_0_reg_336;
reg   [31:0] inp2_buf_14_1_3_reg_2845;
reg   [31:0] inp2_buf_14_1_reg_348;
reg   [31:0] inp2_buf_14_0_3_reg_2857;
reg   [31:0] inp2_buf_14_0_reg_360;
reg   [31:0] inp2_buf_13_1_3_reg_2869;
reg   [31:0] inp2_buf_13_1_reg_372;
reg   [31:0] inp2_buf_13_0_3_reg_2881;
reg   [31:0] inp2_buf_13_0_reg_384;
reg   [31:0] inp2_buf_12_1_3_reg_2893;
reg   [31:0] inp2_buf_12_1_reg_396;
reg   [31:0] inp2_buf_12_0_3_reg_2905;
reg   [31:0] inp2_buf_12_0_reg_408;
reg   [31:0] inp2_buf_11_1_3_reg_2917;
reg   [31:0] inp2_buf_11_1_reg_420;
reg   [31:0] inp2_buf_11_0_3_reg_2929;
reg   [31:0] inp2_buf_11_0_reg_432;
reg   [31:0] inp2_buf_10_1_3_reg_2941;
reg   [31:0] inp2_buf_10_1_reg_444;
reg   [31:0] inp2_buf_10_0_3_reg_2953;
reg   [31:0] inp2_buf_10_0_reg_456;
reg   [31:0] inp2_buf_9_1_3_reg_2965;
reg   [31:0] inp2_buf_9_1_reg_468;
reg   [31:0] inp2_buf_9_0_3_reg_2977;
reg   [31:0] inp2_buf_9_0_reg_480;
reg   [31:0] inp2_buf_8_1_3_reg_2989;
reg   [31:0] inp2_buf_8_1_reg_492;
reg   [31:0] inp2_buf_8_0_3_reg_3001;
reg   [31:0] inp2_buf_8_0_reg_504;
reg   [31:0] inp2_buf_7_1_3_reg_3013;
reg   [31:0] inp2_buf_7_1_reg_516;
reg   [31:0] inp2_buf_7_0_3_reg_3025;
reg   [31:0] inp2_buf_7_0_reg_528;
reg   [31:0] inp2_buf_6_1_3_reg_3037;
reg   [31:0] inp2_buf_6_1_reg_540;
reg   [31:0] inp2_buf_6_0_3_reg_3049;
reg   [31:0] inp2_buf_6_0_reg_552;
reg   [31:0] inp2_buf_5_1_3_reg_3061;
reg   [31:0] inp2_buf_5_1_reg_564;
reg   [31:0] inp2_buf_5_0_3_reg_3073;
reg   [31:0] inp2_buf_5_0_reg_576;
reg   [31:0] inp2_buf_4_1_3_reg_3085;
reg   [31:0] inp2_buf_4_1_reg_588;
reg   [31:0] inp2_buf_4_0_3_reg_3097;
reg   [31:0] inp2_buf_4_0_reg_600;
reg   [31:0] inp2_buf_3_1_3_reg_3109;
reg   [31:0] inp2_buf_3_1_reg_612;
reg   [31:0] inp2_buf_3_0_3_reg_3121;
reg   [31:0] inp2_buf_3_0_reg_624;
reg   [31:0] inp2_buf_2_1_3_reg_3133;
reg   [31:0] inp2_buf_2_1_reg_636;
reg   [31:0] inp2_buf_2_0_3_reg_3145;
reg   [31:0] inp2_buf_2_0_reg_648;
reg   [31:0] inp2_buf_1_1_3_reg_3157;
reg   [31:0] inp2_buf_1_1_reg_660;
reg   [31:0] inp2_buf_1_0_3_reg_3169;
reg   [31:0] inp2_buf_1_0_reg_672;
reg   [31:0] inp2_buf_0_1_3_reg_3181;
reg   [31:0] inp2_buf_0_1_reg_684;
reg   [31:0] inp2_buf_0_0_s_reg_3193;
reg   [31:0] inp2_buf_0_0_reg_696;
reg   [1:0] i_reg_708;
reg    ap_sig_ioackin_BUS_DST_AWREADY;
reg   [31:0] ap_phi_mux_inp2_buf_15_1_2_phi_fu_1097_p32;
reg   [31:0] ap_phi_mux_inp2_buf_15_0_s_phi_fu_1151_p32;
reg   [31:0] ap_phi_mux_inp2_buf_14_1_2_phi_fu_1205_p32;
reg   [31:0] ap_phi_mux_inp2_buf_14_0_s_phi_fu_1259_p32;
reg   [31:0] ap_phi_mux_inp2_buf_13_1_2_phi_fu_1313_p32;
reg   [31:0] ap_phi_mux_inp2_buf_13_0_s_phi_fu_1367_p32;
reg   [31:0] ap_phi_mux_inp2_buf_12_1_2_phi_fu_1421_p32;
reg   [31:0] ap_phi_mux_inp2_buf_12_0_s_phi_fu_1475_p32;
reg   [31:0] ap_phi_mux_inp2_buf_11_1_2_phi_fu_1529_p32;
reg   [31:0] ap_phi_mux_inp2_buf_11_0_s_phi_fu_1583_p32;
reg   [31:0] ap_phi_mux_inp2_buf_10_1_2_phi_fu_1637_p32;
reg   [31:0] ap_phi_mux_inp2_buf_10_0_s_phi_fu_1691_p32;
reg   [31:0] ap_phi_mux_inp2_buf_9_1_2_phi_fu_1745_p32;
reg   [31:0] ap_phi_mux_inp2_buf_9_0_s_phi_fu_1799_p32;
reg   [31:0] ap_phi_mux_inp2_buf_8_1_2_phi_fu_1853_p32;
reg   [31:0] ap_phi_mux_inp2_buf_8_0_s_phi_fu_1907_p32;
reg   [31:0] ap_phi_mux_inp2_buf_7_1_2_phi_fu_1961_p32;
reg   [31:0] ap_phi_mux_inp2_buf_7_0_s_phi_fu_2015_p32;
reg   [31:0] ap_phi_mux_inp2_buf_6_1_2_phi_fu_2069_p32;
reg   [31:0] ap_phi_mux_inp2_buf_6_0_s_phi_fu_2123_p32;
reg   [31:0] ap_phi_mux_inp2_buf_5_1_2_phi_fu_2177_p32;
reg   [31:0] ap_phi_mux_inp2_buf_5_0_s_phi_fu_2231_p32;
reg   [31:0] ap_phi_mux_inp2_buf_4_1_2_phi_fu_2285_p32;
reg   [31:0] ap_phi_mux_inp2_buf_4_0_s_phi_fu_2339_p32;
reg   [31:0] ap_phi_mux_inp2_buf_3_1_2_phi_fu_2393_p32;
reg   [31:0] ap_phi_mux_inp2_buf_3_0_s_phi_fu_2447_p32;
reg   [31:0] ap_phi_mux_inp2_buf_2_1_2_phi_fu_2501_p32;
reg   [31:0] ap_phi_mux_inp2_buf_2_0_s_phi_fu_2555_p32;
reg   [31:0] ap_phi_mux_inp2_buf_1_1_2_phi_fu_2609_p32;
reg   [31:0] ap_phi_mux_inp2_buf_1_0_s_phi_fu_2663_p32;
reg   [31:0] ap_phi_mux_inp2_buf_0_1_2_phi_fu_2717_p32;
reg   [31:0] ap_phi_mux_inp2_buf_0_0_2_phi_fu_2771_p32;
wire   [31:0] inp2_buf_15_1_5_fu_3985_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_15_1_2_reg_1093;
wire   [31:0] inp2_buf_15_1_7_fu_3992_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_15_0_s_reg_1147;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_14_1_2_reg_1201;
wire   [31:0] inp2_buf_14_1_5_fu_3775_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_14_0_s_reg_1255;
wire   [31:0] inp2_buf_15_1_22_fu_3782_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_13_1_2_reg_1309;
wire   [31:0] inp2_buf_13_1_5_fu_3789_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_13_0_s_reg_1363;
wire   [31:0] inp2_buf_15_1_21_fu_3796_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_12_1_2_reg_1417;
wire   [31:0] inp2_buf_12_1_5_fu_3803_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_12_0_s_reg_1471;
wire   [31:0] inp2_buf_15_1_20_fu_3810_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_11_1_2_reg_1525;
wire   [31:0] inp2_buf_11_1_5_fu_3817_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_11_0_s_reg_1579;
wire   [31:0] inp2_buf_15_1_19_fu_3824_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_10_1_2_reg_1633;
wire   [31:0] inp2_buf_10_1_5_fu_3831_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_10_0_s_reg_1687;
wire   [31:0] inp2_buf_15_1_18_fu_3838_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_9_1_2_reg_1741;
wire   [31:0] inp2_buf_9_1_5_fu_3845_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_9_0_s_reg_1795;
wire   [31:0] inp2_buf_15_1_17_fu_3852_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_8_1_2_reg_1849;
wire   [31:0] inp2_buf_8_1_5_fu_3859_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_8_0_s_reg_1903;
wire   [31:0] inp2_buf_15_1_16_fu_3866_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_7_1_2_reg_1957;
wire   [31:0] inp2_buf_7_1_5_fu_3873_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_7_0_s_reg_2011;
wire   [31:0] inp2_buf_15_1_15_fu_3880_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_6_1_2_reg_2065;
wire   [31:0] inp2_buf_6_1_5_fu_3887_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_6_0_s_reg_2119;
wire   [31:0] inp2_buf_15_1_14_fu_3894_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_5_1_2_reg_2173;
wire   [31:0] inp2_buf_5_1_5_fu_3901_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_5_0_s_reg_2227;
wire   [31:0] inp2_buf_15_1_13_fu_3908_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_4_1_2_reg_2281;
wire   [31:0] inp2_buf_4_1_5_fu_3915_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_4_0_s_reg_2335;
wire   [31:0] inp2_buf_15_1_12_fu_3922_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_3_1_2_reg_2389;
wire   [31:0] inp2_buf_3_1_5_fu_3929_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_3_0_s_reg_2443;
wire   [31:0] inp2_buf_15_1_11_fu_3936_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_2_1_2_reg_2497;
wire   [31:0] inp2_buf_2_1_5_fu_3943_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_2_0_s_reg_2551;
wire   [31:0] inp2_buf_15_1_10_fu_3950_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_1_1_2_reg_2605;
wire   [31:0] inp2_buf_1_1_5_fu_3957_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_1_0_s_reg_2659;
wire   [31:0] inp2_buf_15_1_9_fu_3964_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_0_1_2_reg_2713;
wire   [31:0] inp2_buf_0_1_5_fu_3971_p3;
wire   [31:0] ap_phi_reg_pp1_iter2_inp2_buf_0_0_2_reg_2767;
wire   [31:0] inp2_buf_15_1_8_fu_3978_p3;
wire    ap_CS_fsm_state17;
reg   [5:0] k_reg_3205;
wire   [63:0] tmp_fu_3343_p1;
wire   [63:0] tmp_2_fu_3353_p1;
reg    ap_reg_ioackin_BUS_SRC_ARREADY;
reg    ap_reg_ioackin_BUS_DST_ARREADY;
reg    ap_reg_ioackin_BUS_DST_AWREADY;
reg    ap_reg_ioackin_BUS_DST_WREADY;
wire    ap_block_pp2_stage0_01001;
reg   [31:0] inp1_buf_0_1_2_fu_150;
wire   [31:0] inp1_buf_0_1_4_fu_3713_p3;
reg   [31:0] inp1_buf_0_1_33_fu_154;
wire   [31:0] inp1_buf_0_1_3_fu_3707_p3;
reg   [31:0] inp1_buf_0_1_34_fu_158;
wire   [31:0] inp1_buf_0_1_6_fu_3691_p3;
reg   [31:0] inp1_buf_0_1_35_fu_162;
wire   [31:0] inp1_buf_0_1_5_fu_3685_p3;
reg   [31:0] inp1_buf_0_1_36_fu_166;
wire   [31:0] inp1_buf_0_1_8_fu_3669_p3;
reg   [31:0] inp1_buf_0_1_37_fu_170;
wire   [31:0] inp1_buf_0_1_7_fu_3663_p3;
reg   [31:0] inp1_buf_0_1_38_fu_174;
wire   [31:0] inp1_buf_0_1_65_fu_3647_p3;
reg   [31:0] inp1_buf_0_1_39_fu_178;
wire   [31:0] inp1_buf_0_1_9_fu_3641_p3;
reg   [31:0] inp1_buf_0_1_40_fu_182;
wire   [31:0] inp1_buf_0_1_67_fu_3625_p3;
reg   [31:0] inp1_buf_0_1_41_fu_186;
wire   [31:0] inp1_buf_0_1_66_fu_3619_p3;
reg   [31:0] inp1_buf_0_1_42_fu_190;
wire   [31:0] inp1_buf_0_1_69_fu_3603_p3;
reg   [31:0] inp1_buf_0_1_43_fu_194;
wire   [31:0] inp1_buf_0_1_68_fu_3597_p3;
reg   [31:0] inp1_buf_0_1_44_fu_198;
wire   [31:0] inp1_buf_0_1_71_fu_3581_p3;
reg   [31:0] inp1_buf_0_1_45_fu_202;
wire   [31:0] inp1_buf_0_1_70_fu_3575_p3;
reg   [31:0] inp1_buf_0_1_46_fu_206;
wire   [31:0] inp1_buf_0_1_73_fu_3559_p3;
reg   [31:0] inp1_buf_0_1_47_fu_210;
wire   [31:0] inp1_buf_0_1_72_fu_3553_p3;
reg   [31:0] inp1_buf_0_1_48_fu_214;
wire   [31:0] inp1_buf_0_1_75_fu_3537_p3;
reg   [31:0] inp1_buf_0_1_49_fu_218;
wire   [31:0] inp1_buf_0_1_74_fu_3531_p3;
reg   [31:0] inp1_buf_0_1_50_fu_222;
wire   [31:0] inp1_buf_0_1_77_fu_3515_p3;
reg   [31:0] inp1_buf_0_1_51_fu_226;
wire   [31:0] inp1_buf_0_1_76_fu_3509_p3;
reg   [31:0] inp1_buf_0_1_52_fu_230;
wire   [31:0] inp1_buf_0_1_79_fu_3493_p3;
reg   [31:0] inp1_buf_0_1_53_fu_234;
wire   [31:0] inp1_buf_0_1_78_fu_3487_p3;
reg   [31:0] inp1_buf_0_1_54_fu_238;
wire   [31:0] inp1_buf_0_1_81_fu_3471_p3;
reg   [31:0] inp1_buf_0_1_55_fu_242;
wire   [31:0] inp1_buf_0_1_80_fu_3465_p3;
reg   [31:0] inp1_buf_0_1_56_fu_246;
wire   [31:0] inp1_buf_0_1_83_fu_3449_p3;
reg   [31:0] inp1_buf_0_1_57_fu_250;
wire   [31:0] inp1_buf_0_1_82_fu_3443_p3;
reg   [31:0] inp1_buf_0_1_58_fu_254;
wire   [31:0] inp1_buf_0_1_85_fu_3427_p3;
reg   [31:0] inp1_buf_0_1_59_fu_258;
wire   [31:0] inp1_buf_0_1_84_fu_3421_p3;
reg   [31:0] inp1_buf_0_1_60_fu_262;
wire   [31:0] inp1_buf_0_1_87_fu_3405_p3;
reg   [31:0] inp1_buf_0_1_61_fu_266;
wire   [31:0] inp1_buf_0_1_86_fu_3399_p3;
reg   [31:0] inp1_buf_0_1_62_fu_270;
wire   [31:0] inp1_buf_0_1_1_fu_3735_p3;
reg   [31:0] inp1_buf_0_1_63_fu_274;
wire   [31:0] inp1_buf_0_1_fu_3729_p3;
wire    ap_CS_fsm_state19;
wire   [3:0] tmp_10_fu_4543_p1;
wire   [0:0] tmp_11_fu_4547_p3;
wire   [4:0] tmp_8_fu_4555_p3;
wire   [5:0] tmp_5_fu_4567_p33;
reg   [22:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_condition_2672;

// power-on initialization
initial begin
#0 ap_CS_fsm = 23'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_reg_ioackin_BUS_SRC_ARREADY = 1'b0;
#0 ap_reg_ioackin_BUS_DST_ARREADY = 1'b0;
#0 ap_reg_ioackin_BUS_DST_AWREADY = 1'b0;
#0 ap_reg_ioackin_BUS_DST_WREADY = 1'b0;
end

IQuantize_BUS_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_BUS_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_BUS_CTRL_DATA_WIDTH ))
IQuantize_BUS_CTRL_s_axi_U(
    .AWVALID(s_axi_BUS_CTRL_AWVALID),
    .AWREADY(s_axi_BUS_CTRL_AWREADY),
    .AWADDR(s_axi_BUS_CTRL_AWADDR),
    .WVALID(s_axi_BUS_CTRL_WVALID),
    .WREADY(s_axi_BUS_CTRL_WREADY),
    .WDATA(s_axi_BUS_CTRL_WDATA),
    .WSTRB(s_axi_BUS_CTRL_WSTRB),
    .ARVALID(s_axi_BUS_CTRL_ARVALID),
    .ARREADY(s_axi_BUS_CTRL_ARREADY),
    .ARADDR(s_axi_BUS_CTRL_ARADDR),
    .RVALID(s_axi_BUS_CTRL_RVALID),
    .RREADY(s_axi_BUS_CTRL_RREADY),
    .RDATA(s_axi_BUS_CTRL_RDATA),
    .RRESP(s_axi_BUS_CTRL_RRESP),
    .BVALID(s_axi_BUS_CTRL_BVALID),
    .BREADY(s_axi_BUS_CTRL_BREADY),
    .BRESP(s_axi_BUS_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .matrix(matrix),
    .qmatrix(qmatrix)
);

IQuantize_BUS_DST_m_axi #(
    .USER_DW( 32 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_BUS_DST_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_BUS_DST_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_BUS_DST_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_BUS_DST_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_BUS_DST_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_BUS_DST_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_BUS_DST_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_BUS_DST_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_BUS_DST_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_BUS_DST_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_BUS_DST_CACHE_VALUE ))
IQuantize_BUS_DST_m_axi_U(
    .AWVALID(m_axi_BUS_DST_AWVALID),
    .AWREADY(m_axi_BUS_DST_AWREADY),
    .AWADDR(m_axi_BUS_DST_AWADDR),
    .AWID(m_axi_BUS_DST_AWID),
    .AWLEN(m_axi_BUS_DST_AWLEN),
    .AWSIZE(m_axi_BUS_DST_AWSIZE),
    .AWBURST(m_axi_BUS_DST_AWBURST),
    .AWLOCK(m_axi_BUS_DST_AWLOCK),
    .AWCACHE(m_axi_BUS_DST_AWCACHE),
    .AWPROT(m_axi_BUS_DST_AWPROT),
    .AWQOS(m_axi_BUS_DST_AWQOS),
    .AWREGION(m_axi_BUS_DST_AWREGION),
    .AWUSER(m_axi_BUS_DST_AWUSER),
    .WVALID(m_axi_BUS_DST_WVALID),
    .WREADY(m_axi_BUS_DST_WREADY),
    .WDATA(m_axi_BUS_DST_WDATA),
    .WSTRB(m_axi_BUS_DST_WSTRB),
    .WLAST(m_axi_BUS_DST_WLAST),
    .WID(m_axi_BUS_DST_WID),
    .WUSER(m_axi_BUS_DST_WUSER),
    .ARVALID(m_axi_BUS_DST_ARVALID),
    .ARREADY(m_axi_BUS_DST_ARREADY),
    .ARADDR(m_axi_BUS_DST_ARADDR),
    .ARID(m_axi_BUS_DST_ARID),
    .ARLEN(m_axi_BUS_DST_ARLEN),
    .ARSIZE(m_axi_BUS_DST_ARSIZE),
    .ARBURST(m_axi_BUS_DST_ARBURST),
    .ARLOCK(m_axi_BUS_DST_ARLOCK),
    .ARCACHE(m_axi_BUS_DST_ARCACHE),
    .ARPROT(m_axi_BUS_DST_ARPROT),
    .ARQOS(m_axi_BUS_DST_ARQOS),
    .ARREGION(m_axi_BUS_DST_ARREGION),
    .ARUSER(m_axi_BUS_DST_ARUSER),
    .RVALID(m_axi_BUS_DST_RVALID),
    .RREADY(m_axi_BUS_DST_RREADY),
    .RDATA(m_axi_BUS_DST_RDATA),
    .RLAST(m_axi_BUS_DST_RLAST),
    .RID(m_axi_BUS_DST_RID),
    .RUSER(m_axi_BUS_DST_RUSER),
    .RRESP(m_axi_BUS_DST_RRESP),
    .BVALID(m_axi_BUS_DST_BVALID),
    .BREADY(m_axi_BUS_DST_BREADY),
    .BRESP(m_axi_BUS_DST_BRESP),
    .BID(m_axi_BUS_DST_BID),
    .BUSER(m_axi_BUS_DST_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(BUS_DST_ARVALID),
    .I_ARREADY(BUS_DST_ARREADY),
    .I_ARADDR(BUS_DST_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(32'd64),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(BUS_DST_RVALID),
    .I_RREADY(BUS_DST_RREADY),
    .I_RDATA(BUS_DST_RDATA),
    .I_RID(BUS_DST_RID),
    .I_RUSER(BUS_DST_RUSER),
    .I_RRESP(BUS_DST_RRESP),
    .I_RLAST(BUS_DST_RLAST),
    .I_AWVALID(BUS_DST_AWVALID),
    .I_AWREADY(BUS_DST_AWREADY),
    .I_AWADDR(BUS_DST_addr_reg_4845),
    .I_AWID(1'd0),
    .I_AWLEN(32'd64),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(BUS_DST_WVALID),
    .I_WREADY(BUS_DST_WREADY),
    .I_WDATA(tmp_5_reg_5501),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd15),
    .I_BVALID(BUS_DST_BVALID),
    .I_BREADY(BUS_DST_BREADY),
    .I_BRESP(BUS_DST_BRESP),
    .I_BID(BUS_DST_BID),
    .I_BUSER(BUS_DST_BUSER)
);

IQuantize_BUS_SRC_m_axi #(
    .USER_DW( 32 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_BUS_SRC_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_BUS_SRC_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_BUS_SRC_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_BUS_SRC_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_BUS_SRC_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_BUS_SRC_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_BUS_SRC_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_BUS_SRC_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_BUS_SRC_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_BUS_SRC_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_BUS_SRC_CACHE_VALUE ))
IQuantize_BUS_SRC_m_axi_U(
    .AWVALID(m_axi_BUS_SRC_AWVALID),
    .AWREADY(m_axi_BUS_SRC_AWREADY),
    .AWADDR(m_axi_BUS_SRC_AWADDR),
    .AWID(m_axi_BUS_SRC_AWID),
    .AWLEN(m_axi_BUS_SRC_AWLEN),
    .AWSIZE(m_axi_BUS_SRC_AWSIZE),
    .AWBURST(m_axi_BUS_SRC_AWBURST),
    .AWLOCK(m_axi_BUS_SRC_AWLOCK),
    .AWCACHE(m_axi_BUS_SRC_AWCACHE),
    .AWPROT(m_axi_BUS_SRC_AWPROT),
    .AWQOS(m_axi_BUS_SRC_AWQOS),
    .AWREGION(m_axi_BUS_SRC_AWREGION),
    .AWUSER(m_axi_BUS_SRC_AWUSER),
    .WVALID(m_axi_BUS_SRC_WVALID),
    .WREADY(m_axi_BUS_SRC_WREADY),
    .WDATA(m_axi_BUS_SRC_WDATA),
    .WSTRB(m_axi_BUS_SRC_WSTRB),
    .WLAST(m_axi_BUS_SRC_WLAST),
    .WID(m_axi_BUS_SRC_WID),
    .WUSER(m_axi_BUS_SRC_WUSER),
    .ARVALID(m_axi_BUS_SRC_ARVALID),
    .ARREADY(m_axi_BUS_SRC_ARREADY),
    .ARADDR(m_axi_BUS_SRC_ARADDR),
    .ARID(m_axi_BUS_SRC_ARID),
    .ARLEN(m_axi_BUS_SRC_ARLEN),
    .ARSIZE(m_axi_BUS_SRC_ARSIZE),
    .ARBURST(m_axi_BUS_SRC_ARBURST),
    .ARLOCK(m_axi_BUS_SRC_ARLOCK),
    .ARCACHE(m_axi_BUS_SRC_ARCACHE),
    .ARPROT(m_axi_BUS_SRC_ARPROT),
    .ARQOS(m_axi_BUS_SRC_ARQOS),
    .ARREGION(m_axi_BUS_SRC_ARREGION),
    .ARUSER(m_axi_BUS_SRC_ARUSER),
    .RVALID(m_axi_BUS_SRC_RVALID),
    .RREADY(m_axi_BUS_SRC_RREADY),
    .RDATA(m_axi_BUS_SRC_RDATA),
    .RLAST(m_axi_BUS_SRC_RLAST),
    .RID(m_axi_BUS_SRC_RID),
    .RUSER(m_axi_BUS_SRC_RUSER),
    .RRESP(m_axi_BUS_SRC_RRESP),
    .BVALID(m_axi_BUS_SRC_BVALID),
    .BREADY(m_axi_BUS_SRC_BREADY),
    .BRESP(m_axi_BUS_SRC_BRESP),
    .BID(m_axi_BUS_SRC_BID),
    .BUSER(m_axi_BUS_SRC_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(BUS_SRC_ARVALID),
    .I_ARREADY(BUS_SRC_ARREADY),
    .I_ARADDR(BUS_SRC_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(32'd64),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(BUS_SRC_RVALID),
    .I_RREADY(BUS_SRC_RREADY),
    .I_RDATA(BUS_SRC_RDATA),
    .I_RID(BUS_SRC_RID),
    .I_RUSER(BUS_SRC_RUSER),
    .I_RRESP(BUS_SRC_RRESP),
    .I_RLAST(BUS_SRC_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(BUS_SRC_AWREADY),
    .I_AWADDR(32'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(BUS_SRC_WREADY),
    .I_WDATA(32'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd0),
    .I_BVALID(BUS_SRC_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(BUS_SRC_BRESP),
    .I_BID(BUS_SRC_BID),
    .I_BUSER(BUS_SRC_BUSER)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_0_phi_reg_5071),
    .din1(inp2_buf_load_0_phi_reg_5076),
    .ce(1'b1),
    .dout(grp_fu_4275_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_1_phi_reg_5081),
    .din1(inp2_buf_load_12_phi_reg_5086),
    .ce(1'b1),
    .dout(grp_fu_4279_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_2_phi_reg_5091),
    .din1(inp2_buf_load_2_phi_reg_5096),
    .ce(1'b1),
    .dout(grp_fu_4283_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_3_phi_reg_5101),
    .din1(inp2_buf_load_3_phi_reg_5106),
    .ce(1'b1),
    .dout(grp_fu_4287_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_4_phi_reg_5111),
    .din1(inp2_buf_load_4_phi_reg_5116),
    .ce(1'b1),
    .dout(grp_fu_4291_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_5_phi_reg_5121),
    .din1(inp2_buf_load_5_phi_reg_5126),
    .ce(1'b1),
    .dout(grp_fu_4295_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_6_phi_reg_5131),
    .din1(inp2_buf_load_6_phi_reg_5136),
    .ce(1'b1),
    .dout(grp_fu_4299_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_7_phi_reg_5141),
    .din1(inp2_buf_load_7_phi_reg_5146),
    .ce(1'b1),
    .dout(grp_fu_4303_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U9(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_8_phi_reg_5151),
    .din1(inp2_buf_load_8_phi_reg_5156),
    .ce(1'b1),
    .dout(grp_fu_4307_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U10(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_9_phi_reg_5161),
    .din1(inp2_buf_load_9_phi_reg_5166),
    .ce(1'b1),
    .dout(grp_fu_4311_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U11(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_10_phi_reg_5171),
    .din1(inp2_buf_load_10_phi_reg_5176),
    .ce(1'b1),
    .dout(grp_fu_4315_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U12(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_11_phi_reg_5181),
    .din1(inp2_buf_load_11_phi_reg_5186),
    .ce(1'b1),
    .dout(grp_fu_4319_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U13(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_12_phi_reg_5191),
    .din1(inp2_buf_load_124_ph_reg_5196),
    .ce(1'b1),
    .dout(grp_fu_4323_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U14(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_13_phi_reg_5201),
    .din1(inp2_buf_load_13_phi_reg_5206),
    .ce(1'b1),
    .dout(grp_fu_4327_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U15(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_14_phi_reg_5211),
    .din1(inp2_buf_load_14_phi_reg_5216),
    .ce(1'b1),
    .dout(grp_fu_4331_p2)
);

IQuantize_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
IQuantize_mul_32sbkb_U16(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(inp1_buf_load_15_phi_reg_5221),
    .din1(inp2_buf_load_15_phi_reg_5226),
    .ce(1'b1),
    .dout(grp_fu_4335_p2)
);

IQuantize_mux_326cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
IQuantize_mux_326cud_U17(
    .din0(inp2_buf_0_0_s_reg_3193),
    .din1(inp2_buf_0_1_3_reg_3181),
    .din2(inp2_buf_1_0_3_reg_3169),
    .din3(inp2_buf_1_1_3_reg_3157),
    .din4(inp2_buf_2_0_3_reg_3145),
    .din5(inp2_buf_2_1_3_reg_3133),
    .din6(inp2_buf_3_0_3_reg_3121),
    .din7(inp2_buf_3_1_3_reg_3109),
    .din8(inp2_buf_4_0_3_reg_3097),
    .din9(inp2_buf_4_1_3_reg_3085),
    .din10(inp2_buf_5_0_3_reg_3073),
    .din11(inp2_buf_5_1_3_reg_3061),
    .din12(inp2_buf_6_0_3_reg_3049),
    .din13(inp2_buf_6_1_3_reg_3037),
    .din14(inp2_buf_7_0_3_reg_3025),
    .din15(inp2_buf_7_1_3_reg_3013),
    .din16(inp2_buf_8_0_3_reg_3001),
    .din17(inp2_buf_8_1_3_reg_2989),
    .din18(inp2_buf_9_0_3_reg_2977),
    .din19(inp2_buf_9_1_3_reg_2965),
    .din20(inp2_buf_10_0_3_reg_2953),
    .din21(inp2_buf_10_1_3_reg_2941),
    .din22(inp2_buf_11_0_3_reg_2929),
    .din23(inp2_buf_11_1_3_reg_2917),
    .din24(inp2_buf_12_0_3_reg_2905),
    .din25(inp2_buf_12_1_3_reg_2893),
    .din26(inp2_buf_13_0_3_reg_2881),
    .din27(inp2_buf_13_1_3_reg_2869),
    .din28(inp2_buf_14_0_3_reg_2857),
    .din29(inp2_buf_14_1_3_reg_2845),
    .din30(inp2_buf_15_0_3_reg_2833),
    .din31(inp2_buf_15_1_3_reg_2821),
    .din32(tmp_5_fu_4567_p33),
    .dout(tmp_5_fu_4567_p34)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state10) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3363_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state10)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state10);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3363_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (exitcond3_fu_3751_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state22) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((exitcond_fu_3999_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state22))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state22);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((exitcond_fu_3999_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_BUS_DST_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            if ((1'b0 == ap_block_state2_io)) begin
                ap_reg_ioackin_BUS_DST_ARREADY <= 1'b0;
            end else if ((1'b1 == BUS_DST_ARREADY)) begin
                ap_reg_ioackin_BUS_DST_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_BUS_DST_AWREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            if ((ap_sig_ioackin_BUS_DST_AWREADY == 1'b1)) begin
                ap_reg_ioackin_BUS_DST_AWREADY <= 1'b0;
            end else if ((1'b1 == BUS_DST_AWREADY)) begin
                ap_reg_ioackin_BUS_DST_AWREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_BUS_DST_WREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_2672)) begin
            if ((1'b0 == ap_block_pp2_stage0_11001)) begin
                ap_reg_ioackin_BUS_DST_WREADY <= 1'b0;
            end else if (((1'b1 == BUS_DST_WREADY) & (1'b0 == ap_block_pp2_stage0_01001))) begin
                ap_reg_ioackin_BUS_DST_WREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_BUS_SRC_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            if ((1'b0 == ap_block_state2_io)) begin
                ap_reg_ioackin_BUS_SRC_ARREADY <= 1'b0;
            end else if ((1'b1 == BUS_SRC_ARREADY)) begin
                ap_reg_ioackin_BUS_SRC_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        i_reg_708 <= i_1_reg_4856;
    end else if (((ap_sig_ioackin_BUS_DST_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        i_reg_708 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_3999_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        indvar1_reg_3216 <= 6'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond4_fu_4531_p2 == 1'd0))) begin
        indvar1_reg_3216 <= indvar_next1_fu_4537_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        indvar8_reg_730 <= 6'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond3_fu_3751_p2 == 1'd0))) begin
        indvar8_reg_730 <= indvar_next9_fu_3757_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_fu_3375_p2 == 1'd0))) begin
        indvar_reg_719 <= indvar_next_fu_3381_p2;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3363_p2 == 1'd0))) begin
        indvar_reg_719 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_0_0_1_reg_1082 <= inp2_buf_0_0_reg_696;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_0_0_1_reg_1082 <= ap_phi_mux_inp2_buf_0_0_2_phi_fu_2771_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_0_0_s_reg_3193 <= inp2_buf_0_0_1_reg_1082;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_0_0_s_reg_3193 <= inp2_buf_0_1_8_fu_4345_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_0_1_1_reg_1071 <= inp2_buf_0_1_reg_684;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_0_1_1_reg_1071 <= ap_phi_mux_inp2_buf_0_1_2_phi_fu_2717_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_0_1_3_reg_3181 <= inp2_buf_0_1_1_reg_1071;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_0_1_3_reg_3181 <= inp2_buf_0_1_4_fu_4339_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_10_0_1_reg_862 <= inp2_buf_10_0_reg_456;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_10_0_1_reg_862 <= ap_phi_mux_inp2_buf_10_0_s_phi_fu_1691_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_10_0_3_reg_2953 <= inp2_buf_10_0_1_reg_862;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_10_0_3_reg_2953 <= inp2_buf_10_1_8_fu_4465_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_10_1_1_reg_851 <= inp2_buf_10_1_reg_444;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_10_1_1_reg_851 <= ap_phi_mux_inp2_buf_10_1_2_phi_fu_1637_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_10_1_3_reg_2941 <= inp2_buf_10_1_1_reg_851;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_10_1_3_reg_2941 <= inp2_buf_10_1_4_fu_4459_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_11_0_1_reg_840 <= inp2_buf_11_0_reg_432;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_11_0_1_reg_840 <= ap_phi_mux_inp2_buf_11_0_s_phi_fu_1583_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_11_0_3_reg_2929 <= inp2_buf_11_0_1_reg_840;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_11_0_3_reg_2929 <= inp2_buf_11_1_8_fu_4477_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_11_1_1_reg_829 <= inp2_buf_11_1_reg_420;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_11_1_1_reg_829 <= ap_phi_mux_inp2_buf_11_1_2_phi_fu_1529_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_11_1_3_reg_2917 <= inp2_buf_11_1_1_reg_829;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_11_1_3_reg_2917 <= inp2_buf_11_1_4_fu_4471_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_12_0_1_reg_818 <= inp2_buf_12_0_reg_408;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_12_0_1_reg_818 <= ap_phi_mux_inp2_buf_12_0_s_phi_fu_1475_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_12_0_3_reg_2905 <= inp2_buf_12_0_1_reg_818;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_12_0_3_reg_2905 <= inp2_buf_12_1_8_fu_4489_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_12_1_1_reg_807 <= inp2_buf_12_1_reg_396;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_12_1_1_reg_807 <= ap_phi_mux_inp2_buf_12_1_2_phi_fu_1421_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_12_1_3_reg_2893 <= inp2_buf_12_1_1_reg_807;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_12_1_3_reg_2893 <= inp2_buf_12_1_4_fu_4483_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_13_0_1_reg_796 <= inp2_buf_13_0_reg_384;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_13_0_1_reg_796 <= ap_phi_mux_inp2_buf_13_0_s_phi_fu_1367_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_13_0_3_reg_2881 <= inp2_buf_13_0_1_reg_796;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_13_0_3_reg_2881 <= inp2_buf_13_1_8_fu_4501_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_13_1_1_reg_785 <= inp2_buf_13_1_reg_372;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_13_1_1_reg_785 <= ap_phi_mux_inp2_buf_13_1_2_phi_fu_1313_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_13_1_3_reg_2869 <= inp2_buf_13_1_1_reg_785;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_13_1_3_reg_2869 <= inp2_buf_13_1_4_fu_4495_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_14_0_1_reg_774 <= inp2_buf_14_0_reg_360;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_14_0_1_reg_774 <= ap_phi_mux_inp2_buf_14_0_s_phi_fu_1259_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_14_0_3_reg_2857 <= inp2_buf_14_0_1_reg_774;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_14_0_3_reg_2857 <= inp2_buf_14_1_8_fu_4513_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_14_1_1_reg_763 <= inp2_buf_14_1_reg_348;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_14_1_1_reg_763 <= ap_phi_mux_inp2_buf_14_1_2_phi_fu_1205_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_14_1_3_reg_2845 <= inp2_buf_14_1_1_reg_763;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_14_1_3_reg_2845 <= inp2_buf_14_1_4_fu_4507_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_15_0_1_reg_752 <= inp2_buf_15_0_reg_336;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_15_0_1_reg_752 <= ap_phi_mux_inp2_buf_15_0_s_phi_fu_1151_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_15_0_3_reg_2833 <= inp2_buf_15_0_1_reg_752;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_15_0_3_reg_2833 <= inp2_buf_15_1_24_fu_4525_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_15_1_1_reg_741 <= inp2_buf_15_1_reg_324;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_15_1_1_reg_741 <= ap_phi_mux_inp2_buf_15_1_2_phi_fu_1097_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_15_1_3_reg_2821 <= inp2_buf_15_1_1_reg_741;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_15_1_3_reg_2821 <= inp2_buf_15_1_4_fu_4519_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_1_0_1_reg_1060 <= inp2_buf_1_0_reg_672;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_1_0_1_reg_1060 <= ap_phi_mux_inp2_buf_1_0_s_phi_fu_2663_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_1_0_3_reg_3169 <= inp2_buf_1_0_1_reg_1060;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_1_0_3_reg_3169 <= inp2_buf_1_1_8_fu_4357_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_1_1_1_reg_1049 <= inp2_buf_1_1_reg_660;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_1_1_1_reg_1049 <= ap_phi_mux_inp2_buf_1_1_2_phi_fu_2609_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_1_1_3_reg_3157 <= inp2_buf_1_1_1_reg_1049;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_1_1_3_reg_3157 <= inp2_buf_1_1_4_fu_4351_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_2_0_1_reg_1038 <= inp2_buf_2_0_reg_648;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_2_0_1_reg_1038 <= ap_phi_mux_inp2_buf_2_0_s_phi_fu_2555_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_2_0_3_reg_3145 <= inp2_buf_2_0_1_reg_1038;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_2_0_3_reg_3145 <= inp2_buf_2_1_8_fu_4369_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_2_1_1_reg_1027 <= inp2_buf_2_1_reg_636;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_2_1_1_reg_1027 <= ap_phi_mux_inp2_buf_2_1_2_phi_fu_2501_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_2_1_3_reg_3133 <= inp2_buf_2_1_1_reg_1027;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_2_1_3_reg_3133 <= inp2_buf_2_1_4_fu_4363_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_3_0_1_reg_1016 <= inp2_buf_3_0_reg_624;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_3_0_1_reg_1016 <= ap_phi_mux_inp2_buf_3_0_s_phi_fu_2447_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_3_0_3_reg_3121 <= inp2_buf_3_0_1_reg_1016;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_3_0_3_reg_3121 <= inp2_buf_3_1_8_fu_4381_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_3_1_1_reg_1005 <= inp2_buf_3_1_reg_612;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_3_1_1_reg_1005 <= ap_phi_mux_inp2_buf_3_1_2_phi_fu_2393_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_3_1_3_reg_3109 <= inp2_buf_3_1_1_reg_1005;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_3_1_3_reg_3109 <= inp2_buf_3_1_4_fu_4375_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_4_0_1_reg_994 <= inp2_buf_4_0_reg_600;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_4_0_1_reg_994 <= ap_phi_mux_inp2_buf_4_0_s_phi_fu_2339_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_4_0_3_reg_3097 <= inp2_buf_4_0_1_reg_994;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_4_0_3_reg_3097 <= inp2_buf_4_1_8_fu_4393_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_4_1_1_reg_983 <= inp2_buf_4_1_reg_588;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_4_1_1_reg_983 <= ap_phi_mux_inp2_buf_4_1_2_phi_fu_2285_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_4_1_3_reg_3085 <= inp2_buf_4_1_1_reg_983;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_4_1_3_reg_3085 <= inp2_buf_4_1_4_fu_4387_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_5_0_1_reg_972 <= inp2_buf_5_0_reg_576;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_5_0_1_reg_972 <= ap_phi_mux_inp2_buf_5_0_s_phi_fu_2231_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_5_0_3_reg_3073 <= inp2_buf_5_0_1_reg_972;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_5_0_3_reg_3073 <= inp2_buf_5_1_8_fu_4405_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_5_1_1_reg_961 <= inp2_buf_5_1_reg_564;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_5_1_1_reg_961 <= ap_phi_mux_inp2_buf_5_1_2_phi_fu_2177_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_5_1_3_reg_3061 <= inp2_buf_5_1_1_reg_961;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_5_1_3_reg_3061 <= inp2_buf_5_1_4_fu_4399_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_6_0_1_reg_950 <= inp2_buf_6_0_reg_552;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_6_0_1_reg_950 <= ap_phi_mux_inp2_buf_6_0_s_phi_fu_2123_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_6_0_3_reg_3049 <= inp2_buf_6_0_1_reg_950;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_6_0_3_reg_3049 <= inp2_buf_6_1_8_fu_4417_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_6_1_1_reg_939 <= inp2_buf_6_1_reg_540;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_6_1_1_reg_939 <= ap_phi_mux_inp2_buf_6_1_2_phi_fu_2069_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_6_1_3_reg_3037 <= inp2_buf_6_1_1_reg_939;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_6_1_3_reg_3037 <= inp2_buf_6_1_4_fu_4411_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_7_0_1_reg_928 <= inp2_buf_7_0_reg_528;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_7_0_1_reg_928 <= ap_phi_mux_inp2_buf_7_0_s_phi_fu_2015_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_7_0_3_reg_3025 <= inp2_buf_7_0_1_reg_928;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_7_0_3_reg_3025 <= inp2_buf_7_1_8_fu_4429_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_7_1_1_reg_917 <= inp2_buf_7_1_reg_516;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_7_1_1_reg_917 <= ap_phi_mux_inp2_buf_7_1_2_phi_fu_1961_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_7_1_3_reg_3013 <= inp2_buf_7_1_1_reg_917;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_7_1_3_reg_3013 <= inp2_buf_7_1_4_fu_4423_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_8_0_1_reg_906 <= inp2_buf_8_0_reg_504;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_8_0_1_reg_906 <= ap_phi_mux_inp2_buf_8_0_s_phi_fu_1907_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_8_0_3_reg_3001 <= inp2_buf_8_0_1_reg_906;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_8_0_3_reg_3001 <= inp2_buf_8_1_8_fu_4441_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_8_1_1_reg_895 <= inp2_buf_8_1_reg_492;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_8_1_1_reg_895 <= ap_phi_mux_inp2_buf_8_1_2_phi_fu_1853_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_8_1_3_reg_2989 <= inp2_buf_8_1_1_reg_895;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_8_1_3_reg_2989 <= inp2_buf_8_1_4_fu_4435_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_9_0_1_reg_884 <= inp2_buf_9_0_reg_480;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_9_0_1_reg_884 <= ap_phi_mux_inp2_buf_9_0_s_phi_fu_1799_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_9_0_3_reg_2977 <= inp2_buf_9_0_1_reg_884;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_9_0_3_reg_2977 <= inp2_buf_9_1_8_fu_4453_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp2_buf_9_1_1_reg_873 <= inp2_buf_9_1_reg_468;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_9_1_1_reg_873 <= ap_phi_mux_inp2_buf_9_1_2_phi_fu_1745_p32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp2_buf_9_1_3_reg_2965 <= inp2_buf_9_1_1_reg_873;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp2_buf_9_1_3_reg_2965 <= inp2_buf_9_1_4_fu_4447_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        k_reg_3205 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        k_reg_3205 <= k_1_s_reg_5231;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        BUS_DST_addr_reg_4845[29 : 0] <= tmp_2_fu_3353_p1[29 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_tmp_1_reg_4870 <= tmp_1_reg_4870;
        ap_reg_pp0_iter1_tmp_3_reg_4874 <= tmp_3_reg_4874;
        inp1_buf_0_0_reg_4910 <= BUS_SRC_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_reg_pp1_iter1_exitcond3_reg_4946 <= exitcond3_reg_4946;
        ap_reg_pp1_iter1_tmp_4_reg_4955 <= tmp_4_reg_4955;
        ap_reg_pp1_iter1_tmp_6_reg_4959 <= tmp_6_reg_4959;
        exitcond3_reg_4946 <= exitcond3_fu_3751_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        exitcond4_reg_5492 <= exitcond4_fu_4531_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        i_1_reg_4856 <= i_1_fu_3369_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4870 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_2_fu_150 <= inp1_buf_0_1_4_fu_3713_p3;
        inp1_buf_0_1_33_fu_154 <= inp1_buf_0_1_3_fu_3707_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4870 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_34_fu_158 <= inp1_buf_0_1_6_fu_3691_p3;
        inp1_buf_0_1_35_fu_162 <= inp1_buf_0_1_5_fu_3685_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4870 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_36_fu_166 <= inp1_buf_0_1_8_fu_3669_p3;
        inp1_buf_0_1_37_fu_170 <= inp1_buf_0_1_7_fu_3663_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4870 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_38_fu_174 <= inp1_buf_0_1_65_fu_3647_p3;
        inp1_buf_0_1_39_fu_178 <= inp1_buf_0_1_9_fu_3641_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4870 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_40_fu_182 <= inp1_buf_0_1_67_fu_3625_p3;
        inp1_buf_0_1_41_fu_186 <= inp1_buf_0_1_66_fu_3619_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4870 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_42_fu_190 <= inp1_buf_0_1_69_fu_3603_p3;
        inp1_buf_0_1_43_fu_194 <= inp1_buf_0_1_68_fu_3597_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4870 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_44_fu_198 <= inp1_buf_0_1_71_fu_3581_p3;
        inp1_buf_0_1_45_fu_202 <= inp1_buf_0_1_70_fu_3575_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4870 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_46_fu_206 <= inp1_buf_0_1_73_fu_3559_p3;
        inp1_buf_0_1_47_fu_210 <= inp1_buf_0_1_72_fu_3553_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4870 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_48_fu_214 <= inp1_buf_0_1_75_fu_3537_p3;
        inp1_buf_0_1_49_fu_218 <= inp1_buf_0_1_74_fu_3531_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4870 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_50_fu_222 <= inp1_buf_0_1_77_fu_3515_p3;
        inp1_buf_0_1_51_fu_226 <= inp1_buf_0_1_76_fu_3509_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4870 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_52_fu_230 <= inp1_buf_0_1_79_fu_3493_p3;
        inp1_buf_0_1_53_fu_234 <= inp1_buf_0_1_78_fu_3487_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4870 == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_54_fu_238 <= inp1_buf_0_1_81_fu_3471_p3;
        inp1_buf_0_1_55_fu_242 <= inp1_buf_0_1_80_fu_3465_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4870 == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_56_fu_246 <= inp1_buf_0_1_83_fu_3449_p3;
        inp1_buf_0_1_57_fu_250 <= inp1_buf_0_1_82_fu_3443_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4870 == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_58_fu_254 <= inp1_buf_0_1_85_fu_3427_p3;
        inp1_buf_0_1_59_fu_258 <= inp1_buf_0_1_84_fu_3421_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4870 == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_60_fu_262 <= inp1_buf_0_1_87_fu_3405_p3;
        inp1_buf_0_1_61_fu_266 <= inp1_buf_0_1_86_fu_3399_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4870 == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_0_1_62_fu_270 <= inp1_buf_0_1_1_fu_3735_p3;
        inp1_buf_0_1_63_fu_274 <= inp1_buf_0_1_fu_3729_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (exitcond_fu_3999_p2 == 1'd0))) begin
        inp1_buf_load_0_phi_reg_5071 <= inp1_buf_load_0_phi_fu_4013_p3;
        inp1_buf_load_10_phi_reg_5171 <= inp1_buf_load_10_phi_fu_4173_p3;
        inp1_buf_load_11_phi_reg_5181 <= inp1_buf_load_11_phi_fu_4189_p3;
        inp1_buf_load_12_phi_reg_5191 <= inp1_buf_load_12_phi_fu_4205_p3;
        inp1_buf_load_13_phi_reg_5201 <= inp1_buf_load_13_phi_fu_4221_p3;
        inp1_buf_load_14_phi_reg_5211 <= inp1_buf_load_14_phi_fu_4237_p3;
        inp1_buf_load_15_phi_reg_5221 <= inp1_buf_load_15_phi_fu_4253_p3;
        inp1_buf_load_1_phi_reg_5081 <= inp1_buf_load_1_phi_fu_4029_p3;
        inp1_buf_load_2_phi_reg_5091 <= inp1_buf_load_2_phi_fu_4045_p3;
        inp1_buf_load_3_phi_reg_5101 <= inp1_buf_load_3_phi_fu_4061_p3;
        inp1_buf_load_4_phi_reg_5111 <= inp1_buf_load_4_phi_fu_4077_p3;
        inp1_buf_load_5_phi_reg_5121 <= inp1_buf_load_5_phi_fu_4093_p3;
        inp1_buf_load_6_phi_reg_5131 <= inp1_buf_load_6_phi_fu_4109_p3;
        inp1_buf_load_7_phi_reg_5141 <= inp1_buf_load_7_phi_fu_4125_p3;
        inp1_buf_load_8_phi_reg_5151 <= inp1_buf_load_8_phi_fu_4141_p3;
        inp1_buf_load_9_phi_reg_5161 <= inp1_buf_load_9_phi_fu_4157_p3;
        inp2_buf_load_0_phi_reg_5076 <= inp2_buf_load_0_phi_fu_4021_p3;
        inp2_buf_load_10_phi_reg_5176 <= inp2_buf_load_10_phi_fu_4181_p3;
        inp2_buf_load_11_phi_reg_5186 <= inp2_buf_load_11_phi_fu_4197_p3;
        inp2_buf_load_124_ph_reg_5196 <= inp2_buf_load_124_ph_fu_4213_p3;
        inp2_buf_load_12_phi_reg_5086 <= inp2_buf_load_12_phi_fu_4037_p3;
        inp2_buf_load_13_phi_reg_5206 <= inp2_buf_load_13_phi_fu_4229_p3;
        inp2_buf_load_14_phi_reg_5216 <= inp2_buf_load_14_phi_fu_4245_p3;
        inp2_buf_load_15_phi_reg_5226 <= inp2_buf_load_15_phi_fu_4261_p3;
        inp2_buf_load_2_phi_reg_5096 <= inp2_buf_load_2_phi_fu_4053_p3;
        inp2_buf_load_3_phi_reg_5106 <= inp2_buf_load_3_phi_fu_4069_p3;
        inp2_buf_load_4_phi_reg_5116 <= inp2_buf_load_4_phi_fu_4085_p3;
        inp2_buf_load_5_phi_reg_5126 <= inp2_buf_load_5_phi_fu_4101_p3;
        inp2_buf_load_6_phi_reg_5136 <= inp2_buf_load_6_phi_fu_4117_p3;
        inp2_buf_load_7_phi_reg_5146 <= inp2_buf_load_7_phi_fu_4133_p3;
        inp2_buf_load_8_phi_reg_5156 <= inp2_buf_load_8_phi_fu_4149_p3;
        inp2_buf_load_9_phi_reg_5166 <= inp2_buf_load_9_phi_fu_4165_p3;
        k_1_s_reg_5231 <= k_1_s_fu_4269_p2;
        tmp_7_reg_5035 <= k_reg_3205[32'd4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        inp2_buf_0_0_reg_696 <= inp2_buf_0_0_s_reg_3193;
        inp2_buf_0_1_reg_684 <= inp2_buf_0_1_3_reg_3181;
        inp2_buf_10_0_reg_456 <= inp2_buf_10_0_3_reg_2953;
        inp2_buf_10_1_reg_444 <= inp2_buf_10_1_3_reg_2941;
        inp2_buf_11_0_reg_432 <= inp2_buf_11_0_3_reg_2929;
        inp2_buf_11_1_reg_420 <= inp2_buf_11_1_3_reg_2917;
        inp2_buf_12_0_reg_408 <= inp2_buf_12_0_3_reg_2905;
        inp2_buf_12_1_reg_396 <= inp2_buf_12_1_3_reg_2893;
        inp2_buf_13_0_reg_384 <= inp2_buf_13_0_3_reg_2881;
        inp2_buf_13_1_reg_372 <= inp2_buf_13_1_3_reg_2869;
        inp2_buf_14_0_reg_360 <= inp2_buf_14_0_3_reg_2857;
        inp2_buf_14_1_reg_348 <= inp2_buf_14_1_3_reg_2845;
        inp2_buf_15_0_reg_336 <= inp2_buf_15_0_3_reg_2833;
        inp2_buf_15_1_reg_324 <= inp2_buf_15_1_3_reg_2821;
        inp2_buf_1_0_reg_672 <= inp2_buf_1_0_3_reg_3169;
        inp2_buf_1_1_reg_660 <= inp2_buf_1_1_3_reg_3157;
        inp2_buf_2_0_reg_648 <= inp2_buf_2_0_3_reg_3145;
        inp2_buf_2_1_reg_636 <= inp2_buf_2_1_3_reg_3133;
        inp2_buf_3_0_reg_624 <= inp2_buf_3_0_3_reg_3121;
        inp2_buf_3_1_reg_612 <= inp2_buf_3_1_3_reg_3109;
        inp2_buf_4_0_reg_600 <= inp2_buf_4_0_3_reg_3097;
        inp2_buf_4_1_reg_588 <= inp2_buf_4_1_3_reg_3085;
        inp2_buf_5_0_reg_576 <= inp2_buf_5_0_3_reg_3073;
        inp2_buf_5_1_reg_564 <= inp2_buf_5_1_3_reg_3061;
        inp2_buf_6_0_reg_552 <= inp2_buf_6_0_3_reg_3049;
        inp2_buf_6_1_reg_540 <= inp2_buf_6_1_3_reg_3037;
        inp2_buf_7_0_reg_528 <= inp2_buf_7_0_3_reg_3025;
        inp2_buf_7_1_reg_516 <= inp2_buf_7_1_3_reg_3013;
        inp2_buf_8_0_reg_504 <= inp2_buf_8_0_3_reg_3001;
        inp2_buf_8_1_reg_492 <= inp2_buf_8_1_3_reg_2989;
        inp2_buf_9_0_reg_480 <= inp2_buf_9_0_3_reg_2977;
        inp2_buf_9_1_reg_468 <= inp2_buf_9_1_3_reg_2965;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond3_reg_4946 == 1'd0))) begin
        inp2_buf_0_1_10_reg_4995 <= BUS_DST_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        inp2_buf_0_1_9_reg_5236 <= grp_fu_4275_p2;
        inp2_buf_10_1_9_reg_5296 <= grp_fu_4315_p2;
        inp2_buf_11_1_9_reg_5302 <= grp_fu_4319_p2;
        inp2_buf_12_1_9_reg_5308 <= grp_fu_4323_p2;
        inp2_buf_13_1_9_reg_5314 <= grp_fu_4327_p2;
        inp2_buf_14_1_9_reg_5320 <= grp_fu_4331_p2;
        inp2_buf_15_1_25_reg_5326 <= grp_fu_4335_p2;
        inp2_buf_1_1_9_reg_5242 <= grp_fu_4279_p2;
        inp2_buf_2_1_9_reg_5248 <= grp_fu_4283_p2;
        inp2_buf_3_1_9_reg_5254 <= grp_fu_4287_p2;
        inp2_buf_4_1_9_reg_5260 <= grp_fu_4291_p2;
        inp2_buf_5_1_9_reg_5266 <= grp_fu_4295_p2;
        inp2_buf_6_1_9_reg_5272 <= grp_fu_4299_p2;
        inp2_buf_7_1_9_reg_5278 <= grp_fu_4303_p2;
        inp2_buf_8_1_9_reg_5284 <= grp_fu_4307_p2;
        inp2_buf_9_1_9_reg_5290 <= grp_fu_4311_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        matrix1_reg_4834 <= {{matrix[31:2]}};
        qmatrix3_reg_4829 <= {{qmatrix[31:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_fu_3375_p2 == 1'd0))) begin
        tmp_1_reg_4870 <= tmp_1_fu_3387_p1;
        tmp_3_reg_4874 <= indvar_reg_719[32'd4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond3_fu_3751_p2 == 1'd0))) begin
        tmp_4_reg_4955 <= tmp_4_fu_3763_p1;
        tmp_6_reg_4959 <= indvar8_reg_730[32'd4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond4_fu_4531_p2 == 1'd0))) begin
        tmp_5_reg_5501 <= tmp_5_fu_4567_p34;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_BUS_DST_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2))) begin
        BUS_DST_ARVALID = 1'b1;
    end else begin
        BUS_DST_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_BUS_DST_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state8))) begin
        BUS_DST_AWVALID = 1'b1;
    end else begin
        BUS_DST_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == BUS_DST_BVALID) & (1'b1 == ap_CS_fsm_state28))) begin
        BUS_DST_BREADY = 1'b1;
    end else begin
        BUS_DST_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond3_reg_4946 == 1'd0))) begin
        BUS_DST_RREADY = 1'b1;
    end else begin
        BUS_DST_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_BUS_DST_WREADY == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond4_reg_5492 == 1'd0) & (1'b0 == ap_block_pp2_stage0_01001))) begin
        BUS_DST_WVALID = 1'b1;
    end else begin
        BUS_DST_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        BUS_DST_blk_n_AR = m_axi_BUS_DST_ARREADY;
    end else begin
        BUS_DST_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        BUS_DST_blk_n_AW = m_axi_BUS_DST_AWREADY;
    end else begin
        BUS_DST_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        BUS_DST_blk_n_B = m_axi_BUS_DST_BVALID;
    end else begin
        BUS_DST_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        BUS_DST_blk_n_R = m_axi_BUS_DST_RVALID;
    end else begin
        BUS_DST_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0) & (exitcond4_reg_5492 == 1'd0))) begin
        BUS_DST_blk_n_W = m_axi_BUS_DST_WREADY;
    end else begin
        BUS_DST_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_BUS_SRC_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2))) begin
        BUS_SRC_ARVALID = 1'b1;
    end else begin
        BUS_SRC_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        BUS_SRC_RREADY = 1'b1;
    end else begin
        BUS_SRC_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        BUS_SRC_blk_n_AR = m_axi_BUS_SRC_ARREADY;
    end else begin
        BUS_SRC_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        BUS_SRC_blk_n_R = m_axi_BUS_SRC_RVALID;
    end else begin
        BUS_SRC_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((exitcond2_fu_3375_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state10 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state10 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond4_fu_4531_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state22 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state22 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == BUS_DST_BVALID) & (1'b1 == ap_CS_fsm_state28))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_0_0_2_phi_fu_2771_p32 = inp2_buf_15_1_8_fu_3978_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_0_0_2_phi_fu_2771_p32 = inp2_buf_0_0_1_reg_1082;
    end else begin
        ap_phi_mux_inp2_buf_0_0_2_phi_fu_2771_p32 = ap_phi_reg_pp1_iter2_inp2_buf_0_0_2_reg_2767;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_0_1_2_phi_fu_2717_p32 = inp2_buf_0_1_5_fu_3971_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_0_1_2_phi_fu_2717_p32 = inp2_buf_0_1_1_reg_1071;
    end else begin
        ap_phi_mux_inp2_buf_0_1_2_phi_fu_2717_p32 = ap_phi_reg_pp1_iter2_inp2_buf_0_1_2_reg_2713;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_10_0_s_phi_fu_1691_p32 = inp2_buf_15_1_18_fu_3838_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_10_0_s_phi_fu_1691_p32 = inp2_buf_10_0_1_reg_862;
    end else begin
        ap_phi_mux_inp2_buf_10_0_s_phi_fu_1691_p32 = ap_phi_reg_pp1_iter2_inp2_buf_10_0_s_reg_1687;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_10_1_2_phi_fu_1637_p32 = inp2_buf_10_1_5_fu_3831_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_10_1_2_phi_fu_1637_p32 = inp2_buf_10_1_1_reg_851;
    end else begin
        ap_phi_mux_inp2_buf_10_1_2_phi_fu_1637_p32 = ap_phi_reg_pp1_iter2_inp2_buf_10_1_2_reg_1633;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_11_0_s_phi_fu_1583_p32 = inp2_buf_15_1_19_fu_3824_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_11_0_s_phi_fu_1583_p32 = inp2_buf_11_0_1_reg_840;
    end else begin
        ap_phi_mux_inp2_buf_11_0_s_phi_fu_1583_p32 = ap_phi_reg_pp1_iter2_inp2_buf_11_0_s_reg_1579;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_11_1_2_phi_fu_1529_p32 = inp2_buf_11_1_5_fu_3817_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_11_1_2_phi_fu_1529_p32 = inp2_buf_11_1_1_reg_829;
    end else begin
        ap_phi_mux_inp2_buf_11_1_2_phi_fu_1529_p32 = ap_phi_reg_pp1_iter2_inp2_buf_11_1_2_reg_1525;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_12_0_s_phi_fu_1475_p32 = inp2_buf_15_1_20_fu_3810_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_12_0_s_phi_fu_1475_p32 = inp2_buf_12_0_1_reg_818;
    end else begin
        ap_phi_mux_inp2_buf_12_0_s_phi_fu_1475_p32 = ap_phi_reg_pp1_iter2_inp2_buf_12_0_s_reg_1471;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_12_1_2_phi_fu_1421_p32 = inp2_buf_12_1_5_fu_3803_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_12_1_2_phi_fu_1421_p32 = inp2_buf_12_1_1_reg_807;
    end else begin
        ap_phi_mux_inp2_buf_12_1_2_phi_fu_1421_p32 = ap_phi_reg_pp1_iter2_inp2_buf_12_1_2_reg_1417;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_13_0_s_phi_fu_1367_p32 = inp2_buf_15_1_21_fu_3796_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_13_0_s_phi_fu_1367_p32 = inp2_buf_13_0_1_reg_796;
    end else begin
        ap_phi_mux_inp2_buf_13_0_s_phi_fu_1367_p32 = ap_phi_reg_pp1_iter2_inp2_buf_13_0_s_reg_1363;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_13_1_2_phi_fu_1313_p32 = inp2_buf_13_1_5_fu_3789_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_13_1_2_phi_fu_1313_p32 = inp2_buf_13_1_1_reg_785;
    end else begin
        ap_phi_mux_inp2_buf_13_1_2_phi_fu_1313_p32 = ap_phi_reg_pp1_iter2_inp2_buf_13_1_2_reg_1309;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_14_0_s_phi_fu_1259_p32 = inp2_buf_15_1_22_fu_3782_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_14_0_s_phi_fu_1259_p32 = inp2_buf_14_0_1_reg_774;
    end else begin
        ap_phi_mux_inp2_buf_14_0_s_phi_fu_1259_p32 = ap_phi_reg_pp1_iter2_inp2_buf_14_0_s_reg_1255;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_14_1_2_phi_fu_1205_p32 = inp2_buf_14_1_5_fu_3775_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_14_1_2_phi_fu_1205_p32 = inp2_buf_14_1_1_reg_763;
    end else begin
        ap_phi_mux_inp2_buf_14_1_2_phi_fu_1205_p32 = ap_phi_reg_pp1_iter2_inp2_buf_14_1_2_reg_1201;
    end
end

always @ (*) begin
    if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_15_0_s_phi_fu_1151_p32 = inp2_buf_15_0_1_reg_752;
    end else if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_15_0_s_phi_fu_1151_p32 = inp2_buf_15_1_7_fu_3992_p3;
    end else begin
        ap_phi_mux_inp2_buf_15_0_s_phi_fu_1151_p32 = ap_phi_reg_pp1_iter2_inp2_buf_15_0_s_reg_1147;
    end
end

always @ (*) begin
    if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_15_1_2_phi_fu_1097_p32 = inp2_buf_15_1_1_reg_741;
    end else if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_15_1_2_phi_fu_1097_p32 = inp2_buf_15_1_5_fu_3985_p3;
    end else begin
        ap_phi_mux_inp2_buf_15_1_2_phi_fu_1097_p32 = ap_phi_reg_pp1_iter2_inp2_buf_15_1_2_reg_1093;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_1_0_s_phi_fu_2663_p32 = inp2_buf_15_1_9_fu_3964_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_1_0_s_phi_fu_2663_p32 = inp2_buf_1_0_1_reg_1060;
    end else begin
        ap_phi_mux_inp2_buf_1_0_s_phi_fu_2663_p32 = ap_phi_reg_pp1_iter2_inp2_buf_1_0_s_reg_2659;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_1_1_2_phi_fu_2609_p32 = inp2_buf_1_1_5_fu_3957_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_1_1_2_phi_fu_2609_p32 = inp2_buf_1_1_1_reg_1049;
    end else begin
        ap_phi_mux_inp2_buf_1_1_2_phi_fu_2609_p32 = ap_phi_reg_pp1_iter2_inp2_buf_1_1_2_reg_2605;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_2_0_s_phi_fu_2555_p32 = inp2_buf_15_1_10_fu_3950_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_2_0_s_phi_fu_2555_p32 = inp2_buf_2_0_1_reg_1038;
    end else begin
        ap_phi_mux_inp2_buf_2_0_s_phi_fu_2555_p32 = ap_phi_reg_pp1_iter2_inp2_buf_2_0_s_reg_2551;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_2_1_2_phi_fu_2501_p32 = inp2_buf_2_1_5_fu_3943_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_2_1_2_phi_fu_2501_p32 = inp2_buf_2_1_1_reg_1027;
    end else begin
        ap_phi_mux_inp2_buf_2_1_2_phi_fu_2501_p32 = ap_phi_reg_pp1_iter2_inp2_buf_2_1_2_reg_2497;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_3_0_s_phi_fu_2447_p32 = inp2_buf_15_1_11_fu_3936_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_3_0_s_phi_fu_2447_p32 = inp2_buf_3_0_1_reg_1016;
    end else begin
        ap_phi_mux_inp2_buf_3_0_s_phi_fu_2447_p32 = ap_phi_reg_pp1_iter2_inp2_buf_3_0_s_reg_2443;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_3_1_2_phi_fu_2393_p32 = inp2_buf_3_1_5_fu_3929_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_3_1_2_phi_fu_2393_p32 = inp2_buf_3_1_1_reg_1005;
    end else begin
        ap_phi_mux_inp2_buf_3_1_2_phi_fu_2393_p32 = ap_phi_reg_pp1_iter2_inp2_buf_3_1_2_reg_2389;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_4_0_s_phi_fu_2339_p32 = inp2_buf_15_1_12_fu_3922_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_4_0_s_phi_fu_2339_p32 = inp2_buf_4_0_1_reg_994;
    end else begin
        ap_phi_mux_inp2_buf_4_0_s_phi_fu_2339_p32 = ap_phi_reg_pp1_iter2_inp2_buf_4_0_s_reg_2335;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_4_1_2_phi_fu_2285_p32 = inp2_buf_4_1_5_fu_3915_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_4_1_2_phi_fu_2285_p32 = inp2_buf_4_1_1_reg_983;
    end else begin
        ap_phi_mux_inp2_buf_4_1_2_phi_fu_2285_p32 = ap_phi_reg_pp1_iter2_inp2_buf_4_1_2_reg_2281;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_5_0_s_phi_fu_2231_p32 = inp2_buf_15_1_13_fu_3908_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_5_0_s_phi_fu_2231_p32 = inp2_buf_5_0_1_reg_972;
    end else begin
        ap_phi_mux_inp2_buf_5_0_s_phi_fu_2231_p32 = ap_phi_reg_pp1_iter2_inp2_buf_5_0_s_reg_2227;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_5_1_2_phi_fu_2177_p32 = inp2_buf_5_1_5_fu_3901_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_5_1_2_phi_fu_2177_p32 = inp2_buf_5_1_1_reg_961;
    end else begin
        ap_phi_mux_inp2_buf_5_1_2_phi_fu_2177_p32 = ap_phi_reg_pp1_iter2_inp2_buf_5_1_2_reg_2173;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_6_0_s_phi_fu_2123_p32 = inp2_buf_15_1_14_fu_3894_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_6_0_s_phi_fu_2123_p32 = inp2_buf_6_0_1_reg_950;
    end else begin
        ap_phi_mux_inp2_buf_6_0_s_phi_fu_2123_p32 = ap_phi_reg_pp1_iter2_inp2_buf_6_0_s_reg_2119;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_6_1_2_phi_fu_2069_p32 = inp2_buf_6_1_5_fu_3887_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_6_1_2_phi_fu_2069_p32 = inp2_buf_6_1_1_reg_939;
    end else begin
        ap_phi_mux_inp2_buf_6_1_2_phi_fu_2069_p32 = ap_phi_reg_pp1_iter2_inp2_buf_6_1_2_reg_2065;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_7_0_s_phi_fu_2015_p32 = inp2_buf_15_1_15_fu_3880_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_7_0_s_phi_fu_2015_p32 = inp2_buf_7_0_1_reg_928;
    end else begin
        ap_phi_mux_inp2_buf_7_0_s_phi_fu_2015_p32 = ap_phi_reg_pp1_iter2_inp2_buf_7_0_s_reg_2011;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_7_1_2_phi_fu_1961_p32 = inp2_buf_7_1_5_fu_3873_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_7_1_2_phi_fu_1961_p32 = inp2_buf_7_1_1_reg_917;
    end else begin
        ap_phi_mux_inp2_buf_7_1_2_phi_fu_1961_p32 = ap_phi_reg_pp1_iter2_inp2_buf_7_1_2_reg_1957;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_8_0_s_phi_fu_1907_p32 = inp2_buf_15_1_16_fu_3866_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_8_0_s_phi_fu_1907_p32 = inp2_buf_8_0_1_reg_906;
    end else begin
        ap_phi_mux_inp2_buf_8_0_s_phi_fu_1907_p32 = ap_phi_reg_pp1_iter2_inp2_buf_8_0_s_reg_1903;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_8_1_2_phi_fu_1853_p32 = inp2_buf_8_1_5_fu_3859_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_8_1_2_phi_fu_1853_p32 = inp2_buf_8_1_1_reg_895;
    end else begin
        ap_phi_mux_inp2_buf_8_1_2_phi_fu_1853_p32 = ap_phi_reg_pp1_iter2_inp2_buf_8_1_2_reg_1849;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_9_0_s_phi_fu_1799_p32 = inp2_buf_15_1_17_fu_3852_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_9_0_s_phi_fu_1799_p32 = inp2_buf_9_0_1_reg_884;
    end else begin
        ap_phi_mux_inp2_buf_9_0_s_phi_fu_1799_p32 = ap_phi_reg_pp1_iter2_inp2_buf_9_0_s_reg_1795;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd9) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_inp2_buf_9_1_2_phi_fu_1745_p32 = inp2_buf_9_1_5_fu_3845_p3;
    end else if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd2) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd3) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd4) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd5) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd6) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd7) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd8) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd10) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd11) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd12) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd13) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd14) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_reg_pp1_iter1_tmp_4_reg_4955 == 4'd15) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond3_reg_4946 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        ap_phi_mux_inp2_buf_9_1_2_phi_fu_1745_p32 = inp2_buf_9_1_1_reg_873;
    end else begin
        ap_phi_mux_inp2_buf_9_1_2_phi_fu_1745_p32 = ap_phi_reg_pp1_iter2_inp2_buf_9_1_2_reg_1741;
    end
end

always @ (*) begin
    if (((1'b1 == BUS_DST_BVALID) & (1'b1 == ap_CS_fsm_state28))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_BUS_DST_ARREADY == 1'b0)) begin
        ap_sig_ioackin_BUS_DST_ARREADY = BUS_DST_ARREADY;
    end else begin
        ap_sig_ioackin_BUS_DST_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_BUS_DST_AWREADY == 1'b0)) begin
        ap_sig_ioackin_BUS_DST_AWREADY = BUS_DST_AWREADY;
    end else begin
        ap_sig_ioackin_BUS_DST_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_BUS_DST_WREADY == 1'b0)) begin
        ap_sig_ioackin_BUS_DST_WREADY = BUS_DST_WREADY;
    end else begin
        ap_sig_ioackin_BUS_DST_WREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_BUS_SRC_ARREADY == 1'b0)) begin
        ap_sig_ioackin_BUS_SRC_ARREADY = BUS_SRC_ARREADY;
    end else begin
        ap_sig_ioackin_BUS_SRC_ARREADY = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((ap_sig_ioackin_BUS_DST_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3363_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond2_fu_3375_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond2_fu_3375_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((exitcond_fu_3999_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b0 == ap_block_pp2_stage0_subdone) & (exitcond4_fu_4531_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (exitcond4_fu_4531_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == BUS_DST_BVALID) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign BUS_DST_ARADDR = tmp_2_fu_3353_p1;

assign BUS_SRC_ARADDR = tmp_fu_3343_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b0 == BUS_SRC_RVALID) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == BUS_SRC_RVALID) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((1'b0 == BUS_DST_RVALID) & (ap_enable_reg_pp1_iter1 == 1'b1) & (exitcond3_reg_4946 == 1'd0));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((1'b0 == BUS_DST_RVALID) & (ap_enable_reg_pp1_iter1 == 1'b1) & (exitcond3_reg_4946 == 1'd0));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((1'b1 == ap_block_state23_io) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((1'b1 == ap_block_state23_io) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter1 = (1'b0 == BUS_SRC_RVALID);
end

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp1_stage0_iter1 = ((1'b0 == BUS_DST_RVALID) & (exitcond3_reg_4946 == 1'd0));
end

assign ap_block_state16_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state23_io = ((ap_sig_ioackin_BUS_DST_WREADY == 1'b0) & (exitcond4_reg_5492 == 1'd0));
end

assign ap_block_state23_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_io = ((ap_sig_ioackin_BUS_DST_ARREADY == 1'b0) | (ap_sig_ioackin_BUS_SRC_ARREADY == 1'b0));
end

always @ (*) begin
    ap_condition_2672 = ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond4_reg_5492 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_phi_reg_pp1_iter2_inp2_buf_0_0_2_reg_2767 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_0_1_2_reg_2713 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_10_0_s_reg_1687 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_10_1_2_reg_1633 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_11_0_s_reg_1579 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_11_1_2_reg_1525 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_12_0_s_reg_1471 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_12_1_2_reg_1417 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_13_0_s_reg_1363 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_13_1_2_reg_1309 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_14_0_s_reg_1255 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_14_1_2_reg_1201 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_15_0_s_reg_1147 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_15_1_2_reg_1093 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_1_0_s_reg_2659 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_1_1_2_reg_2605 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_2_0_s_reg_2551 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_2_1_2_reg_2497 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_3_0_s_reg_2443 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_3_1_2_reg_2389 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_4_0_s_reg_2335 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_4_1_2_reg_2281 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_5_0_s_reg_2227 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_5_1_2_reg_2173 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_6_0_s_reg_2119 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_6_1_2_reg_2065 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_7_0_s_reg_2011 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_7_1_2_reg_1957 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_8_0_s_reg_1903 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_8_1_2_reg_1849 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_9_0_s_reg_1795 = 'bx;

assign ap_phi_reg_pp1_iter2_inp2_buf_9_1_2_reg_1741 = 'bx;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign exitcond1_fu_3363_p2 = ((i_reg_708 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond2_fu_3375_p2 = ((indvar_reg_719 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond3_fu_3751_p2 = ((indvar8_reg_730 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond4_fu_4531_p2 = ((indvar1_reg_3216 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond_fu_3999_p2 = ((k_reg_3205 == 6'd32) ? 1'b1 : 1'b0);

assign i_1_fu_3369_p2 = (i_reg_708 + 2'd1);

assign indvar_next1_fu_4537_p2 = (indvar1_reg_3216 + 6'd1);

assign indvar_next9_fu_3757_p2 = (indvar8_reg_730 + 6'd1);

assign indvar_next_fu_3381_p2 = (indvar_reg_719 + 6'd1);

assign inp1_buf_0_1_1_fu_3735_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_1_62_fu_270 : inp1_buf_0_0_reg_4910);

assign inp1_buf_0_1_3_fu_3707_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_0_reg_4910 : inp1_buf_0_1_33_fu_154);

assign inp1_buf_0_1_4_fu_3713_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_1_2_fu_150 : inp1_buf_0_0_reg_4910);

assign inp1_buf_0_1_5_fu_3685_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_0_reg_4910 : inp1_buf_0_1_35_fu_162);

assign inp1_buf_0_1_65_fu_3647_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_1_38_fu_174 : inp1_buf_0_0_reg_4910);

assign inp1_buf_0_1_66_fu_3619_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_0_reg_4910 : inp1_buf_0_1_41_fu_186);

assign inp1_buf_0_1_67_fu_3625_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_1_40_fu_182 : inp1_buf_0_0_reg_4910);

assign inp1_buf_0_1_68_fu_3597_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_0_reg_4910 : inp1_buf_0_1_43_fu_194);

assign inp1_buf_0_1_69_fu_3603_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_1_42_fu_190 : inp1_buf_0_0_reg_4910);

assign inp1_buf_0_1_6_fu_3691_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_1_34_fu_158 : inp1_buf_0_0_reg_4910);

assign inp1_buf_0_1_70_fu_3575_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_0_reg_4910 : inp1_buf_0_1_45_fu_202);

assign inp1_buf_0_1_71_fu_3581_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_1_44_fu_198 : inp1_buf_0_0_reg_4910);

assign inp1_buf_0_1_72_fu_3553_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_0_reg_4910 : inp1_buf_0_1_47_fu_210);

assign inp1_buf_0_1_73_fu_3559_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_1_46_fu_206 : inp1_buf_0_0_reg_4910);

assign inp1_buf_0_1_74_fu_3531_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_0_reg_4910 : inp1_buf_0_1_49_fu_218);

assign inp1_buf_0_1_75_fu_3537_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_1_48_fu_214 : inp1_buf_0_0_reg_4910);

assign inp1_buf_0_1_76_fu_3509_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_0_reg_4910 : inp1_buf_0_1_51_fu_226);

assign inp1_buf_0_1_77_fu_3515_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_1_50_fu_222 : inp1_buf_0_0_reg_4910);

assign inp1_buf_0_1_78_fu_3487_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_0_reg_4910 : inp1_buf_0_1_53_fu_234);

assign inp1_buf_0_1_79_fu_3493_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_1_52_fu_230 : inp1_buf_0_0_reg_4910);

assign inp1_buf_0_1_7_fu_3663_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_0_reg_4910 : inp1_buf_0_1_37_fu_170);

assign inp1_buf_0_1_80_fu_3465_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_0_reg_4910 : inp1_buf_0_1_55_fu_242);

assign inp1_buf_0_1_81_fu_3471_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_1_54_fu_238 : inp1_buf_0_0_reg_4910);

assign inp1_buf_0_1_82_fu_3443_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_0_reg_4910 : inp1_buf_0_1_57_fu_250);

assign inp1_buf_0_1_83_fu_3449_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_1_56_fu_246 : inp1_buf_0_0_reg_4910);

assign inp1_buf_0_1_84_fu_3421_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_0_reg_4910 : inp1_buf_0_1_59_fu_258);

assign inp1_buf_0_1_85_fu_3427_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_1_58_fu_254 : inp1_buf_0_0_reg_4910);

assign inp1_buf_0_1_86_fu_3399_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_0_reg_4910 : inp1_buf_0_1_61_fu_266);

assign inp1_buf_0_1_87_fu_3405_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_1_60_fu_262 : inp1_buf_0_0_reg_4910);

assign inp1_buf_0_1_8_fu_3669_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_1_36_fu_166 : inp1_buf_0_0_reg_4910);

assign inp1_buf_0_1_9_fu_3641_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_0_reg_4910 : inp1_buf_0_1_39_fu_178);

assign inp1_buf_0_1_fu_3729_p3 = ((ap_reg_pp0_iter1_tmp_3_reg_4874[0:0] === 1'b1) ? inp1_buf_0_0_reg_4910 : inp1_buf_0_1_63_fu_274);

assign inp1_buf_load_0_phi_fu_4013_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp1_buf_0_1_33_fu_154 : inp1_buf_0_1_2_fu_150);

assign inp1_buf_load_10_phi_fu_4173_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp1_buf_0_1_53_fu_234 : inp1_buf_0_1_52_fu_230);

assign inp1_buf_load_11_phi_fu_4189_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp1_buf_0_1_55_fu_242 : inp1_buf_0_1_54_fu_238);

assign inp1_buf_load_12_phi_fu_4205_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp1_buf_0_1_57_fu_250 : inp1_buf_0_1_56_fu_246);

assign inp1_buf_load_13_phi_fu_4221_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp1_buf_0_1_59_fu_258 : inp1_buf_0_1_58_fu_254);

assign inp1_buf_load_14_phi_fu_4237_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp1_buf_0_1_61_fu_266 : inp1_buf_0_1_60_fu_262);

assign inp1_buf_load_15_phi_fu_4253_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp1_buf_0_1_63_fu_274 : inp1_buf_0_1_62_fu_270);

assign inp1_buf_load_1_phi_fu_4029_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp1_buf_0_1_35_fu_162 : inp1_buf_0_1_34_fu_158);

assign inp1_buf_load_2_phi_fu_4045_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp1_buf_0_1_37_fu_170 : inp1_buf_0_1_36_fu_166);

assign inp1_buf_load_3_phi_fu_4061_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp1_buf_0_1_39_fu_178 : inp1_buf_0_1_38_fu_174);

assign inp1_buf_load_4_phi_fu_4077_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp1_buf_0_1_41_fu_186 : inp1_buf_0_1_40_fu_182);

assign inp1_buf_load_5_phi_fu_4093_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp1_buf_0_1_43_fu_194 : inp1_buf_0_1_42_fu_190);

assign inp1_buf_load_6_phi_fu_4109_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp1_buf_0_1_45_fu_202 : inp1_buf_0_1_44_fu_198);

assign inp1_buf_load_7_phi_fu_4125_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp1_buf_0_1_47_fu_210 : inp1_buf_0_1_46_fu_206);

assign inp1_buf_load_8_phi_fu_4141_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp1_buf_0_1_49_fu_218 : inp1_buf_0_1_48_fu_214);

assign inp1_buf_load_9_phi_fu_4157_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp1_buf_0_1_51_fu_226 : inp1_buf_0_1_50_fu_222);

assign inp2_buf_0_1_4_fu_4339_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_0_1_9_reg_5236 : inp2_buf_0_1_3_reg_3181);

assign inp2_buf_0_1_5_fu_3971_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4995 : inp2_buf_0_1_1_reg_1071);

assign inp2_buf_0_1_8_fu_4345_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_0_0_s_reg_3193 : inp2_buf_0_1_9_reg_5236);

assign inp2_buf_10_1_4_fu_4459_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_10_1_9_reg_5296 : inp2_buf_10_1_3_reg_2941);

assign inp2_buf_10_1_5_fu_3831_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4995 : inp2_buf_10_1_1_reg_851);

assign inp2_buf_10_1_8_fu_4465_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_10_0_3_reg_2953 : inp2_buf_10_1_9_reg_5296);

assign inp2_buf_11_1_4_fu_4471_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_11_1_9_reg_5302 : inp2_buf_11_1_3_reg_2917);

assign inp2_buf_11_1_5_fu_3817_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4995 : inp2_buf_11_1_1_reg_829);

assign inp2_buf_11_1_8_fu_4477_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_11_0_3_reg_2929 : inp2_buf_11_1_9_reg_5302);

assign inp2_buf_12_1_4_fu_4483_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_12_1_9_reg_5308 : inp2_buf_12_1_3_reg_2893);

assign inp2_buf_12_1_5_fu_3803_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4995 : inp2_buf_12_1_1_reg_807);

assign inp2_buf_12_1_8_fu_4489_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_12_0_3_reg_2905 : inp2_buf_12_1_9_reg_5308);

assign inp2_buf_13_1_4_fu_4495_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_13_1_9_reg_5314 : inp2_buf_13_1_3_reg_2869);

assign inp2_buf_13_1_5_fu_3789_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4995 : inp2_buf_13_1_1_reg_785);

assign inp2_buf_13_1_8_fu_4501_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_13_0_3_reg_2881 : inp2_buf_13_1_9_reg_5314);

assign inp2_buf_14_1_4_fu_4507_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_14_1_9_reg_5320 : inp2_buf_14_1_3_reg_2845);

assign inp2_buf_14_1_5_fu_3775_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4995 : inp2_buf_14_1_1_reg_763);

assign inp2_buf_14_1_8_fu_4513_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_14_0_3_reg_2857 : inp2_buf_14_1_9_reg_5320);

assign inp2_buf_15_1_10_fu_3950_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_2_0_1_reg_1038 : inp2_buf_0_1_10_reg_4995);

assign inp2_buf_15_1_11_fu_3936_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_3_0_1_reg_1016 : inp2_buf_0_1_10_reg_4995);

assign inp2_buf_15_1_12_fu_3922_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_4_0_1_reg_994 : inp2_buf_0_1_10_reg_4995);

assign inp2_buf_15_1_13_fu_3908_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_5_0_1_reg_972 : inp2_buf_0_1_10_reg_4995);

assign inp2_buf_15_1_14_fu_3894_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_6_0_1_reg_950 : inp2_buf_0_1_10_reg_4995);

assign inp2_buf_15_1_15_fu_3880_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_7_0_1_reg_928 : inp2_buf_0_1_10_reg_4995);

assign inp2_buf_15_1_16_fu_3866_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_8_0_1_reg_906 : inp2_buf_0_1_10_reg_4995);

assign inp2_buf_15_1_17_fu_3852_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_9_0_1_reg_884 : inp2_buf_0_1_10_reg_4995);

assign inp2_buf_15_1_18_fu_3838_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_10_0_1_reg_862 : inp2_buf_0_1_10_reg_4995);

assign inp2_buf_15_1_19_fu_3824_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_11_0_1_reg_840 : inp2_buf_0_1_10_reg_4995);

assign inp2_buf_15_1_20_fu_3810_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_12_0_1_reg_818 : inp2_buf_0_1_10_reg_4995);

assign inp2_buf_15_1_21_fu_3796_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_13_0_1_reg_796 : inp2_buf_0_1_10_reg_4995);

assign inp2_buf_15_1_22_fu_3782_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_14_0_1_reg_774 : inp2_buf_0_1_10_reg_4995);

assign inp2_buf_15_1_24_fu_4525_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_15_0_3_reg_2833 : inp2_buf_15_1_25_reg_5326);

assign inp2_buf_15_1_4_fu_4519_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_15_1_25_reg_5326 : inp2_buf_15_1_3_reg_2821);

assign inp2_buf_15_1_5_fu_3985_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4995 : inp2_buf_15_1_1_reg_741);

assign inp2_buf_15_1_7_fu_3992_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_15_0_1_reg_752 : inp2_buf_0_1_10_reg_4995);

assign inp2_buf_15_1_8_fu_3978_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_0_0_1_reg_1082 : inp2_buf_0_1_10_reg_4995);

assign inp2_buf_15_1_9_fu_3964_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_1_0_1_reg_1060 : inp2_buf_0_1_10_reg_4995);

assign inp2_buf_1_1_4_fu_4351_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_1_1_9_reg_5242 : inp2_buf_1_1_3_reg_3157);

assign inp2_buf_1_1_5_fu_3957_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4995 : inp2_buf_1_1_1_reg_1049);

assign inp2_buf_1_1_8_fu_4357_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_1_0_3_reg_3169 : inp2_buf_1_1_9_reg_5242);

assign inp2_buf_2_1_4_fu_4363_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_2_1_9_reg_5248 : inp2_buf_2_1_3_reg_3133);

assign inp2_buf_2_1_5_fu_3943_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4995 : inp2_buf_2_1_1_reg_1027);

assign inp2_buf_2_1_8_fu_4369_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_2_0_3_reg_3145 : inp2_buf_2_1_9_reg_5248);

assign inp2_buf_3_1_4_fu_4375_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_3_1_9_reg_5254 : inp2_buf_3_1_3_reg_3109);

assign inp2_buf_3_1_5_fu_3929_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4995 : inp2_buf_3_1_1_reg_1005);

assign inp2_buf_3_1_8_fu_4381_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_3_0_3_reg_3121 : inp2_buf_3_1_9_reg_5254);

assign inp2_buf_4_1_4_fu_4387_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_4_1_9_reg_5260 : inp2_buf_4_1_3_reg_3085);

assign inp2_buf_4_1_5_fu_3915_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4995 : inp2_buf_4_1_1_reg_983);

assign inp2_buf_4_1_8_fu_4393_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_4_0_3_reg_3097 : inp2_buf_4_1_9_reg_5260);

assign inp2_buf_5_1_4_fu_4399_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_5_1_9_reg_5266 : inp2_buf_5_1_3_reg_3061);

assign inp2_buf_5_1_5_fu_3901_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4995 : inp2_buf_5_1_1_reg_961);

assign inp2_buf_5_1_8_fu_4405_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_5_0_3_reg_3073 : inp2_buf_5_1_9_reg_5266);

assign inp2_buf_6_1_4_fu_4411_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_6_1_9_reg_5272 : inp2_buf_6_1_3_reg_3037);

assign inp2_buf_6_1_5_fu_3887_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4995 : inp2_buf_6_1_1_reg_939);

assign inp2_buf_6_1_8_fu_4417_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_6_0_3_reg_3049 : inp2_buf_6_1_9_reg_5272);

assign inp2_buf_7_1_4_fu_4423_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_7_1_9_reg_5278 : inp2_buf_7_1_3_reg_3013);

assign inp2_buf_7_1_5_fu_3873_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4995 : inp2_buf_7_1_1_reg_917);

assign inp2_buf_7_1_8_fu_4429_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_7_0_3_reg_3025 : inp2_buf_7_1_9_reg_5278);

assign inp2_buf_8_1_4_fu_4435_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_8_1_9_reg_5284 : inp2_buf_8_1_3_reg_2989);

assign inp2_buf_8_1_5_fu_3859_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4995 : inp2_buf_8_1_1_reg_895);

assign inp2_buf_8_1_8_fu_4441_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_8_0_3_reg_3001 : inp2_buf_8_1_9_reg_5284);

assign inp2_buf_9_1_4_fu_4447_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_9_1_9_reg_5290 : inp2_buf_9_1_3_reg_2965);

assign inp2_buf_9_1_5_fu_3845_p3 = ((ap_reg_pp1_iter1_tmp_6_reg_4959[0:0] === 1'b1) ? inp2_buf_0_1_10_reg_4995 : inp2_buf_9_1_1_reg_873);

assign inp2_buf_9_1_8_fu_4453_p3 = ((tmp_7_reg_5035[0:0] === 1'b1) ? inp2_buf_9_0_3_reg_2977 : inp2_buf_9_1_9_reg_5290);

assign inp2_buf_load_0_phi_fu_4021_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp2_buf_0_1_3_reg_3181 : inp2_buf_0_0_s_reg_3193);

assign inp2_buf_load_10_phi_fu_4181_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp2_buf_10_1_3_reg_2941 : inp2_buf_10_0_3_reg_2953);

assign inp2_buf_load_11_phi_fu_4197_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp2_buf_11_1_3_reg_2917 : inp2_buf_11_0_3_reg_2929);

assign inp2_buf_load_124_ph_fu_4213_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp2_buf_12_1_3_reg_2893 : inp2_buf_12_0_3_reg_2905);

assign inp2_buf_load_12_phi_fu_4037_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp2_buf_1_1_3_reg_3157 : inp2_buf_1_0_3_reg_3169);

assign inp2_buf_load_13_phi_fu_4229_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp2_buf_13_1_3_reg_2869 : inp2_buf_13_0_3_reg_2881);

assign inp2_buf_load_14_phi_fu_4245_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp2_buf_14_1_3_reg_2845 : inp2_buf_14_0_3_reg_2857);

assign inp2_buf_load_15_phi_fu_4261_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp2_buf_15_1_3_reg_2821 : inp2_buf_15_0_3_reg_2833);

assign inp2_buf_load_2_phi_fu_4053_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp2_buf_2_1_3_reg_3133 : inp2_buf_2_0_3_reg_3145);

assign inp2_buf_load_3_phi_fu_4069_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp2_buf_3_1_3_reg_3109 : inp2_buf_3_0_3_reg_3121);

assign inp2_buf_load_4_phi_fu_4085_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp2_buf_4_1_3_reg_3085 : inp2_buf_4_0_3_reg_3097);

assign inp2_buf_load_5_phi_fu_4101_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp2_buf_5_1_3_reg_3061 : inp2_buf_5_0_3_reg_3073);

assign inp2_buf_load_6_phi_fu_4117_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp2_buf_6_1_3_reg_3037 : inp2_buf_6_0_3_reg_3049);

assign inp2_buf_load_7_phi_fu_4133_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp2_buf_7_1_3_reg_3013 : inp2_buf_7_0_3_reg_3025);

assign inp2_buf_load_8_phi_fu_4149_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp2_buf_8_1_3_reg_2989 : inp2_buf_8_0_3_reg_3001);

assign inp2_buf_load_9_phi_fu_4165_p3 = ((tmp_7_fu_4005_p3[0:0] === 1'b1) ? inp2_buf_9_1_3_reg_2965 : inp2_buf_9_0_3_reg_2977);

assign k_1_s_fu_4269_p2 = (k_reg_3205 + 6'd16);

assign tmp_10_fu_4543_p1 = indvar1_reg_3216[3:0];

assign tmp_11_fu_4547_p3 = indvar1_reg_3216[32'd4];

assign tmp_1_fu_3387_p1 = indvar_reg_719[3:0];

assign tmp_2_fu_3353_p1 = matrix1_reg_4834;

assign tmp_4_fu_3763_p1 = indvar8_reg_730[3:0];

assign tmp_5_fu_4567_p33 = tmp_8_fu_4555_p3;

assign tmp_7_fu_4005_p3 = k_reg_3205[32'd4];

assign tmp_8_fu_4555_p3 = {{tmp_10_fu_4543_p1}, {tmp_11_fu_4547_p3}};

assign tmp_fu_3343_p1 = qmatrix3_reg_4829;

always @ (posedge ap_clk) begin
    BUS_DST_addr_reg_4845[31:30] <= 2'b00;
end

endmodule //IQuantize
