<profile>
    <ReportVersion>
        <Version>2025.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-e</Part>
        <TopModelName>top_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>51749</Best-caseLatency>
            <Average-caseLatency>51749</Average-caseLatency>
            <Worst-caseLatency>51749</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.517 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.517 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.517 ms</Worst-caseRealTimeLatency>
            <Interval-min>51750</Interval-min>
            <Interval-max>51750</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>top.cpp:25</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>32</BRAM_18K>
            <DSP>37</DSP>
            <FF>74350</FF>
            <LUT>107214</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_0_address0</name>
            <Object>A_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_0_ce0</name>
            <Object>A_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_0_q0</name>
            <Object>A_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_1_address0</name>
            <Object>A_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_1_ce0</name>
            <Object>A_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_1_q0</name>
            <Object>A_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_2_address0</name>
            <Object>A_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_2_ce0</name>
            <Object>A_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_2_q0</name>
            <Object>A_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_3_address0</name>
            <Object>A_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_3_ce0</name>
            <Object>A_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_3_q0</name>
            <Object>A_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_4_address0</name>
            <Object>A_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_4_ce0</name>
            <Object>A_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_4_q0</name>
            <Object>A_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_5_address0</name>
            <Object>A_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_5_ce0</name>
            <Object>A_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_5_q0</name>
            <Object>A_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_6_address0</name>
            <Object>A_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_6_ce0</name>
            <Object>A_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_6_q0</name>
            <Object>A_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_7_address0</name>
            <Object>A_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_7_ce0</name>
            <Object>A_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_7_q0</name>
            <Object>A_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_8_address0</name>
            <Object>A_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_8_ce0</name>
            <Object>A_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_8_q0</name>
            <Object>A_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_9_address0</name>
            <Object>A_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_9_ce0</name>
            <Object>A_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_9_q0</name>
            <Object>A_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_10_address0</name>
            <Object>A_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_10_ce0</name>
            <Object>A_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_10_q0</name>
            <Object>A_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_11_address0</name>
            <Object>A_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_11_ce0</name>
            <Object>A_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_11_q0</name>
            <Object>A_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_12_address0</name>
            <Object>A_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_12_ce0</name>
            <Object>A_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_12_q0</name>
            <Object>A_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_13_address0</name>
            <Object>A_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_13_ce0</name>
            <Object>A_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_13_q0</name>
            <Object>A_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_14_address0</name>
            <Object>A_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_14_ce0</name>
            <Object>A_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_14_q0</name>
            <Object>A_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_15_address0</name>
            <Object>A_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_15_ce0</name>
            <Object>A_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_15_q0</name>
            <Object>A_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_0_address0</name>
            <Object>C_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_0_ce0</name>
            <Object>C_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_0_we0</name>
            <Object>C_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_0_d0</name>
            <Object>C_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_1_address0</name>
            <Object>C_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_1_ce0</name>
            <Object>C_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_1_we0</name>
            <Object>C_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_1_d0</name>
            <Object>C_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_2_address0</name>
            <Object>C_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_2_ce0</name>
            <Object>C_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_2_we0</name>
            <Object>C_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_2_d0</name>
            <Object>C_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_3_address0</name>
            <Object>C_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_3_ce0</name>
            <Object>C_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_3_we0</name>
            <Object>C_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_3_d0</name>
            <Object>C_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_4_address0</name>
            <Object>C_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_4_ce0</name>
            <Object>C_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_4_we0</name>
            <Object>C_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_4_d0</name>
            <Object>C_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_5_address0</name>
            <Object>C_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_5_ce0</name>
            <Object>C_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_5_we0</name>
            <Object>C_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_5_d0</name>
            <Object>C_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_6_address0</name>
            <Object>C_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_6_ce0</name>
            <Object>C_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_6_we0</name>
            <Object>C_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_6_d0</name>
            <Object>C_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_7_address0</name>
            <Object>C_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_7_ce0</name>
            <Object>C_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_7_we0</name>
            <Object>C_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_7_d0</name>
            <Object>C_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_8_address0</name>
            <Object>C_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_8_ce0</name>
            <Object>C_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_8_we0</name>
            <Object>C_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_8_d0</name>
            <Object>C_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_9_address0</name>
            <Object>C_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_9_ce0</name>
            <Object>C_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_9_we0</name>
            <Object>C_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_9_d0</name>
            <Object>C_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_10_address0</name>
            <Object>C_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_10_ce0</name>
            <Object>C_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_10_we0</name>
            <Object>C_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_10_d0</name>
            <Object>C_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_11_address0</name>
            <Object>C_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_11_ce0</name>
            <Object>C_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_11_we0</name>
            <Object>C_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_11_d0</name>
            <Object>C_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_12_address0</name>
            <Object>C_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_12_ce0</name>
            <Object>C_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_12_we0</name>
            <Object>C_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_12_d0</name>
            <Object>C_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_13_address0</name>
            <Object>C_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_13_ce0</name>
            <Object>C_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_13_we0</name>
            <Object>C_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_13_d0</name>
            <Object>C_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_14_address0</name>
            <Object>C_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_14_ce0</name>
            <Object>C_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_14_we0</name>
            <Object>C_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_14_d0</name>
            <Object>C_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_15_address0</name>
            <Object>C_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_15_ce0</name>
            <Object>C_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_15_we0</name>
            <Object>C_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_15_d0</name>
            <Object>C_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>top_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_top_kernel_Outline_VITIS_LOOP_54_1_fu_1248</InstName>
                    <ModuleName>top_kernel_Outline_VITIS_LOOP_54_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1248</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_56_2_fu_1106</InstName>
                            <ModuleName>top_kernel_Pipeline_VITIS_LOOP_56_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1106</ID>
                            <BindInstances>icmp_ln56_fu_372_p2 add_ln56_fu_378_p2 sparsemux_33_4_24_1_1_U1 add_ln58_fu_513_p2 add_ln58_1_fu_519_p2 xor_ln58_fu_541_p2 and_ln58_fu_547_p2 xor_ln58_1_fu_553_p2 select_ln58_fu_559_p3 select_ln58_1_fu_567_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln54_fu_1152_p2 add_ln54_fu_1158_p2 add_ln60_fu_1176_p2 xor_ln60_fu_1202_p2 and_ln60_fu_1208_p2 xor_ln60_1_fu_1214_p2 select_ln60_fu_1220_p3 select_ln60_1_fu_1228_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_83_6_fu_1796</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_83_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1796</ID>
                    <BindInstances>icmp_ln83_fu_804_p2 add_ln83_fu_810_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_fu_1864</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1864</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_11_fu_2714_p2 add_ln69_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_1_fu_2756_p3 sparsemux_513_8_24_1_1_U293 sdiv_40ns_24s_40_44_1_U294 icmp_ln73_fu_3891_p2 icmp_ln73_1_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_1_fu_3921_p2 or_ln73_1_fu_3927_p2 and_ln73_1_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_2_fu_3947_p2 select_ln73_1_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51_fu_2128</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2128</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_1_fu_2730_p2 select_ln69_2_fu_2744_p3 select_ln69_3_fu_2756_p3 sparsemux_513_8_24_1_1_U555 sdiv_40ns_24s_40_44_1_U556 icmp_ln73_2_fu_3891_p2 icmp_ln73_3_fu_3897_p2 or_ln73_3_fu_3903_p2 xor_ln73_2_fu_3909_p2 and_ln73_2_fu_3915_p2 xor_ln73_3_fu_3921_p2 or_ln73_4_fu_3927_p2 and_ln73_3_fu_3933_p2 select_ln73_2_fu_3939_p3 or_ln73_5_fu_3947_p2 select_ln73_3_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52_fu_2392</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2392</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_2_fu_2730_p2 select_ln69_4_fu_2744_p3 select_ln69_5_fu_2756_p3 sparsemux_513_8_24_1_1_U815 sdiv_40ns_24s_40_44_1_U816 icmp_ln73_4_fu_3891_p2 icmp_ln73_5_fu_3897_p2 or_ln73_6_fu_3903_p2 xor_ln73_4_fu_3909_p2 and_ln73_4_fu_3915_p2 xor_ln73_5_fu_3921_p2 or_ln73_7_fu_3927_p2 and_ln73_5_fu_3933_p2 select_ln73_4_fu_3939_p3 or_ln73_8_fu_3947_p2 select_ln73_5_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53_fu_2656</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2656</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_3_fu_2730_p2 select_ln69_6_fu_2744_p3 select_ln69_fu_2756_p3 sparsemux_513_8_24_1_1_U1075 sdiv_40ns_24s_40_44_1_U1076 icmp_ln73_7_fu_3891_p2 icmp_ln73_8_fu_3897_p2 or_ln73_9_fu_3903_p2 xor_ln73_6_fu_3909_p2 and_ln73_6_fu_3915_p2 xor_ln73_fu_3921_p2 or_ln73_10_fu_3927_p2 and_ln73_fu_3933_p2 select_ln73_6_fu_3939_p3 or_ln73_11_fu_3947_p2 select_ln73_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54_fu_2920</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2920</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_4_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_6_fu_2756_p3 sparsemux_513_8_24_1_1_U1335 sdiv_40ns_24s_40_44_1_U1336 icmp_ln73_9_fu_3891_p2 icmp_ln73_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_6_fu_3921_p2 or_ln73_11_fu_3927_p2 and_ln73_6_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_12_fu_3947_p2 select_ln73_6_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55_fu_3184</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3184</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_5_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_5_fu_2756_p3 sparsemux_513_8_24_1_1_U1595 sdiv_40ns_24s_40_44_1_U1596 icmp_ln73_fu_3891_p2 icmp_ln73_8_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_5_fu_3921_p2 or_ln73_9_fu_3927_p2 and_ln73_5_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_10_fu_3947_p2 select_ln73_5_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56_fu_3448</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3448</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_4_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_4_fu_2756_p3 sparsemux_513_8_24_1_1_U1855 sdiv_40ns_24s_40_44_1_U1856 icmp_ln73_fu_3891_p2 icmp_ln73_6_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_4_fu_3921_p2 or_ln73_7_fu_3927_p2 and_ln73_4_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_8_fu_3947_p2 select_ln73_4_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57_fu_3712</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3712</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_3_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_3_fu_2756_p3 sparsemux_513_8_24_1_1_U2115 sdiv_40ns_24s_40_44_1_U2116 icmp_ln73_fu_3891_p2 icmp_ln73_5_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_3_fu_3921_p2 or_ln73_5_fu_3927_p2 and_ln73_3_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_6_fu_3947_p2 select_ln73_3_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58_fu_3976</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3976</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_2_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_2_fu_2756_p3 sparsemux_513_8_24_1_1_U2375 sdiv_40ns_24s_40_44_1_U2376 icmp_ln73_fu_3891_p2 icmp_ln73_3_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_2_fu_3921_p2 or_ln73_3_fu_3927_p2 and_ln73_2_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_4_fu_3947_p2 select_ln73_2_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59_fu_4240</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4240</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_1_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_1_fu_2756_p3 sparsemux_513_8_24_1_1_U2635 sdiv_40ns_24s_40_44_1_U2636 icmp_ln73_fu_3891_p2 icmp_ln73_1_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_1_fu_3921_p2 or_ln73_1_fu_3927_p2 and_ln73_1_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_2_fu_3947_p2 select_ln73_1_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510_fu_4504</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4504</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_10_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_12_fu_2756_p3 sparsemux_513_8_24_1_1_U2895 sdiv_40ns_24s_40_44_1_U2896 icmp_ln73_fu_3891_p2 icmp_ln73_20_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_12_fu_3921_p2 or_ln73_23_fu_3927_p2 and_ln73_12_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_24_fu_3947_p2 select_ln73_12_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511_fu_4768</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4768</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_10_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_11_fu_2756_p3 sparsemux_513_8_24_1_1_U3155 sdiv_40ns_24s_40_44_1_U3156 icmp_ln73_fu_3891_p2 icmp_ln73_18_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_11_fu_3921_p2 or_ln73_21_fu_3927_p2 and_ln73_11_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_22_fu_3947_p2 select_ln73_11_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512_fu_5032</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5032</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_9_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_10_fu_2756_p3 sparsemux_513_8_24_1_1_U3415 sdiv_40ns_24s_40_44_1_U3416 icmp_ln73_fu_3891_p2 icmp_ln73_16_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_10_fu_3921_p2 or_ln73_19_fu_3927_p2 and_ln73_10_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_20_fu_3947_p2 select_ln73_10_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513_fu_5296</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5296</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_8_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_9_fu_2756_p3 sparsemux_513_8_24_1_1_U3675 sdiv_40ns_24s_40_44_1_U3676 icmp_ln73_fu_3891_p2 icmp_ln73_14_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_9_fu_3921_p2 or_ln73_17_fu_3927_p2 and_ln73_9_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_18_fu_3947_p2 select_ln73_9_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514_fu_5560</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5560</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_7_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_8_fu_2756_p3 sparsemux_513_8_24_1_1_U3935 sdiv_40ns_24s_40_44_1_U3936 icmp_ln73_fu_3891_p2 icmp_ln73_12_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_8_fu_3921_p2 or_ln73_15_fu_3927_p2 and_ln73_8_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_16_fu_3947_p2 select_ln73_8_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515_fu_5824</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5824</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_6_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_7_fu_2756_p3 sparsemux_513_8_24_1_1_U4195 sdiv_40ns_24s_40_44_1_U4196 icmp_ln73_fu_3891_p2 icmp_ln73_11_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_7_fu_3921_p2 or_ln73_13_fu_3927_p2 and_ln73_7_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_14_fu_3947_p2 select_ln73_7_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_6088</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6088</ID>
                    <BindInstances>icmp_ln90_fu_212_p2 add_ln90_9_fu_218_p2 add_ln90_fu_234_p2 select_ln91_fu_248_p3 select_ln90_fu_260_p3 sparsemux_9_6_24_1_1_U4519 col_sum_1_fu_347_p2 add_ln93_1_fu_353_p2 icmp_ln93_fu_359_p2 xor_ln93_fu_390_p2 and_ln93_fu_396_p2 xor_ln93_1_fu_402_p2 and_ln93_1_fu_408_p2 xor_ln93_2_fu_414_p2 add_ln91_fu_295_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916_fu_6098</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6098</ID>
                    <BindInstances>icmp_ln90_fu_1202_p2 add_ln90_fu_1208_p2 add_ln90_1_fu_1224_p2 select_ln91_fu_1238_p3 select_ln90_fu_1250_p3 sparsemux_99_6_24_1_1_U4526 col_sum_fu_1517_p2 add_ln93_4_fu_1523_p2 icmp_ln93_1_fu_1529_p2 xor_ln93_3_fu_1650_p2 and_ln93_2_fu_1656_p2 xor_ln93_4_fu_1662_p2 and_ln93_3_fu_1668_p2 xor_ln93_5_fu_1674_p2 add_ln91_fu_1285_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917_fu_6153</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6153</ID>
                    <BindInstances>icmp_ln90_fu_674_p2 add_ln90_fu_680_p2 add_ln90_2_fu_696_p2 select_ln91_fu_710_p3 select_ln90_fu_722_p3 sparsemux_51_6_24_1_1_U4578 col_sum_fu_893_p2 add_ln93_7_fu_899_p2 icmp_ln93_3_fu_905_p2 xor_ln93_6_fu_978_p2 and_ln93_4_fu_984_p2 xor_ln93_7_fu_990_p2 and_ln93_5_fu_996_p2 xor_ln93_8_fu_1002_p2 add_ln91_fu_757_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918_fu_6184</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6184</ID>
                    <BindInstances>icmp_ln90_fu_1202_p2 add_ln90_fu_1208_p2 add_ln90_3_fu_1224_p2 select_ln91_fu_1238_p3 select_ln90_fu_1250_p3 sparsemux_99_6_24_1_1_x_U4606 col_sum_fu_1517_p2 add_ln93_10_fu_1523_p2 icmp_ln93_6_fu_1529_p2 xor_ln93_9_fu_1650_p2 and_ln93_6_fu_1656_p2 xor_ln93_10_fu_1662_p2 and_ln93_7_fu_1668_p2 xor_ln93_11_fu_1674_p2 add_ln91_fu_1285_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919_fu_6239</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6239</ID>
                    <BindInstances>icmp_ln90_fu_410_p2 add_ln90_fu_416_p2 add_ln90_4_fu_432_p2 select_ln91_fu_446_p3 select_ln90_fu_458_p3 sparsemux_27_6_24_1_1_U4658 col_sum_fu_581_p2 add_ln93_12_fu_587_p2 icmp_ln93_9_fu_593_p2 xor_ln93_12_fu_642_p2 and_ln93_8_fu_648_p2 xor_ln93_13_fu_654_p2 and_ln93_9_fu_660_p2 xor_ln93_14_fu_666_p2 add_ln91_fu_493_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920_fu_6258</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6258</ID>
                    <BindInstances>icmp_ln90_fu_1202_p2 add_ln90_fu_1208_p2 add_ln90_5_fu_1224_p2 select_ln91_fu_1238_p3 select_ln90_fu_1250_p3 sparsemux_99_6_24_1_1_x0_U4674 col_sum_fu_1517_p2 add_ln93_11_fu_1523_p2 icmp_ln93_11_fu_1529_p2 xor_ln93_15_fu_1650_p2 and_ln93_10_fu_1656_p2 xor_ln93_16_fu_1662_p2 and_ln93_fu_1668_p2 xor_ln93_17_fu_1674_p2 add_ln91_fu_1285_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921_fu_6313</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6313</ID>
                    <BindInstances>icmp_ln90_fu_674_p2 add_ln90_fu_680_p2 add_ln90_6_fu_696_p2 select_ln91_fu_710_p3 select_ln90_fu_722_p3 sparsemux_51_6_24_1_1_x_U4726 col_sum_fu_893_p2 add_ln93_10_fu_899_p2 icmp_ln93_14_fu_905_p2 xor_ln93_18_fu_978_p2 and_ln93_fu_984_p2 xor_ln93_fu_990_p2 and_ln93_10_fu_996_p2 xor_ln93_19_fu_1002_p2 add_ln91_fu_757_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922_fu_6344</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6344</ID>
                    <BindInstances>icmp_ln90_fu_1202_p2 add_ln90_fu_1208_p2 add_ln90_7_fu_1224_p2 select_ln91_fu_1238_p3 select_ln90_fu_1250_p3 sparsemux_99_6_24_1_1_x1_U4754 col_sum_fu_1517_p2 add_ln93_9_fu_1523_p2 icmp_ln93_fu_1529_p2 xor_ln93_fu_1650_p2 and_ln93_fu_1656_p2 xor_ln93_17_fu_1662_p2 and_ln93_9_fu_1668_p2 xor_ln93_18_fu_1674_p2 add_ln91_fu_1285_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923_fu_6399</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6399</ID>
                    <BindInstances>icmp_ln90_fu_278_p2 add_ln90_fu_284_p2 add_ln90_8_fu_300_p2 select_ln91_fu_314_p3 select_ln90_fu_326_p3 sparsemux_15_6_24_1_1_U4806 col_sum_fu_425_p2 add_ln93_8_fu_431_p2 icmp_ln93_12_fu_437_p2 xor_ln93_fu_474_p2 and_ln93_fu_480_p2 xor_ln93_15_fu_486_p2 and_ln93_8_fu_492_p2 xor_ln93_16_fu_498_p2 add_ln91_fu_361_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924_fu_6412</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6412</ID>
                    <BindInstances>icmp_ln90_fu_1202_p2 add_ln90_fu_1208_p2 add_ln90_7_fu_1224_p2 select_ln91_fu_1238_p3 select_ln90_fu_1250_p3 sparsemux_99_6_24_1_1_x2_U4816 col_sum_fu_1517_p2 add_ln93_7_fu_1523_p2 icmp_ln93_fu_1529_p2 xor_ln93_fu_1650_p2 and_ln93_fu_1656_p2 xor_ln93_13_fu_1662_p2 and_ln93_7_fu_1668_p2 xor_ln93_14_fu_1674_p2 add_ln91_fu_1285_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925_fu_6467</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6467</ID>
                    <BindInstances>icmp_ln90_fu_674_p2 add_ln90_fu_680_p2 add_ln90_6_fu_696_p2 select_ln91_fu_710_p3 select_ln90_fu_722_p3 sparsemux_51_6_24_1_1_x0_U4868 col_sum_fu_893_p2 add_ln93_6_fu_899_p2 icmp_ln93_9_fu_905_p2 xor_ln93_fu_978_p2 and_ln93_fu_984_p2 xor_ln93_11_fu_990_p2 and_ln93_6_fu_996_p2 xor_ln93_12_fu_1002_p2 add_ln91_fu_757_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926_fu_6498</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6498</ID>
                    <BindInstances>icmp_ln90_fu_1202_p2 add_ln90_fu_1208_p2 add_ln90_5_fu_1224_p2 select_ln91_fu_1238_p3 select_ln90_fu_1250_p3 sparsemux_99_6_24_1_1_x3_U4896 col_sum_fu_1517_p2 add_ln93_5_fu_1523_p2 icmp_ln93_fu_1529_p2 xor_ln93_fu_1650_p2 and_ln93_fu_1656_p2 xor_ln93_9_fu_1662_p2 and_ln93_5_fu_1668_p2 xor_ln93_10_fu_1674_p2 add_ln91_fu_1285_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927_fu_6553</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6553</ID>
                    <BindInstances>icmp_ln90_fu_410_p2 add_ln90_fu_416_p2 add_ln90_4_fu_432_p2 select_ln91_fu_446_p3 select_ln90_fu_458_p3 sparsemux_27_6_24_1_1_x_U4948 col_sum_fu_581_p2 add_ln93_4_fu_587_p2 icmp_ln93_6_fu_593_p2 xor_ln93_fu_642_p2 and_ln93_fu_648_p2 xor_ln93_7_fu_654_p2 and_ln93_4_fu_660_p2 xor_ln93_8_fu_666_p2 add_ln91_fu_493_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928_fu_6572</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6572</ID>
                    <BindInstances>icmp_ln90_fu_1202_p2 add_ln90_fu_1208_p2 add_ln90_3_fu_1224_p2 select_ln91_fu_1238_p3 select_ln90_fu_1250_p3 sparsemux_99_6_24_1_1_x4_U4964 col_sum_fu_1517_p2 add_ln93_3_fu_1523_p2 icmp_ln93_fu_1529_p2 xor_ln93_fu_1650_p2 and_ln93_fu_1656_p2 xor_ln93_5_fu_1662_p2 and_ln93_3_fu_1668_p2 xor_ln93_6_fu_1674_p2 add_ln91_fu_1285_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929_fu_6627</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6627</ID>
                    <BindInstances>icmp_ln90_fu_674_p2 add_ln90_fu_680_p2 add_ln90_2_fu_696_p2 select_ln91_fu_710_p3 select_ln90_fu_722_p3 sparsemux_51_6_24_1_1_x1_U5016 col_sum_fu_893_p2 add_ln93_2_fu_899_p2 icmp_ln93_3_fu_905_p2 xor_ln93_fu_978_p2 and_ln93_fu_984_p2 xor_ln93_3_fu_990_p2 and_ln93_2_fu_996_p2 xor_ln93_4_fu_1002_p2 add_ln91_fu_757_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930_fu_6658</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6658</ID>
                    <BindInstances>icmp_ln90_fu_1202_p2 add_ln90_fu_1208_p2 add_ln90_1_fu_1224_p2 select_ln91_fu_1238_p3 select_ln90_fu_1250_p3 sparsemux_99_6_24_1_1_x5_U5044 col_sum_fu_1517_p2 add_ln93_1_fu_1523_p2 icmp_ln93_fu_1529_p2 xor_ln93_fu_1650_p2 and_ln93_fu_1656_p2 xor_ln93_1_fu_1662_p2 and_ln93_1_fu_1668_p2 xor_ln93_2_fu_1674_p2 add_ln91_fu_1285_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_99_10_fu_6713</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_99_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6713</ID>
                    <BindInstances>icmp_ln99_fu_1557_p2 add_ln99_fu_1563_p2 sparsemux_129_6_24_1_1_U5097 mul_40s_42ns_81_1_1_U5096 sub_ln101_fu_2003_p2 select_ln101_1_fu_2027_p3 sub_ln101_1_fu_2038_p2 select_ln101_2_fu_2044_p3 or_ln101_fu_2082_p2 xor_ln101_fu_2088_p2 and_ln101_fu_2094_p2 and_ln101_2_fu_2100_p2 xor_ln101_1_fu_2106_p2 and_ln101_1_fu_2112_p2 select_ln101_fu_2118_p3 or_ln101_1_fu_2126_p2 scale_64_fu_2132_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13_fu_6845</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6845</ID>
                    <BindInstances>icmp_ln109_fu_234_p2 add_ln109_9_fu_240_p2 add_ln109_fu_256_p2 select_ln110_fu_270_p3 select_ln109_fu_282_p3 sparsemux_9_6_24_1_1_U5229 mul_24s_24s_48_1_1_U5228 add_ln112_fu_409_p2 xor_ln112_fu_423_p2 and_ln112_fu_429_p2 icmp_ln112_fu_451_p2 icmp_ln112_1_fu_465_p2 icmp_ln112_2_fu_471_p2 select_ln112_fu_477_p3 xor_ln112_1_fu_485_p2 and_ln112_1_fu_491_p2 select_ln112_1_fu_497_p3 and_ln112_2_fu_505_p2 xor_ln112_2_fu_511_p2 or_ln112_fu_517_p2 xor_ln112_3_fu_523_p2 and_ln112_3_fu_529_p2 and_ln112_4_fu_535_p2 or_ln112_17_fu_541_p2 xor_ln112_4_fu_547_p2 and_ln112_5_fu_553_p2 select_ln112_2_fu_559_p3 or_ln112_1_fu_567_p2 select_ln112_3_fu_573_p3 add_ln110_fu_341_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331_fu_6887</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6887</ID>
                    <BindInstances>icmp_ln109_fu_684_p2 add_ln109_fu_690_p2 add_ln109_1_fu_706_p2 select_ln110_fu_720_p3 select_ln109_fu_732_p3 sparsemux_99_6_24_1_1_U5238 mul_24s_24s_48_1_1_U5237 add_ln112_fu_1039_p2 xor_ln112_5_fu_1053_p2 and_ln112_6_fu_1059_p2 icmp_ln112_3_fu_1081_p2 icmp_ln112_4_fu_1095_p2 icmp_ln112_5_fu_1101_p2 select_ln112_4_fu_1107_p3 xor_ln112_6_fu_1115_p2 and_ln112_7_fu_1121_p2 select_ln112_5_fu_1127_p3 and_ln112_8_fu_1135_p2 xor_ln112_7_fu_1141_p2 or_ln112_2_fu_1147_p2 xor_ln112_8_fu_1153_p2 and_ln112_9_fu_1159_p2 and_ln112_10_fu_1165_p2 or_ln112_fu_1171_p2 xor_ln112_9_fu_1177_p2 and_ln112_11_fu_1183_p2 select_ln112_6_fu_1189_p3 or_ln112_3_fu_1197_p2 select_ln112_7_fu_1203_p3 add_ln110_fu_971_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332_fu_6974</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6974</ID>
                    <BindInstances>icmp_ln109_fu_444_p2 add_ln109_fu_450_p2 add_ln109_2_fu_466_p2 select_ln110_fu_480_p3 select_ln109_fu_492_p3 sparsemux_51_6_24_1_1_U5291 mul_24s_24s_48_1_1_U5290 add_ln112_fu_703_p2 xor_ln112_10_fu_717_p2 and_ln112_12_fu_723_p2 icmp_ln112_6_fu_745_p2 icmp_ln112_7_fu_759_p2 icmp_ln112_8_fu_765_p2 select_ln112_8_fu_771_p3 xor_ln112_11_fu_779_p2 and_ln112_13_fu_785_p2 select_ln112_9_fu_791_p3 and_ln112_14_fu_799_p2 xor_ln112_12_fu_805_p2 or_ln112_4_fu_811_p2 xor_ln112_13_fu_817_p2 and_ln112_15_fu_823_p2 and_ln112_16_fu_829_p2 or_ln112_fu_835_p2 xor_ln112_14_fu_841_p2 and_ln112_17_fu_847_p2 select_ln112_10_fu_853_p3 or_ln112_5_fu_861_p2 select_ln112_11_fu_867_p3 add_ln110_fu_635_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333_fu_7037</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7037</ID>
                    <BindInstances>icmp_ln109_fu_684_p2 add_ln109_fu_690_p2 add_ln109_3_fu_706_p2 select_ln110_fu_720_p3 select_ln109_fu_732_p3 sparsemux_99_6_24_1_1_x_U5320 mul_24s_24s_48_1_1_U5319 add_ln112_fu_1039_p2 xor_ln112_15_fu_1053_p2 and_ln112_18_fu_1059_p2 icmp_ln112_10_fu_1081_p2 icmp_ln112_11_fu_1095_p2 icmp_ln112_12_fu_1101_p2 select_ln112_12_fu_1107_p3 xor_ln112_16_fu_1115_p2 and_ln112_19_fu_1121_p2 select_ln112_13_fu_1127_p3 and_ln112_20_fu_1135_p2 xor_ln112_17_fu_1141_p2 or_ln112_6_fu_1147_p2 xor_ln112_18_fu_1153_p2 and_ln112_21_fu_1159_p2 and_ln112_22_fu_1165_p2 or_ln112_fu_1171_p2 xor_ln112_19_fu_1177_p2 and_ln112_23_fu_1183_p2 select_ln112_14_fu_1189_p3 or_ln112_7_fu_1197_p2 select_ln112_15_fu_1203_p3 add_ln110_fu_971_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334_fu_7124</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7124</ID>
                    <BindInstances>icmp_ln109_fu_324_p2 add_ln109_fu_330_p2 add_ln109_4_fu_346_p2 select_ln110_fu_360_p3 select_ln109_fu_372_p3 sparsemux_27_6_24_1_1_U5373 mul_24s_24s_48_1_1_U5372 add_ln112_fu_535_p2 xor_ln112_20_fu_549_p2 and_ln112_24_fu_555_p2 icmp_ln112_13_fu_577_p2 icmp_ln112_14_fu_591_p2 icmp_ln112_15_fu_597_p2 select_ln112_16_fu_603_p3 xor_ln112_21_fu_611_p2 and_ln112_25_fu_617_p2 select_ln112_17_fu_623_p3 and_ln112_26_fu_631_p2 xor_ln112_22_fu_637_p2 or_ln112_8_fu_643_p2 xor_ln112_23_fu_649_p2 and_ln112_27_fu_655_p2 and_ln112_28_fu_661_p2 or_ln112_fu_667_p2 xor_ln112_24_fu_673_p2 and_ln112_29_fu_679_p2 select_ln112_18_fu_685_p3 or_ln112_9_fu_693_p2 select_ln112_19_fu_699_p3 add_ln110_fu_467_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335_fu_7175</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7175</ID>
                    <BindInstances>icmp_ln109_fu_684_p2 add_ln109_fu_690_p2 add_ln109_5_fu_706_p2 select_ln110_fu_720_p3 select_ln109_fu_732_p3 sparsemux_99_6_24_1_1_x0_U5390 mul_24s_24s_48_1_1_U5389 add_ln112_fu_1039_p2 xor_ln112_25_fu_1053_p2 and_ln112_30_fu_1059_p2 icmp_ln112_17_fu_1081_p2 icmp_ln112_18_fu_1095_p2 icmp_ln112_19_fu_1101_p2 select_ln112_20_fu_1107_p3 xor_ln112_26_fu_1115_p2 and_ln112_31_fu_1121_p2 select_ln112_21_fu_1127_p3 and_ln112_32_fu_1135_p2 xor_ln112_27_fu_1141_p2 or_ln112_10_fu_1147_p2 xor_ln112_28_fu_1153_p2 and_ln112_33_fu_1159_p2 and_ln112_34_fu_1165_p2 or_ln112_fu_1171_p2 xor_ln112_29_fu_1177_p2 and_ln112_35_fu_1183_p2 select_ln112_22_fu_1189_p3 or_ln112_11_fu_1197_p2 select_ln112_23_fu_1203_p3 add_ln110_fu_971_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336_fu_7262</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7262</ID>
                    <BindInstances>icmp_ln109_fu_444_p2 add_ln109_fu_450_p2 add_ln109_6_fu_466_p2 select_ln110_fu_480_p3 select_ln109_fu_492_p3 sparsemux_51_6_24_1_1_x_U5443 mul_24s_24s_48_1_1_U5442 add_ln112_fu_703_p2 xor_ln112_30_fu_717_p2 and_ln112_36_fu_723_p2 icmp_ln112_21_fu_745_p2 icmp_ln112_22_fu_759_p2 icmp_ln112_23_fu_765_p2 select_ln112_24_fu_771_p3 xor_ln112_31_fu_779_p2 and_ln112_37_fu_785_p2 select_ln112_25_fu_791_p3 and_ln112_38_fu_799_p2 xor_ln112_32_fu_805_p2 or_ln112_12_fu_811_p2 xor_ln112_33_fu_817_p2 and_ln112_39_fu_823_p2 and_ln112_40_fu_829_p2 or_ln112_fu_835_p2 xor_ln112_34_fu_841_p2 and_ln112_41_fu_847_p2 select_ln112_26_fu_853_p3 or_ln112_13_fu_861_p2 select_ln112_27_fu_867_p3 add_ln110_fu_635_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337_fu_7325</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7325</ID>
                    <BindInstances>icmp_ln109_fu_684_p2 add_ln109_fu_690_p2 add_ln109_7_fu_706_p2 select_ln110_fu_720_p3 select_ln109_fu_732_p3 sparsemux_99_6_24_1_1_x1_U5472 mul_24s_24s_48_1_1_U5471 add_ln112_fu_1039_p2 xor_ln112_fu_1053_p2 and_ln112_fu_1059_p2 icmp_ln112_fu_1081_p2 icmp_ln112_24_fu_1095_p2 icmp_ln112_25_fu_1101_p2 select_ln112_fu_1107_p3 xor_ln112_33_fu_1115_p2 and_ln112_41_fu_1121_p2 select_ln112_25_fu_1127_p3 and_ln112_42_fu_1135_p2 xor_ln112_34_fu_1141_p2 or_ln112_14_fu_1147_p2 xor_ln112_35_fu_1153_p2 and_ln112_43_fu_1159_p2 and_ln112_44_fu_1165_p2 or_ln112_fu_1171_p2 xor_ln112_36_fu_1177_p2 and_ln112_45_fu_1183_p2 select_ln112_26_fu_1189_p3 or_ln112_15_fu_1197_p2 select_ln112_27_fu_1203_p3 add_ln110_fu_971_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338_fu_7412</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7412</ID>
                    <BindInstances>icmp_ln109_fu_264_p2 add_ln109_fu_270_p2 add_ln109_8_fu_286_p2 select_ln110_fu_300_p3 select_ln109_fu_312_p3 sparsemux_15_6_24_1_1_U5525 mul_24s_24s_48_1_1_U5524 add_ln112_fu_451_p2 xor_ln112_fu_465_p2 and_ln112_fu_471_p2 icmp_ln112_fu_493_p2 icmp_ln112_21_fu_507_p2 icmp_ln112_22_fu_513_p2 select_ln112_fu_519_p3 xor_ln112_29_fu_527_p2 and_ln112_36_fu_533_p2 select_ln112_22_fu_539_p3 and_ln112_37_fu_547_p2 xor_ln112_30_fu_553_p2 or_ln112_fu_559_p2 xor_ln112_31_fu_565_p2 and_ln112_38_fu_571_p2 and_ln112_39_fu_577_p2 or_ln112_15_fu_583_p2 xor_ln112_32_fu_589_p2 and_ln112_40_fu_595_p2 select_ln112_23_fu_601_p3 or_ln112_16_fu_609_p2 select_ln112_24_fu_615_p3 add_ln110_fu_383_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339_fu_7457</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7457</ID>
                    <BindInstances>icmp_ln109_fu_684_p2 add_ln109_fu_690_p2 add_ln109_7_fu_706_p2 select_ln110_fu_720_p3 select_ln109_fu_732_p3 sparsemux_99_6_24_1_1_x2_U5536 mul_24s_24s_48_1_1_U5535 add_ln112_fu_1039_p2 xor_ln112_fu_1053_p2 and_ln112_fu_1059_p2 icmp_ln112_fu_1081_p2 icmp_ln112_18_fu_1095_p2 icmp_ln112_19_fu_1101_p2 select_ln112_fu_1107_p3 xor_ln112_25_fu_1115_p2 and_ln112_31_fu_1121_p2 select_ln112_19_fu_1127_p3 and_ln112_32_fu_1135_p2 xor_ln112_26_fu_1141_p2 or_ln112_fu_1147_p2 xor_ln112_27_fu_1153_p2 and_ln112_33_fu_1159_p2 and_ln112_34_fu_1165_p2 or_ln112_13_fu_1171_p2 xor_ln112_28_fu_1177_p2 and_ln112_35_fu_1183_p2 select_ln112_20_fu_1189_p3 or_ln112_14_fu_1197_p2 select_ln112_21_fu_1203_p3 add_ln110_fu_971_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340_fu_7544</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7544</ID>
                    <BindInstances>icmp_ln109_fu_444_p2 add_ln109_fu_450_p2 add_ln109_6_fu_466_p2 select_ln110_fu_480_p3 select_ln109_fu_492_p3 sparsemux_51_6_24_1_1_x0_U5589 mul_24s_24s_48_1_1_U5588 add_ln112_fu_703_p2 xor_ln112_fu_717_p2 and_ln112_fu_723_p2 icmp_ln112_fu_745_p2 icmp_ln112_15_fu_759_p2 icmp_ln112_16_fu_765_p2 select_ln112_fu_771_p3 xor_ln112_21_fu_779_p2 and_ln112_26_fu_785_p2 select_ln112_16_fu_791_p3 and_ln112_27_fu_799_p2 xor_ln112_22_fu_805_p2 or_ln112_fu_811_p2 xor_ln112_23_fu_817_p2 and_ln112_28_fu_823_p2 and_ln112_29_fu_829_p2 or_ln112_11_fu_835_p2 xor_ln112_24_fu_841_p2 and_ln112_30_fu_847_p2 select_ln112_17_fu_853_p3 or_ln112_12_fu_861_p2 select_ln112_18_fu_867_p3 add_ln110_fu_635_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341_fu_7607</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7607</ID>
                    <BindInstances>icmp_ln109_fu_684_p2 add_ln109_fu_690_p2 add_ln109_5_fu_706_p2 select_ln110_fu_720_p3 select_ln109_fu_732_p3 sparsemux_99_6_24_1_1_x3_U5618 mul_24s_24s_48_1_1_U5617 add_ln112_fu_1039_p2 xor_ln112_fu_1053_p2 and_ln112_fu_1059_p2 icmp_ln112_fu_1081_p2 icmp_ln112_12_fu_1095_p2 icmp_ln112_13_fu_1101_p2 select_ln112_fu_1107_p3 xor_ln112_17_fu_1115_p2 and_ln112_21_fu_1121_p2 select_ln112_13_fu_1127_p3 and_ln112_22_fu_1135_p2 xor_ln112_18_fu_1141_p2 or_ln112_fu_1147_p2 xor_ln112_19_fu_1153_p2 and_ln112_23_fu_1159_p2 and_ln112_24_fu_1165_p2 or_ln112_9_fu_1171_p2 xor_ln112_20_fu_1177_p2 and_ln112_25_fu_1183_p2 select_ln112_14_fu_1189_p3 or_ln112_10_fu_1197_p2 select_ln112_15_fu_1203_p3 add_ln110_fu_971_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342_fu_7694</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7694</ID>
                    <BindInstances>icmp_ln109_fu_324_p2 add_ln109_fu_330_p2 add_ln109_4_fu_346_p2 select_ln110_fu_360_p3 select_ln109_fu_372_p3 sparsemux_27_6_24_1_1_x_U5671 mul_24s_24s_48_1_1_U5670 add_ln112_fu_535_p2 xor_ln112_fu_549_p2 and_ln112_fu_555_p2 icmp_ln112_fu_577_p2 icmp_ln112_9_fu_591_p2 icmp_ln112_10_fu_597_p2 select_ln112_fu_603_p3 xor_ln112_13_fu_611_p2 and_ln112_16_fu_617_p2 select_ln112_10_fu_623_p3 and_ln112_17_fu_631_p2 xor_ln112_14_fu_637_p2 or_ln112_fu_643_p2 xor_ln112_15_fu_649_p2 and_ln112_18_fu_655_p2 and_ln112_19_fu_661_p2 or_ln112_7_fu_667_p2 xor_ln112_16_fu_673_p2 and_ln112_20_fu_679_p2 select_ln112_11_fu_685_p3 or_ln112_8_fu_693_p2 select_ln112_12_fu_699_p3 add_ln110_fu_467_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343_fu_7745</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7745</ID>
                    <BindInstances>icmp_ln109_fu_684_p2 add_ln109_fu_690_p2 add_ln109_3_fu_706_p2 select_ln110_fu_720_p3 select_ln109_fu_732_p3 sparsemux_99_6_24_1_1_x4_U5688 mul_24s_24s_48_1_1_U5687 add_ln112_fu_1039_p2 xor_ln112_fu_1053_p2 and_ln112_fu_1059_p2 icmp_ln112_fu_1081_p2 icmp_ln112_6_fu_1095_p2 icmp_ln112_7_fu_1101_p2 select_ln112_fu_1107_p3 xor_ln112_9_fu_1115_p2 and_ln112_11_fu_1121_p2 select_ln112_7_fu_1127_p3 and_ln112_12_fu_1135_p2 xor_ln112_10_fu_1141_p2 or_ln112_fu_1147_p2 xor_ln112_11_fu_1153_p2 and_ln112_13_fu_1159_p2 and_ln112_14_fu_1165_p2 or_ln112_5_fu_1171_p2 xor_ln112_12_fu_1177_p2 and_ln112_15_fu_1183_p2 select_ln112_8_fu_1189_p3 or_ln112_6_fu_1197_p2 select_ln112_9_fu_1203_p3 add_ln110_fu_971_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344_fu_7832</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7832</ID>
                    <BindInstances>icmp_ln109_fu_444_p2 add_ln109_fu_450_p2 add_ln109_2_fu_466_p2 select_ln110_fu_480_p3 select_ln109_fu_492_p3 sparsemux_51_6_24_1_1_x1_U5741 mul_24s_24s_48_1_1_U5740 add_ln112_fu_703_p2 xor_ln112_fu_717_p2 and_ln112_fu_723_p2 icmp_ln112_fu_745_p2 icmp_ln112_3_fu_759_p2 icmp_ln112_4_fu_765_p2 select_ln112_fu_771_p3 xor_ln112_5_fu_779_p2 and_ln112_6_fu_785_p2 select_ln112_4_fu_791_p3 and_ln112_7_fu_799_p2 xor_ln112_6_fu_805_p2 or_ln112_fu_811_p2 xor_ln112_7_fu_817_p2 and_ln112_8_fu_823_p2 and_ln112_9_fu_829_p2 or_ln112_3_fu_835_p2 xor_ln112_8_fu_841_p2 and_ln112_10_fu_847_p2 select_ln112_5_fu_853_p3 or_ln112_4_fu_861_p2 select_ln112_6_fu_867_p3 add_ln110_fu_635_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345_fu_7895</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7895</ID>
                    <BindInstances>icmp_ln109_fu_684_p2 add_ln109_fu_690_p2 add_ln109_1_fu_706_p2 select_ln110_fu_720_p3 select_ln109_fu_732_p3 sparsemux_99_6_24_1_1_x5_U5770 mul_24s_24s_48_1_1_U5769 add_ln112_fu_1039_p2 xor_ln112_fu_1053_p2 and_ln112_fu_1059_p2 icmp_ln112_fu_1081_p2 icmp_ln112_1_fu_1095_p2 icmp_ln112_2_fu_1101_p2 select_ln112_fu_1107_p3 xor_ln112_1_fu_1115_p2 and_ln112_1_fu_1121_p2 select_ln112_1_fu_1127_p3 and_ln112_2_fu_1135_p2 xor_ln112_2_fu_1141_p2 or_ln112_fu_1147_p2 xor_ln112_3_fu_1153_p2 and_ln112_3_fu_1159_p2 and_ln112_4_fu_1165_p2 or_ln112_1_fu_1171_p2 xor_ln112_4_fu_1177_p2 and_ln112_5_fu_1183_p2 select_ln112_2_fu_1189_p3 or_ln112_2_fu_1197_p2 select_ln112_3_fu_1203_p3 add_ln110_fu_971_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_56_2</Name>
            <Loops>
                <VITIS_LOOP_56_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_56_2>
                        <Name>VITIS_LOOP_56_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_56_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:56</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_56_2>
                            <Name>VITIS_LOOP_56_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:56</SourceLocation>
                        </VITIS_LOOP_56_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>38</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>258</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_372_p2" SOURCE="top.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_378_p2" SOURCE="top.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_24_1_1_U1" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_513_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_519_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln58_fu_541_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln58_fu_547_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln58_1_fu_553_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln58_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_fu_559_p3" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_1_fu_567_p3" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Outline_VITIS_LOOP_54_1</Name>
            <Loops>
                <VITIS_LOOP_54_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17665</Best-caseLatency>
                    <Average-caseLatency>17665</Average-caseLatency>
                    <Worst-caseLatency>17665</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.177 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.177 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.177 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17665</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_54_1>
                        <Name>VITIS_LOOP_54_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>17664</Latency>
                        <AbsoluteTimeLatency>0.177 ms</AbsoluteTimeLatency>
                        <IterationLatency>69</IterationLatency>
                        <PipelineDepth>69</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_56_2_fu_1106</Instance>
                        </InstanceList>
                    </VITIS_LOOP_54_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_54_1>
                            <Name>VITIS_LOOP_54_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:54</SourceLocation>
                        </VITIS_LOOP_54_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>325</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>412</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_1152_p2" SOURCE="top.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_1158_p2" SOURCE="top.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_1176_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_fu_1202_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_fu_1208_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_1_fu_1214_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_fu_1220_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_1_fu_1228_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1069</Best-caseLatency>
                    <Average-caseLatency>1069</Average-caseLatency>
                    <Worst-caseLatency>1069</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1067</Latency>
                        <AbsoluteTimeLatency>10.670 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3705</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4323</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_11_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_1_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U293" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U294" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_1_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_1_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_1_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_1_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_2_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_1_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1069</Best-caseLatency>
                    <Average-caseLatency>1069</Average-caseLatency>
                    <Worst-caseLatency>1069</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1067</Latency>
                        <AbsoluteTimeLatency>10.670 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3705</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4323</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_1_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_2_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_3_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U555" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U556" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_2_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_3_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_3_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_2_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_2_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_3_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_4_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_3_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_2_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_5_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_3_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1069</Best-caseLatency>
                    <Average-caseLatency>1069</Average-caseLatency>
                    <Worst-caseLatency>1069</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1067</Latency>
                        <AbsoluteTimeLatency>10.670 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3705</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4323</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_2_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_4_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_5_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U815" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U816" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_4_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_5_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_6_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_4_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_4_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_5_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_7_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_5_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_4_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_8_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_5_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1069</Best-caseLatency>
                    <Average-caseLatency>1069</Average-caseLatency>
                    <Worst-caseLatency>1069</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1067</Latency>
                        <AbsoluteTimeLatency>10.670 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3705</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4323</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_3_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_6_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U1075" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U1076" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_7_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_8_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_9_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_6_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_6_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_10_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_6_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_11_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1069</Best-caseLatency>
                    <Average-caseLatency>1069</Average-caseLatency>
                    <Worst-caseLatency>1069</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1067</Latency>
                        <AbsoluteTimeLatency>10.670 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3705</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4323</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_4_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_6_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U1335" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U1336" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_9_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_6_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_11_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_6_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_12_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_6_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1069</Best-caseLatency>
                    <Average-caseLatency>1069</Average-caseLatency>
                    <Worst-caseLatency>1069</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1067</Latency>
                        <AbsoluteTimeLatency>10.670 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3705</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4323</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_5_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_5_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U1595" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U1596" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_8_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_5_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_9_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_5_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_10_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_5_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1069</Best-caseLatency>
                    <Average-caseLatency>1069</Average-caseLatency>
                    <Worst-caseLatency>1069</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1067</Latency>
                        <AbsoluteTimeLatency>10.670 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3705</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4323</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_4_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_4_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U1855" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U1856" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_6_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_4_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_7_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_4_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_8_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_4_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1069</Best-caseLatency>
                    <Average-caseLatency>1069</Average-caseLatency>
                    <Worst-caseLatency>1069</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1067</Latency>
                        <AbsoluteTimeLatency>10.670 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3705</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4323</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_3_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_3_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U2115" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U2116" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_5_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_3_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_5_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_3_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_6_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_3_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1069</Best-caseLatency>
                    <Average-caseLatency>1069</Average-caseLatency>
                    <Worst-caseLatency>1069</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1067</Latency>
                        <AbsoluteTimeLatency>10.670 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3705</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4323</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_2_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_2_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U2375" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U2376" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_3_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_2_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_3_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_2_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_4_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_2_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1069</Best-caseLatency>
                    <Average-caseLatency>1069</Average-caseLatency>
                    <Worst-caseLatency>1069</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1067</Latency>
                        <AbsoluteTimeLatency>10.670 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3705</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4323</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_1_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_1_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U2635" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U2636" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_1_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_1_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_1_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_1_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_2_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_1_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1069</Best-caseLatency>
                    <Average-caseLatency>1069</Average-caseLatency>
                    <Worst-caseLatency>1069</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1067</Latency>
                        <AbsoluteTimeLatency>10.670 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3705</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4323</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_10_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_12_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U2895" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U2896" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_20_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_12_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_23_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_12_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_24_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_12_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1069</Best-caseLatency>
                    <Average-caseLatency>1069</Average-caseLatency>
                    <Worst-caseLatency>1069</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1067</Latency>
                        <AbsoluteTimeLatency>10.670 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3705</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4323</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_10_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_11_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U3155" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U3156" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_18_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_11_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_21_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_11_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_22_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_11_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1069</Best-caseLatency>
                    <Average-caseLatency>1069</Average-caseLatency>
                    <Worst-caseLatency>1069</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1067</Latency>
                        <AbsoluteTimeLatency>10.670 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3705</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4323</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_9_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_10_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U3415" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U3416" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_16_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_10_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_19_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_10_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_20_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_10_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1069</Best-caseLatency>
                    <Average-caseLatency>1069</Average-caseLatency>
                    <Worst-caseLatency>1069</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1067</Latency>
                        <AbsoluteTimeLatency>10.670 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3705</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4323</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_8_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_9_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U3675" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U3676" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_14_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_9_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_17_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_9_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_18_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_9_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1069</Best-caseLatency>
                    <Average-caseLatency>1069</Average-caseLatency>
                    <Worst-caseLatency>1069</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1067</Latency>
                        <AbsoluteTimeLatency>10.670 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3705</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4323</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_7_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_8_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U3935" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U3936" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_12_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_8_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_15_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_8_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_16_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_8_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1069</Best-caseLatency>
                    <Average-caseLatency>1069</Average-caseLatency>
                    <Worst-caseLatency>1069</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1067</Latency>
                        <AbsoluteTimeLatency>10.670 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3705</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4323</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_6_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_7_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U4195" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U4196" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_11_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_7_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_13_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_7_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_14_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_7_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_83_6</Name>
            <Loops>
                <VITIS_LOOP_83_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.875</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_83_6>
                        <Name>VITIS_LOOP_83_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_83_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:83</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_83_6>
                            <Name>VITIS_LOOP_83_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:83</SourceLocation>
                        </VITIS_LOOP_83_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_83_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_804_p2" SOURCE="top.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_810_p2" SOURCE="top.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>10.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>442</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_212_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_9_fu_218_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_234_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_248_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_260_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U4519" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_1_fu_347_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_353_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_359_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_fu_390_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_396_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_1_fu_402_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_1_fu_408_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_2_fu_414_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_295_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>10.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>278</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2084</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_1202_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_1208_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_1_fu_1224_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_1238_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_1250_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_99_6_24_1_1_U4526" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_fu_1517_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_4_fu_1523_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_1_fu_1529_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_3_fu_1650_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_2_fu_1656_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_4_fu_1662_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_3_fu_1668_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_5_fu_1674_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_1285_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>10.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>206</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1217</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_674_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_680_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_2_fu_696_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_710_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_722_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_51_6_24_1_1_U4578" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_fu_893_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_7_fu_899_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_3_fu_905_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_6_fu_978_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_4_fu_984_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_7_fu_990_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_5_fu_996_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_8_fu_1002_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_757_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>10.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>278</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2084</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_1202_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_1208_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_3_fu_1224_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_1238_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_1250_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_99_6_24_1_1_x_U4606" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_fu_1517_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_10_fu_1523_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_6_fu_1529_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_9_fu_1650_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_6_fu_1656_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_10_fu_1662_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_7_fu_1668_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_11_fu_1674_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_1285_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>10.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>170</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>775</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_410_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_416_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_4_fu_432_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_446_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_458_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_6_24_1_1_U4658" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_fu_581_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_12_fu_587_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_9_fu_593_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_12_fu_642_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_8_fu_648_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_13_fu_654_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_9_fu_660_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_14_fu_666_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_493_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>10.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>278</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2084</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_1202_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_1208_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_5_fu_1224_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_1238_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_1250_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_99_6_24_1_1_x0_U4674" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_fu_1517_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_11_fu_1523_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_11_fu_1529_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_15_fu_1650_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_10_fu_1656_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_16_fu_1662_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_1668_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_17_fu_1674_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_1285_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>10.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>206</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1217</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_674_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_680_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_6_fu_696_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_710_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_722_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_51_6_24_1_1_x_U4726" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_fu_893_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_10_fu_899_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_14_fu_905_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_18_fu_978_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_984_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_fu_990_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_10_fu_996_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_19_fu_1002_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_757_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>10.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>278</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2084</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_1202_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_1208_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_7_fu_1224_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_1238_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_1250_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_99_6_24_1_1_x1_U4754" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_fu_1517_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_9_fu_1523_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_1529_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_fu_1650_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_1656_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_17_fu_1662_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_9_fu_1668_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_18_fu_1674_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_1285_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>10.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>152</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>555</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_278_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_284_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_8_fu_300_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_314_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_326_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_15_6_24_1_1_U4806" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_fu_425_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_8_fu_431_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_12_fu_437_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_fu_474_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_480_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_15_fu_486_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_8_fu_492_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_16_fu_498_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_361_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>10.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>278</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2084</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_1202_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_1208_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_7_fu_1224_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_1238_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_1250_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_99_6_24_1_1_x2_U4816" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_fu_1517_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_7_fu_1523_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_1529_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_fu_1650_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_1656_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_13_fu_1662_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_7_fu_1668_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_14_fu_1674_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_1285_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>10.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>206</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1217</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_674_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_680_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_6_fu_696_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_710_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_722_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_51_6_24_1_1_x0_U4868" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_fu_893_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_6_fu_899_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_9_fu_905_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_fu_978_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_984_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_11_fu_990_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_6_fu_996_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_12_fu_1002_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_757_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>10.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>278</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2084</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_1202_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_1208_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_5_fu_1224_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_1238_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_1250_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_99_6_24_1_1_x3_U4896" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_fu_1517_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_5_fu_1523_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_1529_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_fu_1650_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_1656_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_9_fu_1662_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_5_fu_1668_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_10_fu_1674_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_1285_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>10.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>170</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>775</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_410_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_416_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_4_fu_432_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_446_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_458_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_6_24_1_1_x_U4948" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_fu_581_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_4_fu_587_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_6_fu_593_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_fu_642_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_648_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_7_fu_654_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_4_fu_660_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_8_fu_666_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_493_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>10.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>278</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2084</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_1202_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_1208_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_3_fu_1224_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_1238_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_1250_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_99_6_24_1_1_x4_U4964" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_fu_1517_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_3_fu_1523_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_1529_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_fu_1650_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_1656_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_5_fu_1662_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_3_fu_1668_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_6_fu_1674_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_1285_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>10.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>206</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1217</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_674_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_680_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_2_fu_696_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_710_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_722_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_51_6_24_1_1_x1_U5016" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_fu_893_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_2_fu_899_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_3_fu_905_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_fu_978_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_984_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_3_fu_990_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_2_fu_996_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_4_fu_1002_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_757_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>10.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>278</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2084</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_1202_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_1208_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_1_fu_1224_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_1238_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_1250_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_99_6_24_1_1_x5_U5044" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_fu_1517_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_1523_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_1529_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_fu_1650_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_1656_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_1_fu_1662_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_1_fu_1668_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_2_fu_1674_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_1285_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_99_10</Name>
            <Loops>
                <VITIS_LOOP_99_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.731</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_10>
                        <Name>VITIS_LOOP_99_10</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_99_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:99</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_99_10>
                            <Name>VITIS_LOOP_99_10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:99</SourceLocation>
                        </VITIS_LOOP_99_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1652</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>572</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_fu_1557_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_1563_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_24_1_1_U5097" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U5096" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln101_fu_2003_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln101_1_fu_2027_p3" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln101_1_fu_2038_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln101_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln101_2_fu_2044_p3" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln101_fu_2082_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln101_fu_2088_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln101_fu_2094_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln101_2_fu_2100_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln101_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln101_1_fu_2106_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln101_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln101_1_fu_2112_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln101_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln101_fu_2118_p3" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln101_1_fu_2126_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln101_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="select" PRAGMA="" RTLNAME="scale_64_fu_2132_p3" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_64" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>100</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>369</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_234_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_9_fu_240_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_256_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_270_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_282_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U5229" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U5228" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_409_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_fu_423_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_fu_429_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_451_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_1_fu_465_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_2_fu_471_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_fu_477_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_1_fu_485_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_1_fu_491_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_1_fu_497_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_2_fu_505_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_2_fu_511_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_517_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_3_fu_523_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_3_fu_529_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_4_fu_535_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_17_fu_541_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_4_fu_547_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_5_fu_553_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_2_fu_559_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_1_fu_567_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_3_fu_573_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_341_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>100</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>571</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_684_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_690_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_1_fu_706_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_720_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_732_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_99_6_24_1_1_U5238" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U5237" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_1039_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_5_fu_1053_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_6_fu_1059_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_3_fu_1081_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_4_fu_1095_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_5_fu_1101_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_4_fu_1107_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_6_fu_1115_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_7_fu_1121_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_5_fu_1127_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_8_fu_1135_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_7_fu_1141_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_2_fu_1147_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_8_fu_1153_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_9_fu_1159_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_10_fu_1165_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_1171_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_9_fu_1177_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_11_fu_1183_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_6_fu_1189_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_3_fu_1197_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_7_fu_1203_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_971_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>100</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>472</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_444_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_450_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_2_fu_466_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_480_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_492_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_51_6_24_1_1_U5291" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U5290" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_703_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_10_fu_717_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_12_fu_723_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_6_fu_745_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_7_fu_759_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_8_fu_765_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_8_fu_771_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_11_fu_779_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_13_fu_785_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_9_fu_791_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_14_fu_799_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_12_fu_805_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_4_fu_811_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_13_fu_817_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_15_fu_823_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_16_fu_829_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_835_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_14_fu_841_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_17_fu_847_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_10_fu_853_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_5_fu_861_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_11_fu_867_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_635_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>100</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>571</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_684_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_690_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_3_fu_706_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_720_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_732_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_99_6_24_1_1_x_U5320" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U5319" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_1039_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_15_fu_1053_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_18_fu_1059_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_10_fu_1081_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_11_fu_1095_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_12_fu_1101_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_12_fu_1107_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_16_fu_1115_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_19_fu_1121_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_13_fu_1127_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_20_fu_1135_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_17_fu_1141_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_6_fu_1147_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_18_fu_1153_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_21_fu_1159_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_22_fu_1165_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_1171_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_19_fu_1177_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_23_fu_1183_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_14_fu_1189_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_7_fu_1197_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_15_fu_1203_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_971_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>100</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>414</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_324_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_330_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_4_fu_346_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_360_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_372_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_6_24_1_1_U5373" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U5372" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_535_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_20_fu_549_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_24_fu_555_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_13_fu_577_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_14_fu_591_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_15_fu_597_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_16_fu_603_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_21_fu_611_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_25_fu_617_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_17_fu_623_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_26_fu_631_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_22_fu_637_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_8_fu_643_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_23_fu_649_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_27_fu_655_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_28_fu_661_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_667_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_24_fu_673_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_29_fu_679_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_18_fu_685_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_9_fu_693_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_19_fu_699_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_467_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>100</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>571</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_684_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_690_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_5_fu_706_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_720_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_732_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_99_6_24_1_1_x0_U5390" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U5389" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_1039_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_25_fu_1053_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_30_fu_1059_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_17_fu_1081_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_18_fu_1095_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_19_fu_1101_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_20_fu_1107_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_26_fu_1115_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_31_fu_1121_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_21_fu_1127_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_32_fu_1135_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_27_fu_1141_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_10_fu_1147_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_28_fu_1153_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_33_fu_1159_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_34_fu_1165_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_1171_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_29_fu_1177_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_35_fu_1183_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_22_fu_1189_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_11_fu_1197_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_23_fu_1203_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_971_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>100</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>472</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_444_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_450_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_6_fu_466_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_480_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_492_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_51_6_24_1_1_x_U5443" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U5442" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_703_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_30_fu_717_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_36_fu_723_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_21_fu_745_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_22_fu_759_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_23_fu_765_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_24_fu_771_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_31_fu_779_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_37_fu_785_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_25_fu_791_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_38_fu_799_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_32_fu_805_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_12_fu_811_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_33_fu_817_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_39_fu_823_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_40_fu_829_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_835_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_34_fu_841_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_41_fu_847_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_26_fu_853_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_13_fu_861_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_27_fu_867_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_635_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>100</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>571</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_684_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_690_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_7_fu_706_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_720_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_732_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_99_6_24_1_1_x1_U5472" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U5471" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_1039_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_fu_1053_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_fu_1059_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_1081_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_24_fu_1095_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_25_fu_1101_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_fu_1107_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_33_fu_1115_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_41_fu_1121_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_25_fu_1127_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_42_fu_1135_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_34_fu_1141_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_14_fu_1147_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_35_fu_1153_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_43_fu_1159_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_44_fu_1165_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_1171_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_36_fu_1177_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_45_fu_1183_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_26_fu_1189_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_15_fu_1197_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_27_fu_1203_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_971_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>100</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>386</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_264_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_270_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_8_fu_286_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_300_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_312_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_15_6_24_1_1_U5525" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U5524" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_451_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_fu_465_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_fu_471_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_493_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_21_fu_507_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_22_fu_513_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_fu_519_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_29_fu_527_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_36_fu_533_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_22_fu_539_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_37_fu_547_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_30_fu_553_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_559_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_31_fu_565_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_38_fu_571_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_39_fu_577_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_15_fu_583_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_32_fu_589_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_40_fu_595_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_23_fu_601_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_16_fu_609_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_24_fu_615_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_383_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>100</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>571</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_684_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_690_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_7_fu_706_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_720_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_732_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_99_6_24_1_1_x2_U5536" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U5535" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_1039_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_fu_1053_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_fu_1059_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_1081_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_18_fu_1095_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_19_fu_1101_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_fu_1107_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_25_fu_1115_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_31_fu_1121_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_19_fu_1127_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_32_fu_1135_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_26_fu_1141_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_1147_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_27_fu_1153_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_33_fu_1159_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_34_fu_1165_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_13_fu_1171_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_28_fu_1177_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_35_fu_1183_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_20_fu_1189_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_14_fu_1197_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_21_fu_1203_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_971_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>100</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>472</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_444_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_450_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_6_fu_466_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_480_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_492_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_51_6_24_1_1_x0_U5589" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U5588" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_703_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_fu_717_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_fu_723_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_745_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_15_fu_759_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_16_fu_765_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_fu_771_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_21_fu_779_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_26_fu_785_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_16_fu_791_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_27_fu_799_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_22_fu_805_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_811_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_23_fu_817_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_28_fu_823_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_29_fu_829_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_11_fu_835_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_24_fu_841_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_30_fu_847_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_17_fu_853_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_12_fu_861_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_18_fu_867_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_635_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>100</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>571</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_684_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_690_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_5_fu_706_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_720_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_732_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_99_6_24_1_1_x3_U5618" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U5617" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_1039_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_fu_1053_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_fu_1059_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_1081_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_12_fu_1095_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_13_fu_1101_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_fu_1107_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_17_fu_1115_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_21_fu_1121_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_13_fu_1127_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_22_fu_1135_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_18_fu_1141_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_1147_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_19_fu_1153_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_23_fu_1159_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_24_fu_1165_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_9_fu_1171_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_20_fu_1177_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_25_fu_1183_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_14_fu_1189_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_10_fu_1197_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_15_fu_1203_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_971_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>100</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>414</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_324_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_330_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_4_fu_346_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_360_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_372_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_6_24_1_1_x_U5671" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U5670" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_535_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_fu_549_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_fu_555_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_577_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_9_fu_591_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_10_fu_597_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_fu_603_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_13_fu_611_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_16_fu_617_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_10_fu_623_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_17_fu_631_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_14_fu_637_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_643_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_15_fu_649_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_18_fu_655_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_19_fu_661_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_7_fu_667_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_16_fu_673_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_20_fu_679_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_11_fu_685_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_8_fu_693_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_12_fu_699_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_467_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>100</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>571</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_684_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_690_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_3_fu_706_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_720_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_732_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_99_6_24_1_1_x4_U5688" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U5687" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_1039_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_fu_1053_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_fu_1059_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_1081_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_6_fu_1095_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_7_fu_1101_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_fu_1107_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_9_fu_1115_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_11_fu_1121_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_7_fu_1127_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_12_fu_1135_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_10_fu_1141_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_1147_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_11_fu_1153_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_13_fu_1159_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_14_fu_1165_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_5_fu_1171_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_12_fu_1177_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_15_fu_1183_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_8_fu_1189_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_6_fu_1197_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_9_fu_1203_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_971_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>100</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>472</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_444_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_450_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_2_fu_466_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_480_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_492_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_51_6_24_1_1_x1_U5741" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U5740" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_703_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_fu_717_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_fu_723_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_745_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_3_fu_759_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_4_fu_765_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_fu_771_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_5_fu_779_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_6_fu_785_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_4_fu_791_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_7_fu_799_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_6_fu_805_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_811_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_7_fu_817_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_8_fu_823_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_9_fu_829_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_3_fu_835_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_8_fu_841_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_10_fu_847_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_5_fu_853_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_4_fu_861_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_6_fu_867_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_635_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>100</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>571</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_684_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_690_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_1_fu_706_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_720_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_732_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_99_6_24_1_1_x5_U5770" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U5769" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_1039_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_fu_1053_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_fu_1059_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_1081_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_1_fu_1095_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_2_fu_1101_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_fu_1107_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_1_fu_1115_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_1_fu_1121_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_1_fu_1127_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_2_fu_1135_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_2_fu_1141_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_1147_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_3_fu_1153_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_3_fu_1159_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_4_fu_1165_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_1_fu_1171_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_4_fu_1177_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_5_fu_1183_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_2_fu_1189_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_2_fu_1197_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_3_fu_1203_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_971_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>51749</Best-caseLatency>
                    <Average-caseLatency>51749</Average-caseLatency>
                    <Worst-caseLatency>51749</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.517 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.517 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.517 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>51750</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:25</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>32</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>37</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>74350</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>52</UTIL_FF>
                    <LUT>107214</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>151</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="ap_fixed&lt;24, 8, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_0_address0" name="A_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_0_ce0" name="A_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_0_q0" name="A_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_1_address0" name="A_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_1_ce0" name="A_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_1_q0" name="A_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_2_address0" name="A_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_2_ce0" name="A_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_2_q0" name="A_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_3_address0" name="A_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_3_ce0" name="A_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_3_q0" name="A_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_4_address0" name="A_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_4_ce0" name="A_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_4_q0" name="A_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_5_address0" name="A_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_5_ce0" name="A_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_5_q0" name="A_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_6_address0" name="A_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_6_ce0" name="A_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_6_q0" name="A_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_7_address0" name="A_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_7_ce0" name="A_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_7_q0" name="A_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_8_address0" name="A_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_8_ce0" name="A_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_8_q0" name="A_8_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_9_address0" name="A_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_9_ce0" name="A_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_9_q0" name="A_9_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_10_address0" name="A_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_10_ce0" name="A_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_10_q0" name="A_10_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_11_address0" name="A_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_11_ce0" name="A_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_11_q0" name="A_11_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_12_address0" name="A_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_12_ce0" name="A_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_12_q0" name="A_12_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_13_address0" name="A_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_13_ce0" name="A_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_13_q0" name="A_13_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_14_address0" name="A_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_14_ce0" name="A_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_14_q0" name="A_14_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_15_address0" name="A_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_15_ce0" name="A_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_15_q0" name="A_15_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="1" direction="out" srcType="ap_fixed&lt;24, 8, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_0_address0" name="C_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_0_ce0" name="C_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_0_we0" name="C_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_0_d0" name="C_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_1_address0" name="C_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_1_ce0" name="C_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_1_we0" name="C_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_1_d0" name="C_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_2_address0" name="C_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_2_ce0" name="C_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_2_we0" name="C_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_2_d0" name="C_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_3_address0" name="C_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_3_ce0" name="C_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_3_we0" name="C_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_3_d0" name="C_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_4_address0" name="C_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_4_ce0" name="C_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_4_we0" name="C_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_4_d0" name="C_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_5_address0" name="C_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_5_ce0" name="C_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_5_we0" name="C_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_5_d0" name="C_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_6_address0" name="C_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_6_ce0" name="C_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_6_we0" name="C_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_6_d0" name="C_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_7_address0" name="C_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_7_ce0" name="C_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_7_we0" name="C_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_7_d0" name="C_7_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_8_address0" name="C_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_8_ce0" name="C_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_8_we0" name="C_8_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_8_d0" name="C_8_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_9_address0" name="C_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_9_ce0" name="C_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_9_we0" name="C_9_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_9_d0" name="C_9_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_10_address0" name="C_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_10_ce0" name="C_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_10_we0" name="C_10_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_10_d0" name="C_10_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_11_address0" name="C_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_11_ce0" name="C_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_11_we0" name="C_11_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_11_d0" name="C_11_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_12_address0" name="C_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_12_ce0" name="C_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_12_we0" name="C_12_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_12_d0" name="C_12_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_13_address0" name="C_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_13_ce0" name="C_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_13_we0" name="C_13_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_13_d0" name="C_13_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_14_address0" name="C_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_14_ce0" name="C_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_14_we0" name="C_14_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_14_d0" name="C_14_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_15_address0" name="C_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_15_ce0" name="C_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_15_we0" name="C_15_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_15_d0" name="C_15_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_8_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_8_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_8_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_9_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_9_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_9_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_10_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_10_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_10_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_11_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_11_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_11_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_12_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_12_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_12_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_13_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_13_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_13_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_14_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_14_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_14_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_15_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_15_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_15_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="C_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="C_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="C_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="C_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="C_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="C_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="C_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="C_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="C_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_8_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_8_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_8_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="C_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_9_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_9_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_9_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="C_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_10_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_10_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_10_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="C_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_11_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_11_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_11_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="C_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_12_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_12_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_12_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="C_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_13_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_13_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_13_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="C_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_14_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_14_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_14_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="C_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_15_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_15_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_15_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="A_0_address0">out, 10</column>
                    <column name="A_0_q0">in, 24</column>
                    <column name="A_10_address0">out, 10</column>
                    <column name="A_10_q0">in, 24</column>
                    <column name="A_11_address0">out, 10</column>
                    <column name="A_11_q0">in, 24</column>
                    <column name="A_12_address0">out, 10</column>
                    <column name="A_12_q0">in, 24</column>
                    <column name="A_13_address0">out, 10</column>
                    <column name="A_13_q0">in, 24</column>
                    <column name="A_14_address0">out, 10</column>
                    <column name="A_14_q0">in, 24</column>
                    <column name="A_15_address0">out, 10</column>
                    <column name="A_15_q0">in, 24</column>
                    <column name="A_1_address0">out, 10</column>
                    <column name="A_1_q0">in, 24</column>
                    <column name="A_2_address0">out, 10</column>
                    <column name="A_2_q0">in, 24</column>
                    <column name="A_3_address0">out, 10</column>
                    <column name="A_3_q0">in, 24</column>
                    <column name="A_4_address0">out, 10</column>
                    <column name="A_4_q0">in, 24</column>
                    <column name="A_5_address0">out, 10</column>
                    <column name="A_5_q0">in, 24</column>
                    <column name="A_6_address0">out, 10</column>
                    <column name="A_6_q0">in, 24</column>
                    <column name="A_7_address0">out, 10</column>
                    <column name="A_7_q0">in, 24</column>
                    <column name="A_8_address0">out, 10</column>
                    <column name="A_8_q0">in, 24</column>
                    <column name="A_9_address0">out, 10</column>
                    <column name="A_9_q0">in, 24</column>
                    <column name="C_0_address0">out, 10</column>
                    <column name="C_0_d0">out, 24</column>
                    <column name="C_10_address0">out, 10</column>
                    <column name="C_10_d0">out, 24</column>
                    <column name="C_11_address0">out, 10</column>
                    <column name="C_11_d0">out, 24</column>
                    <column name="C_12_address0">out, 10</column>
                    <column name="C_12_d0">out, 24</column>
                    <column name="C_13_address0">out, 10</column>
                    <column name="C_13_d0">out, 24</column>
                    <column name="C_14_address0">out, 10</column>
                    <column name="C_14_d0">out, 24</column>
                    <column name="C_15_address0">out, 10</column>
                    <column name="C_15_d0">out, 24</column>
                    <column name="C_1_address0">out, 10</column>
                    <column name="C_1_d0">out, 24</column>
                    <column name="C_2_address0">out, 10</column>
                    <column name="C_2_d0">out, 24</column>
                    <column name="C_3_address0">out, 10</column>
                    <column name="C_3_d0">out, 24</column>
                    <column name="C_4_address0">out, 10</column>
                    <column name="C_4_d0">out, 24</column>
                    <column name="C_5_address0">out, 10</column>
                    <column name="C_5_d0">out, 24</column>
                    <column name="C_6_address0">out, 10</column>
                    <column name="C_6_d0">out, 24</column>
                    <column name="C_7_address0">out, 10</column>
                    <column name="C_7_d0">out, 24</column>
                    <column name="C_8_address0">out, 10</column>
                    <column name="C_8_d0">out, 24</column>
                    <column name="C_9_address0">out, 10</column>
                    <column name="C_9_d0">out, 24</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, ap_fixed&lt;24 8 AP_RND AP_SAT 0&gt;*</column>
                    <column name="C">out, ap_fixed&lt;24 8 AP_RND AP_SAT 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_0_address0, port, offset</column>
                    <column name="A">A_0_ce0, port, </column>
                    <column name="A">A_0_q0, port, </column>
                    <column name="A">A_1_address0, port, offset</column>
                    <column name="A">A_1_ce0, port, </column>
                    <column name="A">A_1_q0, port, </column>
                    <column name="A">A_2_address0, port, offset</column>
                    <column name="A">A_2_ce0, port, </column>
                    <column name="A">A_2_q0, port, </column>
                    <column name="A">A_3_address0, port, offset</column>
                    <column name="A">A_3_ce0, port, </column>
                    <column name="A">A_3_q0, port, </column>
                    <column name="A">A_4_address0, port, offset</column>
                    <column name="A">A_4_ce0, port, </column>
                    <column name="A">A_4_q0, port, </column>
                    <column name="A">A_5_address0, port, offset</column>
                    <column name="A">A_5_ce0, port, </column>
                    <column name="A">A_5_q0, port, </column>
                    <column name="A">A_6_address0, port, offset</column>
                    <column name="A">A_6_ce0, port, </column>
                    <column name="A">A_6_q0, port, </column>
                    <column name="A">A_7_address0, port, offset</column>
                    <column name="A">A_7_ce0, port, </column>
                    <column name="A">A_7_q0, port, </column>
                    <column name="A">A_8_address0, port, offset</column>
                    <column name="A">A_8_ce0, port, </column>
                    <column name="A">A_8_q0, port, </column>
                    <column name="A">A_9_address0, port, offset</column>
                    <column name="A">A_9_ce0, port, </column>
                    <column name="A">A_9_q0, port, </column>
                    <column name="A">A_10_address0, port, offset</column>
                    <column name="A">A_10_ce0, port, </column>
                    <column name="A">A_10_q0, port, </column>
                    <column name="A">A_11_address0, port, offset</column>
                    <column name="A">A_11_ce0, port, </column>
                    <column name="A">A_11_q0, port, </column>
                    <column name="A">A_12_address0, port, offset</column>
                    <column name="A">A_12_ce0, port, </column>
                    <column name="A">A_12_q0, port, </column>
                    <column name="A">A_13_address0, port, offset</column>
                    <column name="A">A_13_ce0, port, </column>
                    <column name="A">A_13_q0, port, </column>
                    <column name="A">A_14_address0, port, offset</column>
                    <column name="A">A_14_ce0, port, </column>
                    <column name="A">A_14_q0, port, </column>
                    <column name="A">A_15_address0, port, offset</column>
                    <column name="A">A_15_ce0, port, </column>
                    <column name="A">A_15_q0, port, </column>
                    <column name="C">C_0_address0, port, offset</column>
                    <column name="C">C_0_ce0, port, </column>
                    <column name="C">C_0_we0, port, </column>
                    <column name="C">C_0_d0, port, </column>
                    <column name="C">C_1_address0, port, offset</column>
                    <column name="C">C_1_ce0, port, </column>
                    <column name="C">C_1_we0, port, </column>
                    <column name="C">C_1_d0, port, </column>
                    <column name="C">C_2_address0, port, offset</column>
                    <column name="C">C_2_ce0, port, </column>
                    <column name="C">C_2_we0, port, </column>
                    <column name="C">C_2_d0, port, </column>
                    <column name="C">C_3_address0, port, offset</column>
                    <column name="C">C_3_ce0, port, </column>
                    <column name="C">C_3_we0, port, </column>
                    <column name="C">C_3_d0, port, </column>
                    <column name="C">C_4_address0, port, offset</column>
                    <column name="C">C_4_ce0, port, </column>
                    <column name="C">C_4_we0, port, </column>
                    <column name="C">C_4_d0, port, </column>
                    <column name="C">C_5_address0, port, offset</column>
                    <column name="C">C_5_ce0, port, </column>
                    <column name="C">C_5_we0, port, </column>
                    <column name="C">C_5_d0, port, </column>
                    <column name="C">C_6_address0, port, offset</column>
                    <column name="C">C_6_ce0, port, </column>
                    <column name="C">C_6_we0, port, </column>
                    <column name="C">C_6_d0, port, </column>
                    <column name="C">C_7_address0, port, offset</column>
                    <column name="C">C_7_ce0, port, </column>
                    <column name="C">C_7_we0, port, </column>
                    <column name="C">C_7_d0, port, </column>
                    <column name="C">C_8_address0, port, offset</column>
                    <column name="C">C_8_ce0, port, </column>
                    <column name="C">C_8_we0, port, </column>
                    <column name="C">C_8_d0, port, </column>
                    <column name="C">C_9_address0, port, offset</column>
                    <column name="C">C_9_ce0, port, </column>
                    <column name="C">C_9_we0, port, </column>
                    <column name="C">C_9_d0, port, </column>
                    <column name="C">C_10_address0, port, offset</column>
                    <column name="C">C_10_ce0, port, </column>
                    <column name="C">C_10_we0, port, </column>
                    <column name="C">C_10_d0, port, </column>
                    <column name="C">C_11_address0, port, offset</column>
                    <column name="C">C_11_ce0, port, </column>
                    <column name="C">C_11_we0, port, </column>
                    <column name="C">C_11_d0, port, </column>
                    <column name="C">C_12_address0, port, offset</column>
                    <column name="C">C_12_ce0, port, </column>
                    <column name="C">C_12_we0, port, </column>
                    <column name="C">C_12_d0, port, </column>
                    <column name="C">C_13_address0, port, offset</column>
                    <column name="C">C_13_ce0, port, </column>
                    <column name="C">C_13_we0, port, </column>
                    <column name="C">C_13_d0, port, </column>
                    <column name="C">C_14_address0, port, offset</column>
                    <column name="C">C_14_ce0, port, </column>
                    <column name="C">C_14_we0, port, </column>
                    <column name="C">C_14_d0, port, </column>
                    <column name="C">C_15_address0, port, offset</column>
                    <column name="C">C_15_ce0, port, </column>
                    <column name="C">C_15_we0, port, </column>
                    <column name="C">C_15_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="top.cpp:35" status="valid" parentFunction="top_kernel" variable="denom_row" isDirective="0" options="variable=denom_row complete dim=1"/>
        <Pragma type="bind_storage" location="top.cpp:37" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp type=ram_t2p impl=bram"/>
        <Pragma type="array_partition" location="top.cpp:40" status="valid" parentFunction="top_kernel" variable="A" isDirective="0" options="variable=A cyclic factor=UF dim=2"/>
        <Pragma type="array_partition" location="top.cpp:41" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp cyclic factor=UF dim=2"/>
        <Pragma type="array_partition" location="top.cpp:42" status="valid" parentFunction="top_kernel" variable="C" isDirective="0" options="variable=C cyclic factor=UF dim=2"/>
        <Pragma type="array_partition" location="top.cpp:47" status="valid" parentFunction="top_kernel" variable="col_sum" isDirective="0" options="variable=col_sum complete dim=1"/>
        <Pragma type="array_partition" location="top.cpp:48" status="valid" parentFunction="top_kernel" variable="scale" isDirective="0" options="variable=scale complete dim=1"/>
        <Pragma type="pipeline" location="top.cpp:57" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:68" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="top.cpp:72" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:84" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:89" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="top.cpp:92" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:100" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:108" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="top.cpp:111" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
    </PragmaReport>
</profile>

