;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP @124, 106
	CMP @124, 106
	MOV -4, <-20
	JMZ <-724, 102
	MOV @-127, 107
	SUB @121, 103
	CMP -207, <-120
	SUB @0, @2
	SUB @121, 103
	SUB @121, 103
	SUB #-16, <0
	CMP 26, @910
	ADD 210, 20
	DAT #210, #20
	JMZ -4, @-20
	SUB #12, @200
	SPL -207, @-120
	JMZ -4, @-20
	DJN 0, @-2
	SPL -207, @-120
	SPL -207, @-120
	JMZ 210, 20
	SUB @124, 106
	SPL -207, @-120
	SUB @0, @2
	SLT 210, 410
	SLT 240, 460
	SUB @0, @2
	SPL <0, #2
	SLT 210, 20
	SUB @-127, 100
	SUB 12, @10
	SUB @-127, 100
	SPL <-127, 100
	ADD 210, 20
	SUB @0, <2
	SUB @0, @2
	SUB 620, 0
	JMN 0, 0
	SUB @0, @2
	SUB 620, 0
	SPL 0, @-2
	MOV -4, <-20
	DJN -1, @-20
	SUB 261, 100
