{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455160872526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455160872526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 10 22:21:12 2016 " "Processing started: Wed Feb 10 22:21:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455160872526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455160872526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LDA -c LDA " "Command: quartus_map --read_settings_files=on --write_settings_files=off LDA -c LDA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455160872526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1455160872766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda.v 1 1 " "Found 1 design units, including 1 entities, in source file lda.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDA " "Found entity 1: LDA" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455160872806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455160872806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda components.v 8 8 " "Found 8 design units, including 8 entities, in source file lda components.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "LDA components.v" "" { Text "E:/342lab/lab4/LDA/LDA components.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455160872806 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2to1 " "Found entity 2: mux_2to1" {  } { { "LDA components.v" "" { Text "E:/342lab/lab4/LDA/LDA components.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455160872806 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtractor " "Found entity 3: subtractor" {  } { { "LDA components.v" "" { Text "E:/342lab/lab4/LDA/LDA components.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455160872806 ""} { "Info" "ISGN_ENTITY_NAME" "4 comparator " "Found entity 4: comparator" {  } { { "LDA components.v" "" { Text "E:/342lab/lab4/LDA/LDA components.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455160872806 ""} { "Info" "ISGN_ENTITY_NAME" "5 flip_flop " "Found entity 5: flip_flop" {  } { { "LDA components.v" "" { Text "E:/342lab/lab4/LDA/LDA components.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455160872806 ""} { "Info" "ISGN_ENTITY_NAME" "6 flip_flop_1bit " "Found entity 6: flip_flop_1bit" {  } { { "LDA components.v" "" { Text "E:/342lab/lab4/LDA/LDA components.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455160872806 ""} { "Info" "ISGN_ENTITY_NAME" "7 LDA_FSM " "Found entity 7: LDA_FSM" {  } { { "LDA components.v" "" { Text "E:/342lab/lab4/LDA/LDA components.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455160872806 ""} { "Info" "ISGN_ENTITY_NAME" "8 LDA_datapath " "Found entity 8: LDA_datapath" {  } { { "LDA components.v" "" { Text "E:/342lab/lab4/LDA/LDA components.v" 338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455160872806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455160872806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 LDA components.v(363) " "Verilog HDL Implicit Net warning at LDA components.v(363): created implicit net for \"CLOCK_50\"" {  } { { "LDA components.v" "" { Text "E:/342lab/lab4/LDA/LDA components.v" 363 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160872806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "error_reg LDA components.v(366) " "Verilog HDL Implicit Net warning at LDA components.v(366): created implicit net for \"error_reg\"" {  } { { "LDA components.v" "" { Text "E:/342lab/lab4/LDA/LDA components.v" 366 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160872806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LDA " "Elaborating entity \"LDA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1455160872836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDA_FSM LDA_FSM:L " "Elaborating entity \"LDA_FSM\" for hierarchy \"LDA_FSM:L\"" {  } { { "LDA.v" "L" { Text "E:/342lab/lab4/LDA/LDA.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455160872836 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LDA components.v(151) " "Verilog HDL Case Statement information at LDA components.v(151): all case item expressions in this case statement are onehot" {  } { { "LDA components.v" "" { Text "E:/342lab/lab4/LDA/LDA components.v" 151 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1455160872846 "|LDA|LDA_FSM:L"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDA_datapath LDA_datapath:D " "Elaborating entity \"LDA_datapath\" for hierarchy \"LDA_datapath:D\"" {  } { { "LDA.v" "D" { Text "E:/342lab/lab4/LDA/LDA.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455160872856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_1bit LDA_datapath:D\|flip_flop_1bit:P " "Elaborating entity \"flip_flop_1bit\" for hierarchy \"LDA_datapath:D\|flip_flop_1bit:P\"" {  } { { "LDA components.v" "P" { Text "E:/342lab/lab4/LDA/LDA components.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455160872866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator LDA_datapath:D\|comparator:out_C1 " "Elaborating entity \"comparator\" for hierarchy \"LDA_datapath:D\|comparator:out_C1\"" {  } { { "LDA components.v" "out_C1" { Text "E:/342lab/lab4/LDA/LDA components.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455160872876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor LDA_datapath:D\|subtractor:e_S1 " "Elaborating entity \"subtractor\" for hierarchy \"LDA_datapath:D\|subtractor:e_S1\"" {  } { { "LDA components.v" "e_S1" { Text "E:/342lab/lab4/LDA/LDA components.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455160872886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 LDA_datapath:D\|mux_2to1:e_M1 " "Elaborating entity \"mux_2to1\" for hierarchy \"LDA_datapath:D\|mux_2to1:e_M1\"" {  } { { "LDA components.v" "e_M1" { Text "E:/342lab/lab4/LDA/LDA components.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455160872886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop LDA_datapath:D\|flip_flop:e_Y1 " "Elaborating entity \"flip_flop\" for hierarchy \"LDA_datapath:D\|flip_flop:e_Y1\"" {  } { { "LDA components.v" "e_Y1" { Text "E:/342lab/lab4/LDA/LDA components.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455160872896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder LDA_datapath:D\|adder:e_A1 " "Elaborating entity \"adder\" for hierarchy \"LDA_datapath:D\|adder:e_A1\"" {  } { { "LDA components.v" "e_A1" { Text "E:/342lab/lab4/LDA/LDA components.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455160872906 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "LDA_datapath:D\|CLOCK_50 " "Net \"LDA_datapath:D\|CLOCK_50\" is missing source, defaulting to GND" {  } { { "LDA components.v" "CLOCK_50" { Text "E:/342lab/lab4/LDA/LDA components.v" 363 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1455160872956 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1455160872956 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "15 " "15 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1455160873246 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "plot_signal GND " "Pin \"plot_signal\" is stuck at GND" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455160873266 "|LDA|plot_signal"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawx\[0\] GND " "Pin \"drawx\[0\]\" is stuck at GND" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455160873266 "|LDA|drawx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawx\[1\] GND " "Pin \"drawx\[1\]\" is stuck at GND" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455160873266 "|LDA|drawx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawx\[2\] GND " "Pin \"drawx\[2\]\" is stuck at GND" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455160873266 "|LDA|drawx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawx\[3\] GND " "Pin \"drawx\[3\]\" is stuck at GND" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455160873266 "|LDA|drawx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawx\[4\] GND " "Pin \"drawx\[4\]\" is stuck at GND" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455160873266 "|LDA|drawx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawx\[5\] GND " "Pin \"drawx\[5\]\" is stuck at GND" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455160873266 "|LDA|drawx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawx\[6\] GND " "Pin \"drawx\[6\]\" is stuck at GND" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455160873266 "|LDA|drawx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawx\[7\] GND " "Pin \"drawx\[7\]\" is stuck at GND" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455160873266 "|LDA|drawx[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawx\[8\] GND " "Pin \"drawx\[8\]\" is stuck at GND" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455160873266 "|LDA|drawx[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawy\[0\] GND " "Pin \"drawy\[0\]\" is stuck at GND" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455160873266 "|LDA|drawy[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawy\[1\] GND " "Pin \"drawy\[1\]\" is stuck at GND" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455160873266 "|LDA|drawy[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawy\[2\] GND " "Pin \"drawy\[2\]\" is stuck at GND" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455160873266 "|LDA|drawy[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawy\[3\] GND " "Pin \"drawy\[3\]\" is stuck at GND" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455160873266 "|LDA|drawy[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawy\[4\] GND " "Pin \"drawy\[4\]\" is stuck at GND" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455160873266 "|LDA|drawy[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawy\[5\] GND " "Pin \"drawy\[5\]\" is stuck at GND" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455160873266 "|LDA|drawy[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawy\[6\] GND " "Pin \"drawy\[6\]\" is stuck at GND" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455160873266 "|LDA|drawy[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawy\[7\] GND " "Pin \"drawy\[7\]\" is stuck at GND" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455160873266 "|LDA|drawy[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawy\[8\] GND " "Pin \"drawy\[8\]\" is stuck at GND" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455160873266 "|LDA|drawy[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1455160873266 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1455160873276 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1455160873386 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873386 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "39 " "Design contains 39 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "steep " "No output dependent on input pin \"steep\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|steep"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realx0\[0\] " "No output dependent on input pin \"realx0\[0\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realx0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realx0\[1\] " "No output dependent on input pin \"realx0\[1\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realx0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realx0\[2\] " "No output dependent on input pin \"realx0\[2\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realx0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realx0\[3\] " "No output dependent on input pin \"realx0\[3\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realx0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realx0\[4\] " "No output dependent on input pin \"realx0\[4\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realx0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realx0\[5\] " "No output dependent on input pin \"realx0\[5\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realx0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realx0\[6\] " "No output dependent on input pin \"realx0\[6\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realx0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realx0\[7\] " "No output dependent on input pin \"realx0\[7\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realx0[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realx0\[8\] " "No output dependent on input pin \"realx0\[8\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realx0[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realy0\[0\] " "No output dependent on input pin \"realy0\[0\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realy0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realy0\[1\] " "No output dependent on input pin \"realy0\[1\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realy0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realy0\[2\] " "No output dependent on input pin \"realy0\[2\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realy0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realy0\[3\] " "No output dependent on input pin \"realy0\[3\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realy0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realy0\[4\] " "No output dependent on input pin \"realy0\[4\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realy0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realy0\[5\] " "No output dependent on input pin \"realy0\[5\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realy0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realy0\[6\] " "No output dependent on input pin \"realy0\[6\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realy0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realy0\[7\] " "No output dependent on input pin \"realy0\[7\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realy0[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realy0\[8\] " "No output dependent on input pin \"realy0\[8\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realy0[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realy1\[0\] " "No output dependent on input pin \"realy1\[0\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realy1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realy1\[1\] " "No output dependent on input pin \"realy1\[1\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realy1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realy1\[2\] " "No output dependent on input pin \"realy1\[2\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realy1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realy1\[3\] " "No output dependent on input pin \"realy1\[3\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realy1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realy1\[4\] " "No output dependent on input pin \"realy1\[4\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realy1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realy1\[5\] " "No output dependent on input pin \"realy1\[5\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realy1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realy1\[6\] " "No output dependent on input pin \"realy1\[6\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realy1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realy1\[7\] " "No output dependent on input pin \"realy1\[7\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realy1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realy1\[8\] " "No output dependent on input pin \"realy1\[8\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realy1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realx1\[7\] " "No output dependent on input pin \"realx1\[7\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realx1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realx1\[6\] " "No output dependent on input pin \"realx1\[6\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realx1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realx1\[5\] " "No output dependent on input pin \"realx1\[5\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realx1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realx1\[4\] " "No output dependent on input pin \"realx1\[4\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realx1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realx1\[3\] " "No output dependent on input pin \"realx1\[3\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realx1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realx1\[2\] " "No output dependent on input pin \"realx1\[2\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realx1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realx1\[1\] " "No output dependent on input pin \"realx1\[1\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realx1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realx1\[0\] " "No output dependent on input pin \"realx1\[0\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realx1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "realx1\[8\] " "No output dependent on input pin \"realx1\[8\]\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|realx1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/LDA/LDA.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455160873416 "|LDA|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1455160873416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1455160873416 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1455160873416 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1455160873416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455160873466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 10 22:21:13 2016 " "Processing ended: Wed Feb 10 22:21:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455160873466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455160873466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455160873466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455160873466 ""}
