/**
 * \file IfxA3gtcutrc_regdef.h
 * \brief
 * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_DFT/V9.1.1.1.7
 * Specification: latest @ 2020-07-15, instance sheet @ MC_A3G_TC49x : V9.1.3.1.0 
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_A3gtcutrc_Registers A3gtcutrc Registers
 * \ingroup IfxSfr
 * 
 * \defgroup IfxSfr_A3gtcutrc_Registers_Bitfields Bitfields
 * \ingroup IfxSfr_A3gtcutrc_Registers
 * 
 * \defgroup IfxSfr_A3gtcutrc_Registers_union Register unions
 * \ingroup IfxSfr_A3gtcutrc_Registers
 * 
 * \defgroup IfxSfr_A3gtcutrc_Registers_struct Memory map
 * \ingroup IfxSfr_A3gtcutrc_Registers
 */
#ifndef IFXA3GTCUTRC_REGDEF_H
#define IFXA3GTCUTRC_REGDEF_H 1
/******************************************************************************/
#include "Ifx_TypesReg.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/******************************************************************************/
#if defined (__TASKING__)
#pragma warning 586
#endif
/******************************************************************************/

/** \addtogroup IfxSfr_A3gtcutrc_Registers_Bitfields
 * \{  */
/** \brief JTAG_IDCODE Register [TC49x] */
typedef struct _Ifx_A3GTCUTRC_IDCODE_Bits
{
    __I  Ifx_UReg_32Bit :1;                /**< \brief [0:0] \internal Reserved */
    __I  Ifx_UReg_32Bit MANUFACTURER_ID:11;    /**< \brief [11:1] IFX Manufacturer ID - MANUFACTURER_ID (r) */
    __I  Ifx_UReg_32Bit PART_NUMBER:16;    /**< \brief [27:12] Part number of the chip - PART_NUMBER (r) */
    __I  Ifx_UReg_32Bit VERSION:4;         /**< \brief [31:28] Version of the chip - VERSION (r) */
} Ifx_A3GTCUTRC_IDCODE_Bits;

/** \brief Global Test-Mode-Register */
typedef struct _Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits
{
    __IO Ifx_UReg_32Bit PTEST:3;           /**< \brief [2:0] Port Test Settings - PTEST (rw) */
    __IO Ifx_UReg_32Bit OUTSTAT:2;         /**< \brief [4:3] Output State Control (ENQ) - OUTSTAT (rw) */
    __IO Ifx_UReg_32Bit INDIS:1;           /**< \brief [5:5] Input Disable (ENABQ) - INDIS (rw) */
    __IO Ifx_UReg_32Bit SYSPLLBY:1;        /**< \brief [6:6] System-PLL Bypass - SYSPLLBY (rw) */
    __IO Ifx_UReg_32Bit PERPLLBY:1;        /**< \brief [7:7] Peripheral-PLL Bypass - PERPLLBY (rw) */
    __IO Ifx_UReg_32Bit MOSDIS:1;          /**< \brief [8:8] Main Oscillator Bypass/Disable - MOSDIS (rw) */
    __I  Ifx_UReg_32Bit :1;                /**< \brief [9:9] \internal Reserved */
    __IO Ifx_UReg_32Bit RPLLBY:1;          /**< \brief [10:10] Ramp-Osc PLL Bypass - RPLLBY (rw) */
    __IO Ifx_UReg_32Bit FLASHOFF:1;        /**< \brief [11:11] FSI-Clock Domain Disabling / No-VTP Port-Group Constraining - FLASHOFF (rw) */
    __IO Ifx_UReg_32Bit CLKMOD:2;          /**< \brief [13:12] Clock Mode for System and Peripheral Clock Domains - CLKMOD (rw) */
    __IO Ifx_UReg_32Bit RPLLINSEL:2;       /**< \brief [15:14] Clock Source Input Selection for Ramp PLL - RPLLINSEL (rw) */
    __I  Ifx_UReg_32Bit :3;                /**< \brief [18:16] \internal Reserved */
    __IO Ifx_UReg_32Bit CSSYS:3;           /**< \brief [21:19] Clock select for SRI/SPB-(System DTCM1S-)Domain - CLKSELSYS (rw) */
    __IO Ifx_UReg_32Bit CSPER1:2;          /**< \brief [23:22] Clock select for Peripheral-(DTCM1P-)Domain - CSPER1 (rw) */
    __IO Ifx_UReg_32Bit CSPER2:2;          /**< \brief [25:24] Clock select for Peripheral-(DTCM2P-)Domain - CSPER2 (rw) */
    __IO Ifx_UReg_32Bit CSPER3:2;          /**< \brief [27:26] Clock select for Peripheral-(DTCM3P-)Domain - CSPER3 (rw) */
    __IO Ifx_UReg_32Bit PLLINSEL:2;        /**< \brief [29:28] Clock Source Input Selection for PLLs - PLLINSEL (rw) */
    __IO Ifx_UReg_32Bit SPLITCON:2;        /**< \brief [31:30] Scan-Mode Split-Shift Control and Boot Config Selection - SPLITCON (rw) */
    __IO Ifx_UReg_32Bit HWCFG:4;           /**< \brief [35:32] Boot Config Selection for HWCFG[6:3] SMR register - HWCFG (rw) */
    __IO Ifx_UReg_32Bit CFGSEL:1;          /**< \brief [36:36] Select HWCFG-Overruling - CFGSEL (rw) */
    __IO Ifx_UReg_32Bit PKGCON:1;          /**< \brief [37:37] Package Configuration - PKGCON (rw) */
    __IO Ifx_UReg_32Bit PONREQ:1;          /**< \brief [38:38] Asynchronous Power-On-Reset Trigger - PONREQ (rw) */
    __IO Ifx_UReg_32Bit LBDEBUG:3;         /**< \brief [41:39] LBIST / HSS Debug Selection - LBDEBUG (rw) */
    __IO Ifx_UReg_32Bit PHEAT:1;           /**< \brief [42:42] Pad-Heating Test-Mode Enable - PHEAT (rw) */
    __IO Ifx_UReg_32Bit PHTOC:2;           /**< \brief [44:43] Pad Heating Time Out Config - PHTOC (rw) */
    __IO Ifx_UReg_32Bit PKGLCK:1;          /**< \brief [45:45] Package Configuration Lock in Scan-Mode - PKGLCK (rw) */
    __IO Ifx_UReg_32Bit PDCLCK:1;          /**< \brief [46:46] Pad Config Lock in Scan-Mode - PDCLCK (rw) */
    __IO Ifx_UReg_32Bit SSHSB:1;           /**< \brief [47:47] SSH Switch Back - SSHSB (rw) */
    __I  Ifx_UReg_32Bit :1;                /**< \brief [48:48] \internal Reserved */
    __IO Ifx_UReg_32Bit IBISSOE:1;         /**< \brief [49:49] IBIS Scan Output Enable - IBISSOE (rw) */
    __I  Ifx_UReg_32Bit :1;                /**< \brief [50:50] \internal Reserved */
    __IO Ifx_UReg_32Bit DELAY:1;           /**< \brief [51:51] Enable Scan-Based Delay Test - DELAY (rw) */
    __IO Ifx_UReg_32Bit SCDOMSEL:4;        /**< \brief [55:52] Scan-Mode Domain Selection - SCDOMSEL (rw) */
    __IO Ifx_UReg_32Bit TESTMODE:4;        /**< \brief [59:56] Test-Mode Selection - TESTMODE (rw) */
    __I  Ifx_UReg_32Bit :1;                /**< \brief [60:60] \internal Reserved */
    __IO Ifx_UReg_32Bit PMSISO:1;          /**< \brief [61:61] PMS Scan-Isolation Enabling - PMSISO (rw) */
    __IO Ifx_UReg_32Bit TEN:1;             /**< \brief [62:62] Test Enable - TEN (rw) */
} Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits;

/** \brief LBIST_HDI #0 Test-Mode-Register */
typedef struct _Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits
{
    __IO Ifx_UReg_32Bit HDICTRSIB:1;       /**< \brief [0:0] HDI Ctrl Insertion Bit - HDICTRSIB (rw) */
    __IO Ifx_UReg_32Bit SCAN:1;            /**< \brief [1:1] Local Scan-Mode Activity Enabling - SCAN (rw) */
    __IO Ifx_UReg_32Bit EXTEST:1;          /**< \brief [2:2] INTEST/EXTEST Scan-Mode Selection - EXTEST (rw) */
    __IO Ifx_UReg_32Bit LBIST:1;           /**< \brief [3:3] LOGIC BIST Mode Enabling - LBIST (rw) */
    __IO Ifx_UReg_32Bit SAFESEL:1;         /**< \brief [4:4] Safety LBIST Test Indicator - SAFESEL (rw) */
    __IO Ifx_UReg_32Bit OBSSCAN:1;         /**< \brief [5:5] Scan Shift Observation Enabling - OBSSCAN (rw) */
    __IO Ifx_UReg_32Bit DELAY:1;           /**< \brief [6:6] Enable Scan-Based Delay Test - DELAY (rw) */
    __IO Ifx_UReg_32Bit SCLPEN:1;          /**< \brief [7:7] Low-Power EDT-Decompressor Enabling - SCLPEN (rw) */
    __IO Ifx_UReg_32Bit SLAUNCH:1;         /**< \brief [8:8] Delay-Test Shift-Launch Selector - SLAUNCH (rw) */
    __IO Ifx_UReg_32Bit LBCGTRAN:2;        /**< \brief [10:9] (LBIST) Clock Gate Transparency Control - LBCGTRAN (rw) */
    __IO Ifx_UReg_32Bit TPOBSEN:1;         /**< \brief [11:11] Test Observe Point Enabling - TPOBSEN (rw) */
    __IO Ifx_UReg_32Bit TPCTREN:1;         /**< \brief [12:12] Test Control Point Enabling - TPCTREN (rw) */
    __IO Ifx_UReg_32Bit RAMBYP:1;          /**< \brief [13:13] SRAM Scan Bypass Control - RAMBYP (rw) */
    __IO Ifx_UReg_32Bit SPLITSH:2;         /**< \brief [15:14] Scan-Mode Split-Shift Control - SPLITSH (rw) */
    __IO Ifx_UReg_32Bit FREQU:4;           /**< \brief [19:16] LBIST Frequency Selection - FREQU (rw) */
    __IO Ifx_UReg_32Bit QGATEN:1;          /**< \brief [20:20] Scan Q-Gate Enabling - QGATEN (rw) */
    __IO Ifx_UReg_32Bit MPDIS:1;           /**< \brief [21:21] Multi-Cycle Path Disabling - MPDIS (rw) */
    __I  Ifx_UReg_32Bit :1;                /**< \brief [22:22] \internal Reserved */
    __IO Ifx_UReg_32Bit AMXSRC:3;          /**< \brief [25:23] Analog Test MUX Source Selection - AMXSRC (rw) */
    __IO Ifx_UReg_32Bit AMXGND:3;          /**< \brief [28:26] Analog Test MUX Ground Selection - AMXGND (rw) */
    __IO Ifx_UReg_32Bit AMXSCT:3;          /**< \brief [31:29] Analog Test MUX Special Controls - AMXSCT (rw) */
    __I  Ifx_UReg_32Bit :1;                /**< \brief [32:32] \internal Reserved */
    __IO Ifx_UReg_32Bit HDIFCSIB:1;        /**< \brief [33:33] HDI Fixed Capture Insertion Bit - HDIFCSIB (rw) */
    __IO Ifx_UReg_32Bit FICAEN:1;          /**< \brief [34:34] Fixed Capture Procedure Enabling - FICAEN (rw) */
    __IO Ifx_UReg_32Bit FICASYRES:1;       /**< \brief [35:35] Fixed Capture Procedure System Clock Domain Reset - FICASYRES (rw) */
    __IO Ifx_UReg_32Bit FICASYCL0:9;       /**< \brief [44:36] Fixed Capture Procedure System Clock Domain 0 - FICASYCL0 (rw) */
    __IO Ifx_UReg_32Bit FICASYCL1:9;       /**< \brief [53:45] Fixed Capture Procedure System Clock Domain 1 - FICASYCL1 (rw) */
    __IO Ifx_UReg_32Bit FICASYCL2:9;       /**< \brief [62:54] Fixed Capture Procedure System Clock Domain 2 - FICASYCL2 (rw) */
    __IO Ifx_UReg_32Bit FICASYCL3:9;       /**< \brief [71:63] Fixed Capture Procedure System Clock Domain 3 - FICASYCL3 (rw) */
    __IO Ifx_UReg_32Bit FICAPECL0:5;       /**< \brief [76:72] Fixed Capture Procedure Peripheral Clock Domain 0 - FICAPECL0 (rw) */
    __IO Ifx_UReg_32Bit FICAPECL1:5;       /**< \brief [81:77] Fixed Capture Procedure Peripheral Clock Domain 1 - FICAPECL1 (rw) */
    __IO Ifx_UReg_32Bit FICAPECL2:5;       /**< \brief [86:82] Fixed Capture Procedure Peripheral Clock Domain 2 - FICAPECL2 (rw) */
    __IO Ifx_UReg_32Bit FICAPECL3:5;       /**< \brief [91:87] Fixed Capture Procedure Peripheral Clock Domain 3 - FICAPECL3 (rw) */
    __IO Ifx_UReg_32Bit FICAPECL4:5;       /**< \brief [96:92] Fixed Capture Procedure Peripheral Clock Domain 4 - FICAPECL4 (rw) */
    __IO Ifx_UReg_32Bit FICAPECL5:5;       /**< \brief [101:97] Fixed Capture Procedure Peripheral Clock Domain 5 - FICAPECL5 (rw) */
    __IO Ifx_UReg_32Bit FICAPECL6:5;       /**< \brief [106:102] Fixed Capture Procedure Peripheral Clock Domain 6 - FICAPECL6 (rw) */
    __IO Ifx_UReg_32Bit FICAPECL7:5;       /**< \brief [111:107] Fixed Capture Procedure Peripheral Clock Domain 7 - FICAPECL7 (rw) */
    __IO Ifx_UReg_32Bit FICAPECL8:5;       /**< \brief [116:112] Fixed Capture Procedure Peripheral Clock Domain 8 - FICAPECL8 (rw) */
    __IO Ifx_UReg_32Bit HDIMLSIB:1;        /**< \brief [117:117] HDI Mentor LBIST Insertion Bit - HDIMLSIB (rw) */
    __I  Ifx_UReg_32Bit :1;                /**< \brief [118:118] \internal Reserved */
    __IO Ifx_UReg_32Bit MLEDTSIB:1;        /**< \brief [119:119] Mentor LBIST EDT Insertion Bit - MLEDTSIB (rw) */
    __IO Ifx_UReg_32Bit MLBCSIB:1;         /**< \brief [120:120] Mentor LBIST Basic Configuration Insertion Bit - MLBCSIB (rw) */
    __IO Ifx_UReg_32Bit ML_EN:1;           /**< \brief [121:121] Mentor LBIST Enable - ML_EN (rw) */
    __IO Ifx_UReg_32Bit ML_SETUP:2;        /**< \brief [123:122] Mentor LBIST Setup - ML_SETUP (rw) */
    __IO Ifx_UReg_32Bit ML_CD:1;           /**< \brief [124:124] Mentor LBIST Clock Disable - ML_CD (rw) */
    __IO Ifx_UReg_32Bit ML_SYRES:1;        /**< \brief [125:125] Mentor LBIST Sync Reset - ML_SYRES (rw) */
    __IO Ifx_UReg_32Bit ML_SCSEL:2;        /**< \brief [127:126] Mentor LBIST Shift Clock Select - ML_SCSEL (rw) */
    __IO Ifx_UReg_32Bit ML_BURN:1;         /**< \brief [128:128] Mentor LBIST Burn In - ML_BURN (rw) */
    __IO Ifx_UReg_32Bit ML_LPSEN:1;        /**< \brief [129:129] Mentor LBIST Low Power Shift Enable - ML_LPSEN (rw) */
    __IO Ifx_UReg_32Bit MLNCSIB:1;         /**< \brief [130:130] Mentor LBIST Named Capture Configuration Insertion Bit - MLNCSIB (rw) */
    __IO Ifx_UReg_32Bit ML_NC0L:8;         /**< \brief [138:131] Mentor LBIST Named Capture Procedure 0 - ML_NC0L (rw) */
    __IO Ifx_UReg_32Bit ML_NC1L:8;         /**< \brief [146:139] Mentor LBIST Named Capture Procedure 1 - ML_NC1L (rw) */
    __IO Ifx_UReg_32Bit ML_NC2L:8;         /**< \brief [154:147] Mentor LBIST Named Capture Procedure 2 - ML_NC2L (rw) */
    __IO Ifx_UReg_32Bit ML_NC3L:8;         /**< \brief [162:155] Mentor LBIST Named Capture Procedure 3 - ML_NC3L (rw) */
    __IO Ifx_UReg_32Bit ML_NC4L:8;         /**< \brief [170:163] Mentor LBIST Named Capture Procedure 4 - ML_NC4L (rw) */
    __IO Ifx_UReg_32Bit ML_NC5L:8;         /**< \brief [178:171] Mentor LBIST Named Capture Procedure 5 - ML_NC5L (rw) */
    __IO Ifx_UReg_32Bit ML_NC6L:8;         /**< \brief [186:179] Mentor LBIST Named Capture Procedure 6 - ML_NC6L (rw) */
    __IO Ifx_UReg_32Bit ML_NC7L:8;         /**< \brief [194:187] Mentor LBIST Named Capture Procedure 7 - ML_NC7L (rw) */
    __IO Ifx_UReg_32Bit ML_NC8L:8;         /**< \brief [202:195] Mentor LBIST Named Capture Procedure 8 - ML_NC8L (rw) */
    __IO Ifx_UReg_32Bit ML_NC9L:8;         /**< \brief [210:203] Mentor LBIST Named Capture Procedure 9 - ML_NC9L (rw) */
    __IO Ifx_UReg_32Bit ML_NC10L:8;        /**< \brief [218:211] Mentor LBIST Named Capture Procedure 10 - ML_NC10L (rw) */
    __IO Ifx_UReg_32Bit ML_NC11L:8;        /**< \brief [226:219] Mentor LBIST Named Capture Procedure 11 - ML_NC11L (rw) */
    __IO Ifx_UReg_32Bit ML_NC12L:8;        /**< \brief [234:227] Mentor LBIST Named Capture Procedure 12 - ML_NC12L (rw) */
    __IO Ifx_UReg_32Bit MLLCSIB:1;         /**< \brief [235:235] Mentor LBIST Long Configuration Insertion Bit - MLLCSIB (rw) */
    __IO Ifx_UReg_32Bit ML_NCPC:8;         /**< \brief [243:236] Mentor LBIST Named Capture Procedure Count - ML_NCPC (rw) */
    __IO Ifx_UReg_32Bit ML_PATCNT:17;      /**< \brief [260:244] Mentor LBIST Pattern Count - ML_PATCNT (rw) */
    __IO Ifx_UReg_32Bit ML_SHCNT:8;        /**< \brief [268:261] Mentor LBIST Shift Count - ML_SHCNT (rw) */
    __IO Ifx_UReg_32Bit ML_WUCNT:3;        /**< \brief [271:269] Mentor LBIST Warm-Up Pattern Count - ML_WUCNT (rw) */
    __IO Ifx_UReg_32Bit ML_DELM:1;         /**< \brief [272:272] Mentor LBIST Delay MISR Enable - ML_DELM (rw) */
    __IO Ifx_UReg_32Bit ML_CPSI:4;         /**< \brief [276:273] Mentor LBIST Capture Phase Size - ML_CPSI (rw) */
} Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits;

/** \brief LVDSH Pad Overruling Control [TC49xA] */
typedef struct _Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits
{
    __IO Ifx_UReg_32Bit P21_01_TESTEN:1;    /**< \brief [0:0] P21.0_1 Test Enable Control - P21_01_TESTEN (rw) */
    __IO Ifx_UReg_32Bit P21_01_LVDSEN:1;    /**< \brief [1:1] P21.0_1 LVDS Output Driver Enable - P21_01_LVDSEN (rw) */
    __IO Ifx_UReg_32Bit P21_01_5VEN:1;     /**< \brief [2:2] P21.0_1 LVDS 5V Operating Mode Selection - P21_01_5VEN (rw) */
    __IO Ifx_UReg_32Bit P21_01_MEN:1;      /**< \brief [3:3] P21.0_1 Reduced Frequency Mode - P21_01_MEN (rw) */
    __IO Ifx_UReg_32Bit P21_01_TERM_EN:1;    /**< \brief [4:4] P21.0_1 Enable of Pad-internal Termination Resistor - P21_01_TERM_EN (rw) */
    __IO Ifx_UReg_32Bit P21_01_TERM_PROG:3;    /**< \brief [7:5] P21.0_1 Tuning for Pad-internal Termination - P21_01_TERM_PROG (rw) */
    __IO Ifx_UReg_32Bit P21_01_SLEEP_REQ:1;    /**< \brief [8:8] P21.0_1 Sleep Request - P21_01_SLEEP_REQ (rw) */
    __I  Ifx_UReg_32Bit P21_01_SLEEP_O:1;    /**< \brief [9:9] P21.0_1 Sleep Status - P21_01_SLEEP_O (rh) */
    __I  Ifx_UReg_32Bit P21_01_OUTI_LVDS:1;    /**< \brief [10:10] P21.0_1 Data Output - P21_01_OUTI_LVDS (rh) */
    __IO Ifx_UReg_32Bit P21_23_TESTEN:1;    /**< \brief [11:11] P21.2_3 Test Enable Control - P21_23_TESTEN (rw) */
    __IO Ifx_UReg_32Bit P21_23_LVDSEN:1;    /**< \brief [12:12] P21.2_3 LVDS Output Driver Enable - P21_23_LVDSEN (rw) */
    __IO Ifx_UReg_32Bit P21_23_5VEN:1;     /**< \brief [13:13] P21.2_3 LVDS 5V Operating Mode Selection - P21_23_5VEN (rw) */
    __IO Ifx_UReg_32Bit P21_23_MEN:1;      /**< \brief [14:14] P21.2_3 Reduced Frequency Mode - P21_23_MEN (rw) */
    __IO Ifx_UReg_32Bit P21_23_TERM_EN:1;    /**< \brief [15:15] P21.2_3 Enable of Pad-internal Termination Resistor - P21_23_TERM_EN (rw) */
    __IO Ifx_UReg_32Bit P21_23_TERM_PROG:3;    /**< \brief [18:16] P21.2_3 Tuning for Pad-internal Termination - P21_23_TERM_PROG (rw) */
    __IO Ifx_UReg_32Bit P21_23_SLEEP_REQ:1;    /**< \brief [19:19] P21.2_3 Sleep Request - P21_23_SLEEP_REQ (rw) */
    __I  Ifx_UReg_32Bit P21_23_SLEEP_O:1;    /**< \brief [20:20] P21.2_3 Sleep Status - P21_23_SLEEP_O (rh) */
    __I  Ifx_UReg_32Bit P21_23_OUTI_LVDS:1;    /**< \brief [21:21] P21.2_3 Data Output - P21_23_OUTI_LVDS (rh) */
    __IO Ifx_UReg_32Bit P21_45_TESTEN:1;    /**< \brief [22:22] P21.4_5 Test Enable Control - P21_45_TESTEN (rw) */
    __IO Ifx_UReg_32Bit P21_45_LVDSEN:1;    /**< \brief [23:23] P21.4_5 LVDS Output Driver Enable - P21_45_LVDSEN (rw) */
    __IO Ifx_UReg_32Bit P21_45_5VEN:1;     /**< \brief [24:24] P21.4_5 LVDS 5V Operating Mode Selection - P21_45_5VEN (rw) */
    __IO Ifx_UReg_32Bit P21_45_PDN:1;      /**< \brief [25:25] P21.4_5 LVDS Pull-Down Enable - P21_45_PDN (rw) */
    __IO Ifx_UReg_32Bit P21_45_TDAT_EN:1;    /**< \brief [26:26] P21.4_5 Test Data Path Enable - P21_45_TDAT_EN (rw) */
    __IO Ifx_UReg_32Bit P21_45_VDIFFADJ:2;    /**< \brief [28:27] P21.4_5 LVDS Output Amplitude Tuning - P21_45_VDIFFADJ (rw) */
    __IO Ifx_UReg_32Bit P21_45_RXTXLPEN:1;    /**< \brief [29:29] P21.4_5 Slave Loopback Test-Path Enable - P21_45_RXTXLPEN (rw) */
    __IO Ifx_UReg_32Bit P21_45_SLEEP:1;    /**< \brief [30:30] P21.4_5 Sleep Mode (reduced output amplitude) - P21_45_SLEEP (rw) */
    __IO Ifx_UReg_32Bit P21_45_VCTDYN:1;    /**< \brief [31:31] P21.4_5 Tune Bit for VOSControl Loop (static / dynamic) - P21_45_VCTDYN (rw) */
    __IO Ifx_UReg_32Bit P21_45_VCTEXT:1;    /**< \brief [32:32] P21.4_5 Tune Bit for VOSControl Loop Measurement Point - P21_45_VCTEXT (rw) */
    __IO Ifx_UReg_32Bit P22_01_TESTEN:1;    /**< \brief [33:33] P22.0_1 Test Enable Control - P22_01_TESTEN (rw) */
    __IO Ifx_UReg_32Bit P22_01_LVDSEN:1;    /**< \brief [34:34] P22.0_1 LVDS Output Driver Enable - P22_01_LVDSEN (rw) */
    __IO Ifx_UReg_32Bit P22_01_5VEN:1;     /**< \brief [35:35] P22.0_1 LVDS 5V Operating Mode Selection - P22_01_5VEN (rw) */
    __IO Ifx_UReg_32Bit P22_01_PDN:1;      /**< \brief [36:36] P22.0_1 LVDS Pull-Down Enable - P22_01_PDN (rw) */
    __IO Ifx_UReg_32Bit P22_01_TDAT_EN:1;    /**< \brief [37:37] P22.0_1 Test Data Path Enable - P22_01_TDAT_EN (rw) */
    __IO Ifx_UReg_32Bit P22_01_VDIFFADJ:2;    /**< \brief [39:38] P22.0_1 LVDS Output Amplitude Tuning - P22_01_VDIFFADJ (rw) */
    __IO Ifx_UReg_32Bit P22_01_RXTXLPEN:1;    /**< \brief [40:40] P22.0_1 Slave Loopback Test-Path Enable - P22_01_RXTXLPEN (rw) */
    __IO Ifx_UReg_32Bit P22_01_SLEEP:1;    /**< \brief [41:41] P22.0_1 Sleep Mode (reduced output amplitude) - P22_01_SLEEP (rw) */
    __IO Ifx_UReg_32Bit P22_01_VCTDYN:1;    /**< \brief [42:42] P22.0_1 Tune Bit for VOSControl Loop (static / dynamic) - P22_01_VCTDYN (rw) */
    __IO Ifx_UReg_32Bit P22_01_VCTEXT:1;    /**< \brief [43:43] P22.0_1 Tune Bit for VOSControl Loop Measurement Point - P22_01_VCTEXT (rw) */
    __IO Ifx_UReg_32Bit P22_23_TESTEN:1;    /**< \brief [44:44] P22.2_3 Test Enable Control - P22_23_TESTEN (rw) */
    __IO Ifx_UReg_32Bit P22_23_LVDSEN:1;    /**< \brief [45:45] P22.2_3 LVDS Output Driver Enable - P22_23_LVDSEN (rw) */
    __IO Ifx_UReg_32Bit P22_23_5VEN:1;     /**< \brief [46:46] P22.2_3 LVDS 5V Operating Mode Selection - P22_23_5VEN (rw) */
    __IO Ifx_UReg_32Bit P22_23_PDN:1;      /**< \brief [47:47] P22.2_3 LVDS Pull-Down Enable - P22_23_PDN (rw) */
    __IO Ifx_UReg_32Bit P22_23_TDAT_EN:1;    /**< \brief [48:48] P22.2_3 Test Data Path Enable - P22_23_TDAT_EN (rw) */
    __IO Ifx_UReg_32Bit P22_23_VDIFFADJ:2;    /**< \brief [50:49] P22.2_3 LVDS Output Amplitude Tuning - P22_23_VDIFFADJ (rw) */
    __IO Ifx_UReg_32Bit P22_23_RXTXLPEN:1;    /**< \brief [51:51] P22.2_3 Slave Loopback Test-Path Enable - P22_23_RXTXLPEN (rw) */
    __IO Ifx_UReg_32Bit P22_23_SLEEP:1;    /**< \brief [52:52] P22.2_3 Sleep Mode (reduced output amplitude) - P22_23_SLEEP (rw) */
    __IO Ifx_UReg_32Bit P22_23_VCTDYN:1;    /**< \brief [53:53] P22.2_3 Tune Bit for VOSControl Loop (static / dynamic) - P22_23_VCTDYN (rw) */
    __IO Ifx_UReg_32Bit P22_23_VCTEXT:1;    /**< \brief [54:54] P22.2_3 Tune Bit for VOSControl Loop Measurement Point - P22_23_VCTEXT (rw) */
    __IO Ifx_UReg_32Bit P13_01_TESTEN:1;    /**< \brief [55:55] P13.0_1 Test Enable Control - P13_01_TESTEN (rw) */
    __IO Ifx_UReg_32Bit P13_01_LVDSEN:1;    /**< \brief [56:56] P13.0_1 LVDS Output Driver Enable - P13_01_LVDSEN (rw) */
    __IO Ifx_UReg_32Bit P13_01_5VEN:1;     /**< \brief [57:57] P13.0_1 LVDS 5V Operating Mode Selection - P13_01_5VEN (rw) */
    __IO Ifx_UReg_32Bit P13_01_PDN:1;      /**< \brief [58:58] P13.0_1 LVDS Pull-Down Enable - P13_01_PDN (rw) */
    __IO Ifx_UReg_32Bit P13_01_TDAT_EN:1;    /**< \brief [59:59] P13.0_1 Test Data Path Enable - P13_01_TDAT_EN (rw) */
    __IO Ifx_UReg_32Bit P13_01_VDIFFADJ:2;    /**< \brief [61:60] P13.0_1 LVDS Output Amplitude Tuning - P13_01_VDIFFADJ (rw) */
    __IO Ifx_UReg_32Bit P13_01_RXTXLPEN:1;    /**< \brief [62:62] P13.0_1 Slave Loopback Test-Path Enable - P13_01_RXTXLPEN (rw) */
    __IO Ifx_UReg_32Bit P13_01_SLEEP:1;    /**< \brief [63:63] P13.0_1 Sleep Mode (reduced output amplitude) - P13_01_SLEEP (rw) */
    __IO Ifx_UReg_32Bit P13_01_VCTDYN:1;    /**< \brief [64:64] P13.0_1 Tune Bit for VOSControl Loop (static / dynamic) - P13_01_VCTDYN (rw) */
    __IO Ifx_UReg_32Bit P13_01_VCTEXT:1;    /**< \brief [65:65] P13.0_1 Tune Bit for VOSControl Loop Measurement Point - P13_01_VCTEXT (rw) */
    __IO Ifx_UReg_32Bit P13_23_TESTEN:1;    /**< \brief [66:66] P13.2_3 Test Enable Control - P13_23_TESTEN (rw) */
    __IO Ifx_UReg_32Bit P13_23_LVDSEN:1;    /**< \brief [67:67] P13.2_3 LVDS Output Driver Enable - P13_23_LVDSEN (rw) */
    __IO Ifx_UReg_32Bit P13_23_5VEN:1;     /**< \brief [68:68] P13.2_3 LVDS 5V Operating Mode Selection - P13_23_5VEN (rw) */
    __IO Ifx_UReg_32Bit P13_23_PDN:1;      /**< \brief [69:69] P13.2_3 LVDS Pull-Down Enable - P13_23_PDN (rw) */
    __IO Ifx_UReg_32Bit P13_23_TDAT_EN:1;    /**< \brief [70:70] P13.2_3 Test Data Path Enable - P13_23_TDAT_EN (rw) */
    __IO Ifx_UReg_32Bit P13_23_VDIFFADJ:2;    /**< \brief [72:71] P13.2_3 LVDS Output Amplitude Tuning - P13_23_VDIFFADJ (rw) */
    __IO Ifx_UReg_32Bit P13_23_RXTXLPEN:1;    /**< \brief [73:73] P13.2_3 Slave Loopback Test-Path Enable - P13_23_RXTXLPEN (rw) */
    __IO Ifx_UReg_32Bit P13_23_SLEEP:1;    /**< \brief [74:74] P13.2_3 Sleep Mode (reduced output amplitude) - P13_23_SLEEP (rw) */
    __IO Ifx_UReg_32Bit P13_23_VCTDYN:1;    /**< \brief [75:75] P13.2_3 Tune Bit for VOSControl Loop (static / dynamic) - P13_23_VCTDYN (rw) */
    __IO Ifx_UReg_32Bit P13_23_VCTEXT:1;    /**< \brief [76:76] P13.2_3 Tune Bit for VOSControl Loop Measurement Point - P13_23_VCTEXT (rw) */
    __IO Ifx_UReg_32Bit P13_45_TESTEN:1;    /**< \brief [77:77] P13.4_5 Test Enable Control - P13_45_TESTEN (rw) */
    __IO Ifx_UReg_32Bit P13_45_LVDSEN:1;    /**< \brief [78:78] P13.4_5 LVDS Output Driver Enable - P13_45_LVDSEN (rw) */
    __IO Ifx_UReg_32Bit P13_45_5VEN:1;     /**< \brief [79:79] P13.4_5 LVDS 5V Operating Mode Selection - P13_45_5VEN (rw) */
    __IO Ifx_UReg_32Bit P13_45_PDN:1;      /**< \brief [80:80] P13.4_5 LVDS Pull-Down Enable - P13_45_PDN (rw) */
    __IO Ifx_UReg_32Bit P13_45_TDAT_EN:1;    /**< \brief [81:81] P13.4_5 Test Data Path Enable - P13_45_TDAT_EN (rw) */
    __IO Ifx_UReg_32Bit P13_45_VDIFFADJ:2;    /**< \brief [83:82] P13.4_5 LVDS Output Amplitude Tuning - P13_45_VDIFFADJ (rw) */
    __IO Ifx_UReg_32Bit P13_45_RXTXLPEN:1;    /**< \brief [84:84] P13.4_5 Slave Loopback Test-Path Enable - P13_45_RXTXLPEN (rw) */
    __IO Ifx_UReg_32Bit P13_45_SLEEP:1;    /**< \brief [85:85] P13.4_5 Sleep Mode (reduced output amplitude) - P13_45_SLEEP (rw) */
    __IO Ifx_UReg_32Bit P13_45_VCTDYN:1;    /**< \brief [86:86] P13.4_5 Tune Bit for VOSControl Loop (static / dynamic) - P13_45_VCTDYN (rw) */
    __IO Ifx_UReg_32Bit P13_45_VCTEXT:1;    /**< \brief [87:87] P13.4_5 Tune Bit for VOSControl Loop Measurement Point - P13_45_VCTEXT (rw) */
    __IO Ifx_UReg_32Bit P13_67_TESTEN:1;    /**< \brief [88:88] P13.6_7 Test Enable Control - P13_67_TESTEN (rw) */
    __IO Ifx_UReg_32Bit P13_67_LVDSEN:1;    /**< \brief [89:89] P13.6_7 LVDS Output Driver Enable - P13_67_LVDSEN (rw) */
    __IO Ifx_UReg_32Bit P13_67_5VEN:1;     /**< \brief [90:90] P13.6_7 LVDS 5V Operating Mode Selection - P13_67_5VEN (rw) */
    __IO Ifx_UReg_32Bit P13_67_PDN:1;      /**< \brief [91:91] P13.6_7 LVDS Pull-Down Enable - P13_67_PDN (rw) */
    __IO Ifx_UReg_32Bit P13_67_TDAT_EN:1;    /**< \brief [92:92] P13.6_7 Test Data Path Enable - P13_67_TDAT_EN (rw) */
    __IO Ifx_UReg_32Bit P13_67_VDIFFADJ:2;    /**< \brief [94:93] P13.6_7 LVDS Output Amplitude Tuning - P13_67_VDIFFADJ (rw) */
    __IO Ifx_UReg_32Bit P13_67_RXTXLPEN:1;    /**< \brief [95:95] P13.6_7 Slave Loopback Test-Path Enable - P13_67_RXTXLPEN (rw) */
    __IO Ifx_UReg_32Bit P13_67_SLEEP:1;    /**< \brief [96:96] P13.6_7 Sleep Mode (reduced output amplitude) - P13_67_SLEEP (rw) */
    __IO Ifx_UReg_32Bit P13_67_VCTDYN:1;    /**< \brief [97:97] P13.6_7 Tune Bit for VOSControl Loop (static / dynamic) - P13_67_VCTDYN (rw) */
    __IO Ifx_UReg_32Bit P13_67_VCTEXT:1;    /**< \brief [98:98] P13.6_7 Tune Bit for VOSControl Loop Measurement Point - P13_67_VCTEXT (rw) */
    __IO Ifx_UReg_32Bit P15_1011_TESTEN:1;    /**< \brief [99:99] P15.10_11 Test Enable Control - P15_1011_TESTEN (rw) */
    __IO Ifx_UReg_32Bit P15_1011_LVDSEN:1;    /**< \brief [100:100] P15.10_11 LVDS Output Driver Enable - P15_1011_LVDSEN (rw) */
    __IO Ifx_UReg_32Bit P15_1011_5VEN:1;    /**< \brief [101:101] P15.10_11 LVDS 5V Operating Mode Selection - P15_1011_5VEN (rw) */
    __IO Ifx_UReg_32Bit P15_1011_PDN:1;    /**< \brief [102:102] P15.10_11 LVDS Pull-Down Enable - P15_1011_PDN (rw) */
    __IO Ifx_UReg_32Bit P15_1011_TDAT_EN:1;    /**< \brief [103:103] P15.10_11 Test Data Path Enable - P15_1011_TDAT_EN (rw) */
    __IO Ifx_UReg_32Bit P15_1011_VDIFFADJ:2;    /**< \brief [105:104] P15.10_11 LVDS Output Amplitude Tuning - P15_1011_VDIFFADJ (rw) */
    __IO Ifx_UReg_32Bit P15_1011_RXTXLPEN:1;    /**< \brief [106:106] P15.10_11 Slave Loopback Test-Path Enable - P15_1011_RXTXLPEN (rw) */
    __IO Ifx_UReg_32Bit P15_1011_SLEEP:1;    /**< \brief [107:107] P15.10_11 Sleep Mode (reduced output amplitude) - P15_1011_SLEEP (rw) */
    __IO Ifx_UReg_32Bit P15_1011_VCTDYN:1;    /**< \brief [108:108] P15.10_11 Tune Bit for VOSControl Loop (static / dynamic) - P15_1011_VCTDYN (rw) */
    __IO Ifx_UReg_32Bit P15_1011_VCTEXT:1;    /**< \brief [109:109] P15.10_11 Tune Bit for VOSControl Loop Measurement Point - P15_1011_VCTEXT (rw) */
    __IO Ifx_UReg_32Bit P15_1213_TESTEN:1;    /**< \brief [110:110] P15.12_13 Test Enable Control - P15_1213_TESTEN (rw) */
    __IO Ifx_UReg_32Bit P15_1213_LVDSEN:1;    /**< \brief [111:111] P15.12_13 LVDS Output Driver Enable - P15_1213_LVDSEN (rw) */
    __IO Ifx_UReg_32Bit P15_1213_5VEN:1;    /**< \brief [112:112] P15.12_13 LVDS 5V Operating Mode Selection - P15_1213_5VEN (rw) */
    __IO Ifx_UReg_32Bit P15_1213_PDN:1;    /**< \brief [113:113] P15.12_13 LVDS Pull-Down Enable - P15_1213_PDN (rw) */
    __IO Ifx_UReg_32Bit P15_1213_TDAT_EN:1;    /**< \brief [114:114] P15.12_13 Test Data Path Enable - P15_1213_TDAT_EN (rw) */
    __IO Ifx_UReg_32Bit P15_1213_VDIFFADJ:2;    /**< \brief [116:115] P15.12_13 LVDS Output Amplitude Tuning - P15_1213_VDIFFADJ (rw) */
    __IO Ifx_UReg_32Bit P15_1213_RXTXLPEN:1;    /**< \brief [117:117] P15.12_13 Slave Loopback Test-Path Enable - P15_1213_RXTXLPEN (rw) */
    __IO Ifx_UReg_32Bit P15_1213_SLEEP:1;    /**< \brief [118:118] P15.12_13 Sleep Mode (reduced output amplitude) - P15_1213_SLEEP (rw) */
    __IO Ifx_UReg_32Bit P15_1213_VCTDYN:1;    /**< \brief [119:119] P15.12_13 Tune Bit for VOSControl Loop (static / dynamic) - P15_1213_VCTDYN (rw) */
    __IO Ifx_UReg_32Bit P15_1213_VCTEXT:1;    /**< \brief [120:120] P15.12_13 Tune Bit for VOSControl Loop Measurement Point - P15_1213_VCTEXT (rw) */
    __IO Ifx_UReg_32Bit P14_910_TESTEN:1;    /**< \brief [121:121] P14.9_10 Test Enable Control - P14_910_TESTEN (rw) */
    __IO Ifx_UReg_32Bit P14_910_LVDSEN:1;    /**< \brief [122:122] P14.9_10 LVDS Output Driver Enable - P14_910_LVDSEN (rw) */
    __IO Ifx_UReg_32Bit P14_910_5VEN:1;    /**< \brief [123:123] P14.9_10 LVDS 5V Operating Mode Selection - P14_910_5VEN (rw) */
    __IO Ifx_UReg_32Bit P14_910_MEN:1;     /**< \brief [124:124] P14.9_10 Reduced Frequency Mode - P14_910_MEN (rw) */
    __IO Ifx_UReg_32Bit P14_910_TERM_EN:1;    /**< \brief [125:125] P14.9_10 Enable of Pad-internal Termination Resistor - P14_910_TERM_EN (rw) */
    __IO Ifx_UReg_32Bit P14_910_TERM_PROG:3;    /**< \brief [128:126] P14.9_10 Tuning for Pad-internal Termination - P14_910_TERM_PROG (rw) */
    __IO Ifx_UReg_32Bit P14_910_SLEEP_REQ:1;    /**< \brief [129:129] P14.9_10 Sleep Request - P14_910_SLEEP_REQ (rw) */
    __I  Ifx_UReg_32Bit P14_910_SLEEP_O:1;    /**< \brief [130:130] P14.9_10 Sleep Status - P14_910_SLEEP_O (rh) */
    __I  Ifx_UReg_32Bit P14_910_OUTI_LVDS:1;    /**< \brief [131:131] P14.9_10 Data Output - P14_910_OUTI_LVDS (rh) */
    __I  Ifx_UReg_32Bit :2;                /**< \brief [133:132] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits;

/** \brief SSH Test Ctrl. and Status Register dMTU #0 [Poll-Transaction: Not more than 21 shift-cycles] */
typedef struct _Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_Bits
{
    __I  Ifx_UReg_32Bit TRANS_PEND:1;      /**< \brief [0:0] Transfer Pending - TRANS_PEND (rh) */
    __I  Ifx_UReg_32Bit DONE:1;            /**< \brief [1:1] Done - DONE (rh) */
    __I  Ifx_UReg_32Bit FAIL:1;            /**< \brief [2:2] Fail - FAIL (rh) */
    __I  Ifx_UReg_32Bit TIMEOUT:1;         /**< \brief [3:3] Timeout - TIMEOUT (rh) */
    __I  Ifx_UReg_32Bit DMPREQ:1;          /**< \brief [4:4] Dump Request - DMPREQ (rh) */
    __IO Ifx_UReg_32Bit DATA_FIELD:16;     /**< \brief [20:5] Test Register Data Field - DATA_FIELD (rwh) */
    __I  Ifx_UReg_32Bit :41;               /**< \brief [61:21] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_Bits;

/** \brief SSH Test Ctrl. and Status Register dMTU #0 [Read-Transaction: WEN=0] */
typedef struct _Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits
{
    __I  Ifx_UReg_32Bit TRANS_PEND:1;      /**< \brief [0:0] Transfer Pending - TRANS_PEND (rh) */
    __I  Ifx_UReg_32Bit DONE:1;            /**< \brief [1:1] Done - DONE (rh) */
    __I  Ifx_UReg_32Bit FAIL:1;            /**< \brief [2:2] Fail - FAIL (rh) */
    __I  Ifx_UReg_32Bit TIMEOUT:1;         /**< \brief [3:3] Timeout - TIMEOUT (rh) */
    __I  Ifx_UReg_32Bit DMPREQ:1;          /**< \brief [4:4] Dump Request - DMPREQ (rh) */
    __IO Ifx_UReg_32Bit DATA_FIELD:16;     /**< \brief [20:5] Test Register Data Field - DATA_FIELD (rwh) */
    __O  Ifx_UReg_32Bit WEN:1;             /**< \brief [21:21] Read/Write-Request [Must always be loaded with 0 in this configuration] - WEN (w) */
    __O  Ifx_UReg_32Bit REGISTER_ADDRESS:8;    /**< \brief [29:22] Register Address - REGISTER_ADDRESS (w) */
    __O  Ifx_UReg_32Bit READ_ADDRESS:6;    /**< \brief [35:30] Read Address - Read_Address (w) */
    __I  Ifx_UReg_32Bit :26;               /**< \brief [61:36] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits;

/** \brief SSH Test Ctrl. and Status Register dMTU #0 [Write-Transaction: WEN=1] */
typedef struct _Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits
{
    __I  Ifx_UReg_32Bit TRANS_PEND:1;      /**< \brief [0:0] Transfer Pending - TRANS_PEND (rh) */
    __I  Ifx_UReg_32Bit DONE:1;            /**< \brief [1:1] Done - DONE (rh) */
    __I  Ifx_UReg_32Bit FAIL:1;            /**< \brief [2:2] Fail - FAIL (rh) */
    __I  Ifx_UReg_32Bit TIMEOUT:1;         /**< \brief [3:3] Timeout - TIMEOUT (rh) */
    __I  Ifx_UReg_32Bit DMPREQ:1;          /**< \brief [4:4] Dump Request - DMPREQ (rh) */
    __IO Ifx_UReg_32Bit DATA_FIELD:16;     /**< \brief [20:5] Test Register Data Field - DATA_FIELD (rwh) */
    __O  Ifx_UReg_32Bit WEN:1;             /**< \brief [21:21] Read/Write-Request [Must always be loaded with 1 in this configuration] - WEN (w) */
    __O  Ifx_UReg_32Bit REGISTER_ADDRESS:8;    /**< \brief [29:22] Register Address - REGISTER_ADDRESS (w) */
    __O  Ifx_UReg_32Bit MBS_WRITE:32;      /**< \brief [61:30] MBS Write Select Bits - MBS_Write (w) */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits;

/** \brief SSH Test Ctrl. and Status Register dMTU #1 [Poll-Transaction: Not more than 21 shift-cycles] */
typedef struct _Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_Bits
{
    __I  Ifx_UReg_32Bit TRANS_PEND:1;      /**< \brief [0:0] Transfer Pending - TRANS_PEND (rh) */
    __I  Ifx_UReg_32Bit DONE:1;            /**< \brief [1:1] Done - DONE (rh) */
    __I  Ifx_UReg_32Bit FAIL:1;            /**< \brief [2:2] Fail - FAIL (rh) */
    __I  Ifx_UReg_32Bit TIMEOUT:1;         /**< \brief [3:3] Timeout - TIMEOUT (rh) */
    __I  Ifx_UReg_32Bit DMPREQ:1;          /**< \brief [4:4] Dump Request - DMPREQ (rh) */
    __IO Ifx_UReg_32Bit DATA_FIELD:16;     /**< \brief [20:5] Test Register Data Field - DATA_FIELD (rwh) */
    __I  Ifx_UReg_32Bit :41;               /**< \brief [61:21] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_Bits;

/** \brief SSH Test Ctrl. and Status Register dMTU #1 [Read-Transaction: WEN=0] */
typedef struct _Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits
{
    __I  Ifx_UReg_32Bit TRANS_PEND:1;      /**< \brief [0:0] Transfer Pending - TRANS_PEND (rh) */
    __I  Ifx_UReg_32Bit DONE:1;            /**< \brief [1:1] Done - DONE (rh) */
    __I  Ifx_UReg_32Bit FAIL:1;            /**< \brief [2:2] Fail - FAIL (rh) */
    __I  Ifx_UReg_32Bit TIMEOUT:1;         /**< \brief [3:3] Timeout - TIMEOUT (rh) */
    __I  Ifx_UReg_32Bit DMPREQ:1;          /**< \brief [4:4] Dump Request - DMPREQ (rh) */
    __IO Ifx_UReg_32Bit DATA_FIELD:16;     /**< \brief [20:5] Test Register Data Field - DATA_FIELD (rwh) */
    __O  Ifx_UReg_32Bit WEN:1;             /**< \brief [21:21] Read/Write-Request [Must always be loaded with 0 in this configuration] - WEN (w) */
    __O  Ifx_UReg_32Bit REGISTER_ADDRESS:8;    /**< \brief [29:22] Register Address - REGISTER_ADDRESS (w) */
    __O  Ifx_UReg_32Bit READ_ADDRESS:6;    /**< \brief [35:30] Read Address - Read_Address (w) */
    __I  Ifx_UReg_32Bit :26;               /**< \brief [61:36] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits;

/** \brief SSH Test Ctrl. and Status Register dMTU #1 [Write-Transaction: WEN=1] */
typedef struct _Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits
{
    __I  Ifx_UReg_32Bit TRANS_PEND:1;      /**< \brief [0:0] Transfer Pending - TRANS_PEND (rh) */
    __I  Ifx_UReg_32Bit DONE:1;            /**< \brief [1:1] Done - DONE (rh) */
    __I  Ifx_UReg_32Bit FAIL:1;            /**< \brief [2:2] Fail - FAIL (rh) */
    __I  Ifx_UReg_32Bit TIMEOUT:1;         /**< \brief [3:3] Timeout - TIMEOUT (rh) */
    __I  Ifx_UReg_32Bit DMPREQ:1;          /**< \brief [4:4] Dump Request - DMPREQ (rh) */
    __IO Ifx_UReg_32Bit DATA_FIELD:16;     /**< \brief [20:5] Test Register Data Field - DATA_FIELD (rwh) */
    __O  Ifx_UReg_32Bit WEN:1;             /**< \brief [21:21] Read/Write-Request [Must always be loaded with 1 in this configuration] - WEN (w) */
    __O  Ifx_UReg_32Bit REGISTER_ADDRESS:8;    /**< \brief [29:22] Register Address - REGISTER_ADDRESS (w) */
    __O  Ifx_UReg_32Bit MBS_WRITE:32;      /**< \brief [61:30] MBS Write Select Bits - MBS_Write (w) */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits;

/** \brief SSH Test Ctrl. and Status Register dMTU #2 [Poll-Transaction: Not more than 21 shift-cycles] */
typedef struct _Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_Bits
{
    __I  Ifx_UReg_32Bit TRANS_PEND:1;      /**< \brief [0:0] Transfer Pending - TRANS_PEND (rh) */
    __I  Ifx_UReg_32Bit DONE:1;            /**< \brief [1:1] Done - DONE (rh) */
    __I  Ifx_UReg_32Bit FAIL:1;            /**< \brief [2:2] Fail - FAIL (rh) */
    __I  Ifx_UReg_32Bit TIMEOUT:1;         /**< \brief [3:3] Timeout - TIMEOUT (rh) */
    __I  Ifx_UReg_32Bit DMPREQ:1;          /**< \brief [4:4] Dump Request - DMPREQ (rh) */
    __IO Ifx_UReg_32Bit DATA_FIELD:16;     /**< \brief [20:5] Test Register Data Field - DATA_FIELD (rwh) */
    __I  Ifx_UReg_32Bit :41;               /**< \brief [61:21] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_Bits;

/** \brief SSH Test Ctrl. and Status Register dMTU #2 [Read-Transaction: WEN=0] */
typedef struct _Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits
{
    __I  Ifx_UReg_32Bit TRANS_PEND:1;      /**< \brief [0:0] Transfer Pending - TRANS_PEND (rh) */
    __I  Ifx_UReg_32Bit DONE:1;            /**< \brief [1:1] Done - DONE (rh) */
    __I  Ifx_UReg_32Bit FAIL:1;            /**< \brief [2:2] Fail - FAIL (rh) */
    __I  Ifx_UReg_32Bit TIMEOUT:1;         /**< \brief [3:3] Timeout - TIMEOUT (rh) */
    __I  Ifx_UReg_32Bit DMPREQ:1;          /**< \brief [4:4] Dump Request - DMPREQ (rh) */
    __IO Ifx_UReg_32Bit DATA_FIELD:16;     /**< \brief [20:5] Test Register Data Field - DATA_FIELD (rwh) */
    __O  Ifx_UReg_32Bit WEN:1;             /**< \brief [21:21] Read/Write-Request [Must always be loaded with 0 in this configuration] - WEN (w) */
    __O  Ifx_UReg_32Bit REGISTER_ADDRESS:8;    /**< \brief [29:22] Register Address - REGISTER_ADDRESS (w) */
    __O  Ifx_UReg_32Bit READ_ADDRESS:6;    /**< \brief [35:30] Read Address - Read_Address (w) */
    __I  Ifx_UReg_32Bit :26;               /**< \brief [61:36] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits;

/** \brief SSH Test Ctrl. and Status Register dMTU #2 [Write-Transaction: WEN=1] */
typedef struct _Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits
{
    __I  Ifx_UReg_32Bit TRANS_PEND:1;      /**< \brief [0:0] Transfer Pending - TRANS_PEND (rh) */
    __I  Ifx_UReg_32Bit DONE:1;            /**< \brief [1:1] Done - DONE (rh) */
    __I  Ifx_UReg_32Bit FAIL:1;            /**< \brief [2:2] Fail - FAIL (rh) */
    __I  Ifx_UReg_32Bit TIMEOUT:1;         /**< \brief [3:3] Timeout - TIMEOUT (rh) */
    __I  Ifx_UReg_32Bit DMPREQ:1;          /**< \brief [4:4] Dump Request - DMPREQ (rh) */
    __IO Ifx_UReg_32Bit DATA_FIELD:16;     /**< \brief [20:5] Test Register Data Field - DATA_FIELD (rwh) */
    __O  Ifx_UReg_32Bit WEN:1;             /**< \brief [21:21] Read/Write-Request [Must always be loaded with 1 in this configuration] - WEN (w) */
    __O  Ifx_UReg_32Bit REGISTER_ADDRESS:8;    /**< \brief [29:22] Register Address - REGISTER_ADDRESS (w) */
    __O  Ifx_UReg_32Bit MBS_WRITE:32;      /**< \brief [61:30] MBS Write Select Bits - MBS_Write (w) */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits;

/** \brief SSH Test Ctrl. and Status Register dMTU #3 [Poll-Transaction: Not more than 21 shift-cycles] */
typedef struct _Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_Bits
{
    __I  Ifx_UReg_32Bit TRANS_PEND:1;      /**< \brief [0:0] Transfer Pending - TRANS_PEND (rh) */
    __I  Ifx_UReg_32Bit DONE:1;            /**< \brief [1:1] Done - DONE (rh) */
    __I  Ifx_UReg_32Bit FAIL:1;            /**< \brief [2:2] Fail - FAIL (rh) */
    __I  Ifx_UReg_32Bit TIMEOUT:1;         /**< \brief [3:3] Timeout - TIMEOUT (rh) */
    __I  Ifx_UReg_32Bit DMPREQ:1;          /**< \brief [4:4] Dump Request - DMPREQ (rh) */
    __IO Ifx_UReg_32Bit DATA_FIELD:16;     /**< \brief [20:5] Test Register Data Field - DATA_FIELD (rwh) */
    __I  Ifx_UReg_32Bit :41;               /**< \brief [61:21] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_Bits;

/** \brief SSH Test Ctrl. and Status Register dMTU #3 [Read-Transaction: WEN=0] */
typedef struct _Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits
{
    __I  Ifx_UReg_32Bit TRANS_PEND:1;      /**< \brief [0:0] Transfer Pending - TRANS_PEND (rh) */
    __I  Ifx_UReg_32Bit DONE:1;            /**< \brief [1:1] Done - DONE (rh) */
    __I  Ifx_UReg_32Bit FAIL:1;            /**< \brief [2:2] Fail - FAIL (rh) */
    __I  Ifx_UReg_32Bit TIMEOUT:1;         /**< \brief [3:3] Timeout - TIMEOUT (rh) */
    __I  Ifx_UReg_32Bit DMPREQ:1;          /**< \brief [4:4] Dump Request - DMPREQ (rh) */
    __IO Ifx_UReg_32Bit DATA_FIELD:16;     /**< \brief [20:5] Test Register Data Field - DATA_FIELD (rwh) */
    __O  Ifx_UReg_32Bit WEN:1;             /**< \brief [21:21] Read/Write-Request [Must always be loaded with 0 in this configuration] - WEN (w) */
    __O  Ifx_UReg_32Bit REGISTER_ADDRESS:8;    /**< \brief [29:22] Register Address - REGISTER_ADDRESS (w) */
    __O  Ifx_UReg_32Bit READ_ADDRESS:6;    /**< \brief [35:30] Read Address - Read_Address (w) */
    __I  Ifx_UReg_32Bit :26;               /**< \brief [61:36] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits;

/** \brief SSH Test Ctrl. and Status Register dMTU #3 [Write-Transaction: WEN=1] */
typedef struct _Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits
{
    __I  Ifx_UReg_32Bit TRANS_PEND:1;      /**< \brief [0:0] Transfer Pending - TRANS_PEND (rh) */
    __I  Ifx_UReg_32Bit DONE:1;            /**< \brief [1:1] Done - DONE (rh) */
    __I  Ifx_UReg_32Bit FAIL:1;            /**< \brief [2:2] Fail - FAIL (rh) */
    __I  Ifx_UReg_32Bit TIMEOUT:1;         /**< \brief [3:3] Timeout - TIMEOUT (rh) */
    __I  Ifx_UReg_32Bit DMPREQ:1;          /**< \brief [4:4] Dump Request - DMPREQ (rh) */
    __IO Ifx_UReg_32Bit DATA_FIELD:16;     /**< \brief [20:5] Test Register Data Field - DATA_FIELD (rwh) */
    __O  Ifx_UReg_32Bit WEN:1;             /**< \brief [21:21] Read/Write-Request [Must always be loaded with 1 in this configuration] - WEN (w) */
    __O  Ifx_UReg_32Bit REGISTER_ADDRESS:8;    /**< \brief [29:22] Register Address - REGISTER_ADDRESS (w) */
    __O  Ifx_UReg_32Bit MBS_WRITE:32;      /**< \brief [61:30] MBS Write Select Bits - MBS_Write (w) */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits;

/** \brief SSH Test Ctrl. and Status Register dMTU #4 [Poll-Transaction: Not more than 21 shift-cycles] */
typedef struct _Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_Bits
{
    __I  Ifx_UReg_32Bit TRANS_PEND:1;      /**< \brief [0:0] Transfer Pending - TRANS_PEND (rh) */
    __I  Ifx_UReg_32Bit DONE:1;            /**< \brief [1:1] Done - DONE (rh) */
    __I  Ifx_UReg_32Bit FAIL:1;            /**< \brief [2:2] Fail - FAIL (rh) */
    __I  Ifx_UReg_32Bit TIMEOUT:1;         /**< \brief [3:3] Timeout - TIMEOUT (rh) */
    __I  Ifx_UReg_32Bit DMPREQ:1;          /**< \brief [4:4] Dump Request - DMPREQ (rh) */
    __IO Ifx_UReg_32Bit DATA_FIELD:16;     /**< \brief [20:5] Test Register Data Field - DATA_FIELD (rwh) */
    __I  Ifx_UReg_32Bit :41;               /**< \brief [61:21] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_Bits;

/** \brief SSH Test Ctrl. and Status Register dMTU #4 [Read-Transaction: WEN=0] */
typedef struct _Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits
{
    __I  Ifx_UReg_32Bit TRANS_PEND:1;      /**< \brief [0:0] Transfer Pending - TRANS_PEND (rh) */
    __I  Ifx_UReg_32Bit DONE:1;            /**< \brief [1:1] Done - DONE (rh) */
    __I  Ifx_UReg_32Bit FAIL:1;            /**< \brief [2:2] Fail - FAIL (rh) */
    __I  Ifx_UReg_32Bit TIMEOUT:1;         /**< \brief [3:3] Timeout - TIMEOUT (rh) */
    __I  Ifx_UReg_32Bit DMPREQ:1;          /**< \brief [4:4] Dump Request - DMPREQ (rh) */
    __IO Ifx_UReg_32Bit DATA_FIELD:16;     /**< \brief [20:5] Test Register Data Field - DATA_FIELD (rwh) */
    __O  Ifx_UReg_32Bit WEN:1;             /**< \brief [21:21] Read/Write-Request [Must always be loaded with 0 in this configuration] - WEN (w) */
    __O  Ifx_UReg_32Bit REGISTER_ADDRESS:8;    /**< \brief [29:22] Register Address - REGISTER_ADDRESS (w) */
    __O  Ifx_UReg_32Bit READ_ADDRESS:6;    /**< \brief [35:30] Read Address - Read_Address (w) */
    __I  Ifx_UReg_32Bit :26;               /**< \brief [61:36] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits;

/** \brief SSH Test Ctrl. and Status Register dMTU #4 [Write-Transaction: WEN=1] */
typedef struct _Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits
{
    __I  Ifx_UReg_32Bit TRANS_PEND:1;      /**< \brief [0:0] Transfer Pending - TRANS_PEND (rh) */
    __I  Ifx_UReg_32Bit DONE:1;            /**< \brief [1:1] Done - DONE (rh) */
    __I  Ifx_UReg_32Bit FAIL:1;            /**< \brief [2:2] Fail - FAIL (rh) */
    __I  Ifx_UReg_32Bit TIMEOUT:1;         /**< \brief [3:3] Timeout - TIMEOUT (rh) */
    __I  Ifx_UReg_32Bit DMPREQ:1;          /**< \brief [4:4] Dump Request - DMPREQ (rh) */
    __IO Ifx_UReg_32Bit DATA_FIELD:16;     /**< \brief [20:5] Test Register Data Field - DATA_FIELD (rwh) */
    __O  Ifx_UReg_32Bit WEN:1;             /**< \brief [21:21] Read/Write-Request [Must always be loaded with 1 in this configuration] - WEN (w) */
    __O  Ifx_UReg_32Bit REGISTER_ADDRESS:8;    /**< \brief [29:22] Register Address - REGISTER_ADDRESS (w) */
    __O  Ifx_UReg_32Bit MBS_WRITE:32;      /**< \brief [61:30] MBS Write Select Bits - MBS_Write (w) */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits;

/** \brief SSH Test Ctrl. and Status Register dMTU #5 [Poll-Transaction: Not more than 21 shift-cycles] */
typedef struct _Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_Bits
{
    __I  Ifx_UReg_32Bit TRANS_PEND:1;      /**< \brief [0:0] Transfer Pending - TRANS_PEND (rh) */
    __I  Ifx_UReg_32Bit DONE:1;            /**< \brief [1:1] Done - DONE (rh) */
    __I  Ifx_UReg_32Bit FAIL:1;            /**< \brief [2:2] Fail - FAIL (rh) */
    __I  Ifx_UReg_32Bit TIMEOUT:1;         /**< \brief [3:3] Timeout - TIMEOUT (rh) */
    __I  Ifx_UReg_32Bit DMPREQ:1;          /**< \brief [4:4] Dump Request - DMPREQ (rh) */
    __IO Ifx_UReg_32Bit DATA_FIELD:16;     /**< \brief [20:5] Test Register Data Field - DATA_FIELD (rwh) */
    __I  Ifx_UReg_32Bit :41;               /**< \brief [61:21] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_Bits;

/** \brief SSH Test Ctrl. and Status Register dMTU #5 [Read-Transaction: WEN=0] */
typedef struct _Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits
{
    __I  Ifx_UReg_32Bit TRANS_PEND:1;      /**< \brief [0:0] Transfer Pending - TRANS_PEND (rh) */
    __I  Ifx_UReg_32Bit DONE:1;            /**< \brief [1:1] Done - DONE (rh) */
    __I  Ifx_UReg_32Bit FAIL:1;            /**< \brief [2:2] Fail - FAIL (rh) */
    __I  Ifx_UReg_32Bit TIMEOUT:1;         /**< \brief [3:3] Timeout - TIMEOUT (rh) */
    __I  Ifx_UReg_32Bit DMPREQ:1;          /**< \brief [4:4] Dump Request - DMPREQ (rh) */
    __IO Ifx_UReg_32Bit DATA_FIELD:16;     /**< \brief [20:5] Test Register Data Field - DATA_FIELD (rwh) */
    __O  Ifx_UReg_32Bit WEN:1;             /**< \brief [21:21] Read/Write-Request [Must always be loaded with 0 in this configuration] - WEN (w) */
    __O  Ifx_UReg_32Bit REGISTER_ADDRESS:8;    /**< \brief [29:22] Register Address - REGISTER_ADDRESS (w) */
    __O  Ifx_UReg_32Bit READ_ADDRESS:6;    /**< \brief [35:30] Read Address - Read_Address (w) */
    __I  Ifx_UReg_32Bit :26;               /**< \brief [61:36] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits;

/** \brief SSH Test Ctrl. and Status Register dMTU #5 [Write-Transaction: WEN=1] */
typedef struct _Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits
{
    __I  Ifx_UReg_32Bit TRANS_PEND:1;      /**< \brief [0:0] Transfer Pending - TRANS_PEND (rh) */
    __I  Ifx_UReg_32Bit DONE:1;            /**< \brief [1:1] Done - DONE (rh) */
    __I  Ifx_UReg_32Bit FAIL:1;            /**< \brief [2:2] Fail - FAIL (rh) */
    __I  Ifx_UReg_32Bit TIMEOUT:1;         /**< \brief [3:3] Timeout - TIMEOUT (rh) */
    __I  Ifx_UReg_32Bit DMPREQ:1;          /**< \brief [4:4] Dump Request - DMPREQ (rh) */
    __IO Ifx_UReg_32Bit DATA_FIELD:16;     /**< \brief [20:5] Test Register Data Field - DATA_FIELD (rwh) */
    __O  Ifx_UReg_32Bit WEN:1;             /**< \brief [21:21] Read/Write-Request [Must always be loaded with 1 in this configuration] - WEN (w) */
    __O  Ifx_UReg_32Bit REGISTER_ADDRESS:8;    /**< \brief [29:22] Register Address - REGISTER_ADDRESS (w) */
    __O  Ifx_UReg_32Bit MBS_WRITE:32;      /**< \brief [61:30] MBS Write Select Bits - MBS_Write (w) */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits;

/** \brief SSH Test Ctrl. and Status Register dMTU #6 [Poll-Transaction: Not more than 21 shift-cycles] */
typedef struct _Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_Bits
{
    __I  Ifx_UReg_32Bit TRANS_PEND:1;      /**< \brief [0:0] Transfer Pending - TRANS_PEND (rh) */
    __I  Ifx_UReg_32Bit DONE:1;            /**< \brief [1:1] Done - DONE (rh) */
    __I  Ifx_UReg_32Bit FAIL:1;            /**< \brief [2:2] Fail - FAIL (rh) */
    __I  Ifx_UReg_32Bit TIMEOUT:1;         /**< \brief [3:3] Timeout - TIMEOUT (rh) */
    __I  Ifx_UReg_32Bit DMPREQ:1;          /**< \brief [4:4] Dump Request - DMPREQ (rh) */
    __IO Ifx_UReg_32Bit DATA_FIELD:16;     /**< \brief [20:5] Test Register Data Field - DATA_FIELD (rwh) */
    __I  Ifx_UReg_32Bit :41;               /**< \brief [61:21] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_Bits;

/** \brief SSH Test Ctrl. and Status Register dMTU #6 [Read-Transaction: WEN=0] */
typedef struct _Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits
{
    __I  Ifx_UReg_32Bit TRANS_PEND:1;      /**< \brief [0:0] Transfer Pending - TRANS_PEND (rh) */
    __I  Ifx_UReg_32Bit DONE:1;            /**< \brief [1:1] Done - DONE (rh) */
    __I  Ifx_UReg_32Bit FAIL:1;            /**< \brief [2:2] Fail - FAIL (rh) */
    __I  Ifx_UReg_32Bit TIMEOUT:1;         /**< \brief [3:3] Timeout - TIMEOUT (rh) */
    __I  Ifx_UReg_32Bit DMPREQ:1;          /**< \brief [4:4] Dump Request - DMPREQ (rh) */
    __IO Ifx_UReg_32Bit DATA_FIELD:16;     /**< \brief [20:5] Test Register Data Field - DATA_FIELD (rwh) */
    __O  Ifx_UReg_32Bit WEN:1;             /**< \brief [21:21] Read/Write-Request [Must always be loaded with 0 in this configuration] - WEN (w) */
    __O  Ifx_UReg_32Bit REGISTER_ADDRESS:8;    /**< \brief [29:22] Register Address - REGISTER_ADDRESS (w) */
    __O  Ifx_UReg_32Bit READ_ADDRESS:6;    /**< \brief [35:30] Read Address - Read_Address (w) */
    __I  Ifx_UReg_32Bit :26;               /**< \brief [61:36] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits;

/** \brief SSH Test Ctrl. and Status Register dMTU #6 [Write-Transaction: WEN=1] */
typedef struct _Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits
{
    __I  Ifx_UReg_32Bit TRANS_PEND:1;      /**< \brief [0:0] Transfer Pending - TRANS_PEND (rh) */
    __I  Ifx_UReg_32Bit DONE:1;            /**< \brief [1:1] Done - DONE (rh) */
    __I  Ifx_UReg_32Bit FAIL:1;            /**< \brief [2:2] Fail - FAIL (rh) */
    __I  Ifx_UReg_32Bit TIMEOUT:1;         /**< \brief [3:3] Timeout - TIMEOUT (rh) */
    __I  Ifx_UReg_32Bit DMPREQ:1;          /**< \brief [4:4] Dump Request - DMPREQ (rh) */
    __IO Ifx_UReg_32Bit DATA_FIELD:16;     /**< \brief [20:5] Test Register Data Field - DATA_FIELD (rwh) */
    __O  Ifx_UReg_32Bit WEN:1;             /**< \brief [21:21] Read/Write-Request [Must always be loaded with 1 in this configuration] - WEN (w) */
    __O  Ifx_UReg_32Bit REGISTER_ADDRESS:8;    /**< \brief [29:22] Register Address - REGISTER_ADDRESS (w) */
    __O  Ifx_UReg_32Bit MBS_WRITE:32;      /**< \brief [61:30] MBS Write Select Bits - MBS_Write (w) */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits;

/** \brief ADC TestMUX Control Register [TC49xA] */
typedef struct _Ifx_A3GTCUTRC_TEST_MPTRC_ADC_Bits
{
    __IO Ifx_UReg_32Bit BLOCKSEL:5;        /**< \brief [4:0] SAR-/SD-ADC Module Selection for Test Signal Forwarding - BLOCKSEL (rw) */
    __I  Ifx_UReg_32Bit :37;               /**< \brief [41:5] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_MPTRC_ADC_Bits;

/** \brief Firmware Test Selection Register */
typedef struct _Ifx_A3GTCUTRC_TEST_MPTRC_FW_Bits
{
    __IO Ifx_UReg_32Bit FTM:4;             /**< \brief [3:0] Firmware Test-Modes - FTM (rw) */
    __IO Ifx_UReg_32Bit FTM4:1;            /**< \brief [4:4] Firmware Test-Modes Pad-Heating Selection - FTM4 (rw) */
    __IO Ifx_UReg_32Bit FTM5:1;            /**< \brief [5:5] Firmware Test-Modes Flexible PST-Install Selection - FTM5 (rw) */
    __IO Ifx_UReg_32Bit FTM6:1;            /**< \brief [6:6] Firmware Test-Modes Redundancy-Clear Selection - FTM6 (rw) */
    __I  Ifx_UReg_32Bit :35;               /**< \brief [41:7] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_MPTRC_FW_Bits;

/** \brief Logic-BIST Control Register */
typedef struct _Ifx_A3GTCUTRC_TEST_MPTRC_LBIST_Bits
{
    __I  Ifx_UReg_32Bit SIGNATURE:32;      /**< \brief [31:0] LBIST SIGNATURE - SIGNATURE (rh) */
    __I  Ifx_UReg_32Bit LBISTDONE:1;       /**< \brief [32:32] LBIST Execution Indicator - LBISTDONE (rh) */
    __I  Ifx_UReg_32Bit :4;                /**< \brief [36:33] \internal Reserved */
    __O  Ifx_UReg_32Bit DOMSEL:4;          /**< \brief [40:37] LBIST Hierarchical Scan Domain Selection - DOMSEL (w) */
    __O  Ifx_UReg_32Bit LBISTREQ:1;        /**< \brief [41:41] LBIST Request - LBISTREQ (w) */
} Ifx_A3GTCUTRC_TEST_MPTRC_LBIST_Bits;

/** \brief Oscillator Control Register */
typedef struct _Ifx_A3GTCUTRC_TEST_MPTRC_OSC_Bits
{
    __IO Ifx_UReg_32Bit OSCCTR:11;         /**< \brief [10:0] Oscillator Test Control - OSCCTR (rw) */
    __IO Ifx_UReg_32Bit CAP1_4:4;          /**< \brief [14:11] Capacitor Selection for LowBOM XTAL1 Input Oscillator - CAP1_4 (rw) */
    __IO Ifx_UReg_32Bit CAP5_8:4;          /**< \brief [18:15] Capacitor Selection for LowBOM XTAL2 Output Oscillator - CAP5_8 (rw) */
    __I  Ifx_UReg_32Bit TESTOUT:1;         /**< \brief [19:19] Test Output from LowBOM Oscillator - TESTOUT (rh) */
    __I  Ifx_UReg_32Bit :22;               /**< \brief [41:20] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_MPTRC_OSC_Bits;

/** \brief Pad Driving Strength Control Register */
typedef struct _Ifx_A3GTCUTRC_TEST_MPTRC_PAD_Bits
{
    __IO Ifx_UReg_32Bit PDM:2;             /**< \brief [1:0] Direct Pad Test Configuration Control - PDM (rw) */
    __IO Ifx_UReg_32Bit TTL3V3:1;          /**< \brief [2:2] Direct Pad Test Configuration Control - TTL3V3 (rw) */
    __IO Ifx_UReg_32Bit ENTTL:1;           /**< \brief [3:3] Direct Pad Test Configuration Control - ENTTL (rw) */
    __IO Ifx_UReg_32Bit RGMODE:1;          /**< \brief [4:4] Direct Pad Test Configuration Control - RGMODE (rw) */
    __IO Ifx_UReg_32Bit RG3V3:1;           /**< \brief [5:5] Direct Pad Test Configuration Control - RG3V3 (rw) */
    __I  Ifx_UReg_32Bit :36;               /**< \brief [41:6] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_MPTRC_PAD_Bits;

/** \brief Package Configuration Control [TC49xA] */
typedef struct _Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits
{
    __IO Ifx_UReg_32Bit P0_15_0_DIS:16;    /**< \brief [15:0] P0.[15:0] Disabling Control - P0_15_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P1_15_0_DIS:16;    /**< \brief [31:16] P1.[15:0] Disabling Control - P1_15_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P2_15_0_DIS:16;    /**< \brief [47:32] P2.[15:0] Disabling Control - P2_15_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P3_15_0_DIS:16;    /**< \brief [63:48] P3.[15:0] Disabling Control - P3_15_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P4_7_0_DIS:8;      /**< \brief [71:64] P4.[7:0] Disabling Control - P4_7_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P10_15_0_DIS:16;    /**< \brief [87:72] P10.[15:0] Disabling Control - P10_15_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P11_15_0_DIS:16;    /**< \brief [103:88] P11.[15:0] Disabling Control - P11_15_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P12_3_0_DIS:4;     /**< \brief [107:104] P12.[3:0] Disabling Control - P12_3_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P13_15_0_DIS:16;    /**< \brief [123:108] P13.[15:0] Disabling Control - P13_15_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P14_15_0_DIS:16;    /**< \brief [139:124] P14.[15:0] Disabling Control - P14_15_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P15_15_0_DIS:16;    /**< \brief [155:140] P15.[15:0] Disabling Control - P15_15_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P16_15_0_DIS:16;    /**< \brief [171:156] P16.[15:0] Disabling Control - P16_15_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P17_3_0_DIS:4;     /**< \brief [175:172] P17.[3:0] Disabling Control - P17_3_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P20_15_0_DIS:16;    /**< \brief [191:176] P20.[15:0] Disabling Control - P20_15_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P21_7_0_DIS:8;     /**< \brief [199:192] P21.[7:0] Disabling Control - P21_7_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P22_11_0_DIS:12;    /**< \brief [211:200] P22.[11:0] Disabling Control - P22_11_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P23_7_0_DIS:8;     /**< \brief [219:212] P23.[7:0] Disabling Control - P23_7_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P24_15_0_DIS:16;    /**< \brief [235:220] P24.[15:0] Disabling Control - P24_15_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P25_15_0_DIS:16;    /**< \brief [251:236] P25.[15:0] Disabling Control - P25_15_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P26_3_0_DIS:4;     /**< \brief [255:252] P26.[3:0] Disabling Control - P26_3_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P30_15_0_DIS:16;    /**< \brief [271:256] P30.[15:0] Disabling Control - P30_15_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P31_15_0_DIS:16;    /**< \brief [287:272] P31.[15:0] Disabling Control - P31_15_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P32_7_0_DIS:8;     /**< \brief [295:288] P32.[7:0] Disabling Control - P32_7_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P33_15_0_DIS:16;    /**< \brief [311:296] P33.[15:0] Disabling Control - P33_15_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P34_7_0_DIS:8;     /**< \brief [319:312] P34.[7:0] Disabling Control - P34_7_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P40_15_0_DIS:16;    /**< \brief [335:320] P40.[15:0] Disabling Control - P40_15_0_DIS (rw) */
    __IO Ifx_UReg_32Bit P41_11_0_DIS:12;    /**< \brief [347:336] P41.[11:0] Disabling Control - P41_11_0_DIS (rw) */
    __IO Ifx_UReg_32Bit ESR_2_0_DIS:3;     /**< \brief [350:348] ESR.[2:0] Disabling Control - ESR_2_0_DIS (rw) */
    __I  Ifx_UReg_32Bit :1;                /**< \brief [351:351] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits;

/** \brief SSH Enable Register dMTU #0 [TC49xA] */
typedef struct _Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits
{
    __IO Ifx_UReg_32Bit CPU0_DMEM_MBS:1;    /**< \brief [0:0] CPU0 DMEM Memory BIST (SRAM Support Hardware) Controller Select - CPU0_DMEM_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU0_DTAG_MBS:1;    /**< \brief [1:1] CPU0 DTAG Memory BIST (SSH) Controller Select - CPU0_DTAG_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU0_PMEM_MBS:1;    /**< \brief [2:2] CPU0 PMEM Memory BIST (SSH) Controller Select - CPU0_PMEM_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU0_PTAG_MBS:1;    /**< \brief [3:3] CPU0 PTAG Memory BIST (SSH) Controller Select - CPU0_PTAG_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU0_DLMU_STBY_MBS:1;    /**< \brief [4:4] CPU0 DLMU STANDBY Memory BIST (SSH) Controller Select - CPU0_DLMU_STBY_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU1_DMEM_MBS:1;    /**< \brief [5:5] CPU1 DMEM Memory BIST (SSH) Controller Select - CPU1_DMEM_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU1_DTAG_MBS:1;    /**< \brief [6:6] CPU1 DTAG Memory BIST (SSH) Controller Select - CPU1_DTAG_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU1_PMEM_MBS:1;    /**< \brief [7:7] CPU1 PMEM Memory BIST (SSH) Controller Select - CPU1_PMEM_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU1_PTAG_MBS:1;    /**< \brief [8:8] CPU1 PTAG Memory BIST (SSH) Controller Select - CPU1_PTAG_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU1_DLMU_STBY_MBS:1;    /**< \brief [9:9] CPU1 DLMU STANDBY Memory BIST (SSH) Controller Select - CPU1_DLMU_STBY_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU2_DMEM_MBS:1;    /**< \brief [10:10] CPU2 DMEM Memory BIST (SSH) Controller Select - CPU2_DMEM_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU2_DTAG_MBS:1;    /**< \brief [11:11] CPU2 DTAG Memory BIST (SSH) Controller Select - CPU2_DTAG_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU2_PMEM_MBS:1;    /**< \brief [12:12] CPU2 PMEM Memory BIST (SSH) Controller Select - CPU2_PMEM_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU2_PTAG_MBS:1;    /**< \brief [13:13] CPU2 PTAG Memory BIST (SSH) Controller Select - CPU2_PTAG_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU2_DLMU_MBS:1;    /**< \brief [14:14] CPU2 DLMU Memory BIST (SSH) Controller Select - CPU2_DLMU_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU3_DMEM_MBS:1;    /**< \brief [15:15] CPU3 DMEM Memory BIST (SSH) Controller Select - CPU3_DMEM_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU3_DTAG_MBS:1;    /**< \brief [16:16] CPU3 DTAG Memory BIST (SSH) Controller Select - CPU3_DTAG_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU3_PMEM_MBS:1;    /**< \brief [17:17] CPU3 PMEM Memory BIST (SSH) Controller Select - CPU3_PMEM_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU3_PTAG_MBS:1;    /**< \brief [18:18] CPU3 PTAG Memory BIST (SSH) Controller Select - CPU3_PTAG_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU3_DLMU_MBS:1;    /**< \brief [19:19] CPU3 DLMU Memory BIST (SSH) Controller Select - CPU3_DLMU_MBS (rwh) */
    __IO Ifx_UReg_32Bit SADMA0_MBS:1;      /**< \brief [20:20] SADMA0 Memory BIST (SSH) Controller Select - SADMA0_MBS (rwh) */
    __IO Ifx_UReg_32Bit MCDS4P_TBUF_MBS:1;    /**< \brief [21:21] MCDS4P TBUF Memory BIST (SSH) Controller Select - MCDS4P_TBUF_MBS (rwh) */
    __IO Ifx_UReg_32Bit MCDS4P_LUT_MBS:1;    /**< \brief [22:22] MCDS4P LUT Memory BIST (SSH) Controller Select - MCDS4P_LUT_MBS (rwh) */
    __I  Ifx_UReg_32Bit :9;                /**< \brief [31:23] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits;

/** \brief SSH Enable Register dMTU #1 [TC49xA] */
typedef struct _Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits
{
    __IO Ifx_UReg_32Bit CPU4_DMEM_MBS:1;    /**< \brief [0:0] CPU4 DMEM Memory BIST (SSH) Controller Select - CPU4_DMEM_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU4_DTAG_MBS:1;    /**< \brief [1:1] CPU4 DTAG Memory BIST (SSH) Controller Select - CPU4_DTAG_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU4_PMEM_MBS:1;    /**< \brief [2:2] CPU4 PMEM Memory BIST (SSH) Controller Select - CPU4_PMEM_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU4_PTAG_MBS:1;    /**< \brief [3:3] CPU4 PTAG Memory BIST (SSH) Controller Select - CPU4_PTAG_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU4_DLMU_MBS:1;    /**< \brief [4:4] CPU4 DLMU Memory BIST (SSH) Controller Select - CPU4_DLMU_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU5_DMEM_MBS:1;    /**< \brief [5:5] CPU5 DMEM Memory BIST (SSH) Controller Select - CPU5_DMEM_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU5_DTAG_MBS:1;    /**< \brief [6:6] CPU5 DTAG Memory BIST (SSH) Controller Select - CPU5_DTAG_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU5_PMEM_MBS:1;    /**< \brief [7:7] CPU5 PMEM Memory BIST (SSH) Controller Select - CPU5_PMEM_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU5_PTAG_MBS:1;    /**< \brief [8:8] CPU5 PTAG Memory BIST (SSH) Controller Select - CPU5_PTAG_MBS (rwh) */
    __IO Ifx_UReg_32Bit CPU5_DLMU_MBS:1;    /**< \brief [9:9] CPU5 DLMU Memory BIST (SSH) Controller Select - CPU5_DLMU_MBS (rwh) */
    __IO Ifx_UReg_32Bit SADMA1_MBS:1;      /**< \brief [10:10] SADMA1 Memory BIST (SSH) Controller Select - SADMA1_MBS (rwh) */
    __IO Ifx_UReg_32Bit MCDS2P_TBUF_MBS:1;    /**< \brief [11:11] MCDS2P TBUF Memory BIST (SSH) Controller Select - MCDS2P_TBUF_MBS (rwh) */
    __IO Ifx_UReg_32Bit MCDS2P_LUT_MBS:1;    /**< \brief [12:12] MCDS2P LUT Memory BIST (SSH) Controller Select - MCDS2P_LUT_MBS (rwh) */
    __IO Ifx_UReg_32Bit CSS_KEYATTR_MBS:1;    /**< \brief [13:13] CSS Key Attr Memory BIST (SSH) Controller Select - CSS_KEYATTR_MBS (rwh) */
    __IO Ifx_UReg_32Bit CSS_KEYSTORE_MBS:1;    /**< \brief [14:14] CSS Key Store Memory BIST (SSH) Controller Select - CSS_KEYSTORE_MBS (rwh) */
    __IO Ifx_UReg_32Bit CSS_FIFO0_MBS:1;    /**< \brief [15:15] CSS FIFO0 Memory BIST (SSH) Controller Select - CSS_FIFO0_MBS (rwh) */
    __IO Ifx_UReg_32Bit CSS_FIFO1_MBS:1;    /**< \brief [16:16] CSS FIFO1 Memory BIST (SSH) Controller Select - CSS_FIFO1_MBS (rwh) */
    __IO Ifx_UReg_32Bit CSS_FIFO2_MBS:1;    /**< \brief [17:17] CSS FIFO2 Memory BIST (SSH) Controller Select - CSS_FIFO2_MBS (rwh) */
    __I  Ifx_UReg_32Bit :14;               /**< \brief [31:18] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits;

/** \brief SSH Enable Register dMTU #2 [TC49xA] */
typedef struct _Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits
{
    __IO Ifx_UReg_32Bit FSI0_MBS:1;        /**< \brief [0:0] FSI Memory BIST (SSH) Controller Select - FSI_MBS (rwh) */
    __IO Ifx_UReg_32Bit FSI1_MBS:1;        /**< \brief [1:1] FSI Memory BIST (SSH) Controller Select - FSI_MBS (rwh) */
    __IO Ifx_UReg_32Bit HSPHY_PCS0_MBS:1;    /**< \brief [2:2] HSPHY PCS0 Memory BIST (SSH) Controller Select - HSPY_PCS0_MBS (rwh) */
    __IO Ifx_UReg_32Bit HSPHY_PCS1_MBS:1;    /**< \brief [3:3] HSPHY PCS1 Memory BIST (SSH) Controller Select - HSPY_PCS1_MBS (rwh) */
    __IO Ifx_UReg_32Bit PCIE_DMA_RBUF_MBS:1;    /**< \brief [4:4] PCIe DMA RBUF Memory BIST (SSH) Controller Select - PCIE_DMA_RBUF_MBS (rwh) */
    __IO Ifx_UReg_32Bit PCIE_RX_DQ_MBS:1;    /**< \brief [5:5] PCIe RX DQ Memory BIST (SSH) Controller Select - PCIE_RX_DQ_MBS (rwh) */
    __IO Ifx_UReg_32Bit PCIE_RX_HQ_MBS:1;    /**< \brief [6:6] PCIe RX HQ Memory BIST (SSH) Controller Select - PCIE_RX_HQ_MBS (rwh) */
    __IO Ifx_UReg_32Bit PCIE_RETRY_BUF_MBS:1;    /**< \brief [7:7] PCIe Retry Buffer Memory BIST (SSH) Controller Select - PCIE_RETRY_BUF_MBS (rwh) */
    __IO Ifx_UReg_32Bit PCIE_MCPL_BUF_MBS:1;    /**< \brief [8:8] PCIe MCPL Buffer Memory BIST (SSH) Controller Select - PCIE_MCPL_BUF_MBS (rwh) */
    __IO Ifx_UReg_32Bit XGMAC_AXI_MBS:1;    /**< \brief [9:9] XGMAC AXI Memory BIST (SSH) Controller Select - XGMAC_AXI_MBS (rwh) */
    __IO Ifx_UReg_32Bit XGMAC_DMI_MBS:1;    /**< \brief [10:10] XGMAC DMI Memory BIST (SSH) Controller Select - XGMAC_DMI_MBS (rwh) */
    __IO Ifx_UReg_32Bit XGMAC0_GCL_MBS:1;    /**< \brief [11:11] XGMAC0 GCL Memory BIST (SSH) Controller Select - XGMAC0_GCL_MBS (rwh) */
    __IO Ifx_UReg_32Bit XGMAC1_GCL_MBS:1;    /**< \brief [12:12] XGMAC1 GCL Memory BIST (SSH) Controller Select - XGMAC1_GCL_MBS (rwh) */
    __IO Ifx_UReg_32Bit XGMAC0_RX_EVEN_MBS:1;    /**< \brief [13:13] XGMAC0 RX Even Memory BIST (SSH) Controller Select - XGMAC0_RX_EVEN_MBS (rwh) */
    __IO Ifx_UReg_32Bit XGMAC0_RX_ODD_MBS:1;    /**< \brief [14:14] XGMAC0 RX Odd Memory BIST (SSH) Controller Select - XGMAC0_RX_ODD_MBS (rwh) */
    __IO Ifx_UReg_32Bit XGMAC1_RX_EVEN_MBS:1;    /**< \brief [15:15] XGMAC1 RX Even Memory BIST (SSH) Controller Select - XGMAC1_RX_EVEN_MBS (rwh) */
    __IO Ifx_UReg_32Bit XGMAC1_RX_ODD_MBS:1;    /**< \brief [16:16] XGMAC1 RX Odd Memory BIST (SSH) Controller Select - XGMAC1_RX_ODD_MBS (rwh) */
    __IO Ifx_UReg_32Bit XGMAC0_TX_EVEN_MBS:1;    /**< \brief [17:17] XGMAC0 TX Even Memory BIST (SSH) Controller Select - XGMAC0_TX_EVEN_MBS (rwh) */
    __IO Ifx_UReg_32Bit XGMAC0_TX_ODD_MBS:1;    /**< \brief [18:18] XGMAC0 TX Odd Memory BIST (SSH) Controller Select - XGMAC0_TX_ODD_MBS (rwh) */
    __IO Ifx_UReg_32Bit XGMAC1_TX_EVEN_MBS:1;    /**< \brief [19:19] XGMAC1 TX Even Memory BIST (SSH) Controller Select - XGMAC1_TX_EVEN_MBS (rwh) */
    __IO Ifx_UReg_32Bit XGMAC1_TX_ODD_MBS:1;    /**< \brief [20:20] XGMAC1 TX Odd Memory BIST (SSH) Controller Select - XGMAC1_TX_ODD_MBS (rwh) */
    __IO Ifx_UReg_32Bit MACN10_MBS:1;      /**< \brief [21:21] MCAN 10 Memory BIST (SSH) Controller Select - MCAN10_MBS (rwh) */
    __IO Ifx_UReg_32Bit MCAN20_MBS:1;      /**< \brief [22:22] MCAN 20 Memory BIST (SSH) Controller Select - MCAN20_MBS (rwh) */
    __IO Ifx_UReg_32Bit MCAN21_MBS:1;      /**< \brief [23:23] MCAN 21 Memory BIST (SSH) Controller Select - MCAN21_MBS (rwh) */
    __IO Ifx_UReg_32Bit MCAN22_MBS:1;      /**< \brief [24:24] MCAN 22 Memory BIST (SSH) Controller Select - MCAN22_MBS (rwh) */
    __IO Ifx_UReg_32Bit MCAN23_MBS:1;      /**< \brief [25:25] MCAN 23 Memory BIST (SSH) Controller Select - MCAN23_MBS (rwh) */
    __IO Ifx_UReg_32Bit DRE_RAM_MBS:1;     /**< \brief [26:26] DRE RAM Memory BIST (SSH) Controller Select - DRE_RAM_MBS (rwh) */
    __IO Ifx_UReg_32Bit SDMMC_MBS:1;       /**< \brief [27:27] SDMMC Memory BIST (SSH) Controller Select - SDMMC_MBS (rwh) */
    __I  Ifx_UReg_32Bit :4;                /**< \brief [31:28] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits;

/** \brief SSH Enable Register dMTU #3 [TC49xA] */
typedef struct _Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits
{
    __IO Ifx_UReg_32Bit LMU0_MBS:1;        /**< \brief [0:0] LMU0 Memory BIST (SSH) Controller Select - LMU0_MBS (rwh) */
    __IO Ifx_UReg_32Bit LMU1_MBS:1;        /**< \brief [1:1] LMU1 Memory BIST (SSH) Controller Select - LMU1_MBS (rwh) */
    __IO Ifx_UReg_32Bit LMU2_MBS:1;        /**< \brief [2:2] LMU2 Memory BIST (SSH) Controller Select - LMU2_MBS (rwh) */
    __IO Ifx_UReg_32Bit LMU3_MBS:1;        /**< \brief [3:3] LMU3 Memory BIST (SSH) Controller Select - LMU3_MBS (rwh) */
    __IO Ifx_UReg_32Bit LMU4_MBS:1;        /**< \brief [4:4] LMU4 Memory BIST (SSH) Controller Select - LMU4_MBS (rwh) */
    __IO Ifx_UReg_32Bit LMU5_MBS:1;        /**< \brief [5:5] LMU5 Memory BIST (SSH) Controller Select - LMU5_MBS (rwh) */
    __IO Ifx_UReg_32Bit LMU6_MBS:1;        /**< \brief [6:6] LMU6 Memory BIST (SSH) Controller Select - LMU6_MBS (rwh) */
    __IO Ifx_UReg_32Bit LMU7_MBS:1;        /**< \brief [7:7] LMU7 Memory BIST (SSH) Controller Select - LMU7_MBS (rwh) */
    __IO Ifx_UReg_32Bit PSI5_MBS:1;        /**< \brief [8:8] PSI5 Memory BIST (SSH) Controller Select - PSI5_MBS (rwh) */
    __IO Ifx_UReg_32Bit ERAY_OBF0_MBS:1;    /**< \brief [9:9] ERAY OBF0 Memory BIST (SSH) Controller Select - ERAY_OBF0_MBS (rwh) */
    __IO Ifx_UReg_32Bit ERAY_OBF1_MBS:1;    /**< \brief [10:10] ERAY OBF1 Memory BIST (SSH) Controller Select - ERAY_OBF1_MBS (rwh) */
    __IO Ifx_UReg_32Bit ERAY_TBF_IBF0_MBS:1;    /**< \brief [11:11] ERAY TBF IBF0 Memory BIST (SSH) Controller Select - ERAY_TBF_IBF0_MBS (rwh) */
    __IO Ifx_UReg_32Bit ERAY_TBF_IBF1_MBS:1;    /**< \brief [12:12] ERAY TBF IBF1 Memory BIST (SSH) Controller Select - ERAY_TBF_IBF1_MBS (rwh) */
    __IO Ifx_UReg_32Bit ERAY_MBF0_MBS:1;    /**< \brief [13:13] ERAY MBF0 Memory BIST (SSH) Controller Select - ERAY_MBF0_MBS (rwh) */
    __IO Ifx_UReg_32Bit ERAY_MBF1_MBS:1;    /**< \brief [14:14] ERAY MBF1 Memory BIST (SSH) Controller Select - ERAY_MBF1_MBS (rwh) */
    __I  Ifx_UReg_32Bit :17;               /**< \brief [31:15] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits;

/** \brief SSH Enable Register dMTU #4 [TC49xA] */
typedef struct _Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits
{
    __IO Ifx_UReg_32Bit CSRM_DMEM_MBS:1;    /**< \brief [0:0] CSRM DMEM Memory BIST (SSH) Controller Select - CSRM_DMEM_MBS (rwh) */
    __IO Ifx_UReg_32Bit CSRM_DTAG_MBS:1;    /**< \brief [1:1] CSRM DTAG Memory BIST (SSH) Controller Select - CSRM_DTAG_MBS (rwh) */
    __IO Ifx_UReg_32Bit CSRM_PMEM_MBS:1;    /**< \brief [2:2] CSRM PMEM Memory BIST (SSH) Controller Select - CSRM_PMEM_MBS (rwh) */
    __IO Ifx_UReg_32Bit CSRM_PTAG_MBS:1;    /**< \brief [3:3] CSRM PTAG Memory BIST (SSH) Controller Select - CSRM_PTAG_MBS (rwh) */
    __IO Ifx_UReg_32Bit CSRM_DLMU_MBS:1;    /**< \brief [4:4] CSRM DLMU Memory BIST (SSH) Controller Select - CSRM_DLMU_MBS (rwh) */
    __IO Ifx_UReg_32Bit PKC_MBS:1;         /**< \brief [5:5] PKC Memory BIST (SSH) Controller Select - PKC_MBS (rwh) */
    __IO Ifx_UReg_32Bit SCR_XRAM_MBS:1;    /**< \brief [6:6] SCR XRAM Memory BIST (SSH) Controller Select - SCR_XRAM_MBS (rwh) */
    __IO Ifx_UReg_32Bit SCR_RAMINT_MBS:1;    /**< \brief [7:7] SCR RAMINT Memory BIST (SSH) Controller Select - SCR_RAMINT_MBS (rwh) */
    __I  Ifx_UReg_32Bit :24;               /**< \brief [31:8] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits;

/** \brief SSH Enable Register dMTU #5 [TC49xA] */
typedef struct _Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits
{
    __IO Ifx_UReg_32Bit PPU_IC_TAG_MBS:1;    /**< \brief [0:0] PPU IC TAG Memory BIST (SSH) Controller Select - PPU_IC_TAG_MBS (rwh) */
    __IO Ifx_UReg_32Bit PPU_IC_DATA_MBS:1;    /**< \brief [1:1] PPU IC DATA Memory BIST (SSH) Controller Select - PPU_IC_DATA_MBS (rwh) */
    __IO Ifx_UReg_32Bit PPU_DC_TAG_MBS:1;    /**< \brief [2:2] PPU DC TAG Memory BIST (SSH) Controller Select - PPU_DC_TAG_MBS (rwh) */
    __IO Ifx_UReg_32Bit PPU_DC_DATA_MBS:1;    /**< \brief [3:3] PPU DC DATA Memory BIST (SSH) Controller Select - PPU_DC_DATA_MBS (rwh) */
    __IO Ifx_UReg_32Bit PPU_BC_MBS:1;      /**< \brief [4:4] PPU BC Memory BIST (SSH) Controller Select - PPU_BC_MBS (rwh) */
    __IO Ifx_UReg_32Bit PPU_PT_MBS:1;      /**< \brief [5:5] PPU PT Memory BIST (SSH) Controller Select - PPU_PT_MBS (rwh) */
    __IO Ifx_UReg_32Bit PPU_RTT_INT_MBS:1;    /**< \brief [6:6] PPU RTT INT Memory BIST (SSH) Controller Select - PPU_RTT_INT_MBS (rwh) */
    __IO Ifx_UReg_32Bit PPU_VEC_MEM0_MBS:1;    /**< \brief [7:7] PPU Vector 0 Memory BIST (SSH) Controller Select - PPU_VEC_MEM0_MBS (rwh) */
    __IO Ifx_UReg_32Bit PPU_VEC_MEM1_MBS:1;    /**< \brief [8:8] PPU Vector 1 Memory BIST (SSH) Controller Select - PPU_VEC_MEM1_MBS (rwh) */
    __IO Ifx_UReg_32Bit PPU_VEC_MEM2_MBS:1;    /**< \brief [9:9] PPU Vector 2 Memory BIST (SSH) Controller Select - PPU_VEC_MEM2_MBS (rwh) */
    __IO Ifx_UReg_32Bit PPU_VEC_MEM3_MBS:1;    /**< \brief [10:10] PPU Vector 3 Memory BIST (SSH) Controller Select - PPU_VEC_MEM3_MBS (rwh) */
    __IO Ifx_UReg_32Bit PPU_LLM_RAM_MBS:1;    /**< \brief [11:11] PPU LLM RAM 0 Memory BIST (SSH) Controller Select - PPU_LLM_RAM_MBS (rwh) */
    __I  Ifx_UReg_32Bit :20;               /**< \brief [31:12] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits;

/** \brief SSH Enable Register dMTU #6 [TC49xA] */
typedef struct _Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits
{
    __IO Ifx_UReg_32Bit GTM_FIFO_MBS:1;    /**< \brief [0:0] GTM FIFO Memory BIST (SSH) Controller Select - GTM_FIFO_MBS (rwh) */
    __IO Ifx_UReg_32Bit GTM_MCS_P0_MBS:1;    /**< \brief [1:1] GTM MCS P0 Memory BIST (SSH) Controller Select - GTM_MCS_P0_MBS (rwh) */
    __IO Ifx_UReg_32Bit GTM_MCS_D0_MBS:1;    /**< \brief [2:2] GTM MCS D0 Memory BIST (SSH) Controller Select - GTM_MCS_D0_MBS (rwh) */
    __IO Ifx_UReg_32Bit GTM_MCS_P1_MBS:1;    /**< \brief [3:3] GTM MCS P1 Memory BIST (SSH) Controller Select - GTM_MCS_P1_MBS (rwh) */
    __IO Ifx_UReg_32Bit GTM_MCS_D1_MBS:1;    /**< \brief [4:4] GTM MCS D1 Memory BIST (SSH) Controller Select - GTM_MCS_D1_MBS (rwh) */
    __IO Ifx_UReg_32Bit GTM_DPLL1A_MBS:1;    /**< \brief [5:5] GTM DPLL RAM1A Memory BIST (SSH) Controller Select - GTM_DPLL1A_MBS (rwh) */
    __IO Ifx_UReg_32Bit GTM_DPLL1BC_MBS:1;    /**< \brief [6:6] GTM DPLL RAM1BC Memory BIST (SSH) Controller Select - GTM_DPLL1BC_MBS (rwh) */
    __IO Ifx_UReg_32Bit GTM_DPLL2_MBS:1;    /**< \brief [7:7] GTM DPLL RAM2 Memory BIST (SSH) Controller Select - GTM_DPLL2_MBS (rwh) */
    __IO Ifx_UReg_32Bit CDSP0_DATA_MBS:1;    /**< \brief [8:8] CDSP0 DATA Memory BIST (SSH) Controller Select - CDSP0_DATA_MBS (rwh) */
    __IO Ifx_UReg_32Bit CDSP0_PROG_MBS:1;    /**< \brief [9:9] CDSP0 PROG Memory BIST (SSH) Controller Select - CDSP0_PROG_MBS (rwh) */
    __IO Ifx_UReg_32Bit CDSP4_DATA_MBS:1;    /**< \brief [10:10] CDSP4 DATA Memory BIST (SSH) Controller Select - CDSP4_DATA_MBS (rwh) */
    __IO Ifx_UReg_32Bit CDSP4_PROG_MBS:1;    /**< \brief [11:11] CDSP4 PROG Memory BIST (SSH) Controller Select - CDSP4_PROG_MBS (rwh) */
    __IO Ifx_UReg_32Bit CDSP8_DATA_MBS:1;    /**< \brief [12:12] CDSP8 DATA Memory BIST (SSH) Controller Select - CDSP8_DATA_MBS (rwh) */
    __IO Ifx_UReg_32Bit CDSP8_PROG_MBS:1;    /**< \brief [13:13] CDSP8 PROG Memory BIST (SSH) Controller Select - CDSP8_PROG_MBS (rwh) */
    __IO Ifx_UReg_32Bit CDSP12_DATA_MBS:1;    /**< \brief [14:14] CDSP12 DATA Memory BIST (SSH) Controller Select - CDSP12_DATA_MBS (rwh) */
    __IO Ifx_UReg_32Bit CDSP12_PROG_MBS:1;    /**< \brief [15:15] CDSP12 PROG Memory BIST (SSH) Controller Select - CDSP12_PROG_MBS (rwh) */
    __IO Ifx_UReg_32Bit CDSP16_DATA_MBS:1;    /**< \brief [16:16] CDSP16 DATA Memory BIST (SSH) Controller Select - CDSP16_DATA_MBS (rwh) */
    __IO Ifx_UReg_32Bit CDSP16_PROG_MBS:1;    /**< \brief [17:17] CDSP16 PROG Memory BIST (SSH) Controller Select - CDSP16_PROG_MBS (rwh) */
    __I  Ifx_UReg_32Bit :14;               /**< \brief [31:18] \internal Reserved */
} Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits;

/** \brief System Test-Mode Register */
typedef struct _Ifx_A3GTCUTRC_TEST_SYSTM_Bits
{
    __IO Ifx_UReg_32Bit TDOINON:1;         /**< \brief [0:0] TDO Schmitt-trigger Enabling - TDOINON (rw) */
    __IO Ifx_UReg_32Bit TDOPDM:2;          /**< \brief [2:1] JTAG Driver Strength Control - TDOPDM (rw) */
    __IO Ifx_UReg_32Bit TDOTTL3V3:1;       /**< \brief [3:3] JTAG TTL Input Level Selection (PDM2) - TDOTTL3V3 (rw) */
    __IO Ifx_UReg_32Bit TDOPDMEN:1;        /**< \brief [4:4] JTAG Driver Strength Control Enable - TDOPDMEN (rw) */
    __IO Ifx_UReg_32Bit TXDREFEN:1;        /**< \brief [5:5] FLEXRAY Reference Waveform Enable - TXDREFEN (rw) */
    __IO Ifx_UReg_32Bit CLKSYSRES:1;       /**< \brief [6:6] System Clock Divider Restart - CLKSYSRES (rw) */
    __IO Ifx_UReg_32Bit TDOOFF:1;          /**< \brief [7:7] TDO External Pad Control Disabling - TDOOFF (rw) */
    __IO Ifx_UReg_32Bit CLKOUT:1;          /**< \brief [8:8] EXTCLK Control - CLKOUT (rw) */
    __IO Ifx_UReg_32Bit SCPF:1;            /**< \brief [9:9] Scan Power Enforce - SCPF (rw) */
    __IO Ifx_UReg_32Bit EXTPLLTST:2;       /**< \brief [11:10] EXTCLOCK PLL Test Select - EXTPLLTST (rw) */
    __I  Ifx_UReg_32Bit :2;                /**< \brief [13:12] \internal Reserved */
    __IO Ifx_UReg_32Bit EXTCLKFW:1;        /**< \brief [14:14] EXTCLK MUX Forwarding - EXTCLKFW (rw) */
    __IO Ifx_UReg_32Bit STPOFF:1;          /**< \brief [15:15] Startup Protection Masking Request - STPOFF (rw) */
    __I  Ifx_UReg_32Bit :1;                /**< \brief [16:16] \internal Reserved */
    __IO Ifx_UReg_32Bit DBGULCK:1;         /**< \brief [17:17] Debug Interface unlock Request - DBGULCK (rw) */
    __IO Ifx_UReg_32Bit HSMDBG:1;          /**< \brief [18:18] HSM Debug Enforce - HSMDBG (rw) */
    __IO Ifx_UReg_32Bit AMXSCT:3;          /**< \brief [21:19] Analog Test MUX Special Controls - AMXSCT (rw) */
    __IO Ifx_UReg_32Bit AMUX1CTRL:4;       /**< \brief [25:22] Top-Level Analog MUX1 Control - AMUX1CTRL (rw) */
    __I  Ifx_UReg_32Bit :1;                /**< \brief [26:26] \internal Reserved */
    __IO Ifx_UReg_32Bit AMUX2CTRL:4;       /**< \brief [30:27] Analog MUX2 Control - AMUX2CTRL (rw) */
    __IO Ifx_UReg_32Bit AMUX1EN:1;         /**< \brief [31:31] Pad Enabling for AMUX1 - AMUX1EN (rw) */
    __IO Ifx_UReg_32Bit AMUX2EN:1;         /**< \brief [32:32] Pad Enabling for AMUX2 - AMUX2EN (rw) */
    __I  Ifx_UReg_32Bit :2;                /**< \brief [34:33] \internal Reserved */
    __IO Ifx_UReg_32Bit CANDBG:1;          /**< \brief [35:35] DXCM-Mode Enabling - CANDBG (rw) */
    __I  Ifx_UReg_32Bit :6;                /**< \brief [41:36] \internal Reserved */
    __IO Ifx_UReg_32Bit FAEN:1;            /**< \brief [42:42] Flash Analog Test Output Enable - FAEN (rw) */
    __IO Ifx_UReg_32Bit VTP25AEN:1;        /**< \brief [43:43] VTP25 Analog Test Output Enable - VTP25AEN (rw) */
    __I  Ifx_UReg_32Bit :2;                /**< \brief [45:44] \internal Reserved */
    __IO Ifx_UReg_32Bit FUSETSTMAR:2;      /**< \brief [47:46] FAR-Fuse Test Margin Enable - FUSETSTMAR (rw) */
    __IO Ifx_UReg_32Bit FUSEPSEL:3;        /**< \brief [50:48] FAR-Fuse Program Selection - FUSEPSEL (rw) */
    __IO Ifx_UReg_32Bit FUSEPWR:1;         /**< \brief [51:51] FAR-Fuse Program Power Enabling - FUSEPWR (rw) */
} Ifx_A3GTCUTRC_TEST_SYSTM_Bits;

/** \brief Timing & RingO Control [TC49xA] */
typedef struct _Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits
{
    __IO Ifx_UReg_32Bit SMONSEL1:5;        /**< \brief [4:0] TPAM (DDRO) / Crack Sensor Control Selection 1 - SMONSEL1 (rw) */
    __IO Ifx_UReg_32Bit SMONSEL2:5;        /**< \brief [9:5] TPAM (DDRO) / Crack Sensor Control Selection 2 - SMONSEL2 (rw) */
    __IO Ifx_UReg_32Bit DDROSRC1:8;        /**< \brief [17:10] TPAM (DDRO) Enabling and Source Selection 1 - DDROSRC1 (rw) */
    __IO Ifx_UReg_32Bit DDROSRC2:8;        /**< \brief [25:18] TPAM (DDRO) Enabling and Source Selection 2 - DDROSRC2 (rw) */
    __IO Ifx_UReg_32Bit PRESCALE:4;        /**< \brief [29:26] Pre-scaling factor - PRESCALE (rw) */
    __I  Ifx_UReg_32Bit :2;                /**< \brief [31:30] \internal Reserved */
    __IO Ifx_UReg_32Bit CRKRCO:1;          /**< \brief [32:32] Crack Sensor Ringo Enabling - CRKRCO (rw) */
    __IO Ifx_UReg_32Bit CRKSEL:1;          /**< \brief [33:33] Crack Sensor Ringo Path Selection - CRKSEL (rw) */
    __I  Ifx_UReg_32Bit :3;                /**< \brief [36:34] \internal Reserved */
    __IO Ifx_UReg_32Bit SAPEN:1;           /**< \brief [37:37] Scan active Path Enable - SAPEN (rw) */
    __IO Ifx_UReg_32Bit ROMTIMEN:1;        /**< \brief [38:38] ROM Read Timing Control Enable - ROMTIMEN (rw) */
    __IO Ifx_UReg_32Bit ROMTIM:4;          /**< \brief [42:39] ROM Read Timing Value - ROMTIM (rw) */
    __I  Ifx_UReg_32Bit :1;                /**< \brief [43:43] \internal Reserved */
    __IO Ifx_UReg_32Bit ROMMAR:2;          /**< \brief [45:44] ROM Margin Test - ROMMAR (rw) */
    __IO Ifx_UReg_32Bit ROMPTIM:2;         /**< \brief [47:46] ROM Prechagre Bitline Read Timing Value - ROMPTIM (rw) */
    __I  Ifx_UReg_32Bit :3;                /**< \brief [50:48] \internal Reserved */
    __IO Ifx_UReg_32Bit DTCCTR1:3;         /**< \brief [53:51] H-Tree Digital to Time Converter Ctrl Overruling 1 - DTCCTRL1 (rw) */
    __IO Ifx_UReg_32Bit DTCCTR2:3;         /**< \brief [56:54] H-Tree Digital to Time Converter Ctrl Overruling 2 - DTCCTRL2 (rw) */
    __IO Ifx_UReg_32Bit DTCCTR3:3;         /**< \brief [59:57] H-Tree Digital to Time Converter Ctrl Overruling 3 - DTCCTRL3 (rw) */
    __IO Ifx_UReg_32Bit DTCCTR4:3;         /**< \brief [62:60] H-Tree Digital to Time Converter Ctrl Overruling 4 - DTCCTRL4 (rw) */
} Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits;

/** \brief ATM-Initialization */
typedef struct _Ifx_A3GTCUTRC_VIRTUAL_GLOBTMC_Bits
{
    __IO Ifx_UReg_32Bit ATMCODE:16;        /**< \brief [15:0] ATM Code - ATMCODE (rw) */
    __I  Ifx_UReg_32Bit :47;               /**< \brief [62:16] \internal Reserved */
} Ifx_A3GTCUTRC_VIRTUAL_GLOBTMC_Bits;

/** \}  */
/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_a3gtcutrc_Registers_union
 * \{   */
/** \brief JTAG_IDCODE Register [TC49x]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_IDCODE_Bits B;      /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_IDCODE;

/** \brief Global Test-Mode-Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_GLOBTMC_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_GLOBTMC;

/** \brief LBIST_HDI #0 Test-Mode-Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_LBIST_HDI_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_LBIST_HDI;

/** \brief LVDSH Pad Overruling Control [TC49xA]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_LVDSCTRL_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_LVDSCTRL;

/** \brief SSH Test Ctrl. and Status Register dMTU #0 [Poll-Transaction: Not more than 21 shift-cycles]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL;

/** \brief SSH Test Ctrl. and Status Register dMTU #0 [Read-Transaction: WEN=0]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD;

/** \brief SSH Test Ctrl. and Status Register dMTU #0 [Write-Transaction: WEN=1]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR;

/** \brief SSH Test Ctrl. and Status Register dMTU #1 [Poll-Transaction: Not more than 21 shift-cycles]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL;

/** \brief SSH Test Ctrl. and Status Register dMTU #1 [Read-Transaction: WEN=0]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD;

/** \brief SSH Test Ctrl. and Status Register dMTU #1 [Write-Transaction: WEN=1]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR;

/** \brief SSH Test Ctrl. and Status Register dMTU #2 [Poll-Transaction: Not more than 21 shift-cycles]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL;

/** \brief SSH Test Ctrl. and Status Register dMTU #2 [Read-Transaction: WEN=0]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD;

/** \brief SSH Test Ctrl. and Status Register dMTU #2 [Write-Transaction: WEN=1]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR;

/** \brief SSH Test Ctrl. and Status Register dMTU #3 [Poll-Transaction: Not more than 21 shift-cycles]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL;

/** \brief SSH Test Ctrl. and Status Register dMTU #3 [Read-Transaction: WEN=0]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD;

/** \brief SSH Test Ctrl. and Status Register dMTU #3 [Write-Transaction: WEN=1]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR;

/** \brief SSH Test Ctrl. and Status Register dMTU #4 [Poll-Transaction: Not more than 21 shift-cycles]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL;

/** \brief SSH Test Ctrl. and Status Register dMTU #4 [Read-Transaction: WEN=0]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD;

/** \brief SSH Test Ctrl. and Status Register dMTU #4 [Write-Transaction: WEN=1]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR;

/** \brief SSH Test Ctrl. and Status Register dMTU #5 [Poll-Transaction: Not more than 21 shift-cycles]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL;

/** \brief SSH Test Ctrl. and Status Register dMTU #5 [Read-Transaction: WEN=0]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD;

/** \brief SSH Test Ctrl. and Status Register dMTU #5 [Write-Transaction: WEN=1]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR;

/** \brief SSH Test Ctrl. and Status Register dMTU #6 [Poll-Transaction: Not more than 21 shift-cycles]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL;

/** \brief SSH Test Ctrl. and Status Register dMTU #6 [Read-Transaction: WEN=0]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD;

/** \brief SSH Test Ctrl. and Status Register dMTU #6 [Write-Transaction: WEN=1]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR;

/** \brief ADC TestMUX Control Register [TC49xA]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MPTRC_ADC_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MPTRC_ADC;

/** \brief Firmware Test Selection Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MPTRC_FW_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MPTRC_FW;

/** \brief Logic-BIST Control Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MPTRC_LBIST_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MPTRC_LBIST;

/** \brief Oscillator Control Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MPTRC_OSC_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MPTRC_OSC;

/** \brief Pad Driving Strength Control Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_MPTRC_PAD_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_MPTRC_PAD;

/** \brief Package Configuration Control [TC49xA]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_PKGCTRL_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_PKGCTRL;

/** \brief SSH Enable Register dMTU #0 [TC49xA]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_SSHEN_MTU0_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_SSHEN_MTU0;

/** \brief SSH Enable Register dMTU #1 [TC49xA]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_SSHEN_MTU1_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_SSHEN_MTU1;

/** \brief SSH Enable Register dMTU #2 [TC49xA]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_SSHEN_MTU2_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_SSHEN_MTU2;

/** \brief SSH Enable Register dMTU #3 [TC49xA]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_SSHEN_MTU3_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_SSHEN_MTU3;

/** \brief SSH Enable Register dMTU #4 [TC49xA]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_SSHEN_MTU4_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_SSHEN_MTU4;

/** \brief SSH Enable Register dMTU #5 [TC49xA]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_SSHEN_MTU5_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_SSHEN_MTU5;

/** \brief SSH Enable Register dMTU #6 [TC49xA]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_SSHEN_MTU6_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_SSHEN_MTU6;

/** \brief System Test-Mode Register   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_SYSTM_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_SYSTM;

/** \brief Timing & RingO Control [TC49xA]   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_TEST_TIMCTRL_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_TEST_TIMCTRL;

/** \brief ATM-Initialization   */
typedef union
{
    Ifx_UReg_32Bit U;                 /**< \brief Unsigned access */
    Ifx_SReg_32Bit I;                 /**< \brief Signed access */
    Ifx_A3GTCUTRC_VIRTUAL_GLOBTMC_Bits B;    /**< \brief Bitfield access */
} Ifx_A3GTCUTRC_VIRTUAL_GLOBTMC;

/** \}  */

/******************************************************************************/
/** \addtogroup IfxSfr_A3gtcutrc_Registers_struct
 * \{  */
/******************************************************************************/
/** \name Object L0
 * \{  */

/** \brief A3GTCUTRC object */
typedef volatile struct _Ifx_A3GTCUTRC
{
       __I  Ifx_UReg_8Bit                       reserved_0[4];          /**< \brief 0, \internal Reserved */
       __I  Ifx_A3GTCUTRC_IDCODE                IDCODE;                 /**< \brief 4, */
       union
       {
             __IO Ifx_A3GTCUTRC_TEST_GLOBTMC          TEST_GLOBTMC;           /**< \brief 52, Global Test-Mode-Register*/
             __IO Ifx_A3GTCUTRC_VIRTUAL_GLOBTMC       VIRTUAL_GLOBTMC;        /**< \brief 52, ATM-Initialization*/
       };
       __IO Ifx_A3GTCUTRC_TEST_TIMCTRL          TEST_TIMCTRL;           /**< \brief 53, */
       union
       {
             __IO Ifx_A3GTCUTRC_TEST_MPTRC_FW         TEST_MPTRC_FW;          /**< \brief 54, Firmware Test Selection Register*/
             __IO Ifx_A3GTCUTRC_TEST_MPTRC_PAD        TEST_MPTRC_PAD;         /**< \brief 54, Pad Driving Strength Control Register*/
             __IO Ifx_A3GTCUTRC_TEST_MPTRC_OSC        TEST_MPTRC_OSC;         /**< \brief 54, Oscillator Control Register*/
             __IO Ifx_A3GTCUTRC_TEST_MPTRC_LBIST      TEST_MPTRC_LBIST;       /**< \brief 54, Logic-BIST Control Register*/
             __IO Ifx_A3GTCUTRC_TEST_MPTRC_ADC        TEST_MPTRC_ADC;         /**< \brief 54, ADC TestMUX Control Register [TC49xA]*/
       };
       __IO Ifx_A3GTCUTRC_TEST_SYSTM            TEST_SYSTM;             /**< \brief 55, */
       __IO Ifx_A3GTCUTRC_TEST_SSHEN_MTU0       TEST_SSHEN_MTU0;        /**< \brief 56, */
       __IO Ifx_A3GTCUTRC_TEST_SSHEN_MTU1       TEST_SSHEN_MTU1;        /**< \brief 57, */
       __IO Ifx_A3GTCUTRC_TEST_SSHEN_MTU2       TEST_SSHEN_MTU2;        /**< \brief 58, */
       __IO Ifx_A3GTCUTRC_TEST_SSHEN_MTU3       TEST_SSHEN_MTU3;        /**< \brief 59, */
       __IO Ifx_A3GTCUTRC_TEST_SSHEN_MTU4       TEST_SSHEN_MTU4;        /**< \brief 5A, */
       __IO Ifx_A3GTCUTRC_TEST_SSHEN_MTU5       TEST_SSHEN_MTU5;        /**< \brief 5B, */
       __IO Ifx_A3GTCUTRC_TEST_SSHEN_MTU6       TEST_SSHEN_MTU6;        /**< \brief 5C, */
       union
       {
             __IO Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_POLL  TEST_MBPJT_MTU0_POLL;    /**< \brief 60, SSH Test Ctrl. and Status Register dMTU #0 [Poll-Transaction: Not more than 21 shift-cycles]*/
             __IO Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_WR    TEST_MBPJT_MTU0_WR;     /**< \brief 60, SSH Test Ctrl. and Status Register dMTU #0 [Write-Transaction: WEN=1]*/
             __IO Ifx_A3GTCUTRC_TEST_MBPJT_MTU0_RD    TEST_MBPJT_MTU0_RD;     /**< \brief 60, SSH Test Ctrl. and Status Register dMTU #0 [Read-Transaction: WEN=0]*/
       };
       union
       {
             __IO Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_POLL  TEST_MBPJT_MTU1_POLL;    /**< \brief 61, SSH Test Ctrl. and Status Register dMTU #1 [Poll-Transaction: Not more than 21 shift-cycles]*/
             __IO Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_WR    TEST_MBPJT_MTU1_WR;     /**< \brief 61, SSH Test Ctrl. and Status Register dMTU #1 [Write-Transaction: WEN=1]*/
             __IO Ifx_A3GTCUTRC_TEST_MBPJT_MTU1_RD    TEST_MBPJT_MTU1_RD;     /**< \brief 61, SSH Test Ctrl. and Status Register dMTU #1 [Read-Transaction: WEN=0]*/
       };
       union
       {
             __IO Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_POLL  TEST_MBPJT_MTU2_POLL;    /**< \brief 62, SSH Test Ctrl. and Status Register dMTU #2 [Poll-Transaction: Not more than 21 shift-cycles]*/
             __IO Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_WR    TEST_MBPJT_MTU2_WR;     /**< \brief 62, SSH Test Ctrl. and Status Register dMTU #2 [Write-Transaction: WEN=1]*/
             __IO Ifx_A3GTCUTRC_TEST_MBPJT_MTU2_RD    TEST_MBPJT_MTU2_RD;     /**< \brief 62, SSH Test Ctrl. and Status Register dMTU #2 [Read-Transaction: WEN=0]*/
       };
       union
       {
             __IO Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_POLL  TEST_MBPJT_MTU3_POLL;    /**< \brief 63, SSH Test Ctrl. and Status Register dMTU #3 [Poll-Transaction: Not more than 21 shift-cycles]*/
             __IO Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_WR    TEST_MBPJT_MTU3_WR;     /**< \brief 63, SSH Test Ctrl. and Status Register dMTU #3 [Write-Transaction: WEN=1]*/
             __IO Ifx_A3GTCUTRC_TEST_MBPJT_MTU3_RD    TEST_MBPJT_MTU3_RD;     /**< \brief 63, SSH Test Ctrl. and Status Register dMTU #3 [Read-Transaction: WEN=0]*/
       };
       union
       {
             __IO Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_POLL  TEST_MBPJT_MTU4_POLL;    /**< \brief 64, SSH Test Ctrl. and Status Register dMTU #4 [Poll-Transaction: Not more than 21 shift-cycles]*/
             __IO Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_WR    TEST_MBPJT_MTU4_WR;     /**< \brief 64, SSH Test Ctrl. and Status Register dMTU #4 [Write-Transaction: WEN=1]*/
             __IO Ifx_A3GTCUTRC_TEST_MBPJT_MTU4_RD    TEST_MBPJT_MTU4_RD;     /**< \brief 64, SSH Test Ctrl. and Status Register dMTU #4 [Read-Transaction: WEN=0]*/
       };
       union
       {
             __IO Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_POLL  TEST_MBPJT_MTU5_POLL;    /**< \brief 65, SSH Test Ctrl. and Status Register dMTU #5 [Poll-Transaction: Not more than 21 shift-cycles]*/
             __IO Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_WR    TEST_MBPJT_MTU5_WR;     /**< \brief 65, SSH Test Ctrl. and Status Register dMTU #5 [Write-Transaction: WEN=1]*/
             __IO Ifx_A3GTCUTRC_TEST_MBPJT_MTU5_RD    TEST_MBPJT_MTU5_RD;     /**< \brief 65, SSH Test Ctrl. and Status Register dMTU #5 [Read-Transaction: WEN=0]*/
       };
       union
       {
             __IO Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_POLL  TEST_MBPJT_MTU6_POLL;    /**< \brief 66, SSH Test Ctrl. and Status Register dMTU #6 [Poll-Transaction: Not more than 21 shift-cycles]*/
             __IO Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_WR    TEST_MBPJT_MTU6_WR;     /**< \brief 66, SSH Test Ctrl. and Status Register dMTU #6 [Write-Transaction: WEN=1]*/
             __IO Ifx_A3GTCUTRC_TEST_MBPJT_MTU6_RD    TEST_MBPJT_MTU6_RD;     /**< \brief 66, SSH Test Ctrl. and Status Register dMTU #6 [Read-Transaction: WEN=0]*/
       };
       __IO Ifx_A3GTCUTRC_TEST_PKGCTRL          TEST_PKGCTRL;           /**< \brief 6A, */
       __IO Ifx_A3GTCUTRC_TEST_LVDSCTRL         TEST_LVDSCTRL;          /**< \brief 6B, */
       __I  Ifx_UReg_1024Bit                    reserved_AE[81];        /**< \brief AE, \internal Reserved */
} Ifx_A3GTCUTRC;

/** \}  */
/******************************************************************************/
/** \}  */

/******************************************************************************/
#if defined (_TASKING_)
#pragma restore
#endif
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

#endif /* IFXA3GTCUTRC_REGDEF_H */
