Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Program_Files/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dbe4b2229a66406d87d4957ca5bdf7ed --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlRoute_tb_behav xil_defaultlib.ControlRoute_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.OrderStore
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataStore
Compiling module xil_defaultlib.ControlRouteRemake
Compiling module xil_defaultlib.ControlRoute_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlRoute_tb_behav
