INFO: [VRFC 10-163] Analyzing VHDL file "C:/Mac/Home/Desktop/SD1/exp6_simu2/exp6_simu2.srcs/sources_1/new/simu2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Mac/Home/Desktop/SD1/exp6_simu2/exp6_simu2.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main
WARNING: [VRFC 10-280] actual for formal port k is neither a static name nor a globally static expression [C:/Mac/Home/Desktop/SD1/exp6_simu2/exp6_simu2.srcs/sources_1/new/main.vhd:62]
