/* parasoft-begin-suppress MISRA2012-RULE-1_1_b_c99-2 "C99 - limits" parasoft-begin-suppress MISRA2012-RULE-1_1_b_c90-2 "C90 - limits" */
/* parasoft-begin-suppress MISRA2012-RULE-5_4_b_c90-2 "C90 - similar names" */
/* parasoft-begin-suppress MISRA2012-RULE-5_4_b_c99-2 "C99 - similar names" */

/**********************************************************************
* Copyright (C) 2012-2019 Cadence Design Systems, Inc.
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. Neither the name of the copyright holder nor the names of its
* contributors may be used to endorse or promote products derived from
* this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
* THIS FILE IS AUTOMATICALLY GENERATED, DO NOT EDIT
*
**********************************************************************/

#ifndef REG_CSIRX_REGS_MACROS_H_
#define REG_CSIRX_REGS_MACROS_H_

#define CSIRX__DEVICE_CONFIG_READ_MASK                               0xFFFFFFFFU
#define CSIRX__DEVICE_CONFIG_WRITE_MASK                              0xFFFFFFFFU
#define CSIRX__DEVICE_CONFIG__MAX_LANE_NB_MASK                       0x00000007U
#define CSIRX__DEVICE_CONFIG__MAX_LANE_NB_SHIFT                               0U
#define CSIRX__DEVICE_CONFIG__MAX_LANE_NB_WIDTH                               3U
#define CSIRX__DEVICE_CONFIG__CDNS_PHY_PRESENT_MASK                  0x00000008U
#define CSIRX__DEVICE_CONFIG__CDNS_PHY_PRESENT_SHIFT                          3U
#define CSIRX__DEVICE_CONFIG__CDNS_PHY_PRESENT_WIDTH                          1U
#define CSIRX__DEVICE_CONFIG__CDNS_PHY_PRESENT_WOCLR                          0U
#define CSIRX__DEVICE_CONFIG__CDNS_PHY_PRESENT_WOSET                          0U
#define CSIRX__DEVICE_CONFIG__NUM_STREAMS_MASK                       0x00000070U
#define CSIRX__DEVICE_CONFIG__NUM_STREAMS_SHIFT                               4U
#define CSIRX__DEVICE_CONFIG__NUM_STREAMS_WIDTH                               3U
#define CSIRX__DEVICE_CONFIG__DATAPATH_SIZE_MASK                     0x00000180U
#define CSIRX__DEVICE_CONFIG__DATAPATH_SIZE_SHIFT                             7U
#define CSIRX__DEVICE_CONFIG__DATAPATH_SIZE_WIDTH                             2U
#define CSIRX__DEVICE_CONFIG__VCX_CONFIG_MASK                        0x00000200U
#define CSIRX__DEVICE_CONFIG__VCX_CONFIG_SHIFT                                9U
#define CSIRX__DEVICE_CONFIG__VCX_CONFIG_WIDTH                                1U
#define CSIRX__DEVICE_CONFIG__VCX_CONFIG_WOCLR                                0U
#define CSIRX__DEVICE_CONFIG__VCX_CONFIG_WOSET                                0U
#define CSIRX__DEVICE_CONFIG__ASF_CONFIG_MASK                        0x00000400U
#define CSIRX__DEVICE_CONFIG__ASF_CONFIG_SHIFT                               10U
#define CSIRX__DEVICE_CONFIG__ASF_CONFIG_WIDTH                                1U
#define CSIRX__DEVICE_CONFIG__ASF_CONFIG_WOCLR                                0U
#define CSIRX__DEVICE_CONFIG__ASF_CONFIG_WOSET                                0U
#define CSIRX__DEVICE_CONFIG__RSVD_0_MASK                            0x00000800U
#define CSIRX__DEVICE_CONFIG__RSVD_0_SHIFT                                   11U
#define CSIRX__DEVICE_CONFIG__RSVD_0_WIDTH                                    1U
#define CSIRX__DEVICE_CONFIG__RSVD_0_WOCLR                                    0U
#define CSIRX__DEVICE_CONFIG__RSVD_0_WOSET                                    0U
#define CSIRX__DEVICE_CONFIG__STREAM0_FIFO_MODE_MASK                 0x00003000U
#define CSIRX__DEVICE_CONFIG__STREAM0_FIFO_MODE_SHIFT                        12U
#define CSIRX__DEVICE_CONFIG__STREAM0_FIFO_MODE_WIDTH                         2U
#define CSIRX__DEVICE_CONFIG__STREAM0_NUM_PIXELS_MASK                0x0000C000U
#define CSIRX__DEVICE_CONFIG__STREAM0_NUM_PIXELS_SHIFT                       14U
#define CSIRX__DEVICE_CONFIG__STREAM0_NUM_PIXELS_WIDTH                        2U
#define CSIRX__DEVICE_CONFIG__STREAM0_MONITOR_PRESENT_MASK           0x00010000U
#define CSIRX__DEVICE_CONFIG__STREAM0_MONITOR_PRESENT_SHIFT                  16U
#define CSIRX__DEVICE_CONFIG__STREAM0_MONITOR_PRESENT_WIDTH                   1U
#define CSIRX__DEVICE_CONFIG__STREAM0_MONITOR_PRESENT_WOCLR                   0U
#define CSIRX__DEVICE_CONFIG__STREAM0_MONITOR_PRESENT_WOSET                   0U
#define CSIRX__DEVICE_CONFIG__STREAM1_FIFO_MODE_MASK                 0x00060000U
#define CSIRX__DEVICE_CONFIG__STREAM1_FIFO_MODE_SHIFT                        17U
#define CSIRX__DEVICE_CONFIG__STREAM1_FIFO_MODE_WIDTH                         2U
#define CSIRX__DEVICE_CONFIG__STREAM1_NUM_PIXELS_MASK                0x00180000U
#define CSIRX__DEVICE_CONFIG__STREAM1_NUM_PIXELS_SHIFT                       19U
#define CSIRX__DEVICE_CONFIG__STREAM1_NUM_PIXELS_WIDTH                        2U
#define CSIRX__DEVICE_CONFIG__STREAM1_MONITOR_PRESENT_MASK           0x00200000U
#define CSIRX__DEVICE_CONFIG__STREAM1_MONITOR_PRESENT_SHIFT                  21U
#define CSIRX__DEVICE_CONFIG__STREAM1_MONITOR_PRESENT_WIDTH                   1U
#define CSIRX__DEVICE_CONFIG__STREAM1_MONITOR_PRESENT_WOCLR                   0U
#define CSIRX__DEVICE_CONFIG__STREAM1_MONITOR_PRESENT_WOSET                   0U
#define CSIRX__DEVICE_CONFIG__STREAM2_FIFO_MODE_MASK                 0x00C00000U
#define CSIRX__DEVICE_CONFIG__STREAM2_FIFO_MODE_SHIFT                        22U
#define CSIRX__DEVICE_CONFIG__STREAM2_FIFO_MODE_WIDTH                         2U
#define CSIRX__DEVICE_CONFIG__STREAM2_NUM_PIXELS_MASK                0x03000000U
#define CSIRX__DEVICE_CONFIG__STREAM2_NUM_PIXELS_SHIFT                       24U
#define CSIRX__DEVICE_CONFIG__STREAM2_NUM_PIXELS_WIDTH                        2U
#define CSIRX__DEVICE_CONFIG__STREAM2_MONITOR_PRESENT_MASK           0x04000000U
#define CSIRX__DEVICE_CONFIG__STREAM2_MONITOR_PRESENT_SHIFT                  26U
#define CSIRX__DEVICE_CONFIG__STREAM2_MONITOR_PRESENT_WIDTH                   1U
#define CSIRX__DEVICE_CONFIG__STREAM2_MONITOR_PRESENT_WOCLR                   0U
#define CSIRX__DEVICE_CONFIG__STREAM2_MONITOR_PRESENT_WOSET                   0U
#define CSIRX__DEVICE_CONFIG__STREAM3_FIFO_MODE_MASK                 0x18000000U
#define CSIRX__DEVICE_CONFIG__STREAM3_FIFO_MODE_SHIFT                        27U
#define CSIRX__DEVICE_CONFIG__STREAM3_FIFO_MODE_WIDTH                         2U
#define CSIRX__DEVICE_CONFIG__STREAM3_NUM_PIXELS_MASK                0x60000000U
#define CSIRX__DEVICE_CONFIG__STREAM3_NUM_PIXELS_SHIFT                       29U
#define CSIRX__DEVICE_CONFIG__STREAM3_NUM_PIXELS_WIDTH                        2U
#define CSIRX__DEVICE_CONFIG__STREAM3_MONITOR_PRESENT_MASK           0x80000000U
#define CSIRX__DEVICE_CONFIG__STREAM3_MONITOR_PRESENT_SHIFT                  31U
#define CSIRX__DEVICE_CONFIG__STREAM3_MONITOR_PRESENT_WIDTH                   1U
#define CSIRX__DEVICE_CONFIG__STREAM3_MONITOR_PRESENT_WOCLR                   0U
#define CSIRX__DEVICE_CONFIG__STREAM3_MONITOR_PRESENT_WOSET                   0U

#define CSIRX__SOFT_RESET_READ_MASK                                  0xFFFFFFFFU
#define CSIRX__SOFT_RESET_WRITE_MASK                                 0xFFFFFFFFU
#define CSIRX__SOFT_RESET_WOCLR_MASK                                 0x00000003U
#define CSIRX__SOFT_RESET__FRONT_MASK                                0x00000001U
#define CSIRX__SOFT_RESET__FRONT_SHIFT                                        0U
#define CSIRX__SOFT_RESET__FRONT_WIDTH                                        1U
#define CSIRX__SOFT_RESET__FRONT_WOCLR                                        1U
#define CSIRX__SOFT_RESET__FRONT_WOSET                                        0U
#define CSIRX__SOFT_RESET__PROTOCOL_MASK                             0x00000002U
#define CSIRX__SOFT_RESET__PROTOCOL_SHIFT                                     1U
#define CSIRX__SOFT_RESET__PROTOCOL_WIDTH                                     1U
#define CSIRX__SOFT_RESET__PROTOCOL_WOCLR                                     1U
#define CSIRX__SOFT_RESET__PROTOCOL_WOSET                                     0U
#define CSIRX__SOFT_RESET__RSVD_0_MASK                               0xFFFFFFFCU
#define CSIRX__SOFT_RESET__RSVD_0_SHIFT                                       2U
#define CSIRX__SOFT_RESET__RSVD_0_WIDTH                                      30U

#define CSIRX__STATIC_CFG_READ_MASK                                  0xFFFFFFFFU
#define CSIRX__STATIC_CFG_WRITE_MASK                                 0xFFFFFFFFU
#define CSIRX__STATIC_CFG__SEL_MASK                                  0x00000003U
#define CSIRX__STATIC_CFG__SEL_SHIFT                                          0U
#define CSIRX__STATIC_CFG__SEL_WIDTH                                          2U
#define CSIRX__STATIC_CFG__RSVD_0_MASK                               0x0000000CU
#define CSIRX__STATIC_CFG__RSVD_0_SHIFT                                       2U
#define CSIRX__STATIC_CFG__RSVD_0_WIDTH                                       2U
#define CSIRX__STATIC_CFG__V2P0_SUPPORT_ENABLE_MASK                  0x00000010U
#define CSIRX__STATIC_CFG__V2P0_SUPPORT_ENABLE_SHIFT                          4U
#define CSIRX__STATIC_CFG__V2P0_SUPPORT_ENABLE_WIDTH                          1U
#define CSIRX__STATIC_CFG__V2P0_SUPPORT_ENABLE_WOCLR                          0U
#define CSIRX__STATIC_CFG__V2P0_SUPPORT_ENABLE_WOSET                          0U
#define CSIRX__STATIC_CFG__RSVD_1_MASK                               0x000000E0U
#define CSIRX__STATIC_CFG__RSVD_1_SHIFT                                       5U
#define CSIRX__STATIC_CFG__RSVD_1_WIDTH                                       3U
#define CSIRX__STATIC_CFG__LANE_NB_MASK                              0x00000700U
#define CSIRX__STATIC_CFG__LANE_NB_SHIFT                                      8U
#define CSIRX__STATIC_CFG__LANE_NB_WIDTH                                      3U
#define CSIRX__STATIC_CFG__RSVD_2_MASK                               0x0000F800U
#define CSIRX__STATIC_CFG__RSVD_2_SHIFT                                      11U
#define CSIRX__STATIC_CFG__RSVD_2_WIDTH                                       5U
#define CSIRX__STATIC_CFG__DL0_MAP_MASK                              0x00070000U
#define CSIRX__STATIC_CFG__DL0_MAP_SHIFT                                     16U
#define CSIRX__STATIC_CFG__DL0_MAP_WIDTH                                      3U
#define CSIRX__STATIC_CFG__RSVD_3_MASK                               0x00080000U
#define CSIRX__STATIC_CFG__RSVD_3_SHIFT                                      19U
#define CSIRX__STATIC_CFG__RSVD_3_WIDTH                                       1U
#define CSIRX__STATIC_CFG__RSVD_3_WOCLR                                       0U
#define CSIRX__STATIC_CFG__RSVD_3_WOSET                                       0U
#define CSIRX__STATIC_CFG__DL1_MAP_MASK                              0x00700000U
#define CSIRX__STATIC_CFG__DL1_MAP_SHIFT                                     20U
#define CSIRX__STATIC_CFG__DL1_MAP_WIDTH                                      3U
#define CSIRX__STATIC_CFG__RSVD_4_MASK                               0x00800000U
#define CSIRX__STATIC_CFG__RSVD_4_SHIFT                                      23U
#define CSIRX__STATIC_CFG__RSVD_4_WIDTH                                       1U
#define CSIRX__STATIC_CFG__RSVD_4_WOCLR                                       0U
#define CSIRX__STATIC_CFG__RSVD_4_WOSET                                       0U
#define CSIRX__STATIC_CFG__DL2_MAP_MASK                              0x07000000U
#define CSIRX__STATIC_CFG__DL2_MAP_SHIFT                                     24U
#define CSIRX__STATIC_CFG__DL2_MAP_WIDTH                                      3U
#define CSIRX__STATIC_CFG__RSVD_5_MASK                               0x08000000U
#define CSIRX__STATIC_CFG__RSVD_5_SHIFT                                      27U
#define CSIRX__STATIC_CFG__RSVD_5_WIDTH                                       1U
#define CSIRX__STATIC_CFG__RSVD_5_WOCLR                                       0U
#define CSIRX__STATIC_CFG__RSVD_5_WOSET                                       0U
#define CSIRX__STATIC_CFG__DL3_MAP_MASK                              0x70000000U
#define CSIRX__STATIC_CFG__DL3_MAP_SHIFT                                     28U
#define CSIRX__STATIC_CFG__DL3_MAP_WIDTH                                      3U
#define CSIRX__STATIC_CFG__RSVD_6_MASK                               0x80000000U
#define CSIRX__STATIC_CFG__RSVD_6_SHIFT                                      31U
#define CSIRX__STATIC_CFG__RSVD_6_WIDTH                                       1U
#define CSIRX__STATIC_CFG__RSVD_6_WOCLR                                       0U
#define CSIRX__STATIC_CFG__RSVD_6_WOSET                                       0U

#define CSIRX__ERROR_BYPASS_CFG_READ_MASK                            0xFFFFFFFFU
#define CSIRX__ERROR_BYPASS_CFG_WRITE_MASK                           0xFFFFFFFFU
#define CSIRX__ERROR_BYPASS_CFG__CRC_MASK                            0x00000001U
#define CSIRX__ERROR_BYPASS_CFG__CRC_SHIFT                                    0U
#define CSIRX__ERROR_BYPASS_CFG__CRC_WIDTH                                    1U
#define CSIRX__ERROR_BYPASS_CFG__CRC_WOCLR                                    0U
#define CSIRX__ERROR_BYPASS_CFG__CRC_WOSET                                    0U
#define CSIRX__ERROR_BYPASS_CFG__ECC_MASK                            0x00000002U
#define CSIRX__ERROR_BYPASS_CFG__ECC_SHIFT                                    1U
#define CSIRX__ERROR_BYPASS_CFG__ECC_WIDTH                                    1U
#define CSIRX__ERROR_BYPASS_CFG__ECC_WOCLR                                    0U
#define CSIRX__ERROR_BYPASS_CFG__ECC_WOSET                                    0U
#define CSIRX__ERROR_BYPASS_CFG__DATA_ID_MASK                        0x00000004U
#define CSIRX__ERROR_BYPASS_CFG__DATA_ID_SHIFT                                2U
#define CSIRX__ERROR_BYPASS_CFG__DATA_ID_WIDTH                                1U
#define CSIRX__ERROR_BYPASS_CFG__DATA_ID_WOCLR                                0U
#define CSIRX__ERROR_BYPASS_CFG__DATA_ID_WOSET                                0U
#define CSIRX__ERROR_BYPASS_CFG__RSVD_0_MASK                         0xFFFFFFF8U
#define CSIRX__ERROR_BYPASS_CFG__RSVD_0_SHIFT                                 3U
#define CSIRX__ERROR_BYPASS_CFG__RSVD_0_WIDTH                                29U

#define CSIRX__MONITOR_IRQS_READ_MASK                                0xFFFFFFFFU
#define CSIRX__MONITOR_IRQS_WRITE_MASK                               0xFFFFFFFFU
#define CSIRX__MONITOR_IRQS_WOCLR_MASK                               0xFFFFFFFFU
#define CSIRX__MONITOR_IRQS__STREAM0_TIMER_IRQ_MASK                  0x00000001U
#define CSIRX__MONITOR_IRQS__STREAM0_TIMER_IRQ_SHIFT                          0U
#define CSIRX__MONITOR_IRQS__STREAM0_TIMER_IRQ_WIDTH                          1U
#define CSIRX__MONITOR_IRQS__STREAM0_TIMER_IRQ_WOCLR                          1U
#define CSIRX__MONITOR_IRQS__STREAM0_TIMER_IRQ_WOSET                          0U
#define CSIRX__MONITOR_IRQS__STREAM0_LB_IRQ_MASK                     0x00000002U
#define CSIRX__MONITOR_IRQS__STREAM0_LB_IRQ_SHIFT                             1U
#define CSIRX__MONITOR_IRQS__STREAM0_LB_IRQ_WIDTH                             1U
#define CSIRX__MONITOR_IRQS__STREAM0_LB_IRQ_WOCLR                             1U
#define CSIRX__MONITOR_IRQS__STREAM0_LB_IRQ_WOSET                             0U
#define CSIRX__MONITOR_IRQS__STREAM0_FRAME_IRQ_MASK                  0x00000004U
#define CSIRX__MONITOR_IRQS__STREAM0_FRAME_IRQ_SHIFT                          2U
#define CSIRX__MONITOR_IRQS__STREAM0_FRAME_IRQ_WIDTH                          1U
#define CSIRX__MONITOR_IRQS__STREAM0_FRAME_IRQ_WOCLR                          1U
#define CSIRX__MONITOR_IRQS__STREAM0_FRAME_IRQ_WOSET                          0U
#define CSIRX__MONITOR_IRQS__STREAM0_FCC_START_IRQ_MASK              0x00000008U
#define CSIRX__MONITOR_IRQS__STREAM0_FCC_START_IRQ_SHIFT                      3U
#define CSIRX__MONITOR_IRQS__STREAM0_FCC_START_IRQ_WIDTH                      1U
#define CSIRX__MONITOR_IRQS__STREAM0_FCC_START_IRQ_WOCLR                      1U
#define CSIRX__MONITOR_IRQS__STREAM0_FCC_START_IRQ_WOSET                      0U
#define CSIRX__MONITOR_IRQS__STREAM0_FCC_STOP_IRQ_MASK               0x00000010U
#define CSIRX__MONITOR_IRQS__STREAM0_FCC_STOP_IRQ_SHIFT                       4U
#define CSIRX__MONITOR_IRQS__STREAM0_FCC_STOP_IRQ_WIDTH                       1U
#define CSIRX__MONITOR_IRQS__STREAM0_FCC_STOP_IRQ_WOCLR                       1U
#define CSIRX__MONITOR_IRQS__STREAM0_FCC_STOP_IRQ_WOSET                       0U
#define CSIRX__MONITOR_IRQS__STREAM0_FRAME_CNT_ERROR_IRQ_MASK        0x00000020U
#define CSIRX__MONITOR_IRQS__STREAM0_FRAME_CNT_ERROR_IRQ_SHIFT                5U
#define CSIRX__MONITOR_IRQS__STREAM0_FRAME_CNT_ERROR_IRQ_WIDTH                1U
#define CSIRX__MONITOR_IRQS__STREAM0_FRAME_CNT_ERROR_IRQ_WOCLR                1U
#define CSIRX__MONITOR_IRQS__STREAM0_FRAME_CNT_ERROR_IRQ_WOSET                0U
#define CSIRX__MONITOR_IRQS__STREAM0_FRAME_MISMATCH_IRQ_MASK         0x00000040U
#define CSIRX__MONITOR_IRQS__STREAM0_FRAME_MISMATCH_IRQ_SHIFT                 6U
#define CSIRX__MONITOR_IRQS__STREAM0_FRAME_MISMATCH_IRQ_WIDTH                 1U
#define CSIRX__MONITOR_IRQS__STREAM0_FRAME_MISMATCH_IRQ_WOCLR                 1U
#define CSIRX__MONITOR_IRQS__STREAM0_FRAME_MISMATCH_IRQ_WOSET                 0U
#define CSIRX__MONITOR_IRQS__STREAM0_LINE_CNT_ERROR_IRQ_MASK         0x00000080U
#define CSIRX__MONITOR_IRQS__STREAM0_LINE_CNT_ERROR_IRQ_SHIFT                 7U
#define CSIRX__MONITOR_IRQS__STREAM0_LINE_CNT_ERROR_IRQ_WIDTH                 1U
#define CSIRX__MONITOR_IRQS__STREAM0_LINE_CNT_ERROR_IRQ_WOCLR                 1U
#define CSIRX__MONITOR_IRQS__STREAM0_LINE_CNT_ERROR_IRQ_WOSET                 0U
#define CSIRX__MONITOR_IRQS__STREAM1_TIMER_IRQ_MASK                  0x00000100U
#define CSIRX__MONITOR_IRQS__STREAM1_TIMER_IRQ_SHIFT                          8U
#define CSIRX__MONITOR_IRQS__STREAM1_TIMER_IRQ_WIDTH                          1U
#define CSIRX__MONITOR_IRQS__STREAM1_TIMER_IRQ_WOCLR                          1U
#define CSIRX__MONITOR_IRQS__STREAM1_TIMER_IRQ_WOSET                          0U
#define CSIRX__MONITOR_IRQS__STREAM1_LB_IRQ_MASK                     0x00000200U
#define CSIRX__MONITOR_IRQS__STREAM1_LB_IRQ_SHIFT                             9U
#define CSIRX__MONITOR_IRQS__STREAM1_LB_IRQ_WIDTH                             1U
#define CSIRX__MONITOR_IRQS__STREAM1_LB_IRQ_WOCLR                             1U
#define CSIRX__MONITOR_IRQS__STREAM1_LB_IRQ_WOSET                             0U
#define CSIRX__MONITOR_IRQS__STREAM1_FRAME_IRQ_MASK                  0x00000400U
#define CSIRX__MONITOR_IRQS__STREAM1_FRAME_IRQ_SHIFT                         10U
#define CSIRX__MONITOR_IRQS__STREAM1_FRAME_IRQ_WIDTH                          1U
#define CSIRX__MONITOR_IRQS__STREAM1_FRAME_IRQ_WOCLR                          1U
#define CSIRX__MONITOR_IRQS__STREAM1_FRAME_IRQ_WOSET                          0U
#define CSIRX__MONITOR_IRQS__STREAM1_FCC_START_IRQ_MASK              0x00000800U
#define CSIRX__MONITOR_IRQS__STREAM1_FCC_START_IRQ_SHIFT                     11U
#define CSIRX__MONITOR_IRQS__STREAM1_FCC_START_IRQ_WIDTH                      1U
#define CSIRX__MONITOR_IRQS__STREAM1_FCC_START_IRQ_WOCLR                      1U
#define CSIRX__MONITOR_IRQS__STREAM1_FCC_START_IRQ_WOSET                      0U
#define CSIRX__MONITOR_IRQS__STREAM1_FCC_STOP_IRQ_MASK               0x00001000U
#define CSIRX__MONITOR_IRQS__STREAM1_FCC_STOP_IRQ_SHIFT                      12U
#define CSIRX__MONITOR_IRQS__STREAM1_FCC_STOP_IRQ_WIDTH                       1U
#define CSIRX__MONITOR_IRQS__STREAM1_FCC_STOP_IRQ_WOCLR                       1U
#define CSIRX__MONITOR_IRQS__STREAM1_FCC_STOP_IRQ_WOSET                       0U
#define CSIRX__MONITOR_IRQS__STREAM1_FRAME_CNT_ERROR_IRQ_MASK        0x00002000U
#define CSIRX__MONITOR_IRQS__STREAM1_FRAME_CNT_ERROR_IRQ_SHIFT               13U
#define CSIRX__MONITOR_IRQS__STREAM1_FRAME_CNT_ERROR_IRQ_WIDTH                1U
#define CSIRX__MONITOR_IRQS__STREAM1_FRAME_CNT_ERROR_IRQ_WOCLR                1U
#define CSIRX__MONITOR_IRQS__STREAM1_FRAME_CNT_ERROR_IRQ_WOSET                0U
#define CSIRX__MONITOR_IRQS__STREAM1_FRAME_MISMATCH_IRQ_MASK         0x00004000U
#define CSIRX__MONITOR_IRQS__STREAM1_FRAME_MISMATCH_IRQ_SHIFT                14U
#define CSIRX__MONITOR_IRQS__STREAM1_FRAME_MISMATCH_IRQ_WIDTH                 1U
#define CSIRX__MONITOR_IRQS__STREAM1_FRAME_MISMATCH_IRQ_WOCLR                 1U
#define CSIRX__MONITOR_IRQS__STREAM1_FRAME_MISMATCH_IRQ_WOSET                 0U
#define CSIRX__MONITOR_IRQS__STREAM1_LINE_CNT_ERROR_IRQ_MASK         0x00008000U
#define CSIRX__MONITOR_IRQS__STREAM1_LINE_CNT_ERROR_IRQ_SHIFT                15U
#define CSIRX__MONITOR_IRQS__STREAM1_LINE_CNT_ERROR_IRQ_WIDTH                 1U
#define CSIRX__MONITOR_IRQS__STREAM1_LINE_CNT_ERROR_IRQ_WOCLR                 1U
#define CSIRX__MONITOR_IRQS__STREAM1_LINE_CNT_ERROR_IRQ_WOSET                 0U
#define CSIRX__MONITOR_IRQS__STREAM2_TIMER_IRQ_MASK                  0x00010000U
#define CSIRX__MONITOR_IRQS__STREAM2_TIMER_IRQ_SHIFT                         16U
#define CSIRX__MONITOR_IRQS__STREAM2_TIMER_IRQ_WIDTH                          1U
#define CSIRX__MONITOR_IRQS__STREAM2_TIMER_IRQ_WOCLR                          1U
#define CSIRX__MONITOR_IRQS__STREAM2_TIMER_IRQ_WOSET                          0U
#define CSIRX__MONITOR_IRQS__STREAM2_LB_IRQ_MASK                     0x00020000U
#define CSIRX__MONITOR_IRQS__STREAM2_LB_IRQ_SHIFT                            17U
#define CSIRX__MONITOR_IRQS__STREAM2_LB_IRQ_WIDTH                             1U
#define CSIRX__MONITOR_IRQS__STREAM2_LB_IRQ_WOCLR                             1U
#define CSIRX__MONITOR_IRQS__STREAM2_LB_IRQ_WOSET                             0U
#define CSIRX__MONITOR_IRQS__STREAM2_FRAME_IRQ_MASK                  0x00040000U
#define CSIRX__MONITOR_IRQS__STREAM2_FRAME_IRQ_SHIFT                         18U
#define CSIRX__MONITOR_IRQS__STREAM2_FRAME_IRQ_WIDTH                          1U
#define CSIRX__MONITOR_IRQS__STREAM2_FRAME_IRQ_WOCLR                          1U
#define CSIRX__MONITOR_IRQS__STREAM2_FRAME_IRQ_WOSET                          0U
#define CSIRX__MONITOR_IRQS__STREAM2_FCC_START_IRQ_MASK              0x00080000U
#define CSIRX__MONITOR_IRQS__STREAM2_FCC_START_IRQ_SHIFT                     19U
#define CSIRX__MONITOR_IRQS__STREAM2_FCC_START_IRQ_WIDTH                      1U
#define CSIRX__MONITOR_IRQS__STREAM2_FCC_START_IRQ_WOCLR                      1U
#define CSIRX__MONITOR_IRQS__STREAM2_FCC_START_IRQ_WOSET                      0U
#define CSIRX__MONITOR_IRQS__STREAM2_FCC_STOP_IRQ_MASK               0x00100000U
#define CSIRX__MONITOR_IRQS__STREAM2_FCC_STOP_IRQ_SHIFT                      20U
#define CSIRX__MONITOR_IRQS__STREAM2_FCC_STOP_IRQ_WIDTH                       1U
#define CSIRX__MONITOR_IRQS__STREAM2_FCC_STOP_IRQ_WOCLR                       1U
#define CSIRX__MONITOR_IRQS__STREAM2_FCC_STOP_IRQ_WOSET                       0U
#define CSIRX__MONITOR_IRQS__STREAM2_FRAME_CNT_ERROR_IRQ_MASK        0x00200000U
#define CSIRX__MONITOR_IRQS__STREAM2_FRAME_CNT_ERROR_IRQ_SHIFT               21U
#define CSIRX__MONITOR_IRQS__STREAM2_FRAME_CNT_ERROR_IRQ_WIDTH                1U
#define CSIRX__MONITOR_IRQS__STREAM2_FRAME_CNT_ERROR_IRQ_WOCLR                1U
#define CSIRX__MONITOR_IRQS__STREAM2_FRAME_CNT_ERROR_IRQ_WOSET                0U
#define CSIRX__MONITOR_IRQS__STREAM2_FRAME_MISMATCH_IRQ_MASK         0x00400000U
#define CSIRX__MONITOR_IRQS__STREAM2_FRAME_MISMATCH_IRQ_SHIFT                22U
#define CSIRX__MONITOR_IRQS__STREAM2_FRAME_MISMATCH_IRQ_WIDTH                 1U
#define CSIRX__MONITOR_IRQS__STREAM2_FRAME_MISMATCH_IRQ_WOCLR                 1U
#define CSIRX__MONITOR_IRQS__STREAM2_FRAME_MISMATCH_IRQ_WOSET                 0U
#define CSIRX__MONITOR_IRQS__STREAM2_LINE_CNT_ERROR_IRQ_MASK         0x00800000U
#define CSIRX__MONITOR_IRQS__STREAM2_LINE_CNT_ERROR_IRQ_SHIFT                23U
#define CSIRX__MONITOR_IRQS__STREAM2_LINE_CNT_ERROR_IRQ_WIDTH                 1U
#define CSIRX__MONITOR_IRQS__STREAM2_LINE_CNT_ERROR_IRQ_WOCLR                 1U
#define CSIRX__MONITOR_IRQS__STREAM2_LINE_CNT_ERROR_IRQ_WOSET                 0U
#define CSIRX__MONITOR_IRQS__STREAM3_TIMER_IRQ_MASK                  0x01000000U
#define CSIRX__MONITOR_IRQS__STREAM3_TIMER_IRQ_SHIFT                         24U
#define CSIRX__MONITOR_IRQS__STREAM3_TIMER_IRQ_WIDTH                          1U
#define CSIRX__MONITOR_IRQS__STREAM3_TIMER_IRQ_WOCLR                          1U
#define CSIRX__MONITOR_IRQS__STREAM3_TIMER_IRQ_WOSET                          0U
#define CSIRX__MONITOR_IRQS__STREAM3_LB_IRQ_MASK                     0x02000000U
#define CSIRX__MONITOR_IRQS__STREAM3_LB_IRQ_SHIFT                            25U
#define CSIRX__MONITOR_IRQS__STREAM3_LB_IRQ_WIDTH                             1U
#define CSIRX__MONITOR_IRQS__STREAM3_LB_IRQ_WOCLR                             1U
#define CSIRX__MONITOR_IRQS__STREAM3_LB_IRQ_WOSET                             0U
#define CSIRX__MONITOR_IRQS__STREAM3_FRAME_IRQ_MASK                  0x04000000U
#define CSIRX__MONITOR_IRQS__STREAM3_FRAME_IRQ_SHIFT                         26U
#define CSIRX__MONITOR_IRQS__STREAM3_FRAME_IRQ_WIDTH                          1U
#define CSIRX__MONITOR_IRQS__STREAM3_FRAME_IRQ_WOCLR                          1U
#define CSIRX__MONITOR_IRQS__STREAM3_FRAME_IRQ_WOSET                          0U
#define CSIRX__MONITOR_IRQS__STREAM3_FCC_START_IRQ_MASK              0x08000000U
#define CSIRX__MONITOR_IRQS__STREAM3_FCC_START_IRQ_SHIFT                     27U
#define CSIRX__MONITOR_IRQS__STREAM3_FCC_START_IRQ_WIDTH                      1U
#define CSIRX__MONITOR_IRQS__STREAM3_FCC_START_IRQ_WOCLR                      1U
#define CSIRX__MONITOR_IRQS__STREAM3_FCC_START_IRQ_WOSET                      0U
#define CSIRX__MONITOR_IRQS__STREAM3_FCC_STOP_IRQ_MASK               0x10000000U
#define CSIRX__MONITOR_IRQS__STREAM3_FCC_STOP_IRQ_SHIFT                      28U
#define CSIRX__MONITOR_IRQS__STREAM3_FCC_STOP_IRQ_WIDTH                       1U
#define CSIRX__MONITOR_IRQS__STREAM3_FCC_STOP_IRQ_WOCLR                       1U
#define CSIRX__MONITOR_IRQS__STREAM3_FCC_STOP_IRQ_WOSET                       0U
#define CSIRX__MONITOR_IRQS__STREAM3_FRAME_CNT_ERROR_IRQ_MASK        0x20000000U
#define CSIRX__MONITOR_IRQS__STREAM3_FRAME_CNT_ERROR_IRQ_SHIFT               29U
#define CSIRX__MONITOR_IRQS__STREAM3_FRAME_CNT_ERROR_IRQ_WIDTH                1U
#define CSIRX__MONITOR_IRQS__STREAM3_FRAME_CNT_ERROR_IRQ_WOCLR                1U
#define CSIRX__MONITOR_IRQS__STREAM3_FRAME_CNT_ERROR_IRQ_WOSET                0U
#define CSIRX__MONITOR_IRQS__STREAM3_FRAME_MISMATCH_IRQ_MASK         0x40000000U
#define CSIRX__MONITOR_IRQS__STREAM3_FRAME_MISMATCH_IRQ_SHIFT                30U
#define CSIRX__MONITOR_IRQS__STREAM3_FRAME_MISMATCH_IRQ_WIDTH                 1U
#define CSIRX__MONITOR_IRQS__STREAM3_FRAME_MISMATCH_IRQ_WOCLR                 1U
#define CSIRX__MONITOR_IRQS__STREAM3_FRAME_MISMATCH_IRQ_WOSET                 0U
#define CSIRX__MONITOR_IRQS__STREAM3_LINE_CNT_ERROR_IRQ_MASK         0x80000000U
#define CSIRX__MONITOR_IRQS__STREAM3_LINE_CNT_ERROR_IRQ_SHIFT                31U
#define CSIRX__MONITOR_IRQS__STREAM3_LINE_CNT_ERROR_IRQ_WIDTH                 1U
#define CSIRX__MONITOR_IRQS__STREAM3_LINE_CNT_ERROR_IRQ_WOCLR                 1U
#define CSIRX__MONITOR_IRQS__STREAM3_LINE_CNT_ERROR_IRQ_WOSET                 0U

#define CSIRX__MONITOR_IRQS_MASK_CFG_READ_MASK                       0xFFFFFFFFU
#define CSIRX__MONITOR_IRQS_MASK_CFG_WRITE_MASK                      0xFFFFFFFFU
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_TIMER_IRQM_MASK        0x00000001U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_TIMER_IRQM_SHIFT                0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_TIMER_IRQM_WIDTH                1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_TIMER_IRQM_WOCLR                0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_TIMER_IRQM_WOSET                0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_LB_IRQM_MASK           0x00000002U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_LB_IRQM_SHIFT                   1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_LB_IRQM_WIDTH                   1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_LB_IRQM_WOCLR                   0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_LB_IRQM_WOSET                   0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FRAME_IRQM_MASK        0x00000004U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FRAME_IRQM_SHIFT                2U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FRAME_IRQM_WIDTH                1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FRAME_IRQM_WOCLR                0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FRAME_IRQM_WOSET                0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FCC_START_IRQM_MASK    0x00000008U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FCC_START_IRQM_SHIFT            3U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FCC_START_IRQM_WIDTH            1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FCC_START_IRQM_WOCLR            0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FCC_START_IRQM_WOSET            0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FCC_STOP_IRQM_MASK     0x00000010U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FCC_STOP_IRQM_SHIFT             4U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FCC_STOP_IRQM_WIDTH             1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FCC_STOP_IRQM_WOCLR             0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FCC_STOP_IRQM_WOSET             0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FRAME_CNT_ERROR_IRQM_MASK 0x00000020U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FRAME_CNT_ERROR_IRQM_SHIFT      5U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FRAME_CNT_ERROR_IRQM_WIDTH      1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FRAME_CNT_ERROR_IRQM_WOCLR      0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FRAME_CNT_ERROR_IRQM_WOSET      0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FRAME_MISMATCH_IRQM_MASK 0x00000040U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FRAME_MISMATCH_IRQM_SHIFT       6U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FRAME_MISMATCH_IRQM_WIDTH       1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FRAME_MISMATCH_IRQM_WOCLR       0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_FRAME_MISMATCH_IRQM_WOSET       0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_LINE_CNT_ERROR_IRQM_MASK 0x00000080U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_LINE_CNT_ERROR_IRQM_SHIFT       7U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_LINE_CNT_ERROR_IRQM_WIDTH       1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_LINE_CNT_ERROR_IRQM_WOCLR       0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM0_LINE_CNT_ERROR_IRQM_WOSET       0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_TIMER_IRQM_MASK        0x00000100U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_TIMER_IRQM_SHIFT                8U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_TIMER_IRQM_WIDTH                1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_TIMER_IRQM_WOCLR                0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_TIMER_IRQM_WOSET                0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_LB_IRQM_MASK           0x00000200U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_LB_IRQM_SHIFT                   9U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_LB_IRQM_WIDTH                   1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_LB_IRQM_WOCLR                   0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_LB_IRQM_WOSET                   0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FRAME_IRQM_MASK        0x00000400U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FRAME_IRQM_SHIFT               10U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FRAME_IRQM_WIDTH                1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FRAME_IRQM_WOCLR                0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FRAME_IRQM_WOSET                0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FCC_START_IRQM_MASK    0x00000800U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FCC_START_IRQM_SHIFT           11U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FCC_START_IRQM_WIDTH            1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FCC_START_IRQM_WOCLR            0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FCC_START_IRQM_WOSET            0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FCC_STOP_IRQM_MASK     0x00001000U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FCC_STOP_IRQM_SHIFT            12U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FCC_STOP_IRQM_WIDTH             1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FCC_STOP_IRQM_WOCLR             0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FCC_STOP_IRQM_WOSET             0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FRAME_CNT_ERROR_IRQM_MASK 0x00002000U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FRAME_CNT_ERROR_IRQM_SHIFT     13U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FRAME_CNT_ERROR_IRQM_WIDTH      1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FRAME_CNT_ERROR_IRQM_WOCLR      0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FRAME_CNT_ERROR_IRQM_WOSET      0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FRAME_MISMATCH_IRQM_MASK 0x00004000U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FRAME_MISMATCH_IRQM_SHIFT      14U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FRAME_MISMATCH_IRQM_WIDTH       1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FRAME_MISMATCH_IRQM_WOCLR       0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_FRAME_MISMATCH_IRQM_WOSET       0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_LINE_CNT_ERROR_IRQM_MASK 0x00008000U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_LINE_CNT_ERROR_IRQM_SHIFT      15U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_LINE_CNT_ERROR_IRQM_WIDTH       1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_LINE_CNT_ERROR_IRQM_WOCLR       0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM1_LINE_CNT_ERROR_IRQM_WOSET       0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_TIMER_IRQM_MASK        0x00010000U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_TIMER_IRQM_SHIFT               16U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_TIMER_IRQM_WIDTH                1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_TIMER_IRQM_WOCLR                0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_TIMER_IRQM_WOSET                0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_LB_IRQM_MASK           0x00020000U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_LB_IRQM_SHIFT                  17U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_LB_IRQM_WIDTH                   1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_LB_IRQM_WOCLR                   0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_LB_IRQM_WOSET                   0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FRAME_IRQM_MASK        0x00040000U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FRAME_IRQM_SHIFT               18U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FRAME_IRQM_WIDTH                1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FRAME_IRQM_WOCLR                0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FRAME_IRQM_WOSET                0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FCC_START_IRQM_MASK    0x00080000U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FCC_START_IRQM_SHIFT           19U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FCC_START_IRQM_WIDTH            1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FCC_START_IRQM_WOCLR            0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FCC_START_IRQM_WOSET            0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FCC_STOP_IRQM_MASK     0x00100000U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FCC_STOP_IRQM_SHIFT            20U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FCC_STOP_IRQM_WIDTH             1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FCC_STOP_IRQM_WOCLR             0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FCC_STOP_IRQM_WOSET             0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FRAME_CNT_ERROR_IRQM_MASK 0x00200000U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FRAME_CNT_ERROR_IRQM_SHIFT     21U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FRAME_CNT_ERROR_IRQM_WIDTH      1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FRAME_CNT_ERROR_IRQM_WOCLR      0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FRAME_CNT_ERROR_IRQM_WOSET      0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FRAME_MISMATCH_IRQM_MASK 0x00400000U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FRAME_MISMATCH_IRQM_SHIFT      22U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FRAME_MISMATCH_IRQM_WIDTH       1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FRAME_MISMATCH_IRQM_WOCLR       0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_FRAME_MISMATCH_IRQM_WOSET       0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_LINE_CNT_ERROR_IRQM_MASK 0x00800000U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_LINE_CNT_ERROR_IRQM_SHIFT      23U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_LINE_CNT_ERROR_IRQM_WIDTH       1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_LINE_CNT_ERROR_IRQM_WOCLR       0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM2_LINE_CNT_ERROR_IRQM_WOSET       0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_TIMER_IRQM_MASK        0x01000000U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_TIMER_IRQM_SHIFT               24U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_TIMER_IRQM_WIDTH                1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_TIMER_IRQM_WOCLR                0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_TIMER_IRQM_WOSET                0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_LB_IRQM_MASK           0x02000000U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_LB_IRQM_SHIFT                  25U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_LB_IRQM_WIDTH                   1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_LB_IRQM_WOCLR                   0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_LB_IRQM_WOSET                   0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FRAME_IRQM_MASK        0x04000000U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FRAME_IRQM_SHIFT               26U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FRAME_IRQM_WIDTH                1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FRAME_IRQM_WOCLR                0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FRAME_IRQM_WOSET                0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FCC_START_IRQM_MASK    0x08000000U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FCC_START_IRQM_SHIFT           27U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FCC_START_IRQM_WIDTH            1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FCC_START_IRQM_WOCLR            0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FCC_START_IRQM_WOSET            0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FCC_STOP_IRQM_MASK     0x10000000U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FCC_STOP_IRQM_SHIFT            28U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FCC_STOP_IRQM_WIDTH             1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FCC_STOP_IRQM_WOCLR             0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FCC_STOP_IRQM_WOSET             0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FRAME_CNT_ERROR_IRQM_MASK 0x20000000U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FRAME_CNT_ERROR_IRQM_SHIFT     29U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FRAME_CNT_ERROR_IRQM_WIDTH      1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FRAME_CNT_ERROR_IRQM_WOCLR      0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FRAME_CNT_ERROR_IRQM_WOSET      0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FRAME_MISMATCH_IRQM_MASK 0x40000000U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FRAME_MISMATCH_IRQM_SHIFT      30U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FRAME_MISMATCH_IRQM_WIDTH       1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FRAME_MISMATCH_IRQM_WOCLR       0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_FRAME_MISMATCH_IRQM_WOSET       0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_LINE_CNT_ERROR_IRQM_MASK 0x80000000U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_LINE_CNT_ERROR_IRQM_SHIFT      31U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_LINE_CNT_ERROR_IRQM_WIDTH       1U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_LINE_CNT_ERROR_IRQM_WOCLR       0U
#define CSIRX__MONITOR_IRQS_MASK_CFG__STREAM3_LINE_CNT_ERROR_IRQM_WOSET       0U

#define CSIRX__INFO_IRQS_READ_MASK                                   0xFFFFFFFFU
#define CSIRX__INFO_IRQS_WRITE_MASK                                  0xFFFFFFFFU
#define CSIRX__INFO_IRQS_WOCLR_MASK                                  0x00007FFFU
#define CSIRX__INFO_IRQS__SP_RCVD_IRQ_MASK                           0x00000001U
#define CSIRX__INFO_IRQS__SP_RCVD_IRQ_SHIFT                                   0U
#define CSIRX__INFO_IRQS__SP_RCVD_IRQ_WIDTH                                   1U
#define CSIRX__INFO_IRQS__SP_RCVD_IRQ_WOCLR                                   1U
#define CSIRX__INFO_IRQS__SP_RCVD_IRQ_WOSET                                   0U
#define CSIRX__INFO_IRQS__LP_RCVD_IRQ_MASK                           0x00000002U
#define CSIRX__INFO_IRQS__LP_RCVD_IRQ_SHIFT                                   1U
#define CSIRX__INFO_IRQS__LP_RCVD_IRQ_WIDTH                                   1U
#define CSIRX__INFO_IRQS__LP_RCVD_IRQ_WOCLR                                   1U
#define CSIRX__INFO_IRQS__LP_RCVD_IRQ_WOSET                                   0U
#define CSIRX__INFO_IRQS__SLEEP_IRQ_MASK                             0x00000004U
#define CSIRX__INFO_IRQS__SLEEP_IRQ_SHIFT                                     2U
#define CSIRX__INFO_IRQS__SLEEP_IRQ_WIDTH                                     1U
#define CSIRX__INFO_IRQS__SLEEP_IRQ_WOCLR                                     1U
#define CSIRX__INFO_IRQS__SLEEP_IRQ_WOSET                                     0U
#define CSIRX__INFO_IRQS__WAKEUP_IRQ_MASK                            0x00000008U
#define CSIRX__INFO_IRQS__WAKEUP_IRQ_SHIFT                                    3U
#define CSIRX__INFO_IRQS__WAKEUP_IRQ_WIDTH                                    1U
#define CSIRX__INFO_IRQS__WAKEUP_IRQ_WOCLR                                    1U
#define CSIRX__INFO_IRQS__WAKEUP_IRQ_WOSET                                    0U
#define CSIRX__INFO_IRQS__ECC_SPARES_NONZERO_IRQ_MASK                0x00000010U
#define CSIRX__INFO_IRQS__ECC_SPARES_NONZERO_IRQ_SHIFT                        4U
#define CSIRX__INFO_IRQS__ECC_SPARES_NONZERO_IRQ_WIDTH                        1U
#define CSIRX__INFO_IRQS__ECC_SPARES_NONZERO_IRQ_WOCLR                        1U
#define CSIRX__INFO_IRQS__ECC_SPARES_NONZERO_IRQ_WOSET                        0U
#define CSIRX__INFO_IRQS__DESKEW_ENTRY_IRQ_MASK                      0x00000020U
#define CSIRX__INFO_IRQS__DESKEW_ENTRY_IRQ_SHIFT                              5U
#define CSIRX__INFO_IRQS__DESKEW_ENTRY_IRQ_WIDTH                              1U
#define CSIRX__INFO_IRQS__DESKEW_ENTRY_IRQ_WOCLR                              1U
#define CSIRX__INFO_IRQS__DESKEW_ENTRY_IRQ_WOSET                              0U
#define CSIRX__INFO_IRQS__SP_GENERIC_RCVD_IRQ_MASK                   0x00000040U
#define CSIRX__INFO_IRQS__SP_GENERIC_RCVD_IRQ_SHIFT                           6U
#define CSIRX__INFO_IRQS__SP_GENERIC_RCVD_IRQ_WIDTH                           1U
#define CSIRX__INFO_IRQS__SP_GENERIC_RCVD_IRQ_WOCLR                           1U
#define CSIRX__INFO_IRQS__SP_GENERIC_RCVD_IRQ_WOSET                           0U
#define CSIRX__INFO_IRQS__STREAM0_STOP_IRQ_MASK                      0x00000080U
#define CSIRX__INFO_IRQS__STREAM0_STOP_IRQ_SHIFT                              7U
#define CSIRX__INFO_IRQS__STREAM0_STOP_IRQ_WIDTH                              1U
#define CSIRX__INFO_IRQS__STREAM0_STOP_IRQ_WOCLR                              1U
#define CSIRX__INFO_IRQS__STREAM0_STOP_IRQ_WOSET                              0U
#define CSIRX__INFO_IRQS__STREAM0_ABORT_IRQ_MASK                     0x00000100U
#define CSIRX__INFO_IRQS__STREAM0_ABORT_IRQ_SHIFT                             8U
#define CSIRX__INFO_IRQS__STREAM0_ABORT_IRQ_WIDTH                             1U
#define CSIRX__INFO_IRQS__STREAM0_ABORT_IRQ_WOCLR                             1U
#define CSIRX__INFO_IRQS__STREAM0_ABORT_IRQ_WOSET                             0U
#define CSIRX__INFO_IRQS__STREAM1_STOP_IRQ_MASK                      0x00000200U
#define CSIRX__INFO_IRQS__STREAM1_STOP_IRQ_SHIFT                              9U
#define CSIRX__INFO_IRQS__STREAM1_STOP_IRQ_WIDTH                              1U
#define CSIRX__INFO_IRQS__STREAM1_STOP_IRQ_WOCLR                              1U
#define CSIRX__INFO_IRQS__STREAM1_STOP_IRQ_WOSET                              0U
#define CSIRX__INFO_IRQS__STREAM1_ABORT_IRQ_MASK                     0x00000400U
#define CSIRX__INFO_IRQS__STREAM1_ABORT_IRQ_SHIFT                            10U
#define CSIRX__INFO_IRQS__STREAM1_ABORT_IRQ_WIDTH                             1U
#define CSIRX__INFO_IRQS__STREAM1_ABORT_IRQ_WOCLR                             1U
#define CSIRX__INFO_IRQS__STREAM1_ABORT_IRQ_WOSET                             0U
#define CSIRX__INFO_IRQS__STREAM2_STOP_IRQ_MASK                      0x00000800U
#define CSIRX__INFO_IRQS__STREAM2_STOP_IRQ_SHIFT                             11U
#define CSIRX__INFO_IRQS__STREAM2_STOP_IRQ_WIDTH                              1U
#define CSIRX__INFO_IRQS__STREAM2_STOP_IRQ_WOCLR                              1U
#define CSIRX__INFO_IRQS__STREAM2_STOP_IRQ_WOSET                              0U
#define CSIRX__INFO_IRQS__STREAM2_ABORT_IRQ_MASK                     0x00001000U
#define CSIRX__INFO_IRQS__STREAM2_ABORT_IRQ_SHIFT                            12U
#define CSIRX__INFO_IRQS__STREAM2_ABORT_IRQ_WIDTH                             1U
#define CSIRX__INFO_IRQS__STREAM2_ABORT_IRQ_WOCLR                             1U
#define CSIRX__INFO_IRQS__STREAM2_ABORT_IRQ_WOSET                             0U
#define CSIRX__INFO_IRQS__STREAM3_STOP_IRQ_MASK                      0x00002000U
#define CSIRX__INFO_IRQS__STREAM3_STOP_IRQ_SHIFT                             13U
#define CSIRX__INFO_IRQS__STREAM3_STOP_IRQ_WIDTH                              1U
#define CSIRX__INFO_IRQS__STREAM3_STOP_IRQ_WOCLR                              1U
#define CSIRX__INFO_IRQS__STREAM3_STOP_IRQ_WOSET                              0U
#define CSIRX__INFO_IRQS__STREAM3_ABORT_IRQ_MASK                     0x00004000U
#define CSIRX__INFO_IRQS__STREAM3_ABORT_IRQ_SHIFT                            14U
#define CSIRX__INFO_IRQS__STREAM3_ABORT_IRQ_WIDTH                             1U
#define CSIRX__INFO_IRQS__STREAM3_ABORT_IRQ_WOCLR                             1U
#define CSIRX__INFO_IRQS__STREAM3_ABORT_IRQ_WOSET                             0U
#define CSIRX__INFO_IRQS__RSVD_0_MASK                                0xFFFF8000U
#define CSIRX__INFO_IRQS__RSVD_0_SHIFT                                       15U
#define CSIRX__INFO_IRQS__RSVD_0_WIDTH                                       17U

#define CSIRX__INFO_IRQS_MASK_CFG_READ_MASK                          0xFFFFFFFFU
#define CSIRX__INFO_IRQS_MASK_CFG_WRITE_MASK                         0xFFFFFFFFU
#define CSIRX__INFO_IRQS_MASK_CFG__SP_RCVD_IRQM_MASK                 0x00000001U
#define CSIRX__INFO_IRQS_MASK_CFG__SP_RCVD_IRQM_SHIFT                         0U
#define CSIRX__INFO_IRQS_MASK_CFG__SP_RCVD_IRQM_WIDTH                         1U
#define CSIRX__INFO_IRQS_MASK_CFG__SP_RCVD_IRQM_WOCLR                         0U
#define CSIRX__INFO_IRQS_MASK_CFG__SP_RCVD_IRQM_WOSET                         0U
#define CSIRX__INFO_IRQS_MASK_CFG__LP_RCVD_IRQM_MASK                 0x00000002U
#define CSIRX__INFO_IRQS_MASK_CFG__LP_RCVD_IRQM_SHIFT                         1U
#define CSIRX__INFO_IRQS_MASK_CFG__LP_RCVD_IRQM_WIDTH                         1U
#define CSIRX__INFO_IRQS_MASK_CFG__LP_RCVD_IRQM_WOCLR                         0U
#define CSIRX__INFO_IRQS_MASK_CFG__LP_RCVD_IRQM_WOSET                         0U
#define CSIRX__INFO_IRQS_MASK_CFG__SLEEP_IRQM_MASK                   0x00000004U
#define CSIRX__INFO_IRQS_MASK_CFG__SLEEP_IRQM_SHIFT                           2U
#define CSIRX__INFO_IRQS_MASK_CFG__SLEEP_IRQM_WIDTH                           1U
#define CSIRX__INFO_IRQS_MASK_CFG__SLEEP_IRQM_WOCLR                           0U
#define CSIRX__INFO_IRQS_MASK_CFG__SLEEP_IRQM_WOSET                           0U
#define CSIRX__INFO_IRQS_MASK_CFG__WAKEUP_IRQM_MASK                  0x00000008U
#define CSIRX__INFO_IRQS_MASK_CFG__WAKEUP_IRQM_SHIFT                          3U
#define CSIRX__INFO_IRQS_MASK_CFG__WAKEUP_IRQM_WIDTH                          1U
#define CSIRX__INFO_IRQS_MASK_CFG__WAKEUP_IRQM_WOCLR                          0U
#define CSIRX__INFO_IRQS_MASK_CFG__WAKEUP_IRQM_WOSET                          0U
#define CSIRX__INFO_IRQS_MASK_CFG__ECC_SPARES_NONZERO_IRQM_MASK      0x00000010U
#define CSIRX__INFO_IRQS_MASK_CFG__ECC_SPARES_NONZERO_IRQM_SHIFT              4U
#define CSIRX__INFO_IRQS_MASK_CFG__ECC_SPARES_NONZERO_IRQM_WIDTH              1U
#define CSIRX__INFO_IRQS_MASK_CFG__ECC_SPARES_NONZERO_IRQM_WOCLR              0U
#define CSIRX__INFO_IRQS_MASK_CFG__ECC_SPARES_NONZERO_IRQM_WOSET              0U
#define CSIRX__INFO_IRQS_MASK_CFG__DESKEW_ENTRY_IRQM_MASK            0x00000020U
#define CSIRX__INFO_IRQS_MASK_CFG__DESKEW_ENTRY_IRQM_SHIFT                    5U
#define CSIRX__INFO_IRQS_MASK_CFG__DESKEW_ENTRY_IRQM_WIDTH                    1U
#define CSIRX__INFO_IRQS_MASK_CFG__DESKEW_ENTRY_IRQM_WOCLR                    0U
#define CSIRX__INFO_IRQS_MASK_CFG__DESKEW_ENTRY_IRQM_WOSET                    0U
#define CSIRX__INFO_IRQS_MASK_CFG__SP_GENERIC_RCVD_IRQM_MASK         0x00000040U
#define CSIRX__INFO_IRQS_MASK_CFG__SP_GENERIC_RCVD_IRQM_SHIFT                 6U
#define CSIRX__INFO_IRQS_MASK_CFG__SP_GENERIC_RCVD_IRQM_WIDTH                 1U
#define CSIRX__INFO_IRQS_MASK_CFG__SP_GENERIC_RCVD_IRQM_WOCLR                 0U
#define CSIRX__INFO_IRQS_MASK_CFG__SP_GENERIC_RCVD_IRQM_WOSET                 0U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM0_STOP_IRQM_MASK            0x00000080U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM0_STOP_IRQM_SHIFT                    7U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM0_STOP_IRQM_WIDTH                    1U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM0_STOP_IRQM_WOCLR                    0U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM0_STOP_IRQM_WOSET                    0U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM0_ABORT_IRQM_MASK           0x00000100U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM0_ABORT_IRQM_SHIFT                   8U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM0_ABORT_IRQM_WIDTH                   1U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM0_ABORT_IRQM_WOCLR                   0U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM0_ABORT_IRQM_WOSET                   0U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM1_STOP_IRQM_MASK            0x00000200U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM1_STOP_IRQM_SHIFT                    9U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM1_STOP_IRQM_WIDTH                    1U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM1_STOP_IRQM_WOCLR                    0U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM1_STOP_IRQM_WOSET                    0U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM1_ABORT_IRQM_MASK           0x00000400U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM1_ABORT_IRQM_SHIFT                  10U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM1_ABORT_IRQM_WIDTH                   1U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM1_ABORT_IRQM_WOCLR                   0U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM1_ABORT_IRQM_WOSET                   0U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM2_STOP_IRQM_MASK            0x00000800U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM2_STOP_IRQM_SHIFT                   11U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM2_STOP_IRQM_WIDTH                    1U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM2_STOP_IRQM_WOCLR                    0U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM2_STOP_IRQM_WOSET                    0U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM2_ABORT_IRQM_MASK           0x00001000U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM2_ABORT_IRQM_SHIFT                  12U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM2_ABORT_IRQM_WIDTH                   1U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM2_ABORT_IRQM_WOCLR                   0U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM2_ABORT_IRQM_WOSET                   0U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM3_STOP_IRQM_MASK            0x00002000U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM3_STOP_IRQM_SHIFT                   13U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM3_STOP_IRQM_WIDTH                    1U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM3_STOP_IRQM_WOCLR                    0U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM3_STOP_IRQM_WOSET                    0U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM3_ABORT_IRQM_MASK           0x00004000U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM3_ABORT_IRQM_SHIFT                  14U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM3_ABORT_IRQM_WIDTH                   1U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM3_ABORT_IRQM_WOCLR                   0U
#define CSIRX__INFO_IRQS_MASK_CFG__STREAM3_ABORT_IRQM_WOSET                   0U
#define CSIRX__INFO_IRQS_MASK_CFG__RSVD_0_MASK                       0xFFFF8000U
#define CSIRX__INFO_IRQS_MASK_CFG__RSVD_0_SHIFT                              15U
#define CSIRX__INFO_IRQS_MASK_CFG__RSVD_0_WIDTH                              17U

#define CSIRX__ERROR_IRQS_READ_MASK                                  0xFFFFFFFFU
#define CSIRX__ERROR_IRQS_WRITE_MASK                                 0xFFFFFFFFU
#define CSIRX__ERROR_IRQS_WOCLR_MASK                                 0x000F1FF1U
#define CSIRX__ERROR_IRQS__FRONT_FIFO_OVERFLOW_IRQ_MASK              0x00000001U
#define CSIRX__ERROR_IRQS__FRONT_FIFO_OVERFLOW_IRQ_SHIFT                      0U
#define CSIRX__ERROR_IRQS__FRONT_FIFO_OVERFLOW_IRQ_WIDTH                      1U
#define CSIRX__ERROR_IRQS__FRONT_FIFO_OVERFLOW_IRQ_WOCLR                      1U
#define CSIRX__ERROR_IRQS__FRONT_FIFO_OVERFLOW_IRQ_WOSET                      0U
#define CSIRX__ERROR_IRQS__RSVD_0_MASK                               0x0000000EU
#define CSIRX__ERROR_IRQS__RSVD_0_SHIFT                                       1U
#define CSIRX__ERROR_IRQS__RSVD_0_WIDTH                                       3U
#define CSIRX__ERROR_IRQS__PAYLOAD_CRC_IRQ_MASK                      0x00000010U
#define CSIRX__ERROR_IRQS__PAYLOAD_CRC_IRQ_SHIFT                              4U
#define CSIRX__ERROR_IRQS__PAYLOAD_CRC_IRQ_WIDTH                              1U
#define CSIRX__ERROR_IRQS__PAYLOAD_CRC_IRQ_WOCLR                              1U
#define CSIRX__ERROR_IRQS__PAYLOAD_CRC_IRQ_WOSET                              0U
#define CSIRX__ERROR_IRQS__HEADER_ECC_IRQ_MASK                       0x00000020U
#define CSIRX__ERROR_IRQS__HEADER_ECC_IRQ_SHIFT                               5U
#define CSIRX__ERROR_IRQS__HEADER_ECC_IRQ_WIDTH                               1U
#define CSIRX__ERROR_IRQS__HEADER_ECC_IRQ_WOCLR                               1U
#define CSIRX__ERROR_IRQS__HEADER_ECC_IRQ_WOSET                               0U
#define CSIRX__ERROR_IRQS__HEADER_CORRECTED_ECC_IRQ_MASK             0x00000040U
#define CSIRX__ERROR_IRQS__HEADER_CORRECTED_ECC_IRQ_SHIFT                     6U
#define CSIRX__ERROR_IRQS__HEADER_CORRECTED_ECC_IRQ_WIDTH                     1U
#define CSIRX__ERROR_IRQS__HEADER_CORRECTED_ECC_IRQ_WOCLR                     1U
#define CSIRX__ERROR_IRQS__HEADER_CORRECTED_ECC_IRQ_WOSET                     0U
#define CSIRX__ERROR_IRQS__DATA_ID_IRQ_MASK                          0x00000080U
#define CSIRX__ERROR_IRQS__DATA_ID_IRQ_SHIFT                                  7U
#define CSIRX__ERROR_IRQS__DATA_ID_IRQ_WIDTH                                  1U
#define CSIRX__ERROR_IRQS__DATA_ID_IRQ_WOCLR                                  1U
#define CSIRX__ERROR_IRQS__DATA_ID_IRQ_WOSET                                  0U
#define CSIRX__ERROR_IRQS__INVALID_ACCESS_IRQ_MASK                   0x00000100U
#define CSIRX__ERROR_IRQS__INVALID_ACCESS_IRQ_SHIFT                           8U
#define CSIRX__ERROR_IRQS__INVALID_ACCESS_IRQ_WIDTH                           1U
#define CSIRX__ERROR_IRQS__INVALID_ACCESS_IRQ_WOCLR                           1U
#define CSIRX__ERROR_IRQS__INVALID_ACCESS_IRQ_WOSET                           0U
#define CSIRX__ERROR_IRQS__SP_INVALID_RCVD_IRQ_MASK                  0x00000200U
#define CSIRX__ERROR_IRQS__SP_INVALID_RCVD_IRQ_SHIFT                          9U
#define CSIRX__ERROR_IRQS__SP_INVALID_RCVD_IRQ_WIDTH                          1U
#define CSIRX__ERROR_IRQS__SP_INVALID_RCVD_IRQ_WOCLR                          1U
#define CSIRX__ERROR_IRQS__SP_INVALID_RCVD_IRQ_WOSET                          0U
#define CSIRX__ERROR_IRQS__FRONT_LP_NO_PAYLOAD_IRQ_MASK              0x00000400U
#define CSIRX__ERROR_IRQS__FRONT_LP_NO_PAYLOAD_IRQ_SHIFT                     10U
#define CSIRX__ERROR_IRQS__FRONT_LP_NO_PAYLOAD_IRQ_WIDTH                      1U
#define CSIRX__ERROR_IRQS__FRONT_LP_NO_PAYLOAD_IRQ_WOCLR                      1U
#define CSIRX__ERROR_IRQS__FRONT_LP_NO_PAYLOAD_IRQ_WOSET                      0U
#define CSIRX__ERROR_IRQS__PROT_TRUNCATED_PACKET_IRQ_MASK            0x00000800U
#define CSIRX__ERROR_IRQS__PROT_TRUNCATED_PACKET_IRQ_SHIFT                   11U
#define CSIRX__ERROR_IRQS__PROT_TRUNCATED_PACKET_IRQ_WIDTH                    1U
#define CSIRX__ERROR_IRQS__PROT_TRUNCATED_PACKET_IRQ_WOCLR                    1U
#define CSIRX__ERROR_IRQS__PROT_TRUNCATED_PACKET_IRQ_WOSET                    0U
#define CSIRX__ERROR_IRQS__FRONT_TRUNC_HDR_IRQ_MASK                  0x00001000U
#define CSIRX__ERROR_IRQS__FRONT_TRUNC_HDR_IRQ_SHIFT                         12U
#define CSIRX__ERROR_IRQS__FRONT_TRUNC_HDR_IRQ_WIDTH                          1U
#define CSIRX__ERROR_IRQS__FRONT_TRUNC_HDR_IRQ_WOCLR                          1U
#define CSIRX__ERROR_IRQS__FRONT_TRUNC_HDR_IRQ_WOSET                          0U
#define CSIRX__ERROR_IRQS__RSVD_1_MASK                               0x0000E000U
#define CSIRX__ERROR_IRQS__RSVD_1_SHIFT                                      13U
#define CSIRX__ERROR_IRQS__RSVD_1_WIDTH                                       3U
#define CSIRX__ERROR_IRQS__STREAM0_FIFO_OVERFLOW_IRQ_MASK            0x00010000U
#define CSIRX__ERROR_IRQS__STREAM0_FIFO_OVERFLOW_IRQ_SHIFT                   16U
#define CSIRX__ERROR_IRQS__STREAM0_FIFO_OVERFLOW_IRQ_WIDTH                    1U
#define CSIRX__ERROR_IRQS__STREAM0_FIFO_OVERFLOW_IRQ_WOCLR                    1U
#define CSIRX__ERROR_IRQS__STREAM0_FIFO_OVERFLOW_IRQ_WOSET                    0U
#define CSIRX__ERROR_IRQS__STREAM1_FIFO_OVERFLOW_IRQ_MASK            0x00020000U
#define CSIRX__ERROR_IRQS__STREAM1_FIFO_OVERFLOW_IRQ_SHIFT                   17U
#define CSIRX__ERROR_IRQS__STREAM1_FIFO_OVERFLOW_IRQ_WIDTH                    1U
#define CSIRX__ERROR_IRQS__STREAM1_FIFO_OVERFLOW_IRQ_WOCLR                    1U
#define CSIRX__ERROR_IRQS__STREAM1_FIFO_OVERFLOW_IRQ_WOSET                    0U
#define CSIRX__ERROR_IRQS__STREAM2_FIFO_OVERFLOW_IRQ_MASK            0x00040000U
#define CSIRX__ERROR_IRQS__STREAM2_FIFO_OVERFLOW_IRQ_SHIFT                   18U
#define CSIRX__ERROR_IRQS__STREAM2_FIFO_OVERFLOW_IRQ_WIDTH                    1U
#define CSIRX__ERROR_IRQS__STREAM2_FIFO_OVERFLOW_IRQ_WOCLR                    1U
#define CSIRX__ERROR_IRQS__STREAM2_FIFO_OVERFLOW_IRQ_WOSET                    0U
#define CSIRX__ERROR_IRQS__STREAM3_FIFO_OVERFLOW_IRQ_MASK            0x00080000U
#define CSIRX__ERROR_IRQS__STREAM3_FIFO_OVERFLOW_IRQ_SHIFT                   19U
#define CSIRX__ERROR_IRQS__STREAM3_FIFO_OVERFLOW_IRQ_WIDTH                    1U
#define CSIRX__ERROR_IRQS__STREAM3_FIFO_OVERFLOW_IRQ_WOCLR                    1U
#define CSIRX__ERROR_IRQS__STREAM3_FIFO_OVERFLOW_IRQ_WOSET                    0U
#define CSIRX__ERROR_IRQS__RSVD_2_MASK                               0xFFF00000U
#define CSIRX__ERROR_IRQS__RSVD_2_SHIFT                                      20U
#define CSIRX__ERROR_IRQS__RSVD_2_WIDTH                                      12U

#define CSIRX__ERROR_IRQS_MASK_CFG_READ_MASK                         0xFFFFFFFFU
#define CSIRX__ERROR_IRQS_MASK_CFG_WRITE_MASK                        0xFFFFFFFFU
#define CSIRX__ERROR_IRQS_MASK_CFG__FRONT_FIFO_OVERFLOW_IRQM_MASK    0x00000001U
#define CSIRX__ERROR_IRQS_MASK_CFG__FRONT_FIFO_OVERFLOW_IRQM_SHIFT            0U
#define CSIRX__ERROR_IRQS_MASK_CFG__FRONT_FIFO_OVERFLOW_IRQM_WIDTH            1U
#define CSIRX__ERROR_IRQS_MASK_CFG__FRONT_FIFO_OVERFLOW_IRQM_WOCLR            0U
#define CSIRX__ERROR_IRQS_MASK_CFG__FRONT_FIFO_OVERFLOW_IRQM_WOSET            0U
#define CSIRX__ERROR_IRQS_MASK_CFG__RSVD_0_MASK                      0x0000000EU
#define CSIRX__ERROR_IRQS_MASK_CFG__RSVD_0_SHIFT                              1U
#define CSIRX__ERROR_IRQS_MASK_CFG__RSVD_0_WIDTH                              3U
#define CSIRX__ERROR_IRQS_MASK_CFG__PAYLOAD_CRC_IRQM_MASK            0x00000010U
#define CSIRX__ERROR_IRQS_MASK_CFG__PAYLOAD_CRC_IRQM_SHIFT                    4U
#define CSIRX__ERROR_IRQS_MASK_CFG__PAYLOAD_CRC_IRQM_WIDTH                    1U
#define CSIRX__ERROR_IRQS_MASK_CFG__PAYLOAD_CRC_IRQM_WOCLR                    0U
#define CSIRX__ERROR_IRQS_MASK_CFG__PAYLOAD_CRC_IRQM_WOSET                    0U
#define CSIRX__ERROR_IRQS_MASK_CFG__HEADER_ECC_IRQM_MASK             0x00000020U
#define CSIRX__ERROR_IRQS_MASK_CFG__HEADER_ECC_IRQM_SHIFT                     5U
#define CSIRX__ERROR_IRQS_MASK_CFG__HEADER_ECC_IRQM_WIDTH                     1U
#define CSIRX__ERROR_IRQS_MASK_CFG__HEADER_ECC_IRQM_WOCLR                     0U
#define CSIRX__ERROR_IRQS_MASK_CFG__HEADER_ECC_IRQM_WOSET                     0U
#define CSIRX__ERROR_IRQS_MASK_CFG__HEADER_CORRECTED_ECC_IRQM_MASK   0x00000040U
#define CSIRX__ERROR_IRQS_MASK_CFG__HEADER_CORRECTED_ECC_IRQM_SHIFT           6U
#define CSIRX__ERROR_IRQS_MASK_CFG__HEADER_CORRECTED_ECC_IRQM_WIDTH           1U
#define CSIRX__ERROR_IRQS_MASK_CFG__HEADER_CORRECTED_ECC_IRQM_WOCLR           0U
#define CSIRX__ERROR_IRQS_MASK_CFG__HEADER_CORRECTED_ECC_IRQM_WOSET           0U
#define CSIRX__ERROR_IRQS_MASK_CFG__DATA_ID_IRQM_MASK                0x00000080U
#define CSIRX__ERROR_IRQS_MASK_CFG__DATA_ID_IRQM_SHIFT                        7U
#define CSIRX__ERROR_IRQS_MASK_CFG__DATA_ID_IRQM_WIDTH                        1U
#define CSIRX__ERROR_IRQS_MASK_CFG__DATA_ID_IRQM_WOCLR                        0U
#define CSIRX__ERROR_IRQS_MASK_CFG__DATA_ID_IRQM_WOSET                        0U
#define CSIRX__ERROR_IRQS_MASK_CFG__INVALID_ACCESS_IRQM_MASK         0x00000100U
#define CSIRX__ERROR_IRQS_MASK_CFG__INVALID_ACCESS_IRQM_SHIFT                 8U
#define CSIRX__ERROR_IRQS_MASK_CFG__INVALID_ACCESS_IRQM_WIDTH                 1U
#define CSIRX__ERROR_IRQS_MASK_CFG__INVALID_ACCESS_IRQM_WOCLR                 0U
#define CSIRX__ERROR_IRQS_MASK_CFG__INVALID_ACCESS_IRQM_WOSET                 0U
#define CSIRX__ERROR_IRQS_MASK_CFG__SP_INVALID_RCVD_IRQM_MASK        0x00000200U
#define CSIRX__ERROR_IRQS_MASK_CFG__SP_INVALID_RCVD_IRQM_SHIFT                9U
#define CSIRX__ERROR_IRQS_MASK_CFG__SP_INVALID_RCVD_IRQM_WIDTH                1U
#define CSIRX__ERROR_IRQS_MASK_CFG__SP_INVALID_RCVD_IRQM_WOCLR                0U
#define CSIRX__ERROR_IRQS_MASK_CFG__SP_INVALID_RCVD_IRQM_WOSET                0U
#define CSIRX__ERROR_IRQS_MASK_CFG__FRONT_LP_NO_PAYLOAD_IRQM_MASK    0x00000400U
#define CSIRX__ERROR_IRQS_MASK_CFG__FRONT_LP_NO_PAYLOAD_IRQM_SHIFT           10U
#define CSIRX__ERROR_IRQS_MASK_CFG__FRONT_LP_NO_PAYLOAD_IRQM_WIDTH            1U
#define CSIRX__ERROR_IRQS_MASK_CFG__FRONT_LP_NO_PAYLOAD_IRQM_WOCLR            0U
#define CSIRX__ERROR_IRQS_MASK_CFG__FRONT_LP_NO_PAYLOAD_IRQM_WOSET            0U
#define CSIRX__ERROR_IRQS_MASK_CFG__PROT_TRUNCATED_PACKET_IRQM_MASK  0x00000800U
#define CSIRX__ERROR_IRQS_MASK_CFG__PROT_TRUNCATED_PACKET_IRQM_SHIFT         11U
#define CSIRX__ERROR_IRQS_MASK_CFG__PROT_TRUNCATED_PACKET_IRQM_WIDTH          1U
#define CSIRX__ERROR_IRQS_MASK_CFG__PROT_TRUNCATED_PACKET_IRQM_WOCLR          0U
#define CSIRX__ERROR_IRQS_MASK_CFG__PROT_TRUNCATED_PACKET_IRQM_WOSET          0U
#define CSIRX__ERROR_IRQS_MASK_CFG__FRONT_TRUNC_HDR_IRQM_MASK        0x00001000U
#define CSIRX__ERROR_IRQS_MASK_CFG__FRONT_TRUNC_HDR_IRQM_SHIFT               12U
#define CSIRX__ERROR_IRQS_MASK_CFG__FRONT_TRUNC_HDR_IRQM_WIDTH                1U
#define CSIRX__ERROR_IRQS_MASK_CFG__FRONT_TRUNC_HDR_IRQM_WOCLR                0U
#define CSIRX__ERROR_IRQS_MASK_CFG__FRONT_TRUNC_HDR_IRQM_WOSET                0U
#define CSIRX__ERROR_IRQS_MASK_CFG__RSVD_1_MASK                      0x0000E000U
#define CSIRX__ERROR_IRQS_MASK_CFG__RSVD_1_SHIFT                             13U
#define CSIRX__ERROR_IRQS_MASK_CFG__RSVD_1_WIDTH                              3U
#define CSIRX__ERROR_IRQS_MASK_CFG__STREAM0_FIFO_OVERFLOW_IRQM_MASK  0x00010000U
#define CSIRX__ERROR_IRQS_MASK_CFG__STREAM0_FIFO_OVERFLOW_IRQM_SHIFT         16U
#define CSIRX__ERROR_IRQS_MASK_CFG__STREAM0_FIFO_OVERFLOW_IRQM_WIDTH          1U
#define CSIRX__ERROR_IRQS_MASK_CFG__STREAM0_FIFO_OVERFLOW_IRQM_WOCLR          0U
#define CSIRX__ERROR_IRQS_MASK_CFG__STREAM0_FIFO_OVERFLOW_IRQM_WOSET          0U
#define CSIRX__ERROR_IRQS_MASK_CFG__STREAM1_FIFO_OVERFLOW_IRQM_MASK  0x00020000U
#define CSIRX__ERROR_IRQS_MASK_CFG__STREAM1_FIFO_OVERFLOW_IRQM_SHIFT         17U
#define CSIRX__ERROR_IRQS_MASK_CFG__STREAM1_FIFO_OVERFLOW_IRQM_WIDTH          1U
#define CSIRX__ERROR_IRQS_MASK_CFG__STREAM1_FIFO_OVERFLOW_IRQM_WOCLR          0U
#define CSIRX__ERROR_IRQS_MASK_CFG__STREAM1_FIFO_OVERFLOW_IRQM_WOSET          0U
#define CSIRX__ERROR_IRQS_MASK_CFG__STREAM2_FIFO_OVERFLOW_IRQM_MASK  0x00040000U
#define CSIRX__ERROR_IRQS_MASK_CFG__STREAM2_FIFO_OVERFLOW_IRQM_SHIFT         18U
#define CSIRX__ERROR_IRQS_MASK_CFG__STREAM2_FIFO_OVERFLOW_IRQM_WIDTH          1U
#define CSIRX__ERROR_IRQS_MASK_CFG__STREAM2_FIFO_OVERFLOW_IRQM_WOCLR          0U
#define CSIRX__ERROR_IRQS_MASK_CFG__STREAM2_FIFO_OVERFLOW_IRQM_WOSET          0U
#define CSIRX__ERROR_IRQS_MASK_CFG__STREAM3_FIFO_OVERFLOW_IRQM_MASK  0x00080000U
#define CSIRX__ERROR_IRQS_MASK_CFG__STREAM3_FIFO_OVERFLOW_IRQM_SHIFT         19U
#define CSIRX__ERROR_IRQS_MASK_CFG__STREAM3_FIFO_OVERFLOW_IRQM_WIDTH          1U
#define CSIRX__ERROR_IRQS_MASK_CFG__STREAM3_FIFO_OVERFLOW_IRQM_WOCLR          0U
#define CSIRX__ERROR_IRQS_MASK_CFG__STREAM3_FIFO_OVERFLOW_IRQM_WOSET          0U
#define CSIRX__ERROR_IRQS_MASK_CFG__RSVD_2_MASK                      0xFFF00000U
#define CSIRX__ERROR_IRQS_MASK_CFG__RSVD_2_SHIFT                             20U
#define CSIRX__ERROR_IRQS_MASK_CFG__RSVD_2_WIDTH                             12U

#define CSIRX__DPHY_LANE_CONTROL_READ_MASK                           0xFFFFFFFFU
#define CSIRX__DPHY_LANE_CONTROL_WRITE_MASK                          0xFFFFFFFFU
#define CSIRX__DPHY_LANE_CONTROL__DL0_ENABLE_MASK                    0x00000001U
#define CSIRX__DPHY_LANE_CONTROL__DL0_ENABLE_SHIFT                            0U
#define CSIRX__DPHY_LANE_CONTROL__DL0_ENABLE_WIDTH                            1U
#define CSIRX__DPHY_LANE_CONTROL__DL0_ENABLE_WOCLR                            0U
#define CSIRX__DPHY_LANE_CONTROL__DL0_ENABLE_WOSET                            0U
#define CSIRX__DPHY_LANE_CONTROL__DL1_ENABLE_MASK                    0x00000002U
#define CSIRX__DPHY_LANE_CONTROL__DL1_ENABLE_SHIFT                            1U
#define CSIRX__DPHY_LANE_CONTROL__DL1_ENABLE_WIDTH                            1U
#define CSIRX__DPHY_LANE_CONTROL__DL1_ENABLE_WOCLR                            0U
#define CSIRX__DPHY_LANE_CONTROL__DL1_ENABLE_WOSET                            0U
#define CSIRX__DPHY_LANE_CONTROL__DL2_ENABLE_MASK                    0x00000004U
#define CSIRX__DPHY_LANE_CONTROL__DL2_ENABLE_SHIFT                            2U
#define CSIRX__DPHY_LANE_CONTROL__DL2_ENABLE_WIDTH                            1U
#define CSIRX__DPHY_LANE_CONTROL__DL2_ENABLE_WOCLR                            0U
#define CSIRX__DPHY_LANE_CONTROL__DL2_ENABLE_WOSET                            0U
#define CSIRX__DPHY_LANE_CONTROL__DL3_ENABLE_MASK                    0x00000008U
#define CSIRX__DPHY_LANE_CONTROL__DL3_ENABLE_SHIFT                            3U
#define CSIRX__DPHY_LANE_CONTROL__DL3_ENABLE_WIDTH                            1U
#define CSIRX__DPHY_LANE_CONTROL__DL3_ENABLE_WOCLR                            0U
#define CSIRX__DPHY_LANE_CONTROL__DL3_ENABLE_WOSET                            0U
#define CSIRX__DPHY_LANE_CONTROL__CL_ENABLE_MASK                     0x00000010U
#define CSIRX__DPHY_LANE_CONTROL__CL_ENABLE_SHIFT                             4U
#define CSIRX__DPHY_LANE_CONTROL__CL_ENABLE_WIDTH                             1U
#define CSIRX__DPHY_LANE_CONTROL__CL_ENABLE_WOCLR                             0U
#define CSIRX__DPHY_LANE_CONTROL__CL_ENABLE_WOSET                             0U
#define CSIRX__DPHY_LANE_CONTROL__RSVD_0_MASK                        0x00000FE0U
#define CSIRX__DPHY_LANE_CONTROL__RSVD_0_SHIFT                                5U
#define CSIRX__DPHY_LANE_CONTROL__RSVD_0_WIDTH                                7U
#define CSIRX__DPHY_LANE_CONTROL__DL0_RESET_MASK                     0x00001000U
#define CSIRX__DPHY_LANE_CONTROL__DL0_RESET_SHIFT                            12U
#define CSIRX__DPHY_LANE_CONTROL__DL0_RESET_WIDTH                             1U
#define CSIRX__DPHY_LANE_CONTROL__DL0_RESET_WOCLR                             0U
#define CSIRX__DPHY_LANE_CONTROL__DL0_RESET_WOSET                             0U
#define CSIRX__DPHY_LANE_CONTROL__DL1_RESET_MASK                     0x00002000U
#define CSIRX__DPHY_LANE_CONTROL__DL1_RESET_SHIFT                            13U
#define CSIRX__DPHY_LANE_CONTROL__DL1_RESET_WIDTH                             1U
#define CSIRX__DPHY_LANE_CONTROL__DL1_RESET_WOCLR                             0U
#define CSIRX__DPHY_LANE_CONTROL__DL1_RESET_WOSET                             0U
#define CSIRX__DPHY_LANE_CONTROL__DL2_RESET_MASK                     0x00004000U
#define CSIRX__DPHY_LANE_CONTROL__DL2_RESET_SHIFT                            14U
#define CSIRX__DPHY_LANE_CONTROL__DL2_RESET_WIDTH                             1U
#define CSIRX__DPHY_LANE_CONTROL__DL2_RESET_WOCLR                             0U
#define CSIRX__DPHY_LANE_CONTROL__DL2_RESET_WOSET                             0U
#define CSIRX__DPHY_LANE_CONTROL__DL3_RESET_MASK                     0x00008000U
#define CSIRX__DPHY_LANE_CONTROL__DL3_RESET_SHIFT                            15U
#define CSIRX__DPHY_LANE_CONTROL__DL3_RESET_WIDTH                             1U
#define CSIRX__DPHY_LANE_CONTROL__DL3_RESET_WOCLR                             0U
#define CSIRX__DPHY_LANE_CONTROL__DL3_RESET_WOSET                             0U
#define CSIRX__DPHY_LANE_CONTROL__CL_RESET_MASK                      0x00010000U
#define CSIRX__DPHY_LANE_CONTROL__CL_RESET_SHIFT                             16U
#define CSIRX__DPHY_LANE_CONTROL__CL_RESET_WIDTH                              1U
#define CSIRX__DPHY_LANE_CONTROL__CL_RESET_WOCLR                              0U
#define CSIRX__DPHY_LANE_CONTROL__CL_RESET_WOSET                              0U
#define CSIRX__DPHY_LANE_CONTROL__RSVD_1_MASK                        0xFFFE0000U
#define CSIRX__DPHY_LANE_CONTROL__RSVD_1_SHIFT                               17U
#define CSIRX__DPHY_LANE_CONTROL__RSVD_1_WIDTH                               15U

#define CSIRX__DPHY_STATUS_READ_MASK                                 0xFFFFFFFFU
#define CSIRX__DPHY_STATUS_WRITE_MASK                                0xFFFFFFFFU
#define CSIRX__DPHY_STATUS__CL_STOPSTATE_MASK                        0x00000001U
#define CSIRX__DPHY_STATUS__CL_STOPSTATE_SHIFT                                0U
#define CSIRX__DPHY_STATUS__CL_STOPSTATE_WIDTH                                1U
#define CSIRX__DPHY_STATUS__CL_STOPSTATE_WOCLR                                0U
#define CSIRX__DPHY_STATUS__CL_STOPSTATE_WOSET                                0U
#define CSIRX__DPHY_STATUS__CL_ULPSACTIVENOT_MASK                    0x00000002U
#define CSIRX__DPHY_STATUS__CL_ULPSACTIVENOT_SHIFT                            1U
#define CSIRX__DPHY_STATUS__CL_ULPSACTIVENOT_WIDTH                            1U
#define CSIRX__DPHY_STATUS__CL_ULPSACTIVENOT_WOCLR                            0U
#define CSIRX__DPHY_STATUS__CL_ULPSACTIVENOT_WOSET                            0U
#define CSIRX__DPHY_STATUS__CL_RXULPSCLKNOT_MASK                     0x00000004U
#define CSIRX__DPHY_STATUS__CL_RXULPSCLKNOT_SHIFT                             2U
#define CSIRX__DPHY_STATUS__CL_RXULPSCLKNOT_WIDTH                             1U
#define CSIRX__DPHY_STATUS__CL_RXULPSCLKNOT_WOCLR                             0U
#define CSIRX__DPHY_STATUS__CL_RXULPSCLKNOT_WOSET                             0U
#define CSIRX__DPHY_STATUS__RSVD_0_MASK                              0x000000F8U
#define CSIRX__DPHY_STATUS__RSVD_0_SHIFT                                      3U
#define CSIRX__DPHY_STATUS__RSVD_0_WIDTH                                      5U
#define CSIRX__DPHY_STATUS__DL0_STOPSTATE_MASK                       0x00000100U
#define CSIRX__DPHY_STATUS__DL0_STOPSTATE_SHIFT                               8U
#define CSIRX__DPHY_STATUS__DL0_STOPSTATE_WIDTH                               1U
#define CSIRX__DPHY_STATUS__DL0_STOPSTATE_WOCLR                               0U
#define CSIRX__DPHY_STATUS__DL0_STOPSTATE_WOSET                               0U
#define CSIRX__DPHY_STATUS__DL0_ULPSACTIVENOT_MASK                   0x00000200U
#define CSIRX__DPHY_STATUS__DL0_ULPSACTIVENOT_SHIFT                           9U
#define CSIRX__DPHY_STATUS__DL0_ULPSACTIVENOT_WIDTH                           1U
#define CSIRX__DPHY_STATUS__DL0_ULPSACTIVENOT_WOCLR                           0U
#define CSIRX__DPHY_STATUS__DL0_ULPSACTIVENOT_WOSET                           0U
#define CSIRX__DPHY_STATUS__DL0_RXULPSESC_MASK                       0x00000400U
#define CSIRX__DPHY_STATUS__DL0_RXULPSESC_SHIFT                              10U
#define CSIRX__DPHY_STATUS__DL0_RXULPSESC_WIDTH                               1U
#define CSIRX__DPHY_STATUS__DL0_RXULPSESC_WOCLR                               0U
#define CSIRX__DPHY_STATUS__DL0_RXULPSESC_WOSET                               0U
#define CSIRX__DPHY_STATUS__RSVD_1_MASK                              0x00000800U
#define CSIRX__DPHY_STATUS__RSVD_1_SHIFT                                     11U
#define CSIRX__DPHY_STATUS__RSVD_1_WIDTH                                      1U
#define CSIRX__DPHY_STATUS__RSVD_1_WOCLR                                      0U
#define CSIRX__DPHY_STATUS__RSVD_1_WOSET                                      0U
#define CSIRX__DPHY_STATUS__DL1_STOPSTATE_MASK                       0x00001000U
#define CSIRX__DPHY_STATUS__DL1_STOPSTATE_SHIFT                              12U
#define CSIRX__DPHY_STATUS__DL1_STOPSTATE_WIDTH                               1U
#define CSIRX__DPHY_STATUS__DL1_STOPSTATE_WOCLR                               0U
#define CSIRX__DPHY_STATUS__DL1_STOPSTATE_WOSET                               0U
#define CSIRX__DPHY_STATUS__DL1_ULPSACTIVENOT_MASK                   0x00002000U
#define CSIRX__DPHY_STATUS__DL1_ULPSACTIVENOT_SHIFT                          13U
#define CSIRX__DPHY_STATUS__DL1_ULPSACTIVENOT_WIDTH                           1U
#define CSIRX__DPHY_STATUS__DL1_ULPSACTIVENOT_WOCLR                           0U
#define CSIRX__DPHY_STATUS__DL1_ULPSACTIVENOT_WOSET                           0U
#define CSIRX__DPHY_STATUS__DL1_RXULPSESC_MASK                       0x00004000U
#define CSIRX__DPHY_STATUS__DL1_RXULPSESC_SHIFT                              14U
#define CSIRX__DPHY_STATUS__DL1_RXULPSESC_WIDTH                               1U
#define CSIRX__DPHY_STATUS__DL1_RXULPSESC_WOCLR                               0U
#define CSIRX__DPHY_STATUS__DL1_RXULPSESC_WOSET                               0U
#define CSIRX__DPHY_STATUS__RSVD_2_MASK                              0x00008000U
#define CSIRX__DPHY_STATUS__RSVD_2_SHIFT                                     15U
#define CSIRX__DPHY_STATUS__RSVD_2_WIDTH                                      1U
#define CSIRX__DPHY_STATUS__RSVD_2_WOCLR                                      0U
#define CSIRX__DPHY_STATUS__RSVD_2_WOSET                                      0U
#define CSIRX__DPHY_STATUS__DL2_STOPSTATE_MASK                       0x00010000U
#define CSIRX__DPHY_STATUS__DL2_STOPSTATE_SHIFT                              16U
#define CSIRX__DPHY_STATUS__DL2_STOPSTATE_WIDTH                               1U
#define CSIRX__DPHY_STATUS__DL2_STOPSTATE_WOCLR                               0U
#define CSIRX__DPHY_STATUS__DL2_STOPSTATE_WOSET                               0U
#define CSIRX__DPHY_STATUS__DL2_ULPSACTIVENOT_MASK                   0x00020000U
#define CSIRX__DPHY_STATUS__DL2_ULPSACTIVENOT_SHIFT                          17U
#define CSIRX__DPHY_STATUS__DL2_ULPSACTIVENOT_WIDTH                           1U
#define CSIRX__DPHY_STATUS__DL2_ULPSACTIVENOT_WOCLR                           0U
#define CSIRX__DPHY_STATUS__DL2_ULPSACTIVENOT_WOSET                           0U
#define CSIRX__DPHY_STATUS__DL2_RXULPSESC_MASK                       0x00040000U
#define CSIRX__DPHY_STATUS__DL2_RXULPSESC_SHIFT                              18U
#define CSIRX__DPHY_STATUS__DL2_RXULPSESC_WIDTH                               1U
#define CSIRX__DPHY_STATUS__DL2_RXULPSESC_WOCLR                               0U
#define CSIRX__DPHY_STATUS__DL2_RXULPSESC_WOSET                               0U
#define CSIRX__DPHY_STATUS__RSVD_3_MASK                              0x00080000U
#define CSIRX__DPHY_STATUS__RSVD_3_SHIFT                                     19U
#define CSIRX__DPHY_STATUS__RSVD_3_WIDTH                                      1U
#define CSIRX__DPHY_STATUS__RSVD_3_WOCLR                                      0U
#define CSIRX__DPHY_STATUS__RSVD_3_WOSET                                      0U
#define CSIRX__DPHY_STATUS__DL3_STOPSTATE_MASK                       0x00100000U
#define CSIRX__DPHY_STATUS__DL3_STOPSTATE_SHIFT                              20U
#define CSIRX__DPHY_STATUS__DL3_STOPSTATE_WIDTH                               1U
#define CSIRX__DPHY_STATUS__DL3_STOPSTATE_WOCLR                               0U
#define CSIRX__DPHY_STATUS__DL3_STOPSTATE_WOSET                               0U
#define CSIRX__DPHY_STATUS__DL3_ULPSACTIVENOT_MASK                   0x00200000U
#define CSIRX__DPHY_STATUS__DL3_ULPSACTIVENOT_SHIFT                          21U
#define CSIRX__DPHY_STATUS__DL3_ULPSACTIVENOT_WIDTH                           1U
#define CSIRX__DPHY_STATUS__DL3_ULPSACTIVENOT_WOCLR                           0U
#define CSIRX__DPHY_STATUS__DL3_ULPSACTIVENOT_WOSET                           0U
#define CSIRX__DPHY_STATUS__DL3_RXULPSESC_MASK                       0x00400000U
#define CSIRX__DPHY_STATUS__DL3_RXULPSESC_SHIFT                              22U
#define CSIRX__DPHY_STATUS__DL3_RXULPSESC_WIDTH                               1U
#define CSIRX__DPHY_STATUS__DL3_RXULPSESC_WOCLR                               0U
#define CSIRX__DPHY_STATUS__DL3_RXULPSESC_WOSET                               0U
#define CSIRX__DPHY_STATUS__RSVD_4_MASK                              0xFF800000U
#define CSIRX__DPHY_STATUS__RSVD_4_SHIFT                                     23U
#define CSIRX__DPHY_STATUS__RSVD_4_WIDTH                                      9U

#define CSIRX__DPHY_ERR_STATUS_IRQ_READ_MASK                         0xFFFFFFFFU
#define CSIRX__DPHY_ERR_STATUS_IRQ_WRITE_MASK                        0xFFFFFFFFU
#define CSIRX__DPHY_ERR_STATUS_IRQ_WOCLR_MASK                        0x00111100U
#define CSIRX__DPHY_ERR_STATUS_IRQ__RSVD_0_MASK                      0x000000FFU
#define CSIRX__DPHY_ERR_STATUS_IRQ__RSVD_0_SHIFT                              0U
#define CSIRX__DPHY_ERR_STATUS_IRQ__RSVD_0_WIDTH                              8U
#define CSIRX__DPHY_ERR_STATUS_IRQ__DL0_ERRSOTHS_IRQ_MASK            0x00000100U
#define CSIRX__DPHY_ERR_STATUS_IRQ__DL0_ERRSOTHS_IRQ_SHIFT                    8U
#define CSIRX__DPHY_ERR_STATUS_IRQ__DL0_ERRSOTHS_IRQ_WIDTH                    1U
#define CSIRX__DPHY_ERR_STATUS_IRQ__DL0_ERRSOTHS_IRQ_WOCLR                    1U
#define CSIRX__DPHY_ERR_STATUS_IRQ__DL0_ERRSOTHS_IRQ_WOSET                    0U
#define CSIRX__DPHY_ERR_STATUS_IRQ__RSVD_1_MASK                      0x00000E00U
#define CSIRX__DPHY_ERR_STATUS_IRQ__RSVD_1_SHIFT                              9U
#define CSIRX__DPHY_ERR_STATUS_IRQ__RSVD_1_WIDTH                              3U
#define CSIRX__DPHY_ERR_STATUS_IRQ__DL1_ERRSOTHS_IRQ_MASK            0x00001000U
#define CSIRX__DPHY_ERR_STATUS_IRQ__DL1_ERRSOTHS_IRQ_SHIFT                   12U
#define CSIRX__DPHY_ERR_STATUS_IRQ__DL1_ERRSOTHS_IRQ_WIDTH                    1U
#define CSIRX__DPHY_ERR_STATUS_IRQ__DL1_ERRSOTHS_IRQ_WOCLR                    1U
#define CSIRX__DPHY_ERR_STATUS_IRQ__DL1_ERRSOTHS_IRQ_WOSET                    0U
#define CSIRX__DPHY_ERR_STATUS_IRQ__RSVD_2_MASK                      0x0000E000U
#define CSIRX__DPHY_ERR_STATUS_IRQ__RSVD_2_SHIFT                             13U
#define CSIRX__DPHY_ERR_STATUS_IRQ__RSVD_2_WIDTH                              3U
#define CSIRX__DPHY_ERR_STATUS_IRQ__DL2_ERRSOTHS_IRQ_MASK            0x00010000U
#define CSIRX__DPHY_ERR_STATUS_IRQ__DL2_ERRSOTHS_IRQ_SHIFT                   16U
#define CSIRX__DPHY_ERR_STATUS_IRQ__DL2_ERRSOTHS_IRQ_WIDTH                    1U
#define CSIRX__DPHY_ERR_STATUS_IRQ__DL2_ERRSOTHS_IRQ_WOCLR                    1U
#define CSIRX__DPHY_ERR_STATUS_IRQ__DL2_ERRSOTHS_IRQ_WOSET                    0U
#define CSIRX__DPHY_ERR_STATUS_IRQ__RSVD_3_MASK                      0x000E0000U
#define CSIRX__DPHY_ERR_STATUS_IRQ__RSVD_3_SHIFT                             17U
#define CSIRX__DPHY_ERR_STATUS_IRQ__RSVD_3_WIDTH                              3U
#define CSIRX__DPHY_ERR_STATUS_IRQ__DL3_ERRSOTHS_IRQ_MASK            0x00100000U
#define CSIRX__DPHY_ERR_STATUS_IRQ__DL3_ERRSOTHS_IRQ_SHIFT                   20U
#define CSIRX__DPHY_ERR_STATUS_IRQ__DL3_ERRSOTHS_IRQ_WIDTH                    1U
#define CSIRX__DPHY_ERR_STATUS_IRQ__DL3_ERRSOTHS_IRQ_WOCLR                    1U
#define CSIRX__DPHY_ERR_STATUS_IRQ__DL3_ERRSOTHS_IRQ_WOSET                    0U
#define CSIRX__DPHY_ERR_STATUS_IRQ__RSVD_4_MASK                      0xFFE00000U
#define CSIRX__DPHY_ERR_STATUS_IRQ__RSVD_4_SHIFT                             21U
#define CSIRX__DPHY_ERR_STATUS_IRQ__RSVD_4_WIDTH                             11U

#define CSIRX__DPHY_ERR_IRQ_MASK_CFG_READ_MASK                       0xFFFFFFFFU
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG_WRITE_MASK                      0xFFFFFFFFU
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__RSVD_0_MASK                    0x000000FFU
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__RSVD_0_SHIFT                            0U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__RSVD_0_WIDTH                            8U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__DL0_ERRSOTHS_IRQM_MASK         0x00000100U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__DL0_ERRSOTHS_IRQM_SHIFT                 8U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__DL0_ERRSOTHS_IRQM_WIDTH                 1U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__DL0_ERRSOTHS_IRQM_WOCLR                 0U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__DL0_ERRSOTHS_IRQM_WOSET                 0U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__RSVD_1_MASK                    0x00000E00U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__RSVD_1_SHIFT                            9U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__RSVD_1_WIDTH                            3U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__DL1_ERRSOTHS_IRQM_MASK         0x00001000U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__DL1_ERRSOTHS_IRQM_SHIFT                12U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__DL1_ERRSOTHS_IRQM_WIDTH                 1U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__DL1_ERRSOTHS_IRQM_WOCLR                 0U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__DL1_ERRSOTHS_IRQM_WOSET                 0U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__RSVD_2_MASK                    0x0000E000U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__RSVD_2_SHIFT                           13U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__RSVD_2_WIDTH                            3U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__DL2_ERRSOTHS_IRQM_MASK         0x00010000U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__DL2_ERRSOTHS_IRQM_SHIFT                16U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__DL2_ERRSOTHS_IRQM_WIDTH                 1U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__DL2_ERRSOTHS_IRQM_WOCLR                 0U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__DL2_ERRSOTHS_IRQM_WOSET                 0U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__RSVD_3_MASK                    0x000E0000U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__RSVD_3_SHIFT                           17U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__RSVD_3_WIDTH                            3U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__DL3_ERRSOTHS_IRQM_MASK         0x00100000U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__DL3_ERRSOTHS_IRQM_SHIFT                20U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__DL3_ERRSOTHS_IRQM_WIDTH                 1U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__DL3_ERRSOTHS_IRQM_WOCLR                 0U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__DL3_ERRSOTHS_IRQM_WOSET                 0U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__RSVD_4_MASK                    0xFFE00000U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__RSVD_4_SHIFT                           21U
#define CSIRX__DPHY_ERR_IRQ_MASK_CFG__RSVD_4_WIDTH                           11U

#define CSIRX__INTEGRATION_DEBUG_READ_MASK                           0xFFFFFFFFU
#define CSIRX__INTEGRATION_DEBUG_WRITE_MASK                          0xFFFFFFFFU
#define CSIRX__INTEGRATION_DEBUG__PROT_WORD_COUNT_MASK               0x0000FFFFU
#define CSIRX__INTEGRATION_DEBUG__PROT_WORD_COUNT_SHIFT                       0U
#define CSIRX__INTEGRATION_DEBUG__PROT_WORD_COUNT_WIDTH                      16U
#define CSIRX__INTEGRATION_DEBUG__PROT_DT_MASK                       0x003F0000U
#define CSIRX__INTEGRATION_DEBUG__PROT_DT_SHIFT                              16U
#define CSIRX__INTEGRATION_DEBUG__PROT_DT_WIDTH                               6U
#define CSIRX__INTEGRATION_DEBUG__PROT_VC_MASK                       0x03C00000U
#define CSIRX__INTEGRATION_DEBUG__PROT_VC_SHIFT                              22U
#define CSIRX__INTEGRATION_DEBUG__PROT_VC_WIDTH                               4U
#define CSIRX__INTEGRATION_DEBUG__RSVD_0_MASK                        0x0C000000U
#define CSIRX__INTEGRATION_DEBUG__RSVD_0_SHIFT                               26U
#define CSIRX__INTEGRATION_DEBUG__RSVD_0_WIDTH                                2U
#define CSIRX__INTEGRATION_DEBUG__PROT_FSM_STATE_MASK                0xF0000000U
#define CSIRX__INTEGRATION_DEBUG__PROT_FSM_STATE_SHIFT                       28U
#define CSIRX__INTEGRATION_DEBUG__PROT_FSM_STATE_WIDTH                        4U

#define CSIRX__ERROR_DEBUG_READ_MASK                                 0xFFFFFFFFU
#define CSIRX__ERROR_DEBUG_WRITE_MASK                                0xFFFFFFFFU
#define CSIRX__ERROR_DEBUG__DT_MASK                                  0x0000003FU
#define CSIRX__ERROR_DEBUG__DT_SHIFT                                          0U
#define CSIRX__ERROR_DEBUG__DT_WIDTH                                          6U
#define CSIRX__ERROR_DEBUG__VC_MASK                                  0x000003C0U
#define CSIRX__ERROR_DEBUG__VC_SHIFT                                          6U
#define CSIRX__ERROR_DEBUG__VC_WIDTH                                          4U
#define CSIRX__ERROR_DEBUG__RSVD_0_MASK                              0x0000FC00U
#define CSIRX__ERROR_DEBUG__RSVD_0_SHIFT                                     10U
#define CSIRX__ERROR_DEBUG__RSVD_0_WIDTH                                      6U
#define CSIRX__ERROR_DEBUG__DATA_FIELD_MASK                          0xFFFF0000U
#define CSIRX__ERROR_DEBUG__DATA_FIELD_SHIFT                                 16U
#define CSIRX__ERROR_DEBUG__DATA_FIELD_WIDTH                                 16U

#define CSIRX__TEST_GENERIC_READ_MASK                                0xFFFFFFFFU
#define CSIRX__TEST_GENERIC_WRITE_MASK                               0xFFFFFFFFU
#define CSIRX__TEST_GENERIC__CTRL_MASK                               0x0000FFFFU
#define CSIRX__TEST_GENERIC__CTRL_SHIFT                                       0U
#define CSIRX__TEST_GENERIC__CTRL_WIDTH                                      16U
#define CSIRX__TEST_GENERIC__STATUS_MASK                             0xFFFF0000U
#define CSIRX__TEST_GENERIC__STATUS_SHIFT                                    16U
#define CSIRX__TEST_GENERIC__STATUS_WIDTH                                    16U

#define CSIRX__STREAM0_CTRL_READ_MASK                                0xFFFFFFF8U
#define CSIRX__STREAM0_CTRL_WRITE_MASK                               0xFFFFFFF8U
#define CSIRX__STREAM0_CTRL_WOCLR_MASK                               0x00000010U
#define CSIRX__STREAM0_CTRL__START_MASK                              0x00000001U
#define CSIRX__STREAM0_CTRL__START_SHIFT                                      0U
#define CSIRX__STREAM0_CTRL__START_WIDTH                                      1U
#define CSIRX__STREAM0_CTRL__START_WOCLR                                      0U
#define CSIRX__STREAM0_CTRL__START_WOSET                                      0U
#define CSIRX__STREAM0_CTRL__STOP_MASK                               0x00000002U
#define CSIRX__STREAM0_CTRL__STOP_SHIFT                                       1U
#define CSIRX__STREAM0_CTRL__STOP_WIDTH                                       1U
#define CSIRX__STREAM0_CTRL__STOP_WOCLR                                       0U
#define CSIRX__STREAM0_CTRL__STOP_WOSET                                       0U
#define CSIRX__STREAM0_CTRL__ABORT_MASK                              0x00000004U
#define CSIRX__STREAM0_CTRL__ABORT_SHIFT                                      2U
#define CSIRX__STREAM0_CTRL__ABORT_WIDTH                                      1U
#define CSIRX__STREAM0_CTRL__ABORT_WOCLR                                      0U
#define CSIRX__STREAM0_CTRL__ABORT_WOSET                                      0U
#define CSIRX__STREAM0_CTRL__RSVD_0_MASK                             0x00000008U
#define CSIRX__STREAM0_CTRL__RSVD_0_SHIFT                                     3U
#define CSIRX__STREAM0_CTRL__RSVD_0_WIDTH                                     1U
#define CSIRX__STREAM0_CTRL__RSVD_0_WOCLR                                     0U
#define CSIRX__STREAM0_CTRL__RSVD_0_WOSET                                     0U
#define CSIRX__STREAM0_CTRL__SOFT_RST_MASK                           0x00000010U
#define CSIRX__STREAM0_CTRL__SOFT_RST_SHIFT                                   4U
#define CSIRX__STREAM0_CTRL__SOFT_RST_WIDTH                                   1U
#define CSIRX__STREAM0_CTRL__SOFT_RST_WOCLR                                   1U
#define CSIRX__STREAM0_CTRL__SOFT_RST_WOSET                                   0U
#define CSIRX__STREAM0_CTRL__RSVD_1_MASK                             0xFFFFFFE0U
#define CSIRX__STREAM0_CTRL__RSVD_1_SHIFT                                     5U
#define CSIRX__STREAM0_CTRL__RSVD_1_WIDTH                                    27U

#define CSIRX__STREAM0_STATUS_READ_MASK                              0xFFFFFFFFU
#define CSIRX__STREAM0_STATUS_WRITE_MASK                             0xFFFFFFFFU
#define CSIRX__STREAM0_STATUS__PROTOCOL_FSM_MASK                     0x00000003U
#define CSIRX__STREAM0_STATUS__PROTOCOL_FSM_SHIFT                             0U
#define CSIRX__STREAM0_STATUS__PROTOCOL_FSM_WIDTH                             2U
#define CSIRX__STREAM0_STATUS__RSVD_0_MASK                           0x0000000CU
#define CSIRX__STREAM0_STATUS__RSVD_0_SHIFT                                   2U
#define CSIRX__STREAM0_STATUS__RSVD_0_WIDTH                                   2U
#define CSIRX__STREAM0_STATUS__STREAM_FSM_MASK                       0x000000F0U
#define CSIRX__STREAM0_STATUS__STREAM_FSM_SHIFT                               4U
#define CSIRX__STREAM0_STATUS__STREAM_FSM_WIDTH                               4U
#define CSIRX__STREAM0_STATUS__READY_STATE_MASK                      0x00000100U
#define CSIRX__STREAM0_STATUS__READY_STATE_SHIFT                              8U
#define CSIRX__STREAM0_STATUS__READY_STATE_WIDTH                              1U
#define CSIRX__STREAM0_STATUS__READY_STATE_WOCLR                              0U
#define CSIRX__STREAM0_STATUS__READY_STATE_WOSET                              0U
#define CSIRX__STREAM0_STATUS__RSVD_1_MASK                           0x7FFFFE00U
#define CSIRX__STREAM0_STATUS__RSVD_1_SHIFT                                   9U
#define CSIRX__STREAM0_STATUS__RSVD_1_WIDTH                                  22U
#define CSIRX__STREAM0_STATUS__RUNNING_MASK                          0x80000000U
#define CSIRX__STREAM0_STATUS__RUNNING_SHIFT                                 31U
#define CSIRX__STREAM0_STATUS__RUNNING_WIDTH                                  1U
#define CSIRX__STREAM0_STATUS__RUNNING_WOCLR                                  0U
#define CSIRX__STREAM0_STATUS__RUNNING_WOSET                                  0U

#define CSIRX__STREAM0_DATA_CFG_READ_MASK                            0xFFFFFFFFU
#define CSIRX__STREAM0_DATA_CFG_WRITE_MASK                           0xFFFFFFFFU
#define CSIRX__STREAM0_DATA_CFG__DATATYPE_SELECT0_MASK               0x0000003FU
#define CSIRX__STREAM0_DATA_CFG__DATATYPE_SELECT0_SHIFT                       0U
#define CSIRX__STREAM0_DATA_CFG__DATATYPE_SELECT0_WIDTH                       6U
#define CSIRX__STREAM0_DATA_CFG__RSVD_0_MASK                         0x00000040U
#define CSIRX__STREAM0_DATA_CFG__RSVD_0_SHIFT                                 6U
#define CSIRX__STREAM0_DATA_CFG__RSVD_0_WIDTH                                 1U
#define CSIRX__STREAM0_DATA_CFG__RSVD_0_WOCLR                                 0U
#define CSIRX__STREAM0_DATA_CFG__RSVD_0_WOSET                                 0U
#define CSIRX__STREAM0_DATA_CFG__ENABLE_DT0_MASK                     0x00000080U
#define CSIRX__STREAM0_DATA_CFG__ENABLE_DT0_SHIFT                             7U
#define CSIRX__STREAM0_DATA_CFG__ENABLE_DT0_WIDTH                             1U
#define CSIRX__STREAM0_DATA_CFG__ENABLE_DT0_WOCLR                             0U
#define CSIRX__STREAM0_DATA_CFG__ENABLE_DT0_WOSET                             0U
#define CSIRX__STREAM0_DATA_CFG__DATATYPE_SELECT1_MASK               0x00003F00U
#define CSIRX__STREAM0_DATA_CFG__DATATYPE_SELECT1_SHIFT                       8U
#define CSIRX__STREAM0_DATA_CFG__DATATYPE_SELECT1_WIDTH                       6U
#define CSIRX__STREAM0_DATA_CFG__RSVD_1_MASK                         0x00004000U
#define CSIRX__STREAM0_DATA_CFG__RSVD_1_SHIFT                                14U
#define CSIRX__STREAM0_DATA_CFG__RSVD_1_WIDTH                                 1U
#define CSIRX__STREAM0_DATA_CFG__RSVD_1_WOCLR                                 0U
#define CSIRX__STREAM0_DATA_CFG__RSVD_1_WOSET                                 0U
#define CSIRX__STREAM0_DATA_CFG__ENABLE_DT1_MASK                     0x00008000U
#define CSIRX__STREAM0_DATA_CFG__ENABLE_DT1_SHIFT                            15U
#define CSIRX__STREAM0_DATA_CFG__ENABLE_DT1_WIDTH                             1U
#define CSIRX__STREAM0_DATA_CFG__ENABLE_DT1_WOCLR                             0U
#define CSIRX__STREAM0_DATA_CFG__ENABLE_DT1_WOSET                             0U
#define CSIRX__STREAM0_DATA_CFG__VC_SELECT_MASK                      0xFFFF0000U
#define CSIRX__STREAM0_DATA_CFG__VC_SELECT_SHIFT                             16U
#define CSIRX__STREAM0_DATA_CFG__VC_SELECT_WIDTH                             16U

#define CSIRX__STREAM0_CFG_READ_MASK                                 0xFFFFFFFFU
#define CSIRX__STREAM0_CFG_WRITE_MASK                                0xFFFFFFFFU
#define CSIRX__STREAM0_CFG__INTERFACE_MODE_MASK                      0x00000001U
#define CSIRX__STREAM0_CFG__INTERFACE_MODE_SHIFT                              0U
#define CSIRX__STREAM0_CFG__INTERFACE_MODE_WIDTH                              1U
#define CSIRX__STREAM0_CFG__INTERFACE_MODE_WOCLR                              0U
#define CSIRX__STREAM0_CFG__INTERFACE_MODE_WOSET                              0U
#define CSIRX__STREAM0_CFG__LS_LE_MODE_MASK                          0x00000002U
#define CSIRX__STREAM0_CFG__LS_LE_MODE_SHIFT                                  1U
#define CSIRX__STREAM0_CFG__LS_LE_MODE_WIDTH                                  1U
#define CSIRX__STREAM0_CFG__LS_LE_MODE_WOCLR                                  0U
#define CSIRX__STREAM0_CFG__LS_LE_MODE_WOSET                                  0U
#define CSIRX__STREAM0_CFG__RSVD_0_MASK                              0x0000000CU
#define CSIRX__STREAM0_CFG__RSVD_0_SHIFT                                      2U
#define CSIRX__STREAM0_CFG__RSVD_0_WIDTH                                      2U
#define CSIRX__STREAM0_CFG__NUM_PIXELS_MASK                          0x00000030U
#define CSIRX__STREAM0_CFG__NUM_PIXELS_SHIFT                                  4U
#define CSIRX__STREAM0_CFG__NUM_PIXELS_WIDTH                                  2U
#define CSIRX__STREAM0_CFG__RSVD_1_MASK                              0x000000C0U
#define CSIRX__STREAM0_CFG__RSVD_1_SHIFT                                      6U
#define CSIRX__STREAM0_CFG__RSVD_1_WIDTH                                      2U
#define CSIRX__STREAM0_CFG__FIFO_MODE_MASK                           0x00000300U
#define CSIRX__STREAM0_CFG__FIFO_MODE_SHIFT                                   8U
#define CSIRX__STREAM0_CFG__FIFO_MODE_WIDTH                                   2U
#define CSIRX__STREAM0_CFG__RSVD_2_MASK                              0x00000C00U
#define CSIRX__STREAM0_CFG__RSVD_2_SHIFT                                     10U
#define CSIRX__STREAM0_CFG__RSVD_2_WIDTH                                      2U
#define CSIRX__STREAM0_CFG__BPP_BYPASS_MASK                          0x00007000U
#define CSIRX__STREAM0_CFG__BPP_BYPASS_SHIFT                                 12U
#define CSIRX__STREAM0_CFG__BPP_BYPASS_WIDTH                                  3U
#define CSIRX__STREAM0_CFG__RSVD_3_MASK                              0x00008000U
#define CSIRX__STREAM0_CFG__RSVD_3_SHIFT                                     15U
#define CSIRX__STREAM0_CFG__RSVD_3_WIDTH                                      1U
#define CSIRX__STREAM0_CFG__RSVD_3_WOCLR                                      0U
#define CSIRX__STREAM0_CFG__RSVD_3_WOSET                                      0U
#define CSIRX__STREAM0_CFG__FIFO_FILL_MASK                           0xFFFF0000U
#define CSIRX__STREAM0_CFG__FIFO_FILL_SHIFT                                  16U
#define CSIRX__STREAM0_CFG__FIFO_FILL_WIDTH                                  16U

#define CSIRX__STREAM0_MONITOR_CTRL_READ_MASK                        0xFFFFFFFFU
#define CSIRX__STREAM0_MONITOR_CTRL_WRITE_MASK                       0xFFFFFFFFU
#define CSIRX__STREAM0_MONITOR_CTRL__LB_VC_MASK                      0x0000000FU
#define CSIRX__STREAM0_MONITOR_CTRL__LB_VC_SHIFT                              0U
#define CSIRX__STREAM0_MONITOR_CTRL__LB_VC_WIDTH                              4U
#define CSIRX__STREAM0_MONITOR_CTRL__LB_EN_MASK                      0x00000010U
#define CSIRX__STREAM0_MONITOR_CTRL__LB_EN_SHIFT                              4U
#define CSIRX__STREAM0_MONITOR_CTRL__LB_EN_WIDTH                              1U
#define CSIRX__STREAM0_MONITOR_CTRL__LB_EN_WOCLR                              0U
#define CSIRX__STREAM0_MONITOR_CTRL__LB_EN_WOSET                              0U
#define CSIRX__STREAM0_MONITOR_CTRL__TIMER_VC_MASK                   0x000001E0U
#define CSIRX__STREAM0_MONITOR_CTRL__TIMER_VC_SHIFT                           5U
#define CSIRX__STREAM0_MONITOR_CTRL__TIMER_VC_WIDTH                           4U
#define CSIRX__STREAM0_MONITOR_CTRL__TIMER_EN_MASK                   0x00000200U
#define CSIRX__STREAM0_MONITOR_CTRL__TIMER_EN_SHIFT                           9U
#define CSIRX__STREAM0_MONITOR_CTRL__TIMER_EN_WIDTH                           1U
#define CSIRX__STREAM0_MONITOR_CTRL__TIMER_EN_WOCLR                           0U
#define CSIRX__STREAM0_MONITOR_CTRL__TIMER_EN_WOSET                           0U
#define CSIRX__STREAM0_MONITOR_CTRL__TIMER_EOF_MASK                  0x00000400U
#define CSIRX__STREAM0_MONITOR_CTRL__TIMER_EOF_SHIFT                         10U
#define CSIRX__STREAM0_MONITOR_CTRL__TIMER_EOF_WIDTH                          1U
#define CSIRX__STREAM0_MONITOR_CTRL__TIMER_EOF_WOCLR                          0U
#define CSIRX__STREAM0_MONITOR_CTRL__TIMER_EOF_WOSET                          0U
#define CSIRX__STREAM0_MONITOR_CTRL__FRAME_MON_VC_MASK               0x00007800U
#define CSIRX__STREAM0_MONITOR_CTRL__FRAME_MON_VC_SHIFT                      11U
#define CSIRX__STREAM0_MONITOR_CTRL__FRAME_MON_VC_WIDTH                       4U
#define CSIRX__STREAM0_MONITOR_CTRL__FRAME_MON_EN_MASK               0x00008000U
#define CSIRX__STREAM0_MONITOR_CTRL__FRAME_MON_EN_SHIFT                      15U
#define CSIRX__STREAM0_MONITOR_CTRL__FRAME_MON_EN_WIDTH                       1U
#define CSIRX__STREAM0_MONITOR_CTRL__FRAME_MON_EN_WOCLR                       0U
#define CSIRX__STREAM0_MONITOR_CTRL__FRAME_MON_EN_WOSET                       0U
#define CSIRX__STREAM0_MONITOR_CTRL__FRAME_LENGTH_MASK               0xFFFF0000U
#define CSIRX__STREAM0_MONITOR_CTRL__FRAME_LENGTH_SHIFT                      16U
#define CSIRX__STREAM0_MONITOR_CTRL__FRAME_LENGTH_WIDTH                      16U

#define CSIRX__STREAM0_MONITOR_FRAME_READ_MASK                       0xFFFFFFFFU
#define CSIRX__STREAM0_MONITOR_FRAME_WRITE_MASK                      0xFFFFFFFFU
#define CSIRX__STREAM0_MONITOR_FRAME__NB_MASK                        0x0000FFFFU
#define CSIRX__STREAM0_MONITOR_FRAME__NB_SHIFT                                0U
#define CSIRX__STREAM0_MONITOR_FRAME__NB_WIDTH                               16U
#define CSIRX__STREAM0_MONITOR_FRAME__PACKET_SIZE_MASK               0xFFFF0000U
#define CSIRX__STREAM0_MONITOR_FRAME__PACKET_SIZE_SHIFT                      16U
#define CSIRX__STREAM0_MONITOR_FRAME__PACKET_SIZE_WIDTH                      16U

#define CSIRX__STREAM0_MONITOR_LB_READ_MASK                          0xFFFFFFFFU
#define CSIRX__STREAM0_MONITOR_LB_WRITE_MASK                         0xFFFFFFFFU
#define CSIRX__STREAM0_MONITOR_LB__BYTE_COUNT_MASK                   0x0000FFFFU
#define CSIRX__STREAM0_MONITOR_LB__BYTE_COUNT_SHIFT                           0U
#define CSIRX__STREAM0_MONITOR_LB__BYTE_COUNT_WIDTH                          16U
#define CSIRX__STREAM0_MONITOR_LB__LINE_COUNT_MASK                   0xFFFF0000U
#define CSIRX__STREAM0_MONITOR_LB__LINE_COUNT_SHIFT                          16U
#define CSIRX__STREAM0_MONITOR_LB__LINE_COUNT_WIDTH                          16U

#define CSIRX__STREAM0_TIMER_READ_MASK                               0xFFFFFFFFU
#define CSIRX__STREAM0_TIMER_WRITE_MASK                              0xFFFFFFFFU
#define CSIRX__STREAM0_TIMER__COUNT_MASK                             0x01FFFFFFU
#define CSIRX__STREAM0_TIMER__COUNT_SHIFT                                     0U
#define CSIRX__STREAM0_TIMER__COUNT_WIDTH                                    25U
#define CSIRX__STREAM0_TIMER__RSVD_0_MASK                            0xFE000000U
#define CSIRX__STREAM0_TIMER__RSVD_0_SHIFT                                   25U
#define CSIRX__STREAM0_TIMER__RSVD_0_WIDTH                                    7U

#define CSIRX__STREAM0_FCC_CFG_READ_MASK                             0xFFFFFFFFU
#define CSIRX__STREAM0_FCC_CFG_WRITE_MASK                            0xFFFFFFFFU
#define CSIRX__STREAM0_FCC_CFG__FRAME_COUNT_START_MASK               0x0000FFFFU
#define CSIRX__STREAM0_FCC_CFG__FRAME_COUNT_START_SHIFT                       0U
#define CSIRX__STREAM0_FCC_CFG__FRAME_COUNT_START_WIDTH                      16U
#define CSIRX__STREAM0_FCC_CFG__FRAME_COUNT_STOP_MASK                0xFFFF0000U
#define CSIRX__STREAM0_FCC_CFG__FRAME_COUNT_STOP_SHIFT                       16U
#define CSIRX__STREAM0_FCC_CFG__FRAME_COUNT_STOP_WIDTH                       16U

#define CSIRX__STREAM0_FCC_CTRL_READ_MASK                            0xFFFFFFFFU
#define CSIRX__STREAM0_FCC_CTRL_WRITE_MASK                           0xFFFFFFFFU
#define CSIRX__STREAM0_FCC_CTRL__FCC_EN_MASK                         0x00000001U
#define CSIRX__STREAM0_FCC_CTRL__FCC_EN_SHIFT                                 0U
#define CSIRX__STREAM0_FCC_CTRL__FCC_EN_WIDTH                                 1U
#define CSIRX__STREAM0_FCC_CTRL__FCC_EN_WOCLR                                 0U
#define CSIRX__STREAM0_FCC_CTRL__FCC_EN_WOSET                                 0U
#define CSIRX__STREAM0_FCC_CTRL__FCC_VC_MASK                         0x0000001EU
#define CSIRX__STREAM0_FCC_CTRL__FCC_VC_SHIFT                                 1U
#define CSIRX__STREAM0_FCC_CTRL__FCC_VC_WIDTH                                 4U
#define CSIRX__STREAM0_FCC_CTRL__RSVD_0_MASK                         0x0000FFE0U
#define CSIRX__STREAM0_FCC_CTRL__RSVD_0_SHIFT                                 5U
#define CSIRX__STREAM0_FCC_CTRL__RSVD_0_WIDTH                                11U
#define CSIRX__STREAM0_FCC_CTRL__FRAME_COUNTER_MASK                  0xFFFF0000U
#define CSIRX__STREAM0_FCC_CTRL__FRAME_COUNTER_SHIFT                         16U
#define CSIRX__STREAM0_FCC_CTRL__FRAME_COUNTER_WIDTH                         16U

#define CSIRX__STREAM0_FIFO_FILL_LVL_READ_MASK                       0xFFFFFFFFU
#define CSIRX__STREAM0_FIFO_FILL_LVL_WRITE_MASK                      0xFFFFFFFFU
#define CSIRX__STREAM0_FIFO_FILL_LVL__COUNT_MASK                     0x000003FFU
#define CSIRX__STREAM0_FIFO_FILL_LVL__COUNT_SHIFT                             0U
#define CSIRX__STREAM0_FIFO_FILL_LVL__COUNT_WIDTH                            10U
#define CSIRX__STREAM0_FIFO_FILL_LVL__RSVD_0_MASK                    0x00000C00U
#define CSIRX__STREAM0_FIFO_FILL_LVL__RSVD_0_SHIFT                           10U
#define CSIRX__STREAM0_FIFO_FILL_LVL__RSVD_0_WIDTH                            2U
#define CSIRX__STREAM0_FIFO_FILL_LVL__MODE_MASK                      0x00003000U
#define CSIRX__STREAM0_FIFO_FILL_LVL__MODE_SHIFT                             12U
#define CSIRX__STREAM0_FIFO_FILL_LVL__MODE_WIDTH                              2U
#define CSIRX__STREAM0_FIFO_FILL_LVL__RSVD_1_MASK                    0xFFFFC000U
#define CSIRX__STREAM0_FIFO_FILL_LVL__RSVD_1_SHIFT                           14U
#define CSIRX__STREAM0_FIFO_FILL_LVL__RSVD_1_WIDTH                           18U

#define CSIRX__STREAM1_CTRL_READ_MASK                                0xFFFFFFF8U
#define CSIRX__STREAM1_CTRL_WRITE_MASK                               0xFFFFFFF8U
#define CSIRX__STREAM1_CTRL_WOCLR_MASK                               0x00000010U
#define CSIRX__STREAM1_CTRL__START_MASK                              0x00000001U
#define CSIRX__STREAM1_CTRL__START_SHIFT                                      0U
#define CSIRX__STREAM1_CTRL__START_WIDTH                                      1U
#define CSIRX__STREAM1_CTRL__START_WOCLR                                      0U
#define CSIRX__STREAM1_CTRL__START_WOSET                                      0U
#define CSIRX__STREAM1_CTRL__STOP_MASK                               0x00000002U
#define CSIRX__STREAM1_CTRL__STOP_SHIFT                                       1U
#define CSIRX__STREAM1_CTRL__STOP_WIDTH                                       1U
#define CSIRX__STREAM1_CTRL__STOP_WOCLR                                       0U
#define CSIRX__STREAM1_CTRL__STOP_WOSET                                       0U
#define CSIRX__STREAM1_CTRL__ABORT_MASK                              0x00000004U
#define CSIRX__STREAM1_CTRL__ABORT_SHIFT                                      2U
#define CSIRX__STREAM1_CTRL__ABORT_WIDTH                                      1U
#define CSIRX__STREAM1_CTRL__ABORT_WOCLR                                      0U
#define CSIRX__STREAM1_CTRL__ABORT_WOSET                                      0U
#define CSIRX__STREAM1_CTRL__RSVD_0_MASK                             0x00000008U
#define CSIRX__STREAM1_CTRL__RSVD_0_SHIFT                                     3U
#define CSIRX__STREAM1_CTRL__RSVD_0_WIDTH                                     1U
#define CSIRX__STREAM1_CTRL__RSVD_0_WOCLR                                     0U
#define CSIRX__STREAM1_CTRL__RSVD_0_WOSET                                     0U
#define CSIRX__STREAM1_CTRL__SOFT_RST_MASK                           0x00000010U
#define CSIRX__STREAM1_CTRL__SOFT_RST_SHIFT                                   4U
#define CSIRX__STREAM1_CTRL__SOFT_RST_WIDTH                                   1U
#define CSIRX__STREAM1_CTRL__SOFT_RST_WOCLR                                   1U
#define CSIRX__STREAM1_CTRL__SOFT_RST_WOSET                                   0U
#define CSIRX__STREAM1_CTRL__RSVD_1_MASK                             0xFFFFFFE0U
#define CSIRX__STREAM1_CTRL__RSVD_1_SHIFT                                     5U
#define CSIRX__STREAM1_CTRL__RSVD_1_WIDTH                                    27U

#define CSIRX__STREAM1_STATUS_READ_MASK                              0xFFFFFFFFU
#define CSIRX__STREAM1_STATUS_WRITE_MASK                             0xFFFFFFFFU
#define CSIRX__STREAM1_STATUS__PROTOCOL_FSM_MASK                     0x00000003U
#define CSIRX__STREAM1_STATUS__PROTOCOL_FSM_SHIFT                             0U
#define CSIRX__STREAM1_STATUS__PROTOCOL_FSM_WIDTH                             2U
#define CSIRX__STREAM1_STATUS__RSVD_0_MASK                           0x0000000CU
#define CSIRX__STREAM1_STATUS__RSVD_0_SHIFT                                   2U
#define CSIRX__STREAM1_STATUS__RSVD_0_WIDTH                                   2U
#define CSIRX__STREAM1_STATUS__STREAM_FSM_MASK                       0x000000F0U
#define CSIRX__STREAM1_STATUS__STREAM_FSM_SHIFT                               4U
#define CSIRX__STREAM1_STATUS__STREAM_FSM_WIDTH                               4U
#define CSIRX__STREAM1_STATUS__READY_STATE_MASK                      0x00000100U
#define CSIRX__STREAM1_STATUS__READY_STATE_SHIFT                              8U
#define CSIRX__STREAM1_STATUS__READY_STATE_WIDTH                              1U
#define CSIRX__STREAM1_STATUS__READY_STATE_WOCLR                              0U
#define CSIRX__STREAM1_STATUS__READY_STATE_WOSET                              0U
#define CSIRX__STREAM1_STATUS__RSVD_1_MASK                           0x7FFFFE00U
#define CSIRX__STREAM1_STATUS__RSVD_1_SHIFT                                   9U
#define CSIRX__STREAM1_STATUS__RSVD_1_WIDTH                                  22U
#define CSIRX__STREAM1_STATUS__RUNNING_MASK                          0x80000000U
#define CSIRX__STREAM1_STATUS__RUNNING_SHIFT                                 31U
#define CSIRX__STREAM1_STATUS__RUNNING_WIDTH                                  1U
#define CSIRX__STREAM1_STATUS__RUNNING_WOCLR                                  0U
#define CSIRX__STREAM1_STATUS__RUNNING_WOSET                                  0U

#define CSIRX__STREAM1_DATA_CFG_READ_MASK                            0xFFFFFFFFU
#define CSIRX__STREAM1_DATA_CFG_WRITE_MASK                           0xFFFFFFFFU
#define CSIRX__STREAM1_DATA_CFG__DATATYPE_SELECT0_MASK               0x0000003FU
#define CSIRX__STREAM1_DATA_CFG__DATATYPE_SELECT0_SHIFT                       0U
#define CSIRX__STREAM1_DATA_CFG__DATATYPE_SELECT0_WIDTH                       6U
#define CSIRX__STREAM1_DATA_CFG__RSVD_0_MASK                         0x00000040U
#define CSIRX__STREAM1_DATA_CFG__RSVD_0_SHIFT                                 6U
#define CSIRX__STREAM1_DATA_CFG__RSVD_0_WIDTH                                 1U
#define CSIRX__STREAM1_DATA_CFG__RSVD_0_WOCLR                                 0U
#define CSIRX__STREAM1_DATA_CFG__RSVD_0_WOSET                                 0U
#define CSIRX__STREAM1_DATA_CFG__ENABLE_DT0_MASK                     0x00000080U
#define CSIRX__STREAM1_DATA_CFG__ENABLE_DT0_SHIFT                             7U
#define CSIRX__STREAM1_DATA_CFG__ENABLE_DT0_WIDTH                             1U
#define CSIRX__STREAM1_DATA_CFG__ENABLE_DT0_WOCLR                             0U
#define CSIRX__STREAM1_DATA_CFG__ENABLE_DT0_WOSET                             0U
#define CSIRX__STREAM1_DATA_CFG__DATATYPE_SELECT1_MASK               0x00003F00U
#define CSIRX__STREAM1_DATA_CFG__DATATYPE_SELECT1_SHIFT                       8U
#define CSIRX__STREAM1_DATA_CFG__DATATYPE_SELECT1_WIDTH                       6U
#define CSIRX__STREAM1_DATA_CFG__RSVD_1_MASK                         0x00004000U
#define CSIRX__STREAM1_DATA_CFG__RSVD_1_SHIFT                                14U
#define CSIRX__STREAM1_DATA_CFG__RSVD_1_WIDTH                                 1U
#define CSIRX__STREAM1_DATA_CFG__RSVD_1_WOCLR                                 0U
#define CSIRX__STREAM1_DATA_CFG__RSVD_1_WOSET                                 0U
#define CSIRX__STREAM1_DATA_CFG__ENABLE_DT1_MASK                     0x00008000U
#define CSIRX__STREAM1_DATA_CFG__ENABLE_DT1_SHIFT                            15U
#define CSIRX__STREAM1_DATA_CFG__ENABLE_DT1_WIDTH                             1U
#define CSIRX__STREAM1_DATA_CFG__ENABLE_DT1_WOCLR                             0U
#define CSIRX__STREAM1_DATA_CFG__ENABLE_DT1_WOSET                             0U
#define CSIRX__STREAM1_DATA_CFG__VC_SELECT_MASK                      0xFFFF0000U
#define CSIRX__STREAM1_DATA_CFG__VC_SELECT_SHIFT                             16U
#define CSIRX__STREAM1_DATA_CFG__VC_SELECT_WIDTH                             16U

#define CSIRX__STREAM1_CFG_READ_MASK                                 0xFFFFFFFFU
#define CSIRX__STREAM1_CFG_WRITE_MASK                                0xFFFFFFFFU
#define CSIRX__STREAM1_CFG__INTERFACE_MODE_MASK                      0x00000001U
#define CSIRX__STREAM1_CFG__INTERFACE_MODE_SHIFT                              0U
#define CSIRX__STREAM1_CFG__INTERFACE_MODE_WIDTH                              1U
#define CSIRX__STREAM1_CFG__INTERFACE_MODE_WOCLR                              0U
#define CSIRX__STREAM1_CFG__INTERFACE_MODE_WOSET                              0U
#define CSIRX__STREAM1_CFG__LS_LE_MODE_MASK                          0x00000002U
#define CSIRX__STREAM1_CFG__LS_LE_MODE_SHIFT                                  1U
#define CSIRX__STREAM1_CFG__LS_LE_MODE_WIDTH                                  1U
#define CSIRX__STREAM1_CFG__LS_LE_MODE_WOCLR                                  0U
#define CSIRX__STREAM1_CFG__LS_LE_MODE_WOSET                                  0U
#define CSIRX__STREAM1_CFG__RSVD_0_MASK                              0x0000000CU
#define CSIRX__STREAM1_CFG__RSVD_0_SHIFT                                      2U
#define CSIRX__STREAM1_CFG__RSVD_0_WIDTH                                      2U
#define CSIRX__STREAM1_CFG__NUM_PIXELS_MASK                          0x00000030U
#define CSIRX__STREAM1_CFG__NUM_PIXELS_SHIFT                                  4U
#define CSIRX__STREAM1_CFG__NUM_PIXELS_WIDTH                                  2U
#define CSIRX__STREAM1_CFG__RSVD_1_MASK                              0x000000C0U
#define CSIRX__STREAM1_CFG__RSVD_1_SHIFT                                      6U
#define CSIRX__STREAM1_CFG__RSVD_1_WIDTH                                      2U
#define CSIRX__STREAM1_CFG__FIFO_MODE_MASK                           0x00000300U
#define CSIRX__STREAM1_CFG__FIFO_MODE_SHIFT                                   8U
#define CSIRX__STREAM1_CFG__FIFO_MODE_WIDTH                                   2U
#define CSIRX__STREAM1_CFG__RSVD_2_MASK                              0x00000C00U
#define CSIRX__STREAM1_CFG__RSVD_2_SHIFT                                     10U
#define CSIRX__STREAM1_CFG__RSVD_2_WIDTH                                      2U
#define CSIRX__STREAM1_CFG__BPP_BYPASS_MASK                          0x00007000U
#define CSIRX__STREAM1_CFG__BPP_BYPASS_SHIFT                                 12U
#define CSIRX__STREAM1_CFG__BPP_BYPASS_WIDTH                                  3U
#define CSIRX__STREAM1_CFG__RSVD_3_MASK                              0x00008000U
#define CSIRX__STREAM1_CFG__RSVD_3_SHIFT                                     15U
#define CSIRX__STREAM1_CFG__RSVD_3_WIDTH                                      1U
#define CSIRX__STREAM1_CFG__RSVD_3_WOCLR                                      0U
#define CSIRX__STREAM1_CFG__RSVD_3_WOSET                                      0U
#define CSIRX__STREAM1_CFG__FIFO_FILL_MASK                           0xFFFF0000U
#define CSIRX__STREAM1_CFG__FIFO_FILL_SHIFT                                  16U
#define CSIRX__STREAM1_CFG__FIFO_FILL_WIDTH                                  16U

#define CSIRX__STREAM1_MONITOR_CTRL_READ_MASK                        0xFFFFFFFFU
#define CSIRX__STREAM1_MONITOR_CTRL_WRITE_MASK                       0xFFFFFFFFU
#define CSIRX__STREAM1_MONITOR_CTRL__LB_VC_MASK                      0x0000000FU
#define CSIRX__STREAM1_MONITOR_CTRL__LB_VC_SHIFT                              0U
#define CSIRX__STREAM1_MONITOR_CTRL__LB_VC_WIDTH                              4U
#define CSIRX__STREAM1_MONITOR_CTRL__LB_EN_MASK                      0x00000010U
#define CSIRX__STREAM1_MONITOR_CTRL__LB_EN_SHIFT                              4U
#define CSIRX__STREAM1_MONITOR_CTRL__LB_EN_WIDTH                              1U
#define CSIRX__STREAM1_MONITOR_CTRL__LB_EN_WOCLR                              0U
#define CSIRX__STREAM1_MONITOR_CTRL__LB_EN_WOSET                              0U
#define CSIRX__STREAM1_MONITOR_CTRL__TIMER_VC_MASK                   0x000001E0U
#define CSIRX__STREAM1_MONITOR_CTRL__TIMER_VC_SHIFT                           5U
#define CSIRX__STREAM1_MONITOR_CTRL__TIMER_VC_WIDTH                           4U
#define CSIRX__STREAM1_MONITOR_CTRL__TIMER_EN_MASK                   0x00000200U
#define CSIRX__STREAM1_MONITOR_CTRL__TIMER_EN_SHIFT                           9U
#define CSIRX__STREAM1_MONITOR_CTRL__TIMER_EN_WIDTH                           1U
#define CSIRX__STREAM1_MONITOR_CTRL__TIMER_EN_WOCLR                           0U
#define CSIRX__STREAM1_MONITOR_CTRL__TIMER_EN_WOSET                           0U
#define CSIRX__STREAM1_MONITOR_CTRL__TIMER_EOF_MASK                  0x00000400U
#define CSIRX__STREAM1_MONITOR_CTRL__TIMER_EOF_SHIFT                         10U
#define CSIRX__STREAM1_MONITOR_CTRL__TIMER_EOF_WIDTH                          1U
#define CSIRX__STREAM1_MONITOR_CTRL__TIMER_EOF_WOCLR                          0U
#define CSIRX__STREAM1_MONITOR_CTRL__TIMER_EOF_WOSET                          0U
#define CSIRX__STREAM1_MONITOR_CTRL__FRAME_MON_VC_MASK               0x00007800U
#define CSIRX__STREAM1_MONITOR_CTRL__FRAME_MON_VC_SHIFT                      11U
#define CSIRX__STREAM1_MONITOR_CTRL__FRAME_MON_VC_WIDTH                       4U
#define CSIRX__STREAM1_MONITOR_CTRL__FRAME_MON_EN_MASK               0x00008000U
#define CSIRX__STREAM1_MONITOR_CTRL__FRAME_MON_EN_SHIFT                      15U
#define CSIRX__STREAM1_MONITOR_CTRL__FRAME_MON_EN_WIDTH                       1U
#define CSIRX__STREAM1_MONITOR_CTRL__FRAME_MON_EN_WOCLR                       0U
#define CSIRX__STREAM1_MONITOR_CTRL__FRAME_MON_EN_WOSET                       0U
#define CSIRX__STREAM1_MONITOR_CTRL__FRAME_LENGTH_MASK               0xFFFF0000U
#define CSIRX__STREAM1_MONITOR_CTRL__FRAME_LENGTH_SHIFT                      16U
#define CSIRX__STREAM1_MONITOR_CTRL__FRAME_LENGTH_WIDTH                      16U

#define CSIRX__STREAM1_MONITOR_FRAME_READ_MASK                       0xFFFFFFFFU
#define CSIRX__STREAM1_MONITOR_FRAME_WRITE_MASK                      0xFFFFFFFFU
#define CSIRX__STREAM1_MONITOR_FRAME__NB_MASK                        0x0000FFFFU
#define CSIRX__STREAM1_MONITOR_FRAME__NB_SHIFT                                0U
#define CSIRX__STREAM1_MONITOR_FRAME__NB_WIDTH                               16U
#define CSIRX__STREAM1_MONITOR_FRAME__PACKET_SIZE_MASK               0xFFFF0000U
#define CSIRX__STREAM1_MONITOR_FRAME__PACKET_SIZE_SHIFT                      16U
#define CSIRX__STREAM1_MONITOR_FRAME__PACKET_SIZE_WIDTH                      16U

#define CSIRX__STREAM1_MONITOR_LB_READ_MASK                          0xFFFFFFFFU
#define CSIRX__STREAM1_MONITOR_LB_WRITE_MASK                         0xFFFFFFFFU
#define CSIRX__STREAM1_MONITOR_LB__BYTE_COUNT_MASK                   0x0000FFFFU
#define CSIRX__STREAM1_MONITOR_LB__BYTE_COUNT_SHIFT                           0U
#define CSIRX__STREAM1_MONITOR_LB__BYTE_COUNT_WIDTH                          16U
#define CSIRX__STREAM1_MONITOR_LB__LINE_COUNT_MASK                   0xFFFF0000U
#define CSIRX__STREAM1_MONITOR_LB__LINE_COUNT_SHIFT                          16U
#define CSIRX__STREAM1_MONITOR_LB__LINE_COUNT_WIDTH                          16U

#define CSIRX__STREAM1_TIMER_READ_MASK                               0xFFFFFFFFU
#define CSIRX__STREAM1_TIMER_WRITE_MASK                              0xFFFFFFFFU
#define CSIRX__STREAM1_TIMER__COUNT_MASK                             0x01FFFFFFU
#define CSIRX__STREAM1_TIMER__COUNT_SHIFT                                     0U
#define CSIRX__STREAM1_TIMER__COUNT_WIDTH                                    25U
#define CSIRX__STREAM1_TIMER__RSVD_0_MASK                            0xFE000000U
#define CSIRX__STREAM1_TIMER__RSVD_0_SHIFT                                   25U
#define CSIRX__STREAM1_TIMER__RSVD_0_WIDTH                                    7U

#define CSIRX__STREAM1_FCC_CFG_READ_MASK                             0xFFFFFFFFU
#define CSIRX__STREAM1_FCC_CFG_WRITE_MASK                            0xFFFFFFFFU
#define CSIRX__STREAM1_FCC_CFG__FRAME_COUNT_START_MASK               0x0000FFFFU
#define CSIRX__STREAM1_FCC_CFG__FRAME_COUNT_START_SHIFT                       0U
#define CSIRX__STREAM1_FCC_CFG__FRAME_COUNT_START_WIDTH                      16U
#define CSIRX__STREAM1_FCC_CFG__FRAME_COUNT_STOP_MASK                0xFFFF0000U
#define CSIRX__STREAM1_FCC_CFG__FRAME_COUNT_STOP_SHIFT                       16U
#define CSIRX__STREAM1_FCC_CFG__FRAME_COUNT_STOP_WIDTH                       16U

#define CSIRX__STREAM1_FCC_CTRL_READ_MASK                            0xFFFFFFFFU
#define CSIRX__STREAM1_FCC_CTRL_WRITE_MASK                           0xFFFFFFFFU
#define CSIRX__STREAM1_FCC_CTRL__FCC_EN_MASK                         0x00000001U
#define CSIRX__STREAM1_FCC_CTRL__FCC_EN_SHIFT                                 0U
#define CSIRX__STREAM1_FCC_CTRL__FCC_EN_WIDTH                                 1U
#define CSIRX__STREAM1_FCC_CTRL__FCC_EN_WOCLR                                 0U
#define CSIRX__STREAM1_FCC_CTRL__FCC_EN_WOSET                                 0U
#define CSIRX__STREAM1_FCC_CTRL__FCC_VC_MASK                         0x0000001EU
#define CSIRX__STREAM1_FCC_CTRL__FCC_VC_SHIFT                                 1U
#define CSIRX__STREAM1_FCC_CTRL__FCC_VC_WIDTH                                 4U
#define CSIRX__STREAM1_FCC_CTRL__RSVD_0_MASK                         0x0000FFE0U
#define CSIRX__STREAM1_FCC_CTRL__RSVD_0_SHIFT                                 5U
#define CSIRX__STREAM1_FCC_CTRL__RSVD_0_WIDTH                                11U
#define CSIRX__STREAM1_FCC_CTRL__FRAME_COUNTER_MASK                  0xFFFF0000U
#define CSIRX__STREAM1_FCC_CTRL__FRAME_COUNTER_SHIFT                         16U
#define CSIRX__STREAM1_FCC_CTRL__FRAME_COUNTER_WIDTH                         16U

#define CSIRX__STREAM1_FIFO_FILL_LVL_READ_MASK                       0xFFFFFFFFU
#define CSIRX__STREAM1_FIFO_FILL_LVL_WRITE_MASK                      0xFFFFFFFFU
#define CSIRX__STREAM1_FIFO_FILL_LVL__COUNT_MASK                     0x000003FFU
#define CSIRX__STREAM1_FIFO_FILL_LVL__COUNT_SHIFT                             0U
#define CSIRX__STREAM1_FIFO_FILL_LVL__COUNT_WIDTH                            10U
#define CSIRX__STREAM1_FIFO_FILL_LVL__RSVD_0_MASK                    0x00000C00U
#define CSIRX__STREAM1_FIFO_FILL_LVL__RSVD_0_SHIFT                           10U
#define CSIRX__STREAM1_FIFO_FILL_LVL__RSVD_0_WIDTH                            2U
#define CSIRX__STREAM1_FIFO_FILL_LVL__MODE_MASK                      0x00003000U
#define CSIRX__STREAM1_FIFO_FILL_LVL__MODE_SHIFT                             12U
#define CSIRX__STREAM1_FIFO_FILL_LVL__MODE_WIDTH                              2U
#define CSIRX__STREAM1_FIFO_FILL_LVL__RSVD_1_MASK                    0xFFFFC000U
#define CSIRX__STREAM1_FIFO_FILL_LVL__RSVD_1_SHIFT                           14U
#define CSIRX__STREAM1_FIFO_FILL_LVL__RSVD_1_WIDTH                           18U

#define CSIRX__STREAM2_CTRL_READ_MASK                                0xFFFFFFF8U
#define CSIRX__STREAM2_CTRL_WRITE_MASK                               0xFFFFFFF8U
#define CSIRX__STREAM2_CTRL_WOCLR_MASK                               0x00000010U
#define CSIRX__STREAM2_CTRL__START_MASK                              0x00000001U
#define CSIRX__STREAM2_CTRL__START_SHIFT                                      0U
#define CSIRX__STREAM2_CTRL__START_WIDTH                                      1U
#define CSIRX__STREAM2_CTRL__START_WOCLR                                      0U
#define CSIRX__STREAM2_CTRL__START_WOSET                                      0U
#define CSIRX__STREAM2_CTRL__STOP_MASK                               0x00000002U
#define CSIRX__STREAM2_CTRL__STOP_SHIFT                                       1U
#define CSIRX__STREAM2_CTRL__STOP_WIDTH                                       1U
#define CSIRX__STREAM2_CTRL__STOP_WOCLR                                       0U
#define CSIRX__STREAM2_CTRL__STOP_WOSET                                       0U
#define CSIRX__STREAM2_CTRL__ABORT_MASK                              0x00000004U
#define CSIRX__STREAM2_CTRL__ABORT_SHIFT                                      2U
#define CSIRX__STREAM2_CTRL__ABORT_WIDTH                                      1U
#define CSIRX__STREAM2_CTRL__ABORT_WOCLR                                      0U
#define CSIRX__STREAM2_CTRL__ABORT_WOSET                                      0U
#define CSIRX__STREAM2_CTRL__RSVD_0_MASK                             0x00000008U
#define CSIRX__STREAM2_CTRL__RSVD_0_SHIFT                                     3U
#define CSIRX__STREAM2_CTRL__RSVD_0_WIDTH                                     1U
#define CSIRX__STREAM2_CTRL__RSVD_0_WOCLR                                     0U
#define CSIRX__STREAM2_CTRL__RSVD_0_WOSET                                     0U
#define CSIRX__STREAM2_CTRL__SOFT_RST_MASK                           0x00000010U
#define CSIRX__STREAM2_CTRL__SOFT_RST_SHIFT                                   4U
#define CSIRX__STREAM2_CTRL__SOFT_RST_WIDTH                                   1U
#define CSIRX__STREAM2_CTRL__SOFT_RST_WOCLR                                   1U
#define CSIRX__STREAM2_CTRL__SOFT_RST_WOSET                                   0U
#define CSIRX__STREAM2_CTRL__RSVD_1_MASK                             0xFFFFFFE0U
#define CSIRX__STREAM2_CTRL__RSVD_1_SHIFT                                     5U
#define CSIRX__STREAM2_CTRL__RSVD_1_WIDTH                                    27U

#define CSIRX__STREAM2_STATUS_READ_MASK                              0xFFFFFFFFU
#define CSIRX__STREAM2_STATUS_WRITE_MASK                             0xFFFFFFFFU
#define CSIRX__STREAM2_STATUS__PROTOCOL_FSM_MASK                     0x00000003U
#define CSIRX__STREAM2_STATUS__PROTOCOL_FSM_SHIFT                             0U
#define CSIRX__STREAM2_STATUS__PROTOCOL_FSM_WIDTH                             2U
#define CSIRX__STREAM2_STATUS__RSVD_0_MASK                           0x0000000CU
#define CSIRX__STREAM2_STATUS__RSVD_0_SHIFT                                   2U
#define CSIRX__STREAM2_STATUS__RSVD_0_WIDTH                                   2U
#define CSIRX__STREAM2_STATUS__STREAM_FSM_MASK                       0x000000F0U
#define CSIRX__STREAM2_STATUS__STREAM_FSM_SHIFT                               4U
#define CSIRX__STREAM2_STATUS__STREAM_FSM_WIDTH                               4U
#define CSIRX__STREAM2_STATUS__READY_STATE_MASK                      0x00000100U
#define CSIRX__STREAM2_STATUS__READY_STATE_SHIFT                              8U
#define CSIRX__STREAM2_STATUS__READY_STATE_WIDTH                              1U
#define CSIRX__STREAM2_STATUS__READY_STATE_WOCLR                              0U
#define CSIRX__STREAM2_STATUS__READY_STATE_WOSET                              0U
#define CSIRX__STREAM2_STATUS__RSVD_1_MASK                           0x7FFFFE00U
#define CSIRX__STREAM2_STATUS__RSVD_1_SHIFT                                   9U
#define CSIRX__STREAM2_STATUS__RSVD_1_WIDTH                                  22U
#define CSIRX__STREAM2_STATUS__RUNNING_MASK                          0x80000000U
#define CSIRX__STREAM2_STATUS__RUNNING_SHIFT                                 31U
#define CSIRX__STREAM2_STATUS__RUNNING_WIDTH                                  1U
#define CSIRX__STREAM2_STATUS__RUNNING_WOCLR                                  0U
#define CSIRX__STREAM2_STATUS__RUNNING_WOSET                                  0U

#define CSIRX__STREAM2_DATA_CFG_READ_MASK                            0xFFFFFFFFU
#define CSIRX__STREAM2_DATA_CFG_WRITE_MASK                           0xFFFFFFFFU
#define CSIRX__STREAM2_DATA_CFG__DATATYPE_SELECT0_MASK               0x0000003FU
#define CSIRX__STREAM2_DATA_CFG__DATATYPE_SELECT0_SHIFT                       0U
#define CSIRX__STREAM2_DATA_CFG__DATATYPE_SELECT0_WIDTH                       6U
#define CSIRX__STREAM2_DATA_CFG__RSVD_0_MASK                         0x00000040U
#define CSIRX__STREAM2_DATA_CFG__RSVD_0_SHIFT                                 6U
#define CSIRX__STREAM2_DATA_CFG__RSVD_0_WIDTH                                 1U
#define CSIRX__STREAM2_DATA_CFG__RSVD_0_WOCLR                                 0U
#define CSIRX__STREAM2_DATA_CFG__RSVD_0_WOSET                                 0U
#define CSIRX__STREAM2_DATA_CFG__ENABLE_DT0_MASK                     0x00000080U
#define CSIRX__STREAM2_DATA_CFG__ENABLE_DT0_SHIFT                             7U
#define CSIRX__STREAM2_DATA_CFG__ENABLE_DT0_WIDTH                             1U
#define CSIRX__STREAM2_DATA_CFG__ENABLE_DT0_WOCLR                             0U
#define CSIRX__STREAM2_DATA_CFG__ENABLE_DT0_WOSET                             0U
#define CSIRX__STREAM2_DATA_CFG__DATATYPE_SELECT1_MASK               0x00003F00U
#define CSIRX__STREAM2_DATA_CFG__DATATYPE_SELECT1_SHIFT                       8U
#define CSIRX__STREAM2_DATA_CFG__DATATYPE_SELECT1_WIDTH                       6U
#define CSIRX__STREAM2_DATA_CFG__RSVD_1_MASK                         0x00004000U
#define CSIRX__STREAM2_DATA_CFG__RSVD_1_SHIFT                                14U
#define CSIRX__STREAM2_DATA_CFG__RSVD_1_WIDTH                                 1U
#define CSIRX__STREAM2_DATA_CFG__RSVD_1_WOCLR                                 0U
#define CSIRX__STREAM2_DATA_CFG__RSVD_1_WOSET                                 0U
#define CSIRX__STREAM2_DATA_CFG__ENABLE_DT1_MASK                     0x00008000U
#define CSIRX__STREAM2_DATA_CFG__ENABLE_DT1_SHIFT                            15U
#define CSIRX__STREAM2_DATA_CFG__ENABLE_DT1_WIDTH                             1U
#define CSIRX__STREAM2_DATA_CFG__ENABLE_DT1_WOCLR                             0U
#define CSIRX__STREAM2_DATA_CFG__ENABLE_DT1_WOSET                             0U
#define CSIRX__STREAM2_DATA_CFG__VC_SELECT_MASK                      0xFFFF0000U
#define CSIRX__STREAM2_DATA_CFG__VC_SELECT_SHIFT                             16U
#define CSIRX__STREAM2_DATA_CFG__VC_SELECT_WIDTH                             16U

#define CSIRX__STREAM2_CFG_READ_MASK                                 0xFFFFFFFFU
#define CSIRX__STREAM2_CFG_WRITE_MASK                                0xFFFFFFFFU
#define CSIRX__STREAM2_CFG__INTERFACE_MODE_MASK                      0x00000001U
#define CSIRX__STREAM2_CFG__INTERFACE_MODE_SHIFT                              0U
#define CSIRX__STREAM2_CFG__INTERFACE_MODE_WIDTH                              1U
#define CSIRX__STREAM2_CFG__INTERFACE_MODE_WOCLR                              0U
#define CSIRX__STREAM2_CFG__INTERFACE_MODE_WOSET                              0U
#define CSIRX__STREAM2_CFG__LS_LE_MODE_MASK                          0x00000002U
#define CSIRX__STREAM2_CFG__LS_LE_MODE_SHIFT                                  1U
#define CSIRX__STREAM2_CFG__LS_LE_MODE_WIDTH                                  1U
#define CSIRX__STREAM2_CFG__LS_LE_MODE_WOCLR                                  0U
#define CSIRX__STREAM2_CFG__LS_LE_MODE_WOSET                                  0U
#define CSIRX__STREAM2_CFG__RSVD_0_MASK                              0x0000000CU
#define CSIRX__STREAM2_CFG__RSVD_0_SHIFT                                      2U
#define CSIRX__STREAM2_CFG__RSVD_0_WIDTH                                      2U
#define CSIRX__STREAM2_CFG__NUM_PIXELS_MASK                          0x00000030U
#define CSIRX__STREAM2_CFG__NUM_PIXELS_SHIFT                                  4U
#define CSIRX__STREAM2_CFG__NUM_PIXELS_WIDTH                                  2U
#define CSIRX__STREAM2_CFG__RSVD_1_MASK                              0x000000C0U
#define CSIRX__STREAM2_CFG__RSVD_1_SHIFT                                      6U
#define CSIRX__STREAM2_CFG__RSVD_1_WIDTH                                      2U
#define CSIRX__STREAM2_CFG__FIFO_MODE_MASK                           0x00000300U
#define CSIRX__STREAM2_CFG__FIFO_MODE_SHIFT                                   8U
#define CSIRX__STREAM2_CFG__FIFO_MODE_WIDTH                                   2U
#define CSIRX__STREAM2_CFG__RSVD_2_MASK                              0x00000C00U
#define CSIRX__STREAM2_CFG__RSVD_2_SHIFT                                     10U
#define CSIRX__STREAM2_CFG__RSVD_2_WIDTH                                      2U
#define CSIRX__STREAM2_CFG__BPP_BYPASS_MASK                          0x00007000U
#define CSIRX__STREAM2_CFG__BPP_BYPASS_SHIFT                                 12U
#define CSIRX__STREAM2_CFG__BPP_BYPASS_WIDTH                                  3U
#define CSIRX__STREAM2_CFG__RSVD_3_MASK                              0x00008000U
#define CSIRX__STREAM2_CFG__RSVD_3_SHIFT                                     15U
#define CSIRX__STREAM2_CFG__RSVD_3_WIDTH                                      1U
#define CSIRX__STREAM2_CFG__RSVD_3_WOCLR                                      0U
#define CSIRX__STREAM2_CFG__RSVD_3_WOSET                                      0U
#define CSIRX__STREAM2_CFG__FIFO_FILL_MASK                           0xFFFF0000U
#define CSIRX__STREAM2_CFG__FIFO_FILL_SHIFT                                  16U
#define CSIRX__STREAM2_CFG__FIFO_FILL_WIDTH                                  16U

#define CSIRX__STREAM2_MONITOR_CTRL_READ_MASK                        0xFFFFFFFFU
#define CSIRX__STREAM2_MONITOR_CTRL_WRITE_MASK                       0xFFFFFFFFU
#define CSIRX__STREAM2_MONITOR_CTRL__LB_VC_MASK                      0x0000000FU
#define CSIRX__STREAM2_MONITOR_CTRL__LB_VC_SHIFT                              0U
#define CSIRX__STREAM2_MONITOR_CTRL__LB_VC_WIDTH                              4U
#define CSIRX__STREAM2_MONITOR_CTRL__LB_EN_MASK                      0x00000010U
#define CSIRX__STREAM2_MONITOR_CTRL__LB_EN_SHIFT                              4U
#define CSIRX__STREAM2_MONITOR_CTRL__LB_EN_WIDTH                              1U
#define CSIRX__STREAM2_MONITOR_CTRL__LB_EN_WOCLR                              0U
#define CSIRX__STREAM2_MONITOR_CTRL__LB_EN_WOSET                              0U
#define CSIRX__STREAM2_MONITOR_CTRL__TIMER_VC_MASK                   0x000001E0U
#define CSIRX__STREAM2_MONITOR_CTRL__TIMER_VC_SHIFT                           5U
#define CSIRX__STREAM2_MONITOR_CTRL__TIMER_VC_WIDTH                           4U
#define CSIRX__STREAM2_MONITOR_CTRL__TIMER_EN_MASK                   0x00000200U
#define CSIRX__STREAM2_MONITOR_CTRL__TIMER_EN_SHIFT                           9U
#define CSIRX__STREAM2_MONITOR_CTRL__TIMER_EN_WIDTH                           1U
#define CSIRX__STREAM2_MONITOR_CTRL__TIMER_EN_WOCLR                           0U
#define CSIRX__STREAM2_MONITOR_CTRL__TIMER_EN_WOSET                           0U
#define CSIRX__STREAM2_MONITOR_CTRL__TIMER_EOF_MASK                  0x00000400U
#define CSIRX__STREAM2_MONITOR_CTRL__TIMER_EOF_SHIFT                         10U
#define CSIRX__STREAM2_MONITOR_CTRL__TIMER_EOF_WIDTH                          1U
#define CSIRX__STREAM2_MONITOR_CTRL__TIMER_EOF_WOCLR                          0U
#define CSIRX__STREAM2_MONITOR_CTRL__TIMER_EOF_WOSET                          0U
#define CSIRX__STREAM2_MONITOR_CTRL__FRAME_MON_VC_MASK               0x00007800U
#define CSIRX__STREAM2_MONITOR_CTRL__FRAME_MON_VC_SHIFT                      11U
#define CSIRX__STREAM2_MONITOR_CTRL__FRAME_MON_VC_WIDTH                       4U
#define CSIRX__STREAM2_MONITOR_CTRL__FRAME_MON_EN_MASK               0x00008000U
#define CSIRX__STREAM2_MONITOR_CTRL__FRAME_MON_EN_SHIFT                      15U
#define CSIRX__STREAM2_MONITOR_CTRL__FRAME_MON_EN_WIDTH                       1U
#define CSIRX__STREAM2_MONITOR_CTRL__FRAME_MON_EN_WOCLR                       0U
#define CSIRX__STREAM2_MONITOR_CTRL__FRAME_MON_EN_WOSET                       0U
#define CSIRX__STREAM2_MONITOR_CTRL__FRAME_LENGTH_MASK               0xFFFF0000U
#define CSIRX__STREAM2_MONITOR_CTRL__FRAME_LENGTH_SHIFT                      16U
#define CSIRX__STREAM2_MONITOR_CTRL__FRAME_LENGTH_WIDTH                      16U

#define CSIRX__STREAM2_MONITOR_FRAME_READ_MASK                       0xFFFFFFFFU
#define CSIRX__STREAM2_MONITOR_FRAME_WRITE_MASK                      0xFFFFFFFFU
#define CSIRX__STREAM2_MONITOR_FRAME__NB_MASK                        0x0000FFFFU
#define CSIRX__STREAM2_MONITOR_FRAME__NB_SHIFT                                0U
#define CSIRX__STREAM2_MONITOR_FRAME__NB_WIDTH                               16U
#define CSIRX__STREAM2_MONITOR_FRAME__PACKET_SIZE_MASK               0xFFFF0000U
#define CSIRX__STREAM2_MONITOR_FRAME__PACKET_SIZE_SHIFT                      16U
#define CSIRX__STREAM2_MONITOR_FRAME__PACKET_SIZE_WIDTH                      16U

#define CSIRX__STREAM2_MONITOR_LB_READ_MASK                          0xFFFFFFFFU
#define CSIRX__STREAM2_MONITOR_LB_WRITE_MASK                         0xFFFFFFFFU
#define CSIRX__STREAM2_MONITOR_LB__BYTE_COUNT_MASK                   0x0000FFFFU
#define CSIRX__STREAM2_MONITOR_LB__BYTE_COUNT_SHIFT                           0U
#define CSIRX__STREAM2_MONITOR_LB__BYTE_COUNT_WIDTH                          16U
#define CSIRX__STREAM2_MONITOR_LB__LINE_COUNT_MASK                   0xFFFF0000U
#define CSIRX__STREAM2_MONITOR_LB__LINE_COUNT_SHIFT                          16U
#define CSIRX__STREAM2_MONITOR_LB__LINE_COUNT_WIDTH                          16U

#define CSIRX__STREAM2_TIMER_READ_MASK                               0xFFFFFFFFU
#define CSIRX__STREAM2_TIMER_WRITE_MASK                              0xFFFFFFFFU
#define CSIRX__STREAM2_TIMER__COUNT_MASK                             0x01FFFFFFU
#define CSIRX__STREAM2_TIMER__COUNT_SHIFT                                     0U
#define CSIRX__STREAM2_TIMER__COUNT_WIDTH                                    25U
#define CSIRX__STREAM2_TIMER__RSVD_0_MASK                            0xFE000000U
#define CSIRX__STREAM2_TIMER__RSVD_0_SHIFT                                   25U
#define CSIRX__STREAM2_TIMER__RSVD_0_WIDTH                                    7U

#define CSIRX__STREAM2_FCC_CFG_READ_MASK                             0xFFFFFFFFU
#define CSIRX__STREAM2_FCC_CFG_WRITE_MASK                            0xFFFFFFFFU
#define CSIRX__STREAM2_FCC_CFG__FRAME_COUNT_START_MASK               0x0000FFFFU
#define CSIRX__STREAM2_FCC_CFG__FRAME_COUNT_START_SHIFT                       0U
#define CSIRX__STREAM2_FCC_CFG__FRAME_COUNT_START_WIDTH                      16U
#define CSIRX__STREAM2_FCC_CFG__FRAME_COUNT_STOP_MASK                0xFFFF0000U
#define CSIRX__STREAM2_FCC_CFG__FRAME_COUNT_STOP_SHIFT                       16U
#define CSIRX__STREAM2_FCC_CFG__FRAME_COUNT_STOP_WIDTH                       16U

#define CSIRX__STREAM2_FCC_CTRL_READ_MASK                            0xFFFFFFFFU
#define CSIRX__STREAM2_FCC_CTRL_WRITE_MASK                           0xFFFFFFFFU
#define CSIRX__STREAM2_FCC_CTRL__FCC_EN_MASK                         0x00000001U
#define CSIRX__STREAM2_FCC_CTRL__FCC_EN_SHIFT                                 0U
#define CSIRX__STREAM2_FCC_CTRL__FCC_EN_WIDTH                                 1U
#define CSIRX__STREAM2_FCC_CTRL__FCC_EN_WOCLR                                 0U
#define CSIRX__STREAM2_FCC_CTRL__FCC_EN_WOSET                                 0U
#define CSIRX__STREAM2_FCC_CTRL__FCC_VC_MASK                         0x0000001EU
#define CSIRX__STREAM2_FCC_CTRL__FCC_VC_SHIFT                                 1U
#define CSIRX__STREAM2_FCC_CTRL__FCC_VC_WIDTH                                 4U
#define CSIRX__STREAM2_FCC_CTRL__RSVD_0_MASK                         0x0000FFE0U
#define CSIRX__STREAM2_FCC_CTRL__RSVD_0_SHIFT                                 5U
#define CSIRX__STREAM2_FCC_CTRL__RSVD_0_WIDTH                                11U
#define CSIRX__STREAM2_FCC_CTRL__FRAME_COUNTER_MASK                  0xFFFF0000U
#define CSIRX__STREAM2_FCC_CTRL__FRAME_COUNTER_SHIFT                         16U
#define CSIRX__STREAM2_FCC_CTRL__FRAME_COUNTER_WIDTH                         16U

#define CSIRX__STREAM2_FIFO_FILL_LVL_READ_MASK                       0xFFFFFFFFU
#define CSIRX__STREAM2_FIFO_FILL_LVL_WRITE_MASK                      0xFFFFFFFFU
#define CSIRX__STREAM2_FIFO_FILL_LVL__COUNT_MASK                     0x000003FFU
#define CSIRX__STREAM2_FIFO_FILL_LVL__COUNT_SHIFT                             0U
#define CSIRX__STREAM2_FIFO_FILL_LVL__COUNT_WIDTH                            10U
#define CSIRX__STREAM2_FIFO_FILL_LVL__RSVD_0_MASK                    0x00000C00U
#define CSIRX__STREAM2_FIFO_FILL_LVL__RSVD_0_SHIFT                           10U
#define CSIRX__STREAM2_FIFO_FILL_LVL__RSVD_0_WIDTH                            2U
#define CSIRX__STREAM2_FIFO_FILL_LVL__MODE_MASK                      0x00003000U
#define CSIRX__STREAM2_FIFO_FILL_LVL__MODE_SHIFT                             12U
#define CSIRX__STREAM2_FIFO_FILL_LVL__MODE_WIDTH                              2U
#define CSIRX__STREAM2_FIFO_FILL_LVL__RSVD_1_MASK                    0xFFFFC000U
#define CSIRX__STREAM2_FIFO_FILL_LVL__RSVD_1_SHIFT                           14U
#define CSIRX__STREAM2_FIFO_FILL_LVL__RSVD_1_WIDTH                           18U

#define CSIRX__STREAM3_CTRL_READ_MASK                                0xFFFFFFF8U
#define CSIRX__STREAM3_CTRL_WRITE_MASK                               0xFFFFFFF8U
#define CSIRX__STREAM3_CTRL_WOCLR_MASK                               0x00000010U
#define CSIRX__STREAM3_CTRL__START_MASK                              0x00000001U
#define CSIRX__STREAM3_CTRL__START_SHIFT                                      0U
#define CSIRX__STREAM3_CTRL__START_WIDTH                                      1U
#define CSIRX__STREAM3_CTRL__START_WOCLR                                      0U
#define CSIRX__STREAM3_CTRL__START_WOSET                                      0U
#define CSIRX__STREAM3_CTRL__STOP_MASK                               0x00000002U
#define CSIRX__STREAM3_CTRL__STOP_SHIFT                                       1U
#define CSIRX__STREAM3_CTRL__STOP_WIDTH                                       1U
#define CSIRX__STREAM3_CTRL__STOP_WOCLR                                       0U
#define CSIRX__STREAM3_CTRL__STOP_WOSET                                       0U
#define CSIRX__STREAM3_CTRL__ABORT_MASK                              0x00000004U
#define CSIRX__STREAM3_CTRL__ABORT_SHIFT                                      2U
#define CSIRX__STREAM3_CTRL__ABORT_WIDTH                                      1U
#define CSIRX__STREAM3_CTRL__ABORT_WOCLR                                      0U
#define CSIRX__STREAM3_CTRL__ABORT_WOSET                                      0U
#define CSIRX__STREAM3_CTRL__RSVD_0_MASK                             0x00000008U
#define CSIRX__STREAM3_CTRL__RSVD_0_SHIFT                                     3U
#define CSIRX__STREAM3_CTRL__RSVD_0_WIDTH                                     1U
#define CSIRX__STREAM3_CTRL__RSVD_0_WOCLR                                     0U
#define CSIRX__STREAM3_CTRL__RSVD_0_WOSET                                     0U
#define CSIRX__STREAM3_CTRL__SOFT_RST_MASK                           0x00000010U
#define CSIRX__STREAM3_CTRL__SOFT_RST_SHIFT                                   4U
#define CSIRX__STREAM3_CTRL__SOFT_RST_WIDTH                                   1U
#define CSIRX__STREAM3_CTRL__SOFT_RST_WOCLR                                   1U
#define CSIRX__STREAM3_CTRL__SOFT_RST_WOSET                                   0U
#define CSIRX__STREAM3_CTRL__RSVD_1_MASK                             0xFFFFFFE0U
#define CSIRX__STREAM3_CTRL__RSVD_1_SHIFT                                     5U
#define CSIRX__STREAM3_CTRL__RSVD_1_WIDTH                                    27U

#define CSIRX__STREAM3_STATUS_READ_MASK                              0xFFFFFFFFU
#define CSIRX__STREAM3_STATUS_WRITE_MASK                             0xFFFFFFFFU
#define CSIRX__STREAM3_STATUS__PROTOCOL_FSM_MASK                     0x00000003U
#define CSIRX__STREAM3_STATUS__PROTOCOL_FSM_SHIFT                             0U
#define CSIRX__STREAM3_STATUS__PROTOCOL_FSM_WIDTH                             2U
#define CSIRX__STREAM3_STATUS__RSVD_0_MASK                           0x0000000CU
#define CSIRX__STREAM3_STATUS__RSVD_0_SHIFT                                   2U
#define CSIRX__STREAM3_STATUS__RSVD_0_WIDTH                                   2U
#define CSIRX__STREAM3_STATUS__STREAM_FSM_MASK                       0x000000F0U
#define CSIRX__STREAM3_STATUS__STREAM_FSM_SHIFT                               4U
#define CSIRX__STREAM3_STATUS__STREAM_FSM_WIDTH                               4U
#define CSIRX__STREAM3_STATUS__READY_STATE_MASK                      0x00000100U
#define CSIRX__STREAM3_STATUS__READY_STATE_SHIFT                              8U
#define CSIRX__STREAM3_STATUS__READY_STATE_WIDTH                              1U
#define CSIRX__STREAM3_STATUS__READY_STATE_WOCLR                              0U
#define CSIRX__STREAM3_STATUS__READY_STATE_WOSET                              0U
#define CSIRX__STREAM3_STATUS__RSVD_1_MASK                           0x7FFFFE00U
#define CSIRX__STREAM3_STATUS__RSVD_1_SHIFT                                   9U
#define CSIRX__STREAM3_STATUS__RSVD_1_WIDTH                                  22U
#define CSIRX__STREAM3_STATUS__RUNNING_MASK                          0x80000000U
#define CSIRX__STREAM3_STATUS__RUNNING_SHIFT                                 31U
#define CSIRX__STREAM3_STATUS__RUNNING_WIDTH                                  1U
#define CSIRX__STREAM3_STATUS__RUNNING_WOCLR                                  0U
#define CSIRX__STREAM3_STATUS__RUNNING_WOSET                                  0U

#define CSIRX__STREAM3_DATA_CFG_READ_MASK                            0xFFFFFFFFU
#define CSIRX__STREAM3_DATA_CFG_WRITE_MASK                           0xFFFFFFFFU
#define CSIRX__STREAM3_DATA_CFG__DATATYPE_SELECT0_MASK               0x0000003FU
#define CSIRX__STREAM3_DATA_CFG__DATATYPE_SELECT0_SHIFT                       0U
#define CSIRX__STREAM3_DATA_CFG__DATATYPE_SELECT0_WIDTH                       6U
#define CSIRX__STREAM3_DATA_CFG__RSVD_0_MASK                         0x00000040U
#define CSIRX__STREAM3_DATA_CFG__RSVD_0_SHIFT                                 6U
#define CSIRX__STREAM3_DATA_CFG__RSVD_0_WIDTH                                 1U
#define CSIRX__STREAM3_DATA_CFG__RSVD_0_WOCLR                                 0U
#define CSIRX__STREAM3_DATA_CFG__RSVD_0_WOSET                                 0U
#define CSIRX__STREAM3_DATA_CFG__ENABLE_DT0_MASK                     0x00000080U
#define CSIRX__STREAM3_DATA_CFG__ENABLE_DT0_SHIFT                             7U
#define CSIRX__STREAM3_DATA_CFG__ENABLE_DT0_WIDTH                             1U
#define CSIRX__STREAM3_DATA_CFG__ENABLE_DT0_WOCLR                             0U
#define CSIRX__STREAM3_DATA_CFG__ENABLE_DT0_WOSET                             0U
#define CSIRX__STREAM3_DATA_CFG__DATATYPE_SELECT1_MASK               0x00003F00U
#define CSIRX__STREAM3_DATA_CFG__DATATYPE_SELECT1_SHIFT                       8U
#define CSIRX__STREAM3_DATA_CFG__DATATYPE_SELECT1_WIDTH                       6U
#define CSIRX__STREAM3_DATA_CFG__RSVD_1_MASK                         0x00004000U
#define CSIRX__STREAM3_DATA_CFG__RSVD_1_SHIFT                                14U
#define CSIRX__STREAM3_DATA_CFG__RSVD_1_WIDTH                                 1U
#define CSIRX__STREAM3_DATA_CFG__RSVD_1_WOCLR                                 0U
#define CSIRX__STREAM3_DATA_CFG__RSVD_1_WOSET                                 0U
#define CSIRX__STREAM3_DATA_CFG__ENABLE_DT1_MASK                     0x00008000U
#define CSIRX__STREAM3_DATA_CFG__ENABLE_DT1_SHIFT                            15U
#define CSIRX__STREAM3_DATA_CFG__ENABLE_DT1_WIDTH                             1U
#define CSIRX__STREAM3_DATA_CFG__ENABLE_DT1_WOCLR                             0U
#define CSIRX__STREAM3_DATA_CFG__ENABLE_DT1_WOSET                             0U
#define CSIRX__STREAM3_DATA_CFG__VC_SELECT_MASK                      0xFFFF0000U
#define CSIRX__STREAM3_DATA_CFG__VC_SELECT_SHIFT                             16U
#define CSIRX__STREAM3_DATA_CFG__VC_SELECT_WIDTH                             16U

#define CSIRX__STREAM3_CFG_READ_MASK                                 0xFFFFFFFFU
#define CSIRX__STREAM3_CFG_WRITE_MASK                                0xFFFFFFFFU
#define CSIRX__STREAM3_CFG__INTERFACE_MODE_MASK                      0x00000001U
#define CSIRX__STREAM3_CFG__INTERFACE_MODE_SHIFT                              0U
#define CSIRX__STREAM3_CFG__INTERFACE_MODE_WIDTH                              1U
#define CSIRX__STREAM3_CFG__INTERFACE_MODE_WOCLR                              0U
#define CSIRX__STREAM3_CFG__INTERFACE_MODE_WOSET                              0U
#define CSIRX__STREAM3_CFG__LS_LE_MODE_MASK                          0x00000002U
#define CSIRX__STREAM3_CFG__LS_LE_MODE_SHIFT                                  1U
#define CSIRX__STREAM3_CFG__LS_LE_MODE_WIDTH                                  1U
#define CSIRX__STREAM3_CFG__LS_LE_MODE_WOCLR                                  0U
#define CSIRX__STREAM3_CFG__LS_LE_MODE_WOSET                                  0U
#define CSIRX__STREAM3_CFG__RSVD_0_MASK                              0x0000000CU
#define CSIRX__STREAM3_CFG__RSVD_0_SHIFT                                      2U
#define CSIRX__STREAM3_CFG__RSVD_0_WIDTH                                      2U
#define CSIRX__STREAM3_CFG__NUM_PIXELS_MASK                          0x00000030U
#define CSIRX__STREAM3_CFG__NUM_PIXELS_SHIFT                                  4U
#define CSIRX__STREAM3_CFG__NUM_PIXELS_WIDTH                                  2U
#define CSIRX__STREAM3_CFG__RSVD_1_MASK                              0x000000C0U
#define CSIRX__STREAM3_CFG__RSVD_1_SHIFT                                      6U
#define CSIRX__STREAM3_CFG__RSVD_1_WIDTH                                      2U
#define CSIRX__STREAM3_CFG__FIFO_MODE_MASK                           0x00000300U
#define CSIRX__STREAM3_CFG__FIFO_MODE_SHIFT                                   8U
#define CSIRX__STREAM3_CFG__FIFO_MODE_WIDTH                                   2U
#define CSIRX__STREAM3_CFG__RSVD_2_MASK                              0x00000C00U
#define CSIRX__STREAM3_CFG__RSVD_2_SHIFT                                     10U
#define CSIRX__STREAM3_CFG__RSVD_2_WIDTH                                      2U
#define CSIRX__STREAM3_CFG__BPP_BYPASS_MASK                          0x00007000U
#define CSIRX__STREAM3_CFG__BPP_BYPASS_SHIFT                                 12U
#define CSIRX__STREAM3_CFG__BPP_BYPASS_WIDTH                                  3U
#define CSIRX__STREAM3_CFG__RSVD_3_MASK                              0x00008000U
#define CSIRX__STREAM3_CFG__RSVD_3_SHIFT                                     15U
#define CSIRX__STREAM3_CFG__RSVD_3_WIDTH                                      1U
#define CSIRX__STREAM3_CFG__RSVD_3_WOCLR                                      0U
#define CSIRX__STREAM3_CFG__RSVD_3_WOSET                                      0U
#define CSIRX__STREAM3_CFG__FIFO_FILL_MASK                           0xFFFF0000U
#define CSIRX__STREAM3_CFG__FIFO_FILL_SHIFT                                  16U
#define CSIRX__STREAM3_CFG__FIFO_FILL_WIDTH                                  16U

#define CSIRX__STREAM3_MONITOR_CTRL_READ_MASK                        0xFFFFFFFFU
#define CSIRX__STREAM3_MONITOR_CTRL_WRITE_MASK                       0xFFFFFFFFU
#define CSIRX__STREAM3_MONITOR_CTRL__LB_VC_MASK                      0x0000000FU
#define CSIRX__STREAM3_MONITOR_CTRL__LB_VC_SHIFT                              0U
#define CSIRX__STREAM3_MONITOR_CTRL__LB_VC_WIDTH                              4U
#define CSIRX__STREAM3_MONITOR_CTRL__LB_EN_MASK                      0x00000010U
#define CSIRX__STREAM3_MONITOR_CTRL__LB_EN_SHIFT                              4U
#define CSIRX__STREAM3_MONITOR_CTRL__LB_EN_WIDTH                              1U
#define CSIRX__STREAM3_MONITOR_CTRL__LB_EN_WOCLR                              0U
#define CSIRX__STREAM3_MONITOR_CTRL__LB_EN_WOSET                              0U
#define CSIRX__STREAM3_MONITOR_CTRL__TIMER_VC_MASK                   0x000001E0U
#define CSIRX__STREAM3_MONITOR_CTRL__TIMER_VC_SHIFT                           5U
#define CSIRX__STREAM3_MONITOR_CTRL__TIMER_VC_WIDTH                           4U
#define CSIRX__STREAM3_MONITOR_CTRL__TIMER_EN_MASK                   0x00000200U
#define CSIRX__STREAM3_MONITOR_CTRL__TIMER_EN_SHIFT                           9U
#define CSIRX__STREAM3_MONITOR_CTRL__TIMER_EN_WIDTH                           1U
#define CSIRX__STREAM3_MONITOR_CTRL__TIMER_EN_WOCLR                           0U
#define CSIRX__STREAM3_MONITOR_CTRL__TIMER_EN_WOSET                           0U
#define CSIRX__STREAM3_MONITOR_CTRL__TIMER_EOF_MASK                  0x00000400U
#define CSIRX__STREAM3_MONITOR_CTRL__TIMER_EOF_SHIFT                         10U
#define CSIRX__STREAM3_MONITOR_CTRL__TIMER_EOF_WIDTH                          1U
#define CSIRX__STREAM3_MONITOR_CTRL__TIMER_EOF_WOCLR                          0U
#define CSIRX__STREAM3_MONITOR_CTRL__TIMER_EOF_WOSET                          0U
#define CSIRX__STREAM3_MONITOR_CTRL__FRAME_MON_VC_MASK               0x00007800U
#define CSIRX__STREAM3_MONITOR_CTRL__FRAME_MON_VC_SHIFT                      11U
#define CSIRX__STREAM3_MONITOR_CTRL__FRAME_MON_VC_WIDTH                       4U
#define CSIRX__STREAM3_MONITOR_CTRL__FRAME_MON_EN_MASK               0x00008000U
#define CSIRX__STREAM3_MONITOR_CTRL__FRAME_MON_EN_SHIFT                      15U
#define CSIRX__STREAM3_MONITOR_CTRL__FRAME_MON_EN_WIDTH                       1U
#define CSIRX__STREAM3_MONITOR_CTRL__FRAME_MON_EN_WOCLR                       0U
#define CSIRX__STREAM3_MONITOR_CTRL__FRAME_MON_EN_WOSET                       0U
#define CSIRX__STREAM3_MONITOR_CTRL__FRAME_LENGTH_MASK               0xFFFF0000U
#define CSIRX__STREAM3_MONITOR_CTRL__FRAME_LENGTH_SHIFT                      16U
#define CSIRX__STREAM3_MONITOR_CTRL__FRAME_LENGTH_WIDTH                      16U

#define CSIRX__STREAM3_MONITOR_FRAME_READ_MASK                       0xFFFFFFFFU
#define CSIRX__STREAM3_MONITOR_FRAME_WRITE_MASK                      0xFFFFFFFFU
#define CSIRX__STREAM3_MONITOR_FRAME__NB_MASK                        0x0000FFFFU
#define CSIRX__STREAM3_MONITOR_FRAME__NB_SHIFT                                0U
#define CSIRX__STREAM3_MONITOR_FRAME__NB_WIDTH                               16U
#define CSIRX__STREAM3_MONITOR_FRAME__PACKET_SIZE_MASK               0xFFFF0000U
#define CSIRX__STREAM3_MONITOR_FRAME__PACKET_SIZE_SHIFT                      16U
#define CSIRX__STREAM3_MONITOR_FRAME__PACKET_SIZE_WIDTH                      16U

#define CSIRX__STREAM3_MONITOR_LB_READ_MASK                          0xFFFFFFFFU
#define CSIRX__STREAM3_MONITOR_LB_WRITE_MASK                         0xFFFFFFFFU
#define CSIRX__STREAM3_MONITOR_LB__BYTE_COUNT_MASK                   0x0000FFFFU
#define CSIRX__STREAM3_MONITOR_LB__BYTE_COUNT_SHIFT                           0U
#define CSIRX__STREAM3_MONITOR_LB__BYTE_COUNT_WIDTH                          16U
#define CSIRX__STREAM3_MONITOR_LB__LINE_COUNT_MASK                   0xFFFF0000U
#define CSIRX__STREAM3_MONITOR_LB__LINE_COUNT_SHIFT                          16U
#define CSIRX__STREAM3_MONITOR_LB__LINE_COUNT_WIDTH                          16U

#define CSIRX__STREAM3_TIMER_READ_MASK                               0xFFFFFFFFU
#define CSIRX__STREAM3_TIMER_WRITE_MASK                              0xFFFFFFFFU
#define CSIRX__STREAM3_TIMER__COUNT_MASK                             0x01FFFFFFU
#define CSIRX__STREAM3_TIMER__COUNT_SHIFT                                     0U
#define CSIRX__STREAM3_TIMER__COUNT_WIDTH                                    25U
#define CSIRX__STREAM3_TIMER__RSVD_0_MASK                            0xFE000000U
#define CSIRX__STREAM3_TIMER__RSVD_0_SHIFT                                   25U
#define CSIRX__STREAM3_TIMER__RSVD_0_WIDTH                                    7U

#define CSIRX__STREAM3_FCC_CFG_READ_MASK                             0xFFFFFFFFU
#define CSIRX__STREAM3_FCC_CFG_WRITE_MASK                            0xFFFFFFFFU
#define CSIRX__STREAM3_FCC_CFG__FRAME_COUNT_START_MASK               0x0000FFFFU
#define CSIRX__STREAM3_FCC_CFG__FRAME_COUNT_START_SHIFT                       0U
#define CSIRX__STREAM3_FCC_CFG__FRAME_COUNT_START_WIDTH                      16U
#define CSIRX__STREAM3_FCC_CFG__FRAME_COUNT_STOP_MASK                0xFFFF0000U
#define CSIRX__STREAM3_FCC_CFG__FRAME_COUNT_STOP_SHIFT                       16U
#define CSIRX__STREAM3_FCC_CFG__FRAME_COUNT_STOP_WIDTH                       16U

#define CSIRX__STREAM3_FCC_CTRL_READ_MASK                            0xFFFFFFFFU
#define CSIRX__STREAM3_FCC_CTRL_WRITE_MASK                           0xFFFFFFFFU
#define CSIRX__STREAM3_FCC_CTRL__FCC_EN_MASK                         0x00000001U
#define CSIRX__STREAM3_FCC_CTRL__FCC_EN_SHIFT                                 0U
#define CSIRX__STREAM3_FCC_CTRL__FCC_EN_WIDTH                                 1U
#define CSIRX__STREAM3_FCC_CTRL__FCC_EN_WOCLR                                 0U
#define CSIRX__STREAM3_FCC_CTRL__FCC_EN_WOSET                                 0U
#define CSIRX__STREAM3_FCC_CTRL__FCC_VC_MASK                         0x0000001EU
#define CSIRX__STREAM3_FCC_CTRL__FCC_VC_SHIFT                                 1U
#define CSIRX__STREAM3_FCC_CTRL__FCC_VC_WIDTH                                 4U
#define CSIRX__STREAM3_FCC_CTRL__RSVD_0_MASK                         0x0000FFE0U
#define CSIRX__STREAM3_FCC_CTRL__RSVD_0_SHIFT                                 5U
#define CSIRX__STREAM3_FCC_CTRL__RSVD_0_WIDTH                                11U
#define CSIRX__STREAM3_FCC_CTRL__FRAME_COUNTER_MASK                  0xFFFF0000U
#define CSIRX__STREAM3_FCC_CTRL__FRAME_COUNTER_SHIFT                         16U
#define CSIRX__STREAM3_FCC_CTRL__FRAME_COUNTER_WIDTH                         16U

#define CSIRX__STREAM3_FIFO_FILL_LVL_READ_MASK                       0xFFFFFFFFU
#define CSIRX__STREAM3_FIFO_FILL_LVL_WRITE_MASK                      0xFFFFFFFFU
#define CSIRX__STREAM3_FIFO_FILL_LVL__COUNT_MASK                     0x000003FFU
#define CSIRX__STREAM3_FIFO_FILL_LVL__COUNT_SHIFT                             0U
#define CSIRX__STREAM3_FIFO_FILL_LVL__COUNT_WIDTH                            10U
#define CSIRX__STREAM3_FIFO_FILL_LVL__RSVD_0_MASK                    0x00000C00U
#define CSIRX__STREAM3_FIFO_FILL_LVL__RSVD_0_SHIFT                           10U
#define CSIRX__STREAM3_FIFO_FILL_LVL__RSVD_0_WIDTH                            2U
#define CSIRX__STREAM3_FIFO_FILL_LVL__MODE_MASK                      0x00003000U
#define CSIRX__STREAM3_FIFO_FILL_LVL__MODE_SHIFT                             12U
#define CSIRX__STREAM3_FIFO_FILL_LVL__MODE_WIDTH                              2U
#define CSIRX__STREAM3_FIFO_FILL_LVL__RSVD_1_MASK                    0xFFFFC000U
#define CSIRX__STREAM3_FIFO_FILL_LVL__RSVD_1_SHIFT                           14U
#define CSIRX__STREAM3_FIFO_FILL_LVL__RSVD_1_WIDTH                           18U

#define CSIRX__ASF_INT_STATUS_READ_MASK                              0xFFFFFFFFU
#define CSIRX__ASF_INT_STATUS_WRITE_MASK                             0xFFFFFFFFU
#define CSIRX__ASF_INT_STATUS_WOCLR_MASK                             0x0000007FU
#define CSIRX__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_MASK                0x00000001U
#define CSIRX__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_SHIFT                        0U
#define CSIRX__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_WIDTH                        1U
#define CSIRX__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_WOCLR                        1U
#define CSIRX__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_WOSET                        0U
#define CSIRX__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_MASK              0x00000002U
#define CSIRX__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_SHIFT                      1U
#define CSIRX__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_WIDTH                      1U
#define CSIRX__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_WOCLR                      1U
#define CSIRX__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_WOSET                      0U
#define CSIRX__ASF_INT_STATUS__ASF_DAP_ERR_MASK                      0x00000004U
#define CSIRX__ASF_INT_STATUS__ASF_DAP_ERR_SHIFT                              2U
#define CSIRX__ASF_INT_STATUS__ASF_DAP_ERR_WIDTH                              1U
#define CSIRX__ASF_INT_STATUS__ASF_DAP_ERR_WOCLR                              1U
#define CSIRX__ASF_INT_STATUS__ASF_DAP_ERR_WOSET                              0U
#define CSIRX__ASF_INT_STATUS__ASF_CSR_ERR_MASK                      0x00000008U
#define CSIRX__ASF_INT_STATUS__ASF_CSR_ERR_SHIFT                              3U
#define CSIRX__ASF_INT_STATUS__ASF_CSR_ERR_WIDTH                              1U
#define CSIRX__ASF_INT_STATUS__ASF_CSR_ERR_WOCLR                              1U
#define CSIRX__ASF_INT_STATUS__ASF_CSR_ERR_WOSET                              0U
#define CSIRX__ASF_INT_STATUS__ASF_TRANS_TO_ERR_MASK                 0x00000010U
#define CSIRX__ASF_INT_STATUS__ASF_TRANS_TO_ERR_SHIFT                         4U
#define CSIRX__ASF_INT_STATUS__ASF_TRANS_TO_ERR_WIDTH                         1U
#define CSIRX__ASF_INT_STATUS__ASF_TRANS_TO_ERR_WOCLR                         1U
#define CSIRX__ASF_INT_STATUS__ASF_TRANS_TO_ERR_WOSET                         0U
#define CSIRX__ASF_INT_STATUS__ASF_PROTOCOL_ERR_MASK                 0x00000020U
#define CSIRX__ASF_INT_STATUS__ASF_PROTOCOL_ERR_SHIFT                         5U
#define CSIRX__ASF_INT_STATUS__ASF_PROTOCOL_ERR_WIDTH                         1U
#define CSIRX__ASF_INT_STATUS__ASF_PROTOCOL_ERR_WOCLR                         1U
#define CSIRX__ASF_INT_STATUS__ASF_PROTOCOL_ERR_WOSET                         0U
#define CSIRX__ASF_INT_STATUS__ASF_INTEGRITY_ERR_MASK                0x00000040U
#define CSIRX__ASF_INT_STATUS__ASF_INTEGRITY_ERR_SHIFT                        6U
#define CSIRX__ASF_INT_STATUS__ASF_INTEGRITY_ERR_WIDTH                        1U
#define CSIRX__ASF_INT_STATUS__ASF_INTEGRITY_ERR_WOCLR                        1U
#define CSIRX__ASF_INT_STATUS__ASF_INTEGRITY_ERR_WOSET                        0U
#define CSIRX__ASF_INT_STATUS__RESERVED_31_7_MASK                    0xFFFFFF80U
#define CSIRX__ASF_INT_STATUS__RESERVED_31_7_SHIFT                            7U
#define CSIRX__ASF_INT_STATUS__RESERVED_31_7_WIDTH                           25U

#define CSIRX__ASF_INT_RAW_STATUS_READ_MASK                          0xFFFFFFFFU
#define CSIRX__ASF_INT_RAW_STATUS_WRITE_MASK                         0xFFFFFFFFU
#define CSIRX__ASF_INT_RAW_STATUS_WOCLR_MASK                         0x0000007FU
#define CSIRX__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_MASK            0x00000001U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_SHIFT                    0U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_WIDTH                    1U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_WOCLR                    1U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_WOSET                    0U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_MASK          0x00000002U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_SHIFT                  1U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_WIDTH                  1U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_WOCLR                  1U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_WOSET                  0U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_DAP_ERR_MASK                  0x00000004U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_DAP_ERR_SHIFT                          2U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_DAP_ERR_WIDTH                          1U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_DAP_ERR_WOCLR                          1U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_DAP_ERR_WOSET                          0U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_CSR_ERR_MASK                  0x00000008U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_CSR_ERR_SHIFT                          3U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_CSR_ERR_WIDTH                          1U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_CSR_ERR_WOCLR                          1U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_CSR_ERR_WOSET                          0U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_MASK             0x00000010U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_SHIFT                     4U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_WIDTH                     1U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_WOCLR                     1U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_WOSET                     0U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_PROTOCOL_ERR_MASK             0x00000020U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_PROTOCOL_ERR_SHIFT                     5U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_PROTOCOL_ERR_WIDTH                     1U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_PROTOCOL_ERR_WOCLR                     1U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_PROTOCOL_ERR_WOSET                     0U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_INTEGRITY_ERR_MASK            0x00000040U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_INTEGRITY_ERR_SHIFT                    6U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_INTEGRITY_ERR_WIDTH                    1U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_INTEGRITY_ERR_WOCLR                    1U
#define CSIRX__ASF_INT_RAW_STATUS__ASF_INTEGRITY_ERR_WOSET                    0U
#define CSIRX__ASF_INT_RAW_STATUS__RESERVED_31_7_MASK                0xFFFFFF80U
#define CSIRX__ASF_INT_RAW_STATUS__RESERVED_31_7_SHIFT                        7U
#define CSIRX__ASF_INT_RAW_STATUS__RESERVED_31_7_WIDTH                       25U

#define CSIRX__ASF_INT_MASK_READ_MASK                                0xFFFFFFFFU
#define CSIRX__ASF_INT_MASK_WRITE_MASK                               0xFFFFFFFFU
#define CSIRX__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_MASK             0x00000001U
#define CSIRX__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_SHIFT                     0U
#define CSIRX__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_WIDTH                     1U
#define CSIRX__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_WOCLR                     0U
#define CSIRX__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_WOSET                     0U
#define CSIRX__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_MASK           0x00000002U
#define CSIRX__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_SHIFT                   1U
#define CSIRX__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_WIDTH                   1U
#define CSIRX__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_WOCLR                   0U
#define CSIRX__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_WOSET                   0U
#define CSIRX__ASF_INT_MASK__ASF_DAP_ERR_MASK_MASK                   0x00000004U
#define CSIRX__ASF_INT_MASK__ASF_DAP_ERR_MASK_SHIFT                           2U
#define CSIRX__ASF_INT_MASK__ASF_DAP_ERR_MASK_WIDTH                           1U
#define CSIRX__ASF_INT_MASK__ASF_DAP_ERR_MASK_WOCLR                           0U
#define CSIRX__ASF_INT_MASK__ASF_DAP_ERR_MASK_WOSET                           0U
#define CSIRX__ASF_INT_MASK__ASF_CSR_ERR_MASK_MASK                   0x00000008U
#define CSIRX__ASF_INT_MASK__ASF_CSR_ERR_MASK_SHIFT                           3U
#define CSIRX__ASF_INT_MASK__ASF_CSR_ERR_MASK_WIDTH                           1U
#define CSIRX__ASF_INT_MASK__ASF_CSR_ERR_MASK_WOCLR                           0U
#define CSIRX__ASF_INT_MASK__ASF_CSR_ERR_MASK_WOSET                           0U
#define CSIRX__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_MASK              0x00000010U
#define CSIRX__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_SHIFT                      4U
#define CSIRX__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_WIDTH                      1U
#define CSIRX__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_WOCLR                      0U
#define CSIRX__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_WOSET                      0U
#define CSIRX__ASF_INT_MASK__ASF_PROTOCOL_ERR_MASK_MASK              0x00000020U
#define CSIRX__ASF_INT_MASK__ASF_PROTOCOL_ERR_MASK_SHIFT                      5U
#define CSIRX__ASF_INT_MASK__ASF_PROTOCOL_ERR_MASK_WIDTH                      1U
#define CSIRX__ASF_INT_MASK__ASF_PROTOCOL_ERR_MASK_WOCLR                      0U
#define CSIRX__ASF_INT_MASK__ASF_PROTOCOL_ERR_MASK_WOSET                      0U
#define CSIRX__ASF_INT_MASK__ASF_INTEGRITY_ERR_MASK_MASK             0x00000040U
#define CSIRX__ASF_INT_MASK__ASF_INTEGRITY_ERR_MASK_SHIFT                     6U
#define CSIRX__ASF_INT_MASK__ASF_INTEGRITY_ERR_MASK_WIDTH                     1U
#define CSIRX__ASF_INT_MASK__ASF_INTEGRITY_ERR_MASK_WOCLR                     0U
#define CSIRX__ASF_INT_MASK__ASF_INTEGRITY_ERR_MASK_WOSET                     0U
#define CSIRX__ASF_INT_MASK__RESERVED_31_7_MASK                      0xFFFFFF80U
#define CSIRX__ASF_INT_MASK__RESERVED_31_7_SHIFT                              7U
#define CSIRX__ASF_INT_MASK__RESERVED_31_7_WIDTH                             25U

#define CSIRX__ASF_INT_TEST_READ_MASK                                0xFFFFFF80U
#define CSIRX__ASF_INT_TEST_WRITE_MASK                               0xFFFFFF80U
#define CSIRX__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_MASK             0x00000001U
#define CSIRX__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_SHIFT                     0U
#define CSIRX__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_WIDTH                     1U
#define CSIRX__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_WOCLR                     0U
#define CSIRX__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_WOSET                     0U
#define CSIRX__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_MASK           0x00000002U
#define CSIRX__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_SHIFT                   1U
#define CSIRX__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_WIDTH                   1U
#define CSIRX__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_WOCLR                   0U
#define CSIRX__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_WOSET                   0U
#define CSIRX__ASF_INT_TEST__ASF_DAP_ERR_TEST_MASK                   0x00000004U
#define CSIRX__ASF_INT_TEST__ASF_DAP_ERR_TEST_SHIFT                           2U
#define CSIRX__ASF_INT_TEST__ASF_DAP_ERR_TEST_WIDTH                           1U
#define CSIRX__ASF_INT_TEST__ASF_DAP_ERR_TEST_WOCLR                           0U
#define CSIRX__ASF_INT_TEST__ASF_DAP_ERR_TEST_WOSET                           0U
#define CSIRX__ASF_INT_TEST__ASF_CSR_ERR_TEST_MASK                   0x00000008U
#define CSIRX__ASF_INT_TEST__ASF_CSR_ERR_TEST_SHIFT                           3U
#define CSIRX__ASF_INT_TEST__ASF_CSR_ERR_TEST_WIDTH                           1U
#define CSIRX__ASF_INT_TEST__ASF_CSR_ERR_TEST_WOCLR                           0U
#define CSIRX__ASF_INT_TEST__ASF_CSR_ERR_TEST_WOSET                           0U
#define CSIRX__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_MASK              0x00000010U
#define CSIRX__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_SHIFT                      4U
#define CSIRX__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_WIDTH                      1U
#define CSIRX__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_WOCLR                      0U
#define CSIRX__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_WOSET                      0U
#define CSIRX__ASF_INT_TEST__ASF_PROTOCOL_ERR_TEST_MASK              0x00000020U
#define CSIRX__ASF_INT_TEST__ASF_PROTOCOL_ERR_TEST_SHIFT                      5U
#define CSIRX__ASF_INT_TEST__ASF_PROTOCOL_ERR_TEST_WIDTH                      1U
#define CSIRX__ASF_INT_TEST__ASF_PROTOCOL_ERR_TEST_WOCLR                      0U
#define CSIRX__ASF_INT_TEST__ASF_PROTOCOL_ERR_TEST_WOSET                      0U
#define CSIRX__ASF_INT_TEST__ASF_INTEGRITY_ERR_TEST_MASK             0x00000040U
#define CSIRX__ASF_INT_TEST__ASF_INTEGRITY_ERR_TEST_SHIFT                     6U
#define CSIRX__ASF_INT_TEST__ASF_INTEGRITY_ERR_TEST_WIDTH                     1U
#define CSIRX__ASF_INT_TEST__ASF_INTEGRITY_ERR_TEST_WOCLR                     0U
#define CSIRX__ASF_INT_TEST__ASF_INTEGRITY_ERR_TEST_WOSET                     0U
#define CSIRX__ASF_INT_TEST__RESERVED_31_7_MASK                      0xFFFFFF80U
#define CSIRX__ASF_INT_TEST__RESERVED_31_7_SHIFT                              7U
#define CSIRX__ASF_INT_TEST__RESERVED_31_7_WIDTH                             25U

#define CSIRX__ASF_FATAL_NONFATAL_SELECT_READ_MASK                   0xFFFFFFFFU
#define CSIRX__ASF_FATAL_NONFATAL_SELECT_WRITE_MASK                  0xFFFFFFFFU
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_MASK     0x00000001U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_SHIFT             0U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_WIDTH             1U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_WOCLR             0U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_WOSET             0U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_MASK   0x00000002U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_SHIFT           1U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_WIDTH           1U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_WOCLR           0U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_WOSET           0U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_DAP_ERR_MASK           0x00000004U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_DAP_ERR_SHIFT                   2U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_DAP_ERR_WIDTH                   1U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_DAP_ERR_WOCLR                   0U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_DAP_ERR_WOSET                   0U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_CSR_ERR_MASK           0x00000008U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_CSR_ERR_SHIFT                   3U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_CSR_ERR_WIDTH                   1U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_CSR_ERR_WOCLR                   0U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_CSR_ERR_WOSET                   0U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_MASK      0x00000010U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_SHIFT              4U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_WIDTH              1U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_WOCLR              0U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_WOSET              0U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_PROTOCOL_ERR_MASK      0x00000020U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_PROTOCOL_ERR_SHIFT              5U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_PROTOCOL_ERR_WIDTH              1U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_PROTOCOL_ERR_WOCLR              0U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_PROTOCOL_ERR_WOSET              0U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_INTEGRITY_ERR_MASK     0x00000040U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_INTEGRITY_ERR_SHIFT             6U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_INTEGRITY_ERR_WIDTH             1U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_INTEGRITY_ERR_WOCLR             0U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__ASF_INTEGRITY_ERR_WOSET             0U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__RESERVED_31_7_MASK         0xFFFFFF80U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__RESERVED_31_7_SHIFT                 7U
#define CSIRX__ASF_FATAL_NONFATAL_SELECT__RESERVED_31_7_WIDTH                25U

#define CSIRX__ASF_SRAM_CORR_FAULT_STATUS_READ_MASK                  0xFFFFFFFFU
#define CSIRX__ASF_SRAM_CORR_FAULT_STATUS_WRITE_MASK                 0xFFFFFFFFU
#define CSIRX__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_ADDR_MASK 0x00FFFFFFU
#define CSIRX__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_ADDR_SHIFT     0U
#define CSIRX__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_ADDR_WIDTH    24U
#define CSIRX__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_INST_MASK 0xFF000000U
#define CSIRX__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_INST_SHIFT    24U
#define CSIRX__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_INST_WIDTH     8U

#define CSIRX__ASF_SRAM_UNCORR_FAULT_STATUS_READ_MASK                0xFFFFFFFFU
#define CSIRX__ASF_SRAM_UNCORR_FAULT_STATUS_WRITE_MASK               0xFFFFFFFFU
#define CSIRX__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_ADDR_MASK 0x00FFFFFFU
#define CSIRX__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_ADDR_SHIFT 0U
#define CSIRX__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_ADDR_WIDTH 24U
#define CSIRX__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_INST_MASK 0xFF000000U
#define CSIRX__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_INST_SHIFT 24U
#define CSIRX__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_INST_WIDTH 8U

#define CSIRX__ASF_SRAM_FAULT_STATS_READ_MASK                        0xFFFFFFFFU
#define CSIRX__ASF_SRAM_FAULT_STATS_WRITE_MASK                       0xFFFFFFFFU
#define CSIRX__ASF_SRAM_FAULT_STATS_WOCLR_MASK                       0x0000FFFFU
#define CSIRX__ASF_SRAM_FAULT_STATS__ASF_SRAM_FAULT_CORR_STATS_MASK  0x0000FFFFU
#define CSIRX__ASF_SRAM_FAULT_STATS__ASF_SRAM_FAULT_CORR_STATS_SHIFT          0U
#define CSIRX__ASF_SRAM_FAULT_STATS__ASF_SRAM_FAULT_CORR_STATS_WIDTH         16U
#define CSIRX__ASF_SRAM_FAULT_STATS__RESERVED_31_16_MASK             0xFFFF0000U
#define CSIRX__ASF_SRAM_FAULT_STATS__RESERVED_31_16_SHIFT                    16U
#define CSIRX__ASF_SRAM_FAULT_STATS__RESERVED_31_16_WIDTH                    16U

#define CSIRX__ASF_TRANS_TO_CTRL_READ_MASK                           0xFFFFFFFFU
#define CSIRX__ASF_TRANS_TO_CTRL_WRITE_MASK                          0xFFFFFFFFU
#define CSIRX__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_CTRL_MASK             0x0000FFFFU
#define CSIRX__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_CTRL_SHIFT                     0U
#define CSIRX__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_CTRL_WIDTH                    16U
#define CSIRX__ASF_TRANS_TO_CTRL__RSVD_0_MASK                        0x7FFF0000U
#define CSIRX__ASF_TRANS_TO_CTRL__RSVD_0_SHIFT                               16U
#define CSIRX__ASF_TRANS_TO_CTRL__RSVD_0_WIDTH                               15U
#define CSIRX__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_MASK               0x80000000U
#define CSIRX__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_SHIFT                      31U
#define CSIRX__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_WIDTH                       1U
#define CSIRX__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_WOCLR                       0U
#define CSIRX__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_WOSET                       0U

#define CSIRX__ASF_TRANS_TO_FAULT_MASK_READ_MASK                     0xFFFFFFFFU
#define CSIRX__ASF_TRANS_TO_FAULT_MASK_WRITE_MASK                    0xFFFFFFFFU
#define CSIRX__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_0_MASK_MASK 0x00000001U
#define CSIRX__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_0_MASK_SHIFT       0U
#define CSIRX__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_0_MASK_WIDTH       1U
#define CSIRX__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_0_MASK_WOCLR       0U
#define CSIRX__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_0_MASK_WOSET       0U
#define CSIRX__ASF_TRANS_TO_FAULT_MASK__RSVD_0_MASK                  0xFFFFFFFEU
#define CSIRX__ASF_TRANS_TO_FAULT_MASK__RSVD_0_SHIFT                          1U
#define CSIRX__ASF_TRANS_TO_FAULT_MASK__RSVD_0_WIDTH                         31U

#define CSIRX__ASF_TRANS_TO_FAULT_STATUS_READ_MASK                   0xFFFFFFFFU
#define CSIRX__ASF_TRANS_TO_FAULT_STATUS_WRITE_MASK                  0xFFFFFFFFU
#define CSIRX__ASF_TRANS_TO_FAULT_STATUS_WOCLR_MASK                  0x00000001U
#define CSIRX__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_0_STATUS_MASK 0x00000001U
#define CSIRX__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_0_STATUS_SHIFT   0U
#define CSIRX__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_0_STATUS_WIDTH   1U
#define CSIRX__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_0_STATUS_WOCLR   1U
#define CSIRX__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_0_STATUS_WOSET   0U
#define CSIRX__ASF_TRANS_TO_FAULT_STATUS__RSVD_0_MASK                0xFFFFFFFEU
#define CSIRX__ASF_TRANS_TO_FAULT_STATUS__RSVD_0_SHIFT                        1U
#define CSIRX__ASF_TRANS_TO_FAULT_STATUS__RSVD_0_WIDTH                       31U

#define CSIRX__ASF_PROTOCOL_FAULT_MASK_READ_MASK                     0xFFFFFFFFU
#define CSIRX__ASF_PROTOCOL_FAULT_MASK_WRITE_MASK                    0xFFFFFFFFU
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_0_MASK_MASK 0x00000001U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_0_MASK_SHIFT       0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_0_MASK_WIDTH       1U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_0_MASK_WOCLR       0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_0_MASK_WOSET       0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_1_MASK_MASK 0x00000002U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_1_MASK_SHIFT       1U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_1_MASK_WIDTH       1U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_1_MASK_WOCLR       0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_1_MASK_WOSET       0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_2_MASK_MASK 0x00000004U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_2_MASK_SHIFT       2U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_2_MASK_WIDTH       1U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_2_MASK_WOCLR       0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_2_MASK_WOSET       0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_3_MASK_MASK 0x00000008U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_3_MASK_SHIFT       3U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_3_MASK_WIDTH       1U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_3_MASK_WOCLR       0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_3_MASK_WOSET       0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_4_MASK_MASK 0x00000010U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_4_MASK_SHIFT       4U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_4_MASK_WIDTH       1U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_4_MASK_WOCLR       0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_4_MASK_WOSET       0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_5_MASK_MASK 0x00000020U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_5_MASK_SHIFT       5U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_5_MASK_WIDTH       1U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_5_MASK_WOCLR       0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_5_MASK_WOSET       0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_6_MASK_MASK 0x00000040U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_6_MASK_SHIFT       6U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_6_MASK_WIDTH       1U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_6_MASK_WOCLR       0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_6_MASK_WOSET       0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_7_MASK_MASK 0x00000080U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_7_MASK_SHIFT       7U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_7_MASK_WIDTH       1U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_7_MASK_WOCLR       0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_7_MASK_WOSET       0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_8_MASK_MASK 0x00000100U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_8_MASK_SHIFT       8U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_8_MASK_WIDTH       1U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_8_MASK_WOCLR       0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_8_MASK_WOSET       0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_9_MASK_MASK 0x00000200U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_9_MASK_SHIFT       9U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_9_MASK_WIDTH       1U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_9_MASK_WOCLR       0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_9_MASK_WOSET       0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_10_MASK_MASK 0x00000400U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_10_MASK_SHIFT     10U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_10_MASK_WIDTH      1U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_10_MASK_WOCLR      0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_10_MASK_WOSET      0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_11_MASK_MASK 0x00000800U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_11_MASK_SHIFT     11U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_11_MASK_WIDTH      1U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_11_MASK_WOCLR      0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_11_MASK_WOSET      0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_12_MASK_MASK 0x00001000U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_12_MASK_SHIFT     12U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_12_MASK_WIDTH      1U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_12_MASK_WOCLR      0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_12_MASK_WOSET      0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_13_MASK_MASK 0x00002000U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_13_MASK_SHIFT     13U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_13_MASK_WIDTH      1U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_13_MASK_WOCLR      0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_13_MASK_WOSET      0U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__RSVD_0_MASK                  0xFFFFC000U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__RSVD_0_SHIFT                         14U
#define CSIRX__ASF_PROTOCOL_FAULT_MASK__RSVD_0_WIDTH                         18U

#define CSIRX__ASF_PROTOCOL_FAULT_STATUS_READ_MASK                   0xFFFFFFFFU
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS_WRITE_MASK                  0xFFFFFFFFU
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS_WOCLR_MASK                  0x00003FFFU
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_0_STATUS_MASK 0x00000001U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_0_STATUS_SHIFT   0U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_0_STATUS_WIDTH   1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_0_STATUS_WOCLR   1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_0_STATUS_WOSET   0U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_1_STATUS_MASK 0x00000002U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_1_STATUS_SHIFT   1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_1_STATUS_WIDTH   1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_1_STATUS_WOCLR   1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_1_STATUS_WOSET   0U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_2_STATUS_MASK 0x00000004U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_2_STATUS_SHIFT   2U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_2_STATUS_WIDTH   1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_2_STATUS_WOCLR   1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_2_STATUS_WOSET   0U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_3_STATUS_MASK 0x00000008U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_3_STATUS_SHIFT   3U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_3_STATUS_WIDTH   1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_3_STATUS_WOCLR   1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_3_STATUS_WOSET   0U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_4_STATUS_MASK 0x00000010U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_4_STATUS_SHIFT   4U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_4_STATUS_WIDTH   1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_4_STATUS_WOCLR   1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_4_STATUS_WOSET   0U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_5_STATUS_MASK 0x00000020U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_5_STATUS_SHIFT   5U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_5_STATUS_WIDTH   1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_5_STATUS_WOCLR   1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_5_STATUS_WOSET   0U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_6_STATUS_MASK 0x00000040U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_6_STATUS_SHIFT   6U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_6_STATUS_WIDTH   1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_6_STATUS_WOCLR   1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_6_STATUS_WOSET   0U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_7_STATUS_MASK 0x00000080U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_7_STATUS_SHIFT   7U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_7_STATUS_WIDTH   1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_7_STATUS_WOCLR   1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_7_STATUS_WOSET   0U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_8_STATUS_MASK 0x00000100U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_8_STATUS_SHIFT   8U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_8_STATUS_WIDTH   1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_8_STATUS_WOCLR   1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_8_STATUS_WOSET   0U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_9_STATUS_MASK 0x00000200U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_9_STATUS_SHIFT   9U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_9_STATUS_WIDTH   1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_9_STATUS_WOCLR   1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_9_STATUS_WOSET   0U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_10_STATUS_MASK 0x00000400U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_10_STATUS_SHIFT 10U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_10_STATUS_WIDTH  1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_10_STATUS_WOCLR  1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_10_STATUS_WOSET  0U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_11_STATUS_MASK 0x00000800U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_11_STATUS_SHIFT 11U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_11_STATUS_WIDTH  1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_11_STATUS_WOCLR  1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_11_STATUS_WOSET  0U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_12_STATUS_MASK 0x00001000U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_12_STATUS_SHIFT 12U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_12_STATUS_WIDTH  1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_12_STATUS_WOCLR  1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_12_STATUS_WOSET  0U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_13_STATUS_MASK 0x00002000U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_13_STATUS_SHIFT 13U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_13_STATUS_WIDTH  1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_13_STATUS_WOCLR  1U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_13_STATUS_WOSET  0U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__RSVD_0_MASK                0xFFFFC000U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__RSVD_0_SHIFT                       14U
#define CSIRX__ASF_PROTOCOL_FAULT_STATUS__RSVD_0_WIDTH                       18U

#define CSIRX__ID_PROD_VER_READ_MASK                                 0xFFFFFFFFU
#define CSIRX__ID_PROD_VER_WRITE_MASK                                0xFFFFFFFFU
#define CSIRX__ID_PROD_VER__VERSION_ID_MASK                          0x0000FFFFU
#define CSIRX__ID_PROD_VER__VERSION_ID_SHIFT                                  0U
#define CSIRX__ID_PROD_VER__VERSION_ID_WIDTH                                 16U
#define CSIRX__ID_PROD_VER__PRODUCT_ID_MASK                          0xFFFF0000U
#define CSIRX__ID_PROD_VER__PRODUCT_ID_SHIFT                                 16U
#define CSIRX__ID_PROD_VER__PRODUCT_ID_WIDTH                                 16U

#endif /* REG_CSIRX_REGS_MACROS_H_ */

/* parasoft-end-suppress MISRA2012-RULE-5_4_b_c99-2 "C99 - similar names" */
/* parasoft-end-suppress MISRA2012-RULE-5_4_b_c90-2 "C90 - similar names" */
/* parasoft-end-suppress MISRA2012-RULE-1_1_b_c99-2 "C99 - limits" */
/* parasoft-end-suppress MISRA2012-RULE-1_1_b_c90-2 "C90 - limits" */

