$date
	Wed Apr 10 15:01:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_flipFlop $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # clock $end
$var reg 1 $ d $end
$var reg 1 % reset $end
$var integer 32 & i [31:0] $end
$scope module dat $end
$var wire 1 # clock $end
$var wire 1 $ d $end
$var wire 1 ' reset $end
$var reg 1 " q $end
$var reg 1 ! q_bar $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
z'
b0 &
0%
0$
0#
x"
x!
$end
#10000
1!
0"
b1 &
1#
#20000
b10 &
0#
#30000
b11 &
1#
#40000
b100 &
0#
#50000
b101 &
1#
#55000
1$
#60000
b110 &
0#
#70000
0!
1"
b111 &
1#
#80000
b1000 &
0#
#90000
b1001 &
1#
#100000
b1010 &
0#
#110000
1!
0"
b1011 &
1#
0$
#120000
b1100 &
0#
#130000
b1101 &
1#
#140000
b1110 &
0#
#150000
b1111 &
1#
#160000
b10000 &
0#
#165000
1$
1%
#170000
0!
1"
b10001 &
1#
#180000
b10010 &
0#
#190000
b10011 &
1#
#200000
b10100 &
0#
#210000
b10101 &
1#
#220000
b10110 &
0#
#230000
b10111 &
1#
#240000
b11000 &
0#
#250000
b11001 &
1#
#260000
b11010 &
0#
#270000
b11011 &
1#
#280000
b11100 &
0#
#290000
b11101 &
1#
#300000
b11110 &
0#
