<stg><name>activation</name>


<trans_list>

<trans id="378" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:6 %input_r_read = read i32 @_ssdm_op_Read.ap_none.float, i32 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="3" lat="3">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:13 %tmp_4 = fcmp_olt  i32 %input_r_read, i32 -6

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="108" st_id="2" stage="2" lat="3">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:13 %tmp_4 = fcmp_olt  i32 %input_r_read, i32 -6

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="109" st_id="3" stage="1" lat="3">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:13 %tmp_4 = fcmp_olt  i32 %input_r_read, i32 -6

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:7 %bitcast_ln78 = bitcast i32 %input_r_read

]]></Node>
<StgValue><ssdm name="bitcast_ln78"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:8 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln78, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="23" op_0_bw="32">
<![CDATA[
entry_ifconv:9 %trunc_ln78 = trunc i32 %bitcast_ln78

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:10 %icmp_ln78 = icmp_ne  i8 %tmp_3, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:11 %icmp_ln78_1 = icmp_eq  i23 %trunc_ln78, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln78_1"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:12 %or_ln78 = or i1 %icmp_ln78_1, i1 %icmp_ln78

]]></Node>
<StgValue><ssdm name="or_ln78"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:14 %and_ln78 = and i1 %or_ln78, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln78"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:15 %select_ln78 = select i1 %and_ln78, i32 -6, i32 %input_r_read

]]></Node>
<StgValue><ssdm name="select_ln78"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:16 %bitcast_ln79 = bitcast i32 %select_ln78

]]></Node>
<StgValue><ssdm name="bitcast_ln79"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:17 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln79, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="23" op_0_bw="32">
<![CDATA[
entry_ifconv:18 %trunc_ln79 = trunc i32 %bitcast_ln79

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:19 %icmp_ln79 = icmp_ne  i8 %tmp_5, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:20 %icmp_ln79_1 = icmp_eq  i23 %trunc_ln79, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln79_1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="3" lat="3">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:22 %tmp_6 = fcmp_ogt  i32 %select_ln78, i32 6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="3" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:24 %tmp = fpext i32 %select_ln78

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="125" st_id="6" stage="2" lat="3">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:22 %tmp_6 = fcmp_ogt  i32 %select_ln78, i32 6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="2" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:24 %tmp = fpext i32 %select_ln78

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="127" st_id="7" stage="1" lat="3">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:22 %tmp_6 = fcmp_ogt  i32 %select_ln78, i32 6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:24 %tmp = fpext i32 %select_ln78

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="129" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:21 %or_ln79 = or i1 %icmp_ln79_1, i1 %icmp_ln79

]]></Node>
<StgValue><ssdm name="or_ln79"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:23 %and_ln79 = and i1 %or_ln79, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln79"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:25 %select_ln82 = select i1 %and_ln79, i64 6, i64 %tmp

]]></Node>
<StgValue><ssdm name="select_ln82"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="132" st_id="9" stage="14" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:26 %add_i_i = dadd i64 %select_ln82, i64 6

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="133" st_id="10" stage="13" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:26 %add_i_i = dadd i64 %select_ln82, i64 6

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="134" st_id="11" stage="12" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:26 %add_i_i = dadd i64 %select_ln82, i64 6

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="135" st_id="12" stage="11" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:26 %add_i_i = dadd i64 %select_ln82, i64 6

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="136" st_id="13" stage="10" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:26 %add_i_i = dadd i64 %select_ln82, i64 6

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="137" st_id="14" stage="9" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:26 %add_i_i = dadd i64 %select_ln82, i64 6

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="138" st_id="15" stage="8" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:26 %add_i_i = dadd i64 %select_ln82, i64 6

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="139" st_id="16" stage="7" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:26 %add_i_i = dadd i64 %select_ln82, i64 6

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="140" st_id="17" stage="6" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:26 %add_i_i = dadd i64 %select_ln82, i64 6

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="141" st_id="18" stage="5" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:26 %add_i_i = dadd i64 %select_ln82, i64 6

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="142" st_id="19" stage="4" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:26 %add_i_i = dadd i64 %select_ln82, i64 6

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="143" st_id="20" stage="3" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:26 %add_i_i = dadd i64 %select_ln82, i64 6

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="144" st_id="21" stage="2" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:26 %add_i_i = dadd i64 %select_ln82, i64 6

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="145" st_id="22" stage="1" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:26 %add_i_i = dadd i64 %select_ln82, i64 6

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="146" st_id="23" stage="14" lat="14">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:27 %mul_i_i = dmul i64 %add_i_i, i64 255

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="147" st_id="24" stage="13" lat="14">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:27 %mul_i_i = dmul i64 %add_i_i, i64 255

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="148" st_id="25" stage="12" lat="14">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:27 %mul_i_i = dmul i64 %add_i_i, i64 255

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="149" st_id="26" stage="11" lat="14">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:27 %mul_i_i = dmul i64 %add_i_i, i64 255

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="150" st_id="27" stage="10" lat="14">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:27 %mul_i_i = dmul i64 %add_i_i, i64 255

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="151" st_id="28" stage="9" lat="14">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:27 %mul_i_i = dmul i64 %add_i_i, i64 255

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="152" st_id="29" stage="8" lat="14">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:27 %mul_i_i = dmul i64 %add_i_i, i64 255

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="153" st_id="30" stage="7" lat="14">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:27 %mul_i_i = dmul i64 %add_i_i, i64 255

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="154" st_id="31" stage="6" lat="14">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:27 %mul_i_i = dmul i64 %add_i_i, i64 255

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="155" st_id="32" stage="5" lat="14">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:27 %mul_i_i = dmul i64 %add_i_i, i64 255

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="156" st_id="33" stage="4" lat="14">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:27 %mul_i_i = dmul i64 %add_i_i, i64 255

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="157" st_id="34" stage="3" lat="14">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:27 %mul_i_i = dmul i64 %add_i_i, i64 255

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="158" st_id="35" stage="2" lat="14">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:27 %mul_i_i = dmul i64 %add_i_i, i64 255

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="159" st_id="36" stage="1" lat="14">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:27 %mul_i_i = dmul i64 %add_i_i, i64 255

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="160" st_id="37" stage="59" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="161" st_id="38" stage="58" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="162" st_id="39" stage="57" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="163" st_id="40" stage="56" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="164" st_id="41" stage="55" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="165" st_id="42" stage="54" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="166" st_id="43" stage="53" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="167" st_id="44" stage="52" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="168" st_id="45" stage="51" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="169" st_id="46" stage="50" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="170" st_id="47" stage="49" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="171" st_id="48" stage="48" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="172" st_id="49" stage="47" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="173" st_id="50" stage="46" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="174" st_id="51" stage="45" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="175" st_id="52" stage="44" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="176" st_id="53" stage="43" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="177" st_id="54" stage="42" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="178" st_id="55" stage="41" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="179" st_id="56" stage="40" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="180" st_id="57" stage="39" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="181" st_id="58" stage="38" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="182" st_id="59" stage="37" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="183" st_id="60" stage="36" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="184" st_id="61" stage="35" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="185" st_id="62" stage="34" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="186" st_id="63" stage="33" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="187" st_id="64" stage="32" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="188" st_id="65" stage="31" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="189" st_id="66" stage="30" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="190" st_id="67" stage="29" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="191" st_id="68" stage="28" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="192" st_id="69" stage="27" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="193" st_id="70" stage="26" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="194" st_id="71" stage="25" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="195" st_id="72" stage="24" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="196" st_id="73" stage="23" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="197" st_id="74" stage="22" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="198" st_id="75" stage="21" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="199" st_id="76" stage="20" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="200" st_id="77" stage="19" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="201" st_id="78" stage="18" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="202" st_id="79" stage="17" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="203" st_id="80" stage="16" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="204" st_id="81" stage="15" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="205" st_id="82" stage="14" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="206" st_id="83" stage="13" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="207" st_id="84" stage="12" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="208" st_id="85" stage="11" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="209" st_id="86" stage="10" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="210" st_id="87" stage="9" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="211" st_id="88" stage="8" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="212" st_id="89" stage="7" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="213" st_id="90" stage="6" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="214" st_id="91" stage="5" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="215" st_id="92" stage="4" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="216" st_id="93" stage="3" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="217" st_id="94" stage="2" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="218" st_id="95" stage="1" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:28 %div_i_i = ddiv i64 %mul_i_i, i64 12

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="219" st_id="96" stage="4" lat="4">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
entry_ifconv:29 %normalized_value = fptrunc i64 %div_i_i

]]></Node>
<StgValue><ssdm name="normalized_value"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="220" st_id="97" stage="3" lat="4">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
entry_ifconv:29 %normalized_value = fptrunc i64 %div_i_i

]]></Node>
<StgValue><ssdm name="normalized_value"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="221" st_id="98" stage="2" lat="4">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
entry_ifconv:29 %normalized_value = fptrunc i64 %div_i_i

]]></Node>
<StgValue><ssdm name="normalized_value"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="222" st_id="99" stage="1" lat="4">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
entry_ifconv:29 %normalized_value = fptrunc i64 %div_i_i

]]></Node>
<StgValue><ssdm name="normalized_value"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="223" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:30 %reg = bitcast i32 %normalized_value

]]></Node>
<StgValue><ssdm name="reg"/></StgValue>
</operation>

<operation id="224" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="31" op_0_bw="32">
<![CDATA[
entry_ifconv:31 %trunc_ln232 = trunc i32 %reg

]]></Node>
<StgValue><ssdm name="trunc_ln232"/></StgValue>
</operation>

<operation id="225" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:32 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %reg, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="226" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:33 %exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %reg, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="exp"/></StgValue>
</operation>

<operation id="227" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:34 %zext_ln237 = zext i8 %exp

]]></Node>
<StgValue><ssdm name="zext_ln237"/></StgValue>
</operation>

<operation id="228" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:36 %index_V = trunc i32 %reg

]]></Node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="229" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:38 %icmp_ln249 = icmp_eq  i31 %trunc_ln232, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln249"/></StgValue>
</operation>

<operation id="230" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:39 %sh_amt = sub i9 150, i9 %zext_ln237

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="231" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:41 %icmp_ln253 = icmp_eq  i8 %exp, i8 150

]]></Node>
<StgValue><ssdm name="icmp_ln253"/></StgValue>
</operation>

<operation id="232" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:42 %icmp_ln255 = icmp_sgt  i9 %sh_amt, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln255"/></StgValue>
</operation>

<operation id="233" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:43 %icmp_ln256 = icmp_slt  i9 %sh_amt, i9 25

]]></Node>
<StgValue><ssdm name="icmp_ln256"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="234" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="23" op_0_bw="32">
<![CDATA[
entry_ifconv:35 %trunc_ln241 = trunc i32 %reg

]]></Node>
<StgValue><ssdm name="trunc_ln241"/></StgValue>
</operation>

<operation id="235" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
entry_ifconv:37 %zext_ln258_cast = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %trunc_ln241

]]></Node>
<StgValue><ssdm name="zext_ln258_cast"/></StgValue>
</operation>

<operation id="236" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="9">
<![CDATA[
entry_ifconv:40 %sext_ln252 = sext i9 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln252"/></StgValue>
</operation>

<operation id="237" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:44 %sh_amt_1 = sub i9 0, i9 %sh_amt

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="238" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:46 %tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sh_amt_1, i32 3, i32 8

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="239" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:47 %icmp_ln274 = icmp_slt  i6 %tmp_2, i6 1

]]></Node>
<StgValue><ssdm name="icmp_ln274"/></StgValue>
</operation>

<operation id="240" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="24">
<![CDATA[
entry_ifconv:48 %zext_ln258 = zext i24 %zext_ln258_cast

]]></Node>
<StgValue><ssdm name="zext_ln258"/></StgValue>
</operation>

<operation id="241" st_id="101" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:49 %lshr_ln258 = lshr i32 %zext_ln258, i32 %sext_ln252

]]></Node>
<StgValue><ssdm name="lshr_ln258"/></StgValue>
</operation>

<operation id="242" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:50 %index_V_1 = trunc i32 %lshr_ln258

]]></Node>
<StgValue><ssdm name="index_V_1"/></StgValue>
</operation>

<operation id="243" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:53 %or_ln253 = or i1 %icmp_ln249, i1 %icmp_ln253

]]></Node>
<StgValue><ssdm name="or_ln253"/></StgValue>
</operation>

<operation id="244" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:54 %xor_ln253 = xor i1 %or_ln253, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln253"/></StgValue>
</operation>

<operation id="245" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:55 %and_ln256 = and i1 %icmp_ln256, i1 %xor_ln253

]]></Node>
<StgValue><ssdm name="and_ln256"/></StgValue>
</operation>

<operation id="246" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:56 %and_ln256_1 = and i1 %and_ln256, i1 %icmp_ln255

]]></Node>
<StgValue><ssdm name="and_ln256_1"/></StgValue>
</operation>

<operation id="247" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:57 %index_V_3 = select i1 %and_ln256_1, i8 %index_V_1, i8 0

]]></Node>
<StgValue><ssdm name="index_V_3"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="248" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="9">
<![CDATA[
entry_ifconv:45 %sext_ln252_1 = sext i9 %sh_amt_1

]]></Node>
<StgValue><ssdm name="sext_ln252_1"/></StgValue>
</operation>

<operation id="249" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:51 %sext_ln252_1cast = trunc i32 %sext_ln252_1

]]></Node>
<StgValue><ssdm name="sext_ln252_1cast"/></StgValue>
</operation>

<operation id="250" st_id="102" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:52 %shl_ln276 = shl i8 %index_V, i8 %sext_ln252_1cast

]]></Node>
<StgValue><ssdm name="shl_ln276"/></StgValue>
</operation>

<operation id="251" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:58 %or_ln255 = or i1 %or_ln253, i1 %icmp_ln255

]]></Node>
<StgValue><ssdm name="or_ln255"/></StgValue>
</operation>

<operation id="252" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:59 %xor_ln255 = xor i1 %or_ln255, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln255"/></StgValue>
</operation>

<operation id="253" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:60 %and_ln274 = and i1 %icmp_ln274, i1 %xor_ln255

]]></Node>
<StgValue><ssdm name="and_ln274"/></StgValue>
</operation>

<operation id="254" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:61 %index_V_4 = select i1 %and_ln274, i8 %shl_ln276, i8 %index_V_3

]]></Node>
<StgValue><ssdm name="index_V_4"/></StgValue>
</operation>

<operation id="255" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:62 %xor_ln249 = xor i1 %icmp_ln249, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln249"/></StgValue>
</operation>

<operation id="256" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:63 %and_ln253 = and i1 %icmp_ln253, i1 %xor_ln249

]]></Node>
<StgValue><ssdm name="and_ln253"/></StgValue>
</operation>

<operation id="257" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:64 %index_V_5 = select i1 %and_ln253, i8 %index_V, i8 %index_V_4

]]></Node>
<StgValue><ssdm name="index_V_5"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="258" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:65 %index_V_6 = sub i8 0, i8 %index_V_5

]]></Node>
<StgValue><ssdm name="index_V_6"/></StgValue>
</operation>

<operation id="259" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:66 %index_V_7 = select i1 %p_Result_s, i8 %index_V_6, i8 %index_V_5

]]></Node>
<StgValue><ssdm name="index_V_7"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="260" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:67 %zext_ln541 = zext i8 %index_V_7

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="261" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:68 %lut_addr = getelementptr i32 %lut, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="lut_addr"/></StgValue>
</operation>

<operation id="262" st_id="104" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="8">
<![CDATA[
entry_ifconv:69 %lut_load = load i8 %lut_addr

]]></Node>
<StgValue><ssdm name="lut_load"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="263" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln97 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln97"/></StgValue>
</operation>

<operation id="264" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry_ifconv:1 %spectopmodule_ln93 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln93"/></StgValue>
</operation>

<operation id="265" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry_ifconv:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="266" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="267" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry_ifconv:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="268" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="269" st_id="105" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="8">
<![CDATA[
entry_ifconv:69 %lut_load = load i8 %lut_addr

]]></Node>
<StgValue><ssdm name="lut_load"/></StgValue>
</operation>

<operation id="270" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:70 %bitcast_ln99 = bitcast i32 %lut_load

]]></Node>
<StgValue><ssdm name="bitcast_ln99"/></StgValue>
</operation>

<operation id="271" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:71 %write_ln99 = write void @_ssdm_op_Write.ap_none.i32P0A, i32 %output_r, i32 %bitcast_ln99

]]></Node>
<StgValue><ssdm name="write_ln99"/></StgValue>
</operation>

<operation id="272" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0">
<![CDATA[
entry_ifconv:72 %ret_ln100 = ret

]]></Node>
<StgValue><ssdm name="ret_ln100"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
