<def f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='2456' ll='2465' type='ArrayRef&lt;llvm::MachineMemOperand *&gt; llvm::MachineSDNode::memoperands() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='2466' u='c' c='_ZNK4llvm13MachineSDNode17memoperands_beginEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='2467' u='c' c='_ZNK4llvm13MachineSDNode15memoperands_endEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='2468' u='c' c='_ZNK4llvm13MachineSDNode17memoperands_emptyEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='909' u='c' c='_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9564' u='c' c='_ZNK4llvm16SITargetLowering15adjustWritemaskERPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5336' u='c' c='_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5400' u='c' c='_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE'/>
