
*** Running vivado
    with args -log erode_hls.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source erode_hls.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source erode_hls.tcl -notrace
Command: synth_design -top erode_hls -part xc7z020clg400-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17368 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 403.641 ; gain = 101.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'erode_hls' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls.v:12]
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'erode_hls_CONTROL_BUS_s_axi' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_CONTROL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_ROWS_DATA_0 bound to: 6'b010100 
	Parameter ADDR_ROWS_CTRL bound to: 6'b011000 
	Parameter ADDR_COLS_DATA_0 bound to: 6'b011100 
	Parameter ADDR_COLS_CTRL bound to: 6'b100000 
	Parameter ADDR_CHANNELS_DATA_0 bound to: 6'b100100 
	Parameter ADDR_CHANNELS_CTRL bound to: 6'b101000 
	Parameter ADDR_MODE_DATA_0 bound to: 6'b101100 
	Parameter ADDR_MODE_CTRL bound to: 6'b110000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_CONTROL_BUS_s_axi.v:228]
INFO: [Synth 8-256] done synthesizing module 'erode_hls_CONTROL_BUS_s_axi' (1#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_CONTROL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'Block_Mat_exit406734' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Block_Mat_exit406734_erode.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state9 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state10 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_state11 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state12 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Block_Mat_exit406734_erode.v:69]
INFO: [Synth 8-638] synthesizing module 'erode_hls_mul_32sbkb' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'erode_hls_mul_32sbkb_MulnS_0' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'erode_hls_mul_32sbkb_MulnS_0' (2#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'erode_hls_mul_32sbkb' (3#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:39]
INFO: [Synth 8-638] synthesizing module 'erode_hls_mul_32scud' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'erode_hls_mul_32scud_MulnS_1' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:11]
INFO: [Synth 8-256] done synthesizing module 'erode_hls_mul_32scud_MulnS_1' (4#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:11]
INFO: [Synth 8-256] done synthesizing module 'erode_hls_mul_32scud' (5#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Block_Mat_exit406734_erode.v:313]
INFO: [Synth 8-256] done synthesizing module 'Block_Mat_exit406734' (6#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Block_Mat_exit406734_erode.v:10]
INFO: [Synth 8-638] synthesizing module 'Loop_1_proc' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_1_proc_erode.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 6'b010000 
	Parameter ap_ST_fsm_state8 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_1_proc_erode.v:56]
INFO: [Synth 8-256] done synthesizing module 'Loop_1_proc' (7#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_1_proc_erode.v:10]
INFO: [Synth 8-638] synthesizing module 'Block_arrayctor_loop' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Block_arrayctor_loop.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Block_arrayctor_loop.v:98]
INFO: [Synth 8-256] done synthesizing module 'Block_arrayctor_loop' (8#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Block_arrayctor_loop.v:10]
INFO: [Synth 8-638] synthesizing module 'Loop_loop_height_pro' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state14 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:120]
INFO: [Synth 8-638] synthesizing module 'Loop_loop_height_dEe' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_dEe.v:54]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1920 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Loop_loop_height_dEe_ram' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_dEe.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1920 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_dEe.v:24]
INFO: [Synth 8-256] done synthesizing module 'Loop_loop_height_dEe_ram' (9#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_dEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'Loop_loop_height_dEe' (10#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_dEe.v:54]
INFO: [Synth 8-638] synthesizing module 'erode_hls_mux_32_g8j' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mux_32_g8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'erode_hls_mux_32_g8j' (11#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mux_32_g8j.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1300]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1302]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1304]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1336]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1338]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1340]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1342]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1348]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1368]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1370]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1376]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1378]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1380]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1382]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1384]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1386]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1390]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1402]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1404]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1424]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1426]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1472]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1480]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:1482]
INFO: [Synth 8-256] done synthesizing module 'Loop_loop_height_pro' (12#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:10]
INFO: [Synth 8-638] synthesizing module 'Loop_3_proc' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_3_proc_erode.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state13 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_3_proc_erode.v:78]
INFO: [Synth 8-638] synthesizing module 'erode_hls_mul_31nhbi' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_31nhbi.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-638] synthesizing module 'erode_hls_mul_31nhbi_MulnS_2' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_31nhbi.v:11]
INFO: [Synth 8-256] done synthesizing module 'erode_hls_mul_31nhbi_MulnS_2' (13#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_31nhbi.v:11]
INFO: [Synth 8-256] done synthesizing module 'erode_hls_mul_31nhbi' (14#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_31nhbi.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_3_proc_erode.v:940]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_3_proc_erode.v:944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_3_proc_erode.v:956]
INFO: [Synth 8-256] done synthesizing module 'Loop_3_proc' (15#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_3_proc_erode.v:10]
INFO: [Synth 8-638] synthesizing module 'fifo_w31_d3_A' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w31_d3_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 31 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w31_d3_A_shiftReg' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w31_d3_A.v:11]
	Parameter DATA_WIDTH bound to: 31 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w31_d3_A_shiftReg' (16#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w31_d3_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w31_d3_A' (17#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w31_d3_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A_shiftReg' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A_shiftReg' (18#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A' (19#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w8_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A_shiftReg' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w8_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A_shiftReg' (20#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w8_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A' (21#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w8_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w1_d2_A' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w1_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w1_d2_A_shiftReg' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w1_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w1_d2_A_shiftReg' (22#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w1_d2_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w1_d2_A' (23#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w1_d2_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d2_A' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w11_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d2_A_shiftReg' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w11_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d2_A_shiftReg' (24#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w11_d2_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d2_A' (25#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w11_d2_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d1_A' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w11_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d1_A_shiftReg' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w11_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d1_A_shiftReg' (26#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w11_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d1_A' (27#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w11_d1_A.v:45]
WARNING: [Synth 8-6014] Unused sequential element Block_Mat_exit406734_U0_ap_ready_count_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls.v:628]
WARNING: [Synth 8-6014] Unused sequential element Block_arrayctor_loop_U0_ap_ready_count_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls.v:636]
WARNING: [Synth 8-6014] Unused sequential element Loop_1_proc_U0_ap_ready_count_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls.v:644]
INFO: [Synth 8-256] done synthesizing module 'erode_hls' (28#1) [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls.v:12]
WARNING: [Synth 8-3331] design erode_hls_mul_31nhbi has unconnected port reset
WARNING: [Synth 8-3331] design Loop_3_proc has unconnected port rows[31]
WARNING: [Synth 8-3331] design Loop_3_proc has unconnected port rows[30]
WARNING: [Synth 8-3331] design Loop_3_proc has unconnected port rows[29]
WARNING: [Synth 8-3331] design Loop_3_proc has unconnected port rows[28]
WARNING: [Synth 8-3331] design Loop_3_proc has unconnected port rows[27]
WARNING: [Synth 8-3331] design Loop_3_proc has unconnected port rows[26]
WARNING: [Synth 8-3331] design Loop_3_proc has unconnected port rows[25]
WARNING: [Synth 8-3331] design Loop_3_proc has unconnected port rows[24]
WARNING: [Synth 8-3331] design Loop_3_proc has unconnected port rows[23]
WARNING: [Synth 8-3331] design Loop_3_proc has unconnected port rows[22]
WARNING: [Synth 8-3331] design Loop_3_proc has unconnected port rows[21]
WARNING: [Synth 8-3331] design Loop_3_proc has unconnected port rows[20]
WARNING: [Synth 8-3331] design Loop_3_proc has unconnected port rows[19]
WARNING: [Synth 8-3331] design Loop_3_proc has unconnected port rows[18]
WARNING: [Synth 8-3331] design Loop_3_proc has unconnected port rows[17]
WARNING: [Synth 8-3331] design Loop_3_proc has unconnected port rows[16]
WARNING: [Synth 8-3331] design Loop_3_proc has unconnected port rows[15]
WARNING: [Synth 8-3331] design Loop_3_proc has unconnected port rows[14]
WARNING: [Synth 8-3331] design Loop_3_proc has unconnected port rows[13]
WARNING: [Synth 8-3331] design Loop_3_proc has unconnected port rows[12]
WARNING: [Synth 8-3331] design Loop_3_proc has unconnected port rows[11]
WARNING: [Synth 8-3331] design Loop_loop_height_dEe has unconnected port reset
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port rows[31]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port rows[30]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port rows[29]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port rows[28]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port rows[27]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port rows[26]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port rows[25]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port rows[24]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port rows[23]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port rows[22]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port rows[21]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port rows[20]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port rows[19]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port rows[18]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port rows[17]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port rows[16]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port rows[15]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port rows[14]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port rows[13]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port rows[12]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port tmp_16_cast_loc_dout[10]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port tmp_16_cast_loc_dout[9]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port tmp_16_cast_loc_dout[8]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port tmp_16_cast_loc_dout[7]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port tmp_16_cast_loc_dout[6]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port tmp_16_cast_loc_dout[5]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port tmp_16_cast_loc_dout[4]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port tmp_16_cast_loc_dout[3]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port tmp_16_cast_loc_dout[2]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port cols[31]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port cols[30]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port cols[29]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port cols[28]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port cols[27]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port cols[26]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port cols[25]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port cols[24]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port cols[23]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port cols[22]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port cols[21]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port cols[20]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port cols[19]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port cols[18]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port cols[17]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port cols[16]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port cols[15]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port cols[14]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port cols[13]
WARNING: [Synth 8-3331] design Loop_loop_height_pro has unconnected port cols[12]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port cols[31]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port cols[30]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port cols[29]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port cols[28]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port cols[27]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port cols[26]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port cols[25]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port cols[24]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port cols[23]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port cols[22]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port cols[21]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port cols[20]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port cols[19]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port cols[18]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port cols[17]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port cols[16]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port cols[15]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port cols[14]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port cols[13]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port cols[12]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port cols[11]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port rows[31]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port rows[30]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port rows[29]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port rows[28]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port rows[27]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port rows[26]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port rows[25]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 464.145 ; gain = 162.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 464.145 ; gain = 162.473
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls.xdc]
Finished Parsing XDC File [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 836.730 ; gain = 0.668
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 836.730 ; gain = 535.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 836.730 ; gain = 535.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 836.730 ; gain = 535.059
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'erode_hls_CONTROL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element r_reg_163_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_1_proc_erode.v:243]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "switch_out_out_din" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_1392_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1386_reg[10:0]' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:698]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1398_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1386_reg[10:0]' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:699]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398_reg[10:0]' into 'ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392_reg[10:0]' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:433]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_4_addr_reg_1392_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:698]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_5_addr_reg_1398_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:699]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:433]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_neg393_i_cast_loc_r_reg_1215_reg' and it is trimmed from '11' to '2' bits. [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:792]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_neg393_i_loc_read_reg_1194_reg' and it is trimmed from '11' to '2' bits. [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:793]
INFO: [Synth 8-4471] merging register 'p_neg393_i_loc_read_reg_1194_reg[1:0]' into 'tmp_3_reg_1250_reg[1:0]' [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:793]
WARNING: [Synth 8-6014] Unused sequential element p_neg393_i_loc_read_reg_1194_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:793]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_76_2_i_i_fu_552_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_76_i_i_fu_546_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_433_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:665]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "out_stream_user_V_tm_fu_302_p2" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_next_reg_377_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_3_proc_erode.v:456]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w31_d3_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w31_d3_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w31_d3_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w31_d3_A.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w32_d2_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w32_d2_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w32_d2_A.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w1_d2_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w1_d2_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w1_d2_A.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w11_d2_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w11_d2_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/fifo_w11_d2_A.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'erode_hls_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 836.730 ; gain = 535.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 10    
	   3 Input      2 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 5     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               42 Bit    Registers := 5     
	               32 Bit    Registers := 19    
	               31 Bit    Registers := 5     
	               30 Bit    Registers := 3     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 17    
	                8 Bit    Registers := 44    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 114   
+---Multipliers : 
	                11x31  Multipliers := 1     
	                32x32  Multipliers := 1     
	                31x32  Multipliers := 1     
+---RAMs : 
	              15K Bit         RAMs := 3     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 1     
	  13 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 8     
	   3 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 38    
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 96    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module erode_hls 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module erode_hls_CONTROL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module erode_hls_mul_32sbkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module erode_hls_mul_32scud_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
+---Multipliers : 
	                31x32  Multipliers := 1     
Module Block_Mat_exit406734 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	  13 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Loop_1_proc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Block_arrayctor_loop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Loop_loop_height_dEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module erode_hls_mux_32_g8j 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Loop_loop_height_pro 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 3     
	   3 Input      2 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 10    
	                8 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 20    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
Module erode_hls_mul_31nhbi_MulnS_2 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 3     
	               31 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                11x31  Multipliers := 1     
Module Loop_3_proc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               42 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_w31_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w8_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w1_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w11_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w11_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module fifo_w11_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:26]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:25]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:32]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:25]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:25]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:32]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:25]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:32]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:32]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:32]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32sbkb.v:25]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_32scud.v:25]
DSP Report: Generating DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg.
DSP Report: register erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg.
DSP Report: operator erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/tmp_product is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg.
DSP Report: operator erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/tmp_product is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg.
DSP Report: register erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg.
DSP Report: register erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg.
DSP Report: operator erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/tmp_product is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg.
DSP Report: operator erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/tmp_product is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg.
DSP Report: register erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg.
DSP Report: register erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg.
DSP Report: register erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg.
DSP Report: operator erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/tmp_product is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg.
DSP Report: operator erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/tmp_product is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg.
WARNING: [Synth 8-6014] Unused sequential element r_reg_163_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_1_proc_erode.v:243]
INFO: [Synth 8-5545] ROM "switch_out_out_din" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_76_i_i_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_76_2_i_i_fu_552_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_433_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_loop_height_pro_erode.v:665]
INFO: [Synth 8-5545] ROM "out_stream_user_V_tm_fu_302_p2" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_31nhbi.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_31nhbi.v:32]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_31nhbi.v:25]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_31nhbi.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_31nhbi.v:32]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_31nhbi.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_31nhbi.v:32]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_31nhbi.v:32]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_31nhbi.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/b_reg0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_31nhbi.v:26]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_31nhbi.v:31]
WARNING: [Synth 8-6014] Unused sequential element erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff0_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_31nhbi.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_31nhbi.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_31nhbi.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_31nhbi.v:25]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/erode_hls_mul_31nhbi.v:25]
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_next_reg_377_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/Loop_3_proc_erode.v:456]
DSP Report: Generating DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg.
DSP Report: register A is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg.
DSP Report: register erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg.
DSP Report: register erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff0_reg is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg.
DSP Report: operator erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/tmp_product is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg.
DSP Report: operator erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/tmp_product is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg.
DSP Report: register B is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg.
DSP Report: register erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff0_reg is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg.
DSP Report: register erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg.
DSP Report: register erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg.
DSP Report: operator erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/tmp_product is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg.
DSP Report: operator erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/tmp_product is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg.
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/ImagLoc_x_reg_1353_reg[0]' (FDE) to 'Loop_loop_height_pro_U0/ImagLoc_x_cast_reg_1358_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Loop_1_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Block_arrayctor_loop_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Loop_loop_height_pro_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Loop_3_proc_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_reg0_reg[16]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_reg0_reg[15]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_reg0_reg[14]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_reg0_reg[13]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_reg0_reg[12]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_reg0_reg[11]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_reg0_reg[10]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_reg0_reg[9]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_reg0_reg[8]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_reg0_reg[7]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_reg0_reg[6]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_reg0_reg[5]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_reg0_reg[4]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_reg0_reg[3]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_reg0_reg[2]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_reg0_reg[1]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_reg0_reg[0]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/a_reg0_reg[16]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/a_reg0_reg[15]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/a_reg0_reg[14]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/a_reg0_reg[13]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/a_reg0_reg[12]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/a_reg0_reg[11]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/a_reg0_reg[10]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/a_reg0_reg[9]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/a_reg0_reg[8]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/a_reg0_reg[7]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/a_reg0_reg[6]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/a_reg0_reg[5]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/a_reg0_reg[4]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/a_reg0_reg[3]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/a_reg0_reg[2]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/a_reg0_reg[1]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/a_reg0_reg[0]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[47]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[46]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[45]) is unused and will be removed from module erode_hls.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[44]) is unused and will be removed from module erode_hls.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 836.730 ; gain = 535.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Loop_loop_height_dEe_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Loop_loop_height_dEe_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Loop_loop_height_dEe_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+---------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Block_Mat_exit406734 | (A2*B2)'             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Block_Mat_exit406734 | (PCIN>>17)+(A2*B)'   | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Block_Mat_exit406734 | (PCIN+(A''*B2)')'    | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|Block_Mat_exit406734 | (A2*B2)'             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Block_Mat_exit406734 | (PCIN>>17)+(A2*B)'   | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Block_Mat_exit406734 | (PCIN+(A''*B2)')'    | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|Loop_3_proc          | (A2*B2)'             | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Loop_3_proc          | (PCIN>>17)+(A2*B'')' | 15     | 12     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+---------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.582 ; gain = 602.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1010.391 ; gain = 708.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Loop_loop_height_dEe_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Loop_loop_height_dEe_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Loop_loop_height_dEe_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/tmp_3_reg_1250_reg[0]' (FDE) to 'p_neg393_i_loc_c757_U/U_fifo_w11_d1_A_ram/SRL_SIG_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Loop_loop_height_pro_U0/tmp_3_reg_1250_reg[1]' (FDE) to 'p_neg393_i_loc_c757_U/U_fifo_w11_d1_A_ram/SRL_SIG_reg[0][1]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1013.934 ; gain = 712.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1013.934 ; gain = 712.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1013.934 ; gain = 712.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1013.934 ; gain = 712.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1013.934 ; gain = 712.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1013.934 ; gain = 712.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1013.934 ; gain = 712.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|erode_hls   | Loop_loop_height_pro_U0/ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7] | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|erode_hls   | Loop_3_proc_U0/ap_CS_fsm_reg[5]                                                | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[3] | 4      | 31         | 31     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[2] | 4      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[2] | 4      | 11         | 11     | 0       | 0      | 0      | 0      | 
|dsrl__10    | SRL_SIG_reg[2] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    98|
|2     |DSP48E1    |     2|
|3     |DSP48E1_2  |     2|
|4     |DSP48E1_3  |     1|
|5     |DSP48E1_4  |     1|
|6     |DSP48E1_5  |     2|
|7     |LUT1       |   143|
|8     |LUT2       |    99|
|9     |LUT3       |   326|
|10    |LUT4       |   227|
|11    |LUT5       |   385|
|12    |LUT6       |   323|
|13    |RAMB18E1_1 |     3|
|14    |SRL16E     |   132|
|15    |FDRE       |  1406|
|16    |FDSE       |    51|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------------------+------+
|      |Instance                             |Module                       |Cells |
+------+-------------------------------------+-----------------------------+------+
|1     |top                                  |                             |  3201|
|2     |  Block_Mat_exit406734_U0            |Block_Mat_exit406734         |   301|
|3     |    erode_hls_mul_32sbkb_U1          |erode_hls_mul_32sbkb         |   116|
|4     |      erode_hls_mul_32sbkb_MulnS_0_U |erode_hls_mul_32sbkb_MulnS_0 |   116|
|5     |    erode_hls_mul_32scud_U2          |erode_hls_mul_32scud         |    84|
|6     |      erode_hls_mul_32scud_MulnS_1_U |erode_hls_mul_32scud_MulnS_1 |    84|
|7     |  Block_arrayctor_loop_U0            |Block_arrayctor_loop         |    20|
|8     |  Loop_1_proc_U0                     |Loop_1_proc                  |   346|
|9     |  Loop_3_proc_U0                     |Loop_3_proc                  |   879|
|10    |    erode_hls_mul_31nhbi_U45         |erode_hls_mul_31nhbi         |    33|
|11    |      erode_hls_mul_31nhbi_MulnS_2_U |erode_hls_mul_31nhbi_MulnS_2 |    33|
|12    |  Loop_loop_height_pro_U0            |Loop_loop_height_pro         |   810|
|13    |    k_buf_0_val_3_U                  |Loop_loop_height_dEe         |    31|
|14    |      Loop_loop_height_dEe_ram_U     |Loop_loop_height_dEe_ram_17  |    31|
|15    |    k_buf_0_val_4_U                  |Loop_loop_height_dEe_14      |    28|
|16    |      Loop_loop_height_dEe_ram_U     |Loop_loop_height_dEe_ram_16  |    28|
|17    |    k_buf_0_val_5_U                  |Loop_loop_height_dEe_15      |    46|
|18    |      Loop_loop_height_dEe_ram_U     |Loop_loop_height_dEe_ram     |    46|
|19    |  col_packets_loc_c_U                |fifo_w31_d3_A                |    44|
|20    |    U_fifo_w31_d3_A_ram              |fifo_w31_d3_A_shiftReg       |    33|
|21    |  erode_hls_CONTROL_BUS_s_axi_U      |erode_hls_CONTROL_BUS_s_axi  |   475|
|22    |  g_img_0_data_stream_s_U            |fifo_w8_d1_A                 |    31|
|23    |    U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_13     |    24|
|24    |  g_img_1_data_stream_s_U            |fifo_w8_d1_A_0               |    31|
|25    |    U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg        |    24|
|26    |  p_neg393_i_cast_loc_c_U            |fifo_w11_d2_A                |    14|
|27    |    U_fifo_w11_d2_A_ram              |fifo_w11_d2_A_shiftReg_12    |     4|
|28    |  p_neg393_i_loc_c757_U              |fifo_w11_d1_A                |    42|
|29    |    U_fifo_w11_d1_A_ram              |fifo_w11_d1_A_shiftReg       |    33|
|30    |  p_neg393_i_loc_c_U                 |fifo_w11_d2_A_1              |    23|
|31    |    U_fifo_w11_d2_A_ram              |fifo_w11_d2_A_shiftReg_11    |    13|
|32    |  packets_loc_channel_U              |fifo_w32_d2_A                |    45|
|33    |    U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg       |    34|
|34    |  rows_cast727_loc_c_U               |fifo_w11_d2_A_2              |    29|
|35    |    U_fifo_w11_d2_A_ram              |fifo_w11_d2_A_shiftReg_10    |    14|
|36    |  switch_loc_c_U                     |fifo_w1_d2_A                 |    23|
|37    |    U_fifo_w1_d2_A_ram               |fifo_w1_d2_A_shiftReg        |     3|
|38    |  tmp_15_loc_c_U                     |fifo_w11_d2_A_3              |    23|
|39    |    U_fifo_w11_d2_A_ram              |fifo_w11_d2_A_shiftReg_9     |    13|
|40    |  tmp_16_cast_loc_c_U                |fifo_w11_d2_A_4              |    14|
|41    |    U_fifo_w11_d2_A_ram              |fifo_w11_d2_A_shiftReg_8     |     4|
|42    |  tmp_16_loc_c_U                     |fifo_w11_d2_A_5              |    23|
|43    |    U_fifo_w11_d2_A_ram              |fifo_w11_d2_A_shiftReg_7     |    13|
|44    |  tmp_loc_c_U                        |fifo_w11_d2_A_6              |    25|
|45    |    U_fifo_w11_d2_A_ram              |fifo_w11_d2_A_shiftReg       |    14|
+------+-------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1013.934 ; gain = 712.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 491 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 1013.934 ; gain = 339.676
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1013.934 ; gain = 712.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 109 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 314 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1013.934 ; gain = 724.887
INFO: [Common 17-1381] The checkpoint 'C:/Users/sdi_admin/CloudStation/HLS/erode/solution1/impl/verilog/project.runs/synth_1/erode_hls.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file erode_hls_utilization_synth.rpt -pb erode_hls_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1013.934 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 25 15:03:48 2018...
