// Seed: 2013564177
module module_0 (
    input  wand id_0,
    output tri0 id_1,
    output wand id_2
);
  assign id_2 = id_0;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    output tri id_2
    , id_34,
    output supply1 id_3,
    output tri0 id_4,
    output wor id_5,
    output tri1 id_6,
    input supply0 id_7,
    inout tri0 id_8,
    output tri0 id_9,
    output wand id_10,
    output uwire id_11,
    input supply1 id_12,
    output tri id_13,
    output supply1 id_14,
    output tri id_15,
    output supply0 id_16,
    output supply0 id_17,
    output tri0 id_18,
    output wand id_19,
    input wire id_20,
    output wire id_21,
    input tri0 id_22,
    output tri1 id_23,
    output uwire id_24,
    input tri0 id_25,
    input tri1 id_26,
    output tri id_27,
    output tri0 id_28,
    output supply1 id_29
    , id_35,
    input tri0 id_30,
    output supply0 id_31,
    output supply1 id_32
);
  assign id_13 = 1;
  module_0(
      id_25, id_27, id_2
  );
  wire id_36;
  assign id_23 = id_26;
  assign id_27 = id_8;
  initial id_8 = 1;
  wire id_37;
endmodule
