
---------- Begin Simulation Statistics ----------
final_tick                               153311534000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 237844                       # Simulator instruction rate (inst/s)
host_mem_usage                                 695740                       # Number of bytes of host memory used
host_op_rate                                   238311                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   420.44                       # Real time elapsed on the host
host_tick_rate                              364641664                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196366                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.153312                       # Number of seconds simulated
sim_ticks                                153311534000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.617093                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095591                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103646                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81391                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728291                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              707                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478416                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65365                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196366                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.533115                       # CPI: cycles per instruction
system.cpu.discardedOps                        190030                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42609176                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402787                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001181                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        21349315                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.652267                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        153311534                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531407     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693599     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950622     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196366                       # Class of committed instruction
system.cpu.tickCycles                       131962219                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        79078                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        191300                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          380                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       360130                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1395                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       722717                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1405                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 153311534000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32965                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48578                       # Transaction distribution
system.membus.trans_dist::CleanEvict            30489                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79268                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79268                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32965                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       303533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 303533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20583808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20583808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            112233                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  112233    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              112233                       # Request fanout histogram
system.membus.respLayer1.occupancy         1047252750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           579924000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 153311534000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            147718                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       373332                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            7                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           67170                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           214871                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          214871                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           420                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       147298                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1084459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1085306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        54656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     87926144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               87980800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           80381                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6217984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           442970                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004057                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063917                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 441183     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1777      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             442970                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2021761000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1810849995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 153311534000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               250334                       # number of demand (read+write) hits
system.l2.demand_hits::total                   250351                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data              250334                       # number of overall hits
system.l2.overall_hits::total                  250351                       # number of overall hits
system.l2.demand_misses::.cpu.inst                403                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             111835                       # number of demand (read+write) misses
system.l2.demand_misses::total                 112238                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               403                       # number of overall misses
system.l2.overall_misses::.cpu.data            111835                       # number of overall misses
system.l2.overall_misses::total                112238                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     42665000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12173813000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12216478000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     42665000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12173813000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12216478000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           362169                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               362589                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          362169                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              362589                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.959524                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.308792                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.309546                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.959524                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.308792                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.309546                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 105868.486352                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108855.125855                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108844.402074                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105868.486352                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108855.125855                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108844.402074                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48578                       # number of writebacks
system.l2.writebacks::total                     48578                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           403                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        111830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            112233                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          403                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       111830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           112233                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34605000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9936763000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9971368000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34605000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9936763000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9971368000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.959524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.308778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.309532                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.959524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.308778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.309532                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85868.486352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88855.968881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88845.241596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85868.486352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88855.968881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88845.241596                       # average overall mshr miss latency
system.l2.replacements                          80381                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       324754                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           324754                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       324754                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       324754                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            7                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                7                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            7                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            7                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           91                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            91                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            135603                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                135603                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79268                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79268                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8762047000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8762047000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        214871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            214871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.368910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.368910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110537.001060                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110537.001060                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79268                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79268                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7176687000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7176687000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.368910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.368910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90537.001060                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90537.001060                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          403                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              403                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     42665000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42665000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.959524                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.959524                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105868.486352                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105868.486352                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          403                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          403                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34605000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34605000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.959524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.959524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85868.486352                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85868.486352                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        114731                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            114731                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        32567                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32567                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3411766000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3411766000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       147298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        147298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.221096                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.221096                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104761.445635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104761.445635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32562                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32562                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2760076000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2760076000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.221062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.221062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84763.712303                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84763.712303                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 153311534000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27234.815877                       # Cycle average of tags in use
system.l2.tags.total_refs                      722241                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    113131                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.384112                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.534090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       169.080482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     27030.201305                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.824896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.831141                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32750                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32674                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999451                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    835468                       # Number of tag accesses
system.l2.tags.data_accesses                   835468                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 153311534000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14314240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14365824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6217984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6217984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          111830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              112233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48578                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48578                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            336465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          93367013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              93703478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       336465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           336465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       40557836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40557836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       40557836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           336465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         93367013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            134261314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     97150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    223598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016482991500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5861                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5861                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415678                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              91381                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      112233                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48578                       # Number of write requests accepted
system.mem_ctrls.readBursts                    224466                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    97156                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     62                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6090                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3636097250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1122020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7843672250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16203.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34953.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   188979                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   83145                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                224466                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                97156                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   97648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  106305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    416.527903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   265.399052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   388.328827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1412      2.86%      2.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26645     53.93%     56.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2560      5.18%     61.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2764      5.59%     67.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          760      1.54%     69.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1182      2.39%     71.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          811      1.64%     73.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          586      1.19%     74.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12683     25.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49403                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5861                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.280157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.144975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    151.485770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5848     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            9      0.15%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5861                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.571063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.543093                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4210     71.83%     71.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              160      2.73%     74.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1424     24.30%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.10%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               35      0.60%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.36%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5861                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14361856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6215872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14365824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6217984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        93.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        40.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     93.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  153303045000                       # Total gap between requests
system.mem_ctrls.avgGap                     953311.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14310272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6215872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 336465.226419298619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 93341131.137595951557                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 40544059.783525481820                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       223660                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        97156                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25800000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7817872250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3479649418500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32009.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34954.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35815074.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            177257640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             94214670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           801058020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          253404900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12102261600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21327465990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      40911658080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        75667320900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        493.552696                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 106121406000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5119400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42070728000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            175479780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             93269715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           801186540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          253577160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12102261600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21089327400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      41112195840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        75627298035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        493.291640                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 106643316500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5119400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  41548817500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    153311534000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 153311534000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050291                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050291                       # number of overall hits
system.cpu.icache.overall_hits::total         8050291                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          420                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            420                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          420                       # number of overall misses
system.cpu.icache.overall_misses::total           420                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45158000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45158000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45158000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45158000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8050711                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8050711                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8050711                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8050711                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 107519.047619                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 107519.047619                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 107519.047619                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 107519.047619                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.icache.writebacks::total                 7                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          420                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          420                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44318000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44318000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 105519.047619                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105519.047619                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 105519.047619                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105519.047619                       # average overall mshr miss latency
system.cpu.icache.replacements                      7                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050291                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          420                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           420                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45158000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45158000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8050711                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8050711                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 107519.047619                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 107519.047619                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44318000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44318000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105519.047619                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105519.047619                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 153311534000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           353.199783                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8050711                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               420                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19168.359524                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   353.199783                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.172461                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.172461                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.201660                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8051131                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8051131                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 153311534000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 153311534000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 153311534000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51680182                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51680182                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51680788                       # number of overall hits
system.cpu.dcache.overall_hits::total        51680788                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       391243                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         391243                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       399056                       # number of overall misses
system.cpu.dcache.overall_misses::total        399056                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  21881999000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21881999000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  21881999000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21881999000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52071425                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52071425                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52079844                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52079844                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007514                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007514                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007662                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007662                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55929.432603                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55929.432603                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54834.406700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54834.406700                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       324754                       # number of writebacks
system.cpu.dcache.writebacks::total            324754                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        33024                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        33024                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        33024                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        33024                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       358219                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       358219                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       362169                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       362169                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18154107000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18154107000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18634199000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18634199000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006879                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006879                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006954                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006954                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50678.794257                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50678.794257                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51451.667592                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51451.667592                       # average overall mshr miss latency
system.cpu.dcache.replacements                 360121                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40974470                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40974470                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       146865                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        146865                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6368748000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6368748000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41121335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41121335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003572                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003572                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43364.640997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43364.640997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3429                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3429                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       143436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       143436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5857052000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5857052000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003488                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003488                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40833.905017                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40833.905017                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10705712                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10705712                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       244378                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       244378                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15513251000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15513251000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950090                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950090                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022317                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022317                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63480.554714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63480.554714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29595                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29595                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12297055000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12297055000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57253.390631                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57253.390631                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          606                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           606                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7813                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7813                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928020                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928020                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3950                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3950                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    480092000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    480092000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469177                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469177                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 121542.278481                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 121542.278481                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 153311534000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2020.256288                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52043033                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            362169                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            143.698199                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2020.256288                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986453                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986453                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          349                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          314                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52442089                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52442089                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 153311534000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 153311534000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
