{
   "ExpandedHierarchyInLayout":"",
   "PinnedPorts":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port iic_rtl_0 -pg 1 -lvl 9 -x 3620 -y 450 -defaultsOSRD
preplace port DDR3_0 -pg 1 -lvl 9 -x 3620 -y 1070 -defaultsOSRD
preplace port TMDS_0 -pg 1 -lvl 9 -x 3620 -y 680 -defaultsOSRD
preplace port TMDS_1 -pg 1 -lvl 0 -x -70 -y 400 -defaultsOSRD
preplace port UART_0 -pg 1 -lvl 9 -x 3620 -y 1420 -defaultsOSRD
preplace port iic_rtl_1 -pg 1 -lvl 9 -x 3620 -y 1270 -defaultsOSRD
preplace port pcie_7x_mgt_rtl_0 -pg 1 -lvl 9 -x 3620 -y 2070 -defaultsOSRD
preplace port diff_clock_rtl_0 -pg 1 -lvl 0 -x -70 -y 2040 -defaultsOSRD
preplace port clk_in_p -pg 1 -lvl 0 -x -70 -y 1130 -defaultsOSRD
preplace port cmos_xclk_o_0 -pg 1 -lvl 9 -x 3620 -y 1830 -defaultsOSRD
preplace port reset_rtl_0 -pg 1 -lvl 0 -x -70 -y 2110 -defaultsOSRD
preplace port user_lnk_up -pg 1 -lvl 9 -x 3620 -y 2090 -defaultsOSRD
preplace port msi_enable -pg 1 -lvl 9 -x 3620 -y 2320 -defaultsOSRD
preplace port init_ddr -pg 1 -lvl 9 -x 3620 -y 1150 -defaultsOSRD
preplace portBus cmos_reset_0 -pg 1 -lvl 9 -x 3620 -y 2010 -defaultsOSRD
preplace portBus cmos_pwdn_0 -pg 1 -lvl 9 -x 3620 -y 2380 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 4 -x 1400 -y 770 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -x 370 -y 1210 -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 8 -x 3390 -y 680 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 7 -x 2920 -y 570 -defaultsOSRD
preplace inst v_vid_in_axi4s_0 -pg 1 -lvl 4 -x 1400 -y 220 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 6 -x 2425 -y 790 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 3 -x 880 -y 1190 -defaultsOSRD
preplace inst rst_mig_7series_0_200M -pg 1 -lvl 6 -x 2425 -y 1300 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 6 -x 2425 -y 990 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x 50 -y 1130 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 2 -x 370 -y 1060 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -x 880 -y 940 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 4 -x 1400 -y 1500 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 8 -x 3390 -y 1110 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 7 -x 2920 -y 1390 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 4 -x 1400 -y 1230 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 3 -x 880 -y 1290 -defaultsOSRD
preplace inst dvi2rgb_0 -pg 1 -lvl 8 -x 3390 -y 430 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 8 -x 3390 -y 1430 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 8 -x 3390 -y 2010 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 8 -x 3390 -y 2380 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 8 -x 3390 -y 1290 -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 4 -x 1400 -y 2120 -defaultsOSRD
preplace inst util_ds_buf -pg 1 -lvl 3 -x 880 -y 2040 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 7 -x 2920 -y 1100 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 6 -x 2425 -y 1820 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 7 -x 2920 -y 1890 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 6 -x 2425 -y 2200 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -x 2425 -y 1530 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 5 -x 1830 -y 1450 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M_1 -pg 1 -lvl 2 -x 370 -y 910 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 5 -x 1830 -y 930 -defaultsOSRD
preplace inst axi_bram_ctrl_2_bram -pg 1 -lvl 6 -x 2425 -y 1160 -defaultsOSRD
preplace inst Nyuzi_0 -pg 1 -lvl 5 -x 1830 -y 1300 -defaultsOSRD
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 1 590 970n
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 2 580J 840 1150
preplace netloc mdm_1_debug_sys_rst 1 1 2 180 800 540
preplace netloc clk_in1_0_1 1 0 3 -50 790 NJ 790 570J
preplace netloc v_axi4s_vid_out_0_vid_data 1 7 1 3150 510n
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 7 1 3130 530n
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 7 1 3110 550n
preplace netloc dvi2rgb_0_vid_pData 1 3 6 1130 20 NJ 20 N 20 NJ 20 NJ 20 3550
preplace netloc dvi2rgb_0_vid_pVSync 1 3 6 1170 50 NJ 50 N 50 NJ 50 NJ 50 3530
preplace netloc dvi2rgb_0_PixelClk 1 4 4 1560 840 2000 670 2680 740 3140
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 5 3 2110 680 2650J 730 3070
preplace netloc dvi2rgb_0_vid_pHSync 1 3 6 1140 30 NJ 30 N 30 NJ 30 NJ 30 3540
preplace netloc dvi2rgb_0_vid_pVDE 1 3 6 1200 40 NJ 40 N 40 NJ 40 NJ 40 3570
preplace netloc util_vector_logic_0_Res 1 3 4 1130 670 NJ 670 1990 650 N
preplace netloc dvi2rgb_0_aPixelClkLckd 1 3 6 1200 390 NJ 390 1980 380 NJ 380 3150J 290 3520
preplace netloc v_axi4s_vid_out_0_vid_active_video 1 7 1 3140 490n
preplace netloc v_axi4s_vid_out_0_locked 1 7 1 3100 590n
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 6 540J 1360 1190 1130 1640 1060 2050 700 2620 1330 3150
preplace netloc clk_wiz_1_locked 1 1 7 150 780 600 780 1120 660 N 660 2010 630 2620 390 3150
preplace netloc clk_wiz_1_clk_out1 1 1 7 170 810 590 850 1170 1040 1620 1040 2030 660 2670 870 3100
preplace netloc clk_wiz_1_clk_out2 1 1 7 140J 650 NJ 650 NJ 650 NJ 650 1980 410 NJ 410 3140
preplace netloc mig_7series_0_ui_clk 1 4 5 1650 1140 2050 1420 2630 860 NJ 860 3520
preplace netloc mig_7series_0_mmcm_locked 1 5 4 2080 270 NJ 270 NJ 270 3580
preplace netloc mig_7series_0_ui_clk_sync_rst 1 5 4 2100 280 NJ 280 NJ 280 3560
preplace netloc rst_mig_7series_0_200M_peripheral_aresetn 1 4 4 1660 1180 2030 1440 2680 1470 3130J
preplace netloc xlconstant_0_dout 1 7 1 3110J 1100n
preplace netloc dvi2rgb_0_PixelClk1 1 3 6 1120 10 NJ 10 N 10 NJ 10 NJ 10 3590
preplace netloc clk_wiz_0_clk_out2 1 4 4 1550J 830 2020 690 2630J 750 N
preplace netloc util_ds_buf_0_BUFG_O 1 3 1 1180J 1230n
preplace netloc xlconstant_1_dout 1 8 1 NJ 2010
preplace netloc xlconstant_2_dout 1 8 1 NJ 2380
preplace netloc reset_rtl_0_1 1 0 4 NJ 2110 NJ 2110 NJ 2110 1160J
preplace netloc util_ds_buf_IBUF_OUT 1 3 1 1160J 2030n
preplace netloc xdma_0_user_lnk_up 1 4 5 1580J 2110 2080 2080 NJ 2080 NJ 2080 3520J
preplace netloc xdma_0_msi_enable 1 4 5 1650J 2100 2060 2070 NJ 2070 NJ 2070 3550J
preplace netloc mig_7series_0_init_calib_complete 1 8 1 NJ 1150
preplace netloc xdma_0_axi_aclk 1 4 3 N 2120 2100 1700 2690
preplace netloc xdma_0_axi_aresetn 1 4 3 N 2140 2020 1690 2700
preplace netloc clk_wiz_1_clk_out5 1 1 6 160 1350 NJ 1350 1150J 1150 1600 1190 2040J 1410 2660
preplace netloc rst_clk_wiz_1_100M_1_peripheral_aresetn 1 2 5 560 1130 1140J 1140 1610 1200 2020J 1430 2670
preplace netloc axi_interconnect_2_M00_AXI 1 6 1 2710 1870n
preplace netloc xdma_0_M_AXI 1 4 2 1600 1760 N
preplace netloc mig_7series_0_DDR3 1 8 1 NJ 1070
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 5 1 1980 1450n
preplace netloc microblaze_0_axi_periph_M00_AXI 1 4 4 1580J 1210 2000 1450 NJ 1450 3120
preplace netloc microblaze_0_axi_periph_M01_AXI 1 4 4 1590J 1220 1990 1460 NJ 1460 3140
preplace netloc microblaze_0_M_AXI_DP 1 3 1 1160 960n
preplace netloc axi_interconnect_1_M00_AXI 1 6 1 2650 970n
preplace netloc microblaze_0_ilmb_1 1 3 1 1160 760n
preplace netloc xdma_0_pcie_mgt 1 4 5 NJ 2080 1990 1970 NJ 1970 3110J 1950 3580J
preplace netloc v_vid_in_axi4s_0_video_out 1 4 2 N 180 2070
preplace netloc axi_interconnect_0_M00_AXI 1 7 1 3140 1080n
preplace netloc axi_vdma_0_M_AXI_S2MM 1 6 1 N 950
preplace netloc xdma_0_M_AXI_LITE 1 4 2 1610 2090 2040
preplace netloc axi_uartlite_0_UART 1 8 1 NJ 1420
preplace netloc microblaze_0_debug 1 2 1 550 930n
preplace netloc microblaze_0_axi_periph_M02_AXI 1 4 2 1570 850 2060
preplace netloc dvi2rgb_0_DDC 1 8 1 NJ 450
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 3 2090 360 N 360 3090J
preplace netloc axi_vdma_0_M_AXI_MM2S 1 6 1 N 930
preplace netloc rgb2dvi_0_TMDS 1 8 1 NJ 680
preplace netloc microblaze_0_dlmb_1 1 3 1 1140 740n
preplace netloc v_tc_0_vtiming_out 1 6 1 2610 510n
preplace netloc diff_clock_rtl_0_1 1 0 3 NJ 2040 NJ 2040 NJ
preplace netloc TMDS_1_1 1 0 8 NJ 400 NJ 400 NJ 400 NJ 400 NJ 400 N 400 NJ 400 NJ
preplace netloc microblaze_0_axi_periph_M03_AXI 1 4 1 1630 1430n
preplace netloc axi_iic_0_IIC 1 8 1 NJ 1270
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 6 1 2600 490n
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 5 1 2060J 930n
preplace netloc axi_interconnect_0_M01_AXI 1 4 4 1660 370 NJ 370 NJ 370 3080
preplace netloc Nyuzi_0_AXI_LITE 1 3 3 1200 680 NJ 680 1980
preplace netloc Nyuzi_0_M00_AXI 1 5 2 2010 1400 2640J
levelinfo -pg 1 -70 50 370 880 1400 1830 2425 2920 3390 3620
pagesize -pg 1 -db -bbox -sgen -220 0 3790 3030
"
}
{
   "da_axi4_cnt":"24",
   "da_board_cnt":"27",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"67",
   "da_mb_cnt":"4",
   "da_xdma_cnt":"1"
}
