{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603223000343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603223000351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 20 15:43:20 2020 " "Processing started: Tue Oct 20 15:43:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603223000351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603223000351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment3 -c experiment3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment3 -c experiment3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603223000352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603223000830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab5-group03-tuesday/experiment3/rtl/convert_hex_to_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab5-group03-tuesday/experiment3/rtl/convert_hex_to_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "../rtl/convert_hex_to_seven_segment.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/experiment3/rtl/convert_hex_to_seven_segment.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603223009246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603223009246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab5-group03-tuesday/experiment3/rtl/experiment3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab5-group03-tuesday/experiment3/rtl/experiment3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 experiment3 " "Found entity 1: experiment3" {  } { { "../rtl/experiment3.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/experiment3/rtl/experiment3.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603223009250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603223009250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab5-group03-tuesday/experiment3/rtl/dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab5-group03-tuesday/experiment3/rtl/dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM " "Found entity 1: dual_port_RAM" {  } { { "../rtl/dual_port_RAM.v" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/experiment3/rtl/dual_port_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603223009253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603223009253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab5-group03-tuesday/experiment3/rtl/uart_clock_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab5-group03-tuesday/experiment3/rtl/uart_clock_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Clock_PLL " "Found entity 1: UART_Clock_PLL" {  } { { "../rtl/UART_Clock_PLL.v" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/experiment3/rtl/UART_Clock_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603223009256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603223009256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab5-group03-tuesday/experiment3/rtl/uart_transmit_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab5-group03-tuesday/experiment3/rtl/uart_transmit_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_transmit_controller " "Found entity 1: UART_transmit_controller" {  } { { "../rtl/UART_transmit_controller.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/experiment3/rtl/UART_transmit_controller.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603223009260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603223009260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab5-group03-tuesday/experiment3/rtl/uart_receive_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab5-group03-tuesday/experiment3/rtl/uart_receive_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_receive_controller " "Found entity 1: UART_receive_controller" {  } { { "../rtl/UART_receive_controller.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/experiment3/rtl/UART_receive_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603223009263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603223009263 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "datacount UART_transmit_controller.sv(67) " "Verilog HDL error at UART_transmit_controller.sv(67): object \"datacount\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/UART_transmit_controller.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/experiment3/rtl/UART_transmit_controller.sv" 67 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1603223009265 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603223009345 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 20 15:43:29 2020 " "Processing ended: Tue Oct 20 15:43:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603223009345 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603223009345 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603223009345 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603223009345 ""}
