{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 16:10:40 2017 " "Info: Processing started: Fri Nov 03 16:10:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off final_1 -c final_1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off final_1 -c final_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "test_control:inst3\|btn7_re " "Warning: Node \"test_control:inst3\|btn7_re\" is a latch" {  } { { "//VBOXSVR/ShareFile/final_1/test_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/test_control.vhd" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "blocker2:inst2\|lock_flag " "Warning: Node \"blocker2:inst2\|lock_flag\" is a latch" {  } { { "//VBOXSVR/ShareFile/final_1/blocker2.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/blocker2.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix_control:inst1\|lock_signal " "Warning: Node \"matrix_control:inst1\|lock_signal\" is a latch" {  } { { "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "blocker:inst8\|lock " "Warning: Node \"blocker:inst8\|lock\" is a latch" {  } { { "//VBOXSVR/ShareFile/final_1/blocker.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/blocker.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "blocker:inst7\|lock " "Warning: Node \"blocker:inst7\|lock\" is a latch" {  } { { "//VBOXSVR/ShareFile/final_1/blocker.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/blocker.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "blocker:inst4\|lock " "Warning: Node \"blocker:inst4\|lock\" is a latch" {  } { { "//VBOXSVR/ShareFile/final_1/blocker.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/blocker.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "blocker:inst6\|lock " "Warning: Node \"blocker:inst6\|lock\" is a latch" {  } { { "//VBOXSVR/ShareFile/final_1/blocker.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/blocker.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "blocker:inst5\|lock " "Warning: Node \"blocker:inst5\|lock\" is a latch" {  } { { "//VBOXSVR/ShareFile/final_1/blocker.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/blocker.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "beep:inst11\|key_tmp\[9\] " "Warning: Node \"beep:inst11\|key_tmp\[9\]\" is a latch" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "beep:inst11\|key_tmp\[8\] " "Warning: Node \"beep:inst11\|key_tmp\[8\]\" is a latch" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "beep:inst11\|key_tmp\[7\] " "Warning: Node \"beep:inst11\|key_tmp\[7\]\" is a latch" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "beep:inst11\|key_tmp\[6\] " "Warning: Node \"beep:inst11\|key_tmp\[6\]\" is a latch" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "beep:inst11\|key_tmp\[5\] " "Warning: Node \"beep:inst11\|key_tmp\[5\]\" is a latch" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "beep:inst11\|key_tmp\[4\] " "Warning: Node \"beep:inst11\|key_tmp\[4\]\" is a latch" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "beep:inst11\|key_tmp\[3\] " "Warning: Node \"beep:inst11\|key_tmp\[3\]\" is a latch" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "beep:inst11\|key_tmp\[2\] " "Warning: Node \"beep:inst11\|key_tmp\[2\]\" is a latch" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "beep:inst11\|key_tmp\[1\] " "Warning: Node \"beep:inst11\|key_tmp\[1\]\" is a latch" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "beep:inst11\|key_tmp\[0\] " "Warning: Node \"beep:inst11\|key_tmp\[0\]\" is a latch" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_18 " "Info: Assuming node \"clock_18\" is an undefined clock" {  } { { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { 144 -96 72 160 "clock_18" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_18" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset_sw7_125 " "Info: Assuming node \"reset_sw7_125\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { 160 -96 72 176 "reset_sw7_125" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "10 " "Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "frequency_devider:inst13\|clk02 " "Info: Detected ripple clock \"frequency_devider:inst13\|clk02\" as buffer" {  } { { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 173 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "frequency_devider:inst13\|clk02" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "frequency_devider:inst13\|clk01 " "Info: Detected ripple clock \"frequency_devider:inst13\|clk01\" as buffer" {  } { { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 157 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "frequency_devider:inst13\|clk01" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "frequency_devider:inst13\|clk008 " "Info: Detected ripple clock \"frequency_devider:inst13\|clk008\" as buffer" {  } { { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 141 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "frequency_devider:inst13\|clk008" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sequence_generator:inst26\|seq\[8\] " "Info: Detected ripple clock \"sequence_generator:inst26\|seq\[8\]\" as buffer" {  } { { "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sequence_generator:inst26\|seq\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "frequency_devider:inst13\|clk03 " "Info: Detected ripple clock \"frequency_devider:inst13\|clk03\" as buffer" {  } { { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 205 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "frequency_devider:inst13\|clk03" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "frequency_devider:inst13\|clk0000002 " "Info: Detected ripple clock \"frequency_devider:inst13\|clk0000002\" as buffer" {  } { { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 92 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "frequency_devider:inst13\|clk0000002" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "frequency_devider:inst13\|clk005 " "Info: Detected ripple clock \"frequency_devider:inst13\|clk005\" as buffer" {  } { { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 125 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "frequency_devider:inst13\|clk005" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "beep:inst11\|st2 " "Info: Detected ripple clock \"beep:inst11\|st2\" as buffer" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 45 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "beep:inst11\|st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "frequency_devider:inst13\|clk00005 " "Info: Detected ripple clock \"frequency_devider:inst13\|clk00005\" as buffer" {  } { { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 111 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "frequency_devider:inst13\|clk00005" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "frequency_devider:inst13\|clk025 " "Info: Detected ripple clock \"frequency_devider:inst13\|clk025\" as buffer" {  } { { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 189 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "frequency_devider:inst13\|clk025" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_18 register test_control:inst3\|enable register matrix_display:inst9\|col\[1\] 59.11 MHz 16.917 ns Internal " "Info: Clock \"clock_18\" has Internal fmax of 59.11 MHz between source register \"test_control:inst3\|enable\" and destination register \"matrix_display:inst9\|col\[1\]\" (period= 16.917 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.204 ns + Longest register register " "Info: + Longest register to register delay is 12.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_control:inst3\|enable 1 REG LC_X5_Y7_N8 56 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y7_N8; Fanout = 56; REG Node = 'test_control:inst3\|enable'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_control:inst3|enable } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/test_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/test_control.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.982 ns) + CELL(0.200 ns) 2.182 ns matrix_control:inst1\|content\[2\]~11 2 COMB LC_X9_Y7_N7 4 " "Info: 2: + IC(1.982 ns) + CELL(0.200 ns) = 2.182 ns; Loc. = LC_X9_Y7_N7; Fanout = 4; COMB Node = 'matrix_control:inst1\|content\[2\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { test_control:inst3|enable matrix_control:inst1|content[2]~11 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.735 ns) + CELL(0.747 ns) 4.664 ns matrix_display:inst9\|Add1~13 3 COMB LC_X5_Y7_N3 2 " "Info: 3: + IC(1.735 ns) + CELL(0.747 ns) = 4.664 ns; Loc. = LC_X5_Y7_N3; Fanout = 2; COMB Node = 'matrix_display:inst9\|Add1~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { matrix_control:inst1|content[2]~11 matrix_display:inst9|Add1~13 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 4.925 ns matrix_display:inst9\|Add1~7 4 COMB LC_X5_Y7_N4 3 " "Info: 4: + IC(0.000 ns) + CELL(0.261 ns) = 4.925 ns; Loc. = LC_X5_Y7_N4; Fanout = 3; COMB Node = 'matrix_display:inst9\|Add1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { matrix_display:inst9|Add1~13 matrix_display:inst9|Add1~7 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 5.900 ns matrix_display:inst9\|Add1~4 5 COMB LC_X5_Y7_N7 22 " "Info: 5: + IC(0.000 ns) + CELL(0.975 ns) = 5.900 ns; Loc. = LC_X5_Y7_N7; Fanout = 22; COMB Node = 'matrix_display:inst9\|Add1~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { matrix_display:inst9|Add1~7 matrix_display:inst9|Add1~4 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.694 ns) + CELL(0.511 ns) 9.105 ns matrix_display:inst9\|Mux6~1 6 COMB LC_X4_Y6_N7 1 " "Info: 6: + IC(2.694 ns) + CELL(0.511 ns) = 9.105 ns; Loc. = LC_X4_Y6_N7; Fanout = 1; COMB Node = 'matrix_display:inst9\|Mux6~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.205 ns" { matrix_display:inst9|Add1~4 matrix_display:inst9|Mux6~1 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.511 ns) 10.377 ns matrix_display:inst9\|Mux6~3 7 COMB LC_X4_Y6_N0 1 " "Info: 7: + IC(0.761 ns) + CELL(0.511 ns) = 10.377 ns; Loc. = LC_X4_Y6_N0; Fanout = 1; COMB Node = 'matrix_display:inst9\|Mux6~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { matrix_display:inst9|Mux6~1 matrix_display:inst9|Mux6~3 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 10.882 ns matrix_display:inst9\|Mux6~5 8 COMB LC_X4_Y6_N1 1 " "Info: 8: + IC(0.305 ns) + CELL(0.200 ns) = 10.882 ns; Loc. = LC_X4_Y6_N1; Fanout = 1; COMB Node = 'matrix_display:inst9\|Mux6~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { matrix_display:inst9|Mux6~3 matrix_display:inst9|Mux6~5 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.591 ns) 12.204 ns matrix_display:inst9\|col\[1\] 9 REG LC_X4_Y6_N4 1 " "Info: 9: + IC(0.731 ns) + CELL(0.591 ns) = 12.204 ns; Loc. = LC_X4_Y6_N4; Fanout = 1; REG Node = 'matrix_display:inst9\|col\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { matrix_display:inst9|Mux6~5 matrix_display:inst9|col[1] } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.996 ns ( 32.74 % ) " "Info: Total cell delay = 3.996 ns ( 32.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.208 ns ( 67.26 % ) " "Info: Total interconnect delay = 8.208 ns ( 67.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.204 ns" { test_control:inst3|enable matrix_control:inst1|content[2]~11 matrix_display:inst9|Add1~13 matrix_display:inst9|Add1~7 matrix_display:inst9|Add1~4 matrix_display:inst9|Mux6~1 matrix_display:inst9|Mux6~3 matrix_display:inst9|Mux6~5 matrix_display:inst9|col[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.204 ns" { test_control:inst3|enable {} matrix_control:inst1|content[2]~11 {} matrix_display:inst9|Add1~13 {} matrix_display:inst9|Add1~7 {} matrix_display:inst9|Add1~4 {} matrix_display:inst9|Mux6~1 {} matrix_display:inst9|Mux6~3 {} matrix_display:inst9|Mux6~5 {} matrix_display:inst9|col[1] {} } { 0.000ns 1.982ns 1.735ns 0.000ns 0.000ns 2.694ns 0.761ns 0.305ns 0.731ns } { 0.000ns 0.200ns 0.747ns 0.261ns 0.975ns 0.511ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.004 ns - Smallest " "Info: - Smallest clock skew is -4.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_18 destination 8.149 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_18\" to destination register is 8.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clock_18 1 CLK PIN_18 31 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 31; CLK Node = 'clock_18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_18 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { 144 -96 72 160 "clock_18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_devider:inst13\|clk00005 2 REG LC_X12_Y3_N0 77 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N0; Fanout = 77; REG Node = 'frequency_devider:inst13\|clk00005'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clock_18 frequency_devider:inst13|clk00005 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.036 ns) + CELL(0.918 ns) 8.149 ns matrix_display:inst9\|col\[1\] 3 REG LC_X4_Y6_N4 1 " "Info: 3: + IC(3.036 ns) + CELL(0.918 ns) = 8.149 ns; Loc. = LC_X4_Y6_N4; Fanout = 1; REG Node = 'matrix_display:inst9\|col\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.954 ns" { frequency_devider:inst13|clk00005 matrix_display:inst9|col[1] } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.42 % ) " "Info: Total cell delay = 3.375 ns ( 41.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.774 ns ( 58.58 % ) " "Info: Total interconnect delay = 4.774 ns ( 58.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.149 ns" { clock_18 frequency_devider:inst13|clk00005 matrix_display:inst9|col[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.149 ns" { clock_18 {} clock_18~combout {} frequency_devider:inst13|clk00005 {} matrix_display:inst9|col[1] {} } { 0.000ns 0.000ns 1.738ns 3.036ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_18 source 12.153 ns - Longest register " "Info: - Longest clock path from clock \"clock_18\" to source register is 12.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clock_18 1 CLK PIN_18 31 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 31; CLK Node = 'clock_18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_18 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { 144 -96 72 160 "clock_18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_devider:inst13\|clk00005 2 REG LC_X12_Y3_N0 77 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N0; Fanout = 77; REG Node = 'frequency_devider:inst13\|clk00005'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clock_18 frequency_devider:inst13|clk00005 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.036 ns) + CELL(1.294 ns) 8.525 ns frequency_devider:inst13\|clk025 3 REG LC_X8_Y10_N3 12 " "Info: 3: + IC(3.036 ns) + CELL(1.294 ns) = 8.525 ns; Loc. = LC_X8_Y10_N3; Fanout = 12; REG Node = 'frequency_devider:inst13\|clk025'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { frequency_devider:inst13|clk00005 frequency_devider:inst13|clk025 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.710 ns) + CELL(0.918 ns) 12.153 ns test_control:inst3\|enable 4 REG LC_X5_Y7_N8 56 " "Info: 4: + IC(2.710 ns) + CELL(0.918 ns) = 12.153 ns; Loc. = LC_X5_Y7_N8; Fanout = 56; REG Node = 'test_control:inst3\|enable'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.628 ns" { frequency_devider:inst13|clk025 test_control:inst3|enable } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/test_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/test_control.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 38.42 % ) " "Info: Total cell delay = 4.669 ns ( 38.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.484 ns ( 61.58 % ) " "Info: Total interconnect delay = 7.484 ns ( 61.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.153 ns" { clock_18 frequency_devider:inst13|clk00005 frequency_devider:inst13|clk025 test_control:inst3|enable } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.153 ns" { clock_18 {} clock_18~combout {} frequency_devider:inst13|clk00005 {} frequency_devider:inst13|clk025 {} test_control:inst3|enable {} } { 0.000ns 0.000ns 1.738ns 3.036ns 2.710ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.149 ns" { clock_18 frequency_devider:inst13|clk00005 matrix_display:inst9|col[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.149 ns" { clock_18 {} clock_18~combout {} frequency_devider:inst13|clk00005 {} matrix_display:inst9|col[1] {} } { 0.000ns 0.000ns 1.738ns 3.036ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.153 ns" { clock_18 frequency_devider:inst13|clk00005 frequency_devider:inst13|clk025 test_control:inst3|enable } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.153 ns" { clock_18 {} clock_18~combout {} frequency_devider:inst13|clk00005 {} frequency_devider:inst13|clk025 {} test_control:inst3|enable {} } { 0.000ns 0.000ns 1.738ns 3.036ns 2.710ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "//VBOXSVR/ShareFile/final_1/test_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/test_control.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_display.vhd" 107 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.204 ns" { test_control:inst3|enable matrix_control:inst1|content[2]~11 matrix_display:inst9|Add1~13 matrix_display:inst9|Add1~7 matrix_display:inst9|Add1~4 matrix_display:inst9|Mux6~1 matrix_display:inst9|Mux6~3 matrix_display:inst9|Mux6~5 matrix_display:inst9|col[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.204 ns" { test_control:inst3|enable {} matrix_control:inst1|content[2]~11 {} matrix_display:inst9|Add1~13 {} matrix_display:inst9|Add1~7 {} matrix_display:inst9|Add1~4 {} matrix_display:inst9|Mux6~1 {} matrix_display:inst9|Mux6~3 {} matrix_display:inst9|Mux6~5 {} matrix_display:inst9|col[1] {} } { 0.000ns 1.982ns 1.735ns 0.000ns 0.000ns 2.694ns 0.761ns 0.305ns 0.731ns } { 0.000ns 0.200ns 0.747ns 0.261ns 0.975ns 0.511ns 0.511ns 0.200ns 0.591ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.149 ns" { clock_18 frequency_devider:inst13|clk00005 matrix_display:inst9|col[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.149 ns" { clock_18 {} clock_18~combout {} frequency_devider:inst13|clk00005 {} matrix_display:inst9|col[1] {} } { 0.000ns 0.000ns 1.738ns 3.036ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.153 ns" { clock_18 frequency_devider:inst13|clk00005 frequency_devider:inst13|clk025 test_control:inst3|enable } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.153 ns" { clock_18 {} clock_18~combout {} frequency_devider:inst13|clk00005 {} frequency_devider:inst13|clk025 {} test_control:inst3|enable {} } { 0.000ns 0.000ns 1.738ns 3.036ns 2.710ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock_18 19 " "Warning: Circuit may not operate. Detected 19 non-operational path(s) clocked by clock \"clock_18\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "sequence_generator:inst26\|disp_re\[2\] disp_control:inst21\|count\[2\] clock_18 4.459 ns " "Info: Found hold time violation between source  pin or register \"sequence_generator:inst26\|disp_re\[2\]\" and destination pin or register \"disp_control:inst21\|count\[2\]\" for clock \"clock_18\" (Hold time is 4.459 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.070 ns + Largest " "Info: + Largest clock skew is 8.070 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_18 destination 15.047 ns + Longest register " "Info: + Longest clock path from clock \"clock_18\" to destination register is 15.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clock_18 1 CLK PIN_18 31 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 31; CLK Node = 'clock_18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_18 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { 144 -96 72 160 "clock_18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_devider:inst13\|clk00005 2 REG LC_X12_Y3_N0 77 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N0; Fanout = 77; REG Node = 'frequency_devider:inst13\|clk00005'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clock_18 frequency_devider:inst13|clk00005 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.036 ns) + CELL(1.294 ns) 8.525 ns frequency_devider:inst13\|clk03 3 REG LC_X16_Y10_N0 22 " "Info: 3: + IC(3.036 ns) + CELL(1.294 ns) = 8.525 ns; Loc. = LC_X16_Y10_N0; Fanout = 22; REG Node = 'frequency_devider:inst13\|clk03'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { frequency_devider:inst13|clk00005 frequency_devider:inst13|clk03 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.604 ns) + CELL(0.918 ns) 15.047 ns disp_control:inst21\|count\[2\] 4 REG LC_X10_Y5_N8 7 " "Info: 4: + IC(5.604 ns) + CELL(0.918 ns) = 15.047 ns; Loc. = LC_X10_Y5_N8; Fanout = 7; REG Node = 'disp_control:inst21\|count\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.522 ns" { frequency_devider:inst13|clk03 disp_control:inst21|count[2] } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/disp_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/disp_control.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 31.03 % ) " "Info: Total cell delay = 4.669 ns ( 31.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.378 ns ( 68.97 % ) " "Info: Total interconnect delay = 10.378 ns ( 68.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.047 ns" { clock_18 frequency_devider:inst13|clk00005 frequency_devider:inst13|clk03 disp_control:inst21|count[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.047 ns" { clock_18 {} clock_18~combout {} frequency_devider:inst13|clk00005 {} frequency_devider:inst13|clk03 {} disp_control:inst21|count[2] {} } { 0.000ns 0.000ns 1.738ns 3.036ns 5.604ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_18 source 6.977 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_18\" to source register is 6.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clock_18 1 CLK PIN_18 31 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 31; CLK Node = 'clock_18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_18 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { 144 -96 72 160 "clock_18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns sequence_generator:inst26\|seq\[8\] 2 REG LC_X10_Y7_N2 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y7_N2; Fanout = 5; REG Node = 'sequence_generator:inst26\|seq\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clock_18 sequence_generator:inst26|seq[8] } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.918 ns) 6.977 ns sequence_generator:inst26\|disp_re\[2\] 3 REG LC_X7_Y7_N1 8 " "Info: 3: + IC(1.864 ns) + CELL(0.918 ns) = 6.977 ns; Loc. = LC_X7_Y7_N1; Fanout = 8; REG Node = 'sequence_generator:inst26\|disp_re\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { sequence_generator:inst26|seq[8] sequence_generator:inst26|disp_re[2] } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 48.37 % ) " "Info: Total cell delay = 3.375 ns ( 48.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.602 ns ( 51.63 % ) " "Info: Total interconnect delay = 3.602 ns ( 51.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.977 ns" { clock_18 sequence_generator:inst26|seq[8] sequence_generator:inst26|disp_re[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.977 ns" { clock_18 {} clock_18~combout {} sequence_generator:inst26|seq[8] {} sequence_generator:inst26|disp_re[2] {} } { 0.000ns 0.000ns 1.738ns 1.864ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.047 ns" { clock_18 frequency_devider:inst13|clk00005 frequency_devider:inst13|clk03 disp_control:inst21|count[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.047 ns" { clock_18 {} clock_18~combout {} frequency_devider:inst13|clk00005 {} frequency_devider:inst13|clk03 {} disp_control:inst21|count[2] {} } { 0.000ns 0.000ns 1.738ns 3.036ns 5.604ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.977 ns" { clock_18 sequence_generator:inst26|seq[8] sequence_generator:inst26|disp_re[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.977 ns" { clock_18 {} clock_18~combout {} sequence_generator:inst26|seq[8] {} sequence_generator:inst26|disp_re[2] {} } { 0.000ns 0.000ns 1.738ns 1.864ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" 100 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.456 ns - Shortest register register " "Info: - Shortest register to register delay is 3.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sequence_generator:inst26\|disp_re\[2\] 1 REG LC_X7_Y7_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y7_N1; Fanout = 8; REG Node = 'sequence_generator:inst26\|disp_re\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sequence_generator:inst26|disp_re[2] } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/sequence_generator.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.652 ns) + CELL(0.804 ns) 3.456 ns disp_control:inst21\|count\[2\] 2 REG LC_X10_Y5_N8 7 " "Info: 2: + IC(2.652 ns) + CELL(0.804 ns) = 3.456 ns; Loc. = LC_X10_Y5_N8; Fanout = 7; REG Node = 'disp_control:inst21\|count\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { sequence_generator:inst26|disp_re[2] disp_control:inst21|count[2] } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/disp_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/disp_control.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.804 ns ( 23.26 % ) " "Info: Total cell delay = 0.804 ns ( 23.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.652 ns ( 76.74 % ) " "Info: Total interconnect delay = 2.652 ns ( 76.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { sequence_generator:inst26|disp_re[2] disp_control:inst21|count[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { sequence_generator:inst26|disp_re[2] {} disp_control:inst21|count[2] {} } { 0.000ns 2.652ns } { 0.000ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "//VBOXSVR/ShareFile/final_1/disp_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/disp_control.vhd" 54 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.047 ns" { clock_18 frequency_devider:inst13|clk00005 frequency_devider:inst13|clk03 disp_control:inst21|count[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.047 ns" { clock_18 {} clock_18~combout {} frequency_devider:inst13|clk00005 {} frequency_devider:inst13|clk03 {} disp_control:inst21|count[2] {} } { 0.000ns 0.000ns 1.738ns 3.036ns 5.604ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.977 ns" { clock_18 sequence_generator:inst26|seq[8] sequence_generator:inst26|disp_re[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.977 ns" { clock_18 {} clock_18~combout {} sequence_generator:inst26|seq[8] {} sequence_generator:inst26|disp_re[2] {} } { 0.000ns 0.000ns 1.738ns 1.864ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { sequence_generator:inst26|disp_re[2] disp_control:inst21|count[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { sequence_generator:inst26|disp_re[2] {} disp_control:inst21|count[2] {} } { 0.000ns 2.652ns } { 0.000ns 0.804ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "beep:inst11\|key_tmp\[7\] btn2_89 reset_sw7_125 7.592 ns register " "Info: tsu for register \"beep:inst11\|key_tmp\[7\]\" (data pin = \"btn2_89\", clock pin = \"reset_sw7_125\") is 7.592 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.540 ns + Longest pin register " "Info: + Longest pin to register delay is 10.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns btn2_89 1 PIN PIN_89 2 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_89; Fanout = 2; PIN Node = 'btn2_89'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn2_89 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { 128 472 640 144 "btn2_89" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.828 ns) + CELL(0.200 ns) 5.191 ns inst~0 2 COMB LC_X8_Y7_N0 1 " "Info: 2: + IC(3.828 ns) + CELL(0.200 ns) = 5.191 ns; Loc. = LC_X8_Y7_N0; Fanout = 1; COMB Node = 'inst~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.028 ns" { btn2_89 inst~0 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { -344 808 872 -200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.696 ns inst 3 COMB LC_X8_Y7_N1 8 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 5.696 ns; Loc. = LC_X8_Y7_N1; Fanout = 8; COMB Node = 'inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { inst~0 inst } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { -344 808 872 -200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.630 ns) + CELL(0.200 ns) 8.526 ns beep:inst11\|key_tmp~14 4 COMB LC_X6_Y4_N2 1 " "Info: 4: + IC(2.630 ns) + CELL(0.200 ns) = 8.526 ns; Loc. = LC_X6_Y4_N2; Fanout = 1; COMB Node = 'beep:inst11\|key_tmp~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { inst beep:inst11|key_tmp~14 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.200 ns) 10.540 ns beep:inst11\|key_tmp\[7\] 5 REG LC_X9_Y4_N0 2 " "Info: 5: + IC(1.814 ns) + CELL(0.200 ns) = 10.540 ns; Loc. = LC_X9_Y4_N0; Fanout = 2; REG Node = 'beep:inst11\|key_tmp\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.014 ns" { beep:inst11|key_tmp~14 beep:inst11|key_tmp[7] } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.963 ns ( 18.62 % ) " "Info: Total cell delay = 1.963 ns ( 18.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.577 ns ( 81.38 % ) " "Info: Total interconnect delay = 8.577 ns ( 81.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.540 ns" { btn2_89 inst~0 inst beep:inst11|key_tmp~14 beep:inst11|key_tmp[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.540 ns" { btn2_89 {} btn2_89~combout {} inst~0 {} inst {} beep:inst11|key_tmp~14 {} beep:inst11|key_tmp[7] {} } { 0.000ns 0.000ns 3.828ns 0.305ns 2.630ns 1.814ns } { 0.000ns 1.163ns 0.200ns 0.200ns 0.200ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.024 ns + " "Info: + Micro setup delay of destination is 2.024 ns" {  } { { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset_sw7_125 destination 4.972 ns - Shortest register " "Info: - Shortest clock path from clock \"reset_sw7_125\" to destination register is 4.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns reset_sw7_125 1 CLK PIN_125 96 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_125; Fanout = 96; CLK Node = 'reset_sw7_125'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_sw7_125 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { 160 -96 72 176 "reset_sw7_125" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.740 ns) 4.972 ns beep:inst11\|key_tmp\[7\] 2 REG LC_X9_Y4_N0 2 " "Info: 2: + IC(3.100 ns) + CELL(0.740 ns) = 4.972 ns; Loc. = LC_X9_Y4_N0; Fanout = 2; REG Node = 'beep:inst11\|key_tmp\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.840 ns" { reset_sw7_125 beep:inst11|key_tmp[7] } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/beep.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.872 ns ( 37.65 % ) " "Info: Total cell delay = 1.872 ns ( 37.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.100 ns ( 62.35 % ) " "Info: Total interconnect delay = 3.100 ns ( 62.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.972 ns" { reset_sw7_125 beep:inst11|key_tmp[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.972 ns" { reset_sw7_125 {} reset_sw7_125~combout {} beep:inst11|key_tmp[7] {} } { 0.000ns 0.000ns 3.100ns } { 0.000ns 1.132ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.540 ns" { btn2_89 inst~0 inst beep:inst11|key_tmp~14 beep:inst11|key_tmp[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.540 ns" { btn2_89 {} btn2_89~combout {} inst~0 {} inst {} beep:inst11|key_tmp~14 {} beep:inst11|key_tmp[7] {} } { 0.000ns 0.000ns 3.828ns 0.305ns 2.630ns 1.814ns } { 0.000ns 1.163ns 0.200ns 0.200ns 0.200ns 0.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.972 ns" { reset_sw7_125 beep:inst11|key_tmp[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.972 ns" { reset_sw7_125 {} reset_sw7_125~combout {} beep:inst11|key_tmp[7] {} } { 0.000ns 0.000ns 3.100ns } { 0.000ns 1.132ns 0.740ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_18 content_led6_0\[6\] test_control:inst3\|enable 22.154 ns register " "Info: tco from clock \"clock_18\" to destination pin \"content_led6_0\[6\]\" through register \"test_control:inst3\|enable\" is 22.154 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_18 source 12.153 ns + Longest register " "Info: + Longest clock path from clock \"clock_18\" to source register is 12.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clock_18 1 CLK PIN_18 31 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 31; CLK Node = 'clock_18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_18 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { 144 -96 72 160 "clock_18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_devider:inst13\|clk00005 2 REG LC_X12_Y3_N0 77 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N0; Fanout = 77; REG Node = 'frequency_devider:inst13\|clk00005'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clock_18 frequency_devider:inst13|clk00005 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.036 ns) + CELL(1.294 ns) 8.525 ns frequency_devider:inst13\|clk025 3 REG LC_X8_Y10_N3 12 " "Info: 3: + IC(3.036 ns) + CELL(1.294 ns) = 8.525 ns; Loc. = LC_X8_Y10_N3; Fanout = 12; REG Node = 'frequency_devider:inst13\|clk025'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { frequency_devider:inst13|clk00005 frequency_devider:inst13|clk025 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.710 ns) + CELL(0.918 ns) 12.153 ns test_control:inst3\|enable 4 REG LC_X5_Y7_N8 56 " "Info: 4: + IC(2.710 ns) + CELL(0.918 ns) = 12.153 ns; Loc. = LC_X5_Y7_N8; Fanout = 56; REG Node = 'test_control:inst3\|enable'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.628 ns" { frequency_devider:inst13|clk025 test_control:inst3|enable } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/test_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/test_control.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 38.42 % ) " "Info: Total cell delay = 4.669 ns ( 38.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.484 ns ( 61.58 % ) " "Info: Total interconnect delay = 7.484 ns ( 61.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.153 ns" { clock_18 frequency_devider:inst13|clk00005 frequency_devider:inst13|clk025 test_control:inst3|enable } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.153 ns" { clock_18 {} clock_18~combout {} frequency_devider:inst13|clk00005 {} frequency_devider:inst13|clk025 {} test_control:inst3|enable {} } { 0.000ns 0.000ns 1.738ns 3.036ns 2.710ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "//VBOXSVR/ShareFile/final_1/test_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/test_control.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.625 ns + Longest register pin " "Info: + Longest register to pin delay is 9.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_control:inst3\|enable 1 REG LC_X5_Y7_N8 56 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y7_N8; Fanout = 56; REG Node = 'test_control:inst3\|enable'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_control:inst3|enable } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/test_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/test_control.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.317 ns) + CELL(0.200 ns) 3.517 ns matrix_control:inst1\|content\[6\]~7 2 COMB LC_X7_Y5_N2 1 " "Info: 2: + IC(3.317 ns) + CELL(0.200 ns) = 3.517 ns; Loc. = LC_X7_Y5_N2; Fanout = 1; COMB Node = 'matrix_control:inst1\|content\[6\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.517 ns" { test_control:inst3|enable matrix_control:inst1|content[6]~7 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/matrix_control.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.786 ns) + CELL(2.322 ns) 9.625 ns content_led6_0\[6\] 3 PIN PIN_74 0 " "Info: 3: + IC(3.786 ns) + CELL(2.322 ns) = 9.625 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'content_led6_0\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.108 ns" { matrix_control:inst1|content[6]~7 content_led6_0[6] } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { 616 1440 1635 632 "content_led6_0\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 26.20 % ) " "Info: Total cell delay = 2.522 ns ( 26.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.103 ns ( 73.80 % ) " "Info: Total interconnect delay = 7.103 ns ( 73.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.625 ns" { test_control:inst3|enable matrix_control:inst1|content[6]~7 content_led6_0[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.625 ns" { test_control:inst3|enable {} matrix_control:inst1|content[6]~7 {} content_led6_0[6] {} } { 0.000ns 3.317ns 3.786ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.153 ns" { clock_18 frequency_devider:inst13|clk00005 frequency_devider:inst13|clk025 test_control:inst3|enable } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.153 ns" { clock_18 {} clock_18~combout {} frequency_devider:inst13|clk00005 {} frequency_devider:inst13|clk025 {} test_control:inst3|enable {} } { 0.000ns 0.000ns 1.738ns 3.036ns 2.710ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.625 ns" { test_control:inst3|enable matrix_control:inst1|content[6]~7 content_led6_0[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.625 ns" { test_control:inst3|enable {} matrix_control:inst1|content[6]~7 {} content_led6_0[6] {} } { 0.000ns 3.317ns 3.786ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "btn5_122 lock1_led12_140 8.803 ns Longest " "Info: Longest tpd from source pin \"btn5_122\" to destination pin \"lock1_led12_140\" is 8.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns btn5_122 1 PIN PIN_122 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_122; Fanout = 2; PIN Node = 'btn5_122'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn5_122 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { 552 520 688 568 "btn5_122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.758 ns) + CELL(0.200 ns) 4.090 ns blocker2:inst2\|lock~3 2 COMB LC_X6_Y9_N2 6 " "Info: 2: + IC(2.758 ns) + CELL(0.200 ns) = 4.090 ns; Loc. = LC_X6_Y9_N2; Fanout = 6; COMB Node = 'blocker2:inst2\|lock~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { btn5_122 blocker2:inst2|lock~3 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/blocker2.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/blocker2.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.391 ns) + CELL(2.322 ns) 8.803 ns lock1_led12_140 3 PIN PIN_140 0 " "Info: 3: + IC(2.391 ns) + CELL(2.322 ns) = 8.803 ns; Loc. = PIN_140; Fanout = 0; PIN Node = 'lock1_led12_140'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.713 ns" { blocker2:inst2|lock~3 lock1_led12_140 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { 648 888 1064 664 "lock1_led12_140" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.654 ns ( 41.51 % ) " "Info: Total cell delay = 3.654 ns ( 41.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.149 ns ( 58.49 % ) " "Info: Total interconnect delay = 5.149 ns ( 58.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.803 ns" { btn5_122 blocker2:inst2|lock~3 lock1_led12_140 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.803 ns" { btn5_122 {} btn5_122~combout {} blocker2:inst2|lock~3 {} lock1_led12_140 {} } { 0.000ns 0.000ns 2.758ns 2.391ns } { 0.000ns 1.132ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "save_music:inst12\|count\[4\] reset_sw7_125 clock_18 8.067 ns register " "Info: th for register \"save_music:inst12\|count\[4\]\" (data pin = \"reset_sw7_125\", clock pin = \"clock_18\") is 8.067 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_18 destination 15.047 ns + Longest register " "Info: + Longest clock path from clock \"clock_18\" to destination register is 15.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clock_18 1 CLK PIN_18 31 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 31; CLK Node = 'clock_18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_18 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { 144 -96 72 160 "clock_18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_devider:inst13\|clk00005 2 REG LC_X12_Y3_N0 77 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N0; Fanout = 77; REG Node = 'frequency_devider:inst13\|clk00005'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clock_18 frequency_devider:inst13|clk00005 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.036 ns) + CELL(1.294 ns) 8.525 ns frequency_devider:inst13\|clk03 3 REG LC_X16_Y10_N0 22 " "Info: 3: + IC(3.036 ns) + CELL(1.294 ns) = 8.525 ns; Loc. = LC_X16_Y10_N0; Fanout = 22; REG Node = 'frequency_devider:inst13\|clk03'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { frequency_devider:inst13|clk00005 frequency_devider:inst13|clk03 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/frequency_devider.vhd" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.604 ns) + CELL(0.918 ns) 15.047 ns save_music:inst12\|count\[4\] 4 REG LC_X15_Y8_N5 14 " "Info: 4: + IC(5.604 ns) + CELL(0.918 ns) = 15.047 ns; Loc. = LC_X15_Y8_N5; Fanout = 14; REG Node = 'save_music:inst12\|count\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.522 ns" { frequency_devider:inst13|clk03 save_music:inst12|count[4] } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/save_music.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/save_music.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 31.03 % ) " "Info: Total cell delay = 4.669 ns ( 31.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.378 ns ( 68.97 % ) " "Info: Total interconnect delay = 10.378 ns ( 68.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.047 ns" { clock_18 frequency_devider:inst13|clk00005 frequency_devider:inst13|clk03 save_music:inst12|count[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.047 ns" { clock_18 {} clock_18~combout {} frequency_devider:inst13|clk00005 {} frequency_devider:inst13|clk03 {} save_music:inst12|count[4] {} } { 0.000ns 0.000ns 1.738ns 3.036ns 5.604ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "//VBOXSVR/ShareFile/final_1/save_music.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/save_music.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.201 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns reset_sw7_125 1 CLK PIN_125 96 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_125; Fanout = 96; CLK Node = 'reset_sw7_125'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_sw7_125 } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/final_1.bdf" "" { Schematic "//VBOXSVR/ShareFile/final_1/final_1.bdf" { { 160 -96 72 176 "reset_sw7_125" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.826 ns) + CELL(1.243 ns) 7.201 ns save_music:inst12\|count\[4\] 2 REG LC_X15_Y8_N5 14 " "Info: 2: + IC(4.826 ns) + CELL(1.243 ns) = 7.201 ns; Loc. = LC_X15_Y8_N5; Fanout = 14; REG Node = 'save_music:inst12\|count\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.069 ns" { reset_sw7_125 save_music:inst12|count[4] } "NODE_NAME" } } { "//VBOXSVR/ShareFile/final_1/save_music.vhd" "" { Text "//VBOXSVR/ShareFile/final_1/save_music.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.375 ns ( 32.98 % ) " "Info: Total cell delay = 2.375 ns ( 32.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.826 ns ( 67.02 % ) " "Info: Total interconnect delay = 4.826 ns ( 67.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.201 ns" { reset_sw7_125 save_music:inst12|count[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.201 ns" { reset_sw7_125 {} reset_sw7_125~combout {} save_music:inst12|count[4] {} } { 0.000ns 0.000ns 4.826ns } { 0.000ns 1.132ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.047 ns" { clock_18 frequency_devider:inst13|clk00005 frequency_devider:inst13|clk03 save_music:inst12|count[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.047 ns" { clock_18 {} clock_18~combout {} frequency_devider:inst13|clk00005 {} frequency_devider:inst13|clk03 {} save_music:inst12|count[4] {} } { 0.000ns 0.000ns 1.738ns 3.036ns 5.604ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.201 ns" { reset_sw7_125 save_music:inst12|count[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.201 ns" { reset_sw7_125 {} reset_sw7_125~combout {} save_music:inst12|count[4] {} } { 0.000ns 0.000ns 4.826ns } { 0.000ns 1.132ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 22 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 16:10:41 2017 " "Info: Processing ended: Fri Nov 03 16:10:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
