Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2096
design__instance__area,25811.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0007867920212447643
power__switching__total,0.0007946203695610166
power__leakage__total,0.0000023655516088183504
power__total,0.0015837779501453042
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.27010264234197556
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.27010264234197556
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10534923231961457
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.943257720851953
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.105349
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.592539
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.29701311695234
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.29701311695234
timing__hold__ws__corner:nom_slow_1p08V_125C,0.588048404392975
timing__setup__ws__corner:nom_slow_1p08V_125C,12.3942646321015
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.588048
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,12.394264
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.28035666248741703
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.28035666248741703
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2847463456730555
timing__setup__ws__corner:nom_typ_1p20V_25C,14.528537006898594
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.284746
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.008213
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.27010264234197556
clock__skew__worst_setup,0.27010264234197556
timing__hold__ws,0.10534923231961457
timing__setup__ws,12.3942646321015
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.105349
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.394264
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2096
design__instance__area__stdcell,25811.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.429412
design__instance__utilization__stdcell,0.429412
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,71
design__instance__area__class:inverter,399.168
design__instance__count__class:sequential_cell,103
design__instance__area__class:sequential_cell,4858.96
design__instance__count__class:multi_input_combinational_cell,1550
design__instance__area__class:multi_input_combinational_cell,15723.6
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,344
design__instance__area__class:timing_repair_buffer,4612.2
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,61361.9
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,9
design__instance__area__class:clock_inverter,48.9888
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,139
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2209
route__net__special,2
route__drc_errors__iter:0,2429
route__wirelength__iter:0,72179
route__drc_errors__iter:1,1253
route__wirelength__iter:1,71235
route__drc_errors__iter:2,1339
route__wirelength__iter:2,71202
route__drc_errors__iter:3,364
route__wirelength__iter:3,70683
route__drc_errors__iter:4,99
route__wirelength__iter:4,70646
route__drc_errors__iter:5,8
route__wirelength__iter:5,70621
route__drc_errors__iter:6,0
route__wirelength__iter:6,70616
route__drc_errors,0
route__wirelength,70616
route__vias,16166
route__vias__singlecut,16166
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,332.42
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,108
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,108
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,108
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,108
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000282299
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000273842
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000803419
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000273842
design_powergrid__voltage__worst,0.0000273842
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000282299
design_powergrid__drop__worst__net:VPWR,0.0000282299
design_powergrid__voltage__worst__net:VGND,0.0000273842
design_powergrid__drop__worst__net:VGND,0.0000273842
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000092000000000000000071991024253037494418094865977764129638671875
ir__drop__worst,0.0000282000000000000010532373584393184273721999488770961761474609375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
