set_global_assignment -name VERILOG_FILE       [file join $::quartus(qip_path) pll.v ]
set_global_assignment -name VERILOG_FILE       [file join $::quartus(qip_path) pll/pll_0002.v ]
set_global_assignment -name QIP_FILE           [file join $::quartus(qip_path) pll/pll_0002.qip ]
set_global_assignment -name QIP_FILE           [file join $::quartus(qip_path) pll_hdmi_q13.qip ]
set_global_assignment -name VERILOG_FILE       [file join $::quartus(qip_path) pll_hdmi_cfg.v ]
set_global_assignment -name VERILOG_FILE       [file join $::quartus(qip_path) pll_hdmi_cfg/altera_pll_reconfig_core.v ]
set_global_assignment -name VERILOG_FILE       [file join $::quartus(qip_path) pll_hdmi_cfg/altera_pll_reconfig_top.v ]
