

================================================================
== Vitis HLS Report for 'push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2'
================================================================
* Date:           Fri Dec  9 11:05:09 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.852 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      130|  10.000 ns|  0.650 us|    2|  130|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_136_1_VITIS_LOOP_139_2  |        0|      128|         3|          2|          2|  0 ~ 64|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     342|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      77|    -|
|Register         |        -|     -|     228|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     228|     419|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1027_fu_153_p2       |         +|   0|  0|  78|          71|           1|
    |add_ln136_fu_165_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln139_fu_243_p2        |         +|   0|  0|  71|          64|           2|
    |add_ln143_fu_215_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln144_fu_232_p2        |         +|   0|  0|  19|          12|          12|
    |ap_block_pp0_stage1_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_3_fu_171_p2    |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln1027_fu_148_p2      |      icmp|   0|  0|  31|          71|          71|
    |or_ln144_fu_226_p2         |        or|   0|  0|  12|          12|           1|
    |select_ln1027_1_fu_176_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln1027_fu_198_p3    |    select|   0|  0|  56|           1|          64|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 342|         318|         239|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |indvar_flatten_fu_78     |   9|          2|   71|        142|
    |out_st_blk_n             |   9|          2|    1|          2|
    |x_fu_74                  |   9|          2|    8|         16|
    |y_fu_70                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  77|         17|  148|        297|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln1027_3_reg_303        |   1|   0|    1|          0|
    |icmp_ln1027_reg_294          |   1|   0|    1|          0|
    |indvar_flatten_fu_78         |  71|   0|   71|          0|
    |trunc_ln143_reg_308          |   6|   0|    6|          0|
    |x_fu_74                      |   8|   0|    8|          0|
    |y_fu_70                      |  64|   0|   64|          0|
    |y_load_reg_298               |  64|   0|   64|          0|
    |zext_ln136_cast_reg_289      |   8|   0|   64|         56|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 228|   0|  284|         56|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2|  return value|
|out_st_din             |  out|   64|     ap_fifo|                                               out_st|       pointer|
|out_st_num_data_valid  |   in|    2|     ap_fifo|                                               out_st|       pointer|
|out_st_fifo_cap        |   in|    2|     ap_fifo|                                               out_st|       pointer|
|out_st_full_n          |   in|    1|     ap_fifo|                                               out_st|       pointer|
|out_st_write           |  out|    1|     ap_fifo|                                               out_st|       pointer|
|bound                  |   in|   71|     ap_none|                                                bound|        scalar|
|zext_ln136             |   in|    8|     ap_none|                                           zext_ln136|        scalar|
|O_address0             |  out|   12|   ap_memory|                                                    O|         array|
|O_ce0                  |  out|    1|   ap_memory|                                                    O|         array|
|O_q0                   |   in|   32|   ap_memory|                                                    O|         array|
|O_address1             |  out|   12|   ap_memory|                                                    O|         array|
|O_ce1                  |  out|    1|   ap_memory|                                                    O|         array|
|O_q1                   |   in|   32|   ap_memory|                                                    O|         array|
+-----------------------+-----+-----+------------+-----------------------------------------------------+--------------+

