 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : Skinny_0_1
Version: E-2010.12-SP2
Date   : Fri Jun 21 10:16:40 2019
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: CL/COUNT_WD_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: KE/CLK_GATE_H_reg
            (negative level-sensitive latch clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  CL/COUNT_WD_reg[1]/CK (DFFXLTS)          0.00       0.00 r
  CL/COUNT_WD_reg[1]/Q (DFFXLTS)           0.91       0.91 r
  CL/U19/Y (NAND2X1TS)                     0.39       1.30 f
  CL/U14/Y (AOI211XLTS)                    0.39       1.69 r
  CL/KEY_CTL[1] (ControlLogic_0_1)         0.00       1.69 r
  KE/KEY_CTL[1] (KeyExpansion_0_1)         0.00       1.69 r
  KE/U2/Y (CLKBUFX2TS)                     0.47       2.16 r
  KE/U6/Y (OR2X2TS)                        0.30       2.46 r
  KE/CLK_GATE_H_reg/D (TLATNX1TS)          0.00       2.46 r
  data arrival time                                   2.46

  clock CLK (fall edge)                 5000.00    5000.00
  clock network delay (ideal)              0.00    5000.00
  KE/CLK_GATE_H_reg/GN (TLATNX1TS)         0.00    5000.00 f
  time borrowed from endpoint              0.00    5000.00
  data required time                               5000.00
  -----------------------------------------------------------
  data required time                               5000.00
  data arrival time                                  -2.46
  -----------------------------------------------------------
  slack (MET)                                      4997.54

  Time Borrowing Information
  -----------------------------------------------
  CLK pulse width                       5000.00   
  library setup time                      -0.14   
  -----------------------------------------------
  max time borrow                       4999.86   
  actual time borrow                       0.00   
  -----------------------------------------------


1
