#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Jul 20 03:44:41 2025
# Process ID: 135638
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out25
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out25/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out25/vivado.jou
# Running On: coder-hftsoi-hls3, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 32, Host memory: 1081985 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2408.082 ; gain = 114.992 ; free physical = 645784 ; free virtual = 733612
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 135650
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2822.539 ; gain = 390.621 ; free physical = 636173 ; free virtual = 724009
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_1_25_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_1_25_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in400/reduction-in400-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2993.633 ; gain = 561.715 ; free physical = 639703 ; free virtual = 727542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2993.633 ; gain = 561.715 ; free physical = 631803 ; free virtual = 719642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3001.637 ; gain = 569.719 ; free physical = 631686 ; free virtual = 719525
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3122.980 ; gain = 691.062 ; free physical = 628732 ; free virtual = 716581
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 50    
+---XORs : 
	   2 Input      1 Bit         XORs := 50    
+---Registers : 
	               16 Bit    Registers := 606   
	               12 Bit    Registers := 106   
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 81    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 661   
	   2 Input   15 Bit        Muxes := 578   
	   2 Input   12 Bit        Muxes := 752   
	   2 Input    9 Bit        Muxes := 12    
	   6 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 26    
	   2 Input    1 Bit        Muxes := 124   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i536_i_1_reg_24169_reg[2]' (FDE) to 'agg_tmp3_i_i67_i_i_i_i536_i_1_reg_24169_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i610_i_1_reg_24129_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i_i_i610_i_1_reg_24129_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_24099_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i_1_reg_24059_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_1_reg_23959_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i_1_reg_23989_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i_1_reg_23989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i_1_reg_24079_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i_1_reg_24089_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i_1_reg_24089_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i576_i_1_reg_24149_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_1_reg_24149_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24179_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24189_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24189_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i536_i_1_reg_24169_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i610_i_1_reg_24129_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_24099_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_24099_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i_1_reg_24059_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i_1_reg_24059_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_1_reg_23959_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i_1_reg_23989_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i_1_reg_23989_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i_1_reg_24079_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i_1_reg_24089_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i576_i_1_reg_24149_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_1_reg_24149_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24179_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24179_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24189_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24189_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i536_i_1_reg_24169_reg[4]' (FDE) to 'agg_tmp3_i_i67_i_i_i_i536_i_1_reg_24169_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i610_i_1_reg_24129_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_24099_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_24099_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i_1_reg_24059_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_1_reg_23959_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i_1_reg_23989_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i_1_reg_24079_reg[4]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i_i_1_reg_24079_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i_1_reg_24089_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i_1_reg_24089_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i576_i_1_reg_24149_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24179_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24179_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24189_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24189_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i536_i_1_reg_24169_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i610_i_1_reg_24129_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_24099_reg[5]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_24099_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i_1_reg_24059_reg[5]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i_1_reg_24059_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_1_reg_23959_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i_1_reg_23989_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i_1_reg_24079_reg[5]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i_i_1_reg_24079_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i_1_reg_24089_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i_1_reg_24089_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i576_i_1_reg_24149_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24179_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24189_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i536_i_1_reg_24169_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i610_i_1_reg_24129_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_24099_reg[6]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_24099_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i_1_reg_24059_reg[6]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i_1_reg_24059_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_1_reg_23959_reg[6]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i_1_reg_23959_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i_1_reg_23989_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i_1_reg_23989_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i_1_reg_24079_reg[6]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i_i_1_reg_24079_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i_1_reg_24089_reg[6]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i_1_reg_24089_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i576_i_1_reg_24149_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24179_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24189_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i536_i_1_reg_24169_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i610_i_1_reg_24129_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i576_i_1_reg_24149_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i500_i_1_reg_24179_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i502_i_1_reg_24189_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_24099_reg[8]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i_1_reg_24059_reg[8]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_1_reg_23959_reg[8]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i_1_reg_23989_reg[8]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i_1_reg_24079_reg[8]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i_1_reg_24089_reg[8]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i_i_reg_23714_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i_reg_23664_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i502_i_reg_24184_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i500_i_reg_24174_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i536_i_reg_24164_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i576_i_reg_24144_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i610_i_reg_24124_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i_reg_23984_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_reg_23954_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i_reg_24054_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i_reg_24094_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i_reg_24084_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i_reg_24074_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i186_i_1_reg_24339_reg[2]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i186_i_1_reg_24339_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_1_reg_24339_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i186_i_1_reg_24339_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_1_reg_24339_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i186_i_1_reg_24339_reg[5]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i186_i_1_reg_24339_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_1_reg_24339_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i186_i_1_reg_24339_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i186_i_1_reg_24339_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i186_i_1_reg_24339_reg[10]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i186_i_1_reg_24339_reg[11]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i186_i_reg_24334_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_reg_23734_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i_reg_23664_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i420_i_reg_24214_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_24_copy_fu_4880_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_13_copy_fu_4924_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i_reg_23804_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i142_i_1_reg_24369_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i142_i_1_reg_24369_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i262_i_1_reg_24309_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i262_i_1_reg_24309_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_1_reg_24289_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i296_i_1_reg_24289_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i142_i_1_reg_24369_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i262_i_1_reg_24309_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i262_i_1_reg_24309_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_1_reg_24289_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i142_i_1_reg_24369_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i262_i_1_reg_24309_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_1_reg_24289_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i345_i_i_reg_23934_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_8734_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_8794_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i311_i_i312_i_reg_24494_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i_i_i_reg_23674_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_8770_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i_i_i_reg_23744_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i295_i_i_1_reg_23969_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i_i454_i_reg_24194_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i_i_reg_24454_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_8758_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i_i_i_reg_23614_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i_i_i_reg_23724_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i_i220_i_reg_24314_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i33_i_i34_i_1_reg_24429_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:10 . Memory (MB): peak = 4028.500 ; gain = 1596.582 ; free physical = 576759 ; free virtual = 664728
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 4028.500 ; gain = 1596.582 ; free physical = 579914 ; free virtual = 668000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_1_25_4_U0/agg_tmp3_i33_i33_i_i187_i_i_i_1_reg_23719_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_1_25_4_U0/agg_tmp_i31_i31_i31_i31_i_i_i_1_reg_23779_reg[2] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:21 . Memory (MB): peak = 4036.504 ; gain = 1604.586 ; free physical = 579824 ; free virtual = 667915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:28 . Memory (MB): peak = 4036.504 ; gain = 1604.586 ; free physical = 574151 ; free virtual = 662265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:28 . Memory (MB): peak = 4036.504 ; gain = 1604.586 ; free physical = 574149 ; free virtual = 662264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:29 . Memory (MB): peak = 4036.504 ; gain = 1604.586 ; free physical = 579678 ; free virtual = 667792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:29 . Memory (MB): peak = 4036.504 ; gain = 1604.586 ; free physical = 579934 ; free virtual = 668048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:36 . Memory (MB): peak = 4036.504 ; gain = 1604.586 ; free physical = 579830 ; free virtual = 668036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:36 . Memory (MB): peak = 4036.504 ; gain = 1604.586 ; free physical = 579843 ; free virtual = 668048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   578|
|3     |LUT1   |    73|
|4     |LUT2   |  2590|
|5     |LUT3   |  2253|
|6     |LUT4   |  5566|
|7     |LUT5   |  6782|
|8     |LUT6   |  8335|
|9     |MUXF7  |    60|
|10    |FDRE   | 10091|
|11    |FDSE   |    76|
|12    |IBUF   |  6404|
|13    |OBUF   |   428|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|      |Instance                                                             |Module                                                                    |Cells |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|1     |top                                                                  |                                                                          | 43237|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |   375|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w16_d2_S                                                   |    54|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_47                                       |    45|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w16_d2_S_0                                                 |    55|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_46                                       |    45|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w16_d2_S_1                                                 |    56|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_45                                       |    45|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w16_d2_S_2                                                 |    56|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_44                                       |    45|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w16_d2_S_3                                                 |    54|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_43                                       |    45|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w16_d2_S_4                                                 |    58|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_42                                       |    45|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w16_d2_S_5                                                 |    54|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_41                                       |    45|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w16_d2_S_6                                                 |    56|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_40                                       |    45|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w16_d2_S_7                                                 |    56|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_39                                       |    45|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w16_d2_S_8                                                 |    54|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_38                                       |    45|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w16_d2_S_9                                                 |    62|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_37                                       |    45|
|25    |  sparse_arr_feat_reduce_out_20_U                                    |hls_dummy_fifo_w16_d2_S_10                                                |    56|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_36                                       |    45|
|27    |  sparse_arr_feat_reduce_out_21_U                                    |hls_dummy_fifo_w16_d2_S_11                                                |    55|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_35                                       |    45|
|29    |  sparse_arr_feat_reduce_out_22_U                                    |hls_dummy_fifo_w16_d2_S_12                                                |    55|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_34                                       |    45|
|31    |  sparse_arr_feat_reduce_out_23_U                                    |hls_dummy_fifo_w16_d2_S_13                                                |    55|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_33                                       |    45|
|33    |  sparse_arr_feat_reduce_out_24_U                                    |hls_dummy_fifo_w16_d2_S_14                                                |    55|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_32                                       |    45|
|35    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w16_d2_S_15                                                |    54|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_31                                       |    45|
|37    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w16_d2_S_16                                                |    55|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_30                                       |    45|
|39    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w16_d2_S_17                                                |    55|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_29                                       |    45|
|41    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w16_d2_S_18                                                |    56|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_28                                       |    45|
|43    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w16_d2_S_19                                                |    55|
|44    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_27                                       |    45|
|45    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w16_d2_S_20                                                |    55|
|46    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_26                                       |    45|
|47    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w16_d2_S_21                                                |    54|
|48    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_25                                       |    45|
|49    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w16_d2_S_22                                                |    55|
|50    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_24                                       |    45|
|51    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w16_d2_S_23                                                |    55|
|52    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg                                          |    45|
|53    |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_1_25_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_1_25_4 | 34619|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:36 . Memory (MB): peak = 4036.504 ; gain = 1604.586 ; free physical = 579756 ; free virtual = 667962
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:37 . Memory (MB): peak = 4036.504 ; gain = 1604.586 ; free physical = 592624 ; free virtual = 680829
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:37 . Memory (MB): peak = 4036.504 ; gain = 1604.586 ; free physical = 592624 ; free virtual = 680822
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.3 . Memory (MB): peak = 4038.520 ; gain = 0.000 ; free physical = 591030 ; free virtual = 679229
INFO: [Netlist 29-17] Analyzing 7043 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4247.629 ; gain = 0.000 ; free physical = 638193 ; free virtual = 726391
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6405 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 6404 instances

Synth Design complete | Checksum: f0e115cc
INFO: [Common 17-83] Releasing license: Synthesis
150 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:49 . Memory (MB): peak = 4247.629 ; gain = 1839.547 ; free physical = 636131 ; free virtual = 724330
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16306.515; main = 3525.070; forked = 13159.009
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21352.402; main = 4247.633; forked = 17319.816
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4311.660 ; gain = 64.031 ; free physical = 630044 ; free virtual = 718243

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 194b3619e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4377.051 ; gain = 65.391 ; free physical = 611892 ; free virtual = 700091

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 17 inverters resulting in an inversion of 42 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b6e49239

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4572.020 ; gain = 0.000 ; free physical = 611620 ; free virtual = 699931
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 20 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12150dbd2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4572.020 ; gain = 0.000 ; free physical = 616252 ; free virtual = 704564
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 112840610

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4572.020 ; gain = 0.000 ; free physical = 616190 ; free virtual = 704502
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: ceeeda44

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4572.020 ; gain = 0.000 ; free physical = 616114 ; free virtual = 704426
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 12054505c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4572.020 ; gain = 0.000 ; free physical = 616099 ; free virtual = 704411
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |              20  |                                              0  |
|  Constant propagation         |               1  |               2  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 170a102fa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4572.020 ; gain = 0.000 ; free physical = 616095 ; free virtual = 704407

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 170a102fa

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4572.020 ; gain = 0.000 ; free physical = 616111 ; free virtual = 704423

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 170a102fa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4572.020 ; gain = 0.000 ; free physical = 616111 ; free virtual = 704423

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4572.020 ; gain = 0.000 ; free physical = 616111 ; free virtual = 704423
Ending Netlist Obfuscation Task | Checksum: 170a102fa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4572.020 ; gain = 0.000 ; free physical = 616111 ; free virtual = 704423
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 4572.020 ; gain = 324.391 ; free physical = 616111 ; free virtual = 704423
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sun Jul 20 03:47:02 2025...
