#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec  1 16:30:05 2020
# Process ID: 2132
# Current directory: C:/Users/lenovo/Desktop/hhl2/rom/rom.runs/synth_1
# Command line: vivado.exe -log rom.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rom.tcl
# Log file: C:/Users/lenovo/Desktop/hhl2/rom/rom.runs/synth_1/rom.vds
# Journal file: C:/Users/lenovo/Desktop/hhl2/rom/rom.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source rom.tcl -notrace
Command: synth_design -top rom -part xc7a200tfbv676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 496 
WARNING: [Synth 8-2611] redeclaration of ansi port dataout is not allowed [C:/Users/lenovo/Desktop/hhl2/rom/rom.srcs/sources_1/new/rom.v:28]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 469.215 ; gain = 166.855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rom' [C:/Users/lenovo/Desktop/hhl2/rom/rom.srcs/sources_1/new/rom.v:22]
INFO: [Synth 8-6155] done synthesizing module 'rom' (1#1) [C:/Users/lenovo/Desktop/hhl2/rom/rom.srcs/sources_1/new/rom.v:22]
WARNING: [Synth 8-3331] design rom has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 506.242 ; gain = 203.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 506.242 ; gain = 203.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbv676-2
INFO: [Device 21-403] Loading part xc7a200tfbv676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 506.242 ; gain = 203.883
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 508.313 ; gain = 205.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design rom has unconnected port reset
INFO: [Synth 8-3886] merging instance 'dataout_reg[1]' (FDE) to 'dataout_reg[9]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[2]' (FDE) to 'dataout_reg[10]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[3]' (FDE) to 'dataout_reg[11]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[4]' (FDE) to 'dataout_reg[12]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[5]' (FDE) to 'dataout_reg[13]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[6]' (FDE) to 'dataout_reg[14]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[7]' (FDE) to 'dataout_reg[15]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[8]' (FDE) to 'dataout_reg[16]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[9]' (FDE) to 'dataout_reg[17]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[10]' (FDE) to 'dataout_reg[18]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[11]' (FDE) to 'dataout_reg[19]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[12]' (FDE) to 'dataout_reg[20]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[13]' (FDE) to 'dataout_reg[21]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[14]' (FDE) to 'dataout_reg[22]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[15]' (FDE) to 'dataout_reg[23]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[16]' (FDE) to 'dataout_reg[24]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[17]' (FDE) to 'dataout_reg[25]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[18]' (FDE) to 'dataout_reg[26]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[19]' (FDE) to 'dataout_reg[27]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[20]' (FDE) to 'dataout_reg[28]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[21]' (FDE) to 'dataout_reg[29]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[22]' (FDE) to 'dataout_reg[30]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[23]' (FDE) to 'dataout_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataout_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 716.906 ; gain = 414.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 720.992 ; gain = 418.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 720.992 ; gain = 418.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 720.992 ; gain = 418.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 720.992 ; gain = 418.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 720.992 ; gain = 418.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 720.992 ; gain = 418.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 720.992 ; gain = 418.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 720.992 ; gain = 418.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     5|
|4     |LUT3 |     2|
|5     |LUT4 |     1|
|6     |FDRE |     8|
|7     |IBUF |    11|
|8     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    61|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 720.992 ; gain = 418.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 720.992 ; gain = 418.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 720.992 ; gain = 418.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 831.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 831.969 ; gain = 529.609
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 831.969 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/Desktop/hhl2/rom/rom.runs/synth_1/rom.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rom_utilization_synth.rpt -pb rom_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  1 16:30:25 2020...
