<?xml version="1.0" encoding="UTF-8"?>
<HBootImage type="REGULAR">
	<Chunks>
	
		<Snip artifact="MMIO_config_NXHX4000_R1" group="com.hilscher.hboot.sniplib" version="1.0.0"/>

		<Include name="setup_sdram_nxhx4000_sdrspi16mb_hif_sdram.xml" />
		<Include name="portcontrol_nxhx4000_hif_sdram_16bit_8mA.xml"/>
		
		<!-- Display the HW/memory configuration -->
		<Snip artifact="show_hwconfig_auto" group="org.muhkuh.hboot.sniplib" version="1.0.0"/>
		
		<!-- Fill the SDRAM with 0. -->
		<Snip artifact="initialize_memory" group="org.muhkuh.hboot.sniplib" version="1.0.0">
			<Parameter name="START">0x20000000</Parameter>
			<Parameter name="END">0x21000000</Parameter>
			<Parameter name="FILL">0x00000000</Parameter>
		</Snip>

		<!--
		Run the ram test on CR7, CA9 core 0 and CA9 core 1.
		Open the firewalls, load ram test configurations, load and run ram tests.
		-->
		<!-- R7: Open the firewalls -->
		<Data>
			<File name="@tElfCR7OpenFirewalls" />
		</Data>
		<Execute>
			<File name="@tElfCR7OpenFirewalls" />
		</Execute>
		
		<!-- CA9 core 0 parameters -->
		<Data>
			<Hex address="0x0501ff80">
				00 00 00 20 <!-- 0x20000000 Start address in HIF SDRAM -->
				00 00 80 00 <!-- 0x00800000 Size in bytes -->
				ff 01 00 00  <!-- Test Cases -->
				01 00 00 00 <!-- Loops -->
				00 00 00 00 <!-- PerfTestCases -->
				00 00 33 34 <!-- Status LED MMIO numbers  0 0 green (bit 16-23) yellow (bit 24-31) -->
				01 00 00 00 <!-- Use UART -->
				00 00 00 ff <!-- tag mask -->
				00 00 00 22 <!-- tag value -->
			</Hex>
		</Data>
		<Data>
			<!-- CA9 core 1 parameters -->
			<Hex address="0x0503ff80">
				00 00 80 20 <!-- 0x20800000 Start address in HIF SDRAM -->
				00 00 80 00 <!-- 0x00800000 Size in bytes -->
				ff 01 00 00  <!-- Test Cases -->
				01 00 00 00 <!-- Loops -->
				00 00 00 00 <!-- PerfTestCases -->
				00 00 35 36 <!-- Status LED MMIO numbers  0 0 green yellow (bit 16-23) yellow (bit 24-31) -->
				00 00 00 00 <!-- Do not use UART -->
				00 00 00 ff <!-- tag mask -->
				00 00 00 44 <!-- tag value -->
			</Hex>
		</Data>
		
		<!-- Clear core 0/core 1 sync flags -->
		<Data>
			<Hex address="0x0501ffe0">
				00 00 00 00
				00 00 00 00
				00 00 00 00
			</Hex>
		</Data>
		
		<!-- R7: load ram test for A9 -->
		<Data>
			<File name="@tElfCA9core0" />
		</Data>
		
		<Data>
			<File name="@tElfCA9core1" />
		</Data>
		
		<!-- A9: run ram test -->
		<ExecuteCA9>
			<Core0>
				<File name="@tElfCA9core0" start="start_core0" />
				<R0>0x0501ff80</R0> <!-- address of parameter block -->
			</Core0>
			<Core1>
				<File name="@tElfCA9core1" start="start_core1" />
				<R0>0x0503ff80</R0>
			</Core1>
		</ExecuteCA9>
		
		<Execute>
			<Address>WFE_Loop</Address>
		</Execute>
	</Chunks>
</HBootImage>
