// Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
// Date        : Mon Jun 13 14:26:29 2016
// Host        : radar-PC running 64-bit Service Pack 1  (build 7601)
// Command     : write_verilog -force -mode funcsim
//               D:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0_funcsim.v
// Design      : axi_vfifo_ctrl_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k325tffg900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_vfifo_ctrl_v2_0,Vivado 2014.2" *) (* CHECK_LICENSE_TYPE = "axi_vfifo_ctrl_0,axi_vfifo_ctrl_v2_0,{}" *) 
(* core_generation_info = "axi_vfifo_ctrl_0,axi_vfifo_ctrl_v2_0,{x_ipProduct=Vivado 2014.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_vfifo_ctrl,x_ipVersion=2.0,x_ipCoreRevision=5,x_ipLanguage=VERILOG,C_FAMILY=kintex7,C_DRAM_BASE_ADDR=80000000,C_HAS_AXIS_TUSER=0,C_AXIS_TDATA_WIDTH=64,C_AXIS_TUSER_WIDTH=1,C_AXIS_TID_WIDTH=1,C_AXI_BURST_SIZE=1024,C_AXI_ADDR_WIDTH=32,C_NUM_CHANNEL=2,C_NUM_PAGE_CH0=8192,C_NUM_PAGE_CH1=8192,C_NUM_PAGE_CH2=2048,C_NUM_PAGE_CH3=2048,C_NUM_PAGE_CH4=2048,C_NUM_PAGE_CH5=2048,C_NUM_PAGE_CH6=2048,C_NUM_PAGE_CH7=2048,C_IMPLEMENTATION_TYPE=1,C_HAS_AXIS_TID=1,C_ENABLE_INTERRUPT=0,C_AR_WEIGHT_CH0=4,C_AR_WEIGHT_CH1=2,C_AR_WEIGHT_CH2=8,C_AR_WEIGHT_CH3=8,C_AR_WEIGHT_CH4=8,C_AR_WEIGHT_CH5=8,C_AR_WEIGHT_CH6=8,C_AR_WEIGHT_CH7=8,C_DEASSERT_TREADY=0,C_S2MM_TXN_TIMEOUT_VAL=64}" *) 
(* NotValidForBitStream *)
module axi_vfifo_ctrl_0
   (aclk,
    aresetn,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    vfifo_mm2s_channel_full,
    vfifo_s2mm_channel_full,
    vfifo_mm2s_channel_empty,
    vfifo_idle);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 AXI_CLOCK CLK" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) input aresetn;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) input s_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_axis_tready;
  input [63:0]s_axis_tdata;
  input [7:0]s_axis_tstrb;
  input [7:0]s_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TLAST" *) input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) output m_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_axis_tready;
  output [63:0]m_axis_tdata;
  output [7:0]m_axis_tstrb;
  output [7:0]m_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TLAST" *) output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WLAST" *) output m_axi_wlast;
  output [0:0]m_axi_wuser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RLAST" *) input m_axi_rlast;
  input [0:0]m_axi_ruser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;
  input [1:0]vfifo_mm2s_channel_full;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_mm2s_channel_empty;
  output [1:0]vfifo_idle;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [0:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire [0:0]m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire m_axi_arready;
  wire [3:0]m_axi_arregion;
  wire [2:0]m_axi_arsize;
  wire [0:0]m_axi_aruser;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [0:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [3:0]m_axi_awregion;
  wire [2:0]m_axi_awsize;
  wire [0:0]m_axi_awuser;
  wire m_axi_awvalid;
  wire [0:0]m_axi_bid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [0:0]m_axi_rid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire [63:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire [0:0]m_axi_wuser;
  wire m_axi_wvalid;
  wire [63:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [7:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [7:0]m_axis_tstrb;
  wire m_axis_tvalid;
  wire [63:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [7:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [7:0]s_axis_tstrb;
  wire s_axis_tvalid;
  wire [1:0]vfifo_idle;
  wire [1:0]vfifo_mm2s_channel_empty;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED;
  wire NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED;
  wire NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tuser_UNCONNECTED;

(* C_AR_WEIGHT_CH0 = "4" *) 
   (* C_AR_WEIGHT_CH1 = "2" *) 
   (* C_AR_WEIGHT_CH2 = "8" *) 
   (* C_AR_WEIGHT_CH3 = "8" *) 
   (* C_AR_WEIGHT_CH4 = "8" *) 
   (* C_AR_WEIGHT_CH5 = "8" *) 
   (* C_AR_WEIGHT_CH6 = "8" *) 
   (* C_AR_WEIGHT_CH7 = "8" *) 
   (* C_AXIS_TDATA_WIDTH = "64" *) 
   (* C_AXIS_TID_WIDTH = "1" *) 
   (* C_AXIS_TUSER_WIDTH = "1" *) 
   (* C_AXI_ADDR_WIDTH = "32" *) 
   (* C_AXI_BURST_SIZE = "1024" *) 
   (* C_DEASSERT_TREADY = "0" *) 
   (* C_DRAM_BASE_ADDR = "80000000" *) 
   (* C_ENABLE_INTERRUPT = "0" *) 
   (* C_FAMILY = "kintex7" *) 
   (* C_HAS_AXIS_TID = "1" *) 
   (* C_HAS_AXIS_TUSER = "0" *) 
   (* C_IMPLEMENTATION_TYPE = "1" *) 
   (* C_NUM_CHANNEL = "2" *) 
   (* C_NUM_PAGE_CH0 = "8192" *) 
   (* C_NUM_PAGE_CH1 = "8192" *) 
   (* C_NUM_PAGE_CH2 = "2048" *) 
   (* C_NUM_PAGE_CH3 = "2048" *) 
   (* C_NUM_PAGE_CH4 = "2048" *) 
   (* C_NUM_PAGE_CH5 = "2048" *) 
   (* C_NUM_PAGE_CH6 = "2048" *) 
   (* C_NUM_PAGE_CH7 = "2048" *) 
   (* C_S2MM_TXN_TIMEOUT_VAL = "64" *) 
   axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0__parameterized0 U0
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arid(m_axi_arid),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arlock(m_axi_arlock),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_arready(m_axi_arready),
        .m_axi_arregion(m_axi_arregion),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_aruser(m_axi_aruser),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awid(m_axi_awid),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(m_axi_awregion),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awuser(m_axi_awuser),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(m_axi_bid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_buser(m_axi_buser),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(m_axi_rid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_ruser(m_axi_ruser),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wuser(m_axi_wuser),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(m_axis_tdest),
        .m_axis_tid(m_axis_tid),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tstrb(m_axis_tstrb),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[0]),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tdest(s_axis_tdest),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tstrb(s_axis_tstrb),
        .s_axis_tuser(1'b1),
        .s_axis_tvalid(s_axis_tvalid),
        .vfifo_idle(vfifo_idle),
        .vfifo_mm2s_channel_empty(vfifo_mm2s_channel_empty),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_mm2s_rresp_err_intr(NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED),
        .vfifo_s2mm_bresp_err_intr(NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full),
        .vfifo_s2mm_overrun_err_intr(NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0" *) (* C_FAMILY = "kintex7" *) (* C_DRAM_BASE_ADDR = "80000000" *) 
(* C_HAS_AXIS_TUSER = "0" *) (* C_AXIS_TDATA_WIDTH = "64" *) (* C_AXIS_TUSER_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXI_BURST_SIZE = "1024" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_NUM_CHANNEL = "2" *) (* C_NUM_PAGE_CH0 = "8192" *) (* C_NUM_PAGE_CH1 = "8192" *) 
(* C_NUM_PAGE_CH2 = "2048" *) (* C_NUM_PAGE_CH3 = "2048" *) (* C_NUM_PAGE_CH4 = "2048" *) 
(* C_NUM_PAGE_CH5 = "2048" *) (* C_NUM_PAGE_CH6 = "2048" *) (* C_NUM_PAGE_CH7 = "2048" *) 
(* C_IMPLEMENTATION_TYPE = "1" *) (* C_HAS_AXIS_TID = "1" *) (* C_ENABLE_INTERRUPT = "0" *) 
(* C_AR_WEIGHT_CH0 = "4" *) (* C_AR_WEIGHT_CH1 = "2" *) (* C_AR_WEIGHT_CH2 = "8" *) 
(* C_AR_WEIGHT_CH3 = "8" *) (* C_AR_WEIGHT_CH4 = "8" *) (* C_AR_WEIGHT_CH5 = "8" *) 
(* C_AR_WEIGHT_CH6 = "8" *) (* C_AR_WEIGHT_CH7 = "8" *) (* C_DEASSERT_TREADY = "0" *) 
(* C_S2MM_TXN_TIMEOUT_VAL = "64" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0__parameterized0
   (aclk,
    aresetn,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    vfifo_mm2s_channel_full,
    vfifo_s2mm_channel_full,
    vfifo_mm2s_channel_empty,
    vfifo_mm2s_rresp_err_intr,
    vfifo_s2mm_bresp_err_intr,
    vfifo_s2mm_overrun_err_intr,
    vfifo_idle);
  input aclk;
  input aresetn;
  input s_axis_tvalid;
  output s_axis_tready;
  input [63:0]s_axis_tdata;
  input [7:0]s_axis_tstrb;
  input [7:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [63:0]m_axis_tdata;
  output [7:0]m_axis_tstrb;
  output [7:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tuser;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input [1:0]vfifo_mm2s_channel_full;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_mm2s_channel_empty;
  output vfifo_mm2s_rresp_err_intr;
  output vfifo_s2mm_bresp_err_intr;
  output vfifo_s2mm_overrun_err_intr;
  output [1:0]vfifo_idle;

  wire \<const0> ;
  wire \<const1> ;
  wire aclk;
  wire aresetn;
  wire [28:0]\gvfifo_top/argen_inst/ar_address_inc ;
  wire [6:0]\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out ;
  wire [3:0]\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out ;
  wire \gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ;
  wire [3:0]\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out ;
  wire [15:0]\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb ;
  wire \gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i ;
  wire \gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ;
  wire \gvfifo_top/argen_inst/ar_txn_inst/wr_addr_arcnt ;
  wire \gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt ;
  wire [15:0]\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt ;
  wire [15:0]\gvfifo_top/argen_inst/sdpo_int ;
  wire [2:0]\gvfifo_top/awgen_to_mcpf_payload ;
  wire \gvfifo_top/garb/mem_init_done ;
  wire [3:0]\gvfifo_top/garb/rd_data_mm2s_gcnt ;
  wire \gvfifo_top/garb/wr_addr_gcnt ;
  wire \gvfifo_top/garb/wr_addr_mm2s_cnt ;
  wire [3:0]\gvfifo_top/garb/wr_data_gcnt ;
  wire [3:0]\gvfifo_top/garb/wr_data_mm2s_cnt ;
  wire [25:25]\gvfifo_top/mcdf_inst/WR_DATA ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ;
  wire [98:65]\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ;
  wire [31:3]\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ;
  wire [31:20]\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 ;
  wire [12:0]\gvfifo_top/mcdf_inst/rd_pntr_pf ;
  wire \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i ;
  wire \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i ;
  wire [29:14]\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA ;
  wire [15:15]\gvfifo_top/mcpf_inst/WR_DATA ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i ;
  wire [15:0]\gvfifo_top/mcpf_inst/p_0_in1_in ;
  wire [31:12]\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 ;
  wire [30:15]\gvfifo_top/mctf_inst/S_PAYLOAD_DATA ;
  wire [15:15]\gvfifo_top/mctf_inst/WR_DATA ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ;
  wire \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i ;
  wire \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i ;
  wire [15:0]\gvfifo_top/mctf_inst/p_0_in1_in ;
  wire [31:12]\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 ;
  wire [6:1]\gvfifo_top/mctf_to_argen_payload ;
  wire \gvfifo_top/s_axis_tid_arb_i ;
  wire [0:0]\gvfifo_top/tid_fifo_dout ;
  wire [0:0]\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out ;
  wire [5:0]\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out ;
  wire \gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ;
  wire [5:0]\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out ;
  wire [31:0]m_axi_araddr;
  wire [31:0]m_axi_araddr_i;
  wire [0:0]m_axi_arid;
  wire m_axi_arid_i;
  wire [7:0]m_axi_arlen;
  wire [7:0]m_axi_arlen_i;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [0:0]\^m_axi_awburst ;
  wire [0:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire m_axi_awready;
  wire [1:0]\^m_axi_awsize ;
  wire m_axi_awvalid;
  wire [0:0]m_axi_bid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [0:0]m_axi_rid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire [63:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire [63:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [7:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire \n_0_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 ;
  wire \n_0_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10__0 ;
  wire \n_0_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6 ;
  wire \n_0_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_0_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_0_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 ;
  wire \n_0_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9__0 ;
  wire \n_0_argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7 ;
  wire \n_0_argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7 ;
  wire \n_0_argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8 ;
  wire \n_0_argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7 ;
  wire \n_0_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_10 ;
  wire \n_0_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_11 ;
  wire \n_0_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_12 ;
  wire \n_0_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_0_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0 ;
  wire \n_0_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8 ;
  wire \n_0_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_9 ;
  wire \n_0_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5 ;
  wire \n_0_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15 ;
  wire \n_0_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11 ;
  wire \n_0_garb/sdpram_gcnt/ram_reg_0_1_0_3 ;
  wire \n_0_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3 ;
  wire \n_0_gfwd_mode.storage_data1[98]_i_10 ;
  wire \n_0_gfwd_mode.storage_data1[98]_i_11 ;
  wire \n_0_gfwd_mode.storage_data1[98]_i_13 ;
  wire \n_0_gfwd_mode.storage_data1[98]_i_14 ;
  wire \n_0_gfwd_mode.storage_data1[98]_i_16 ;
  wire \n_0_gfwd_mode.storage_data1[98]_i_17 ;
  wire \n_0_gfwd_mode.storage_data1[98]_i_18 ;
  wire \n_0_gfwd_mode.storage_data1[98]_i_21 ;
  wire \n_0_gfwd_mode.storage_data1[98]_i_22 ;
  wire \n_0_gfwd_mode.storage_data1[98]_i_23 ;
  wire \n_0_gfwd_mode.storage_data1[98]_i_24 ;
  wire \n_0_gfwd_mode.storage_data1[98]_i_26 ;
  wire \n_0_gfwd_mode.storage_data1[98]_i_27 ;
  wire \n_0_gfwd_mode.storage_data1[98]_i_28 ;
  wire \n_0_gfwd_mode.storage_data1[98]_i_29 ;
  wire \n_0_gfwd_mode.storage_data1[98]_i_30 ;
  wire \n_0_gfwd_mode.storage_data1[98]_i_6 ;
  wire \n_0_gfwd_mode.storage_data1[98]_i_7 ;
  wire \n_0_gfwd_mode.storage_data1[98]_i_8 ;
  wire \n_0_gfwd_mode.storage_data1_reg[98]_i_12 ;
  wire \n_0_gfwd_mode.storage_data1_reg[98]_i_20 ;
  wire \n_0_gfwd_mode.storage_data1_reg[98]_i_3 ;
  wire \n_0_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ;
  wire \n_0_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ;
  wire \n_0_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ;
  wire \n_0_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ;
  wire \n_0_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ;
  wire \n_0_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_0_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ;
  wire \n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 ;
  wire \n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ;
  wire \n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ;
  wire \n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ;
  wire \n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ;
  wire \n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31 ;
  wire \n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ;
  wire \n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 ;
  wire \n_0_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 ;
  wire \n_0_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ;
  wire \n_0_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ;
  wire \n_0_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ;
  wire \n_0_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 ;
  wire \n_0_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_0_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 ;
  wire \n_0_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 ;
  wire \n_0_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_0_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 ;
  wire \n_0_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 ;
  wire \n_0_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 ;
  wire \n_0_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31 ;
  wire \n_0_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 ;
  wire \n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ;
  wire \n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ;
  wire \n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ;
  wire \n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ;
  wire \n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_0_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_0_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_0_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_0_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 ;
  wire \n_0_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_0_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ;
  wire \n_0_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 ;
  wire \n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ;
  wire \n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ;
  wire \n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ;
  wire \n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ;
  wire \n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_0_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_0_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_0_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_0_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 ;
  wire \n_0_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_0_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ;
  wire \n_0_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire n_0_ram_reg_0_1_0_0_i_10__0;
  wire n_0_ram_reg_0_1_0_0_i_10__1;
  wire n_0_ram_reg_0_1_0_0_i_10__2;
  wire n_0_ram_reg_0_1_0_0_i_10__3;
  wire n_0_ram_reg_0_1_0_0_i_11;
  wire n_0_ram_reg_0_1_0_0_i_11__0;
  wire n_0_ram_reg_0_1_0_0_i_11__1;
  wire n_0_ram_reg_0_1_0_0_i_11__2;
  wire n_0_ram_reg_0_1_0_0_i_12__0;
  wire n_0_ram_reg_0_1_0_0_i_12__1;
  wire n_0_ram_reg_0_1_0_0_i_12__2;
  wire n_0_ram_reg_0_1_0_0_i_12__3;
  wire n_0_ram_reg_0_1_0_0_i_13__0;
  wire n_0_ram_reg_0_1_0_0_i_13__1;
  wire n_0_ram_reg_0_1_0_0_i_13__2;
  wire n_0_ram_reg_0_1_0_0_i_13__3;
  wire n_0_ram_reg_0_1_0_0_i_14__0;
  wire n_0_ram_reg_0_1_0_0_i_14__1;
  wire n_0_ram_reg_0_1_0_0_i_14__2;
  wire n_0_ram_reg_0_1_0_0_i_14__3;
  wire n_0_ram_reg_0_1_0_0_i_15;
  wire n_0_ram_reg_0_1_0_0_i_15__0;
  wire n_0_ram_reg_0_1_0_0_i_15__1;
  wire n_0_ram_reg_0_1_0_0_i_15__2;
  wire n_0_ram_reg_0_1_0_0_i_15__3;
  wire n_0_ram_reg_0_1_0_0_i_17;
  wire n_0_ram_reg_0_1_0_0_i_17__0;
  wire n_0_ram_reg_0_1_0_0_i_17__1;
  wire n_0_ram_reg_0_1_0_0_i_17__2;
  wire n_0_ram_reg_0_1_0_0_i_18__0;
  wire n_0_ram_reg_0_1_0_0_i_18__1;
  wire n_0_ram_reg_0_1_0_0_i_18__2;
  wire n_0_ram_reg_0_1_0_0_i_18__3;
  wire n_0_ram_reg_0_1_0_0_i_19;
  wire n_0_ram_reg_0_1_0_0_i_19__0;
  wire n_0_ram_reg_0_1_0_0_i_19__1;
  wire n_0_ram_reg_0_1_0_0_i_19__2;
  wire n_0_ram_reg_0_1_0_0_i_1__4;
  wire n_0_ram_reg_0_1_0_0_i_2;
  wire n_0_ram_reg_0_1_0_0_i_20;
  wire n_0_ram_reg_0_1_0_0_i_20__0;
  wire n_0_ram_reg_0_1_0_0_i_20__1;
  wire n_0_ram_reg_0_1_0_0_i_20__2;
  wire n_0_ram_reg_0_1_0_0_i_20__3;
  wire n_0_ram_reg_0_1_0_0_i_22__0;
  wire n_0_ram_reg_0_1_0_0_i_22__1;
  wire n_0_ram_reg_0_1_0_0_i_22__2;
  wire n_0_ram_reg_0_1_0_0_i_22__3;
  wire n_0_ram_reg_0_1_0_0_i_23__0;
  wire n_0_ram_reg_0_1_0_0_i_23__1;
  wire n_0_ram_reg_0_1_0_0_i_23__2;
  wire n_0_ram_reg_0_1_0_0_i_23__3;
  wire n_0_ram_reg_0_1_0_0_i_25;
  wire n_0_ram_reg_0_1_0_0_i_26__0;
  wire n_0_ram_reg_0_1_0_0_i_26__1;
  wire n_0_ram_reg_0_1_0_0_i_26__2;
  wire n_0_ram_reg_0_1_0_0_i_26__3;
  wire n_0_ram_reg_0_1_0_0_i_27;
  wire n_0_ram_reg_0_1_0_0_i_27__0;
  wire n_0_ram_reg_0_1_0_0_i_27__1;
  wire n_0_ram_reg_0_1_0_0_i_27__2;
  wire n_0_ram_reg_0_1_0_0_i_28__0;
  wire n_0_ram_reg_0_1_0_0_i_28__1;
  wire n_0_ram_reg_0_1_0_0_i_28__2;
  wire n_0_ram_reg_0_1_0_0_i_28__3;
  wire n_0_ram_reg_0_1_0_0_i_29__0;
  wire n_0_ram_reg_0_1_0_0_i_29__1;
  wire n_0_ram_reg_0_1_0_0_i_29__2;
  wire n_0_ram_reg_0_1_0_0_i_29__3;
  wire n_0_ram_reg_0_1_0_0_i_2__0;
  wire n_0_ram_reg_0_1_0_0_i_2__1;
  wire n_0_ram_reg_0_1_0_0_i_2__2;
  wire n_0_ram_reg_0_1_0_0_i_2__3;
  wire n_0_ram_reg_0_1_0_0_i_30__0;
  wire n_0_ram_reg_0_1_0_0_i_30__1;
  wire n_0_ram_reg_0_1_0_0_i_30__2;
  wire n_0_ram_reg_0_1_0_0_i_30__3;
  wire n_0_ram_reg_0_1_0_0_i_5__0;
  wire n_0_ram_reg_0_1_0_0_i_5__1;
  wire n_0_ram_reg_0_1_0_0_i_5__2;
  wire n_0_ram_reg_0_1_0_0_i_5__3;
  wire n_0_ram_reg_0_1_0_0_i_7__0;
  wire n_0_ram_reg_0_1_0_0_i_7__1;
  wire n_0_ram_reg_0_1_0_0_i_7__2;
  wire n_0_ram_reg_0_1_0_0_i_7__3;
  wire n_0_ram_reg_0_1_0_0_i_8__0;
  wire n_0_ram_reg_0_1_0_0_i_8__1;
  wire n_0_ram_reg_0_1_0_0_i_8__2;
  wire n_0_ram_reg_0_1_0_0_i_8__3;
  wire n_0_ram_reg_0_1_0_0_i_9__0;
  wire n_0_ram_reg_0_1_0_0_i_9__1;
  wire n_0_ram_reg_0_1_0_0_i_9__2;
  wire n_0_ram_reg_0_1_0_0_i_9__3;
  wire n_0_ram_reg_0_1_0_3_i_2__0;
  wire n_0_ram_reg_0_1_0_3_i_5__0;
  wire n_0_ram_reg_0_1_0_5_i_10;
  wire n_0_ram_reg_0_1_0_5_i_10__0;
  wire n_0_ram_reg_0_1_0_5_i_10__1;
  wire n_0_ram_reg_0_1_0_5_i_10__2;
  wire n_0_ram_reg_0_1_0_5_i_10__3;
  wire n_0_ram_reg_0_1_0_5_i_11;
  wire n_0_ram_reg_0_1_0_5_i_11__0;
  wire n_0_ram_reg_0_1_0_5_i_11__1;
  wire n_0_ram_reg_0_1_0_5_i_11__2;
  wire n_0_ram_reg_0_1_0_5_i_11__3;
  wire n_0_ram_reg_0_1_0_5_i_12;
  wire n_0_ram_reg_0_1_0_5_i_12__0;
  wire n_0_ram_reg_0_1_0_5_i_12__1;
  wire n_0_ram_reg_0_1_0_5_i_12__2;
  wire n_0_ram_reg_0_1_0_5_i_12__3;
  wire n_0_ram_reg_0_1_0_5_i_13;
  wire n_0_ram_reg_0_1_0_5_i_13__0;
  wire n_0_ram_reg_0_1_0_5_i_13__1;
  wire n_0_ram_reg_0_1_0_5_i_13__2;
  wire n_0_ram_reg_0_1_0_5_i_13__3;
  wire n_0_ram_reg_0_1_0_5_i_14;
  wire n_0_ram_reg_0_1_0_5_i_14__0;
  wire n_0_ram_reg_0_1_0_5_i_14__1;
  wire n_0_ram_reg_0_1_0_5_i_14__2;
  wire n_0_ram_reg_0_1_0_5_i_14__3;
  wire n_0_ram_reg_0_1_0_5_i_15;
  wire n_0_ram_reg_0_1_0_5_i_15__0;
  wire n_0_ram_reg_0_1_0_5_i_15__1;
  wire n_0_ram_reg_0_1_0_5_i_15__2;
  wire n_0_ram_reg_0_1_0_5_i_15__3;
  wire n_0_ram_reg_0_1_0_5_i_16;
  wire n_0_ram_reg_0_1_0_5_i_16__0;
  wire n_0_ram_reg_0_1_0_5_i_16__1;
  wire n_0_ram_reg_0_1_0_5_i_16__2;
  wire n_0_ram_reg_0_1_0_5_i_16__3;
  wire n_0_ram_reg_0_1_0_5_i_17;
  wire n_0_ram_reg_0_1_0_5_i_17__0;
  wire n_0_ram_reg_0_1_0_5_i_17__1;
  wire n_0_ram_reg_0_1_0_5_i_17__2;
  wire n_0_ram_reg_0_1_0_5_i_17__3;
  wire n_0_ram_reg_0_1_0_5_i_18;
  wire n_0_ram_reg_0_1_0_5_i_1__3;
  wire n_0_ram_reg_0_1_0_5_i_1__4;
  wire n_0_ram_reg_0_1_0_5_i_1__5;
  wire n_0_ram_reg_0_1_0_5_i_1__6;
  wire n_0_ram_reg_0_1_0_5_i_1__7;
  wire n_0_ram_reg_0_1_0_5_i_2__1;
  wire n_0_ram_reg_0_1_0_5_i_2__2;
  wire n_0_ram_reg_0_1_0_5_i_2__3;
  wire n_0_ram_reg_0_1_0_5_i_2__4;
  wire n_0_ram_reg_0_1_0_5_i_2__5;
  wire n_0_ram_reg_0_1_0_5_i_2__6;
  wire n_0_ram_reg_0_1_0_5_i_3__1;
  wire n_0_ram_reg_0_1_0_5_i_3__2;
  wire n_0_ram_reg_0_1_0_5_i_3__3;
  wire n_0_ram_reg_0_1_0_5_i_3__4;
  wire n_0_ram_reg_0_1_0_5_i_3__5;
  wire n_0_ram_reg_0_1_0_5_i_3__6;
  wire n_0_ram_reg_0_1_0_5_i_4__1;
  wire n_0_ram_reg_0_1_0_5_i_4__2;
  wire n_0_ram_reg_0_1_0_5_i_4__3;
  wire n_0_ram_reg_0_1_0_5_i_4__4;
  wire n_0_ram_reg_0_1_0_5_i_4__5;
  wire n_0_ram_reg_0_1_0_5_i_5__3;
  wire n_0_ram_reg_0_1_0_5_i_5__4;
  wire n_0_ram_reg_0_1_0_5_i_5__5;
  wire n_0_ram_reg_0_1_0_5_i_5__6;
  wire n_0_ram_reg_0_1_0_5_i_5__7;
  wire n_0_ram_reg_0_1_0_5_i_6__1;
  wire n_0_ram_reg_0_1_0_5_i_6__2;
  wire n_0_ram_reg_0_1_0_5_i_6__3;
  wire n_0_ram_reg_0_1_0_5_i_6__4;
  wire n_0_ram_reg_0_1_0_5_i_6__5;
  wire n_0_ram_reg_0_1_0_5_i_7__1;
  wire n_0_ram_reg_0_1_0_5_i_7__2;
  wire n_0_ram_reg_0_1_0_5_i_8__1;
  wire n_0_ram_reg_0_1_0_5_i_8__2;
  wire n_0_ram_reg_0_1_0_5_i_9;
  wire n_0_ram_reg_0_1_0_5_i_9__0;
  wire n_0_ram_reg_0_1_0_5_i_9__1;
  wire n_0_ram_reg_0_1_0_5_i_9__2;
  wire n_0_ram_reg_0_1_0_5_i_9__3;
  wire n_0_ram_reg_0_1_12_15_i_10;
  wire n_0_ram_reg_0_1_12_15_i_10__0;
  wire n_0_ram_reg_0_1_12_15_i_10__1;
  wire n_0_ram_reg_0_1_12_15_i_10__2;
  wire n_0_ram_reg_0_1_12_15_i_1__1;
  wire n_0_ram_reg_0_1_12_15_i_1__2;
  wire n_0_ram_reg_0_1_12_15_i_1__3;
  wire n_0_ram_reg_0_1_12_15_i_1__4;
  wire n_0_ram_reg_0_1_12_15_i_2__1;
  wire n_0_ram_reg_0_1_12_15_i_2__2;
  wire n_0_ram_reg_0_1_12_15_i_2__3;
  wire n_0_ram_reg_0_1_12_15_i_2__4;
  wire n_0_ram_reg_0_1_12_15_i_3__2;
  wire n_0_ram_reg_0_1_12_15_i_3__4;
  wire n_0_ram_reg_0_1_12_15_i_4__1;
  wire n_0_ram_reg_0_1_12_15_i_4__2;
  wire n_0_ram_reg_0_1_12_15_i_4__3;
  wire n_0_ram_reg_0_1_12_15_i_4__4;
  wire n_0_ram_reg_0_1_12_15_i_6__3;
  wire n_0_ram_reg_0_1_12_15_i_7__3;
  wire n_0_ram_reg_0_1_12_15_i_8;
  wire n_0_ram_reg_0_1_12_15_i_8__0;
  wire n_0_ram_reg_0_1_12_15_i_8__1;
  wire n_0_ram_reg_0_1_12_15_i_8__2;
  wire n_0_ram_reg_0_1_12_15_i_8__3;
  wire n_0_ram_reg_0_1_12_15_i_9;
  wire n_0_ram_reg_0_1_12_15_i_9__0;
  wire n_0_ram_reg_0_1_12_15_i_9__1;
  wire n_0_ram_reg_0_1_12_15_i_9__2;
  wire n_0_ram_reg_0_1_12_15_i_9__3;
  wire n_0_ram_reg_0_1_12_17_i_1;
  wire n_0_ram_reg_0_1_12_17_i_10;
  wire n_0_ram_reg_0_1_12_17_i_10__0;
  wire n_0_ram_reg_0_1_12_17_i_10__1;
  wire n_0_ram_reg_0_1_12_17_i_11;
  wire n_0_ram_reg_0_1_12_17_i_11__0;
  wire n_0_ram_reg_0_1_12_17_i_11__1;
  wire n_0_ram_reg_0_1_12_17_i_1__0;
  wire n_0_ram_reg_0_1_12_17_i_2;
  wire n_0_ram_reg_0_1_12_17_i_2__0;
  wire n_0_ram_reg_0_1_12_17_i_3;
  wire n_0_ram_reg_0_1_12_17_i_3__0;
  wire n_0_ram_reg_0_1_12_17_i_4;
  wire n_0_ram_reg_0_1_12_17_i_4__0;
  wire n_0_ram_reg_0_1_12_17_i_5;
  wire n_0_ram_reg_0_1_12_17_i_5__0;
  wire n_0_ram_reg_0_1_12_17_i_6;
  wire n_0_ram_reg_0_1_12_17_i_6__0;
  wire n_0_ram_reg_0_1_12_17_i_8;
  wire n_0_ram_reg_0_1_12_17_i_8__0;
  wire n_0_ram_reg_0_1_12_17_i_8__1;
  wire n_0_ram_reg_0_1_12_17_i_9;
  wire n_0_ram_reg_0_1_12_17_i_9__0;
  wire n_0_ram_reg_0_1_12_17_i_9__1;
  wire n_0_ram_reg_0_1_18_23_i_1;
  wire n_0_ram_reg_0_1_18_23_i_10;
  wire n_0_ram_reg_0_1_18_23_i_10__0;
  wire n_0_ram_reg_0_1_18_23_i_10__1;
  wire n_0_ram_reg_0_1_18_23_i_11;
  wire n_0_ram_reg_0_1_18_23_i_11__0;
  wire n_0_ram_reg_0_1_18_23_i_11__1;
  wire n_0_ram_reg_0_1_18_23_i_12;
  wire n_0_ram_reg_0_1_18_23_i_12__0;
  wire n_0_ram_reg_0_1_18_23_i_12__1;
  wire n_0_ram_reg_0_1_18_23_i_13;
  wire n_0_ram_reg_0_1_18_23_i_13__0;
  wire n_0_ram_reg_0_1_18_23_i_13__1;
  wire n_0_ram_reg_0_1_18_23_i_14;
  wire n_0_ram_reg_0_1_18_23_i_14__0;
  wire n_0_ram_reg_0_1_18_23_i_14__1;
  wire n_0_ram_reg_0_1_18_23_i_15;
  wire n_0_ram_reg_0_1_18_23_i_15__0;
  wire n_0_ram_reg_0_1_18_23_i_15__1;
  wire n_0_ram_reg_0_1_18_23_i_16;
  wire n_0_ram_reg_0_1_18_23_i_16__0;
  wire n_0_ram_reg_0_1_18_23_i_16__1;
  wire n_0_ram_reg_0_1_18_23_i_1__0;
  wire n_0_ram_reg_0_1_18_23_i_2;
  wire n_0_ram_reg_0_1_18_23_i_2__0;
  wire n_0_ram_reg_0_1_18_23_i_3;
  wire n_0_ram_reg_0_1_18_23_i_3__0;
  wire n_0_ram_reg_0_1_18_23_i_4;
  wire n_0_ram_reg_0_1_18_23_i_4__0;
  wire n_0_ram_reg_0_1_18_23_i_5;
  wire n_0_ram_reg_0_1_18_23_i_5__0;
  wire n_0_ram_reg_0_1_18_23_i_6;
  wire n_0_ram_reg_0_1_18_23_i_6__0;
  wire n_0_ram_reg_0_1_18_23_i_9;
  wire n_0_ram_reg_0_1_18_23_i_9__0;
  wire n_0_ram_reg_0_1_18_23_i_9__1;
  wire n_0_ram_reg_0_1_24_29_i_10;
  wire n_0_ram_reg_0_1_24_29_i_10__0;
  wire n_0_ram_reg_0_1_24_29_i_10__1;
  wire n_0_ram_reg_0_1_24_29_i_11;
  wire n_0_ram_reg_0_1_24_29_i_11__0;
  wire n_0_ram_reg_0_1_24_29_i_11__1;
  wire n_0_ram_reg_0_1_24_29_i_12;
  wire n_0_ram_reg_0_1_24_29_i_12__0;
  wire n_0_ram_reg_0_1_24_29_i_1__0;
  wire n_0_ram_reg_0_1_24_29_i_2;
  wire n_0_ram_reg_0_1_24_29_i_2__0;
  wire n_0_ram_reg_0_1_24_29_i_3;
  wire n_0_ram_reg_0_1_24_29_i_3__0;
  wire n_0_ram_reg_0_1_24_29_i_4;
  wire n_0_ram_reg_0_1_24_29_i_4__0;
  wire n_0_ram_reg_0_1_24_29_i_5;
  wire n_0_ram_reg_0_1_24_29_i_5__0;
  wire n_0_ram_reg_0_1_24_29_i_6;
  wire n_0_ram_reg_0_1_24_29_i_6__0;
  wire n_0_ram_reg_0_1_24_29_i_8;
  wire n_0_ram_reg_0_1_24_29_i_9;
  wire n_0_ram_reg_0_1_24_29_i_9__0;
  wire n_0_ram_reg_0_1_24_29_i_9__1;
  wire n_0_ram_reg_0_1_30_31_i_1;
  wire n_0_ram_reg_0_1_30_31_i_1__0;
  wire n_0_ram_reg_0_1_30_31_i_2;
  wire n_0_ram_reg_0_1_30_31_i_2__0;
  wire n_0_ram_reg_0_1_30_31_i_4;
  wire n_0_ram_reg_0_1_30_31_i_4__0;
  wire n_0_ram_reg_0_1_30_31_i_4__1;
  wire n_0_ram_reg_0_1_6_11_i_10;
  wire n_0_ram_reg_0_1_6_11_i_10__0;
  wire n_0_ram_reg_0_1_6_11_i_10__1;
  wire n_0_ram_reg_0_1_6_11_i_10__2;
  wire n_0_ram_reg_0_1_6_11_i_10__3;
  wire n_0_ram_reg_0_1_6_11_i_10__4;
  wire n_0_ram_reg_0_1_6_11_i_10__5;
  wire n_0_ram_reg_0_1_6_11_i_11;
  wire n_0_ram_reg_0_1_6_11_i_11__0;
  wire n_0_ram_reg_0_1_6_11_i_11__1;
  wire n_0_ram_reg_0_1_6_11_i_11__2;
  wire n_0_ram_reg_0_1_6_11_i_11__3;
  wire n_0_ram_reg_0_1_6_11_i_11__4;
  wire n_0_ram_reg_0_1_6_11_i_11__5;
  wire n_0_ram_reg_0_1_6_11_i_12;
  wire n_0_ram_reg_0_1_6_11_i_12__0;
  wire n_0_ram_reg_0_1_6_11_i_13;
  wire n_0_ram_reg_0_1_6_11_i_13__0;
  wire n_0_ram_reg_0_1_6_11_i_13__1;
  wire n_0_ram_reg_0_1_6_11_i_14;
  wire n_0_ram_reg_0_1_6_11_i_14__0;
  wire n_0_ram_reg_0_1_6_11_i_14__1;
  wire n_0_ram_reg_0_1_6_11_i_15;
  wire n_0_ram_reg_0_1_6_11_i_15__0;
  wire n_0_ram_reg_0_1_6_11_i_15__1;
  wire n_0_ram_reg_0_1_6_11_i_16;
  wire n_0_ram_reg_0_1_6_11_i_16__0;
  wire n_0_ram_reg_0_1_6_11_i_16__1;
  wire n_0_ram_reg_0_1_6_11_i_1__1;
  wire n_0_ram_reg_0_1_6_11_i_1__2;
  wire n_0_ram_reg_0_1_6_11_i_1__3;
  wire n_0_ram_reg_0_1_6_11_i_1__4;
  wire n_0_ram_reg_0_1_6_11_i_1__5;
  wire n_0_ram_reg_0_1_6_11_i_1__6;
  wire n_0_ram_reg_0_1_6_11_i_2__1;
  wire n_0_ram_reg_0_1_6_11_i_2__2;
  wire n_0_ram_reg_0_1_6_11_i_2__3;
  wire n_0_ram_reg_0_1_6_11_i_2__4;
  wire n_0_ram_reg_0_1_6_11_i_2__5;
  wire n_0_ram_reg_0_1_6_11_i_2__6;
  wire n_0_ram_reg_0_1_6_11_i_3__1;
  wire n_0_ram_reg_0_1_6_11_i_3__2;
  wire n_0_ram_reg_0_1_6_11_i_3__3;
  wire n_0_ram_reg_0_1_6_11_i_3__4;
  wire n_0_ram_reg_0_1_6_11_i_3__5;
  wire n_0_ram_reg_0_1_6_11_i_3__6;
  wire n_0_ram_reg_0_1_6_11_i_4__1;
  wire n_0_ram_reg_0_1_6_11_i_4__2;
  wire n_0_ram_reg_0_1_6_11_i_4__3;
  wire n_0_ram_reg_0_1_6_11_i_4__4;
  wire n_0_ram_reg_0_1_6_11_i_4__5;
  wire n_0_ram_reg_0_1_6_11_i_4__6;
  wire n_0_ram_reg_0_1_6_11_i_5__1;
  wire n_0_ram_reg_0_1_6_11_i_5__2;
  wire n_0_ram_reg_0_1_6_11_i_5__3;
  wire n_0_ram_reg_0_1_6_11_i_5__4;
  wire n_0_ram_reg_0_1_6_11_i_5__5;
  wire n_0_ram_reg_0_1_6_11_i_5__6;
  wire n_0_ram_reg_0_1_6_11_i_6__1;
  wire n_0_ram_reg_0_1_6_11_i_6__2;
  wire n_0_ram_reg_0_1_6_11_i_6__3;
  wire n_0_ram_reg_0_1_6_11_i_6__4;
  wire n_0_ram_reg_0_1_6_11_i_6__5;
  wire n_0_ram_reg_0_1_6_11_i_6__6;
  wire n_0_ram_reg_0_1_6_11_i_8;
  wire n_0_ram_reg_0_1_6_11_i_8__0;
  wire n_0_ram_reg_0_1_6_11_i_8__1;
  wire n_0_ram_reg_0_1_6_11_i_8__2;
  wire n_0_ram_reg_0_1_6_11_i_8__3;
  wire n_0_ram_reg_0_1_6_11_i_9;
  wire n_0_ram_reg_0_1_6_11_i_9__0;
  wire n_0_ram_reg_0_1_6_11_i_9__1;
  wire n_0_ram_reg_0_1_6_11_i_9__2;
  wire n_0_ram_reg_0_1_6_11_i_9__3;
  wire n_0_ram_reg_0_1_6_11_i_9__4;
  wire n_0_ram_reg_0_1_6_11_i_9__5;
  wire n_115_inst_vfifo;
  wire n_123_inst_vfifo;
  wire n_134_inst_vfifo;
  wire n_135_inst_vfifo;
  wire n_138_inst_vfifo;
  wire n_141_inst_vfifo;
  wire n_144_inst_vfifo;
  wire n_145_inst_vfifo;
  wire n_166_inst_vfifo;
  wire n_167_inst_vfifo;
  wire n_168_inst_vfifo;
  wire n_169_inst_vfifo;
  wire n_170_inst_vfifo;
  wire n_171_inst_vfifo;
  wire n_172_inst_vfifo;
  wire n_173_inst_vfifo;
  wire n_174_inst_vfifo;
  wire n_175_inst_vfifo;
  wire n_176_inst_vfifo;
  wire n_177_inst_vfifo;
  wire n_178_inst_vfifo;
  wire n_179_inst_vfifo;
  wire n_180_inst_vfifo;
  wire n_181_inst_vfifo;
  wire n_182_inst_vfifo;
  wire n_183_inst_vfifo;
  wire n_184_inst_vfifo;
  wire n_185_inst_vfifo;
  wire n_186_inst_vfifo;
  wire n_189_inst_vfifo;
  wire n_192_inst_vfifo;
  wire n_193_inst_vfifo;
  wire \n_1_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 ;
  wire \n_1_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6 ;
  wire \n_1_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 ;
  wire \n_1_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_1_argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7 ;
  wire \n_1_argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7 ;
  wire \n_1_argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8 ;
  wire \n_1_argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7 ;
  wire \n_1_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_1_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0 ;
  wire \n_1_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8 ;
  wire \n_1_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5 ;
  wire \n_1_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15 ;
  wire \n_1_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11 ;
  wire \n_1_garb/sdpram_gcnt/ram_reg_0_1_0_3 ;
  wire \n_1_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3 ;
  wire \n_1_gfwd_mode.storage_data1_reg[98]_i_12 ;
  wire \n_1_gfwd_mode.storage_data1_reg[98]_i_2 ;
  wire \n_1_gfwd_mode.storage_data1_reg[98]_i_20 ;
  wire \n_1_gfwd_mode.storage_data1_reg[98]_i_3 ;
  wire \n_1_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ;
  wire \n_1_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ;
  wire \n_1_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ;
  wire \n_1_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ;
  wire \n_1_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ;
  wire \n_1_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_1_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ;
  wire \n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ;
  wire \n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ;
  wire \n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ;
  wire \n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ;
  wire \n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31 ;
  wire \n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ;
  wire \n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 ;
  wire \n_1_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 ;
  wire \n_1_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ;
  wire \n_1_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ;
  wire \n_1_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ;
  wire \n_1_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 ;
  wire \n_1_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_1_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 ;
  wire \n_1_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_1_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 ;
  wire \n_1_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 ;
  wire \n_1_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 ;
  wire \n_1_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31 ;
  wire \n_1_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ;
  wire \n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ;
  wire \n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ;
  wire \n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ;
  wire \n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_1_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_1_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_1_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_1_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_1_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_1_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ;
  wire \n_1_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ;
  wire \n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ;
  wire \n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ;
  wire \n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ;
  wire \n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_1_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_1_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_1_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_1_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_1_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_1_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ;
  wire \n_1_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire n_1_ram_reg_0_1_0_0_i_11;
  wire n_1_ram_reg_0_1_0_0_i_11__0;
  wire n_1_ram_reg_0_1_0_0_i_11__1;
  wire n_1_ram_reg_0_1_0_0_i_11__2;
  wire n_1_ram_reg_0_1_0_0_i_17;
  wire n_1_ram_reg_0_1_0_0_i_17__0;
  wire n_1_ram_reg_0_1_0_0_i_17__1;
  wire n_1_ram_reg_0_1_0_0_i_17__2;
  wire n_1_ram_reg_0_1_0_0_i_4__0;
  wire n_1_ram_reg_0_1_0_0_i_4__1;
  wire n_1_ram_reg_0_1_0_0_i_4__2;
  wire n_1_ram_reg_0_1_0_0_i_4__3;
  wire n_1_ram_reg_0_1_0_0_i_5__0;
  wire n_1_ram_reg_0_1_0_0_i_5__1;
  wire n_1_ram_reg_0_1_0_0_i_5__2;
  wire n_1_ram_reg_0_1_0_0_i_5__3;
  wire \n_1_tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1 ;
  wire n_214_inst_vfifo;
  wire n_215_inst_vfifo;
  wire n_216_inst_vfifo;
  wire n_217_inst_vfifo;
  wire n_218_inst_vfifo;
  wire n_219_inst_vfifo;
  wire n_220_inst_vfifo;
  wire n_221_inst_vfifo;
  wire n_222_inst_vfifo;
  wire n_223_inst_vfifo;
  wire n_224_inst_vfifo;
  wire n_225_inst_vfifo;
  wire n_226_inst_vfifo;
  wire n_227_inst_vfifo;
  wire n_228_inst_vfifo;
  wire n_229_inst_vfifo;
  wire n_230_inst_vfifo;
  wire n_231_inst_vfifo;
  wire n_232_inst_vfifo;
  wire n_233_inst_vfifo;
  wire n_234_inst_vfifo;
  wire n_237_inst_vfifo;
  wire n_238_inst_vfifo;
  wire n_239_inst_vfifo;
  wire n_240_inst_vfifo;
  wire n_241_inst_vfifo;
  wire n_242_inst_vfifo;
  wire n_243_inst_vfifo;
  wire n_244_inst_vfifo;
  wire n_245_inst_vfifo;
  wire n_246_inst_vfifo;
  wire n_247_inst_vfifo;
  wire n_248_inst_vfifo;
  wire n_249_inst_vfifo;
  wire n_250_inst_vfifo;
  wire n_251_inst_vfifo;
  wire n_252_inst_vfifo;
  wire n_253_inst_vfifo;
  wire n_254_inst_vfifo;
  wire n_255_inst_vfifo;
  wire n_256_inst_vfifo;
  wire n_257_inst_vfifo;
  wire n_258_inst_vfifo;
  wire n_259_inst_vfifo;
  wire n_260_inst_vfifo;
  wire n_261_inst_vfifo;
  wire n_262_inst_vfifo;
  wire n_263_inst_vfifo;
  wire n_264_inst_vfifo;
  wire n_265_inst_vfifo;
  wire \n_2_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 ;
  wire \n_2_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6 ;
  wire \n_2_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 ;
  wire \n_2_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_2_argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7 ;
  wire \n_2_argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7 ;
  wire \n_2_argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8 ;
  wire \n_2_argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7 ;
  wire \n_2_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_2_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0 ;
  wire \n_2_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8 ;
  wire \n_2_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5 ;
  wire \n_2_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15 ;
  wire \n_2_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11 ;
  wire \n_2_garb/sdpram_gcnt/ram_reg_0_1_0_3 ;
  wire \n_2_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3 ;
  wire \n_2_gfwd_mode.storage_data1_reg[98]_i_12 ;
  wire \n_2_gfwd_mode.storage_data1_reg[98]_i_2 ;
  wire \n_2_gfwd_mode.storage_data1_reg[98]_i_20 ;
  wire \n_2_gfwd_mode.storage_data1_reg[98]_i_3 ;
  wire \n_2_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ;
  wire \n_2_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ;
  wire \n_2_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ;
  wire \n_2_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ;
  wire \n_2_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ;
  wire \n_2_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_2_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ;
  wire \n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ;
  wire \n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ;
  wire \n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ;
  wire \n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ;
  wire \n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ;
  wire \n_2_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 ;
  wire \n_2_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ;
  wire \n_2_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ;
  wire \n_2_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ;
  wire \n_2_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 ;
  wire \n_2_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_2_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 ;
  wire \n_2_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_2_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 ;
  wire \n_2_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 ;
  wire \n_2_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 ;
  wire \n_2_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ;
  wire \n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ;
  wire \n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ;
  wire \n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ;
  wire \n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_2_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_2_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_2_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_2_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_2_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_2_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ;
  wire \n_2_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ;
  wire \n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ;
  wire \n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ;
  wire \n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ;
  wire \n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_2_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_2_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_2_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_2_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_2_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_2_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ;
  wire \n_2_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire n_2_ram_reg_0_1_0_0_i_11;
  wire n_2_ram_reg_0_1_0_0_i_11__0;
  wire n_2_ram_reg_0_1_0_0_i_11__1;
  wire n_2_ram_reg_0_1_0_0_i_11__2;
  wire n_2_ram_reg_0_1_0_0_i_17;
  wire n_2_ram_reg_0_1_0_0_i_17__0;
  wire n_2_ram_reg_0_1_0_0_i_17__1;
  wire n_2_ram_reg_0_1_0_0_i_17__2;
  wire n_2_ram_reg_0_1_0_0_i_4__0;
  wire n_2_ram_reg_0_1_0_0_i_4__1;
  wire n_2_ram_reg_0_1_0_0_i_4__2;
  wire n_2_ram_reg_0_1_0_0_i_4__3;
  wire n_2_ram_reg_0_1_0_0_i_5__0;
  wire n_2_ram_reg_0_1_0_0_i_5__1;
  wire n_2_ram_reg_0_1_0_0_i_5__2;
  wire n_2_ram_reg_0_1_0_0_i_5__3;
  wire n_305_inst_vfifo;
  wire n_306_inst_vfifo;
  wire n_307_inst_vfifo;
  wire n_308_inst_vfifo;
  wire n_309_inst_vfifo;
  wire n_310_inst_vfifo;
  wire n_311_inst_vfifo;
  wire n_312_inst_vfifo;
  wire n_313_inst_vfifo;
  wire n_314_inst_vfifo;
  wire n_315_inst_vfifo;
  wire n_316_inst_vfifo;
  wire n_317_inst_vfifo;
  wire n_318_inst_vfifo;
  wire n_319_inst_vfifo;
  wire n_320_inst_vfifo;
  wire n_336_inst_vfifo;
  wire n_338_inst_vfifo;
  wire n_339_inst_vfifo;
  wire n_340_inst_vfifo;
  wire n_341_inst_vfifo;
  wire n_343_inst_vfifo;
  wire \n_3_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 ;
  wire \n_3_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6 ;
  wire \n_3_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 ;
  wire \n_3_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_3_argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7 ;
  wire \n_3_argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7 ;
  wire \n_3_argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8 ;
  wire \n_3_argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7 ;
  wire \n_3_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_3_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0 ;
  wire \n_3_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8 ;
  wire \n_3_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5 ;
  wire \n_3_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15 ;
  wire \n_3_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11 ;
  wire \n_3_garb/sdpram_gcnt/ram_reg_0_1_0_3 ;
  wire \n_3_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3 ;
  wire \n_3_gfwd_mode.storage_data1_reg[98]_i_12 ;
  wire \n_3_gfwd_mode.storage_data1_reg[98]_i_2 ;
  wire \n_3_gfwd_mode.storage_data1_reg[98]_i_20 ;
  wire \n_3_gfwd_mode.storage_data1_reg[98]_i_3 ;
  wire \n_3_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ;
  wire \n_3_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ;
  wire \n_3_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ;
  wire \n_3_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ;
  wire \n_3_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ;
  wire \n_3_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_3_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ;
  wire \n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ;
  wire \n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ;
  wire \n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ;
  wire \n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ;
  wire \n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ;
  wire \n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 ;
  wire \n_3_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 ;
  wire \n_3_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ;
  wire \n_3_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ;
  wire \n_3_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ;
  wire \n_3_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 ;
  wire \n_3_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_3_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 ;
  wire \n_3_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_3_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 ;
  wire \n_3_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 ;
  wire \n_3_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 ;
  wire \n_3_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ;
  wire \n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ;
  wire \n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ;
  wire \n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ;
  wire \n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_3_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_3_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_3_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_3_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_3_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_3_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ;
  wire \n_3_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ;
  wire \n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ;
  wire \n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ;
  wire \n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ;
  wire \n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_3_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_3_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_3_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_3_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_3_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_3_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ;
  wire \n_3_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire n_3_ram_reg_0_1_0_0_i_11;
  wire n_3_ram_reg_0_1_0_0_i_11__0;
  wire n_3_ram_reg_0_1_0_0_i_11__1;
  wire n_3_ram_reg_0_1_0_0_i_11__2;
  wire n_3_ram_reg_0_1_0_0_i_17;
  wire n_3_ram_reg_0_1_0_0_i_17__0;
  wire n_3_ram_reg_0_1_0_0_i_17__1;
  wire n_3_ram_reg_0_1_0_0_i_17__2;
  wire n_3_ram_reg_0_1_0_0_i_4__0;
  wire n_3_ram_reg_0_1_0_0_i_4__1;
  wire n_3_ram_reg_0_1_0_0_i_4__2;
  wire n_3_ram_reg_0_1_0_0_i_4__3;
  wire n_3_ram_reg_0_1_0_0_i_5__0;
  wire n_3_ram_reg_0_1_0_0_i_5__1;
  wire n_3_ram_reg_0_1_0_0_i_5__2;
  wire n_3_ram_reg_0_1_0_0_i_5__3;
  wire \n_4_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 ;
  wire \n_4_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 ;
  wire \n_4_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_4_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_4_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5 ;
  wire \n_4_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11 ;
  wire \n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ;
  wire \n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ;
  wire \n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ;
  wire \n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ;
  wire \n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ;
  wire \n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ;
  wire \n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ;
  wire \n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ;
  wire \n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ;
  wire \n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ;
  wire \n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ;
  wire \n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 ;
  wire \n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 ;
  wire \n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ;
  wire \n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ;
  wire \n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ;
  wire \n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 ;
  wire \n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 ;
  wire \n_4_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_4_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 ;
  wire \n_4_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 ;
  wire \n_4_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 ;
  wire \n_4_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ;
  wire \n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ;
  wire \n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_4_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_4_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ;
  wire \n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ;
  wire \n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_4_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_4_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_5_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 ;
  wire \n_5_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 ;
  wire \n_5_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_5_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_5_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5 ;
  wire \n_5_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11 ;
  wire \n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ;
  wire \n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ;
  wire \n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ;
  wire \n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ;
  wire \n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ;
  wire \n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ;
  wire \n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ;
  wire \n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ;
  wire \n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ;
  wire \n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ;
  wire \n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ;
  wire \n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 ;
  wire \n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 ;
  wire \n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ;
  wire \n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ;
  wire \n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ;
  wire \n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 ;
  wire \n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 ;
  wire \n_5_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_5_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 ;
  wire \n_5_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 ;
  wire \n_5_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 ;
  wire \n_5_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ;
  wire \n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ;
  wire \n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_5_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_5_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ;
  wire \n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ;
  wire \n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_5_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ;
  wire \n_5_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ;
  wire \n_6_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 ;
  wire \n_6_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 ;
  wire \n_6_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_6_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ;
  wire \n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ;
  wire \n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ;
  wire \n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ;
  wire \n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ;
  wire \n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ;
  wire \n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 ;
  wire \n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ;
  wire \n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ;
  wire \n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ;
  wire \n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 ;
  wire \n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 ;
  wire \n_6_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_6_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_6_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_6_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_6_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_6_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_6_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_6_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_7_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 ;
  wire \n_7_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 ;
  wire \n_7_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_7_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ;
  wire \n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ;
  wire \n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ;
  wire \n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ;
  wire \n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ;
  wire \n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3 ;
  wire \n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ;
  wire \n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 ;
  wire \n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ;
  wire \n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ;
  wire \n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ;
  wire \n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 ;
  wire \n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3 ;
  wire \n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 ;
  wire \n_7_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_7_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_7_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_7_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire \n_7_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ;
  wire \n_7_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ;
  wire \n_7_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ;
  wire \n_7_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ;
  wire [63:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [7:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [7:0]s_axis_tstrb;
  wire [0:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire [1:0]vfifo_idle;
  wire [1:0]vfifo_mm2s_channel_empty;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire [1:0]\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOA_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOB_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOC_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOD_UNCONNECTED ;
  wire [3:3]\NLW_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOB_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOC_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_garb/sdpram_gcnt/ram_reg_0_1_0_3_DOC_UNCONNECTED ;
  wire [1:0]\NLW_garb/sdpram_gcnt/ram_reg_0_1_0_3_DOD_UNCONNECTED ;
  wire [1:0]\NLW_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_DOC_UNCONNECTED ;
  wire [1:0]\NLW_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_DOD_UNCONNECTED ;
  wire [1:0]\NLW_garb/sdpram_mm2s_gcnt/ram_reg_0_1_0_3_DOC_UNCONNECTED ;
  wire [1:0]\NLW_garb/sdpram_mm2s_gcnt/ram_reg_0_1_0_3_DOD_UNCONNECTED ;
  wire [3:0]\NLW_gfwd_mode.storage_data1_reg[98]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_gfwd_mode.storage_data1_reg[98]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_gfwd_mode.storage_data1_reg[98]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_gfwd_mode.storage_data1_reg[98]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED ;
  wire \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOB_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_DOD_UNCONNECTED ;
  wire [3:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED ;
  wire \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOB_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOB_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [3:3]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED ;
  wire \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [3:3]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED ;
  wire \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [3:3]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED ;
  wire \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [3:3]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED ;
  wire \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_11_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_11__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_11__1_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_11__2_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_17_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_17__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_17__1_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_17__2_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_4__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_4__1_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_4__2_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_4__3_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_5__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_5__1_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_5__2_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_5__3_O_UNCONNECTED;
  wire \NLW_tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_DOC_UNCONNECTED ;
  wire \NLW_tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_DOD_UNCONNECTED ;

  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const1> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const1> ;
  assign m_axi_arcache[0] = \<const1> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const1> ;
  assign m_axi_arsize[0] = \<const1> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \^m_axi_awburst [0];
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const1> ;
  assign m_axi_awcache[0] = \<const1> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1:0] = \^m_axi_awsize [1:0];
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_wstrb[7] = \<const1> ;
  assign m_axi_wstrb[6] = \<const1> ;
  assign m_axi_wstrb[5] = \<const1> ;
  assign m_axi_wstrb[4] = \<const1> ;
  assign m_axi_wstrb[3] = \<const1> ;
  assign m_axi_wstrb[2] = \<const1> ;
  assign m_axi_wstrb[1] = \<const1> ;
  assign m_axi_wstrb[0] = \<const1> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axis_tstrb[7] = \<const1> ;
  assign m_axis_tstrb[6] = \<const1> ;
  assign m_axis_tstrb[5] = \<const1> ;
  assign m_axis_tstrb[4] = \<const1> ;
  assign m_axis_tstrb[3] = \<const1> ;
  assign m_axis_tstrb[2] = \<const1> ;
  assign m_axis_tstrb[1] = \<const1> ;
  assign m_axis_tstrb[0] = \<const1> ;
  assign vfifo_mm2s_rresp_err_intr = \<const0> ;
  assign vfifo_s2mm_bresp_err_intr = \<const0> ;
  assign vfifo_s2mm_overrun_err_intr = \<const0> ;
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
RAM32M \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5 
       (.ADDRA({\<const0> ,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out }),
        .ADDRB({\<const0> ,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out }),
        .ADDRC({\<const0> ,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out }),
        .ADDRD({\<const0> ,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out }),
        .DIA({\gvfifo_top/mctf_to_argen_payload [1],m_axi_arid_i}),
        .DIB(\gvfifo_top/mctf_to_argen_payload [3:2]),
        .DIC(\gvfifo_top/mctf_to_argen_payload [5:4]),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [1:0]),
        .DOB(\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [3:2]),
        .DOC(\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [5:4]),
        .DOD(\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ));
RAM32M \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6 
       (.ADDRA({\<const0> ,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out }),
        .ADDRB({\<const0> ,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out }),
        .ADDRC({\<const0> ,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out }),
        .ADDRD({\<const0> ,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out }),
        .DIA({\<const0> ,\gvfifo_top/mctf_to_argen_payload [6]}),
        .DIB({\<const0> ,\<const0> }),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA({\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOA_UNCONNECTED [1],\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [6]}),
        .DOB(\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ));
CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 
       (.CI(\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 ),
        .CO({\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 ,\n_1_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 ,\n_2_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 ,\n_3_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 ,\n_5_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 ,\n_6_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 ,\n_7_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 }),
        .S({n_0_ram_reg_0_1_0_5_i_15__3,n_0_ram_reg_0_1_0_5_i_16__3,n_0_ram_reg_0_1_0_5_i_17__3,n_0_ram_reg_0_1_0_5_i_18}));
LUT2 #(
    .INIT(4'h6)) 
     \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10__0 
       (.I0(m_axi_araddr_i[3]),
        .I1(m_axi_arlen_i[0]),
        .O(\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10__0 ));
CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6 
       (.CI(\<const0> ),
        .CO({\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6 ,\n_1_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6 ,\n_2_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6 ,\n_3_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6 }),
        .CYINIT(\<const1> ),
        .DI(m_axi_araddr_i[6:3]),
        .O(\gvfifo_top/argen_inst/ar_address_inc [3:0]),
        .S({\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7 ,\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_8 ,\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9__0 ,\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10__0 }));
LUT2 #(
    .INIT(4'h6)) 
     \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7 
       (.I0(m_axi_araddr_i[6]),
        .I1(m_axi_arlen_i[3]),
        .O(\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7 ));
LUT2 #(
    .INIT(4'h6)) 
     \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_8 
       (.I0(m_axi_araddr_i[5]),
        .I1(m_axi_arlen_i[2]),
        .O(\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_8 ));
CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 
       (.CI(\<const0> ),
        .CO({\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 ,\n_1_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 ,\n_2_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 ,\n_3_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/argen_inst/sdpo_int [0]}),
        .O({\n_4_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 ,\n_5_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 ,\n_6_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 ,\n_7_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 }),
        .S({n_0_ram_reg_0_1_0_5_i_11__3,n_0_ram_reg_0_1_0_5_i_12__3,n_0_ram_reg_0_1_0_5_i_13__3,n_0_ram_reg_0_1_0_5_i_14}));
LUT2 #(
    .INIT(4'h6)) 
     \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9__0 
       (.I0(m_axi_araddr_i[4]),
        .I1(m_axi_arlen_i[1]),
        .O(\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9__0 ));
CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5 
       (.CI(\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 ),
        .CO({\NLW_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED [3],\n_1_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5 ,\n_2_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5 ,\n_3_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5 ,\n_5_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5 ,\n_6_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5 ,\n_7_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5 }),
        .S({n_0_ram_reg_0_1_12_15_i_6__3,n_0_ram_reg_0_1_12_15_i_7__3,n_0_ram_reg_0_1_12_15_i_8__3,n_0_ram_reg_0_1_12_15_i_9__3}));
CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7 
       (.CI(\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8 ),
        .CO({\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7 ,\n_1_argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7 ,\n_2_argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7 ,\n_3_argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\gvfifo_top/argen_inst/ar_address_inc [15:12]),
        .S({n_0_ram_reg_0_1_12_17_i_8__1,n_0_ram_reg_0_1_12_17_i_9__1,n_0_ram_reg_0_1_12_17_i_10__1,n_0_ram_reg_0_1_12_17_i_11__1}));
CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7 
       (.CI(\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7 ),
        .CO({\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7 ,\n_1_argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7 ,\n_2_argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7 ,\n_3_argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\gvfifo_top/argen_inst/ar_address_inc [19:16]),
        .S({n_0_ram_reg_0_1_18_23_i_9__1,n_0_ram_reg_0_1_18_23_i_10__1,n_0_ram_reg_0_1_18_23_i_11__1,n_0_ram_reg_0_1_18_23_i_12__1}));
CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8 
       (.CI(\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7 ),
        .CO({\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8 ,\n_1_argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8 ,\n_2_argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8 ,\n_3_argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\gvfifo_top/argen_inst/ar_address_inc [23:20]),
        .S({n_0_ram_reg_0_1_18_23_i_13__1,n_0_ram_reg_0_1_18_23_i_14__1,n_0_ram_reg_0_1_18_23_i_15__1,n_0_ram_reg_0_1_18_23_i_16__1}));
CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7 
       (.CI(\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8 ),
        .CO({\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7 ,\n_1_argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7 ,\n_2_argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7 ,\n_3_argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\gvfifo_top/argen_inst/ar_address_inc [27:24]),
        .S({n_0_ram_reg_0_1_24_29_i_8,n_0_ram_reg_0_1_24_29_i_9__1,n_0_ram_reg_0_1_24_29_i_10__1,n_0_ram_reg_0_1_24_29_i_11__1}));
CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3 
       (.CI(\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7 ),
        .CO(\NLW_argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED [3:1],\gvfifo_top/argen_inst/ar_address_inc [28]}),
        .S({\<const0> ,\<const0> ,\<const0> ,n_0_ram_reg_0_1_30_31_i_4__1}));
LUT2 #(
    .INIT(4'h6)) 
     \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_10 
       (.I0(m_axi_araddr_i[9]),
        .I1(m_axi_arlen_i[6]),
        .O(\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_10 ));
LUT2 #(
    .INIT(4'h6)) 
     \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_11 
       (.I0(m_axi_araddr_i[8]),
        .I1(m_axi_arlen_i[5]),
        .O(\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_11 ));
LUT2 #(
    .INIT(4'h6)) 
     \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_12 
       (.I0(m_axi_araddr_i[7]),
        .I1(m_axi_arlen_i[4]),
        .O(\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_12 ));
CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 
       (.CI(\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 ),
        .CO({\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 ,\n_1_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 ,\n_2_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 ,\n_3_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 ,\n_5_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 ,\n_6_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 ,\n_7_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 }),
        .S({n_0_ram_reg_0_1_6_11_i_8__3,n_0_ram_reg_0_1_6_11_i_9__5,n_0_ram_reg_0_1_6_11_i_10__5,n_0_ram_reg_0_1_6_11_i_11__5}));
CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0 
       (.CI(\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6 ),
        .CO({\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0 ,\n_1_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0 ,\n_2_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0 ,\n_3_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0 }),
        .CYINIT(\<const0> ),
        .DI(m_axi_araddr_i[10:7]),
        .O(\gvfifo_top/argen_inst/ar_address_inc [7:4]),
        .S({\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_9 ,\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_10 ,\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_11 ,\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_12 }));
CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8 
       (.CI(\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0 ),
        .CO({\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8 ,\n_1_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8 ,\n_2_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8 ,\n_3_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\gvfifo_top/argen_inst/ar_address_inc [11:8]),
        .S({n_0_ram_reg_0_1_6_11_i_13__1,n_0_ram_reg_0_1_6_11_i_14__1,n_0_ram_reg_0_1_6_11_i_15__1,n_0_ram_reg_0_1_6_11_i_16__1}));
LUT2 #(
    .INIT(4'h6)) 
     \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_9 
       (.I0(m_axi_araddr_i[10]),
        .I1(m_axi_arlen_i[7]),
        .O(\n_0_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_9 ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axi_arid_i}),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axi_arid_i}),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axi_arid_i}),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i }),
        .DIA({\<const0> ,\<const0> }),
        .DIB({n_265_inst_vfifo,\<const0> }),
        .DIC({n_263_inst_vfifo,n_264_inst_vfifo}),
        .DID({\<const0> ,\<const0> }),
        .DOA(m_axi_araddr_i[1:0]),
        .DOB(m_axi_araddr_i[3:2]),
        .DOC(m_axi_araddr_i[5:4]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_12_17 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axi_arid_i}),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axi_arid_i}),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axi_arid_i}),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i }),
        .DIA({n_255_inst_vfifo,n_256_inst_vfifo}),
        .DIB({n_253_inst_vfifo,n_254_inst_vfifo}),
        .DIC({n_251_inst_vfifo,n_252_inst_vfifo}),
        .DID({\<const0> ,\<const0> }),
        .DOA(m_axi_araddr_i[13:12]),
        .DOB(m_axi_araddr_i[15:14]),
        .DOC(m_axi_araddr_i[17:16]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_18_23 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axi_arid_i}),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axi_arid_i}),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axi_arid_i}),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i }),
        .DIA({n_249_inst_vfifo,n_250_inst_vfifo}),
        .DIB({n_247_inst_vfifo,n_248_inst_vfifo}),
        .DIC({n_245_inst_vfifo,n_246_inst_vfifo}),
        .DID({\<const0> ,\<const0> }),
        .DOA(m_axi_araddr_i[19:18]),
        .DOB(m_axi_araddr_i[21:20]),
        .DOC(m_axi_araddr_i[23:22]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_24_29 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axi_arid_i}),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axi_arid_i}),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axi_arid_i}),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i }),
        .DIA({n_243_inst_vfifo,n_244_inst_vfifo}),
        .DIB({n_241_inst_vfifo,n_242_inst_vfifo}),
        .DIC({n_239_inst_vfifo,n_240_inst_vfifo}),
        .DID({\<const0> ,\<const0> }),
        .DOA(m_axi_araddr_i[25:24]),
        .DOB(m_axi_araddr_i[27:26]),
        .DOC(m_axi_araddr_i[29:28]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axi_arid_i}),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axi_arid_i}),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axi_arid_i}),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i }),
        .DIA({n_237_inst_vfifo,n_238_inst_vfifo}),
        .DIB({\<const0> ,\<const0> }),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA(m_axi_araddr_i[31:30]),
        .DOB(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_6_11 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axi_arid_i}),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axi_arid_i}),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axi_arid_i}),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i }),
        .DIA({n_261_inst_vfifo,n_262_inst_vfifo}),
        .DIB({n_259_inst_vfifo,n_260_inst_vfifo}),
        .DIC({n_257_inst_vfifo,n_258_inst_vfifo}),
        .DID({\<const0> ,\<const0> }),
        .DOA(m_axi_araddr_i[7:6]),
        .DOB(m_axi_araddr_i[9:8]),
        .DOC(m_axi_araddr_i[11:10]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_arcnt }),
        .DIA(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [1:0]),
        .DIB(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [3:2]),
        .DIC(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [5:4]),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5 ,\n_1_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5 }),
        .DOB({\n_2_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5 ,\n_3_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5 }),
        .DOC({\n_4_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5 ,\n_5_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5 }),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(n_340_inst_vfifo));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_arcnt }),
        .DIA(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [13:12]),
        .DIB(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [15:14]),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15 ,\n_1_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15 }),
        .DOB({\n_2_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15 ,\n_3_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15 }),
        .DOC(\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(n_340_inst_vfifo));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_arcnt }),
        .DIA(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [7:6]),
        .DIB(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [9:8]),
        .DIC(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [11:10]),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11 ,\n_1_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11 }),
        .DOB({\n_2_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11 ,\n_3_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11 }),
        .DOC({\n_4_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11 ,\n_5_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11 }),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(n_340_inst_vfifo));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/tid_fifo_dout }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/tid_fifo_dout }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/tid_fifo_dout }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt }),
        .DIA({n_319_inst_vfifo,n_320_inst_vfifo}),
        .DIB({n_317_inst_vfifo,n_318_inst_vfifo}),
        .DIC({n_315_inst_vfifo,n_316_inst_vfifo}),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/argen_inst/sdpo_int [1:0]),
        .DOB(\gvfifo_top/argen_inst/sdpo_int [3:2]),
        .DOC(\gvfifo_top/argen_inst/sdpo_int [5:4]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(n_341_inst_vfifo));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_12_15 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/tid_fifo_dout }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/tid_fifo_dout }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/tid_fifo_dout }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt }),
        .DIA({n_307_inst_vfifo,n_308_inst_vfifo}),
        .DIB({n_305_inst_vfifo,n_306_inst_vfifo}),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/argen_inst/sdpo_int [13:12]),
        .DOB(\gvfifo_top/argen_inst/sdpo_int [15:14]),
        .DOC(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(n_341_inst_vfifo));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_6_11 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/tid_fifo_dout }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/tid_fifo_dout }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/tid_fifo_dout }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt }),
        .DIA({n_313_inst_vfifo,n_314_inst_vfifo}),
        .DIB({n_311_inst_vfifo,n_312_inst_vfifo}),
        .DIC({n_309_inst_vfifo,n_310_inst_vfifo}),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/argen_inst/sdpo_int [7:6]),
        .DOB(\gvfifo_top/argen_inst/sdpo_int [9:8]),
        .DOC(\gvfifo_top/argen_inst/sdpo_int [11:10]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(n_341_inst_vfifo));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt }),
        .DIA({n_319_inst_vfifo,n_320_inst_vfifo}),
        .DIB({n_317_inst_vfifo,n_318_inst_vfifo}),
        .DIC({n_315_inst_vfifo,n_316_inst_vfifo}),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [1:0]),
        .DOB(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [3:2]),
        .DOC(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [5:4]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(n_341_inst_vfifo));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_12_15 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt }),
        .DIA({n_307_inst_vfifo,n_308_inst_vfifo}),
        .DIB({n_305_inst_vfifo,n_306_inst_vfifo}),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [13:12]),
        .DOB(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [15:14]),
        .DOC(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(n_341_inst_vfifo));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_6_11 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt }),
        .DIA({n_313_inst_vfifo,n_314_inst_vfifo}),
        .DIB({n_311_inst_vfifo,n_312_inst_vfifo}),
        .DIC({n_309_inst_vfifo,n_310_inst_vfifo}),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [7:6]),
        .DOB(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [9:8]),
        .DOC(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [11:10]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(n_341_inst_vfifo));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \garb/sdpram_gcnt/ram_reg_0_1_0_3 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/garb/wr_addr_gcnt }),
        .DIA(\gvfifo_top/garb/wr_data_gcnt [1:0]),
        .DIB({\gvfifo_top/garb/wr_data_gcnt [3],n_0_ram_reg_0_1_0_3_i_5__0}),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_garb/sdpram_gcnt/ram_reg_0_1_0_3 ,\n_1_garb/sdpram_gcnt/ram_reg_0_1_0_3 }),
        .DOB({\n_2_garb/sdpram_gcnt/ram_reg_0_1_0_3 ,\n_3_garb/sdpram_gcnt/ram_reg_0_1_0_3 }),
        .DOC(\NLW_garb/sdpram_gcnt/ram_reg_0_1_0_3_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_garb/sdpram_gcnt/ram_reg_0_1_0_3_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(n_343_inst_vfifo));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axis_tdest}),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axis_tdest}),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axis_tdest}),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/garb/wr_addr_mm2s_cnt }),
        .DIA({n_0_ram_reg_0_1_0_3_i_2__0,\gvfifo_top/garb/wr_data_mm2s_cnt [0]}),
        .DIB({\gvfifo_top/garb/wr_data_mm2s_cnt [3],n_115_inst_vfifo}),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3 ,\n_1_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3 }),
        .DOB({\n_2_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3 ,\n_3_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3 }),
        .DOC(\NLW_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(n_336_inst_vfifo));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \garb/sdpram_mm2s_gcnt/ram_reg_0_1_0_3 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axis_tdest}),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axis_tdest}),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,m_axis_tdest}),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/garb/wr_addr_gcnt }),
        .DIA(\gvfifo_top/garb/wr_data_gcnt [1:0]),
        .DIB({\gvfifo_top/garb/wr_data_gcnt [3],n_0_ram_reg_0_1_0_3_i_5__0}),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/garb/rd_data_mm2s_gcnt [1:0]),
        .DOB(\gvfifo_top/garb/rd_data_mm2s_gcnt [3:2]),
        .DOC(\NLW_garb/sdpram_mm2s_gcnt/ram_reg_0_1_0_3_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_garb/sdpram_mm2s_gcnt/ram_reg_0_1_0_3_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(n_343_inst_vfifo));
LUT4 #(
    .INIT(16'h9009)) 
     \gfwd_mode.storage_data1[98]_i_10 
       (.I0(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [27]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [30]),
        .I2(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [26]),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [29]),
        .O(\n_0_gfwd_mode.storage_data1[98]_i_10 ));
LUT4 #(
    .INIT(16'h9009)) 
     \gfwd_mode.storage_data1[98]_i_11 
       (.I0(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [25]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [28]),
        .I2(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [24]),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [27]),
        .O(\n_0_gfwd_mode.storage_data1[98]_i_11 ));
LUT4 #(
    .INIT(16'h22B2)) 
     \gfwd_mode.storage_data1[98]_i_13 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [26]),
        .I1(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [23]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [25]),
        .I3(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [22]),
        .O(\n_0_gfwd_mode.storage_data1[98]_i_13 ));
LUT4 #(
    .INIT(16'h22B2)) 
     \gfwd_mode.storage_data1[98]_i_14 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [24]),
        .I1(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [21]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [23]),
        .I3(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [20]),
        .O(\n_0_gfwd_mode.storage_data1[98]_i_14 ));
LUT4 #(
    .INIT(16'h9009)) 
     \gfwd_mode.storage_data1[98]_i_16 
       (.I0(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [21]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [24]),
        .I2(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [20]),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [23]),
        .O(\n_0_gfwd_mode.storage_data1[98]_i_16 ));
LUT2 #(
    .INIT(4'h8)) 
     \gfwd_mode.storage_data1[98]_i_17 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [22]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [21]),
        .O(\n_0_gfwd_mode.storage_data1[98]_i_17 ));
LUT2 #(
    .INIT(4'h8)) 
     \gfwd_mode.storage_data1[98]_i_18 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [20]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [19]),
        .O(\n_0_gfwd_mode.storage_data1[98]_i_18 ));
LUT2 #(
    .INIT(4'h8)) 
     \gfwd_mode.storage_data1[98]_i_21 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [18]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [17]),
        .O(\n_0_gfwd_mode.storage_data1[98]_i_21 ));
LUT2 #(
    .INIT(4'h8)) 
     \gfwd_mode.storage_data1[98]_i_22 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [16]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [15]),
        .O(\n_0_gfwd_mode.storage_data1[98]_i_22 ));
LUT2 #(
    .INIT(4'h8)) 
     \gfwd_mode.storage_data1[98]_i_23 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [14]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [13]),
        .O(\n_0_gfwd_mode.storage_data1[98]_i_23 ));
LUT2 #(
    .INIT(4'h8)) 
     \gfwd_mode.storage_data1[98]_i_24 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [12]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [11]),
        .O(\n_0_gfwd_mode.storage_data1[98]_i_24 ));
LUT2 #(
    .INIT(4'h8)) 
     \gfwd_mode.storage_data1[98]_i_26 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [4]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [3]),
        .O(\n_0_gfwd_mode.storage_data1[98]_i_26 ));
LUT2 #(
    .INIT(4'h8)) 
     \gfwd_mode.storage_data1[98]_i_27 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [10]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [9]),
        .O(\n_0_gfwd_mode.storage_data1[98]_i_27 ));
LUT2 #(
    .INIT(4'h8)) 
     \gfwd_mode.storage_data1[98]_i_28 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [8]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [7]),
        .O(\n_0_gfwd_mode.storage_data1[98]_i_28 ));
LUT2 #(
    .INIT(4'h8)) 
     \gfwd_mode.storage_data1[98]_i_29 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [6]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [5]),
        .O(\n_0_gfwd_mode.storage_data1[98]_i_29 ));
LUT2 #(
    .INIT(4'h2)) 
     \gfwd_mode.storage_data1[98]_i_30 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [4]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [3]),
        .O(\n_0_gfwd_mode.storage_data1[98]_i_30 ));
LUT4 #(
    .INIT(16'h22B2)) 
     \gfwd_mode.storage_data1[98]_i_6 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [30]),
        .I1(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [27]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [29]),
        .I3(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [26]),
        .O(\n_0_gfwd_mode.storage_data1[98]_i_6 ));
LUT4 #(
    .INIT(16'h22B2)) 
     \gfwd_mode.storage_data1[98]_i_7 
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [28]),
        .I1(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [25]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [27]),
        .I3(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [24]),
        .O(\n_0_gfwd_mode.storage_data1[98]_i_7 ));
LUT2 #(
    .INIT(4'h1)) 
     \gfwd_mode.storage_data1[98]_i_8 
       (.I0(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [31]),
        .I1(\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [30]),
        .O(\n_0_gfwd_mode.storage_data1[98]_i_8 ));
CARRY4 \gfwd_mode.storage_data1_reg[98]_i_12 
       (.CI(\n_0_gfwd_mode.storage_data1_reg[98]_i_20 ),
        .CO({\n_0_gfwd_mode.storage_data1_reg[98]_i_12 ,\n_1_gfwd_mode.storage_data1_reg[98]_i_12 ,\n_2_gfwd_mode.storage_data1_reg[98]_i_12 ,\n_3_gfwd_mode.storage_data1_reg[98]_i_12 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gfwd_mode.storage_data1_reg[98]_i_12_O_UNCONNECTED [3:0]),
        .S({\n_0_gfwd_mode.storage_data1[98]_i_21 ,\n_0_gfwd_mode.storage_data1[98]_i_22 ,\n_0_gfwd_mode.storage_data1[98]_i_23 ,\n_0_gfwd_mode.storage_data1[98]_i_24 }));
CARRY4 \gfwd_mode.storage_data1_reg[98]_i_2 
       (.CI(\n_0_gfwd_mode.storage_data1_reg[98]_i_3 ),
        .CO({\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98],\n_1_gfwd_mode.storage_data1_reg[98]_i_2 ,\n_2_gfwd_mode.storage_data1_reg[98]_i_2 ,\n_3_gfwd_mode.storage_data1_reg[98]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [31],n_338_inst_vfifo,\n_0_gfwd_mode.storage_data1[98]_i_6 ,\n_0_gfwd_mode.storage_data1[98]_i_7 }),
        .O(\NLW_gfwd_mode.storage_data1_reg[98]_i_2_O_UNCONNECTED [3:0]),
        .S({\n_0_gfwd_mode.storage_data1[98]_i_8 ,n_339_inst_vfifo,\n_0_gfwd_mode.storage_data1[98]_i_10 ,\n_0_gfwd_mode.storage_data1[98]_i_11 }));
CARRY4 \gfwd_mode.storage_data1_reg[98]_i_20 
       (.CI(\<const0> ),
        .CO({\n_0_gfwd_mode.storage_data1_reg[98]_i_20 ,\n_1_gfwd_mode.storage_data1_reg[98]_i_20 ,\n_2_gfwd_mode.storage_data1_reg[98]_i_20 ,\n_3_gfwd_mode.storage_data1_reg[98]_i_20 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_gfwd_mode.storage_data1[98]_i_26 }),
        .O(\NLW_gfwd_mode.storage_data1_reg[98]_i_20_O_UNCONNECTED [3:0]),
        .S({\n_0_gfwd_mode.storage_data1[98]_i_27 ,\n_0_gfwd_mode.storage_data1[98]_i_28 ,\n_0_gfwd_mode.storage_data1[98]_i_29 ,\n_0_gfwd_mode.storage_data1[98]_i_30 }));
CARRY4 \gfwd_mode.storage_data1_reg[98]_i_3 
       (.CI(\n_0_gfwd_mode.storage_data1_reg[98]_i_12 ),
        .CO({\n_0_gfwd_mode.storage_data1_reg[98]_i_3 ,\n_1_gfwd_mode.storage_data1_reg[98]_i_3 ,\n_2_gfwd_mode.storage_data1_reg[98]_i_3 ,\n_3_gfwd_mode.storage_data1_reg[98]_i_3 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_gfwd_mode.storage_data1[98]_i_13 ,\n_0_gfwd_mode.storage_data1[98]_i_14 ,\<const0> ,\<const0> }),
        .O(\NLW_gfwd_mode.storage_data1_reg[98]_i_3_O_UNCONNECTED [3:0]),
        .S({n_123_inst_vfifo,\n_0_gfwd_mode.storage_data1[98]_i_16 ,\n_0_gfwd_mode.storage_data1[98]_i_17 ,\n_0_gfwd_mode.storage_data1[98]_i_18 }));
axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_synth inst_vfifo
       (.ADDRD(\gvfifo_top/garb/wr_addr_gcnt ),
        .CO(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .D({\gvfifo_top/awgen_to_mcpf_payload [2],\gvfifo_top/awgen_to_mcpf_payload [0]}),
        .DI(n_0_ram_reg_0_1_0_0_i_15),
        .DIA(\gvfifo_top/garb/wr_data_mm2s_cnt [0]),
        .DIB({\gvfifo_top/garb/wr_data_mm2s_cnt [3],n_115_inst_vfifo}),
        .DOA({\n_0_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3 ,\n_1_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3 }),
        .DOB({\n_2_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3 ,\n_3_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3 }),
        .E(\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ),
        .I1(\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 ),
        .I10({\n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 ,\n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ,\n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ,\n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ,\n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ,\n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ,\n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ,\n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ,\n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ,\n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ,\n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ,\n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ,\n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 }),
        .I11({\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3 ,\n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ,\n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ,\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ,\n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ,\n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ,\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ,\n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ,\n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ,\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ,\n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ,\n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ,\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ,\n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ,\n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ,\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ,\n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ,\n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ,\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 }),
        .I12({\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31 ,\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31 ,\n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ,\n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ,\n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ,\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ,\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ,\n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ,\n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ,\n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ,\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ,\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ,\n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ,\n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ,\n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ,\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ,\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ,\n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ,\n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 }),
        .I13(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I14(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA ),
        .I15({\n_0_garb/sdpram_gcnt/ram_reg_0_1_0_3 ,\n_1_garb/sdpram_gcnt/ram_reg_0_1_0_3 }),
        .I16(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I17({\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ,\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ,\n_6_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ,\n_7_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ,\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_6_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_7_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ,\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ,\n_6_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ,\n_7_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ,\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ,\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ,\n_6_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ,\n_7_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 }),
        .I18({\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ,\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ,\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ,\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ,\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ,\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 }),
        .I19(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I2(\n_0_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 ),
        .I20(\gvfifo_top/mcpf_inst/p_0_in1_in ),
        .I21(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA ),
        .I22(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I23({\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ,\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ,\n_6_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ,\n_7_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ,\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_6_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_7_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ,\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ,\n_6_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ,\n_7_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ,\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ,\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ,\n_6_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ,\n_7_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 }),
        .I24({\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ,\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ,\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ,\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ,\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ,\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 }),
        .I25(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb ),
        .I26({\n_4_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5 ,\n_5_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5 ,\n_6_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5 ,\n_7_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5 ,\n_4_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 ,\n_5_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 ,\n_6_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 ,\n_7_argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 ,\n_4_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 ,\n_5_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 ,\n_6_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 ,\n_7_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 ,\n_4_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 ,\n_5_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 ,\n_6_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 ,\n_7_argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 }),
        .I27({\n_2_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15 ,\n_3_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15 ,\n_0_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15 ,\n_1_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15 ,\n_4_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11 ,\n_5_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11 ,\n_2_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11 ,\n_3_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11 ,\n_0_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11 ,\n_1_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11 ,\n_4_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5 ,\n_5_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5 ,\n_2_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5 ,\n_3_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5 ,\n_0_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5 ,\n_1_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5 }),
        .I28({s_axis_tid,s_axis_tkeep,s_axis_tuser,s_axis_tlast,s_axis_tdata,s_axis_tdest}),
        .I29(\gvfifo_top/mcdf_inst/rd_pntr_pf ),
        .I3(\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 ),
        .I30({\n_0_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31 ,\n_1_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31 ,\n_4_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 ,\n_5_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 ,\n_2_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 ,\n_3_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 ,\n_0_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 ,\n_1_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 ,\n_4_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 ,\n_5_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 ,\n_2_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 ,\n_3_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 ,\n_0_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 ,\n_1_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 ,\n_4_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 ,\n_5_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 ,\n_2_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 ,\n_3_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 ,\n_0_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 ,\n_1_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 ,\n_4_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_5_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_2_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_3_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_0_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_1_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_4_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_5_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_2_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_3_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_0_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_1_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 }),
        .I31({\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 }),
        .I32({\n_2_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_0_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_4_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_5_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_2_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_0_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_4_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_5_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_2_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_0_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 }),
        .I33({\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 }),
        .I34({\n_2_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_0_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_4_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_5_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_2_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_0_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_4_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_5_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_2_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_0_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 }),
        .I35(m_axi_araddr_i),
        .I4(\n_0_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 ),
        .I5(\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 ),
        .I6(\n_0_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 ),
        .I7(n_0_ram_reg_0_1_0_0_i_20__3),
        .I8({\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98],\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [67:65]}),
        .I9({m_axi_arid_i,m_axi_arlen_i}),
        .O1(\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i ),
        .O10(n_123_inst_vfifo),
        .O11({n_134_inst_vfifo,n_135_inst_vfifo}),
        .O12(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .O13(n_138_inst_vfifo),
        .O14(\gvfifo_top/garb/wr_data_gcnt [1:0]),
        .O15(n_141_inst_vfifo),
        .O16(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .O17(n_144_inst_vfifo),
        .O18(n_145_inst_vfifo),
        .O19(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 ),
        .O2(\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i ),
        .O20(n_166_inst_vfifo),
        .O21({n_167_inst_vfifo,n_168_inst_vfifo,n_169_inst_vfifo,n_170_inst_vfifo,n_171_inst_vfifo,n_172_inst_vfifo,n_173_inst_vfifo,n_174_inst_vfifo,n_175_inst_vfifo,n_176_inst_vfifo,n_177_inst_vfifo,n_178_inst_vfifo,n_179_inst_vfifo,n_180_inst_vfifo,n_181_inst_vfifo,n_182_inst_vfifo,n_183_inst_vfifo,n_184_inst_vfifo,n_185_inst_vfifo,n_186_inst_vfifo}),
        .O22(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .O23(n_189_inst_vfifo),
        .O24(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .O25(n_192_inst_vfifo),
        .O26(n_193_inst_vfifo),
        .O27(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 ),
        .O28(n_214_inst_vfifo),
        .O29({n_215_inst_vfifo,n_216_inst_vfifo,n_217_inst_vfifo,n_218_inst_vfifo,n_219_inst_vfifo,n_220_inst_vfifo,n_221_inst_vfifo,n_222_inst_vfifo,n_223_inst_vfifo,n_224_inst_vfifo,n_225_inst_vfifo,n_226_inst_vfifo,n_227_inst_vfifo,n_228_inst_vfifo,n_229_inst_vfifo,n_230_inst_vfifo,n_231_inst_vfifo,n_232_inst_vfifo,n_233_inst_vfifo,n_234_inst_vfifo}),
        .O3({m_axis_tlast,m_axis_tid,m_axis_tuser,m_axis_tdest,m_axis_tkeep,m_axis_tdata}),
        .O30(\gvfifo_top/mctf_to_argen_payload ),
        .O31(\gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i ),
        .O32(\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out ),
        .O33(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt ),
        .O34(\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out ),
        .O35({n_305_inst_vfifo,n_306_inst_vfifo,n_307_inst_vfifo,n_308_inst_vfifo,n_309_inst_vfifo,n_310_inst_vfifo,n_311_inst_vfifo,n_312_inst_vfifo,n_313_inst_vfifo,n_314_inst_vfifo,n_315_inst_vfifo,n_316_inst_vfifo,n_317_inst_vfifo,n_318_inst_vfifo,n_319_inst_vfifo,n_320_inst_vfifo}),
        .O36(\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out ),
        .O37(\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out ),
        .O38(n_336_inst_vfifo),
        .O39(n_338_inst_vfifo),
        .O4(m_axis_tvalid),
        .O40(n_339_inst_vfifo),
        .O41(n_343_inst_vfifo),
        .O42({\^m_axi_awsize ,\^m_axi_awburst }),
        .O43({m_axi_awid,m_axi_awaddr,m_axi_awlen}),
        .O44({m_axi_wdata,m_axi_wlast}),
        .O45({m_axi_arid,m_axi_araddr,m_axi_arlen}),
        .O5(vfifo_mm2s_channel_empty[1]),
        .O6(vfifo_mm2s_channel_empty[0]),
        .O7(\gvfifo_top/garb/wr_addr_mm2s_cnt ),
        .O8(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .O9(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .Q(\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i ),
        .S(n_0_ram_reg_0_1_0_0_i_25),
        .WR_DATA({n_237_inst_vfifo,n_238_inst_vfifo,n_239_inst_vfifo,n_240_inst_vfifo,n_241_inst_vfifo,n_242_inst_vfifo,n_243_inst_vfifo,n_244_inst_vfifo,n_245_inst_vfifo,n_246_inst_vfifo,n_247_inst_vfifo,n_248_inst_vfifo,n_249_inst_vfifo,n_250_inst_vfifo,n_251_inst_vfifo,n_252_inst_vfifo,n_253_inst_vfifo,n_254_inst_vfifo,n_255_inst_vfifo,n_256_inst_vfifo,n_257_inst_vfifo,n_258_inst_vfifo,n_259_inst_vfifo,n_260_inst_vfifo,n_261_inst_vfifo,n_262_inst_vfifo,n_263_inst_vfifo,n_264_inst_vfifo,n_265_inst_vfifo}),
        .aclk(aclk),
        .ar_address_inc(\gvfifo_top/argen_inst/ar_address_inc ),
        .aresetn(aresetn),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axis_tready(m_axis_tready),
        .mem_init_done(\gvfifo_top/garb/mem_init_done ),
        .p_0_in0_out(\gvfifo_top/mctf_inst/p_0_in1_in ),
        .p_0_out(\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out ),
        .p_0_out_22(\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out ),
        .p_3_out(\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ),
        .pntr_rchd_end_addr1({\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [31:30],\gvfifo_top/mcdf_inst/pntr_rchd_end_addr1 [27:20]}),
        .pntr_roll_over_reg(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .pntr_roll_over_reg_23(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .pntr_roll_over_reg_24(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .pntr_roll_over_reg_25(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .pntr_roll_over_reg_26(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .pntr_roll_over_reg_27(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .ram_init_done_i(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .ram_init_done_i_11(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .ram_init_done_i_3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .ram_init_done_i_5(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .ram_init_done_i_7(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .ram_init_done_i_9(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .rd_data_mm2s_gcnt(\gvfifo_top/garb/rd_data_mm2s_gcnt ),
        .rom_rd_addr_int(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ),
        .rom_rd_addr_int_12(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ),
        .rom_rd_addr_int_13(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ),
        .rom_rd_addr_int_14(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ),
        .rom_rd_addr_int_15(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ),
        .rom_rd_addr_int_16(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ),
        .s_axis_tid_arb_i(\gvfifo_top/s_axis_tid_arb_i ),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
        .s_axis_tvalid_wr_in_i(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .s_axis_tvalid_wr_in_i_10(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .s_axis_tvalid_wr_in_i_2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .s_axis_tvalid_wr_in_i_4(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .s_axis_tvalid_wr_in_i_6(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .s_axis_tvalid_wr_in_i_8(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .sdp_rd_addr_in_i(\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i ),
        .sdp_rd_addr_in_i_0(\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i ),
        .sdp_rd_addr_in_i_1(\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i ),
        .sdpo_int(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i ),
        .tid_fifo_dout(\gvfifo_top/tid_fifo_dout ),
        .vfifo_idle(vfifo_idle),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full),
        .we_ar_txn(\gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ),
        .we_arcnt(n_340_inst_vfifo),
        .we_bcnt(n_341_inst_vfifo),
        .we_int(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ),
        .we_int_17(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ),
        .we_int_18(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ),
        .we_int_19(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ),
        .we_int_20(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ),
        .we_int_21(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ),
        .wr_addr_arcnt(\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_arcnt ),
        .wr_addr_bcnt(\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt ));
CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 
       (.CI(\<const0> ),
        .CO({\n_0_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ,\n_1_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ,\n_2_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ,\n_3_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 }),
        .O({\n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ,\n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ,\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 }),
        .S({n_0_ram_reg_0_1_0_5_i_5__7,n_0_ram_reg_0_1_0_5_i_6__5,n_0_ram_reg_0_1_0_5_i_7__2,n_0_ram_reg_0_1_0_5_i_8__1}));
CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 
       (.CI(\n_0_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ),
        .CO({\n_0_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ,\n_1_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ,\n_2_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ,\n_3_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ,\n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ,\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 }),
        .S({n_0_ram_reg_0_1_12_17_i_8__0,n_0_ram_reg_0_1_12_17_i_9__0,n_0_ram_reg_0_1_12_17_i_10__0,n_0_ram_reg_0_1_12_17_i_11__0}));
CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 
       (.CI(\n_0_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ),
        .CO({\n_0_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ,\n_1_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ,\n_2_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ,\n_3_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ,\n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ,\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 }),
        .S({n_0_ram_reg_0_1_18_23_i_9__0,n_0_ram_reg_0_1_18_23_i_10__0,n_0_ram_reg_0_1_18_23_i_11__0,n_0_ram_reg_0_1_18_23_i_12__0}));
CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 
       (.CI(\n_0_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ),
        .CO({\n_0_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ,\n_1_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ,\n_2_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ,\n_3_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ,\n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ,\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 }),
        .S({n_0_ram_reg_0_1_18_23_i_13__0,n_0_ram_reg_0_1_18_23_i_14__0,n_0_ram_reg_0_1_18_23_i_15__0,n_0_ram_reg_0_1_18_23_i_16__0}));
CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 
       (.CI(\n_0_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ),
        .CO({\n_0_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ,\n_1_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ,\n_2_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ,\n_3_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ,\n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ,\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 }),
        .S({n_0_ram_reg_0_1_24_29_i_9__0,n_0_ram_reg_0_1_24_29_i_10__0,n_0_ram_reg_0_1_24_29_i_11__0,n_0_ram_reg_0_1_24_29_i_12__0}));
CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3 
       (.CI(\n_0_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ),
        .CO(\NLW_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED [3:1],\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3 }),
        .S({\<const0> ,\<const0> ,\<const0> ,n_0_ram_reg_0_1_30_31_i_4__0}));
CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 
       (.CI(\n_0_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ),
        .CO({\n_0_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_1_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_2_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_3_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 }),
        .S({n_0_ram_reg_0_1_6_11_i_9__4,n_0_ram_reg_0_1_6_11_i_10__4,n_0_ram_reg_0_1_6_11_i_11__4,n_0_ram_reg_0_1_6_11_i_12__0}));
CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 
       (.CI(\n_0_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ),
        .CO({\n_0_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ,\n_1_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ,\n_2_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ,\n_3_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ,\n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ,\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 }),
        .S({n_0_ram_reg_0_1_6_11_i_13__0,n_0_ram_reg_0_1_6_11_i_14__0,n_0_ram_reg_0_1_6_11_i_15__0,n_0_ram_reg_0_1_6_11_i_16__0}));
(* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
   RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .A4(1'b0),
        .D(n_0_ram_reg_0_1_0_0_i_2),
        .DPO(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .DPRA0(\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i ),
        .DPRA1(\<const0> ),
        .DPRA2(\<const0> ),
        .DPRA3(\<const0> ),
        .DPRA4(1'b0),
        .SPO(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
(* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
   RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .A4(1'b0),
        .D(n_0_ram_reg_0_1_0_0_i_2),
        .DPO(\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 ),
        .DPRA0(\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i ),
        .DPRA1(\<const0> ),
        .DPRA2(\<const0> ),
        .DPRA3(\<const0> ),
        .DPRA4(1'b0),
        .SPO(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({\<const0> ,\<const0> }),
        .DIB({n_0_ram_reg_0_1_0_5_i_1__3,\<const0> }),
        .DIC({n_0_ram_reg_0_1_0_5_i_2__2,n_0_ram_reg_0_1_0_5_i_3__2}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ,\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 }),
        .DOB({\n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ,\n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 }),
        .DOC({\n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_12_17_i_1__0,n_0_ram_reg_0_1_12_17_i_2__0}),
        .DIB({n_0_ram_reg_0_1_12_17_i_3__0,n_0_ram_reg_0_1_12_17_i_4__0}),
        .DIC({n_0_ram_reg_0_1_12_17_i_5__0,n_0_ram_reg_0_1_12_17_i_6__0}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ,\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 }),
        .DOB({\n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ,\n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 }),
        .DOC({\n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_18_23_i_1__0,n_0_ram_reg_0_1_18_23_i_2__0}),
        .DIB({n_0_ram_reg_0_1_18_23_i_3__0,n_0_ram_reg_0_1_18_23_i_4__0}),
        .DIC({n_0_ram_reg_0_1_18_23_i_5__0,n_0_ram_reg_0_1_18_23_i_6__0}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ,\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 }),
        .DOB({\n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ,\n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 }),
        .DOC({\n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_24_29_i_1__0,n_0_ram_reg_0_1_24_29_i_2__0}),
        .DIB({n_0_ram_reg_0_1_24_29_i_3__0,n_0_ram_reg_0_1_24_29_i_4__0}),
        .DIC({n_0_ram_reg_0_1_24_29_i_5__0,n_0_ram_reg_0_1_24_29_i_6__0}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ,\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 }),
        .DOB({\n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ,\n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 }),
        .DOC({\n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_30_31_i_1__0,n_0_ram_reg_0_1_30_31_i_2__0}),
        .DIB({\<const0> ,\<const0> }),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31 ,\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31 }),
        .DOB(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_6_11_i_1__2,n_0_ram_reg_0_1_6_11_i_2__2}),
        .DIB({n_0_ram_reg_0_1_6_11_i_3__2,n_0_ram_reg_0_1_6_11_i_4__2}),
        .DIC({n_0_ram_reg_0_1_6_11_i_5__2,n_0_ram_reg_0_1_6_11_i_6__2}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 }),
        .DOB({\n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 }),
        .DOC({\n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_12_17_i_1__0,n_0_ram_reg_0_1_12_17_i_2__0}),
        .DIB({n_0_ram_reg_0_1_12_17_i_3__0,n_0_ram_reg_0_1_12_17_i_4__0}),
        .DIC({n_0_ram_reg_0_1_12_17_i_5__0,n_0_ram_reg_0_1_12_17_i_6__0}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 ,\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 }),
        .DOB({\gvfifo_top/mcdf_inst/rd_pntr_pf [0],\n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 }),
        .DOC(\gvfifo_top/mcdf_inst/rd_pntr_pf [2:1]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_18_23_i_1__0,n_0_ram_reg_0_1_18_23_i_2__0}),
        .DIB({n_0_ram_reg_0_1_18_23_i_3__0,n_0_ram_reg_0_1_18_23_i_4__0}),
        .DIC({n_0_ram_reg_0_1_18_23_i_5__0,n_0_ram_reg_0_1_18_23_i_6__0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/mcdf_inst/rd_pntr_pf [4:3]),
        .DOB(\gvfifo_top/mcdf_inst/rd_pntr_pf [6:5]),
        .DOC(\gvfifo_top/mcdf_inst/rd_pntr_pf [8:7]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_24_29_i_1__0,n_0_ram_reg_0_1_24_29_i_2__0}),
        .DIB({n_0_ram_reg_0_1_24_29_i_3__0,n_0_ram_reg_0_1_24_29_i_4__0}),
        .DIC({n_0_ram_reg_0_1_24_29_i_5__0,n_0_ram_reg_0_1_24_29_i_6__0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/mcdf_inst/rd_pntr_pf [10:9]),
        .DOB(\gvfifo_top/mcdf_inst/rd_pntr_pf [12:11]),
        .DOC({\n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 ,\n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 
       (.CI(\<const0> ),
        .CO({\n_0_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 ,\n_1_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 ,\n_2_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 ,\n_3_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [3]}),
        .O({\n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 ,\n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 ,\n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 ,\n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 }),
        .S({n_0_ram_reg_0_1_0_5_i_7__1,n_0_ram_reg_0_1_0_5_i_8__2,n_0_ram_reg_0_1_0_5_i_9__3,n_0_ram_reg_0_1_0_5_i_10}));
CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 
       (.CI(\n_0_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 ),
        .CO({\n_0_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ,\n_1_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ,\n_2_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ,\n_3_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ,\n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ,\n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ,\n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 }),
        .S({n_0_ram_reg_0_1_12_17_i_8,n_0_ram_reg_0_1_12_17_i_9,n_0_ram_reg_0_1_12_17_i_10,n_0_ram_reg_0_1_12_17_i_11}));
CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 
       (.CI(\n_0_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ),
        .CO({\n_0_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ,\n_1_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ,\n_2_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ,\n_3_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ,\n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ,\n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ,\n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 }),
        .S({n_0_ram_reg_0_1_18_23_i_9,n_0_ram_reg_0_1_18_23_i_10,n_0_ram_reg_0_1_18_23_i_11,n_0_ram_reg_0_1_18_23_i_12}));
CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 
       (.CI(\n_0_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ),
        .CO({\n_0_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ,\n_1_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ,\n_2_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ,\n_3_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ,\n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ,\n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ,\n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 }),
        .S({n_0_ram_reg_0_1_18_23_i_13,n_0_ram_reg_0_1_18_23_i_14,n_0_ram_reg_0_1_18_23_i_15,n_0_ram_reg_0_1_18_23_i_16}));
CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 
       (.CI(\n_0_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ),
        .CO({\n_0_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 ,\n_1_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 ,\n_2_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 ,\n_3_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 ,\n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 ,\n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 ,\n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 }),
        .S({n_0_ram_reg_0_1_24_29_i_9,n_0_ram_reg_0_1_24_29_i_10,n_0_ram_reg_0_1_24_29_i_11,n_0_ram_reg_0_1_24_29_i_12}));
CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3 
       (.CI(\n_0_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 ),
        .CO(\NLW_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED [3:1],\n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3 }),
        .S({\<const0> ,\<const0> ,\<const0> ,n_0_ram_reg_0_1_30_31_i_4}));
CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 
       (.CI(\n_0_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 ),
        .CO({\n_0_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ,\n_1_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ,\n_2_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ,\n_3_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ,\n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ,\n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ,\n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 }),
        .S({n_0_ram_reg_0_1_6_11_i_9__3,n_0_ram_reg_0_1_6_11_i_10__3,n_0_ram_reg_0_1_6_11_i_11__3,n_0_ram_reg_0_1_6_11_i_12}));
CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 
       (.CI(\n_0_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ),
        .CO({\n_0_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 ,\n_1_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 ,\n_2_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 ,\n_3_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 ,\n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 ,\n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 ,\n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 }),
        .S({n_0_ram_reg_0_1_6_11_i_13,n_0_ram_reg_0_1_6_11_i_14,n_0_ram_reg_0_1_6_11_i_15,n_0_ram_reg_0_1_6_11_i_16}));
(* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
   RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .A4(1'b0),
        .D(n_0_ram_reg_0_1_0_0_i_1__4),
        .DPO(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .DPRA0(\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i ),
        .DPRA1(\<const0> ),
        .DPRA2(\<const0> ),
        .DPRA3(\<const0> ),
        .DPRA4(1'b0),
        .SPO(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
(* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
   RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .A4(1'b0),
        .D(n_0_ram_reg_0_1_0_0_i_1__4),
        .DPO(\n_0_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 ),
        .DPRA0(\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i ),
        .DPRA1(\<const0> ),
        .DPRA2(\<const0> ),
        .DPRA3(\<const0> ),
        .DPRA4(1'b0),
        .SPO(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({\<const0> ,\<const0> }),
        .DIB({n_0_ram_reg_0_1_0_5_i_2__1,\<const0> }),
        .DIC({n_0_ram_reg_0_1_0_5_i_3__1,n_0_ram_reg_0_1_0_5_i_4__1}),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [66:65]),
        .DOB({\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [3],\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [67]}),
        .DOC(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [5:4]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_12_17_i_1,n_0_ram_reg_0_1_12_17_i_2}),
        .DIB({n_0_ram_reg_0_1_12_17_i_3,n_0_ram_reg_0_1_12_17_i_4}),
        .DIC({n_0_ram_reg_0_1_12_17_i_5,n_0_ram_reg_0_1_12_17_i_6}),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [13:12]),
        .DOB(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [15:14]),
        .DOC(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [17:16]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_18_23_i_1,n_0_ram_reg_0_1_18_23_i_2}),
        .DIB({n_0_ram_reg_0_1_18_23_i_3,n_0_ram_reg_0_1_18_23_i_4}),
        .DIC({n_0_ram_reg_0_1_18_23_i_5,n_0_ram_reg_0_1_18_23_i_6}),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [19:18]),
        .DOB(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [21:20]),
        .DOC(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [23:22]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({\gvfifo_top/mcdf_inst/WR_DATA ,n_0_ram_reg_0_1_24_29_i_2}),
        .DIB({n_0_ram_reg_0_1_24_29_i_3,n_0_ram_reg_0_1_24_29_i_4}),
        .DIC({n_0_ram_reg_0_1_24_29_i_5,n_0_ram_reg_0_1_24_29_i_6}),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [25:24]),
        .DOB(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [27:26]),
        .DOC(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [29:28]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_30_31_i_1,n_0_ram_reg_0_1_30_31_i_2}),
        .DIB({\<const0> ,\<const0> }),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [31:30]),
        .DOB(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_6_11_i_1__1,n_0_ram_reg_0_1_6_11_i_2__1}),
        .DIB({n_0_ram_reg_0_1_6_11_i_3__1,n_0_ram_reg_0_1_6_11_i_4__1}),
        .DIC({n_0_ram_reg_0_1_6_11_i_5__1,n_0_ram_reg_0_1_6_11_i_6__1}),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [7:6]),
        .DOB(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [9:8]),
        .DOC(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [11:10]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({\<const0> ,\<const0> }),
        .DIB({n_0_ram_reg_0_1_0_5_i_2__1,\<const0> }),
        .DIC({n_0_ram_reg_0_1_0_5_i_3__1,n_0_ram_reg_0_1_0_5_i_4__1}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_1_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 }),
        .DOB({\n_2_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_3_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 }),
        .DOC({\n_4_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_5_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_12_17_i_1,n_0_ram_reg_0_1_12_17_i_2}),
        .DIB({n_0_ram_reg_0_1_12_17_i_3,n_0_ram_reg_0_1_12_17_i_4}),
        .DIC({n_0_ram_reg_0_1_12_17_i_5,n_0_ram_reg_0_1_12_17_i_6}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 ,\n_1_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 }),
        .DOB({\n_2_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 ,\n_3_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 }),
        .DOC({\n_4_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 ,\n_5_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_18_23_i_1,n_0_ram_reg_0_1_18_23_i_2}),
        .DIB({n_0_ram_reg_0_1_18_23_i_3,n_0_ram_reg_0_1_18_23_i_4}),
        .DIC({n_0_ram_reg_0_1_18_23_i_5,n_0_ram_reg_0_1_18_23_i_6}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 ,\n_1_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 }),
        .DOB({\n_2_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 ,\n_3_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 }),
        .DOC({\n_4_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 ,\n_5_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({\gvfifo_top/mcdf_inst/WR_DATA ,n_0_ram_reg_0_1_24_29_i_2}),
        .DIB({n_0_ram_reg_0_1_24_29_i_3,n_0_ram_reg_0_1_24_29_i_4}),
        .DIC({n_0_ram_reg_0_1_24_29_i_5,n_0_ram_reg_0_1_24_29_i_6}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 ,\n_1_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 }),
        .DOB({\n_2_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 ,\n_3_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 }),
        .DOC({\n_4_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 ,\n_5_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_30_31_i_1,n_0_ram_reg_0_1_30_31_i_2}),
        .DIB({\<const0> ,\<const0> }),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31 ,\n_1_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31 }),
        .DOB(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_6_11_i_1__1,n_0_ram_reg_0_1_6_11_i_2__1}),
        .DIB({n_0_ram_reg_0_1_6_11_i_3__1,n_0_ram_reg_0_1_6_11_i_4__1}),
        .DIC({n_0_ram_reg_0_1_6_11_i_5__1,n_0_ram_reg_0_1_6_11_i_6__1}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_1_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 }),
        .DOB({\n_2_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_3_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 }),
        .DOC({\n_4_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_5_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 
       (.CI(\<const0> ),
        .CO({\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ,\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,n_0_ram_reg_0_1_0_5_i_9__2}),
        .O({\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ,\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ,\n_6_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ,\n_7_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 }),
        .S({n_0_ram_reg_0_1_0_5_i_10__3,n_0_ram_reg_0_1_0_5_i_11__2,n_0_ram_reg_0_1_0_5_i_12__2,n_0_ram_reg_0_1_0_5_i_13__2}));
CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 
       (.CI(\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ),
        .CO({\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ,\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ,\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ,\n_6_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ,\n_7_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 }),
        .S({n_0_ram_reg_0_1_0_5_i_14__3,n_0_ram_reg_0_1_0_5_i_15__2,n_0_ram_reg_0_1_0_5_i_16__2,n_0_ram_reg_0_1_0_5_i_17__2}));
CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 
       (.CI(\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ),
        .CO({\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED [3],\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ,\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ,\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ,\n_6_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ,\n_7_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 }),
        .S({n_192_inst_vfifo,n_0_ram_reg_0_1_12_15_i_8__2,n_0_ram_reg_0_1_12_15_i_9__2,n_0_ram_reg_0_1_12_15_i_10__2}));
CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 
       (.CI(\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ),
        .CO({\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_6_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_7_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 }),
        .S({n_0_ram_reg_0_1_6_11_i_8__2,n_0_ram_reg_0_1_6_11_i_9__2,n_0_ram_reg_0_1_6_11_i_10__2,n_0_ram_reg_0_1_6_11_i_11__2}));
(* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
   RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .A4(1'b0),
        .D(n_0_ram_reg_0_1_0_0_i_2__3),
        .DPO(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .DPRA0(\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i ),
        .DPRA1(\<const0> ),
        .DPRA2(\<const0> ),
        .DPRA3(\<const0> ),
        .DPRA4(1'b0),
        .SPO(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
(* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
   RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .A4(1'b0),
        .D(n_0_ram_reg_0_1_0_0_i_2__3),
        .DPO(\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 ),
        .DPRA0(\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i ),
        .DPRA1(\<const0> ),
        .DPRA2(\<const0> ),
        .DPRA3(\<const0> ),
        .DPRA4(1'b0),
        .SPO(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_0_5_i_1__7,n_0_ram_reg_0_1_0_5_i_2__6}),
        .DIB({n_0_ram_reg_0_1_0_5_i_3__6,n_0_ram_reg_0_1_0_5_i_4__5}),
        .DIC({n_0_ram_reg_0_1_0_5_i_5__6,n_0_ram_reg_0_1_0_5_i_6__4}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 }),
        .DOB({\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 }),
        .DOC({\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ,\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 }),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_12_15_i_1__4,n_0_ram_reg_0_1_12_15_i_2__4}),
        .DIB({n_0_ram_reg_0_1_12_15_i_3__4,n_0_ram_reg_0_1_12_15_i_4__4}),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 }),
        .DOB({\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 }),
        .DOC(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_6_11_i_1__6,n_0_ram_reg_0_1_6_11_i_2__6}),
        .DIB({n_0_ram_reg_0_1_6_11_i_3__6,n_0_ram_reg_0_1_6_11_i_4__6}),
        .DIC({n_0_ram_reg_0_1_6_11_i_5__6,n_0_ram_reg_0_1_6_11_i_6__6}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 }),
        .DOB({\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 }),
        .DOC({\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 }),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_0_5_i_1__7,n_0_ram_reg_0_1_0_5_i_2__6}),
        .DIB({n_0_ram_reg_0_1_0_5_i_3__6,n_0_ram_reg_0_1_0_5_i_4__5}),
        .DIC({n_0_ram_reg_0_1_0_5_i_5__6,n_0_ram_reg_0_1_0_5_i_6__4}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 }),
        .DOB({\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 }),
        .DOC({\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 }),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_12_15_i_1__4,n_0_ram_reg_0_1_12_15_i_2__4}),
        .DIB({n_0_ram_reg_0_1_12_15_i_3__4,n_0_ram_reg_0_1_12_15_i_4__4}),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 }),
        .DOB({\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 }),
        .DOC(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_6_11_i_1__6,n_0_ram_reg_0_1_6_11_i_2__6}),
        .DIB({n_0_ram_reg_0_1_6_11_i_3__6,n_0_ram_reg_0_1_6_11_i_4__6}),
        .DIC({n_0_ram_reg_0_1_6_11_i_5__6,n_0_ram_reg_0_1_6_11_i_6__6}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 }),
        .DOB({\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 }),
        .DOC({\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 }),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 
       (.CI(\<const0> ),
        .CO({\n_0_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 ,\n_2_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,n_0_ram_reg_0_1_0_5_i_9__1}),
        .O(\gvfifo_top/mcpf_inst/p_0_in1_in [3:0]),
        .S({n_0_ram_reg_0_1_0_5_i_10__2,n_0_ram_reg_0_1_0_5_i_11__1,n_0_ram_reg_0_1_0_5_i_12__1,n_0_ram_reg_0_1_0_5_i_13__1}));
CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 
       (.CI(\n_0_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 ),
        .CO({\n_0_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 ,\n_2_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\gvfifo_top/mcpf_inst/p_0_in1_in [7:4]),
        .S({n_0_ram_reg_0_1_0_5_i_14__2,n_0_ram_reg_0_1_0_5_i_15__1,n_0_ram_reg_0_1_0_5_i_16__1,n_0_ram_reg_0_1_0_5_i_17__1}));
CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5 
       (.CI(\n_0_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ),
        .CO({\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED [3],\n_1_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5 ,\n_2_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\gvfifo_top/mcpf_inst/p_0_in1_in [15:12]),
        .S({n_189_inst_vfifo,n_0_ram_reg_0_1_12_15_i_8__1,n_0_ram_reg_0_1_12_15_i_9__1,n_0_ram_reg_0_1_12_15_i_10__1}));
CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 
       (.CI(\n_0_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 ),
        .CO({\n_0_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ,\n_2_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\gvfifo_top/mcpf_inst/p_0_in1_in [11:8]),
        .S({n_0_ram_reg_0_1_6_11_i_8__1,n_0_ram_reg_0_1_6_11_i_9__1,n_0_ram_reg_0_1_6_11_i_10__1,n_0_ram_reg_0_1_6_11_i_11__1}));
(* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
   RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .A4(1'b0),
        .D(n_0_ram_reg_0_1_0_0_i_2__2),
        .DPO(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .DPRA0(\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i ),
        .DPRA1(\<const0> ),
        .DPRA2(\<const0> ),
        .DPRA3(\<const0> ),
        .DPRA4(1'b0),
        .SPO(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
(* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
   RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .A4(1'b0),
        .D(n_0_ram_reg_0_1_0_0_i_2__2),
        .DPO(\n_0_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 ),
        .DPRA0(\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i ),
        .DPRA1(\<const0> ),
        .DPRA2(\<const0> ),
        .DPRA3(\<const0> ),
        .DPRA4(1'b0),
        .SPO(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_0_5_i_1__6,n_0_ram_reg_0_1_0_5_i_2__5}),
        .DIB({n_0_ram_reg_0_1_0_5_i_3__5,n_0_ram_reg_0_1_0_5_i_4__4}),
        .DIC({n_0_ram_reg_0_1_0_5_i_5__5,n_0_ram_reg_0_1_0_5_i_6__3}),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [15:14]),
        .DOB(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [17:16]),
        .DOC(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [19:18]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_12_15_i_1__3,n_0_ram_reg_0_1_12_15_i_2__3}),
        .DIB({\gvfifo_top/mcpf_inst/WR_DATA ,n_0_ram_reg_0_1_12_15_i_4__3}),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [27:26]),
        .DOB(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [29:28]),
        .DOC(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_6_11_i_1__5,n_0_ram_reg_0_1_6_11_i_2__5}),
        .DIB({n_0_ram_reg_0_1_6_11_i_3__5,n_0_ram_reg_0_1_6_11_i_4__5}),
        .DIC({n_0_ram_reg_0_1_6_11_i_5__5,n_0_ram_reg_0_1_6_11_i_6__5}),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [21:20]),
        .DOB(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [23:22]),
        .DOC(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [25:24]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_0_5_i_1__6,n_0_ram_reg_0_1_0_5_i_2__5}),
        .DIB({n_0_ram_reg_0_1_0_5_i_3__5,n_0_ram_reg_0_1_0_5_i_4__4}),
        .DIC({n_0_ram_reg_0_1_0_5_i_5__5,n_0_ram_reg_0_1_0_5_i_6__3}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 }),
        .DOB({\n_2_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 }),
        .DOC({\n_4_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_5_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 }),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_12_15_i_1__3,n_0_ram_reg_0_1_12_15_i_2__3}),
        .DIB({\gvfifo_top/mcpf_inst/WR_DATA ,n_0_ram_reg_0_1_12_15_i_4__3}),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 }),
        .DOB({\n_2_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 }),
        .DOC(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_6_11_i_1__5,n_0_ram_reg_0_1_6_11_i_2__5}),
        .DIB({n_0_ram_reg_0_1_6_11_i_3__5,n_0_ram_reg_0_1_6_11_i_4__5}),
        .DIC({n_0_ram_reg_0_1_6_11_i_5__5,n_0_ram_reg_0_1_6_11_i_6__5}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_1_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 }),
        .DOB({\n_2_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_3_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 }),
        .DOC({\n_4_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_5_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 }),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
CARRY4 \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 
       (.CI(\<const0> ),
        .CO({\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ,\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,n_0_ram_reg_0_1_0_5_i_9__0}),
        .O({\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ,\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ,\n_6_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ,\n_7_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 }),
        .S({n_0_ram_reg_0_1_0_5_i_10__1,n_0_ram_reg_0_1_0_5_i_11__0,n_0_ram_reg_0_1_0_5_i_12__0,n_0_ram_reg_0_1_0_5_i_13__0}));
CARRY4 \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 
       (.CI(\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ),
        .CO({\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ,\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ,\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ,\n_6_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ,\n_7_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 }),
        .S({n_0_ram_reg_0_1_0_5_i_14__1,n_0_ram_reg_0_1_0_5_i_15__0,n_0_ram_reg_0_1_0_5_i_16__0,n_0_ram_reg_0_1_0_5_i_17__0}));
CARRY4 \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 
       (.CI(\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ),
        .CO({\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED [3],\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ,\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ,\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ,\n_6_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ,\n_7_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 }),
        .S({n_144_inst_vfifo,n_0_ram_reg_0_1_12_15_i_8__0,n_0_ram_reg_0_1_12_15_i_9__0,n_0_ram_reg_0_1_12_15_i_10__0}));
CARRY4 \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 
       (.CI(\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ),
        .CO({\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_6_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ,\n_7_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 }),
        .S({n_0_ram_reg_0_1_6_11_i_8__0,n_0_ram_reg_0_1_6_11_i_9__0,n_0_ram_reg_0_1_6_11_i_10__0,n_0_ram_reg_0_1_6_11_i_11__0}));
(* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
   RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .A4(1'b0),
        .D(n_0_ram_reg_0_1_0_0_i_2__1),
        .DPO(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .DPRA0(\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i ),
        .DPRA1(\<const0> ),
        .DPRA2(\<const0> ),
        .DPRA3(\<const0> ),
        .DPRA4(1'b0),
        .SPO(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
(* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
   RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .A4(1'b0),
        .D(n_0_ram_reg_0_1_0_0_i_2__1),
        .DPO(\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 ),
        .DPRA0(\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i ),
        .DPRA1(\<const0> ),
        .DPRA2(\<const0> ),
        .DPRA3(\<const0> ),
        .DPRA4(1'b0),
        .SPO(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_0_5_i_1__5,n_0_ram_reg_0_1_0_5_i_2__4}),
        .DIB({n_0_ram_reg_0_1_0_5_i_3__4,n_0_ram_reg_0_1_0_5_i_4__3}),
        .DIC({n_0_ram_reg_0_1_0_5_i_5__4,n_0_ram_reg_0_1_0_5_i_6__2}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 }),
        .DOB({\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 }),
        .DOC({\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ,\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 }),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_12_15_i_1__2,n_0_ram_reg_0_1_12_15_i_2__2}),
        .DIB({n_0_ram_reg_0_1_12_15_i_3__2,n_0_ram_reg_0_1_12_15_i_4__2}),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 }),
        .DOB({\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 }),
        .DOC(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_6_11_i_1__4,n_0_ram_reg_0_1_6_11_i_2__4}),
        .DIB({n_0_ram_reg_0_1_6_11_i_3__4,n_0_ram_reg_0_1_6_11_i_4__4}),
        .DIC({n_0_ram_reg_0_1_6_11_i_5__4,n_0_ram_reg_0_1_6_11_i_6__4}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 }),
        .DOB({\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 }),
        .DOC({\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ,\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 }),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_0_5_i_1__5,n_0_ram_reg_0_1_0_5_i_2__4}),
        .DIB({n_0_ram_reg_0_1_0_5_i_3__4,n_0_ram_reg_0_1_0_5_i_4__3}),
        .DIC({n_0_ram_reg_0_1_0_5_i_5__4,n_0_ram_reg_0_1_0_5_i_6__2}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 }),
        .DOB({\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 }),
        .DOC({\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 }),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_12_15_i_1__2,n_0_ram_reg_0_1_12_15_i_2__2}),
        .DIB({n_0_ram_reg_0_1_12_15_i_3__2,n_0_ram_reg_0_1_12_15_i_4__2}),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 }),
        .DOB({\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 }),
        .DOC(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_6_11_i_1__4,n_0_ram_reg_0_1_6_11_i_2__4}),
        .DIB({n_0_ram_reg_0_1_6_11_i_3__4,n_0_ram_reg_0_1_6_11_i_4__4}),
        .DIC({n_0_ram_reg_0_1_6_11_i_5__4,n_0_ram_reg_0_1_6_11_i_6__4}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 }),
        .DOB({\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 }),
        .DOC({\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 }),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
CARRY4 \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 
       (.CI(\<const0> ),
        .CO({\n_0_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 ,\n_2_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,n_0_ram_reg_0_1_0_5_i_9}),
        .O(\gvfifo_top/mctf_inst/p_0_in1_in [3:0]),
        .S({n_0_ram_reg_0_1_0_5_i_10__0,n_0_ram_reg_0_1_0_5_i_11,n_0_ram_reg_0_1_0_5_i_12,n_0_ram_reg_0_1_0_5_i_13}));
CARRY4 \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 
       (.CI(\n_0_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 ),
        .CO({\n_0_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 ,\n_2_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\gvfifo_top/mctf_inst/p_0_in1_in [7:4]),
        .S({n_0_ram_reg_0_1_0_5_i_14__0,n_0_ram_reg_0_1_0_5_i_15,n_0_ram_reg_0_1_0_5_i_16,n_0_ram_reg_0_1_0_5_i_17}));
CARRY4 \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5 
       (.CI(\n_0_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ),
        .CO({\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED [3],\n_1_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5 ,\n_2_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\gvfifo_top/mctf_inst/p_0_in1_in [15:12]),
        .S({n_138_inst_vfifo,n_0_ram_reg_0_1_12_15_i_8,n_0_ram_reg_0_1_12_15_i_9,n_0_ram_reg_0_1_12_15_i_10}));
CARRY4 \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 
       (.CI(\n_0_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 ),
        .CO({\n_0_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ,\n_2_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\gvfifo_top/mctf_inst/p_0_in1_in [11:8]),
        .S({n_0_ram_reg_0_1_6_11_i_8,n_0_ram_reg_0_1_6_11_i_9,n_0_ram_reg_0_1_6_11_i_10,n_0_ram_reg_0_1_6_11_i_11}));
(* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
   RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .A4(1'b0),
        .D(n_0_ram_reg_0_1_0_0_i_2__0),
        .DPO(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .DPRA0(\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i ),
        .DPRA1(\<const0> ),
        .DPRA2(\<const0> ),
        .DPRA3(\<const0> ),
        .DPRA4(1'b0),
        .SPO(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
(* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
   RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .A4(1'b0),
        .D(n_0_ram_reg_0_1_0_0_i_2__0),
        .DPO(\n_0_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 ),
        .DPRA0(\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i ),
        .DPRA1(\<const0> ),
        .DPRA2(\<const0> ),
        .DPRA3(\<const0> ),
        .DPRA4(1'b0),
        .SPO(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_0_5_i_1__4,n_0_ram_reg_0_1_0_5_i_2__3}),
        .DIB({n_0_ram_reg_0_1_0_5_i_3__3,n_0_ram_reg_0_1_0_5_i_4__2}),
        .DIC({n_0_ram_reg_0_1_0_5_i_5__3,n_0_ram_reg_0_1_0_5_i_6__1}),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [16:15]),
        .DOB(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [18:17]),
        .DOC(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [20:19]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_12_15_i_1__1,n_0_ram_reg_0_1_12_15_i_2__1}),
        .DIB({\gvfifo_top/mctf_inst/WR_DATA ,n_0_ram_reg_0_1_12_15_i_4__1}),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [28:27]),
        .DOB(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [30:29]),
        .DOC(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_6_11_i_1__3,n_0_ram_reg_0_1_6_11_i_2__3}),
        .DIB({n_0_ram_reg_0_1_6_11_i_3__3,n_0_ram_reg_0_1_6_11_i_4__3}),
        .DIC({n_0_ram_reg_0_1_6_11_i_5__3,n_0_ram_reg_0_1_6_11_i_6__3}),
        .DID({\<const0> ,\<const0> }),
        .DOA(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [22:21]),
        .DOB(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [24:23]),
        .DOC(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [26:25]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_0_5_i_1__4,n_0_ram_reg_0_1_0_5_i_2__3}),
        .DIB({n_0_ram_reg_0_1_0_5_i_3__3,n_0_ram_reg_0_1_0_5_i_4__2}),
        .DIC({n_0_ram_reg_0_1_0_5_i_5__3,n_0_ram_reg_0_1_0_5_i_6__1}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 }),
        .DOB({\n_2_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 }),
        .DOC({\n_4_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 ,\n_5_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 }),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_12_15_i_1__1,n_0_ram_reg_0_1_12_15_i_2__1}),
        .DIB({\gvfifo_top/mctf_inst/WR_DATA ,n_0_ram_reg_0_1_12_15_i_4__1}),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 }),
        .DOB({\n_2_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 }),
        .DOC(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
     \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({n_0_ram_reg_0_1_6_11_i_1__3,n_0_ram_reg_0_1_6_11_i_2__3}),
        .DIB({n_0_ram_reg_0_1_6_11_i_3__3,n_0_ram_reg_0_1_6_11_i_4__3}),
        .DIC({n_0_ram_reg_0_1_6_11_i_5__3,n_0_ram_reg_0_1_6_11_i_6__3}),
        .DID({\<const0> ,\<const0> }),
        .DOA({\n_0_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_1_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 }),
        .DOB({\n_2_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_3_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 }),
        .DOC({\n_4_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 ,\n_5_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 }),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_10__0
       (.I0(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [25]),
        .I1(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [24]),
        .O(n_0_ram_reg_0_1_0_0_i_10__0));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_10__1
       (.I0(n_173_inst_vfifo),
        .I1(n_174_inst_vfifo),
        .O(n_0_ram_reg_0_1_0_0_i_10__1));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_10__2
       (.I0(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [25]),
        .I1(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [24]),
        .O(n_0_ram_reg_0_1_0_0_i_10__2));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_10__3
       (.I0(n_221_inst_vfifo),
        .I1(n_222_inst_vfifo),
        .O(n_0_ram_reg_0_1_0_0_i_10__3));
CARRY4 ram_reg_0_1_0_0_i_11
       (.CI(n_0_ram_reg_0_1_0_0_i_17),
        .CO({n_0_ram_reg_0_1_0_0_i_11,n_1_ram_reg_0_1_0_0_i_11,n_2_ram_reg_0_1_0_0_i_11,n_3_ram_reg_0_1_0_0_i_11}),
        .CYINIT(\<const0> ),
        .DI({n_0_ram_reg_0_1_0_0_i_18__0,n_0_ram_reg_0_1_0_0_i_19,\<const0> ,\<const0> }),
        .O(NLW_ram_reg_0_1_0_0_i_11_O_UNCONNECTED[3:0]),
        .S({n_0_ram_reg_0_1_0_0_i_20,n_145_inst_vfifo,n_0_ram_reg_0_1_0_0_i_22__0,n_0_ram_reg_0_1_0_0_i_23__0}));
CARRY4 ram_reg_0_1_0_0_i_11__0
       (.CI(n_0_ram_reg_0_1_0_0_i_17__0),
        .CO({n_0_ram_reg_0_1_0_0_i_11__0,n_1_ram_reg_0_1_0_0_i_11__0,n_2_ram_reg_0_1_0_0_i_11__0,n_3_ram_reg_0_1_0_0_i_11__0}),
        .CYINIT(\<const0> ),
        .DI({n_0_ram_reg_0_1_0_0_i_18__1,n_0_ram_reg_0_1_0_0_i_19__0,\<const0> ,\<const0> }),
        .O(NLW_ram_reg_0_1_0_0_i_11__0_O_UNCONNECTED[3:0]),
        .S({n_0_ram_reg_0_1_0_0_i_20__0,n_166_inst_vfifo,n_0_ram_reg_0_1_0_0_i_22__1,n_0_ram_reg_0_1_0_0_i_23__1}));
CARRY4 ram_reg_0_1_0_0_i_11__1
       (.CI(n_0_ram_reg_0_1_0_0_i_17__1),
        .CO({n_0_ram_reg_0_1_0_0_i_11__1,n_1_ram_reg_0_1_0_0_i_11__1,n_2_ram_reg_0_1_0_0_i_11__1,n_3_ram_reg_0_1_0_0_i_11__1}),
        .CYINIT(\<const0> ),
        .DI({n_0_ram_reg_0_1_0_0_i_18__2,n_0_ram_reg_0_1_0_0_i_19__1,\<const0> ,\<const0> }),
        .O(NLW_ram_reg_0_1_0_0_i_11__1_O_UNCONNECTED[3:0]),
        .S({n_0_ram_reg_0_1_0_0_i_20__1,n_193_inst_vfifo,n_0_ram_reg_0_1_0_0_i_22__2,n_0_ram_reg_0_1_0_0_i_23__2}));
CARRY4 ram_reg_0_1_0_0_i_11__2
       (.CI(n_0_ram_reg_0_1_0_0_i_17__2),
        .CO({n_0_ram_reg_0_1_0_0_i_11__2,n_1_ram_reg_0_1_0_0_i_11__2,n_2_ram_reg_0_1_0_0_i_11__2,n_3_ram_reg_0_1_0_0_i_11__2}),
        .CYINIT(\<const0> ),
        .DI({n_0_ram_reg_0_1_0_0_i_18__3,n_0_ram_reg_0_1_0_0_i_19__2,\<const0> ,\<const0> }),
        .O(NLW_ram_reg_0_1_0_0_i_11__2_O_UNCONNECTED[3:0]),
        .S({n_0_ram_reg_0_1_0_0_i_20__2,n_214_inst_vfifo,n_0_ram_reg_0_1_0_0_i_22__3,n_0_ram_reg_0_1_0_0_i_23__3}));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_12__0
       (.I0(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [23]),
        .I1(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [22]),
        .O(n_0_ram_reg_0_1_0_0_i_12__0));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_12__1
       (.I0(n_175_inst_vfifo),
        .I1(n_176_inst_vfifo),
        .O(n_0_ram_reg_0_1_0_0_i_12__1));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_12__2
       (.I0(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [23]),
        .I1(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [22]),
        .O(n_0_ram_reg_0_1_0_0_i_12__2));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_12__3
       (.I0(n_223_inst_vfifo),
        .I1(n_224_inst_vfifo),
        .O(n_0_ram_reg_0_1_0_0_i_12__3));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_13__0
       (.I0(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [21]),
        .I1(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [20]),
        .O(n_0_ram_reg_0_1_0_0_i_13__0));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_13__1
       (.I0(n_177_inst_vfifo),
        .I1(n_178_inst_vfifo),
        .O(n_0_ram_reg_0_1_0_0_i_13__1));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_13__2
       (.I0(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [21]),
        .I1(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [20]),
        .O(n_0_ram_reg_0_1_0_0_i_13__2));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_13__3
       (.I0(n_225_inst_vfifo),
        .I1(n_226_inst_vfifo),
        .O(n_0_ram_reg_0_1_0_0_i_13__3));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_14__0
       (.I0(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [19]),
        .I1(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [18]),
        .O(n_0_ram_reg_0_1_0_0_i_14__0));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_14__1
       (.I0(n_179_inst_vfifo),
        .I1(n_180_inst_vfifo),
        .O(n_0_ram_reg_0_1_0_0_i_14__1));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_14__2
       (.I0(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [19]),
        .I1(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [18]),
        .O(n_0_ram_reg_0_1_0_0_i_14__2));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_14__3
       (.I0(n_227_inst_vfifo),
        .I1(n_228_inst_vfifo),
        .O(n_0_ram_reg_0_1_0_0_i_14__3));
LUT4 #(
    .INIT(16'h22B2)) 
     ram_reg_0_1_0_0_i_15
       (.I0(\n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ),
        .I1(n_134_inst_vfifo),
        .I2(\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ),
        .I3(n_135_inst_vfifo),
        .O(n_0_ram_reg_0_1_0_0_i_15));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_15__0
       (.I0(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [17]),
        .I1(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [16]),
        .O(n_0_ram_reg_0_1_0_0_i_15__0));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_15__1
       (.I0(n_181_inst_vfifo),
        .I1(n_182_inst_vfifo),
        .O(n_0_ram_reg_0_1_0_0_i_15__1));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_15__2
       (.I0(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [17]),
        .I1(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [16]),
        .O(n_0_ram_reg_0_1_0_0_i_15__2));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_15__3
       (.I0(n_229_inst_vfifo),
        .I1(n_230_inst_vfifo),
        .O(n_0_ram_reg_0_1_0_0_i_15__3));
CARRY4 ram_reg_0_1_0_0_i_17
       (.CI(\<const0> ),
        .CO({n_0_ram_reg_0_1_0_0_i_17,n_1_ram_reg_0_1_0_0_i_17,n_2_ram_reg_0_1_0_0_i_17,n_3_ram_reg_0_1_0_0_i_17}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,n_0_ram_reg_0_1_0_0_i_26__0}),
        .O(NLW_ram_reg_0_1_0_0_i_17_O_UNCONNECTED[3:0]),
        .S({n_0_ram_reg_0_1_0_0_i_27,n_0_ram_reg_0_1_0_0_i_28__0,n_0_ram_reg_0_1_0_0_i_29__0,n_0_ram_reg_0_1_0_0_i_30__0}));
CARRY4 ram_reg_0_1_0_0_i_17__0
       (.CI(\<const0> ),
        .CO({n_0_ram_reg_0_1_0_0_i_17__0,n_1_ram_reg_0_1_0_0_i_17__0,n_2_ram_reg_0_1_0_0_i_17__0,n_3_ram_reg_0_1_0_0_i_17__0}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,n_0_ram_reg_0_1_0_0_i_26__1}),
        .O(NLW_ram_reg_0_1_0_0_i_17__0_O_UNCONNECTED[3:0]),
        .S({n_0_ram_reg_0_1_0_0_i_27__0,n_0_ram_reg_0_1_0_0_i_28__1,n_0_ram_reg_0_1_0_0_i_29__1,n_0_ram_reg_0_1_0_0_i_30__1}));
CARRY4 ram_reg_0_1_0_0_i_17__1
       (.CI(\<const0> ),
        .CO({n_0_ram_reg_0_1_0_0_i_17__1,n_1_ram_reg_0_1_0_0_i_17__1,n_2_ram_reg_0_1_0_0_i_17__1,n_3_ram_reg_0_1_0_0_i_17__1}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,n_0_ram_reg_0_1_0_0_i_26__2}),
        .O(NLW_ram_reg_0_1_0_0_i_17__1_O_UNCONNECTED[3:0]),
        .S({n_0_ram_reg_0_1_0_0_i_27__1,n_0_ram_reg_0_1_0_0_i_28__2,n_0_ram_reg_0_1_0_0_i_29__2,n_0_ram_reg_0_1_0_0_i_30__2}));
CARRY4 ram_reg_0_1_0_0_i_17__2
       (.CI(\<const0> ),
        .CO({n_0_ram_reg_0_1_0_0_i_17__2,n_1_ram_reg_0_1_0_0_i_17__2,n_2_ram_reg_0_1_0_0_i_17__2,n_3_ram_reg_0_1_0_0_i_17__2}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,n_0_ram_reg_0_1_0_0_i_26__3}),
        .O(NLW_ram_reg_0_1_0_0_i_17__2_O_UNCONNECTED[3:0]),
        .S({n_0_ram_reg_0_1_0_0_i_27__2,n_0_ram_reg_0_1_0_0_i_28__3,n_0_ram_reg_0_1_0_0_i_29__3,n_0_ram_reg_0_1_0_0_i_30__3}));
LUT4 #(
    .INIT(16'h22B2)) 
     ram_reg_0_1_0_0_i_18__0
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [30]),
        .I1(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [15]),
        .I2(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [29]),
        .I3(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [14]),
        .O(n_0_ram_reg_0_1_0_0_i_18__0));
LUT4 #(
    .INIT(16'h22B2)) 
     ram_reg_0_1_0_0_i_18__1
       (.I0(\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I1(n_183_inst_vfifo),
        .I2(\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I3(n_184_inst_vfifo),
        .O(n_0_ram_reg_0_1_0_0_i_18__1));
LUT4 #(
    .INIT(16'h22B2)) 
     ram_reg_0_1_0_0_i_18__2
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [29]),
        .I1(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [15]),
        .I2(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [28]),
        .I3(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [14]),
        .O(n_0_ram_reg_0_1_0_0_i_18__2));
LUT4 #(
    .INIT(16'h22B2)) 
     ram_reg_0_1_0_0_i_18__3
       (.I0(\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I1(n_231_inst_vfifo),
        .I2(\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I3(n_232_inst_vfifo),
        .O(n_0_ram_reg_0_1_0_0_i_18__3));
LUT4 #(
    .INIT(16'h22B2)) 
     ram_reg_0_1_0_0_i_19
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [28]),
        .I1(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [13]),
        .I2(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [27]),
        .I3(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [12]),
        .O(n_0_ram_reg_0_1_0_0_i_19));
LUT4 #(
    .INIT(16'h22B2)) 
     ram_reg_0_1_0_0_i_19__0
       (.I0(\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I1(n_185_inst_vfifo),
        .I2(\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I3(n_186_inst_vfifo),
        .O(n_0_ram_reg_0_1_0_0_i_19__0));
LUT4 #(
    .INIT(16'h22B2)) 
     ram_reg_0_1_0_0_i_19__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [27]),
        .I1(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [13]),
        .I2(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [26]),
        .I3(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [12]),
        .O(n_0_ram_reg_0_1_0_0_i_19__1));
LUT4 #(
    .INIT(16'h22B2)) 
     ram_reg_0_1_0_0_i_19__2
       (.I0(\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I1(n_233_inst_vfifo),
        .I2(\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I3(n_234_inst_vfifo),
        .O(n_0_ram_reg_0_1_0_0_i_19__2));
LUT3 #(
    .INIT(8'h60)) 
     ram_reg_0_1_0_0_i_1__4
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_0_0_i_1__4));
LUT3 #(
    .INIT(8'h60)) 
     ram_reg_0_1_0_0_i_2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_0_0_i_2));
LUT4 #(
    .INIT(16'h9009)) 
     ram_reg_0_1_0_0_i_20
       (.I0(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [15]),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [30]),
        .I2(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [14]),
        .I3(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [29]),
        .O(n_0_ram_reg_0_1_0_0_i_20));
LUT4 #(
    .INIT(16'h9009)) 
     ram_reg_0_1_0_0_i_20__0
       (.I0(n_183_inst_vfifo),
        .I1(\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I2(n_184_inst_vfifo),
        .I3(\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .O(n_0_ram_reg_0_1_0_0_i_20__0));
LUT4 #(
    .INIT(16'h9009)) 
     ram_reg_0_1_0_0_i_20__1
       (.I0(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [15]),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [29]),
        .I2(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [14]),
        .I3(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [28]),
        .O(n_0_ram_reg_0_1_0_0_i_20__1));
LUT4 #(
    .INIT(16'h9009)) 
     ram_reg_0_1_0_0_i_20__2
       (.I0(n_231_inst_vfifo),
        .I1(\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I2(n_232_inst_vfifo),
        .I3(\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .O(n_0_ram_reg_0_1_0_0_i_20__2));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_20__3
       (.I0(\n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ),
        .I1(\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ),
        .O(n_0_ram_reg_0_1_0_0_i_20__3));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_22__0
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [26]),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [25]),
        .O(n_0_ram_reg_0_1_0_0_i_22__0));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_22__1
       (.I0(\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I1(\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .O(n_0_ram_reg_0_1_0_0_i_22__1));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_22__2
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [25]),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [24]),
        .O(n_0_ram_reg_0_1_0_0_i_22__2));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_22__3
       (.I0(\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I1(\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .O(n_0_ram_reg_0_1_0_0_i_22__3));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_23__0
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [24]),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [23]),
        .O(n_0_ram_reg_0_1_0_0_i_23__0));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_23__1
       (.I0(\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I1(\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .O(n_0_ram_reg_0_1_0_0_i_23__1));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_23__2
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [23]),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [22]),
        .O(n_0_ram_reg_0_1_0_0_i_23__2));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_23__3
       (.I0(\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I1(\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .O(n_0_ram_reg_0_1_0_0_i_23__3));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_25
       (.I0(\n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ),
        .I1(\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ),
        .O(n_0_ram_reg_0_1_0_0_i_25));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_26__0
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [16]),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [15]),
        .O(n_0_ram_reg_0_1_0_0_i_26__0));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_26__1
       (.I0(\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I1(\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .O(n_0_ram_reg_0_1_0_0_i_26__1));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_26__2
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [15]),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [14]),
        .O(n_0_ram_reg_0_1_0_0_i_26__2));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_26__3
       (.I0(\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I1(\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .O(n_0_ram_reg_0_1_0_0_i_26__3));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_27
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [22]),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [21]),
        .O(n_0_ram_reg_0_1_0_0_i_27));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_27__0
       (.I0(\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I1(\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .O(n_0_ram_reg_0_1_0_0_i_27__0));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_27__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [21]),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [20]),
        .O(n_0_ram_reg_0_1_0_0_i_27__1));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_27__2
       (.I0(\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I1(\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .O(n_0_ram_reg_0_1_0_0_i_27__2));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_28__0
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [20]),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [19]),
        .O(n_0_ram_reg_0_1_0_0_i_28__0));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_28__1
       (.I0(\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I1(\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .O(n_0_ram_reg_0_1_0_0_i_28__1));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_28__2
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [19]),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [18]),
        .O(n_0_ram_reg_0_1_0_0_i_28__2));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_28__3
       (.I0(\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I1(\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .O(n_0_ram_reg_0_1_0_0_i_28__3));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_29__0
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [18]),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [17]),
        .O(n_0_ram_reg_0_1_0_0_i_29__0));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_29__1
       (.I0(\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I1(\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .O(n_0_ram_reg_0_1_0_0_i_29__1));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_29__2
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [17]),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [16]),
        .O(n_0_ram_reg_0_1_0_0_i_29__2));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_29__3
       (.I0(\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I1(\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .O(n_0_ram_reg_0_1_0_0_i_29__3));
LUT3 #(
    .INIT(8'h60)) 
     ram_reg_0_1_0_0_i_2__0
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_0_0_i_2__0));
LUT3 #(
    .INIT(8'h60)) 
     ram_reg_0_1_0_0_i_2__1
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_0_0_i_2__1));
LUT3 #(
    .INIT(8'h60)) 
     ram_reg_0_1_0_0_i_2__2
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_0_0_i_2__2));
LUT3 #(
    .INIT(8'h60)) 
     ram_reg_0_1_0_0_i_2__3
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_0_0_i_2__3));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_0_i_30__0
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [16]),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [15]),
        .O(n_0_ram_reg_0_1_0_0_i_30__0));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_0_i_30__1
       (.I0(\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I1(\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .O(n_0_ram_reg_0_1_0_0_i_30__1));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_0_i_30__2
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [15]),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [14]),
        .O(n_0_ram_reg_0_1_0_0_i_30__2));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_0_i_30__3
       (.I0(\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I1(\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .O(n_0_ram_reg_0_1_0_0_i_30__3));
CARRY4 ram_reg_0_1_0_0_i_4__0
       (.CI(n_0_ram_reg_0_1_0_0_i_5__0),
        .CO({\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ,n_1_ram_reg_0_1_0_0_i_4__0,n_2_ram_reg_0_1_0_0_i_4__0,n_3_ram_reg_0_1_0_0_i_4__0}),
        .CYINIT(\<const0> ),
        .DI({\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [31],\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_ram_reg_0_1_0_0_i_4__0_O_UNCONNECTED[3:0]),
        .S({n_0_ram_reg_0_1_0_0_i_7__0,n_0_ram_reg_0_1_0_0_i_8__0,n_0_ram_reg_0_1_0_0_i_9__0,n_0_ram_reg_0_1_0_0_i_10__0}));
CARRY4 ram_reg_0_1_0_0_i_4__1
       (.CI(n_0_ram_reg_0_1_0_0_i_5__1),
        .CO({\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ,n_1_ram_reg_0_1_0_0_i_4__1,n_2_ram_reg_0_1_0_0_i_4__1,n_3_ram_reg_0_1_0_0_i_4__1}),
        .CYINIT(\<const0> ),
        .DI({n_167_inst_vfifo,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_ram_reg_0_1_0_0_i_4__1_O_UNCONNECTED[3:0]),
        .S({n_0_ram_reg_0_1_0_0_i_7__1,n_0_ram_reg_0_1_0_0_i_8__1,n_0_ram_reg_0_1_0_0_i_9__1,n_0_ram_reg_0_1_0_0_i_10__1}));
CARRY4 ram_reg_0_1_0_0_i_4__2
       (.CI(n_0_ram_reg_0_1_0_0_i_5__2),
        .CO({\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ,n_1_ram_reg_0_1_0_0_i_4__2,n_2_ram_reg_0_1_0_0_i_4__2,n_3_ram_reg_0_1_0_0_i_4__2}),
        .CYINIT(\<const0> ),
        .DI({\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [31],\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_ram_reg_0_1_0_0_i_4__2_O_UNCONNECTED[3:0]),
        .S({n_0_ram_reg_0_1_0_0_i_7__2,n_0_ram_reg_0_1_0_0_i_8__2,n_0_ram_reg_0_1_0_0_i_9__2,n_0_ram_reg_0_1_0_0_i_10__2}));
CARRY4 ram_reg_0_1_0_0_i_4__3
       (.CI(n_0_ram_reg_0_1_0_0_i_5__3),
        .CO({\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ,n_1_ram_reg_0_1_0_0_i_4__3,n_2_ram_reg_0_1_0_0_i_4__3,n_3_ram_reg_0_1_0_0_i_4__3}),
        .CYINIT(\<const0> ),
        .DI({n_215_inst_vfifo,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_ram_reg_0_1_0_0_i_4__3_O_UNCONNECTED[3:0]),
        .S({n_0_ram_reg_0_1_0_0_i_7__3,n_0_ram_reg_0_1_0_0_i_8__3,n_0_ram_reg_0_1_0_0_i_9__3,n_0_ram_reg_0_1_0_0_i_10__3}));
CARRY4 ram_reg_0_1_0_0_i_5__0
       (.CI(n_0_ram_reg_0_1_0_0_i_11),
        .CO({n_0_ram_reg_0_1_0_0_i_5__0,n_1_ram_reg_0_1_0_0_i_5__0,n_2_ram_reg_0_1_0_0_i_5__0,n_3_ram_reg_0_1_0_0_i_5__0}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_ram_reg_0_1_0_0_i_5__0_O_UNCONNECTED[3:0]),
        .S({n_0_ram_reg_0_1_0_0_i_12__0,n_0_ram_reg_0_1_0_0_i_13__0,n_0_ram_reg_0_1_0_0_i_14__0,n_0_ram_reg_0_1_0_0_i_15__0}));
CARRY4 ram_reg_0_1_0_0_i_5__1
       (.CI(n_0_ram_reg_0_1_0_0_i_11__0),
        .CO({n_0_ram_reg_0_1_0_0_i_5__1,n_1_ram_reg_0_1_0_0_i_5__1,n_2_ram_reg_0_1_0_0_i_5__1,n_3_ram_reg_0_1_0_0_i_5__1}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_ram_reg_0_1_0_0_i_5__1_O_UNCONNECTED[3:0]),
        .S({n_0_ram_reg_0_1_0_0_i_12__1,n_0_ram_reg_0_1_0_0_i_13__1,n_0_ram_reg_0_1_0_0_i_14__1,n_0_ram_reg_0_1_0_0_i_15__1}));
CARRY4 ram_reg_0_1_0_0_i_5__2
       (.CI(n_0_ram_reg_0_1_0_0_i_11__1),
        .CO({n_0_ram_reg_0_1_0_0_i_5__2,n_1_ram_reg_0_1_0_0_i_5__2,n_2_ram_reg_0_1_0_0_i_5__2,n_3_ram_reg_0_1_0_0_i_5__2}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_ram_reg_0_1_0_0_i_5__2_O_UNCONNECTED[3:0]),
        .S({n_0_ram_reg_0_1_0_0_i_12__2,n_0_ram_reg_0_1_0_0_i_13__2,n_0_ram_reg_0_1_0_0_i_14__2,n_0_ram_reg_0_1_0_0_i_15__2}));
CARRY4 ram_reg_0_1_0_0_i_5__3
       (.CI(n_0_ram_reg_0_1_0_0_i_11__2),
        .CO({n_0_ram_reg_0_1_0_0_i_5__3,n_1_ram_reg_0_1_0_0_i_5__3,n_2_ram_reg_0_1_0_0_i_5__3,n_3_ram_reg_0_1_0_0_i_5__3}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_ram_reg_0_1_0_0_i_5__3_O_UNCONNECTED[3:0]),
        .S({n_0_ram_reg_0_1_0_0_i_12__3,n_0_ram_reg_0_1_0_0_i_13__3,n_0_ram_reg_0_1_0_0_i_14__3,n_0_ram_reg_0_1_0_0_i_15__3}));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_7__0
       (.I0(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [31]),
        .I1(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [30]),
        .O(n_0_ram_reg_0_1_0_0_i_7__0));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_7__1
       (.I0(n_167_inst_vfifo),
        .I1(n_168_inst_vfifo),
        .O(n_0_ram_reg_0_1_0_0_i_7__1));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_7__2
       (.I0(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [31]),
        .I1(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [30]),
        .O(n_0_ram_reg_0_1_0_0_i_7__2));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_7__3
       (.I0(n_215_inst_vfifo),
        .I1(n_216_inst_vfifo),
        .O(n_0_ram_reg_0_1_0_0_i_7__3));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_8__0
       (.I0(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [29]),
        .I1(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [28]),
        .O(n_0_ram_reg_0_1_0_0_i_8__0));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_8__1
       (.I0(n_169_inst_vfifo),
        .I1(n_170_inst_vfifo),
        .O(n_0_ram_reg_0_1_0_0_i_8__1));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_8__2
       (.I0(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [29]),
        .I1(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [28]),
        .O(n_0_ram_reg_0_1_0_0_i_8__2));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_8__3
       (.I0(n_217_inst_vfifo),
        .I1(n_218_inst_vfifo),
        .O(n_0_ram_reg_0_1_0_0_i_8__3));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_9__0
       (.I0(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [27]),
        .I1(\gvfifo_top/mctf_inst/pntr_rchd_end_addr1 [26]),
        .O(n_0_ram_reg_0_1_0_0_i_9__0));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_9__1
       (.I0(n_171_inst_vfifo),
        .I1(n_172_inst_vfifo),
        .O(n_0_ram_reg_0_1_0_0_i_9__1));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_9__2
       (.I0(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [27]),
        .I1(\gvfifo_top/mcpf_inst/pntr_rchd_end_addr1 [26]),
        .O(n_0_ram_reg_0_1_0_0_i_9__2));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_9__3
       (.I0(n_219_inst_vfifo),
        .I1(n_220_inst_vfifo),
        .O(n_0_ram_reg_0_1_0_0_i_9__3));
LUT3 #(
    .INIT(8'h60)) 
     ram_reg_0_1_0_3_i_2__0
       (.I0(\n_0_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3 ),
        .I1(\n_1_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3 ),
        .I2(\gvfifo_top/garb/mem_init_done ),
        .O(n_0_ram_reg_0_1_0_3_i_2__0));
LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
     ram_reg_0_1_0_3_i_4__0
       (.I0(\gvfifo_top/garb/mem_init_done ),
        .I1(\n_3_garb/sdpram_gcnt/ram_reg_0_1_0_3 ),
        .I2(\n_0_garb/sdpram_gcnt/ram_reg_0_1_0_3 ),
        .I3(n_141_inst_vfifo),
        .I4(\n_1_garb/sdpram_gcnt/ram_reg_0_1_0_3 ),
        .I5(\n_2_garb/sdpram_gcnt/ram_reg_0_1_0_3 ),
        .O(\gvfifo_top/garb/wr_data_gcnt [3]));
LUT5 #(
    .INIT(32'h7F800000)) 
     ram_reg_0_1_0_3_i_5__0
       (.I0(\n_1_garb/sdpram_gcnt/ram_reg_0_1_0_3 ),
        .I1(n_141_inst_vfifo),
        .I2(\n_0_garb/sdpram_gcnt/ram_reg_0_1_0_3 ),
        .I3(\n_3_garb/sdpram_gcnt/ram_reg_0_1_0_3 ),
        .I4(\gvfifo_top/garb/mem_init_done ),
        .O(n_0_ram_reg_0_1_0_3_i_5__0));
LUT1 #(
    .INIT(2'h1)) 
     ram_reg_0_1_0_5_i_10
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [3]),
        .O(n_0_ram_reg_0_1_0_5_i_10));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_10__0
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [18]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_10__0));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_10__1
       (.I0(\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_10__1));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_10__2
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [17]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_10__2));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_10__3
       (.I0(\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_10__3));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_11
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [17]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_11));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_11__0
       (.I0(\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_11__0));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_11__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [16]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_11__1));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_11__2
       (.I0(\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_11__2));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_0_5_i_11__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [3]),
        .O(n_0_ram_reg_0_1_0_5_i_11__3));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_12
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [16]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_12));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_12__0
       (.I0(\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_12__0));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_12__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [15]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_12__1));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_12__2
       (.I0(\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_12__2));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_0_5_i_12__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [2]),
        .O(n_0_ram_reg_0_1_0_5_i_12__3));
LUT2 #(
    .INIT(4'hB)) 
     ram_reg_0_1_0_5_i_13
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [15]),
        .O(n_0_ram_reg_0_1_0_5_i_13));
LUT2 #(
    .INIT(4'hB)) 
     ram_reg_0_1_0_5_i_13__0
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I1(\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .O(n_0_ram_reg_0_1_0_5_i_13__0));
LUT2 #(
    .INIT(4'hB)) 
     ram_reg_0_1_0_5_i_13__1
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [14]),
        .O(n_0_ram_reg_0_1_0_5_i_13__1));
LUT2 #(
    .INIT(4'hB)) 
     ram_reg_0_1_0_5_i_13__2
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I1(\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .O(n_0_ram_reg_0_1_0_5_i_13__2));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_0_5_i_13__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [1]),
        .O(n_0_ram_reg_0_1_0_5_i_13__3));
LUT1 #(
    .INIT(2'h1)) 
     ram_reg_0_1_0_5_i_14
       (.I0(\gvfifo_top/argen_inst/sdpo_int [0]),
        .O(n_0_ram_reg_0_1_0_5_i_14));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_14__0
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [22]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_14__0));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_14__1
       (.I0(\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_14__1));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_14__2
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [21]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_14__2));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_14__3
       (.I0(\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_14__3));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_15
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [21]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_15));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_15__0
       (.I0(\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_15__0));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_15__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [20]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_15__1));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_15__2
       (.I0(\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_15__2));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_0_5_i_15__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [7]),
        .O(n_0_ram_reg_0_1_0_5_i_15__3));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_16
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [20]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_16));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_16__0
       (.I0(\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_16__0));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_16__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [19]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_16__1));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_16__2
       (.I0(\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_16__2));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_0_5_i_16__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [6]),
        .O(n_0_ram_reg_0_1_0_5_i_16__3));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_17
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [19]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_17));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_17__0
       (.I0(\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_17__0));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_17__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [18]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_17__1));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_17__2
       (.I0(\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_17__2));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_0_5_i_17__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [5]),
        .O(n_0_ram_reg_0_1_0_5_i_17__3));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_0_5_i_18
       (.I0(\gvfifo_top/argen_inst/sdpo_int [4]),
        .O(n_0_ram_reg_0_1_0_5_i_18));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_1__3
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ),
        .O(n_0_ram_reg_0_1_0_5_i_1__3));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_1__4
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [16]),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mctf_inst/p_0_in1_in [1]),
        .O(n_0_ram_reg_0_1_0_5_i_1__4));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_1__5
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_6_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ),
        .O(n_0_ram_reg_0_1_0_5_i_1__5));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_1__6
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [15]),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mcpf_inst/p_0_in1_in [1]),
        .O(n_0_ram_reg_0_1_0_5_i_1__6));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_1__7
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_6_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ),
        .O(n_0_ram_reg_0_1_0_5_i_1__7));
LUT5 #(
    .INIT(32'h32020000)) 
     ram_reg_0_1_0_5_i_2__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [3]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I3(\n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 ),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_0_5_i_2__1));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_2__2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ),
        .O(n_0_ram_reg_0_1_0_5_i_2__2));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_2__3
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [15]),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mctf_inst/p_0_in1_in [0]),
        .O(n_0_ram_reg_0_1_0_5_i_2__3));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_2__4
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_7_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ),
        .O(n_0_ram_reg_0_1_0_5_i_2__4));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_2__5
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [14]),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mcpf_inst/p_0_in1_in [0]),
        .O(n_0_ram_reg_0_1_0_5_i_2__5));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_2__6
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_7_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ),
        .O(n_0_ram_reg_0_1_0_5_i_2__6));
LUT5 #(
    .INIT(32'h32020000)) 
     ram_reg_0_1_0_5_i_3__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [5]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I3(\n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 ),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_0_5_i_3__1));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_3__2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ),
        .O(n_0_ram_reg_0_1_0_5_i_3__2));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_3__3
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [18]),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mctf_inst/p_0_in1_in [3]),
        .O(n_0_ram_reg_0_1_0_5_i_3__3));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_3__4
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ),
        .O(n_0_ram_reg_0_1_0_5_i_3__4));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_3__5
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [17]),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mcpf_inst/p_0_in1_in [3]),
        .O(n_0_ram_reg_0_1_0_5_i_3__5));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_3__6
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ),
        .O(n_0_ram_reg_0_1_0_5_i_3__6));
LUT5 #(
    .INIT(32'h32020000)) 
     ram_reg_0_1_0_5_i_4__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [4]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I3(\n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 ),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_0_5_i_4__1));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_4__2
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [17]),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mctf_inst/p_0_in1_in [2]),
        .O(n_0_ram_reg_0_1_0_5_i_4__2));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_4__3
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ),
        .O(n_0_ram_reg_0_1_0_5_i_4__3));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_4__4
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [16]),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mcpf_inst/p_0_in1_in [2]),
        .O(n_0_ram_reg_0_1_0_5_i_4__4));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_4__5
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 ),
        .O(n_0_ram_reg_0_1_0_5_i_4__5));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_5__3
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [20]),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mctf_inst/p_0_in1_in [5]),
        .O(n_0_ram_reg_0_1_0_5_i_5__3));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_5__4
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_6_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ),
        .O(n_0_ram_reg_0_1_0_5_i_5__4));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_5__5
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [19]),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mcpf_inst/p_0_in1_in [5]),
        .O(n_0_ram_reg_0_1_0_5_i_5__5));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_5__6
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_6_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ),
        .O(n_0_ram_reg_0_1_0_5_i_5__6));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_0_5_i_5__7
       (.I0(\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .O(n_0_ram_reg_0_1_0_5_i_5__7));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_6__1
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [19]),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mctf_inst/p_0_in1_in [4]),
        .O(n_0_ram_reg_0_1_0_5_i_6__1));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_6__2
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_7_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ),
        .O(n_0_ram_reg_0_1_0_5_i_6__2));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_6__3
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [18]),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mcpf_inst/p_0_in1_in [4]),
        .O(n_0_ram_reg_0_1_0_5_i_6__3));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_0_5_i_6__4
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_7_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ),
        .O(n_0_ram_reg_0_1_0_5_i_6__4));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_0_5_i_6__5
       (.I0(\n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .O(n_0_ram_reg_0_1_0_5_i_6__5));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_0_5_i_7__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [6]),
        .O(n_0_ram_reg_0_1_0_5_i_7__1));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_0_5_i_7__2
       (.I0(\n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .O(n_0_ram_reg_0_1_0_5_i_7__2));
LUT1 #(
    .INIT(2'h1)) 
     ram_reg_0_1_0_5_i_8__1
       (.I0(\n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .O(n_0_ram_reg_0_1_0_5_i_8__1));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_0_5_i_8__2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [5]),
        .O(n_0_ram_reg_0_1_0_5_i_8__2));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_9
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [15]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_9));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_9__0
       (.I0(\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_9__0));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_9__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [14]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_9__1));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_5_i_9__2
       (.I0(\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_0_5_i_9__2));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_0_5_i_9__3
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [4]),
        .O(n_0_ram_reg_0_1_0_5_i_9__3));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_12_15_i_10
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [27]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_12_15_i_10));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_12_15_i_10__0
       (.I0(\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_12_15_i_10__0));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_12_15_i_10__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [26]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_12_15_i_10__1));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_12_15_i_10__2
       (.I0(\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_12_15_i_10__2));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_12_15_i_1__1
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [28]),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mctf_inst/p_0_in1_in [13]),
        .O(n_0_ram_reg_0_1_12_15_i_1__1));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_12_15_i_1__2
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_6_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ),
        .O(n_0_ram_reg_0_1_12_15_i_1__2));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_12_15_i_1__3
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [27]),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mcpf_inst/p_0_in1_in [13]),
        .O(n_0_ram_reg_0_1_12_15_i_1__3));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_12_15_i_1__4
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_6_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ),
        .O(n_0_ram_reg_0_1_12_15_i_1__4));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_12_15_i_2__1
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [27]),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mctf_inst/p_0_in1_in [12]),
        .O(n_0_ram_reg_0_1_12_15_i_2__1));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_12_15_i_2__2
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_7_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ),
        .O(n_0_ram_reg_0_1_12_15_i_2__2));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_12_15_i_2__3
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [26]),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mcpf_inst/p_0_in1_in [12]),
        .O(n_0_ram_reg_0_1_12_15_i_2__3));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_12_15_i_2__4
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_7_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ),
        .O(n_0_ram_reg_0_1_12_15_i_2__4));
LUT6 #(
    .INIT(64'hFAFCFFFF0A0C0000)) 
     ram_reg_0_1_12_15_i_3__1
       (.I0(\gvfifo_top/mctf_inst/p_0_in1_in [15]),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [30]),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I5(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ),
        .O(\gvfifo_top/mctf_inst/WR_DATA ));
LUT6 #(
    .INIT(64'hFAFCFFFF0A0C0000)) 
     ram_reg_0_1_12_15_i_3__2
       (.I0(\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ),
        .I1(\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I5(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ),
        .O(n_0_ram_reg_0_1_12_15_i_3__2));
LUT6 #(
    .INIT(64'hFAFCFFFF0A0C0000)) 
     ram_reg_0_1_12_15_i_3__3
       (.I0(\gvfifo_top/mcpf_inst/p_0_in1_in [15]),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [29]),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I5(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ),
        .O(\gvfifo_top/mcpf_inst/WR_DATA ));
LUT6 #(
    .INIT(64'hFAFCFFFF0A0C0000)) 
     ram_reg_0_1_12_15_i_3__4
       (.I0(\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ),
        .I1(\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I5(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ),
        .O(n_0_ram_reg_0_1_12_15_i_3__4));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_12_15_i_4__1
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [29]),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mctf_inst/p_0_in1_in [14]),
        .O(n_0_ram_reg_0_1_12_15_i_4__1));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_12_15_i_4__2
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ),
        .O(n_0_ram_reg_0_1_12_15_i_4__2));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_12_15_i_4__3
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [28]),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mcpf_inst/p_0_in1_in [14]),
        .O(n_0_ram_reg_0_1_12_15_i_4__3));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_12_15_i_4__4
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 ),
        .O(n_0_ram_reg_0_1_12_15_i_4__4));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_12_15_i_6__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [15]),
        .O(n_0_ram_reg_0_1_12_15_i_6__3));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_12_15_i_7__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [14]),
        .O(n_0_ram_reg_0_1_12_15_i_7__3));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_12_15_i_8
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [29]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_12_15_i_8));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_12_15_i_8__0
       (.I0(\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_12_15_i_8__0));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_12_15_i_8__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [28]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_12_15_i_8__1));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_12_15_i_8__2
       (.I0(\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_12_15_i_8__2));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_12_15_i_8__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [13]),
        .O(n_0_ram_reg_0_1_12_15_i_8__3));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_12_15_i_9
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [28]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_12_15_i_9));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_12_15_i_9__0
       (.I0(\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_12_15_i_9__0));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_12_15_i_9__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [27]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_12_15_i_9__1));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_12_15_i_9__2
       (.I0(\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_12_15_i_9__2));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_12_15_i_9__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [12]),
        .O(n_0_ram_reg_0_1_12_15_i_9__3));
LUT5 #(
    .INIT(32'h32020000)) 
     ram_reg_0_1_12_17_i_1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [13]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I3(\n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 ),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_12_17_i_1));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_12_17_i_10
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [16]),
        .O(n_0_ram_reg_0_1_12_17_i_10));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_12_17_i_10__0
       (.I0(\n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ),
        .O(n_0_ram_reg_0_1_12_17_i_10__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_12_17_i_10__1
       (.I0(m_axi_araddr_i[16]),
        .O(n_0_ram_reg_0_1_12_17_i_10__1));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_12_17_i_11
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [15]),
        .O(n_0_ram_reg_0_1_12_17_i_11));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_12_17_i_11__0
       (.I0(\n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ),
        .O(n_0_ram_reg_0_1_12_17_i_11__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_12_17_i_11__1
       (.I0(m_axi_araddr_i[15]),
        .O(n_0_ram_reg_0_1_12_17_i_11__1));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_12_17_i_1__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ),
        .O(n_0_ram_reg_0_1_12_17_i_1__0));
LUT5 #(
    .INIT(32'h32020000)) 
     ram_reg_0_1_12_17_i_2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [12]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I3(\n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 ),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_12_17_i_2));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_12_17_i_2__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ),
        .O(n_0_ram_reg_0_1_12_17_i_2__0));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_12_17_i_3
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [15]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ),
        .O(n_0_ram_reg_0_1_12_17_i_3));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_12_17_i_3__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ),
        .O(n_0_ram_reg_0_1_12_17_i_3__0));
LUT5 #(
    .INIT(32'h32020000)) 
     ram_reg_0_1_12_17_i_4
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [14]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I3(\n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 ),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_12_17_i_4));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_12_17_i_4__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ),
        .O(n_0_ram_reg_0_1_12_17_i_4__0));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_12_17_i_5
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [17]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ),
        .O(n_0_ram_reg_0_1_12_17_i_5));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_12_17_i_5__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ),
        .O(n_0_ram_reg_0_1_12_17_i_5__0));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_12_17_i_6
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [16]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ),
        .O(n_0_ram_reg_0_1_12_17_i_6));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_12_17_i_6__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ),
        .O(n_0_ram_reg_0_1_12_17_i_6__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_12_17_i_8
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [18]),
        .O(n_0_ram_reg_0_1_12_17_i_8));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_12_17_i_8__0
       (.I0(\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ),
        .O(n_0_ram_reg_0_1_12_17_i_8__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_12_17_i_8__1
       (.I0(m_axi_araddr_i[18]),
        .O(n_0_ram_reg_0_1_12_17_i_8__1));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_12_17_i_9
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [17]),
        .O(n_0_ram_reg_0_1_12_17_i_9));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_12_17_i_9__0
       (.I0(\n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ),
        .O(n_0_ram_reg_0_1_12_17_i_9__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_12_17_i_9__1
       (.I0(m_axi_araddr_i[17]),
        .O(n_0_ram_reg_0_1_12_17_i_9__1));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_18_23_i_1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [19]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ),
        .O(n_0_ram_reg_0_1_18_23_i_1));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_10
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [21]),
        .O(n_0_ram_reg_0_1_18_23_i_10));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_10__0
       (.I0(\n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ),
        .O(n_0_ram_reg_0_1_18_23_i_10__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_10__1
       (.I0(m_axi_araddr_i[21]),
        .O(n_0_ram_reg_0_1_18_23_i_10__1));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_11
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [20]),
        .O(n_0_ram_reg_0_1_18_23_i_11));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_11__0
       (.I0(\n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ),
        .O(n_0_ram_reg_0_1_18_23_i_11__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_11__1
       (.I0(m_axi_araddr_i[20]),
        .O(n_0_ram_reg_0_1_18_23_i_11__1));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_12
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [19]),
        .O(n_0_ram_reg_0_1_18_23_i_12));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_12__0
       (.I0(\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ),
        .O(n_0_ram_reg_0_1_18_23_i_12__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_12__1
       (.I0(m_axi_araddr_i[19]),
        .O(n_0_ram_reg_0_1_18_23_i_12__1));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_13
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [26]),
        .O(n_0_ram_reg_0_1_18_23_i_13));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_13__0
       (.I0(\n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ),
        .O(n_0_ram_reg_0_1_18_23_i_13__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_13__1
       (.I0(m_axi_araddr_i[26]),
        .O(n_0_ram_reg_0_1_18_23_i_13__1));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_14
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [25]),
        .O(n_0_ram_reg_0_1_18_23_i_14));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_14__0
       (.I0(\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ),
        .O(n_0_ram_reg_0_1_18_23_i_14__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_14__1
       (.I0(m_axi_araddr_i[25]),
        .O(n_0_ram_reg_0_1_18_23_i_14__1));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_15
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [24]),
        .O(n_0_ram_reg_0_1_18_23_i_15));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_15__0
       (.I0(\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ),
        .O(n_0_ram_reg_0_1_18_23_i_15__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_15__1
       (.I0(m_axi_araddr_i[24]),
        .O(n_0_ram_reg_0_1_18_23_i_15__1));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_16
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [23]),
        .O(n_0_ram_reg_0_1_18_23_i_16));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_16__0
       (.I0(\n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ),
        .O(n_0_ram_reg_0_1_18_23_i_16__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_16__1
       (.I0(m_axi_araddr_i[23]),
        .O(n_0_ram_reg_0_1_18_23_i_16__1));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_18_23_i_1__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ),
        .O(n_0_ram_reg_0_1_18_23_i_1__0));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_18_23_i_2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [18]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 ),
        .O(n_0_ram_reg_0_1_18_23_i_2));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_18_23_i_2__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 ),
        .O(n_0_ram_reg_0_1_18_23_i_2__0));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_18_23_i_3
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [21]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ),
        .O(n_0_ram_reg_0_1_18_23_i_3));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_18_23_i_3__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ),
        .O(n_0_ram_reg_0_1_18_23_i_3__0));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_18_23_i_4
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [20]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ),
        .O(n_0_ram_reg_0_1_18_23_i_4));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_18_23_i_4__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ),
        .O(n_0_ram_reg_0_1_18_23_i_4__0));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_18_23_i_5
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [23]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ),
        .O(n_0_ram_reg_0_1_18_23_i_5));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_18_23_i_5__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ),
        .O(n_0_ram_reg_0_1_18_23_i_5__0));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_18_23_i_6
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [22]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 ),
        .O(n_0_ram_reg_0_1_18_23_i_6));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_18_23_i_6__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 ),
        .O(n_0_ram_reg_0_1_18_23_i_6__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_9
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [22]),
        .O(n_0_ram_reg_0_1_18_23_i_9));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_9__0
       (.I0(\n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 ),
        .O(n_0_ram_reg_0_1_18_23_i_9__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_18_23_i_9__1
       (.I0(m_axi_araddr_i[22]),
        .O(n_0_ram_reg_0_1_18_23_i_9__1));
LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
     ram_reg_0_1_24_29_i_1
       (.I0(\n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [25]),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I5(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ),
        .O(\gvfifo_top/mcdf_inst/WR_DATA ));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_24_29_i_10
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [29]),
        .O(n_0_ram_reg_0_1_24_29_i_10));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_24_29_i_10__0
       (.I0(\n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ),
        .O(n_0_ram_reg_0_1_24_29_i_10__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_24_29_i_10__1
       (.I0(m_axi_araddr_i[28]),
        .O(n_0_ram_reg_0_1_24_29_i_10__1));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_24_29_i_11
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [28]),
        .O(n_0_ram_reg_0_1_24_29_i_11));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_24_29_i_11__0
       (.I0(\n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ),
        .O(n_0_ram_reg_0_1_24_29_i_11__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_24_29_i_11__1
       (.I0(m_axi_araddr_i[27]),
        .O(n_0_ram_reg_0_1_24_29_i_11__1));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_24_29_i_12
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [27]),
        .O(n_0_ram_reg_0_1_24_29_i_12));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_24_29_i_12__0
       (.I0(\n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ),
        .O(n_0_ram_reg_0_1_24_29_i_12__0));
LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
     ram_reg_0_1_24_29_i_1__0
       (.I0(\n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I5(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ),
        .O(n_0_ram_reg_0_1_24_29_i_1__0));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_24_29_i_2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [24]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ),
        .O(n_0_ram_reg_0_1_24_29_i_2));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_24_29_i_2__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ),
        .O(n_0_ram_reg_0_1_24_29_i_2__0));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_24_29_i_3
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [27]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 ),
        .O(n_0_ram_reg_0_1_24_29_i_3));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_24_29_i_3__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ),
        .O(n_0_ram_reg_0_1_24_29_i_3__0));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_24_29_i_4
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [26]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 ),
        .O(n_0_ram_reg_0_1_24_29_i_4));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_24_29_i_4__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 ),
        .O(n_0_ram_reg_0_1_24_29_i_4__0));
LUT5 #(
    .INIT(32'h32020000)) 
     ram_reg_0_1_24_29_i_5
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [29]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I3(\n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 ),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_24_29_i_5));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_24_29_i_5__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ),
        .O(n_0_ram_reg_0_1_24_29_i_5__0));
LUT5 #(
    .INIT(32'h32020000)) 
     ram_reg_0_1_24_29_i_6
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [28]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I3(\n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 ),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_24_29_i_6));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_24_29_i_6__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ),
        .O(n_0_ram_reg_0_1_24_29_i_6__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_24_29_i_8
       (.I0(m_axi_araddr_i[30]),
        .O(n_0_ram_reg_0_1_24_29_i_8));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_24_29_i_9
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [30]),
        .O(n_0_ram_reg_0_1_24_29_i_9));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_24_29_i_9__0
       (.I0(\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31 ),
        .O(n_0_ram_reg_0_1_24_29_i_9__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_24_29_i_9__1
       (.I0(m_axi_araddr_i[29]),
        .O(n_0_ram_reg_0_1_24_29_i_9__1));
LUT5 #(
    .INIT(32'hFFB8FFFF)) 
     ram_reg_0_1_30_31_i_1
       (.I0(\n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3 ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [31]),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_30_31_i_1));
LUT5 #(
    .INIT(32'hFECEFFFF)) 
     ram_reg_0_1_30_31_i_1__0
       (.I0(\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31 ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I3(\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3 ),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_30_31_i_1__0));
LUT5 #(
    .INIT(32'h32020000)) 
     ram_reg_0_1_30_31_i_2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [30]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I3(\n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 ),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_30_31_i_2));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_30_31_i_2__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 ),
        .O(n_0_ram_reg_0_1_30_31_i_2__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_30_31_i_4
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [31]),
        .O(n_0_ram_reg_0_1_30_31_i_4));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_30_31_i_4__0
       (.I0(\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31 ),
        .O(n_0_ram_reg_0_1_30_31_i_4__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_30_31_i_4__1
       (.I0(m_axi_araddr_i[31]),
        .O(n_0_ram_reg_0_1_30_31_i_4__1));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_6_11_i_10
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [24]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_6_11_i_10));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_6_11_i_10__0
       (.I0(\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_6_11_i_10__0));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_6_11_i_10__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [23]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_6_11_i_10__1));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_6_11_i_10__2
       (.I0(\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_6_11_i_10__2));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_10__3
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [9]),
        .O(n_0_ram_reg_0_1_6_11_i_10__3));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_10__4
       (.I0(\n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .O(n_0_ram_reg_0_1_6_11_i_10__4));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_10__5
       (.I0(\gvfifo_top/argen_inst/sdpo_int [9]),
        .O(n_0_ram_reg_0_1_6_11_i_10__5));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_6_11_i_11
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [23]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_6_11_i_11));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_6_11_i_11__0
       (.I0(\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_6_11_i_11__0));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_6_11_i_11__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [22]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_6_11_i_11__1));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_6_11_i_11__2
       (.I0(\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_6_11_i_11__2));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_11__3
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [8]),
        .O(n_0_ram_reg_0_1_6_11_i_11__3));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_11__4
       (.I0(\n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .O(n_0_ram_reg_0_1_6_11_i_11__4));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_11__5
       (.I0(\gvfifo_top/argen_inst/sdpo_int [8]),
        .O(n_0_ram_reg_0_1_6_11_i_11__5));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_12
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [7]),
        .O(n_0_ram_reg_0_1_6_11_i_12));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_12__0
       (.I0(\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .O(n_0_ram_reg_0_1_6_11_i_12__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_13
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [14]),
        .O(n_0_ram_reg_0_1_6_11_i_13));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_13__0
       (.I0(\n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ),
        .O(n_0_ram_reg_0_1_6_11_i_13__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_13__1
       (.I0(m_axi_araddr_i[14]),
        .O(n_0_ram_reg_0_1_6_11_i_13__1));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_14
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [13]),
        .O(n_0_ram_reg_0_1_6_11_i_14));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_14__0
       (.I0(\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ),
        .O(n_0_ram_reg_0_1_6_11_i_14__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_14__1
       (.I0(m_axi_araddr_i[13]),
        .O(n_0_ram_reg_0_1_6_11_i_14__1));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_15
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [12]),
        .O(n_0_ram_reg_0_1_6_11_i_15));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_15__0
       (.I0(\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 ),
        .O(n_0_ram_reg_0_1_6_11_i_15__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_15__1
       (.I0(m_axi_araddr_i[12]),
        .O(n_0_ram_reg_0_1_6_11_i_15__1));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_16
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [11]),
        .O(n_0_ram_reg_0_1_6_11_i_16));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_16__0
       (.I0(\n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .O(n_0_ram_reg_0_1_6_11_i_16__0));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_16__1
       (.I0(m_axi_araddr_i[11]),
        .O(n_0_ram_reg_0_1_6_11_i_16__1));
LUT5 #(
    .INIT(32'h32020000)) 
     ram_reg_0_1_6_11_i_1__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [7]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I3(\n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_6_11_i_1__1));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_1__2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_0_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ),
        .O(n_0_ram_reg_0_1_6_11_i_1__2));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_1__3
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [22]),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mctf_inst/p_0_in1_in [7]),
        .O(n_0_ram_reg_0_1_6_11_i_1__3));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_1__4
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_0_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ),
        .O(n_0_ram_reg_0_1_6_11_i_1__4));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_1__5
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [21]),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mcpf_inst/p_0_in1_in [7]),
        .O(n_0_ram_reg_0_1_6_11_i_1__5));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_1__6
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_0_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ),
        .O(n_0_ram_reg_0_1_6_11_i_1__6));
LUT5 #(
    .INIT(32'h32020000)) 
     ram_reg_0_1_6_11_i_2__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [6]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I3(\n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 ),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_6_11_i_2__1));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_2__2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_1_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 ),
        .O(n_0_ram_reg_0_1_6_11_i_2__2));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_2__3
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [21]),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mctf_inst/p_0_in1_in [6]),
        .O(n_0_ram_reg_0_1_6_11_i_2__3));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_2__4
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_1_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ),
        .O(n_0_ram_reg_0_1_6_11_i_2__4));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_2__5
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [20]),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mcpf_inst/p_0_in1_in [6]),
        .O(n_0_ram_reg_0_1_6_11_i_2__5));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_2__6
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_1_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 ),
        .O(n_0_ram_reg_0_1_6_11_i_2__6));
LUT5 #(
    .INIT(32'h32020000)) 
     ram_reg_0_1_6_11_i_3__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [9]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I3(\n_5_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_6_11_i_3__1));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_3__2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_2_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_5_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ),
        .O(n_0_ram_reg_0_1_6_11_i_3__2));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_3__3
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [24]),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mctf_inst/p_0_in1_in [9]),
        .O(n_0_ram_reg_0_1_6_11_i_3__3));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_3__4
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_2_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_6_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ),
        .O(n_0_ram_reg_0_1_6_11_i_3__4));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_3__5
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [23]),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mcpf_inst/p_0_in1_in [9]),
        .O(n_0_ram_reg_0_1_6_11_i_3__5));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_3__6
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_2_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_6_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ),
        .O(n_0_ram_reg_0_1_6_11_i_3__6));
LUT5 #(
    .INIT(32'h32020000)) 
     ram_reg_0_1_6_11_i_4__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [8]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I3(\n_6_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_6_11_i_4__1));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_4__2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_3_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_6_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ),
        .O(n_0_ram_reg_0_1_6_11_i_4__2));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_4__3
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [23]),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mctf_inst/p_0_in1_in [8]),
        .O(n_0_ram_reg_0_1_6_11_i_4__3));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_4__4
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_3_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_7_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ),
        .O(n_0_ram_reg_0_1_6_11_i_4__4));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_4__5
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [22]),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mcpf_inst/p_0_in1_in [8]),
        .O(n_0_ram_reg_0_1_6_11_i_4__5));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_4__6
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_3_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_7_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ),
        .O(n_0_ram_reg_0_1_6_11_i_4__6));
LUT5 #(
    .INIT(32'h32020000)) 
     ram_reg_0_1_6_11_i_5__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [11]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I3(\n_7_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 ),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_6_11_i_5__1));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_5__2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_4_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_7_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 ),
        .O(n_0_ram_reg_0_1_6_11_i_5__2));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_5__3
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [26]),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mctf_inst/p_0_in1_in [11]),
        .O(n_0_ram_reg_0_1_6_11_i_5__3));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_5__4
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ),
        .O(n_0_ram_reg_0_1_6_11_i_5__4));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_5__5
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [25]),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mcpf_inst/p_0_in1_in [11]),
        .O(n_0_ram_reg_0_1_6_11_i_5__5));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_5__6
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ),
        .O(n_0_ram_reg_0_1_6_11_i_5__6));
LUT5 #(
    .INIT(32'h32020000)) 
     ram_reg_0_1_6_11_i_6__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [10]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I3(\n_4_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 ),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(n_0_ram_reg_0_1_6_11_i_6__1));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_6__2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_4_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ),
        .O(n_0_ram_reg_0_1_6_11_i_6__2));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_6__3
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [25]),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mctf_inst/p_0_in1_in [10]),
        .O(n_0_ram_reg_0_1_6_11_i_6__3));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_6__4
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ),
        .O(n_0_ram_reg_0_1_6_11_i_6__4));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_6__5
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [24]),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I4(\gvfifo_top/mcpf_inst/p_0_in1_in [10]),
        .O(n_0_ram_reg_0_1_6_11_i_6__5));
LUT5 #(
    .INIT(32'h0A080008)) 
     ram_reg_0_1_6_11_i_6__6
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .I1(\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I3(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I4(\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 ),
        .O(n_0_ram_reg_0_1_6_11_i_6__6));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_6_11_i_8
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [26]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_6_11_i_8));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_6_11_i_8__0
       (.I0(\n_4_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_6_11_i_8__0));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_6_11_i_8__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [25]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_6_11_i_8__1));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_6_11_i_8__2
       (.I0(\n_4_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_6_11_i_8__2));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_8__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [11]),
        .O(n_0_ram_reg_0_1_6_11_i_8__3));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_6_11_i_9
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [25]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_6_11_i_9));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_6_11_i_9__0
       (.I0(\n_5_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_6_11_i_9__0));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_6_11_i_9__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [24]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_6_11_i_9__1));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_6_11_i_9__2
       (.I0(\n_5_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(n_0_ram_reg_0_1_6_11_i_9__2));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_9__3
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [10]),
        .O(n_0_ram_reg_0_1_6_11_i_9__3));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_9__4
       (.I0(\n_5_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 ),
        .O(n_0_ram_reg_0_1_6_11_i_9__4));
LUT1 #(
    .INIT(2'h2)) 
     ram_reg_0_1_6_11_i_9__5
       (.I0(\gvfifo_top/argen_inst/sdpo_int [10]),
        .O(n_0_ram_reg_0_1_6_11_i_9__5));
RAM64M \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1 
       (.ADDRA(\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out ),
        .ADDRB(\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out ),
        .ADDRC(\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out ),
        .ADDRD(\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out ),
        .DIA(\gvfifo_top/awgen_to_mcpf_payload [0]),
        .DIB(\gvfifo_top/awgen_to_mcpf_payload [2]),
        .DIC(\<const0> ),
        .DID(\<const0> ),
        .DOA(\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out ),
        .DOB(\n_1_tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1 ),
        .DOC(\NLW_tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_DOC_UNCONNECTED ),
        .DOD(\NLW_tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_DOD_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_compare" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_compare__parameterized0
   (counts_matched,
    v1_reg);
  output counts_matched;
  input [7:0]v1_reg;

  wire counts_matched;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [7:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;

(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({counts_matched,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[7:4]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_delay" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_delay
   (S,
    O1,
    O2,
    O3,
    Q,
    I1,
    I63,
    aclk);
  output [0:0]S;
  output [0:0]O1;
  output [0:0]O2;
  output [26:0]O3;
  input [1:0]Q;
  input [0:0]I1;
  input [31:0]I63;
  input aclk;

  wire [0:0]I1;
  wire [31:0]I63;
  wire [0:0]O1;
  wire [0:0]O2;
  wire [26:0]O3;
  wire [1:0]Q;
  wire [0:0]S;
  wire aclk;
  wire \n_0_gstage1.q_dly_reg[0] ;
  wire \n_0_gstage1.q_dly_reg[15] ;
  wire \n_0_gstage1.q_dly_reg[1] ;
  wire \n_0_gstage1.q_dly_reg[2] ;
  wire \n_0_gstage1.q_dly_reg[31] ;

LUT3 #(
    .INIT(8'h01)) 
     \gstage1.q_dly[0]_i_17 
       (.I0(\n_0_gstage1.q_dly_reg[0] ),
        .I1(\n_0_gstage1.q_dly_reg[2] ),
        .I2(\n_0_gstage1.q_dly_reg[1] ),
        .O(O2));
LUT2 #(
    .INIT(4'h9)) 
     \gstage1.q_dly[0]_i_5__1 
       (.I0(\n_0_gstage1.q_dly_reg[31] ),
        .I1(Q[1]),
        .O(O1));
LUT2 #(
    .INIT(4'h9)) 
     \gstage1.q_dly[0]_i_8 
       (.I0(\n_0_gstage1.q_dly_reg[15] ),
        .I1(Q[0]),
        .O(S));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[0]),
        .Q(\n_0_gstage1.q_dly_reg[0] ),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[10]),
        .Q(O3[7]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[11]),
        .Q(O3[8]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[12]),
        .Q(O3[9]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[13]),
        .Q(O3[10]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[14]),
        .Q(O3[11]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[15]),
        .Q(\n_0_gstage1.q_dly_reg[15] ),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[16]),
        .Q(O3[12]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[17]),
        .Q(O3[13]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[18]),
        .Q(O3[14]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[19]),
        .Q(O3[15]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[1]),
        .Q(\n_0_gstage1.q_dly_reg[1] ),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[20] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[20]),
        .Q(O3[16]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[21]),
        .Q(O3[17]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[22] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[22]),
        .Q(O3[18]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[23] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[23]),
        .Q(O3[19]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[24]),
        .Q(O3[20]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[25]),
        .Q(O3[21]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[26] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[26]),
        .Q(O3[22]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[27] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[27]),
        .Q(O3[23]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[28] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[28]),
        .Q(O3[24]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[29] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[29]),
        .Q(O3[25]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[2]),
        .Q(\n_0_gstage1.q_dly_reg[2] ),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[30] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[30]),
        .Q(O3[26]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[31] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[31]),
        .Q(\n_0_gstage1.q_dly_reg[31] ),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[3]),
        .Q(O3[0]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[4]),
        .Q(O3[1]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[5]),
        .Q(O3[2]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[6]),
        .Q(O3[3]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[7]),
        .Q(O3[4]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[8]),
        .Q(O3[5]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[9]),
        .Q(O3[6]),
        .R(I1));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_delay" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_delay_115
   (S,
    I1,
    CO,
    Q,
    pntr_rchd_end_addr1,
    O2,
    I2,
    O1,
    O3,
    I3,
    D,
    aclk);
  output [0:0]S;
  output [0:0]I1;
  output [0:0]CO;
  output [1:0]Q;
  input [1:0]pntr_rchd_end_addr1;
  input [0:0]O2;
  input [0:0]I2;
  input [0:0]O1;
  input [26:0]O3;
  input [0:0]I3;
  input [28:0]D;
  input aclk;

  wire [0:0]CO;
  wire [28:0]D;
  wire [0:0]I1;
  wire [0:0]I2;
  wire [0:0]I3;
  wire [0:0]O1;
  wire [0:0]O2;
  wire [26:0]O3;
  wire [1:0]Q;
  wire [0:0]S;
  wire aclk;
  wire \n_0_gstage1.q_dly[0]_i_10 ;
  wire \n_0_gstage1.q_dly[0]_i_11 ;
  wire \n_0_gstage1.q_dly[0]_i_12 ;
  wire \n_0_gstage1.q_dly[0]_i_13 ;
  wire \n_0_gstage1.q_dly[0]_i_14 ;
  wire \n_0_gstage1.q_dly[0]_i_15 ;
  wire \n_0_gstage1.q_dly[0]_i_16 ;
  wire \n_0_gstage1.q_dly[0]_i_6__1 ;
  wire \n_0_gstage1.q_dly[0]_i_9 ;
  wire \n_0_gstage1.q_dly_reg[0]_i_4 ;
  wire \n_0_gstage1.q_dly_reg[0]_i_7 ;
  wire \n_0_gstage1.q_dly_reg[10] ;
  wire \n_0_gstage1.q_dly_reg[11] ;
  wire \n_0_gstage1.q_dly_reg[12] ;
  wire \n_0_gstage1.q_dly_reg[13] ;
  wire \n_0_gstage1.q_dly_reg[14] ;
  wire \n_0_gstage1.q_dly_reg[16] ;
  wire \n_0_gstage1.q_dly_reg[17] ;
  wire \n_0_gstage1.q_dly_reg[18] ;
  wire \n_0_gstage1.q_dly_reg[19] ;
  wire \n_0_gstage1.q_dly_reg[20] ;
  wire \n_0_gstage1.q_dly_reg[21] ;
  wire \n_0_gstage1.q_dly_reg[22] ;
  wire \n_0_gstage1.q_dly_reg[23] ;
  wire \n_0_gstage1.q_dly_reg[24] ;
  wire \n_0_gstage1.q_dly_reg[25] ;
  wire \n_0_gstage1.q_dly_reg[26] ;
  wire \n_0_gstage1.q_dly_reg[27] ;
  wire \n_0_gstage1.q_dly_reg[28] ;
  wire \n_0_gstage1.q_dly_reg[29] ;
  wire \n_0_gstage1.q_dly_reg[30] ;
  wire \n_0_gstage1.q_dly_reg[3] ;
  wire \n_0_gstage1.q_dly_reg[4] ;
  wire \n_0_gstage1.q_dly_reg[5] ;
  wire \n_0_gstage1.q_dly_reg[6] ;
  wire \n_0_gstage1.q_dly_reg[7] ;
  wire \n_0_gstage1.q_dly_reg[8] ;
  wire \n_0_gstage1.q_dly_reg[9] ;
  wire \n_1_gstage1.q_dly_reg[0]_i_4 ;
  wire \n_1_gstage1.q_dly_reg[0]_i_7 ;
  wire \n_2_gstage1.q_dly_reg[0]_i_4 ;
  wire \n_2_gstage1.q_dly_reg[0]_i_7 ;
  wire \n_3_gstage1.q_dly_reg[0]_i_2__1 ;
  wire \n_3_gstage1.q_dly_reg[0]_i_3__1 ;
  wire \n_3_gstage1.q_dly_reg[0]_i_4 ;
  wire \n_3_gstage1.q_dly_reg[0]_i_7 ;
  wire [1:0]pntr_rchd_end_addr1;
  wire [3:2]\NLW_gstage1.q_dly_reg[0]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gstage1.q_dly_reg[0]_i_2__1_O_UNCONNECTED ;
  wire [3:2]\NLW_gstage1.q_dly_reg[0]_i_3__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gstage1.q_dly_reg[0]_i_3__1_O_UNCONNECTED ;
  wire [3:0]\NLW_gstage1.q_dly_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_gstage1.q_dly_reg[0]_i_7_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gstage1.q_dly[0]_i_10 
       (.I0(\n_0_gstage1.q_dly_reg[25] ),
        .I1(O3[21]),
        .I2(O3[23]),
        .I3(\n_0_gstage1.q_dly_reg[27] ),
        .I4(O3[22]),
        .I5(\n_0_gstage1.q_dly_reg[26] ),
        .O(\n_0_gstage1.q_dly[0]_i_10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gstage1.q_dly[0]_i_11 
       (.I0(\n_0_gstage1.q_dly_reg[22] ),
        .I1(O3[18]),
        .I2(O3[20]),
        .I3(\n_0_gstage1.q_dly_reg[24] ),
        .I4(O3[19]),
        .I5(\n_0_gstage1.q_dly_reg[23] ),
        .O(\n_0_gstage1.q_dly[0]_i_11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gstage1.q_dly[0]_i_12 
       (.I0(\n_0_gstage1.q_dly_reg[19] ),
        .I1(O3[15]),
        .I2(O3[17]),
        .I3(\n_0_gstage1.q_dly_reg[21] ),
        .I4(O3[16]),
        .I5(\n_0_gstage1.q_dly_reg[20] ),
        .O(\n_0_gstage1.q_dly[0]_i_12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gstage1.q_dly[0]_i_13 
       (.I0(\n_0_gstage1.q_dly_reg[16] ),
        .I1(O3[12]),
        .I2(O3[14]),
        .I3(\n_0_gstage1.q_dly_reg[18] ),
        .I4(O3[13]),
        .I5(\n_0_gstage1.q_dly_reg[17] ),
        .O(\n_0_gstage1.q_dly[0]_i_13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gstage1.q_dly[0]_i_14 
       (.I0(\n_0_gstage1.q_dly_reg[9] ),
        .I1(O3[6]),
        .I2(O3[8]),
        .I3(\n_0_gstage1.q_dly_reg[11] ),
        .I4(O3[7]),
        .I5(\n_0_gstage1.q_dly_reg[10] ),
        .O(\n_0_gstage1.q_dly[0]_i_14 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gstage1.q_dly[0]_i_15 
       (.I0(\n_0_gstage1.q_dly_reg[6] ),
        .I1(O3[3]),
        .I2(O3[5]),
        .I3(\n_0_gstage1.q_dly_reg[8] ),
        .I4(O3[4]),
        .I5(\n_0_gstage1.q_dly_reg[7] ),
        .O(\n_0_gstage1.q_dly[0]_i_15 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gstage1.q_dly[0]_i_16 
       (.I0(\n_0_gstage1.q_dly_reg[3] ),
        .I1(O3[0]),
        .I2(O3[2]),
        .I3(\n_0_gstage1.q_dly_reg[5] ),
        .I4(O3[1]),
        .I5(\n_0_gstage1.q_dly_reg[4] ),
        .O(\n_0_gstage1.q_dly[0]_i_16 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gstage1.q_dly[0]_i_6__1 
       (.I0(\n_0_gstage1.q_dly_reg[28] ),
        .I1(O3[24]),
        .I2(O3[26]),
        .I3(\n_0_gstage1.q_dly_reg[30] ),
        .I4(O3[25]),
        .I5(\n_0_gstage1.q_dly_reg[29] ),
        .O(\n_0_gstage1.q_dly[0]_i_6__1 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gstage1.q_dly[0]_i_9 
       (.I0(\n_0_gstage1.q_dly_reg[12] ),
        .I1(O3[9]),
        .I2(O3[11]),
        .I3(\n_0_gstage1.q_dly_reg[14] ),
        .I4(O3[10]),
        .I5(\n_0_gstage1.q_dly_reg[13] ),
        .O(\n_0_gstage1.q_dly[0]_i_9 ));
CARRY4 \gstage1.q_dly_reg[0]_i_2__1 
       (.CI(\n_0_gstage1.q_dly_reg[0]_i_4 ),
        .CO({\NLW_gstage1.q_dly_reg[0]_i_2__1_CO_UNCONNECTED [3:2],CO,\n_3_gstage1.q_dly_reg[0]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gstage1.q_dly_reg[0]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,O1,\n_0_gstage1.q_dly[0]_i_6__1 }));
CARRY4 \gstage1.q_dly_reg[0]_i_3__1 
       (.CI(\n_0_gstage1.q_dly_reg[0]_i_7 ),
        .CO({\NLW_gstage1.q_dly_reg[0]_i_3__1_CO_UNCONNECTED [3:2],I1,\n_3_gstage1.q_dly_reg[0]_i_3__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gstage1.q_dly_reg[0]_i_3__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,I2,\n_0_gstage1.q_dly[0]_i_9 }));
CARRY4 \gstage1.q_dly_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\n_0_gstage1.q_dly_reg[0]_i_4 ,\n_1_gstage1.q_dly_reg[0]_i_4 ,\n_2_gstage1.q_dly_reg[0]_i_4 ,\n_3_gstage1.q_dly_reg[0]_i_4 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gstage1.q_dly_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\n_0_gstage1.q_dly[0]_i_10 ,\n_0_gstage1.q_dly[0]_i_11 ,\n_0_gstage1.q_dly[0]_i_12 ,\n_0_gstage1.q_dly[0]_i_13 }));
CARRY4 \gstage1.q_dly_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\n_0_gstage1.q_dly_reg[0]_i_7 ,\n_1_gstage1.q_dly_reg[0]_i_7 ,\n_2_gstage1.q_dly_reg[0]_i_7 ,\n_3_gstage1.q_dly_reg[0]_i_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gstage1.q_dly_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\n_0_gstage1.q_dly[0]_i_14 ,\n_0_gstage1.q_dly[0]_i_15 ,\n_0_gstage1.q_dly[0]_i_16 ,O2}));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\n_0_gstage1.q_dly_reg[10] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\n_0_gstage1.q_dly_reg[11] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\n_0_gstage1.q_dly_reg[12] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\n_0_gstage1.q_dly_reg[13] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\n_0_gstage1.q_dly_reg[14] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[0]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\n_0_gstage1.q_dly_reg[16] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\n_0_gstage1.q_dly_reg[17] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\n_0_gstage1.q_dly_reg[18] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\n_0_gstage1.q_dly_reg[19] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[20] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\n_0_gstage1.q_dly_reg[20] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\n_0_gstage1.q_dly_reg[21] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[22] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\n_0_gstage1.q_dly_reg[22] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[23] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\n_0_gstage1.q_dly_reg[23] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\n_0_gstage1.q_dly_reg[24] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\n_0_gstage1.q_dly_reg[25] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[26] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\n_0_gstage1.q_dly_reg[26] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[27] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\n_0_gstage1.q_dly_reg[27] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[28] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\n_0_gstage1.q_dly_reg[28] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[29] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\n_0_gstage1.q_dly_reg[29] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[30] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\n_0_gstage1.q_dly_reg[30] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[31] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[1]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\n_0_gstage1.q_dly_reg[3] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\n_0_gstage1.q_dly_reg[4] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\n_0_gstage1.q_dly_reg[5] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\n_0_gstage1.q_dly_reg[6] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\n_0_gstage1.q_dly_reg[7] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\n_0_gstage1.q_dly_reg[8] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\n_0_gstage1.q_dly_reg[9] ),
        .R(I3));
LUT2 #(
    .INIT(4'h1)) 
     ram_reg_0_1_0_0_i_10
       (.I0(pntr_rchd_end_addr1[1]),
        .I1(pntr_rchd_end_addr1[0]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_delay" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_delay__parameterized0
   (pntrs_eql_dly,
    Q,
    aclk,
    CO,
    I1);
  output pntrs_eql_dly;
  input [0:0]Q;
  input aclk;
  input [0:0]CO;
  input [0:0]I1;

  wire [0:0]CO;
  wire [0:0]I1;
  wire [0:0]Q;
  wire aclk;
  wire pntrs_eql;
  wire pntrs_eql_dly;

LUT2 #(
    .INIT(4'h8)) 
     \gstage1.q_dly[0]_i_1 
       (.I0(CO),
        .I1(I1),
        .O(pntrs_eql));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(pntrs_eql),
        .Q(pntrs_eql_dly),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_delay" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_delay__parameterized1
   (I9,
    Q,
    aclk,
    O24);
  output [0:0]I9;
  input [0:0]Q;
  input aclk;
  input [0:0]O24;

  wire [0:0]I9;
  wire [0:0]O24;
  wire [0:0]Q;
  wire aclk;
  wire \n_0_gnstage1.q_dly_reg[0][0] ;

FDRE #(
    .INIT(1'b0)) 
     \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(O24),
        .Q(\n_0_gnstage1.q_dly_reg[0][0] ),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gnstage1.q_dly_reg[0][0] ),
        .Q(I9),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_delay" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_delay__parameterized1_17
   (O1,
    we_ar_txn,
    E,
    O76,
    Q,
    aclk,
    bram_rd_en,
    I1,
    p_2_out,
    p_2_out_18);
  output O1;
  output we_ar_txn;
  output [0:0]E;
  output [0:0]O76;
  input [0:0]Q;
  input aclk;
  input bram_rd_en;
  input I1;
  input p_2_out;
  input p_2_out_18;

  wire [0:0]E;
  wire I1;
  wire O1;
  wire [0:0]O76;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire \gnstage1.q_dly_reg[0]_10 ;
  wire p_2_out;
  wire p_2_out_18;
  wire we_ar_txn;

LUT2 #(
    .INIT(4'h2)) 
     RAM_reg_0_15_0_5_i_1
       (.I0(O1),
        .I1(p_2_out),
        .O(E));
LUT2 #(
    .INIT(4'h2)) 
     RAM_reg_0_15_0_5_i_1__1
       (.I0(O1),
        .I1(p_2_out_18),
        .O(O76));
FDRE #(
    .INIT(1'b0)) 
     \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(bram_rd_en),
        .Q(\gnstage1.q_dly_reg[0]_10 ),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[0]_10 ),
        .Q(O1),
        .R(Q));
LUT2 #(
    .INIT(4'hB)) 
     ram_reg_0_1_0_5_i_1
       (.I0(O1),
        .I1(I1),
        .O(we_ar_txn));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_delay" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_delay__parameterized1_51
   (argen_to_tdf_payload,
    Q,
    aclk,
    O24);
  output [0:0]argen_to_tdf_payload;
  input [0:0]Q;
  input aclk;
  input [0:0]O24;

  wire [0:0]O24;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]argen_to_tdf_payload;
  wire \n_0_gnstage1.q_dly_reg[0][0] ;

FDRE #(
    .INIT(1'b0)) 
     \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(O24),
        .Q(\n_0_gnstage1.q_dly_reg[0][0] ),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gnstage1.q_dly_reg[0][0] ),
        .Q(argen_to_tdf_payload),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_delay" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_delay__parameterized1_52
   (argen_to_tdf_tvalid,
    E,
    Q,
    aclk,
    bram_rd_en,
    p_2_out);
  output argen_to_tdf_tvalid;
  output [0:0]E;
  input [0:0]Q;
  input aclk;
  input bram_rd_en;
  input p_2_out;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire argen_to_tdf_tvalid;
  wire bram_rd_en;
  wire \gnstage1.q_dly_reg[0]_17 ;
  wire p_2_out;

LUT2 #(
    .INIT(4'h2)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(argen_to_tdf_tvalid),
        .I1(p_2_out),
        .O(E));
FDRE #(
    .INIT(1'b0)) 
     \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(bram_rd_en),
        .Q(\gnstage1.q_dly_reg[0]_17 ),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[0]_17 ),
        .Q(argen_to_tdf_tvalid),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_delay" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_delay__parameterized2
   (WR_DATA,
    Q,
    I1,
    ar_address_inc,
    I2,
    D,
    aclk);
  output [27:0]WR_DATA;
  output [14:0]Q;
  input I1;
  input [27:0]ar_address_inc;
  input [0:0]I2;
  input [14:0]D;
  input aclk;

  wire [14:0]D;
  wire I1;
  wire [0:0]I2;
  wire [14:0]Q;
  wire [27:0]WR_DATA;
  wire aclk;
  wire [27:0]ar_address_inc;

FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(I2));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_0_5_i_2__7
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[0]),
        .O(WR_DATA[0]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_0_5_i_3__7
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[2]),
        .O(WR_DATA[2]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_0_5_i_4__6
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[1]),
        .O(WR_DATA[1]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_12_17_i_1__1
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[10]),
        .O(WR_DATA[10]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_12_17_i_2__1
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[9]),
        .O(WR_DATA[9]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_12_17_i_3__1
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[12]),
        .O(WR_DATA[12]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_12_17_i_4__1
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[11]),
        .O(WR_DATA[11]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_12_17_i_5__1
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[14]),
        .O(WR_DATA[14]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_12_17_i_6__1
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[13]),
        .O(WR_DATA[13]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_18_23_i_1__1
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[16]),
        .O(WR_DATA[16]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_18_23_i_2__1
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[15]),
        .O(WR_DATA[15]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_18_23_i_3__1
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[18]),
        .O(WR_DATA[18]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_18_23_i_4__1
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[17]),
        .O(WR_DATA[17]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_18_23_i_5__1
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[20]),
        .O(WR_DATA[20]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_18_23_i_6__1
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[19]),
        .O(WR_DATA[19]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_24_29_i_2__1
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[21]),
        .O(WR_DATA[21]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_24_29_i_3__1
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[23]),
        .O(WR_DATA[23]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_24_29_i_4__1
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[22]),
        .O(WR_DATA[22]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_24_29_i_5__1
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[25]),
        .O(WR_DATA[25]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_24_29_i_6__1
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[24]),
        .O(WR_DATA[24]));
LUT3 #(
    .INIT(8'hEF)) 
     ram_reg_0_1_30_31_i_1__1
       (.I0(ar_address_inc[27]),
        .I1(Q[14]),
        .I2(I1),
        .O(WR_DATA[27]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_30_31_i_2__1
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[26]),
        .O(WR_DATA[26]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_6_11_i_1__7
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[4]),
        .O(WR_DATA[4]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_6_11_i_2__7
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[3]),
        .O(WR_DATA[3]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_6_11_i_3__7
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[6]),
        .O(WR_DATA[6]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_6_11_i_4__7
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[5]),
        .O(WR_DATA[5]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_6_11_i_5__7
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[8]),
        .O(WR_DATA[8]));
LUT3 #(
    .INIT(8'h40)) 
     ram_reg_0_1_6_11_i_6__7
       (.I0(Q[14]),
        .I1(I1),
        .I2(ar_address_inc[7]),
        .O(WR_DATA[7]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_delay" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_delay__parameterized3
   (argen_to_tdf_payload,
    Q,
    aclk,
    argen_to_mcpf_payload);
  output [0:0]argen_to_tdf_payload;
  input [0:0]Q;
  input aclk;
  input [0:0]argen_to_mcpf_payload;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]argen_to_mcpf_payload;
  wire [0:0]argen_to_tdf_payload;
  wire \gnstage1.q_dly_reg[2]_16 ;
  wire \n_0_gnstage1.q_dly_reg[0][0] ;
  wire \n_0_gnstage1.q_dly_reg[1][0] ;

FDRE #(
    .INIT(1'b0)) 
     \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(argen_to_mcpf_payload),
        .Q(\n_0_gnstage1.q_dly_reg[0][0] ),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gnstage1.q_dly_reg[0][0] ),
        .Q(\n_0_gnstage1.q_dly_reg[1][0] ),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gnstage1.q_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gnstage1.q_dly_reg[1][0] ),
        .Q(\gnstage1.q_dly_reg[2]_16 ),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gnstage1.q_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[2]_16 ),
        .Q(argen_to_tdf_payload),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_delay" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_delay__parameterized4
   (argen_to_tdf_payload,
    Q,
    D,
    aclk);
  output [13:0]argen_to_tdf_payload;
  input [0:0]Q;
  input [13:0]D;
  input aclk;

  wire [13:0]D;
  wire [0:0]Q;
  wire aclk;
  wire [13:0]argen_to_tdf_payload;

FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(argen_to_tdf_payload[0]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(argen_to_tdf_payload[10]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(argen_to_tdf_payload[11]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(argen_to_tdf_payload[12]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(argen_to_tdf_payload[13]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(argen_to_tdf_payload[1]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(argen_to_tdf_payload[2]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(argen_to_tdf_payload[3]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(argen_to_tdf_payload[4]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(argen_to_tdf_payload[5]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(argen_to_tdf_payload[6]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(argen_to_tdf_payload[7]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(argen_to_tdf_payload[8]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(argen_to_tdf_payload[9]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_synth" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_synth
   (Q,
    sdp_rd_addr_in_i,
    I9,
    O1,
    sdp_rd_addr_in_i_0,
    O2,
    sdp_rd_addr_in_i_1,
    E,
    p_3_out,
    O3,
    O4,
    O5,
    s_axis_tid_arb_i,
    O6,
    D,
    tid_fifo_dout,
    mem_init_done,
    s_axis_tvalid_wr_in_i,
    ram_init_done_i,
    s_axis_tvalid_wr_in_i_2,
    ram_init_done_i_3,
    s_axis_tvalid_wr_in_i_4,
    ram_init_done_i_5,
    s_axis_tvalid_wr_in_i_6,
    ram_init_done_i_7,
    s_axis_tvalid_wr_in_i_8,
    ram_init_done_i_9,
    s_axis_tvalid_wr_in_i_10,
    ram_init_done_i_11,
    CO,
    DIB,
    DIA,
    ADDRD,
    O7,
    O8,
    rom_rd_addr_int,
    O9,
    rom_rd_addr_int_12,
    O10,
    pntr_rchd_end_addr1,
    O11,
    O12,
    rom_rd_addr_int_13,
    O13,
    O14,
    O15,
    O16,
    rom_rd_addr_int_14,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    rom_rd_addr_int_15,
    O23,
    O24,
    rom_rd_addr_int_16,
    O25,
    O26,
    O27,
    O28,
    O29,
    m_axi_bready,
    we_ar_txn,
    WR_DATA,
    O30,
    O31,
    wr_addr_arcnt,
    wr_addr_bcnt,
    O32,
    we_int,
    we_int_17,
    we_int_18,
    we_int_19,
    we_int_20,
    we_int_21,
    O33,
    O34,
    O35,
    O36,
    O37,
    m_axi_awvalid,
    m_axi_wvalid,
    m_axi_arvalid,
    O38,
    s_axis_tready,
    O39,
    O40,
    we_arcnt,
    we_bcnt,
    m_axi_rready,
    O41,
    O42,
    vfifo_s2mm_channel_full,
    vfifo_idle,
    O43,
    O44,
    O45,
    aclk,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    s_axis_tvalid,
    m_axis_tready,
    m_axi_bvalid,
    m_axi_rvalid,
    p_0_out_22,
    S,
    DI,
    I7,
    rd_data_mm2s_gcnt,
    DOA,
    DOB,
    pntr_roll_over_reg,
    I8,
    I10,
    sdpo_int,
    pntr_roll_over_reg_23,
    I11,
    I12,
    pntr_roll_over_reg_24,
    I13,
    p_0_in0_out,
    I14,
    I15,
    pntr_roll_over_reg_25,
    I16,
    I17,
    I18,
    pntr_roll_over_reg_26,
    I19,
    I20,
    I21,
    pntr_roll_over_reg_27,
    I22,
    I23,
    I24,
    ar_address_inc,
    I25,
    I26,
    aresetn,
    m_axi_awready,
    m_axi_wready,
    m_axi_arready,
    I27,
    vfifo_mm2s_channel_full,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    p_0_out,
    m_axi_rdata,
    I35);
  output [0:0]Q;
  output sdp_rd_addr_in_i;
  output [8:0]I9;
  output [0:0]O1;
  output sdp_rd_addr_in_i_0;
  output [0:0]O2;
  output sdp_rd_addr_in_i_1;
  output [0:0]E;
  output p_3_out;
  output [75:0]O3;
  output O4;
  output O5;
  output s_axis_tid_arb_i;
  output O6;
  output [1:0]D;
  output [0:0]tid_fifo_dout;
  output mem_init_done;
  output s_axis_tvalid_wr_in_i;
  output ram_init_done_i;
  output s_axis_tvalid_wr_in_i_2;
  output ram_init_done_i_3;
  output s_axis_tvalid_wr_in_i_4;
  output ram_init_done_i_5;
  output s_axis_tvalid_wr_in_i_6;
  output ram_init_done_i_7;
  output s_axis_tvalid_wr_in_i_8;
  output ram_init_done_i_9;
  output s_axis_tvalid_wr_in_i_10;
  output ram_init_done_i_11;
  output [0:0]CO;
  output [1:0]DIB;
  output [0:0]DIA;
  output [0:0]ADDRD;
  output [0:0]O7;
  output [0:0]O8;
  output rom_rd_addr_int;
  output [0:0]O9;
  output rom_rd_addr_int_12;
  output [0:0]O10;
  output [9:0]pntr_rchd_end_addr1;
  output [1:0]O11;
  output [0:0]O12;
  output rom_rd_addr_int_13;
  output [0:0]O13;
  output [1:0]O14;
  output O15;
  output [0:0]O16;
  output rom_rd_addr_int_14;
  output [0:0]O17;
  output [0:0]O18;
  output [19:0]O19;
  output [0:0]O20;
  output [19:0]O21;
  output [0:0]O22;
  output rom_rd_addr_int_15;
  output [0:0]O23;
  output [0:0]O24;
  output rom_rd_addr_int_16;
  output [0:0]O25;
  output [0:0]O26;
  output [19:0]O27;
  output [0:0]O28;
  output [19:0]O29;
  output m_axi_bready;
  output we_ar_txn;
  output [28:0]WR_DATA;
  output [5:0]O30;
  output [0:0]O31;
  output [0:0]wr_addr_arcnt;
  output [0:0]wr_addr_bcnt;
  output [3:0]O32;
  output we_int;
  output we_int_17;
  output we_int_18;
  output we_int_19;
  output we_int_20;
  output we_int_21;
  output [15:0]O33;
  output [3:0]O34;
  output [15:0]O35;
  output [5:0]O36;
  output [5:0]O37;
  output m_axi_awvalid;
  output m_axi_wvalid;
  output m_axi_arvalid;
  output O38;
  output s_axis_tready;
  output [0:0]O39;
  output [0:0]O40;
  output we_arcnt;
  output we_bcnt;
  output m_axi_rready;
  output O41;
  output [2:0]O42;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_idle;
  output [40:0]O43;
  output [64:0]O44;
  output [40:0]O45;
  input aclk;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input s_axis_tvalid;
  input m_axis_tready;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input [0:0]p_0_out_22;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]I7;
  input [3:0]rd_data_mm2s_gcnt;
  input [1:0]DOA;
  input [1:0]DOB;
  input pntr_roll_over_reg;
  input [3:0]I8;
  input [12:0]I10;
  input [28:0]sdpo_int;
  input pntr_roll_over_reg_23;
  input [28:0]I11;
  input [28:0]I12;
  input pntr_roll_over_reg_24;
  input [0:0]I13;
  input [15:0]p_0_in0_out;
  input [15:0]I14;
  input [1:0]I15;
  input pntr_roll_over_reg_25;
  input [0:0]I16;
  input [15:0]I17;
  input [15:0]I18;
  input pntr_roll_over_reg_26;
  input [0:0]I19;
  input [15:0]I20;
  input [15:0]I21;
  input pntr_roll_over_reg_27;
  input [0:0]I22;
  input [15:0]I23;
  input [15:0]I24;
  input [28:0]ar_address_inc;
  input [15:0]I25;
  input [15:0]I26;
  input aresetn;
  input m_axi_awready;
  input m_axi_wready;
  input m_axi_arready;
  input [15:0]I27;
  input [1:0]vfifo_mm2s_channel_full;
  input [75:0]I28;
  input [12:0]I29;
  input [31:0]I30;
  input [15:0]I31;
  input [15:0]I32;
  input [15:0]I33;
  input [15:0]I34;
  input [6:0]p_0_out;
  input [63:0]m_axi_rdata;
  input [31:0]I35;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [0:0]E;
  wire I1;
  wire [12:0]I10;
  wire [28:0]I11;
  wire [28:0]I12;
  wire [0:0]I13;
  wire [15:0]I14;
  wire [1:0]I15;
  wire [0:0]I16;
  wire [15:0]I17;
  wire [15:0]I18;
  wire [0:0]I19;
  wire I2;
  wire [15:0]I20;
  wire [15:0]I21;
  wire [0:0]I22;
  wire [15:0]I23;
  wire [15:0]I24;
  wire [15:0]I25;
  wire [15:0]I26;
  wire [15:0]I27;
  wire [75:0]I28;
  wire [12:0]I29;
  wire I3;
  wire [31:0]I30;
  wire [15:0]I31;
  wire [15:0]I32;
  wire [15:0]I33;
  wire [15:0]I34;
  wire [31:0]I35;
  wire I4;
  wire I5;
  wire I6;
  wire [0:0]I7;
  wire [3:0]I8;
  wire [8:0]I9;
  wire [0:0]O1;
  wire [0:0]O10;
  wire [1:0]O11;
  wire [0:0]O12;
  wire [0:0]O13;
  wire [1:0]O14;
  wire O15;
  wire [0:0]O16;
  wire [0:0]O17;
  wire [0:0]O18;
  wire [19:0]O19;
  wire [0:0]O2;
  wire [0:0]O20;
  wire [19:0]O21;
  wire [0:0]O22;
  wire [0:0]O23;
  wire [0:0]O24;
  wire [0:0]O25;
  wire [0:0]O26;
  wire [19:0]O27;
  wire [0:0]O28;
  wire [19:0]O29;
  wire [75:0]O3;
  wire [5:0]O30;
  wire [0:0]O31;
  wire [3:0]O32;
  wire [15:0]O33;
  wire [3:0]O34;
  wire [15:0]O35;
  wire [5:0]O36;
  wire [5:0]O37;
  wire O38;
  wire [0:0]O39;
  wire O4;
  wire [0:0]O40;
  wire O41;
  wire [2:0]O42;
  wire [40:0]O43;
  wire [64:0]O44;
  wire [40:0]O45;
  wire O5;
  wire O6;
  wire [0:0]O7;
  wire [0:0]O8;
  wire [0:0]O9;
  wire [0:0]Q;
  wire [0:0]S;
  wire [28:0]WR_DATA;
  wire aclk;
  wire [28:0]ar_address_inc;
  wire aresetn;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ;
  wire \argen_inst/ar_mpf_inst/curr_state ;
  wire \argen_inst/ar_txn_inst/mem_init_done ;
  wire \argen_inst/ar_txn_inst/reset_addr ;
  wire \argen_inst/empty_fwft_i ;
  wire \argen_inst/prog_full_i ;
  wire [0:0]argen_to_mcpf_payload;
  wire [14:1]awgen_to_mcpf_payload;
  wire awgen_to_mcpf_tvalid;
  wire awgen_to_mctf_tvalid;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_0 ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3 ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out_1 ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out_2 ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ;
  wire \garb/reset_addr ;
  wire \gs2mm/gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ;
  wire \gs2mm/p_0_out ;
  wire \gs2mm/s_axis_tready_i ;
  wire \gs2mm/tid_r ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire [31:0]m_axi_awaddr_i;
  wire m_axi_awid_i;
  wire [7:0]m_axi_awlen_i;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [63:0]m_axi_wdata_i;
  wire m_axi_wlast_i;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire m_axis_tready;
  wire \mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ;
  wire mcdf_to_awgen_tvalid;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ;
  wire mem_init_done;
  wire \mm2s_inst/m_axis_tvalid_wr_in_i ;
  wire \mm2s_inst/mm2s_out_reg_slice_inst/areset_d1 ;
  wire n_0_Q_i_1;
  wire n_0_Q_i_1__0;
  wire n_0_first_txn_byte_i_1;
  wire n_0_first_txn_i_1;
  wire \n_0_gfwd_mode.m_valid_i_i_1 ;
  wire \n_0_gfwd_mode.m_valid_i_i_1__0 ;
  wire \n_0_gfwd_mode.m_valid_i_i_1__1 ;
  wire \n_0_gfwd_mode.m_valid_i_i_1__2 ;
  wire \n_0_gfwd_mode.m_valid_i_i_1__3 ;
  wire \n_0_gfwd_mode.m_valid_i_i_1__4 ;
  wire \n_0_gfwd_mode.m_valid_i_i_1__5 ;
  wire \n_0_gfwd_mode.m_valid_i_i_1__6 ;
  wire \n_0_gfwd_mode.m_valid_i_i_1__7 ;
  wire \n_0_gfwd_mode.storage_data1[0]_i_1 ;
  wire \n_0_gfwd_mode.storage_data1[0]_i_1__0 ;
  wire \n_0_gfwd_mode.storage_data1[0]_i_1__1 ;
  wire \n_0_goreg_dm.dout_i[0]_i_1 ;
  wire \n_0_gpfs.prog_full_i_i_1 ;
  wire \n_0_gpfs.prog_full_i_i_1__0 ;
  wire \n_0_gpfs.prog_full_i_i_1__1 ;
  wire n_0_mem_init_done_i_1;
  wire n_0_mem_init_done_i_1__0;
  wire \n_0_reset_addr[0]_i_1 ;
  wire \n_0_reset_addr[0]_i_1__0 ;
  wire \n_0_tdest_r[0]_i_1 ;
  wire \n_0_tid_r[0]_i_1 ;
  wire n_0_tstart_i_1;
  wire \n_0_tuser_r[0]_i_1 ;
  wire n_0_valid_pkt_chk_i_1;
  wire n_0_valid_pkt_r_i_1;
  wire n_183_gvfifo_top;
  wire n_191_gvfifo_top;
  wire n_1_ar_fifo_inst;
  wire n_1_w_fifo_inst;
  wire n_285_gvfifo_top;
  wire n_350_gvfifo_top;
  wire n_379_gvfifo_top;
  wire n_386_gvfifo_top;
  wire n_389_gvfifo_top;
  wire n_3_ar_fifo_inst;
  wire n_4_aw_fifo_inst;
  wire n_508_gvfifo_top;
  wire n_62_gvfifo_top;
  wire n_63_gvfifo_top;
  wire n_64_gvfifo_top;
  wire [15:0]p_0_in0_out;
  wire [6:0]p_0_out;
  wire [0:0]p_0_out_22;
  wire p_3_out;
  wire [9:0]pntr_rchd_end_addr1;
  wire pntr_roll_over_reg;
  wire pntr_roll_over_reg_23;
  wire pntr_roll_over_reg_24;
  wire pntr_roll_over_reg_25;
  wire pntr_roll_over_reg_26;
  wire pntr_roll_over_reg_27;
  wire ram_init_done_i;
  wire ram_init_done_i_11;
  wire ram_init_done_i_3;
  wire ram_init_done_i_5;
  wire ram_init_done_i_7;
  wire ram_init_done_i_9;
  wire [3:0]rd_data_mm2s_gcnt;
  wire rom_rd_addr_int;
  wire rom_rd_addr_int_12;
  wire rom_rd_addr_int_13;
  wire rom_rd_addr_int_14;
  wire rom_rd_addr_int_15;
  wire rom_rd_addr_int_16;
  wire rst_d2;
  wire [11:0]s2mm_to_awgen_payload;
  wire [0:0]s2mm_to_mcdf_payload;
  wire s_axis_tid_arb_i;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire s_axis_tvalid_wr_in_i;
  wire s_axis_tvalid_wr_in_i_10;
  wire s_axis_tvalid_wr_in_i_2;
  wire s_axis_tvalid_wr_in_i_4;
  wire s_axis_tvalid_wr_in_i_6;
  wire s_axis_tvalid_wr_in_i_8;
  wire sdp_rd_addr_in_i;
  wire sdp_rd_addr_in_i_0;
  wire sdp_rd_addr_in_i_1;
  wire [28:0]sdpo_int;
  wire \tdest_fifo_inst/empty_fwft_i ;
  wire \tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ;
  wire \tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ;
  wire \tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ;
  wire \tdest_fifo_inst/prog_full_i ;
  wire [0:0]tid_fifo_dout;
  wire \tid_fifo_inst/empty_fwft_i ;
  wire [0:0]\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state ;
  wire \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ;
  wire \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ;
  wire [0:0]\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/p_0_out ;
  wire \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ;
  wire \tid_fifo_inst/prog_full_i ;
  wire [1:0]vfifo_idle;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire we_ar_txn;
  wire we_arcnt;
  wire we_bcnt;
  wire we_int;
  wire we_int_17;
  wire we_int_18;
  wire we_int_19;
  wire we_int_20;
  wire we_int_21;
  wire [0:0]wr_addr_arcnt;
  wire [0:0]wr_addr_bcnt;
  wire [15:1]wr_rst_i;

LUT6 #(
    .INIT(64'hFFFFFFCFFFFFAA8A)) 
     Q_i_1
       (.I0(n_386_gvfifo_top),
        .I1(\tid_fifo_inst/empty_fwft_i ),
        .I2(m_axi_bvalid),
        .I3(tid_fifo_dout),
        .I4(wr_rst_i[1]),
        .I5(O6),
        .O(n_0_Q_i_1));
LUT6 #(
    .INIT(64'hFFFFF3FFFFFFA2AA)) 
     Q_i_1__0
       (.I0(n_285_gvfifo_top),
        .I1(tid_fifo_dout),
        .I2(\tid_fifo_inst/empty_fwft_i ),
        .I3(m_axi_bvalid),
        .I4(wr_rst_i[1]),
        .I5(O5),
        .O(n_0_Q_i_1__0));
axi_vfifo_ctrl_0_fifo_top ar_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ),
        .I9({I9[8],I35,I9[7:0]}),
        .O1(n_1_ar_fifo_inst),
        .O2(n_3_ar_fifo_inst),
        .O45(O45),
        .Q(wr_rst_i[15]),
        .aclk(aclk),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .prog_full_i(\argen_inst/prog_full_i ),
        .rst_d2(rst_d2),
        .rst_full_gen_i(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ));
axi_vfifo_ctrl_0_fifo_top_0 aw_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out_2 ),
        .I1(n_1_w_fifo_inst),
        .I2({m_axi_awid_i,m_axi_awaddr_i,m_axi_awlen_i}),
        .O1(n_4_aw_fifo_inst),
        .O43(O43),
        .Q(wr_rst_i[15]),
        .aclk(aclk),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_0 ),
        .prog_full_i(\tid_fifo_inst/prog_full_i ),
        .rst_d2(rst_d2),
        .rst_full_gen_i(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT4 #(
    .INIT(16'hF3F2)) 
     first_txn_byte_i_1
       (.I0(awgen_to_mctf_tvalid),
        .I1(mcdf_to_awgen_tvalid),
        .I2(wr_rst_i[15]),
        .I3(n_63_gvfifo_top),
        .O(n_0_first_txn_byte_i_1));
LUT5 #(
    .INIT(32'hFF77FF70)) 
     first_txn_i_1
       (.I0(s2mm_to_awgen_payload[10]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mctf_tvalid),
        .I3(wr_rst_i[15]),
        .I4(n_62_gvfifo_top),
        .O(n_0_first_txn_i_1));
LUT4 #(
    .INIT(16'h3130)) 
     \gfwd_mode.m_valid_i_i_1 
       (.I0(\gs2mm/s_axis_tready_i ),
        .I1(\gs2mm/gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .I2(s_axis_tvalid),
        .I3(\gs2mm/p_0_out ),
        .O(\n_0_gfwd_mode.m_valid_i_i_1 ));
LUT6 #(
    .INIT(64'h00FF00F200FF0000)) 
     \gfwd_mode.m_valid_i_i_1__0 
       (.I0(O4),
        .I1(m_axis_tready),
        .I2(\tdest_fifo_inst/empty_fwft_i ),
        .I3(\mm2s_inst/mm2s_out_reg_slice_inst/areset_d1 ),
        .I4(m_axi_rvalid),
        .I5(\mm2s_inst/m_axis_tvalid_wr_in_i ),
        .O(\n_0_gfwd_mode.m_valid_i_i_1__0 ));
LUT5 #(
    .INIT(32'h000030BA)) 
     \gfwd_mode.m_valid_i_i_1__1 
       (.I0(O4),
        .I1(\tdest_fifo_inst/empty_fwft_i ),
        .I2(\mm2s_inst/m_axis_tvalid_wr_in_i ),
        .I3(m_axis_tready),
        .I4(\mm2s_inst/mm2s_out_reg_slice_inst/areset_d1 ),
        .O(\n_0_gfwd_mode.m_valid_i_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \gfwd_mode.m_valid_i_i_1__2 
       (.I0(\gs2mm/p_0_out ),
        .I1(\gs2mm/s_axis_tready_i ),
        .I2(\mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .O(\n_0_gfwd_mode.m_valid_i_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \gfwd_mode.m_valid_i_i_1__3 
       (.I0(O4),
        .I1(m_axis_tready),
        .I2(\mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .O(\n_0_gfwd_mode.m_valid_i_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gfwd_mode.m_valid_i_i_1__4 
       (.I0(awgen_to_mctf_tvalid),
        .I1(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .O(\n_0_gfwd_mode.m_valid_i_i_1__4 ));
LUT5 #(
    .INIT(32'h00004700)) 
     \gfwd_mode.m_valid_i_i_1__5 
       (.I0(O5),
        .I1(s_axis_tid_arb_i),
        .I2(O6),
        .I3(n_191_gvfifo_top),
        .I4(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .O(\n_0_gfwd_mode.m_valid_i_i_1__5 ));
LUT4 #(
    .INIT(16'h00E0)) 
     \gfwd_mode.m_valid_i_i_1__6 
       (.I0(awgen_to_mcpf_payload[3]),
        .I1(awgen_to_mctf_tvalid),
        .I2(n_64_gvfifo_top),
        .I3(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .O(\n_0_gfwd_mode.m_valid_i_i_1__6 ));
LUT4 #(
    .INIT(16'h000D)) 
     \gfwd_mode.m_valid_i_i_1__7 
       (.I0(\argen_inst/empty_fwft_i ),
        .I1(\argen_inst/ar_mpf_inst/curr_state ),
        .I2(\tdest_fifo_inst/prog_full_i ),
        .I3(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .O(\n_0_gfwd_mode.m_valid_i_i_1__7 ));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT5 #(
    .INIT(32'hFFBF0080)) 
     \gfwd_mode.storage_data1[0]_i_1 
       (.I0(O3[72]),
        .I1(O4),
        .I2(m_axis_tready),
        .I3(\mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .I4(sdp_rd_addr_in_i),
        .O(\n_0_gfwd_mode.storage_data1[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFCFF00004400)) 
     \gfwd_mode.storage_data1[0]_i_1__0 
       (.I0(O5),
        .I1(s_axis_tid_arb_i),
        .I2(O6),
        .I3(n_191_gvfifo_top),
        .I4(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .I5(sdp_rd_addr_in_i_0),
        .O(\n_0_gfwd_mode.storage_data1[0]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFAE000000A2)) 
     \gfwd_mode.storage_data1[0]_i_1__1 
       (.I0(argen_to_mcpf_payload),
        .I1(\argen_inst/empty_fwft_i ),
        .I2(\argen_inst/ar_mpf_inst/curr_state ),
        .I3(\tdest_fifo_inst/prog_full_i ),
        .I4(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .I5(sdp_rd_addr_in_i_1),
        .O(\n_0_gfwd_mode.storage_data1[0]_i_1__1 ));
LUT6 #(
    .INIT(64'hEFFFEFEF20002020)) 
     \goreg_dm.dout_i[0]_i_1 
       (.I0(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/p_0_out ),
        .I1(n_508_gvfifo_top),
        .I2(n_183_gvfifo_top),
        .I3(m_axi_bvalid),
        .I4(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state ),
        .I5(tid_fifo_dout),
        .O(\n_0_goreg_dm.dout_i[0]_i_1 ));
LUT5 #(
    .INIT(32'h00F70020)) 
     \gpfs.prog_full_i_i_1 
       (.I0(n_350_gvfifo_top),
        .I1(\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ),
        .I2(\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ),
        .I3(\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ),
        .I4(\argen_inst/prog_full_i ),
        .O(\n_0_gpfs.prog_full_i_i_1 ));
LUT5 #(
    .INIT(32'h00F70020)) 
     \gpfs.prog_full_i_i_1__0 
       (.I0(n_389_gvfifo_top),
        .I1(\tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ),
        .I2(\tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ),
        .I3(\tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ),
        .I4(\tdest_fifo_inst/prog_full_i ),
        .O(\n_0_gpfs.prog_full_i_i_1__0 ));
LUT5 #(
    .INIT(32'h00F70020)) 
     \gpfs.prog_full_i_i_1__1 
       (.I0(n_379_gvfifo_top),
        .I1(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ),
        .I2(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ),
        .I3(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ),
        .I4(\tid_fifo_inst/prog_full_i ),
        .O(\n_0_gpfs.prog_full_i_i_1__1 ));
axi_vfifo_ctrl_0_axi_vfifo_top gvfifo_top
       (.ADDRD(ADDRD),
        .CO(CO),
        .D(sdp_rd_addr_in_i_0),
        .DI(DI),
        .DIA(DIA),
        .DIB(DIB),
        .DOA(DOA),
        .DOB(DOB),
        .E(E),
        .I1(n_4_aw_fifo_inst),
        .I10(\n_0_reset_addr[0]_i_1 ),
        .I11(\n_0_gfwd_mode.m_valid_i_i_1 ),
        .I12(\n_0_tid_r[0]_i_1 ),
        .I13(\n_0_gfwd_mode.m_valid_i_i_1__2 ),
        .I14(\n_0_gfwd_mode.storage_data1[0]_i_1 ),
        .I15(\n_0_gfwd_mode.m_valid_i_i_1__3 ),
        .I16(\n_0_gfwd_mode.m_valid_i_i_1__4 ),
        .I17(\n_0_gfwd_mode.storage_data1[0]_i_1__0 ),
        .I18(\n_0_gfwd_mode.m_valid_i_i_1__5 ),
        .I19(\n_0_gfwd_mode.m_valid_i_i_1__6 ),
        .I2(I1),
        .I20(\n_0_gfwd_mode.storage_data1[0]_i_1__1 ),
        .I21(\n_0_gfwd_mode.m_valid_i_i_1__7 ),
        .I22(n_0_first_txn_i_1),
        .I23(n_0_first_txn_byte_i_1),
        .I24(n_0_valid_pkt_chk_i_1),
        .I25(n_0_valid_pkt_r_i_1),
        .I26(\n_0_tuser_r[0]_i_1 ),
        .I27(\n_0_tdest_r[0]_i_1 ),
        .I28(n_0_tstart_i_1),
        .I29(n_0_Q_i_1),
        .I3(I2),
        .I30(n_0_Q_i_1__0),
        .I31(n_0_mem_init_done_i_1__0),
        .I32(\n_0_reset_addr[0]_i_1__0 ),
        .I33(\n_0_gpfs.prog_full_i_i_1 ),
        .I34(\n_0_gpfs.prog_full_i_i_1__0 ),
        .I35(\n_0_gfwd_mode.m_valid_i_i_1__0 ),
        .I36(\n_0_gfwd_mode.m_valid_i_i_1__1 ),
        .I37(\n_0_goreg_dm.dout_i[0]_i_1 ),
        .I38(\n_0_gpfs.prog_full_i_i_1__1 ),
        .I39(I7),
        .I4(I3),
        .I40(n_1_ar_fifo_inst),
        .I41({I8[3],sdpo_int,I8[2:0]}),
        .I42(I10),
        .I43(I11),
        .I44(I12),
        .I45(I13),
        .I46(I14),
        .I47(I15),
        .I48(I16),
        .I49(I17),
        .I5(I4),
        .I50(I18),
        .I51(I19),
        .I52(I20),
        .I53(I21),
        .I54(I22),
        .I55(I23),
        .I56(I24),
        .I57(I25),
        .I58(I26),
        .I59(I27),
        .I6(I5),
        .I60(n_3_ar_fifo_inst),
        .I61(I28),
        .I62(I29),
        .I63(I30),
        .I64(I31),
        .I65(I32),
        .I66(I33),
        .I67(I34),
        .I7(I6),
        .I8(n_0_mem_init_done_i_1),
        .I9(I9),
        .O1(Q),
        .O10(ram_init_done_i),
        .O11(s_axis_tvalid_wr_in_i_2),
        .O12(ram_init_done_i_3),
        .O13(s_axis_tvalid_wr_in_i_4),
        .O14(ram_init_done_i_5),
        .O15(s_axis_tvalid_wr_in_i_6),
        .O16(ram_init_done_i_7),
        .O17(s_axis_tvalid_wr_in_i_8),
        .O18(ram_init_done_i_9),
        .O19(s_axis_tvalid_wr_in_i_10),
        .O2(sdp_rd_addr_in_i),
        .O20(ram_init_done_i_11),
        .O21({awgen_to_mcpf_payload[14],awgen_to_mcpf_payload[3],D[1],awgen_to_mcpf_payload[1],D[0]}),
        .O22(n_62_gvfifo_top),
        .O23(n_63_gvfifo_top),
        .O24(n_64_gvfifo_top),
        .O25(O6),
        .O26(O5),
        .O27(O4),
        .O28(tid_fifo_dout),
        .O29(s_axis_tid_arb_i),
        .O3(O1),
        .O30(O7),
        .O31(O3),
        .O32(s2mm_to_mcdf_payload),
        .O33(O8),
        .O34(O9),
        .O35(O10),
        .O36(O11),
        .O37({s2mm_to_awgen_payload[11:9],s2mm_to_awgen_payload[0]}),
        .O38({n_183_gvfifo_top,\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state }),
        .O39(O12),
        .O4(argen_to_mcpf_payload),
        .O40(O13),
        .O41(O14),
        .O42(O15),
        .O43(n_191_gvfifo_top),
        .O44(O16),
        .O45(O17),
        .O46(O18),
        .O47(O19),
        .O48(O20),
        .O49(O21),
        .O5(O2),
        .O50(O22),
        .O51(O23),
        .O52(O24),
        .O53(O25),
        .O54(O26),
        .O55(O27),
        .O56(O28),
        .O57(O29),
        .O58(n_285_gvfifo_top),
        .O59(O31),
        .O6(sdp_rd_addr_in_i_1),
        .O60(O32),
        .O61(O33),
        .O62(O34),
        .O63(n_350_gvfifo_top),
        .O64(O35),
        .O65(O36),
        .O66(O37),
        .O67(n_379_gvfifo_top),
        .O68(O38),
        .O69(O39),
        .O7(p_3_out),
        .O70(O40),
        .O71(n_386_gvfifo_top),
        .O72(O41),
        .O73(n_389_gvfifo_top),
        .O74(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out_2 ),
        .O75(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out_1 ),
        .O76(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ),
        .O77(O30),
        .O78({m_axi_awid_i,m_axi_awaddr_i,m_axi_awlen_i,O42}),
        .O79({m_axi_wlast_i,m_axi_wdata_i}),
        .O8(mem_init_done),
        .O80(n_508_gvfifo_top),
        .O9(s_axis_tvalid_wr_in_i),
        .Q({wr_rst_i[15],wr_rst_i[1]}),
        .S(S),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .ar_address_inc(ar_address_inc),
        .areset_d1(\gs2mm/gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .areset_d1_0(\mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .areset_d1_1(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .areset_d1_2(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .areset_d1_7(\mm2s_inst/mm2s_out_reg_slice_inst/areset_d1 ),
        .awgen_to_mcpf_tvalid(awgen_to_mcpf_tvalid),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .curr_state(\argen_inst/ar_mpf_inst/curr_state ),
        .empty_fwft_i(\argen_inst/empty_fwft_i ),
        .empty_fwft_i_11(\tid_fifo_inst/empty_fwft_i ),
        .empty_fwft_i_6(\tdest_fifo_inst/empty_fwft_i ),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid_wr_in_i(\mm2s_inst/m_axis_tvalid_wr_in_i ),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .mem_init_done(\argen_inst/ar_txn_inst/mem_init_done ),
        .p_0_in0_out(p_0_in0_out),
        .p_0_out(p_0_out),
        .p_0_out_12(\gs2mm/p_0_out ),
        .p_0_out_15(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/p_0_out ),
        .p_0_out_22(p_0_out_22),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_0 ),
        .p_2_out_17(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3 ),
        .p_2_out_18(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .pntr_rchd_end_addr1(pntr_rchd_end_addr1),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .pntr_roll_over_reg_23(pntr_roll_over_reg_23),
        .pntr_roll_over_reg_24(pntr_roll_over_reg_24),
        .pntr_roll_over_reg_25(pntr_roll_over_reg_25),
        .pntr_roll_over_reg_26(pntr_roll_over_reg_26),
        .pntr_roll_over_reg_27(pntr_roll_over_reg_27),
        .prog_full_i(\argen_inst/prog_full_i ),
        .prog_full_i_14(\tdest_fifo_inst/prog_full_i ),
        .prog_full_i_16(\tid_fifo_inst/prog_full_i ),
        .ram_rd_en_i(\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ),
        .ram_rd_en_i_4(\tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ),
        .ram_rd_en_i_9(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ),
        .ram_wr_en_i(\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ),
        .ram_wr_en_i_10(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ),
        .ram_wr_en_i_5(\tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ),
        .rd_data_mm2s_gcnt(rd_data_mm2s_gcnt),
        .reset_addr(\garb/reset_addr ),
        .reset_addr_13(\argen_inst/ar_txn_inst/reset_addr ),
        .rom_rd_addr_int(rom_rd_addr_int),
        .rom_rd_addr_int_12(rom_rd_addr_int_12),
        .rom_rd_addr_int_13(rom_rd_addr_int_13),
        .rom_rd_addr_int_14(rom_rd_addr_int_14),
        .rom_rd_addr_int_15(rom_rd_addr_int_15),
        .rom_rd_addr_int_16(rom_rd_addr_int_16),
        .rst_full_gen_i(\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ),
        .rst_full_gen_i_3(\tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ),
        .rst_full_gen_i_8(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ),
        .s_axis_tready(s_axis_tready),
        .s_axis_tready_i(\gs2mm/s_axis_tready_i ),
        .s_axis_tvalid(s_axis_tvalid),
        .tid_r(\gs2mm/tid_r ),
        .vfifo_idle(vfifo_idle),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full),
        .we_ar_txn(we_ar_txn),
        .we_arcnt(we_arcnt),
        .we_bcnt(we_bcnt),
        .we_int(we_int),
        .we_int_17(we_int_17),
        .we_int_18(we_int_18),
        .we_int_19(we_int_19),
        .we_int_20(we_int_20),
        .we_int_21(we_int_21),
        .wr_addr_arcnt(wr_addr_arcnt),
        .wr_addr_bcnt(wr_addr_bcnt));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT2 #(
    .INIT(4'hE)) 
     mem_init_done_i_1
       (.I0(\garb/reset_addr ),
        .I1(mem_init_done),
        .O(n_0_mem_init_done_i_1));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT2 #(
    .INIT(4'hE)) 
     mem_init_done_i_1__0
       (.I0(\argen_inst/ar_txn_inst/reset_addr ),
        .I1(\argen_inst/ar_txn_inst/mem_init_done ),
        .O(n_0_mem_init_done_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \reset_addr[0]_i_1 
       (.I0(mem_init_done),
        .I1(\garb/reset_addr ),
        .O(\n_0_reset_addr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \reset_addr[0]_i_1__0 
       (.I0(\argen_inst/ar_txn_inst/mem_init_done ),
        .I1(\argen_inst/ar_txn_inst/reset_addr ),
        .O(\n_0_reset_addr[0]_i_1__0 ));
axi_vfifo_ctrl_0_vfifo_reset_blk rstblk
       (.Q({wr_rst_i[15],wr_rst_i[1]}),
        .aclk(aclk),
        .aresetn(aresetn));
LUT5 #(
    .INIT(32'hBBBF8880)) 
     \tdest_r[0]_i_1 
       (.I0(s2mm_to_awgen_payload[0]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mctf_tvalid),
        .I3(s2mm_to_awgen_payload[11]),
        .I4(D[1]),
        .O(\n_0_tdest_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT4 #(
    .INIT(16'hBF80)) 
     \tid_r[0]_i_1 
       (.I0(s2mm_to_mcdf_payload),
        .I1(\gs2mm/s_axis_tready_i ),
        .I2(\gs2mm/p_0_out ),
        .I3(\gs2mm/tid_r ),
        .O(\n_0_tid_r[0]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFF444)) 
     tstart_i_1
       (.I0(awgen_to_mcpf_tvalid),
        .I1(awgen_to_mcpf_payload[14]),
        .I2(mcdf_to_awgen_tvalid),
        .I3(s2mm_to_awgen_payload[11]),
        .I4(wr_rst_i[15]),
        .O(n_0_tstart_i_1));
LUT5 #(
    .INIT(32'hBBBF8880)) 
     \tuser_r[0]_i_1 
       (.I0(s2mm_to_awgen_payload[9]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mctf_tvalid),
        .I3(s2mm_to_awgen_payload[11]),
        .I4(awgen_to_mcpf_payload[1]),
        .O(\n_0_tuser_r[0]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFFF10)) 
     valid_pkt_chk_i_1
       (.I0(awgen_to_mcpf_payload[3]),
        .I1(awgen_to_mctf_tvalid),
        .I2(n_64_gvfifo_top),
        .I3(mcdf_to_awgen_tvalid),
        .I4(wr_rst_i[15]),
        .O(n_0_valid_pkt_chk_i_1));
LUT4 #(
    .INIT(16'h88B8)) 
     valid_pkt_r_i_1
       (.I0(s2mm_to_awgen_payload[10]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mcpf_payload[3]),
        .I3(n_64_gvfifo_top),
        .O(n_0_valid_pkt_r_i_1));
axi_vfifo_ctrl_0_fifo_top__parameterized0 w_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out_1 ),
        .O1(n_1_w_fifo_inst),
        .O44(O44),
        .O79({m_axi_wlast_i,m_axi_wdata_i}),
        .Q(wr_rst_i[15]),
        .aclk(aclk),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3 ),
        .rst_d2(rst_d2),
        .rst_full_gen_i(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_wr_pf_ss
   (p_0_out,
    aclk,
    Q,
    CHANNEL_DEPTH,
    I2,
    pntr_roll_over,
    D,
    I62);
  output p_0_out;
  input aclk;
  input [1:0]Q;
  input [0:0]CHANNEL_DEPTH;
  input I2;
  input pntr_roll_over;
  input [12:0]D;
  input [12:0]I62;

  wire [0:0]CHANNEL_DEPTH;
  wire [12:0]D;
  wire I2;
  wire [12:0]I62;
  wire [1:0]Q;
  wire [10:10]a;
  wire aclk;
  wire [12:0]ch_depth_minus_rd_m_wr;
  wire [12:0]diff_pntr;
  wire geqOp;
  wire \n_0_diff_pntr[0]_i_1 ;
  wire \n_0_diff_pntr[10]_i_1 ;
  wire \n_0_diff_pntr[11]_i_1 ;
  wire \n_0_diff_pntr[12]_i_1 ;
  wire \n_0_diff_pntr[1]_i_1 ;
  wire \n_0_diff_pntr[2]_i_1 ;
  wire \n_0_diff_pntr[3]_i_1 ;
  wire \n_0_diff_pntr[4]_i_1 ;
  wire \n_0_diff_pntr[5]_i_1 ;
  wire \n_0_diff_pntr[6]_i_1 ;
  wire \n_0_diff_pntr[7]_i_1 ;
  wire \n_0_diff_pntr[8]_i_1 ;
  wire \n_0_diff_pntr[9]_i_1 ;
  wire \n_0_gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \n_0_gset.prog_full_i_i_10 ;
  wire \n_0_gset.prog_full_i_i_11 ;
  wire \n_0_gset.prog_full_i_i_12 ;
  wire \n_0_gset.prog_full_i_i_13 ;
  wire \n_0_gset.prog_full_i_i_14 ;
  wire \n_0_gset.prog_full_i_i_15 ;
  wire \n_0_gset.prog_full_i_i_3 ;
  wire \n_0_gset.prog_full_i_i_4 ;
  wire \n_0_gset.prog_full_i_i_5 ;
  wire \n_0_gset.prog_full_i_i_6 ;
  wire \n_0_gset.prog_full_i_i_7 ;
  wire \n_0_gset.prog_full_i_i_8 ;
  wire \n_0_gset.prog_full_i_i_9 ;
  wire \n_0_gset.prog_full_i_reg_i_2 ;
  wire \n_1_gset.prog_full_i_reg_i_2 ;
  wire \n_2_gset.prog_full_i_reg_i_1 ;
  wire \n_2_gset.prog_full_i_reg_i_2 ;
  wire \n_3_gset.prog_full_i_reg_i_1 ;
  wire \n_3_gset.prog_full_i_reg_i_2 ;
  wire p_0_out;
  wire [10:10]\pf_thresh_dly_reg[0]_7 ;
  wire [10:10]\pf_thresh_dly_reg[1]_5 ;
  wire [10:10]\pf_thresh_dly_reg[2]_2 ;
  wire pntr_roll_over;
  wire [12:0]rd_pntr_minus_wr_pntr;
  wire [12:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [12:0]s;
  wire [12:0]wr_minus_rd_dly;
  wire [12:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [3:3]\NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED ;

axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized0 ch_dpth_rd_wr
       (.A(a),
        .I1(rd_pntr_minus_wr_pntr),
        .Q(Q[1]),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[0]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[10]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[11]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(wr_minus_rd_dly[12]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[12]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[1]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[2]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[3]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[4]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[5]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[6]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[7]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[8]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[0]_i_1 ),
        .Q(diff_pntr[0]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[10]_i_1 ),
        .Q(diff_pntr[10]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[11]_i_1 ),
        .Q(diff_pntr[11]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[12]_i_1 ),
        .Q(diff_pntr[12]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[1]_i_1 ),
        .Q(diff_pntr[1]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[2]_i_1 ),
        .Q(diff_pntr[2]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[3]_i_1 ),
        .Q(diff_pntr[3]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[4]_i_1 ),
        .Q(diff_pntr[4]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[5]_i_1 ),
        .Q(diff_pntr[5]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[6]_i_1 ),
        .Q(diff_pntr[6]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[7]_i_1 ),
        .Q(diff_pntr[7]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[8]_i_1 ),
        .Q(diff_pntr[8]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[9]_i_1 ),
        .Q(diff_pntr[9]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.channel_depth_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(CHANNEL_DEPTH),
        .Q(a),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I62[0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(I62[10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(I62[11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(I62[12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(I62[1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(I62[2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(I62[3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(I62[4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(I62[5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(I62[6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(I62[7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(I62[8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(I62[9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I2),
        .Q(\n_0_gin_reg.rd_pntr_roll_over_dly_reg ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(Q[1]));
LUT2 #(
    .INIT(4'hE)) 
     \gset.prog_full_i_i_10 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\n_0_gset.prog_full_i_i_10 ));
LUT2 #(
    .INIT(4'hE)) 
     \gset.prog_full_i_i_11 
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(\n_0_gset.prog_full_i_i_11 ));
LUT2 #(
    .INIT(4'h1)) 
     \gset.prog_full_i_i_12 
       (.I0(diff_pntr[6]),
        .I1(diff_pntr[7]),
        .O(\n_0_gset.prog_full_i_i_12 ));
LUT2 #(
    .INIT(4'h1)) 
     \gset.prog_full_i_i_13 
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .O(\n_0_gset.prog_full_i_i_13 ));
LUT2 #(
    .INIT(4'h1)) 
     \gset.prog_full_i_i_14 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\n_0_gset.prog_full_i_i_14 ));
LUT2 #(
    .INIT(4'h1)) 
     \gset.prog_full_i_i_15 
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(\n_0_gset.prog_full_i_i_15 ));
LUT3 #(
    .INIT(8'hF2)) 
     \gset.prog_full_i_i_3 
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2]_2 ),
        .I2(diff_pntr[11]),
        .O(\n_0_gset.prog_full_i_i_3 ));
LUT2 #(
    .INIT(4'hE)) 
     \gset.prog_full_i_i_4 
       (.I0(diff_pntr[8]),
        .I1(diff_pntr[9]),
        .O(\n_0_gset.prog_full_i_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \gset.prog_full_i_i_5 
       (.I0(diff_pntr[12]),
        .O(\n_0_gset.prog_full_i_i_5 ));
LUT3 #(
    .INIT(8'h09)) 
     \gset.prog_full_i_i_6 
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2]_2 ),
        .I2(diff_pntr[11]),
        .O(\n_0_gset.prog_full_i_i_6 ));
LUT2 #(
    .INIT(4'h1)) 
     \gset.prog_full_i_i_7 
       (.I0(diff_pntr[8]),
        .I1(diff_pntr[9]),
        .O(\n_0_gset.prog_full_i_i_7 ));
LUT2 #(
    .INIT(4'hE)) 
     \gset.prog_full_i_i_8 
       (.I0(diff_pntr[6]),
        .I1(diff_pntr[7]),
        .O(\n_0_gset.prog_full_i_i_8 ));
LUT2 #(
    .INIT(4'hE)) 
     \gset.prog_full_i_i_9 
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .O(\n_0_gset.prog_full_i_i_9 ));
FDRE #(
    .INIT(1'b0)) 
     \gset.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out),
        .R(Q[1]));
CARRY4 \gset.prog_full_i_reg_i_1 
       (.CI(\n_0_gset.prog_full_i_reg_i_2 ),
        .CO({\NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED [3],geqOp,\n_2_gset.prog_full_i_reg_i_1 ,\n_3_gset.prog_full_i_reg_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,diff_pntr[12],\n_0_gset.prog_full_i_i_3 ,\n_0_gset.prog_full_i_i_4 }),
        .O(\NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\n_0_gset.prog_full_i_i_5 ,\n_0_gset.prog_full_i_i_6 ,\n_0_gset.prog_full_i_i_7 }));
CARRY4 \gset.prog_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({\n_0_gset.prog_full_i_reg_i_2 ,\n_1_gset.prog_full_i_reg_i_2 ,\n_2_gset.prog_full_i_reg_i_2 ,\n_3_gset.prog_full_i_reg_i_2 }),
        .CYINIT(1'b1),
        .DI({\n_0_gset.prog_full_i_i_8 ,\n_0_gset.prog_full_i_i_9 ,\n_0_gset.prog_full_i_i_10 ,\n_0_gset.prog_full_i_i_11 }),
        .O(\NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\n_0_gset.prog_full_i_i_12 ,\n_0_gset.prog_full_i_i_13 ,\n_0_gset.prog_full_i_i_14 ,\n_0_gset.prog_full_i_i_15 }));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(CHANNEL_DEPTH),
        .Q(\pf_thresh_dly_reg[0]_7 ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_7 ),
        .Q(\pf_thresh_dly_reg[1]_5 ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_5 ),
        .Q(\pf_thresh_dly_reg[2]_2 ),
        .R(Q[0]));
axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized0_98 rd_minus_wr
       (.I1(wr_pntr_pf_dly),
        .I2(Q[1]),
        .Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk));
FDRE #(
    .INIT(1'b0)) 
     rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gin_reg.rd_pntr_roll_over_dly_reg ),
        .Q(rd_pntr_roll_over_d1),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(Q[1]));
axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized0_99 wr_minus_rd
       (.D(s),
        .I1(rd_pntr_pf_dly),
        .I2(Q[1]),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(wr_minus_rd_dly[12]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_wr_pf_ss__parameterized0
   (p_0_out_0,
    aclk,
    Q,
    I1,
    I3,
    pntr_roll_over,
    I63,
    D);
  output p_0_out_0;
  input aclk;
  input [1:0]Q;
  input I1;
  input I3;
  input pntr_roll_over;
  input [12:0]I63;
  input [12:0]D;

  wire [12:0]D;
  wire I1;
  wire I3;
  wire [12:0]I63;
  wire [1:0]Q;
  wire [10:10]a;
  wire aclk;
  wire [12:0]ch_depth_minus_rd_m_wr;
  wire \n_0_diff_pntr[0]_i_1 ;
  wire \n_0_diff_pntr[10]_i_1 ;
  wire \n_0_diff_pntr[11]_i_1 ;
  wire \n_0_diff_pntr[12]_i_1 ;
  wire \n_0_diff_pntr[1]_i_1 ;
  wire \n_0_diff_pntr[2]_i_1 ;
  wire \n_0_diff_pntr[3]_i_1 ;
  wire \n_0_diff_pntr[4]_i_1 ;
  wire \n_0_diff_pntr[5]_i_1 ;
  wire \n_0_diff_pntr[6]_i_1 ;
  wire \n_0_diff_pntr[7]_i_1 ;
  wire \n_0_diff_pntr[8]_i_1 ;
  wire \n_0_diff_pntr[9]_i_1 ;
  wire \n_0_diff_pntr_reg[0] ;
  wire \n_0_diff_pntr_reg[10] ;
  wire \n_0_diff_pntr_reg[11] ;
  wire \n_0_diff_pntr_reg[12] ;
  wire \n_0_diff_pntr_reg[1] ;
  wire \n_0_diff_pntr_reg[2] ;
  wire \n_0_diff_pntr_reg[3] ;
  wire \n_0_diff_pntr_reg[4] ;
  wire \n_0_diff_pntr_reg[5] ;
  wire \n_0_diff_pntr_reg[6] ;
  wire \n_0_diff_pntr_reg[7] ;
  wire \n_0_diff_pntr_reg[8] ;
  wire \n_0_diff_pntr_reg[9] ;
  wire \n_0_gclr.prog_full_i_i_10 ;
  wire \n_0_gclr.prog_full_i_i_3 ;
  wire \n_0_gclr.prog_full_i_i_4 ;
  wire \n_0_gclr.prog_full_i_i_5 ;
  wire \n_0_gclr.prog_full_i_i_6 ;
  wire \n_0_gclr.prog_full_i_i_7 ;
  wire \n_0_gclr.prog_full_i_i_8 ;
  wire \n_0_gclr.prog_full_i_i_9 ;
  wire \n_0_gclr.prog_full_i_reg_i_2 ;
  wire \n_0_gin_reg.wr_pntr_roll_over_dly_reg ;
  wire \n_0_pf_thresh_dly_reg[0][10] ;
  wire \n_0_pf_thresh_dly_reg[1][10] ;
  wire \n_0_pf_thresh_dly_reg[2][10] ;
  wire n_0_rd_pntr_roll_over_d1_reg;
  wire n_0_rd_pntr_roll_over_d2_reg;
  wire \n_0_wr_minus_rd_dly_reg[0] ;
  wire \n_0_wr_minus_rd_dly_reg[10] ;
  wire \n_0_wr_minus_rd_dly_reg[11] ;
  wire \n_0_wr_minus_rd_dly_reg[12] ;
  wire \n_0_wr_minus_rd_dly_reg[1] ;
  wire \n_0_wr_minus_rd_dly_reg[2] ;
  wire \n_0_wr_minus_rd_dly_reg[3] ;
  wire \n_0_wr_minus_rd_dly_reg[4] ;
  wire \n_0_wr_minus_rd_dly_reg[5] ;
  wire \n_0_wr_minus_rd_dly_reg[6] ;
  wire \n_0_wr_minus_rd_dly_reg[7] ;
  wire \n_0_wr_minus_rd_dly_reg[8] ;
  wire \n_0_wr_minus_rd_dly_reg[9] ;
  wire n_0_wr_pntr_roll_over_d1_reg;
  wire n_0_wr_pntr_roll_over_d2_reg;
  wire \n_1_gclr.prog_full_i_reg_i_1 ;
  wire \n_1_gclr.prog_full_i_reg_i_2 ;
  wire \n_2_gclr.prog_full_i_reg_i_1 ;
  wire \n_2_gclr.prog_full_i_reg_i_2 ;
  wire \n_3_gclr.prog_full_i_reg_i_1 ;
  wire \n_3_gclr.prog_full_i_reg_i_2 ;
  wire p_0_out_0;
  wire pntr_roll_over;
  wire [12:0]rd_pntr_minus_wr_pntr;
  wire [12:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_dly;
  wire [12:0]s;
  wire [12:0]wr_pntr_pf_dly;
  wire [3:3]\NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED ;

axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized0_118 ch_dpth_rd_wr
       (.A(a),
        .I1(rd_pntr_minus_wr_pntr),
        .Q(Q[1]),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(\n_0_wr_minus_rd_dly_reg[0] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[0]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\n_0_wr_minus_rd_dly_reg[10] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[10]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\n_0_wr_minus_rd_dly_reg[11] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[11]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(\n_0_wr_minus_rd_dly_reg[12] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[12]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(\n_0_wr_minus_rd_dly_reg[1] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[1]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(\n_0_wr_minus_rd_dly_reg[2] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[2]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(\n_0_wr_minus_rd_dly_reg[3] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[3]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\n_0_wr_minus_rd_dly_reg[4] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[4]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\n_0_wr_minus_rd_dly_reg[5] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[5]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\n_0_wr_minus_rd_dly_reg[6] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[6]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\n_0_wr_minus_rd_dly_reg[7] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[7]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\n_0_wr_minus_rd_dly_reg[8] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[8]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\n_0_wr_minus_rd_dly_reg[9] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[0]_i_1 ),
        .Q(\n_0_diff_pntr_reg[0] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[10]_i_1 ),
        .Q(\n_0_diff_pntr_reg[10] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[11]_i_1 ),
        .Q(\n_0_diff_pntr_reg[11] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[12]_i_1 ),
        .Q(\n_0_diff_pntr_reg[12] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[1]_i_1 ),
        .Q(\n_0_diff_pntr_reg[1] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[2]_i_1 ),
        .Q(\n_0_diff_pntr_reg[2] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[3]_i_1 ),
        .Q(\n_0_diff_pntr_reg[3] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[4]_i_1 ),
        .Q(\n_0_diff_pntr_reg[4] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[5]_i_1 ),
        .Q(\n_0_diff_pntr_reg[5] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[6]_i_1 ),
        .Q(\n_0_diff_pntr_reg[6] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[7]_i_1 ),
        .Q(\n_0_diff_pntr_reg[7] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[8]_i_1 ),
        .Q(\n_0_diff_pntr_reg[8] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[9]_i_1 ),
        .Q(\n_0_diff_pntr_reg[9] ),
        .R(Q[1]));
LUT2 #(
    .INIT(4'h1)) 
     \gclr.prog_full_i_i_10 
       (.I0(\n_0_diff_pntr_reg[0] ),
        .I1(\n_0_diff_pntr_reg[1] ),
        .O(\n_0_gclr.prog_full_i_i_10 ));
LUT3 #(
    .INIT(8'h04)) 
     \gclr.prog_full_i_i_3 
       (.I0(\n_0_diff_pntr_reg[10] ),
        .I1(\n_0_pf_thresh_dly_reg[2][10] ),
        .I2(\n_0_diff_pntr_reg[11] ),
        .O(\n_0_gclr.prog_full_i_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \gclr.prog_full_i_i_4 
       (.I0(\n_0_diff_pntr_reg[12] ),
        .O(\n_0_gclr.prog_full_i_i_4 ));
LUT3 #(
    .INIT(8'h09)) 
     \gclr.prog_full_i_i_5 
       (.I0(\n_0_pf_thresh_dly_reg[2][10] ),
        .I1(\n_0_diff_pntr_reg[10] ),
        .I2(\n_0_diff_pntr_reg[11] ),
        .O(\n_0_gclr.prog_full_i_i_5 ));
LUT2 #(
    .INIT(4'h1)) 
     \gclr.prog_full_i_i_6 
       (.I0(\n_0_diff_pntr_reg[8] ),
        .I1(\n_0_diff_pntr_reg[9] ),
        .O(\n_0_gclr.prog_full_i_i_6 ));
LUT2 #(
    .INIT(4'h1)) 
     \gclr.prog_full_i_i_7 
       (.I0(\n_0_diff_pntr_reg[6] ),
        .I1(\n_0_diff_pntr_reg[7] ),
        .O(\n_0_gclr.prog_full_i_i_7 ));
LUT2 #(
    .INIT(4'h1)) 
     \gclr.prog_full_i_i_8 
       (.I0(\n_0_diff_pntr_reg[4] ),
        .I1(\n_0_diff_pntr_reg[5] ),
        .O(\n_0_gclr.prog_full_i_i_8 ));
LUT2 #(
    .INIT(4'h1)) 
     \gclr.prog_full_i_i_9 
       (.I0(\n_0_diff_pntr_reg[2] ),
        .I1(\n_0_diff_pntr_reg[3] ),
        .O(\n_0_gclr.prog_full_i_i_9 ));
FDRE #(
    .INIT(1'b0)) 
     \gclr.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_1_gclr.prog_full_i_reg_i_1 ),
        .Q(p_0_out_0),
        .R(Q[1]));
CARRY4 \gclr.prog_full_i_reg_i_1 
       (.CI(\n_0_gclr.prog_full_i_reg_i_2 ),
        .CO({\NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED [3],\n_1_gclr.prog_full_i_reg_i_1 ,\n_2_gclr.prog_full_i_reg_i_1 ,\n_3_gclr.prog_full_i_reg_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\n_0_gclr.prog_full_i_i_3 ,1'b0}),
        .O(\NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\n_0_gclr.prog_full_i_i_4 ,\n_0_gclr.prog_full_i_i_5 ,\n_0_gclr.prog_full_i_i_6 }));
CARRY4 \gclr.prog_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({\n_0_gclr.prog_full_i_reg_i_2 ,\n_1_gclr.prog_full_i_reg_i_2 ,\n_2_gclr.prog_full_i_reg_i_2 ,\n_3_gclr.prog_full_i_reg_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\n_0_gclr.prog_full_i_i_7 ,\n_0_gclr.prog_full_i_i_8 ,\n_0_gclr.prog_full_i_i_9 ,\n_0_gclr.prog_full_i_i_10 }));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.channel_depth_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1),
        .Q(a),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I3),
        .Q(rd_pntr_roll_over_dly),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(I63[9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\n_0_gin_reg.wr_pntr_roll_over_dly_reg ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1),
        .Q(\n_0_pf_thresh_dly_reg[0][10] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[0][10] ),
        .Q(\n_0_pf_thresh_dly_reg[1][10] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[1][10] ),
        .Q(\n_0_pf_thresh_dly_reg[2][10] ),
        .R(Q[0]));
axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized0_119 rd_minus_wr
       (.I1(wr_pntr_pf_dly),
        .I2(Q[1]),
        .Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk));
FDRE #(
    .INIT(1'b0)) 
     rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(n_0_rd_pntr_roll_over_d1_reg),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_rd_pntr_roll_over_d1_reg),
        .Q(n_0_rd_pntr_roll_over_d2_reg),
        .R(Q[1]));
axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized0_120 wr_minus_rd
       (.D(s),
        .I1(rd_pntr_pf_dly),
        .I2(Q[1]),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(\n_0_wr_minus_rd_dly_reg[0] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\n_0_wr_minus_rd_dly_reg[10] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\n_0_wr_minus_rd_dly_reg[11] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(\n_0_wr_minus_rd_dly_reg[12] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(\n_0_wr_minus_rd_dly_reg[1] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(\n_0_wr_minus_rd_dly_reg[2] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(\n_0_wr_minus_rd_dly_reg[3] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\n_0_wr_minus_rd_dly_reg[4] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\n_0_wr_minus_rd_dly_reg[5] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\n_0_wr_minus_rd_dly_reg[6] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\n_0_wr_minus_rd_dly_reg[7] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\n_0_wr_minus_rd_dly_reg[8] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\n_0_wr_minus_rd_dly_reg[9] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gin_reg.wr_pntr_roll_over_dly_reg ),
        .Q(n_0_wr_pntr_roll_over_d1_reg),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_wr_pntr_roll_over_d1_reg),
        .Q(n_0_wr_pntr_roll_over_d2_reg),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_wr_pf_ss__parameterized1
   (p_0_out,
    aclk,
    Q,
    QSPO,
    I4,
    pntr_roll_over,
    D,
    I64,
    I1);
  output p_0_out;
  input aclk;
  input [1:0]Q;
  input [0:0]QSPO;
  input I4;
  input pntr_roll_over;
  input [15:0]D;
  input [15:0]I64;
  input [9:0]I1;

  wire [15:0]D;
  wire [9:0]I1;
  wire I4;
  wire [15:0]I64;
  wire [1:0]Q;
  wire [0:0]QSPO;
  wire [15:15]a;
  wire aclk;
  wire [15:0]ch_depth_minus_rd_m_wr;
  wire [15:0]diff_pntr;
  wire geqOp;
  wire \n_0_diff_pntr[0]_i_1 ;
  wire \n_0_diff_pntr[10]_i_1 ;
  wire \n_0_diff_pntr[11]_i_1 ;
  wire \n_0_diff_pntr[12]_i_1 ;
  wire \n_0_diff_pntr[13]_i_1 ;
  wire \n_0_diff_pntr[14]_i_1 ;
  wire \n_0_diff_pntr[15]_i_1 ;
  wire \n_0_diff_pntr[1]_i_1 ;
  wire \n_0_diff_pntr[2]_i_1 ;
  wire \n_0_diff_pntr[3]_i_1 ;
  wire \n_0_diff_pntr[4]_i_1 ;
  wire \n_0_diff_pntr[5]_i_1 ;
  wire \n_0_diff_pntr[6]_i_1 ;
  wire \n_0_diff_pntr[7]_i_1 ;
  wire \n_0_diff_pntr[8]_i_1 ;
  wire \n_0_diff_pntr[9]_i_1 ;
  wire \n_0_gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \n_0_gset.prog_full_i_i_10 ;
  wire \n_0_gset.prog_full_i_i_11 ;
  wire \n_0_gset.prog_full_i_i_12 ;
  wire \n_0_gset.prog_full_i_i_13 ;
  wire \n_0_gset.prog_full_i_i_14 ;
  wire \n_0_gset.prog_full_i_i_15 ;
  wire \n_0_gset.prog_full_i_i_16 ;
  wire \n_0_gset.prog_full_i_i_17 ;
  wire \n_0_gset.prog_full_i_i_18 ;
  wire \n_0_gset.prog_full_i_i_3 ;
  wire \n_0_gset.prog_full_i_i_4 ;
  wire \n_0_gset.prog_full_i_i_5 ;
  wire \n_0_gset.prog_full_i_i_6 ;
  wire \n_0_gset.prog_full_i_i_7 ;
  wire \n_0_gset.prog_full_i_i_8 ;
  wire \n_0_gset.prog_full_i_i_9 ;
  wire \n_0_gset.prog_full_i_reg_i_2 ;
  wire \n_1_gset.prog_full_i_reg_i_1 ;
  wire \n_1_gset.prog_full_i_reg_i_2 ;
  wire \n_2_gset.prog_full_i_reg_i_1 ;
  wire \n_2_gset.prog_full_i_reg_i_2 ;
  wire \n_3_gset.prog_full_i_reg_i_1 ;
  wire \n_3_gset.prog_full_i_reg_i_2 ;
  wire p_0_out;
  wire [14:4]\pf_thresh_dly_reg[0]_24 ;
  wire [14:4]\pf_thresh_dly_reg[1]_23 ;
  wire [14:4]\pf_thresh_dly_reg[2]_22 ;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [15:0]s;
  wire [15:0]wr_minus_rd_dly;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED ;

axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2 ch_dpth_rd_wr
       (.A(a),
        .I1(rd_pntr_minus_wr_pntr),
        .Q(Q[1]),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[0]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[10]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[11]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(wr_minus_rd_dly[12]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[12]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[13]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(wr_minus_rd_dly[13]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[13]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[14]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(wr_minus_rd_dly[14]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[14]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[15]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(wr_minus_rd_dly[15]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[15]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[1]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[2]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[3]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[4]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[5]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[6]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[7]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[8]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[0]_i_1 ),
        .Q(diff_pntr[0]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[10]_i_1 ),
        .Q(diff_pntr[10]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[11]_i_1 ),
        .Q(diff_pntr[11]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[12]_i_1 ),
        .Q(diff_pntr[12]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[13]_i_1 ),
        .Q(diff_pntr[13]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[14]_i_1 ),
        .Q(diff_pntr[14]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[15]_i_1 ),
        .Q(diff_pntr[15]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[1]_i_1 ),
        .Q(diff_pntr[1]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[2]_i_1 ),
        .Q(diff_pntr[2]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[3]_i_1 ),
        .Q(diff_pntr[3]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[4]_i_1 ),
        .Q(diff_pntr[4]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[5]_i_1 ),
        .Q(diff_pntr[5]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[6]_i_1 ),
        .Q(diff_pntr[6]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[7]_i_1 ),
        .Q(diff_pntr[7]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[8]_i_1 ),
        .Q(diff_pntr[8]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[9]_i_1 ),
        .Q(diff_pntr[9]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.channel_depth_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(QSPO),
        .Q(a),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I64[0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(I64[10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(I64[11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(I64[12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(I64[13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(I64[14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(I64[15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(I64[1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(I64[2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(I64[3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(I64[4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(I64[5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(I64[6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(I64[7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(I64[8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(I64[9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I4),
        .Q(\n_0_gin_reg.rd_pntr_roll_over_dly_reg ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(Q[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gset.prog_full_i_i_10 
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2]_22 [8]),
        .I2(diff_pntr[9]),
        .I3(\pf_thresh_dly_reg[2]_22 [9]),
        .O(\n_0_gset.prog_full_i_i_10 ));
LUT4 #(
    .INIT(16'h2F02)) 
     \gset.prog_full_i_i_11 
       (.I0(diff_pntr[6]),
        .I1(\pf_thresh_dly_reg[2]_22 [6]),
        .I2(\pf_thresh_dly_reg[2]_22 [7]),
        .I3(diff_pntr[7]),
        .O(\n_0_gset.prog_full_i_i_11 ));
LUT3 #(
    .INIT(8'hF2)) 
     \gset.prog_full_i_i_12 
       (.I0(diff_pntr[4]),
        .I1(\pf_thresh_dly_reg[2]_22 [4]),
        .I2(diff_pntr[5]),
        .O(\n_0_gset.prog_full_i_i_12 ));
LUT2 #(
    .INIT(4'hE)) 
     \gset.prog_full_i_i_13 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\n_0_gset.prog_full_i_i_13 ));
LUT2 #(
    .INIT(4'hE)) 
     \gset.prog_full_i_i_14 
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(\n_0_gset.prog_full_i_i_14 ));
LUT4 #(
    .INIT(16'h9009)) 
     \gset.prog_full_i_i_15 
       (.I0(diff_pntr[6]),
        .I1(\pf_thresh_dly_reg[2]_22 [6]),
        .I2(diff_pntr[7]),
        .I3(\pf_thresh_dly_reg[2]_22 [7]),
        .O(\n_0_gset.prog_full_i_i_15 ));
LUT3 #(
    .INIT(8'h09)) 
     \gset.prog_full_i_i_16 
       (.I0(diff_pntr[4]),
        .I1(\pf_thresh_dly_reg[2]_22 [4]),
        .I2(diff_pntr[5]),
        .O(\n_0_gset.prog_full_i_i_16 ));
LUT2 #(
    .INIT(4'h1)) 
     \gset.prog_full_i_i_17 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\n_0_gset.prog_full_i_i_17 ));
LUT2 #(
    .INIT(4'h1)) 
     \gset.prog_full_i_i_18 
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(\n_0_gset.prog_full_i_i_18 ));
LUT3 #(
    .INIT(8'hF2)) 
     \gset.prog_full_i_i_3 
       (.I0(diff_pntr[14]),
        .I1(\pf_thresh_dly_reg[2]_22 [14]),
        .I2(diff_pntr[15]),
        .O(\n_0_gset.prog_full_i_i_3 ));
LUT4 #(
    .INIT(16'h2F02)) 
     \gset.prog_full_i_i_4 
       (.I0(diff_pntr[12]),
        .I1(\pf_thresh_dly_reg[2]_22 [12]),
        .I2(\pf_thresh_dly_reg[2]_22 [13]),
        .I3(diff_pntr[13]),
        .O(\n_0_gset.prog_full_i_i_4 ));
LUT4 #(
    .INIT(16'h2F02)) 
     \gset.prog_full_i_i_5 
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2]_22 [10]),
        .I2(\pf_thresh_dly_reg[2]_22 [11]),
        .I3(diff_pntr[11]),
        .O(\n_0_gset.prog_full_i_i_5 ));
LUT4 #(
    .INIT(16'h2F02)) 
     \gset.prog_full_i_i_6 
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2]_22 [8]),
        .I2(\pf_thresh_dly_reg[2]_22 [9]),
        .I3(diff_pntr[9]),
        .O(\n_0_gset.prog_full_i_i_6 ));
LUT3 #(
    .INIT(8'h09)) 
     \gset.prog_full_i_i_7 
       (.I0(diff_pntr[14]),
        .I1(\pf_thresh_dly_reg[2]_22 [14]),
        .I2(diff_pntr[15]),
        .O(\n_0_gset.prog_full_i_i_7 ));
LUT4 #(
    .INIT(16'h9009)) 
     \gset.prog_full_i_i_8 
       (.I0(diff_pntr[12]),
        .I1(\pf_thresh_dly_reg[2]_22 [12]),
        .I2(diff_pntr[13]),
        .I3(\pf_thresh_dly_reg[2]_22 [13]),
        .O(\n_0_gset.prog_full_i_i_8 ));
LUT4 #(
    .INIT(16'h9009)) 
     \gset.prog_full_i_i_9 
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2]_22 [10]),
        .I2(diff_pntr[11]),
        .I3(\pf_thresh_dly_reg[2]_22 [11]),
        .O(\n_0_gset.prog_full_i_i_9 ));
FDRE #(
    .INIT(1'b0)) 
     \gset.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out),
        .R(Q[1]));
CARRY4 \gset.prog_full_i_reg_i_1 
       (.CI(\n_0_gset.prog_full_i_reg_i_2 ),
        .CO({geqOp,\n_1_gset.prog_full_i_reg_i_1 ,\n_2_gset.prog_full_i_reg_i_1 ,\n_3_gset.prog_full_i_reg_i_1 }),
        .CYINIT(1'b0),
        .DI({\n_0_gset.prog_full_i_i_3 ,\n_0_gset.prog_full_i_i_4 ,\n_0_gset.prog_full_i_i_5 ,\n_0_gset.prog_full_i_i_6 }),
        .O(\NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED [3:0]),
        .S({\n_0_gset.prog_full_i_i_7 ,\n_0_gset.prog_full_i_i_8 ,\n_0_gset.prog_full_i_i_9 ,\n_0_gset.prog_full_i_i_10 }));
CARRY4 \gset.prog_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({\n_0_gset.prog_full_i_reg_i_2 ,\n_1_gset.prog_full_i_reg_i_2 ,\n_2_gset.prog_full_i_reg_i_2 ,\n_3_gset.prog_full_i_reg_i_2 }),
        .CYINIT(1'b1),
        .DI({\n_0_gset.prog_full_i_i_11 ,\n_0_gset.prog_full_i_i_12 ,\n_0_gset.prog_full_i_i_13 ,\n_0_gset.prog_full_i_i_14 }),
        .O(\NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\n_0_gset.prog_full_i_i_15 ,\n_0_gset.prog_full_i_i_16 ,\n_0_gset.prog_full_i_i_17 ,\n_0_gset.prog_full_i_i_18 }));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[5]),
        .Q(\pf_thresh_dly_reg[0]_24 [10]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[6]),
        .Q(\pf_thresh_dly_reg[0]_24 [11]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[7]),
        .Q(\pf_thresh_dly_reg[0]_24 [12]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[8]),
        .Q(\pf_thresh_dly_reg[0]_24 [13]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[9]),
        .Q(\pf_thresh_dly_reg[0]_24 [14]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[0]),
        .Q(\pf_thresh_dly_reg[0]_24 [4]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[1]),
        .Q(\pf_thresh_dly_reg[0]_24 [6]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[2]),
        .Q(\pf_thresh_dly_reg[0]_24 [7]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[3]),
        .Q(\pf_thresh_dly_reg[0]_24 [8]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[4]),
        .Q(\pf_thresh_dly_reg[0]_24 [9]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_24 [10]),
        .Q(\pf_thresh_dly_reg[1]_23 [10]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_24 [11]),
        .Q(\pf_thresh_dly_reg[1]_23 [11]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_24 [12]),
        .Q(\pf_thresh_dly_reg[1]_23 [12]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_24 [13]),
        .Q(\pf_thresh_dly_reg[1]_23 [13]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_24 [14]),
        .Q(\pf_thresh_dly_reg[1]_23 [14]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_24 [4]),
        .Q(\pf_thresh_dly_reg[1]_23 [4]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_24 [6]),
        .Q(\pf_thresh_dly_reg[1]_23 [6]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_24 [7]),
        .Q(\pf_thresh_dly_reg[1]_23 [7]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_24 [8]),
        .Q(\pf_thresh_dly_reg[1]_23 [8]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_24 [9]),
        .Q(\pf_thresh_dly_reg[1]_23 [9]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_23 [10]),
        .Q(\pf_thresh_dly_reg[2]_22 [10]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_23 [11]),
        .Q(\pf_thresh_dly_reg[2]_22 [11]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_23 [12]),
        .Q(\pf_thresh_dly_reg[2]_22 [12]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_23 [13]),
        .Q(\pf_thresh_dly_reg[2]_22 [13]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_23 [14]),
        .Q(\pf_thresh_dly_reg[2]_22 [14]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_23 [4]),
        .Q(\pf_thresh_dly_reg[2]_22 [4]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_23 [6]),
        .Q(\pf_thresh_dly_reg[2]_22 [6]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_23 [7]),
        .Q(\pf_thresh_dly_reg[2]_22 [7]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_23 [8]),
        .Q(\pf_thresh_dly_reg[2]_22 [8]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_23 [9]),
        .Q(\pf_thresh_dly_reg[2]_22 [9]),
        .R(Q[0]));
axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_18 rd_minus_wr
       (.I1(wr_pntr_pf_dly),
        .I2(Q[1]),
        .Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk));
FDRE #(
    .INIT(1'b0)) 
     rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gin_reg.rd_pntr_roll_over_dly_reg ),
        .Q(rd_pntr_roll_over_d1),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(Q[1]));
axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_19 wr_minus_rd
       (.D(s),
        .I1(rd_pntr_pf_dly),
        .I2(Q[1]),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(wr_minus_rd_dly[12]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(wr_minus_rd_dly[13]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(wr_minus_rd_dly[14]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(wr_minus_rd_dly[15]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_wr_pf_ss__parameterized1_53
   (p_0_out,
    aclk,
    Q,
    QSPO,
    I6,
    pntr_roll_over,
    D,
    I66,
    I1);
  output p_0_out;
  input aclk;
  input [1:0]Q;
  input [0:0]QSPO;
  input I6;
  input pntr_roll_over;
  input [15:0]D;
  input [15:0]I66;
  input [9:0]I1;

  wire [15:0]D;
  wire [9:0]I1;
  wire I6;
  wire [15:0]I66;
  wire [1:0]Q;
  wire [0:0]QSPO;
  wire [15:15]a;
  wire aclk;
  wire [15:0]ch_depth_minus_rd_m_wr;
  wire [15:0]diff_pntr;
  wire geqOp;
  wire \n_0_diff_pntr[0]_i_1 ;
  wire \n_0_diff_pntr[10]_i_1 ;
  wire \n_0_diff_pntr[11]_i_1 ;
  wire \n_0_diff_pntr[12]_i_1 ;
  wire \n_0_diff_pntr[13]_i_1 ;
  wire \n_0_diff_pntr[14]_i_1 ;
  wire \n_0_diff_pntr[15]_i_1 ;
  wire \n_0_diff_pntr[1]_i_1 ;
  wire \n_0_diff_pntr[2]_i_1 ;
  wire \n_0_diff_pntr[3]_i_1 ;
  wire \n_0_diff_pntr[4]_i_1 ;
  wire \n_0_diff_pntr[5]_i_1 ;
  wire \n_0_diff_pntr[6]_i_1 ;
  wire \n_0_diff_pntr[7]_i_1 ;
  wire \n_0_diff_pntr[8]_i_1 ;
  wire \n_0_diff_pntr[9]_i_1 ;
  wire \n_0_gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \n_0_gset.prog_full_i_i_10 ;
  wire \n_0_gset.prog_full_i_i_11 ;
  wire \n_0_gset.prog_full_i_i_12 ;
  wire \n_0_gset.prog_full_i_i_13 ;
  wire \n_0_gset.prog_full_i_i_14 ;
  wire \n_0_gset.prog_full_i_i_15 ;
  wire \n_0_gset.prog_full_i_i_16 ;
  wire \n_0_gset.prog_full_i_i_17 ;
  wire \n_0_gset.prog_full_i_i_18 ;
  wire \n_0_gset.prog_full_i_i_3 ;
  wire \n_0_gset.prog_full_i_i_4 ;
  wire \n_0_gset.prog_full_i_i_5 ;
  wire \n_0_gset.prog_full_i_i_6 ;
  wire \n_0_gset.prog_full_i_i_7 ;
  wire \n_0_gset.prog_full_i_i_8 ;
  wire \n_0_gset.prog_full_i_i_9 ;
  wire \n_0_gset.prog_full_i_reg_i_2 ;
  wire \n_1_gset.prog_full_i_reg_i_1 ;
  wire \n_1_gset.prog_full_i_reg_i_2 ;
  wire \n_2_gset.prog_full_i_reg_i_1 ;
  wire \n_2_gset.prog_full_i_reg_i_2 ;
  wire \n_3_gset.prog_full_i_reg_i_1 ;
  wire \n_3_gset.prog_full_i_reg_i_2 ;
  wire p_0_out;
  wire [14:4]\pf_thresh_dly_reg[0]_28 ;
  wire [14:4]\pf_thresh_dly_reg[1]_27 ;
  wire [14:4]\pf_thresh_dly_reg[2]_26 ;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [15:0]s;
  wire [15:0]wr_minus_rd_dly;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED ;

axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_56 ch_dpth_rd_wr
       (.A(a),
        .I1(rd_pntr_minus_wr_pntr),
        .Q(Q[1]),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[0]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[10]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[11]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(wr_minus_rd_dly[12]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[12]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[13]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(wr_minus_rd_dly[13]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[13]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[14]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(wr_minus_rd_dly[14]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[14]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[15]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(wr_minus_rd_dly[15]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[15]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[1]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[2]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[3]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[4]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[5]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[6]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[7]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[8]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\n_0_diff_pntr[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[0]_i_1 ),
        .Q(diff_pntr[0]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[10]_i_1 ),
        .Q(diff_pntr[10]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[11]_i_1 ),
        .Q(diff_pntr[11]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[12]_i_1 ),
        .Q(diff_pntr[12]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[13]_i_1 ),
        .Q(diff_pntr[13]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[14]_i_1 ),
        .Q(diff_pntr[14]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[15]_i_1 ),
        .Q(diff_pntr[15]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[1]_i_1 ),
        .Q(diff_pntr[1]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[2]_i_1 ),
        .Q(diff_pntr[2]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[3]_i_1 ),
        .Q(diff_pntr[3]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[4]_i_1 ),
        .Q(diff_pntr[4]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[5]_i_1 ),
        .Q(diff_pntr[5]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[6]_i_1 ),
        .Q(diff_pntr[6]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[7]_i_1 ),
        .Q(diff_pntr[7]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[8]_i_1 ),
        .Q(diff_pntr[8]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[9]_i_1 ),
        .Q(diff_pntr[9]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.channel_depth_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(QSPO),
        .Q(a),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I66[0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(I66[10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(I66[11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(I66[12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(I66[13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(I66[14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(I66[15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(I66[1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(I66[2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(I66[3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(I66[4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(I66[5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(I66[6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(I66[7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(I66[8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(I66[9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I6),
        .Q(\n_0_gin_reg.rd_pntr_roll_over_dly_reg ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(Q[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gset.prog_full_i_i_10 
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2]_26 [8]),
        .I2(diff_pntr[9]),
        .I3(\pf_thresh_dly_reg[2]_26 [9]),
        .O(\n_0_gset.prog_full_i_i_10 ));
LUT4 #(
    .INIT(16'h2F02)) 
     \gset.prog_full_i_i_11 
       (.I0(diff_pntr[6]),
        .I1(\pf_thresh_dly_reg[2]_26 [6]),
        .I2(\pf_thresh_dly_reg[2]_26 [7]),
        .I3(diff_pntr[7]),
        .O(\n_0_gset.prog_full_i_i_11 ));
LUT3 #(
    .INIT(8'hF2)) 
     \gset.prog_full_i_i_12 
       (.I0(diff_pntr[4]),
        .I1(\pf_thresh_dly_reg[2]_26 [4]),
        .I2(diff_pntr[5]),
        .O(\n_0_gset.prog_full_i_i_12 ));
LUT2 #(
    .INIT(4'hE)) 
     \gset.prog_full_i_i_13 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\n_0_gset.prog_full_i_i_13 ));
LUT2 #(
    .INIT(4'hE)) 
     \gset.prog_full_i_i_14 
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(\n_0_gset.prog_full_i_i_14 ));
LUT4 #(
    .INIT(16'h9009)) 
     \gset.prog_full_i_i_15 
       (.I0(diff_pntr[6]),
        .I1(\pf_thresh_dly_reg[2]_26 [6]),
        .I2(diff_pntr[7]),
        .I3(\pf_thresh_dly_reg[2]_26 [7]),
        .O(\n_0_gset.prog_full_i_i_15 ));
LUT3 #(
    .INIT(8'h09)) 
     \gset.prog_full_i_i_16 
       (.I0(diff_pntr[4]),
        .I1(\pf_thresh_dly_reg[2]_26 [4]),
        .I2(diff_pntr[5]),
        .O(\n_0_gset.prog_full_i_i_16 ));
LUT2 #(
    .INIT(4'h1)) 
     \gset.prog_full_i_i_17 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\n_0_gset.prog_full_i_i_17 ));
LUT2 #(
    .INIT(4'h1)) 
     \gset.prog_full_i_i_18 
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(\n_0_gset.prog_full_i_i_18 ));
LUT3 #(
    .INIT(8'hF2)) 
     \gset.prog_full_i_i_3 
       (.I0(diff_pntr[14]),
        .I1(\pf_thresh_dly_reg[2]_26 [14]),
        .I2(diff_pntr[15]),
        .O(\n_0_gset.prog_full_i_i_3 ));
LUT4 #(
    .INIT(16'h2F02)) 
     \gset.prog_full_i_i_4 
       (.I0(diff_pntr[12]),
        .I1(\pf_thresh_dly_reg[2]_26 [12]),
        .I2(\pf_thresh_dly_reg[2]_26 [13]),
        .I3(diff_pntr[13]),
        .O(\n_0_gset.prog_full_i_i_4 ));
LUT4 #(
    .INIT(16'h2F02)) 
     \gset.prog_full_i_i_5 
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2]_26 [10]),
        .I2(\pf_thresh_dly_reg[2]_26 [11]),
        .I3(diff_pntr[11]),
        .O(\n_0_gset.prog_full_i_i_5 ));
LUT4 #(
    .INIT(16'h2F02)) 
     \gset.prog_full_i_i_6 
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2]_26 [8]),
        .I2(\pf_thresh_dly_reg[2]_26 [9]),
        .I3(diff_pntr[9]),
        .O(\n_0_gset.prog_full_i_i_6 ));
LUT3 #(
    .INIT(8'h09)) 
     \gset.prog_full_i_i_7 
       (.I0(diff_pntr[14]),
        .I1(\pf_thresh_dly_reg[2]_26 [14]),
        .I2(diff_pntr[15]),
        .O(\n_0_gset.prog_full_i_i_7 ));
LUT4 #(
    .INIT(16'h9009)) 
     \gset.prog_full_i_i_8 
       (.I0(diff_pntr[12]),
        .I1(\pf_thresh_dly_reg[2]_26 [12]),
        .I2(diff_pntr[13]),
        .I3(\pf_thresh_dly_reg[2]_26 [13]),
        .O(\n_0_gset.prog_full_i_i_8 ));
LUT4 #(
    .INIT(16'h9009)) 
     \gset.prog_full_i_i_9 
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2]_26 [10]),
        .I2(diff_pntr[11]),
        .I3(\pf_thresh_dly_reg[2]_26 [11]),
        .O(\n_0_gset.prog_full_i_i_9 ));
FDRE #(
    .INIT(1'b0)) 
     \gset.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out),
        .R(Q[1]));
CARRY4 \gset.prog_full_i_reg_i_1 
       (.CI(\n_0_gset.prog_full_i_reg_i_2 ),
        .CO({geqOp,\n_1_gset.prog_full_i_reg_i_1 ,\n_2_gset.prog_full_i_reg_i_1 ,\n_3_gset.prog_full_i_reg_i_1 }),
        .CYINIT(1'b0),
        .DI({\n_0_gset.prog_full_i_i_3 ,\n_0_gset.prog_full_i_i_4 ,\n_0_gset.prog_full_i_i_5 ,\n_0_gset.prog_full_i_i_6 }),
        .O(\NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED [3:0]),
        .S({\n_0_gset.prog_full_i_i_7 ,\n_0_gset.prog_full_i_i_8 ,\n_0_gset.prog_full_i_i_9 ,\n_0_gset.prog_full_i_i_10 }));
CARRY4 \gset.prog_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({\n_0_gset.prog_full_i_reg_i_2 ,\n_1_gset.prog_full_i_reg_i_2 ,\n_2_gset.prog_full_i_reg_i_2 ,\n_3_gset.prog_full_i_reg_i_2 }),
        .CYINIT(1'b1),
        .DI({\n_0_gset.prog_full_i_i_11 ,\n_0_gset.prog_full_i_i_12 ,\n_0_gset.prog_full_i_i_13 ,\n_0_gset.prog_full_i_i_14 }),
        .O(\NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\n_0_gset.prog_full_i_i_15 ,\n_0_gset.prog_full_i_i_16 ,\n_0_gset.prog_full_i_i_17 ,\n_0_gset.prog_full_i_i_18 }));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[5]),
        .Q(\pf_thresh_dly_reg[0]_28 [10]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[6]),
        .Q(\pf_thresh_dly_reg[0]_28 [11]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[7]),
        .Q(\pf_thresh_dly_reg[0]_28 [12]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[8]),
        .Q(\pf_thresh_dly_reg[0]_28 [13]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[9]),
        .Q(\pf_thresh_dly_reg[0]_28 [14]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[0]),
        .Q(\pf_thresh_dly_reg[0]_28 [4]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[1]),
        .Q(\pf_thresh_dly_reg[0]_28 [6]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[2]),
        .Q(\pf_thresh_dly_reg[0]_28 [7]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[3]),
        .Q(\pf_thresh_dly_reg[0]_28 [8]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[4]),
        .Q(\pf_thresh_dly_reg[0]_28 [9]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_28 [10]),
        .Q(\pf_thresh_dly_reg[1]_27 [10]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_28 [11]),
        .Q(\pf_thresh_dly_reg[1]_27 [11]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_28 [12]),
        .Q(\pf_thresh_dly_reg[1]_27 [12]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_28 [13]),
        .Q(\pf_thresh_dly_reg[1]_27 [13]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_28 [14]),
        .Q(\pf_thresh_dly_reg[1]_27 [14]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_28 [4]),
        .Q(\pf_thresh_dly_reg[1]_27 [4]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_28 [6]),
        .Q(\pf_thresh_dly_reg[1]_27 [6]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_28 [7]),
        .Q(\pf_thresh_dly_reg[1]_27 [7]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_28 [8]),
        .Q(\pf_thresh_dly_reg[1]_27 [8]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_28 [9]),
        .Q(\pf_thresh_dly_reg[1]_27 [9]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_27 [10]),
        .Q(\pf_thresh_dly_reg[2]_26 [10]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_27 [11]),
        .Q(\pf_thresh_dly_reg[2]_26 [11]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_27 [12]),
        .Q(\pf_thresh_dly_reg[2]_26 [12]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_27 [13]),
        .Q(\pf_thresh_dly_reg[2]_26 [13]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_27 [14]),
        .Q(\pf_thresh_dly_reg[2]_26 [14]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_27 [4]),
        .Q(\pf_thresh_dly_reg[2]_26 [4]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_27 [6]),
        .Q(\pf_thresh_dly_reg[2]_26 [6]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_27 [7]),
        .Q(\pf_thresh_dly_reg[2]_26 [7]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_27 [8]),
        .Q(\pf_thresh_dly_reg[2]_26 [8]),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_27 [9]),
        .Q(\pf_thresh_dly_reg[2]_26 [9]),
        .R(Q[0]));
axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_57 rd_minus_wr
       (.I1(wr_pntr_pf_dly),
        .I2(Q[1]),
        .Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk));
FDRE #(
    .INIT(1'b0)) 
     rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gin_reg.rd_pntr_roll_over_dly_reg ),
        .Q(rd_pntr_roll_over_d1),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(Q[1]));
axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_58 wr_minus_rd
       (.D(s),
        .I1(rd_pntr_pf_dly),
        .I2(Q[1]),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(wr_minus_rd_dly[12]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(wr_minus_rd_dly[13]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(wr_minus_rd_dly[14]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(wr_minus_rd_dly[15]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_wr_pf_ss__parameterized2
   (p_0_out_0,
    aclk,
    Q,
    I1,
    I5,
    pntr_roll_over,
    I65,
    D,
    I2);
  output p_0_out_0;
  input aclk;
  input [1:0]Q;
  input I1;
  input I5;
  input pntr_roll_over;
  input [15:0]I65;
  input [15:0]D;
  input [9:0]I2;

  wire [15:0]D;
  wire I1;
  wire [9:0]I2;
  wire I5;
  wire [15:0]I65;
  wire [1:0]Q;
  wire [15:15]a;
  wire aclk;
  wire [15:0]ch_depth_minus_rd_m_wr;
  wire \n_0_diff_pntr[0]_i_1 ;
  wire \n_0_diff_pntr[10]_i_1 ;
  wire \n_0_diff_pntr[11]_i_1 ;
  wire \n_0_diff_pntr[12]_i_1 ;
  wire \n_0_diff_pntr[13]_i_1 ;
  wire \n_0_diff_pntr[14]_i_1 ;
  wire \n_0_diff_pntr[15]_i_1 ;
  wire \n_0_diff_pntr[1]_i_1 ;
  wire \n_0_diff_pntr[2]_i_1 ;
  wire \n_0_diff_pntr[3]_i_1 ;
  wire \n_0_diff_pntr[4]_i_1 ;
  wire \n_0_diff_pntr[5]_i_1 ;
  wire \n_0_diff_pntr[6]_i_1 ;
  wire \n_0_diff_pntr[7]_i_1 ;
  wire \n_0_diff_pntr[8]_i_1 ;
  wire \n_0_diff_pntr[9]_i_1 ;
  wire \n_0_diff_pntr_reg[0] ;
  wire \n_0_diff_pntr_reg[10] ;
  wire \n_0_diff_pntr_reg[11] ;
  wire \n_0_diff_pntr_reg[12] ;
  wire \n_0_diff_pntr_reg[13] ;
  wire \n_0_diff_pntr_reg[14] ;
  wire \n_0_diff_pntr_reg[15] ;
  wire \n_0_diff_pntr_reg[1] ;
  wire \n_0_diff_pntr_reg[2] ;
  wire \n_0_diff_pntr_reg[3] ;
  wire \n_0_diff_pntr_reg[4] ;
  wire \n_0_diff_pntr_reg[5] ;
  wire \n_0_diff_pntr_reg[6] ;
  wire \n_0_diff_pntr_reg[7] ;
  wire \n_0_diff_pntr_reg[8] ;
  wire \n_0_diff_pntr_reg[9] ;
  wire \n_0_gclr.prog_full_i_i_10 ;
  wire \n_0_gclr.prog_full_i_i_11 ;
  wire \n_0_gclr.prog_full_i_i_12 ;
  wire \n_0_gclr.prog_full_i_i_13 ;
  wire \n_0_gclr.prog_full_i_i_14 ;
  wire \n_0_gclr.prog_full_i_i_15 ;
  wire \n_0_gclr.prog_full_i_i_16 ;
  wire \n_0_gclr.prog_full_i_i_3 ;
  wire \n_0_gclr.prog_full_i_i_4 ;
  wire \n_0_gclr.prog_full_i_i_5 ;
  wire \n_0_gclr.prog_full_i_i_6 ;
  wire \n_0_gclr.prog_full_i_i_7 ;
  wire \n_0_gclr.prog_full_i_i_8 ;
  wire \n_0_gclr.prog_full_i_i_9 ;
  wire \n_0_gclr.prog_full_i_reg_i_1 ;
  wire \n_0_gclr.prog_full_i_reg_i_2 ;
  wire \n_0_gin_reg.wr_pntr_roll_over_dly_reg ;
  wire \n_0_pf_thresh_dly_reg[0][10] ;
  wire \n_0_pf_thresh_dly_reg[0][11] ;
  wire \n_0_pf_thresh_dly_reg[0][12] ;
  wire \n_0_pf_thresh_dly_reg[0][13] ;
  wire \n_0_pf_thresh_dly_reg[0][14] ;
  wire \n_0_pf_thresh_dly_reg[0][4] ;
  wire \n_0_pf_thresh_dly_reg[0][6] ;
  wire \n_0_pf_thresh_dly_reg[0][7] ;
  wire \n_0_pf_thresh_dly_reg[0][8] ;
  wire \n_0_pf_thresh_dly_reg[0][9] ;
  wire \n_0_pf_thresh_dly_reg[1][10] ;
  wire \n_0_pf_thresh_dly_reg[1][11] ;
  wire \n_0_pf_thresh_dly_reg[1][12] ;
  wire \n_0_pf_thresh_dly_reg[1][13] ;
  wire \n_0_pf_thresh_dly_reg[1][14] ;
  wire \n_0_pf_thresh_dly_reg[1][4] ;
  wire \n_0_pf_thresh_dly_reg[1][6] ;
  wire \n_0_pf_thresh_dly_reg[1][7] ;
  wire \n_0_pf_thresh_dly_reg[1][8] ;
  wire \n_0_pf_thresh_dly_reg[1][9] ;
  wire \n_0_pf_thresh_dly_reg[2][10] ;
  wire \n_0_pf_thresh_dly_reg[2][11] ;
  wire \n_0_pf_thresh_dly_reg[2][12] ;
  wire \n_0_pf_thresh_dly_reg[2][13] ;
  wire \n_0_pf_thresh_dly_reg[2][14] ;
  wire \n_0_pf_thresh_dly_reg[2][4] ;
  wire \n_0_pf_thresh_dly_reg[2][6] ;
  wire \n_0_pf_thresh_dly_reg[2][7] ;
  wire \n_0_pf_thresh_dly_reg[2][8] ;
  wire \n_0_pf_thresh_dly_reg[2][9] ;
  wire n_0_rd_pntr_roll_over_d1_reg;
  wire n_0_rd_pntr_roll_over_d2_reg;
  wire \n_0_wr_minus_rd_dly_reg[0] ;
  wire \n_0_wr_minus_rd_dly_reg[10] ;
  wire \n_0_wr_minus_rd_dly_reg[11] ;
  wire \n_0_wr_minus_rd_dly_reg[12] ;
  wire \n_0_wr_minus_rd_dly_reg[13] ;
  wire \n_0_wr_minus_rd_dly_reg[14] ;
  wire \n_0_wr_minus_rd_dly_reg[15] ;
  wire \n_0_wr_minus_rd_dly_reg[1] ;
  wire \n_0_wr_minus_rd_dly_reg[2] ;
  wire \n_0_wr_minus_rd_dly_reg[3] ;
  wire \n_0_wr_minus_rd_dly_reg[4] ;
  wire \n_0_wr_minus_rd_dly_reg[5] ;
  wire \n_0_wr_minus_rd_dly_reg[6] ;
  wire \n_0_wr_minus_rd_dly_reg[7] ;
  wire \n_0_wr_minus_rd_dly_reg[8] ;
  wire \n_0_wr_minus_rd_dly_reg[9] ;
  wire n_0_wr_pntr_roll_over_d1_reg;
  wire n_0_wr_pntr_roll_over_d2_reg;
  wire \n_1_gclr.prog_full_i_reg_i_1 ;
  wire \n_1_gclr.prog_full_i_reg_i_2 ;
  wire \n_2_gclr.prog_full_i_reg_i_1 ;
  wire \n_2_gclr.prog_full_i_reg_i_2 ;
  wire \n_3_gclr.prog_full_i_reg_i_1 ;
  wire \n_3_gclr.prog_full_i_reg_i_2 ;
  wire p_0_out_0;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_dly;
  wire [15:0]s;
  wire [15:0]wr_pntr_pf_dly;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED ;

axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_33 ch_dpth_rd_wr
       (.A(a),
        .I1(rd_pntr_minus_wr_pntr),
        .Q(Q[1]),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(\n_0_wr_minus_rd_dly_reg[0] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[0]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\n_0_wr_minus_rd_dly_reg[10] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[10]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\n_0_wr_minus_rd_dly_reg[11] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[11]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(\n_0_wr_minus_rd_dly_reg[12] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[12]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[13]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(\n_0_wr_minus_rd_dly_reg[13] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[13]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[14]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(\n_0_wr_minus_rd_dly_reg[14] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[14]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[15]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(\n_0_wr_minus_rd_dly_reg[15] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[15]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(\n_0_wr_minus_rd_dly_reg[1] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[1]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(\n_0_wr_minus_rd_dly_reg[2] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[2]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(\n_0_wr_minus_rd_dly_reg[3] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[3]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\n_0_wr_minus_rd_dly_reg[4] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[4]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\n_0_wr_minus_rd_dly_reg[5] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[5]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\n_0_wr_minus_rd_dly_reg[6] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[6]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\n_0_wr_minus_rd_dly_reg[7] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[7]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\n_0_wr_minus_rd_dly_reg[8] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[8]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\n_0_wr_minus_rd_dly_reg[9] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[0]_i_1 ),
        .Q(\n_0_diff_pntr_reg[0] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[10]_i_1 ),
        .Q(\n_0_diff_pntr_reg[10] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[11]_i_1 ),
        .Q(\n_0_diff_pntr_reg[11] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[12]_i_1 ),
        .Q(\n_0_diff_pntr_reg[12] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[13]_i_1 ),
        .Q(\n_0_diff_pntr_reg[13] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[14]_i_1 ),
        .Q(\n_0_diff_pntr_reg[14] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[15]_i_1 ),
        .Q(\n_0_diff_pntr_reg[15] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[1]_i_1 ),
        .Q(\n_0_diff_pntr_reg[1] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[2]_i_1 ),
        .Q(\n_0_diff_pntr_reg[2] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[3]_i_1 ),
        .Q(\n_0_diff_pntr_reg[3] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[4]_i_1 ),
        .Q(\n_0_diff_pntr_reg[4] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[5]_i_1 ),
        .Q(\n_0_diff_pntr_reg[5] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[6]_i_1 ),
        .Q(\n_0_diff_pntr_reg[6] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[7]_i_1 ),
        .Q(\n_0_diff_pntr_reg[7] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[8]_i_1 ),
        .Q(\n_0_diff_pntr_reg[8] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[9]_i_1 ),
        .Q(\n_0_diff_pntr_reg[9] ),
        .R(Q[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gclr.prog_full_i_i_10 
       (.I0(\n_0_pf_thresh_dly_reg[2][8] ),
        .I1(\n_0_diff_pntr_reg[8] ),
        .I2(\n_0_pf_thresh_dly_reg[2][9] ),
        .I3(\n_0_diff_pntr_reg[9] ),
        .O(\n_0_gclr.prog_full_i_i_10 ));
LUT4 #(
    .INIT(16'h2F02)) 
     \gclr.prog_full_i_i_11 
       (.I0(\n_0_pf_thresh_dly_reg[2][6] ),
        .I1(\n_0_diff_pntr_reg[6] ),
        .I2(\n_0_diff_pntr_reg[7] ),
        .I3(\n_0_pf_thresh_dly_reg[2][7] ),
        .O(\n_0_gclr.prog_full_i_i_11 ));
LUT3 #(
    .INIT(8'h04)) 
     \gclr.prog_full_i_i_12 
       (.I0(\n_0_diff_pntr_reg[4] ),
        .I1(\n_0_pf_thresh_dly_reg[2][4] ),
        .I2(\n_0_diff_pntr_reg[5] ),
        .O(\n_0_gclr.prog_full_i_i_12 ));
LUT4 #(
    .INIT(16'h9009)) 
     \gclr.prog_full_i_i_13 
       (.I0(\n_0_pf_thresh_dly_reg[2][6] ),
        .I1(\n_0_diff_pntr_reg[6] ),
        .I2(\n_0_pf_thresh_dly_reg[2][7] ),
        .I3(\n_0_diff_pntr_reg[7] ),
        .O(\n_0_gclr.prog_full_i_i_13 ));
LUT3 #(
    .INIT(8'h09)) 
     \gclr.prog_full_i_i_14 
       (.I0(\n_0_pf_thresh_dly_reg[2][4] ),
        .I1(\n_0_diff_pntr_reg[4] ),
        .I2(\n_0_diff_pntr_reg[5] ),
        .O(\n_0_gclr.prog_full_i_i_14 ));
LUT2 #(
    .INIT(4'h1)) 
     \gclr.prog_full_i_i_15 
       (.I0(\n_0_diff_pntr_reg[2] ),
        .I1(\n_0_diff_pntr_reg[3] ),
        .O(\n_0_gclr.prog_full_i_i_15 ));
LUT2 #(
    .INIT(4'h1)) 
     \gclr.prog_full_i_i_16 
       (.I0(\n_0_diff_pntr_reg[0] ),
        .I1(\n_0_diff_pntr_reg[1] ),
        .O(\n_0_gclr.prog_full_i_i_16 ));
LUT3 #(
    .INIT(8'h04)) 
     \gclr.prog_full_i_i_3 
       (.I0(\n_0_diff_pntr_reg[14] ),
        .I1(\n_0_pf_thresh_dly_reg[2][14] ),
        .I2(\n_0_diff_pntr_reg[15] ),
        .O(\n_0_gclr.prog_full_i_i_3 ));
LUT4 #(
    .INIT(16'h2F02)) 
     \gclr.prog_full_i_i_4 
       (.I0(\n_0_pf_thresh_dly_reg[2][12] ),
        .I1(\n_0_diff_pntr_reg[12] ),
        .I2(\n_0_diff_pntr_reg[13] ),
        .I3(\n_0_pf_thresh_dly_reg[2][13] ),
        .O(\n_0_gclr.prog_full_i_i_4 ));
LUT4 #(
    .INIT(16'h2F02)) 
     \gclr.prog_full_i_i_5 
       (.I0(\n_0_pf_thresh_dly_reg[2][10] ),
        .I1(\n_0_diff_pntr_reg[10] ),
        .I2(\n_0_diff_pntr_reg[11] ),
        .I3(\n_0_pf_thresh_dly_reg[2][11] ),
        .O(\n_0_gclr.prog_full_i_i_5 ));
LUT4 #(
    .INIT(16'h2F02)) 
     \gclr.prog_full_i_i_6 
       (.I0(\n_0_pf_thresh_dly_reg[2][8] ),
        .I1(\n_0_diff_pntr_reg[8] ),
        .I2(\n_0_diff_pntr_reg[9] ),
        .I3(\n_0_pf_thresh_dly_reg[2][9] ),
        .O(\n_0_gclr.prog_full_i_i_6 ));
LUT3 #(
    .INIT(8'h09)) 
     \gclr.prog_full_i_i_7 
       (.I0(\n_0_pf_thresh_dly_reg[2][14] ),
        .I1(\n_0_diff_pntr_reg[14] ),
        .I2(\n_0_diff_pntr_reg[15] ),
        .O(\n_0_gclr.prog_full_i_i_7 ));
LUT4 #(
    .INIT(16'h9009)) 
     \gclr.prog_full_i_i_8 
       (.I0(\n_0_pf_thresh_dly_reg[2][12] ),
        .I1(\n_0_diff_pntr_reg[12] ),
        .I2(\n_0_pf_thresh_dly_reg[2][13] ),
        .I3(\n_0_diff_pntr_reg[13] ),
        .O(\n_0_gclr.prog_full_i_i_8 ));
LUT4 #(
    .INIT(16'h9009)) 
     \gclr.prog_full_i_i_9 
       (.I0(\n_0_pf_thresh_dly_reg[2][10] ),
        .I1(\n_0_diff_pntr_reg[10] ),
        .I2(\n_0_pf_thresh_dly_reg[2][11] ),
        .I3(\n_0_diff_pntr_reg[11] ),
        .O(\n_0_gclr.prog_full_i_i_9 ));
FDRE #(
    .INIT(1'b0)) 
     \gclr.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gclr.prog_full_i_reg_i_1 ),
        .Q(p_0_out_0),
        .R(Q[1]));
CARRY4 \gclr.prog_full_i_reg_i_1 
       (.CI(\n_0_gclr.prog_full_i_reg_i_2 ),
        .CO({\n_0_gclr.prog_full_i_reg_i_1 ,\n_1_gclr.prog_full_i_reg_i_1 ,\n_2_gclr.prog_full_i_reg_i_1 ,\n_3_gclr.prog_full_i_reg_i_1 }),
        .CYINIT(1'b0),
        .DI({\n_0_gclr.prog_full_i_i_3 ,\n_0_gclr.prog_full_i_i_4 ,\n_0_gclr.prog_full_i_i_5 ,\n_0_gclr.prog_full_i_i_6 }),
        .O(\NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED [3:0]),
        .S({\n_0_gclr.prog_full_i_i_7 ,\n_0_gclr.prog_full_i_i_8 ,\n_0_gclr.prog_full_i_i_9 ,\n_0_gclr.prog_full_i_i_10 }));
CARRY4 \gclr.prog_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({\n_0_gclr.prog_full_i_reg_i_2 ,\n_1_gclr.prog_full_i_reg_i_2 ,\n_2_gclr.prog_full_i_reg_i_2 ,\n_3_gclr.prog_full_i_reg_i_2 }),
        .CYINIT(1'b0),
        .DI({\n_0_gclr.prog_full_i_i_11 ,\n_0_gclr.prog_full_i_i_12 ,1'b0,1'b0}),
        .O(\NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\n_0_gclr.prog_full_i_i_13 ,\n_0_gclr.prog_full_i_i_14 ,\n_0_gclr.prog_full_i_i_15 ,\n_0_gclr.prog_full_i_i_16 }));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.channel_depth_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1),
        .Q(a),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I5),
        .Q(rd_pntr_roll_over_dly),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I65[0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(I65[10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(I65[11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(I65[12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(I65[13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(I65[14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(I65[15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(I65[1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(I65[2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(I65[3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(I65[4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(I65[5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(I65[6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(I65[7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(I65[8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(I65[9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\n_0_gin_reg.wr_pntr_roll_over_dly_reg ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(I2[5]),
        .Q(\n_0_pf_thresh_dly_reg[0][10] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(I2[6]),
        .Q(\n_0_pf_thresh_dly_reg[0][11] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(I2[7]),
        .Q(\n_0_pf_thresh_dly_reg[0][12] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(I2[8]),
        .Q(\n_0_pf_thresh_dly_reg[0][13] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(I2[9]),
        .Q(\n_0_pf_thresh_dly_reg[0][14] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(I2[0]),
        .Q(\n_0_pf_thresh_dly_reg[0][4] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(I2[1]),
        .Q(\n_0_pf_thresh_dly_reg[0][6] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(I2[2]),
        .Q(\n_0_pf_thresh_dly_reg[0][7] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(I2[3]),
        .Q(\n_0_pf_thresh_dly_reg[0][8] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(I2[4]),
        .Q(\n_0_pf_thresh_dly_reg[0][9] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[0][10] ),
        .Q(\n_0_pf_thresh_dly_reg[1][10] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[0][11] ),
        .Q(\n_0_pf_thresh_dly_reg[1][11] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[0][12] ),
        .Q(\n_0_pf_thresh_dly_reg[1][12] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[0][13] ),
        .Q(\n_0_pf_thresh_dly_reg[1][13] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[0][14] ),
        .Q(\n_0_pf_thresh_dly_reg[1][14] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[0][4] ),
        .Q(\n_0_pf_thresh_dly_reg[1][4] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[0][6] ),
        .Q(\n_0_pf_thresh_dly_reg[1][6] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[0][7] ),
        .Q(\n_0_pf_thresh_dly_reg[1][7] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[0][8] ),
        .Q(\n_0_pf_thresh_dly_reg[1][8] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[0][9] ),
        .Q(\n_0_pf_thresh_dly_reg[1][9] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[1][10] ),
        .Q(\n_0_pf_thresh_dly_reg[2][10] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[1][11] ),
        .Q(\n_0_pf_thresh_dly_reg[2][11] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[1][12] ),
        .Q(\n_0_pf_thresh_dly_reg[2][12] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[1][13] ),
        .Q(\n_0_pf_thresh_dly_reg[2][13] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[1][14] ),
        .Q(\n_0_pf_thresh_dly_reg[2][14] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[1][4] ),
        .Q(\n_0_pf_thresh_dly_reg[2][4] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[1][6] ),
        .Q(\n_0_pf_thresh_dly_reg[2][6] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[1][7] ),
        .Q(\n_0_pf_thresh_dly_reg[2][7] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[1][8] ),
        .Q(\n_0_pf_thresh_dly_reg[2][8] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[1][9] ),
        .Q(\n_0_pf_thresh_dly_reg[2][9] ),
        .R(Q[0]));
axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_34 rd_minus_wr
       (.I1(wr_pntr_pf_dly),
        .I2(Q[1]),
        .Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk));
FDRE #(
    .INIT(1'b0)) 
     rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(n_0_rd_pntr_roll_over_d1_reg),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_rd_pntr_roll_over_d1_reg),
        .Q(n_0_rd_pntr_roll_over_d2_reg),
        .R(Q[1]));
axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_35 wr_minus_rd
       (.D(s),
        .I1(rd_pntr_pf_dly),
        .I2(Q[1]),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(\n_0_wr_minus_rd_dly_reg[0] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\n_0_wr_minus_rd_dly_reg[10] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\n_0_wr_minus_rd_dly_reg[11] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(\n_0_wr_minus_rd_dly_reg[12] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(\n_0_wr_minus_rd_dly_reg[13] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(\n_0_wr_minus_rd_dly_reg[14] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(\n_0_wr_minus_rd_dly_reg[15] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(\n_0_wr_minus_rd_dly_reg[1] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(\n_0_wr_minus_rd_dly_reg[2] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(\n_0_wr_minus_rd_dly_reg[3] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\n_0_wr_minus_rd_dly_reg[4] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\n_0_wr_minus_rd_dly_reg[5] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\n_0_wr_minus_rd_dly_reg[6] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\n_0_wr_minus_rd_dly_reg[7] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\n_0_wr_minus_rd_dly_reg[8] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\n_0_wr_minus_rd_dly_reg[9] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gin_reg.wr_pntr_roll_over_dly_reg ),
        .Q(n_0_wr_pntr_roll_over_d1_reg),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_wr_pntr_roll_over_d1_reg),
        .Q(n_0_wr_pntr_roll_over_d2_reg),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_wr_pf_ss__parameterized2_75
   (p_0_out_0,
    aclk,
    Q,
    I1,
    I7,
    pntr_roll_over,
    I67,
    D,
    I2);
  output p_0_out_0;
  input aclk;
  input [1:0]Q;
  input I1;
  input I7;
  input pntr_roll_over;
  input [15:0]I67;
  input [15:0]D;
  input [9:0]I2;

  wire [15:0]D;
  wire I1;
  wire [9:0]I2;
  wire [15:0]I67;
  wire I7;
  wire [1:0]Q;
  wire [15:15]a;
  wire aclk;
  wire [15:0]ch_depth_minus_rd_m_wr;
  wire \n_0_diff_pntr[0]_i_1 ;
  wire \n_0_diff_pntr[10]_i_1 ;
  wire \n_0_diff_pntr[11]_i_1 ;
  wire \n_0_diff_pntr[12]_i_1 ;
  wire \n_0_diff_pntr[13]_i_1 ;
  wire \n_0_diff_pntr[14]_i_1 ;
  wire \n_0_diff_pntr[15]_i_1 ;
  wire \n_0_diff_pntr[1]_i_1 ;
  wire \n_0_diff_pntr[2]_i_1 ;
  wire \n_0_diff_pntr[3]_i_1 ;
  wire \n_0_diff_pntr[4]_i_1 ;
  wire \n_0_diff_pntr[5]_i_1 ;
  wire \n_0_diff_pntr[6]_i_1 ;
  wire \n_0_diff_pntr[7]_i_1 ;
  wire \n_0_diff_pntr[8]_i_1 ;
  wire \n_0_diff_pntr[9]_i_1 ;
  wire \n_0_diff_pntr_reg[0] ;
  wire \n_0_diff_pntr_reg[10] ;
  wire \n_0_diff_pntr_reg[11] ;
  wire \n_0_diff_pntr_reg[12] ;
  wire \n_0_diff_pntr_reg[13] ;
  wire \n_0_diff_pntr_reg[14] ;
  wire \n_0_diff_pntr_reg[15] ;
  wire \n_0_diff_pntr_reg[1] ;
  wire \n_0_diff_pntr_reg[2] ;
  wire \n_0_diff_pntr_reg[3] ;
  wire \n_0_diff_pntr_reg[4] ;
  wire \n_0_diff_pntr_reg[5] ;
  wire \n_0_diff_pntr_reg[6] ;
  wire \n_0_diff_pntr_reg[7] ;
  wire \n_0_diff_pntr_reg[8] ;
  wire \n_0_diff_pntr_reg[9] ;
  wire \n_0_gclr.prog_full_i_i_10 ;
  wire \n_0_gclr.prog_full_i_i_11 ;
  wire \n_0_gclr.prog_full_i_i_12 ;
  wire \n_0_gclr.prog_full_i_i_13 ;
  wire \n_0_gclr.prog_full_i_i_14 ;
  wire \n_0_gclr.prog_full_i_i_15 ;
  wire \n_0_gclr.prog_full_i_i_16 ;
  wire \n_0_gclr.prog_full_i_i_3 ;
  wire \n_0_gclr.prog_full_i_i_4 ;
  wire \n_0_gclr.prog_full_i_i_5 ;
  wire \n_0_gclr.prog_full_i_i_6 ;
  wire \n_0_gclr.prog_full_i_i_7 ;
  wire \n_0_gclr.prog_full_i_i_8 ;
  wire \n_0_gclr.prog_full_i_i_9 ;
  wire \n_0_gclr.prog_full_i_reg_i_1 ;
  wire \n_0_gclr.prog_full_i_reg_i_2 ;
  wire \n_0_gin_reg.wr_pntr_roll_over_dly_reg ;
  wire \n_0_pf_thresh_dly_reg[0][10] ;
  wire \n_0_pf_thresh_dly_reg[0][11] ;
  wire \n_0_pf_thresh_dly_reg[0][12] ;
  wire \n_0_pf_thresh_dly_reg[0][13] ;
  wire \n_0_pf_thresh_dly_reg[0][14] ;
  wire \n_0_pf_thresh_dly_reg[0][4] ;
  wire \n_0_pf_thresh_dly_reg[0][6] ;
  wire \n_0_pf_thresh_dly_reg[0][7] ;
  wire \n_0_pf_thresh_dly_reg[0][8] ;
  wire \n_0_pf_thresh_dly_reg[0][9] ;
  wire \n_0_pf_thresh_dly_reg[1][10] ;
  wire \n_0_pf_thresh_dly_reg[1][11] ;
  wire \n_0_pf_thresh_dly_reg[1][12] ;
  wire \n_0_pf_thresh_dly_reg[1][13] ;
  wire \n_0_pf_thresh_dly_reg[1][14] ;
  wire \n_0_pf_thresh_dly_reg[1][4] ;
  wire \n_0_pf_thresh_dly_reg[1][6] ;
  wire \n_0_pf_thresh_dly_reg[1][7] ;
  wire \n_0_pf_thresh_dly_reg[1][8] ;
  wire \n_0_pf_thresh_dly_reg[1][9] ;
  wire \n_0_pf_thresh_dly_reg[2][10] ;
  wire \n_0_pf_thresh_dly_reg[2][11] ;
  wire \n_0_pf_thresh_dly_reg[2][12] ;
  wire \n_0_pf_thresh_dly_reg[2][13] ;
  wire \n_0_pf_thresh_dly_reg[2][14] ;
  wire \n_0_pf_thresh_dly_reg[2][4] ;
  wire \n_0_pf_thresh_dly_reg[2][6] ;
  wire \n_0_pf_thresh_dly_reg[2][7] ;
  wire \n_0_pf_thresh_dly_reg[2][8] ;
  wire \n_0_pf_thresh_dly_reg[2][9] ;
  wire n_0_rd_pntr_roll_over_d1_reg;
  wire n_0_rd_pntr_roll_over_d2_reg;
  wire \n_0_wr_minus_rd_dly_reg[0] ;
  wire \n_0_wr_minus_rd_dly_reg[10] ;
  wire \n_0_wr_minus_rd_dly_reg[11] ;
  wire \n_0_wr_minus_rd_dly_reg[12] ;
  wire \n_0_wr_minus_rd_dly_reg[13] ;
  wire \n_0_wr_minus_rd_dly_reg[14] ;
  wire \n_0_wr_minus_rd_dly_reg[15] ;
  wire \n_0_wr_minus_rd_dly_reg[1] ;
  wire \n_0_wr_minus_rd_dly_reg[2] ;
  wire \n_0_wr_minus_rd_dly_reg[3] ;
  wire \n_0_wr_minus_rd_dly_reg[4] ;
  wire \n_0_wr_minus_rd_dly_reg[5] ;
  wire \n_0_wr_minus_rd_dly_reg[6] ;
  wire \n_0_wr_minus_rd_dly_reg[7] ;
  wire \n_0_wr_minus_rd_dly_reg[8] ;
  wire \n_0_wr_minus_rd_dly_reg[9] ;
  wire n_0_wr_pntr_roll_over_d1_reg;
  wire n_0_wr_pntr_roll_over_d2_reg;
  wire \n_1_gclr.prog_full_i_reg_i_1 ;
  wire \n_1_gclr.prog_full_i_reg_i_2 ;
  wire \n_2_gclr.prog_full_i_reg_i_1 ;
  wire \n_2_gclr.prog_full_i_reg_i_2 ;
  wire \n_3_gclr.prog_full_i_reg_i_1 ;
  wire \n_3_gclr.prog_full_i_reg_i_2 ;
  wire p_0_out_0;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_dly;
  wire [15:0]s;
  wire [15:0]wr_pntr_pf_dly;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED ;

axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_80 ch_dpth_rd_wr
       (.A(a),
        .I1(rd_pntr_minus_wr_pntr),
        .Q(Q[1]),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(\n_0_wr_minus_rd_dly_reg[0] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[0]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\n_0_wr_minus_rd_dly_reg[10] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[10]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\n_0_wr_minus_rd_dly_reg[11] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[11]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(\n_0_wr_minus_rd_dly_reg[12] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[12]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[13]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(\n_0_wr_minus_rd_dly_reg[13] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[13]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[14]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(\n_0_wr_minus_rd_dly_reg[14] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[14]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[15]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(\n_0_wr_minus_rd_dly_reg[15] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[15]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(\n_0_wr_minus_rd_dly_reg[1] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[1]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(\n_0_wr_minus_rd_dly_reg[2] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[2]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(\n_0_wr_minus_rd_dly_reg[3] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[3]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\n_0_wr_minus_rd_dly_reg[4] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[4]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\n_0_wr_minus_rd_dly_reg[5] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[5]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\n_0_wr_minus_rd_dly_reg[6] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[6]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\n_0_wr_minus_rd_dly_reg[7] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[7]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\n_0_wr_minus_rd_dly_reg[8] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[8]_i_1 ));
LUT4 #(
    .INIT(16'hCAAC)) 
     \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\n_0_wr_minus_rd_dly_reg[9] ),
        .I2(n_0_rd_pntr_roll_over_d2_reg),
        .I3(n_0_wr_pntr_roll_over_d2_reg),
        .O(\n_0_diff_pntr[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[0]_i_1 ),
        .Q(\n_0_diff_pntr_reg[0] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[10]_i_1 ),
        .Q(\n_0_diff_pntr_reg[10] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[11]_i_1 ),
        .Q(\n_0_diff_pntr_reg[11] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[12]_i_1 ),
        .Q(\n_0_diff_pntr_reg[12] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[13]_i_1 ),
        .Q(\n_0_diff_pntr_reg[13] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[14]_i_1 ),
        .Q(\n_0_diff_pntr_reg[14] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[15]_i_1 ),
        .Q(\n_0_diff_pntr_reg[15] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[1]_i_1 ),
        .Q(\n_0_diff_pntr_reg[1] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[2]_i_1 ),
        .Q(\n_0_diff_pntr_reg[2] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[3]_i_1 ),
        .Q(\n_0_diff_pntr_reg[3] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[4]_i_1 ),
        .Q(\n_0_diff_pntr_reg[4] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[5]_i_1 ),
        .Q(\n_0_diff_pntr_reg[5] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[6]_i_1 ),
        .Q(\n_0_diff_pntr_reg[6] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[7]_i_1 ),
        .Q(\n_0_diff_pntr_reg[7] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[8]_i_1 ),
        .Q(\n_0_diff_pntr_reg[8] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_diff_pntr[9]_i_1 ),
        .Q(\n_0_diff_pntr_reg[9] ),
        .R(Q[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gclr.prog_full_i_i_10 
       (.I0(\n_0_pf_thresh_dly_reg[2][8] ),
        .I1(\n_0_diff_pntr_reg[8] ),
        .I2(\n_0_pf_thresh_dly_reg[2][9] ),
        .I3(\n_0_diff_pntr_reg[9] ),
        .O(\n_0_gclr.prog_full_i_i_10 ));
LUT4 #(
    .INIT(16'h2F02)) 
     \gclr.prog_full_i_i_11 
       (.I0(\n_0_pf_thresh_dly_reg[2][6] ),
        .I1(\n_0_diff_pntr_reg[6] ),
        .I2(\n_0_diff_pntr_reg[7] ),
        .I3(\n_0_pf_thresh_dly_reg[2][7] ),
        .O(\n_0_gclr.prog_full_i_i_11 ));
LUT3 #(
    .INIT(8'h04)) 
     \gclr.prog_full_i_i_12 
       (.I0(\n_0_diff_pntr_reg[4] ),
        .I1(\n_0_pf_thresh_dly_reg[2][4] ),
        .I2(\n_0_diff_pntr_reg[5] ),
        .O(\n_0_gclr.prog_full_i_i_12 ));
LUT4 #(
    .INIT(16'h9009)) 
     \gclr.prog_full_i_i_13 
       (.I0(\n_0_pf_thresh_dly_reg[2][6] ),
        .I1(\n_0_diff_pntr_reg[6] ),
        .I2(\n_0_pf_thresh_dly_reg[2][7] ),
        .I3(\n_0_diff_pntr_reg[7] ),
        .O(\n_0_gclr.prog_full_i_i_13 ));
LUT3 #(
    .INIT(8'h09)) 
     \gclr.prog_full_i_i_14 
       (.I0(\n_0_pf_thresh_dly_reg[2][4] ),
        .I1(\n_0_diff_pntr_reg[4] ),
        .I2(\n_0_diff_pntr_reg[5] ),
        .O(\n_0_gclr.prog_full_i_i_14 ));
LUT2 #(
    .INIT(4'h1)) 
     \gclr.prog_full_i_i_15 
       (.I0(\n_0_diff_pntr_reg[2] ),
        .I1(\n_0_diff_pntr_reg[3] ),
        .O(\n_0_gclr.prog_full_i_i_15 ));
LUT2 #(
    .INIT(4'h1)) 
     \gclr.prog_full_i_i_16 
       (.I0(\n_0_diff_pntr_reg[0] ),
        .I1(\n_0_diff_pntr_reg[1] ),
        .O(\n_0_gclr.prog_full_i_i_16 ));
LUT3 #(
    .INIT(8'h04)) 
     \gclr.prog_full_i_i_3 
       (.I0(\n_0_diff_pntr_reg[14] ),
        .I1(\n_0_pf_thresh_dly_reg[2][14] ),
        .I2(\n_0_diff_pntr_reg[15] ),
        .O(\n_0_gclr.prog_full_i_i_3 ));
LUT4 #(
    .INIT(16'h2F02)) 
     \gclr.prog_full_i_i_4 
       (.I0(\n_0_pf_thresh_dly_reg[2][12] ),
        .I1(\n_0_diff_pntr_reg[12] ),
        .I2(\n_0_diff_pntr_reg[13] ),
        .I3(\n_0_pf_thresh_dly_reg[2][13] ),
        .O(\n_0_gclr.prog_full_i_i_4 ));
LUT4 #(
    .INIT(16'h2F02)) 
     \gclr.prog_full_i_i_5 
       (.I0(\n_0_pf_thresh_dly_reg[2][10] ),
        .I1(\n_0_diff_pntr_reg[10] ),
        .I2(\n_0_diff_pntr_reg[11] ),
        .I3(\n_0_pf_thresh_dly_reg[2][11] ),
        .O(\n_0_gclr.prog_full_i_i_5 ));
LUT4 #(
    .INIT(16'h2F02)) 
     \gclr.prog_full_i_i_6 
       (.I0(\n_0_pf_thresh_dly_reg[2][8] ),
        .I1(\n_0_diff_pntr_reg[8] ),
        .I2(\n_0_diff_pntr_reg[9] ),
        .I3(\n_0_pf_thresh_dly_reg[2][9] ),
        .O(\n_0_gclr.prog_full_i_i_6 ));
LUT3 #(
    .INIT(8'h09)) 
     \gclr.prog_full_i_i_7 
       (.I0(\n_0_pf_thresh_dly_reg[2][14] ),
        .I1(\n_0_diff_pntr_reg[14] ),
        .I2(\n_0_diff_pntr_reg[15] ),
        .O(\n_0_gclr.prog_full_i_i_7 ));
LUT4 #(
    .INIT(16'h9009)) 
     \gclr.prog_full_i_i_8 
       (.I0(\n_0_pf_thresh_dly_reg[2][12] ),
        .I1(\n_0_diff_pntr_reg[12] ),
        .I2(\n_0_pf_thresh_dly_reg[2][13] ),
        .I3(\n_0_diff_pntr_reg[13] ),
        .O(\n_0_gclr.prog_full_i_i_8 ));
LUT4 #(
    .INIT(16'h9009)) 
     \gclr.prog_full_i_i_9 
       (.I0(\n_0_pf_thresh_dly_reg[2][10] ),
        .I1(\n_0_diff_pntr_reg[10] ),
        .I2(\n_0_pf_thresh_dly_reg[2][11] ),
        .I3(\n_0_diff_pntr_reg[11] ),
        .O(\n_0_gclr.prog_full_i_i_9 ));
FDRE #(
    .INIT(1'b0)) 
     \gclr.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gclr.prog_full_i_reg_i_1 ),
        .Q(p_0_out_0),
        .R(Q[1]));
CARRY4 \gclr.prog_full_i_reg_i_1 
       (.CI(\n_0_gclr.prog_full_i_reg_i_2 ),
        .CO({\n_0_gclr.prog_full_i_reg_i_1 ,\n_1_gclr.prog_full_i_reg_i_1 ,\n_2_gclr.prog_full_i_reg_i_1 ,\n_3_gclr.prog_full_i_reg_i_1 }),
        .CYINIT(1'b0),
        .DI({\n_0_gclr.prog_full_i_i_3 ,\n_0_gclr.prog_full_i_i_4 ,\n_0_gclr.prog_full_i_i_5 ,\n_0_gclr.prog_full_i_i_6 }),
        .O(\NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED [3:0]),
        .S({\n_0_gclr.prog_full_i_i_7 ,\n_0_gclr.prog_full_i_i_8 ,\n_0_gclr.prog_full_i_i_9 ,\n_0_gclr.prog_full_i_i_10 }));
CARRY4 \gclr.prog_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({\n_0_gclr.prog_full_i_reg_i_2 ,\n_1_gclr.prog_full_i_reg_i_2 ,\n_2_gclr.prog_full_i_reg_i_2 ,\n_3_gclr.prog_full_i_reg_i_2 }),
        .CYINIT(1'b0),
        .DI({\n_0_gclr.prog_full_i_i_11 ,\n_0_gclr.prog_full_i_i_12 ,1'b0,1'b0}),
        .O(\NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\n_0_gclr.prog_full_i_i_13 ,\n_0_gclr.prog_full_i_i_14 ,\n_0_gclr.prog_full_i_i_15 ,\n_0_gclr.prog_full_i_i_16 }));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.channel_depth_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1),
        .Q(a),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I7),
        .Q(rd_pntr_roll_over_dly),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I67[0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(I67[10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(I67[11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(I67[12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(I67[13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(I67[14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(I67[15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(I67[1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(I67[2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(I67[3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(I67[4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(I67[5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(I67[6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(I67[7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(I67[8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(I67[9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\n_0_gin_reg.wr_pntr_roll_over_dly_reg ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(I2[5]),
        .Q(\n_0_pf_thresh_dly_reg[0][10] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(I2[6]),
        .Q(\n_0_pf_thresh_dly_reg[0][11] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(I2[7]),
        .Q(\n_0_pf_thresh_dly_reg[0][12] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(I2[8]),
        .Q(\n_0_pf_thresh_dly_reg[0][13] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(I2[9]),
        .Q(\n_0_pf_thresh_dly_reg[0][14] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(I2[0]),
        .Q(\n_0_pf_thresh_dly_reg[0][4] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(I2[1]),
        .Q(\n_0_pf_thresh_dly_reg[0][6] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(I2[2]),
        .Q(\n_0_pf_thresh_dly_reg[0][7] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(I2[3]),
        .Q(\n_0_pf_thresh_dly_reg[0][8] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[0][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(I2[4]),
        .Q(\n_0_pf_thresh_dly_reg[0][9] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[0][10] ),
        .Q(\n_0_pf_thresh_dly_reg[1][10] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[0][11] ),
        .Q(\n_0_pf_thresh_dly_reg[1][11] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[0][12] ),
        .Q(\n_0_pf_thresh_dly_reg[1][12] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[0][13] ),
        .Q(\n_0_pf_thresh_dly_reg[1][13] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[0][14] ),
        .Q(\n_0_pf_thresh_dly_reg[1][14] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[0][4] ),
        .Q(\n_0_pf_thresh_dly_reg[1][4] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[0][6] ),
        .Q(\n_0_pf_thresh_dly_reg[1][6] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[0][7] ),
        .Q(\n_0_pf_thresh_dly_reg[1][7] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[0][8] ),
        .Q(\n_0_pf_thresh_dly_reg[1][8] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[1][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[0][9] ),
        .Q(\n_0_pf_thresh_dly_reg[1][9] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[1][10] ),
        .Q(\n_0_pf_thresh_dly_reg[2][10] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[1][11] ),
        .Q(\n_0_pf_thresh_dly_reg[2][11] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[1][12] ),
        .Q(\n_0_pf_thresh_dly_reg[2][12] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[1][13] ),
        .Q(\n_0_pf_thresh_dly_reg[2][13] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[1][14] ),
        .Q(\n_0_pf_thresh_dly_reg[2][14] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[1][4] ),
        .Q(\n_0_pf_thresh_dly_reg[2][4] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[1][6] ),
        .Q(\n_0_pf_thresh_dly_reg[2][6] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[1][7] ),
        .Q(\n_0_pf_thresh_dly_reg[2][7] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[1][8] ),
        .Q(\n_0_pf_thresh_dly_reg[2][8] ),
        .R(Q[0]));
FDRE #(
    .INIT(1'b0)) 
     \pf_thresh_dly_reg[2][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_pf_thresh_dly_reg[1][9] ),
        .Q(\n_0_pf_thresh_dly_reg[2][9] ),
        .R(Q[0]));
axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_81 rd_minus_wr
       (.I1(wr_pntr_pf_dly),
        .I2(Q[1]),
        .Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk));
FDRE #(
    .INIT(1'b0)) 
     rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(n_0_rd_pntr_roll_over_d1_reg),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_rd_pntr_roll_over_d1_reg),
        .Q(n_0_rd_pntr_roll_over_d2_reg),
        .R(Q[1]));
axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_82 wr_minus_rd
       (.D(s),
        .I1(rd_pntr_pf_dly),
        .I2(Q[1]),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(\n_0_wr_minus_rd_dly_reg[0] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\n_0_wr_minus_rd_dly_reg[10] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\n_0_wr_minus_rd_dly_reg[11] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(\n_0_wr_minus_rd_dly_reg[12] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(\n_0_wr_minus_rd_dly_reg[13] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(\n_0_wr_minus_rd_dly_reg[14] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(\n_0_wr_minus_rd_dly_reg[15] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(\n_0_wr_minus_rd_dly_reg[1] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(\n_0_wr_minus_rd_dly_reg[2] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(\n_0_wr_minus_rd_dly_reg[3] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\n_0_wr_minus_rd_dly_reg[4] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\n_0_wr_minus_rd_dly_reg[5] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\n_0_wr_minus_rd_dly_reg[6] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\n_0_wr_minus_rd_dly_reg[7] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\n_0_wr_minus_rd_dly_reg[8] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\n_0_wr_minus_rd_dly_reg[9] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gin_reg.wr_pntr_roll_over_dly_reg ),
        .Q(n_0_wr_pntr_roll_over_d1_reg),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_wr_pntr_roll_over_d1_reg),
        .Q(n_0_wr_pntr_roll_over_d2_reg),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_top" *) 
module axi_vfifo_ctrl_0_axi_vfifo_top
   (areset_d1,
    s_axis_tready_i,
    areset_d1_0,
    O1,
    O2,
    areset_d1_1,
    I9,
    m_axi_arvalid_i,
    O3,
    D,
    areset_d1_2,
    O4,
    O5,
    O6,
    mcdf_to_awgen_tvalid,
    rst_full_gen_i,
    ram_rd_en_i,
    ram_wr_en_i,
    E,
    empty_fwft_i,
    curr_state,
    rst_full_gen_i_3,
    ram_rd_en_i_4,
    ram_wr_en_i_5,
    empty_fwft_i_6,
    areset_d1_7,
    rst_full_gen_i_8,
    ram_rd_en_i_9,
    ram_wr_en_i_10,
    O7,
    empty_fwft_i_11,
    O8,
    reset_addr,
    p_0_out_12,
    tid_r,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    m_axi_awvalid_i,
    O21,
    m_axi_wvalid_i,
    O22,
    O23,
    O24,
    O25,
    O26,
    mem_init_done,
    reset_addr_13,
    prog_full_i,
    prog_full_i_14,
    m_axis_tvalid_wr_in_i,
    O27,
    p_0_out_15,
    O28,
    prog_full_i_16,
    CO,
    DIB,
    DIA,
    ADDRD,
    O29,
    O30,
    O31,
    O32,
    O33,
    rom_rd_addr_int,
    O34,
    rom_rd_addr_int_12,
    O35,
    pntr_rchd_end_addr1,
    O36,
    awgen_to_mctf_tvalid,
    awgen_to_mcpf_tvalid,
    O37,
    O38,
    O39,
    rom_rd_addr_int_13,
    O40,
    O41,
    O42,
    O43,
    O44,
    rom_rd_addr_int_14,
    O45,
    O46,
    O47,
    O48,
    O49,
    O50,
    rom_rd_addr_int_15,
    O51,
    O52,
    rom_rd_addr_int_16,
    O53,
    O54,
    O55,
    O56,
    O57,
    O58,
    m_axi_bready,
    we_ar_txn,
    WR_DATA,
    O59,
    wr_addr_arcnt,
    wr_addr_bcnt,
    O60,
    we_int,
    we_int_17,
    we_int_18,
    we_int_19,
    we_int_20,
    we_int_21,
    O61,
    O62,
    O63,
    O64,
    O65,
    O66,
    O67,
    O68,
    s_axis_tready,
    O69,
    O70,
    we_arcnt,
    we_bcnt,
    O71,
    m_axi_rready,
    O72,
    O73,
    O74,
    O75,
    O76,
    O77,
    O78,
    O79,
    O80,
    vfifo_s2mm_channel_full,
    vfifo_idle,
    Q,
    aclk,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    p_0_out_22,
    I37,
    I38,
    S,
    DI,
    I39,
    rd_data_mm2s_gcnt,
    DOA,
    m_axis_tready,
    DOB,
    I40,
    s_axis_tvalid,
    pntr_roll_over_reg,
    I41,
    I42,
    pntr_roll_over_reg_23,
    I43,
    I44,
    m_axi_bvalid,
    pntr_roll_over_reg_24,
    I45,
    p_0_in0_out,
    I46,
    I47,
    pntr_roll_over_reg_25,
    I48,
    I49,
    I50,
    pntr_roll_over_reg_26,
    I51,
    I52,
    I53,
    pntr_roll_over_reg_27,
    I54,
    I55,
    I56,
    ar_address_inc,
    m_axi_rvalid,
    I57,
    I58,
    I59,
    p_2_out,
    p_2_out_17,
    p_2_out_18,
    I60,
    vfifo_mm2s_channel_full,
    I61,
    I62,
    I63,
    I64,
    I65,
    I66,
    I67,
    p_0_out,
    m_axi_rdata);
  output areset_d1;
  output s_axis_tready_i;
  output areset_d1_0;
  output [0:0]O1;
  output O2;
  output areset_d1_1;
  output [8:0]I9;
  output m_axi_arvalid_i;
  output [0:0]O3;
  output [0:0]D;
  output areset_d1_2;
  output [0:0]O4;
  output [0:0]O5;
  output [0:0]O6;
  output mcdf_to_awgen_tvalid;
  output rst_full_gen_i;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output [0:0]E;
  output empty_fwft_i;
  output curr_state;
  output rst_full_gen_i_3;
  output ram_rd_en_i_4;
  output ram_wr_en_i_5;
  output empty_fwft_i_6;
  output areset_d1_7;
  output rst_full_gen_i_8;
  output ram_rd_en_i_9;
  output ram_wr_en_i_10;
  output [0:0]O7;
  output empty_fwft_i_11;
  output O8;
  output reset_addr;
  output p_0_out_12;
  output tid_r;
  output [0:0]O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output m_axi_awvalid_i;
  output [4:0]O21;
  output m_axi_wvalid_i;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output mem_init_done;
  output reset_addr_13;
  output prog_full_i;
  output prog_full_i_14;
  output m_axis_tvalid_wr_in_i;
  output O27;
  output [0:0]p_0_out_15;
  output O28;
  output prog_full_i_16;
  output [0:0]CO;
  output [1:0]DIB;
  output [0:0]DIA;
  output [0:0]ADDRD;
  output O29;
  output [0:0]O30;
  output [75:0]O31;
  output [0:0]O32;
  output [0:0]O33;
  output rom_rd_addr_int;
  output [0:0]O34;
  output rom_rd_addr_int_12;
  output [0:0]O35;
  output [9:0]pntr_rchd_end_addr1;
  output [1:0]O36;
  output awgen_to_mctf_tvalid;
  output awgen_to_mcpf_tvalid;
  output [3:0]O37;
  output [1:0]O38;
  output [0:0]O39;
  output rom_rd_addr_int_13;
  output [0:0]O40;
  output [1:0]O41;
  output O42;
  output O43;
  output [0:0]O44;
  output rom_rd_addr_int_14;
  output [0:0]O45;
  output [0:0]O46;
  output [19:0]O47;
  output [0:0]O48;
  output [19:0]O49;
  output [0:0]O50;
  output rom_rd_addr_int_15;
  output [0:0]O51;
  output [0:0]O52;
  output rom_rd_addr_int_16;
  output [0:0]O53;
  output [0:0]O54;
  output [19:0]O55;
  output [0:0]O56;
  output [19:0]O57;
  output O58;
  output m_axi_bready;
  output we_ar_txn;
  output [28:0]WR_DATA;
  output [0:0]O59;
  output [0:0]wr_addr_arcnt;
  output [0:0]wr_addr_bcnt;
  output [3:0]O60;
  output we_int;
  output we_int_17;
  output we_int_18;
  output we_int_19;
  output we_int_20;
  output we_int_21;
  output [15:0]O61;
  output [3:0]O62;
  output O63;
  output [15:0]O64;
  output [5:0]O65;
  output [5:0]O66;
  output O67;
  output O68;
  output s_axis_tready;
  output [0:0]O69;
  output [0:0]O70;
  output we_arcnt;
  output we_bcnt;
  output O71;
  output m_axi_rready;
  output O72;
  output O73;
  output [0:0]O74;
  output [0:0]O75;
  output [0:0]O76;
  output [5:0]O77;
  output [43:0]O78;
  output [64:0]O79;
  output [0:0]O80;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_idle;
  input [1:0]Q;
  input aclk;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input I35;
  input I36;
  input [0:0]p_0_out_22;
  input I37;
  input I38;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]I39;
  input [3:0]rd_data_mm2s_gcnt;
  input [1:0]DOA;
  input m_axis_tready;
  input [1:0]DOB;
  input I40;
  input s_axis_tvalid;
  input pntr_roll_over_reg;
  input [32:0]I41;
  input [12:0]I42;
  input pntr_roll_over_reg_23;
  input [28:0]I43;
  input [28:0]I44;
  input m_axi_bvalid;
  input pntr_roll_over_reg_24;
  input [0:0]I45;
  input [15:0]p_0_in0_out;
  input [15:0]I46;
  input [1:0]I47;
  input pntr_roll_over_reg_25;
  input [0:0]I48;
  input [15:0]I49;
  input [15:0]I50;
  input pntr_roll_over_reg_26;
  input [0:0]I51;
  input [15:0]I52;
  input [15:0]I53;
  input pntr_roll_over_reg_27;
  input [0:0]I54;
  input [15:0]I55;
  input [15:0]I56;
  input [28:0]ar_address_inc;
  input m_axi_rvalid;
  input [15:0]I57;
  input [15:0]I58;
  input [15:0]I59;
  input p_2_out;
  input p_2_out_17;
  input p_2_out_18;
  input I60;
  input [1:0]vfifo_mm2s_channel_full;
  input [75:0]I61;
  input [12:0]I62;
  input [31:0]I63;
  input [15:0]I64;
  input [15:0]I65;
  input [15:0]I66;
  input [15:0]I67;
  input [6:0]p_0_out;
  input [63:0]m_axi_rdata;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire [0:0]I39;
  wire I4;
  wire I40;
  wire [32:0]I41;
  wire [12:0]I42;
  wire [28:0]I43;
  wire [28:0]I44;
  wire [0:0]I45;
  wire [15:0]I46;
  wire [1:0]I47;
  wire [0:0]I48;
  wire [15:0]I49;
  wire I5;
  wire [15:0]I50;
  wire [0:0]I51;
  wire [15:0]I52;
  wire [15:0]I53;
  wire [0:0]I54;
  wire [15:0]I55;
  wire [15:0]I56;
  wire [15:0]I57;
  wire [15:0]I58;
  wire [15:0]I59;
  wire I6;
  wire I60;
  wire [75:0]I61;
  wire [12:0]I62;
  wire [31:0]I63;
  wire [15:0]I64;
  wire [15:0]I65;
  wire [15:0]I66;
  wire [15:0]I67;
  wire I7;
  wire I8;
  wire [8:0]I9;
  wire [0:0]O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire [4:0]O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire [0:0]O3;
  wire [0:0]O30;
  wire [75:0]O31;
  wire [0:0]O32;
  wire [0:0]O33;
  wire [0:0]O34;
  wire [0:0]O35;
  wire [1:0]O36;
  wire [3:0]O37;
  wire [1:0]O38;
  wire [0:0]O39;
  wire [0:0]O4;
  wire [0:0]O40;
  wire [1:0]O41;
  wire O42;
  wire O43;
  wire [0:0]O44;
  wire [0:0]O45;
  wire [0:0]O46;
  wire [19:0]O47;
  wire [0:0]O48;
  wire [19:0]O49;
  wire [0:0]O5;
  wire [0:0]O50;
  wire [0:0]O51;
  wire [0:0]O52;
  wire [0:0]O53;
  wire [0:0]O54;
  wire [19:0]O55;
  wire [0:0]O56;
  wire [19:0]O57;
  wire O58;
  wire [0:0]O59;
  wire [0:0]O6;
  wire [3:0]O60;
  wire [15:0]O61;
  wire [3:0]O62;
  wire O63;
  wire [15:0]O64;
  wire [5:0]O65;
  wire [5:0]O66;
  wire O67;
  wire O68;
  wire [0:0]O69;
  wire [0:0]O7;
  wire [0:0]O70;
  wire O71;
  wire O72;
  wire O73;
  wire [0:0]O74;
  wire [0:0]O75;
  wire [0:0]O76;
  wire [5:0]O77;
  wire [43:0]O78;
  wire [64:0]O79;
  wire O8;
  wire [0:0]O80;
  wire [0:0]O9;
  wire [1:0]Q;
  wire [0:0]S;
  wire [28:0]WR_DATA;
  wire aclk;
  wire \active_ch_dly_reg[4]_0 ;
  wire \active_ch_dly_reg[4]_14 ;
  wire \active_ch_dly_reg[4]_8 ;
  wire [28:0]ar_address_inc;
  wire \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ;
  wire \ar_txn_inst/counts_matched ;
  wire areset_d1;
  wire areset_d1_0;
  wire areset_d1_1;
  wire areset_d1_2;
  wire areset_d1_7;
  wire [1:1]argen_to_mcpf_payload;
  wire [15:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire [6:4]awgen_to_mcpf_payload;
  wire awgen_to_mcpf_tvalid;
  wire [15:1]awgen_to_mctf_payload;
  wire awgen_to_mctf_tvalid;
  wire curr_state;
  wire empty_fwft_i;
  wire empty_fwft_i_11;
  wire empty_fwft_i_6;
  wire [0:0]\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3 ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ;
  wire m_axi_arvalid_i;
  wire m_axi_awvalid_i;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_axi_wvalid_i;
  wire m_axis_tready;
  wire m_axis_tvalid_wr_in_i;
  wire [98:0]mcdf_to_awgen_payload;
  wire mcdf_to_awgen_tvalid;
  wire \mcf_dfl_rd_inst/p_0_out ;
  wire \mcf_dfl_wr_inst/p_0_out ;
  wire \mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ;
  wire \mcf_inst/mcf_dfl_rd_inst/p_0_out ;
  wire \mcf_inst/mcf_dfl_rd_inst/p_0_out_1 ;
  wire \mcf_inst/mcf_dfl_wr_inst/p_0_out ;
  wire \mcf_inst/mcf_dfl_wr_inst/p_0_out_2 ;
  wire \mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ;
  wire \mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out_0 ;
  wire [15:15]mctf_to_argen_payload;
  wire mem_init_done;
  wire n_26_tdest_fifo_inst;
  wire n_27_tdest_fifo_inst;
  wire n_28_tdest_fifo_inst;
  wire n_29_tdest_fifo_inst;
  wire n_30_mcdf_inst;
  wire n_30_tdest_fifo_inst;
  wire n_31_tdest_fifo_inst;
  wire n_32_tdest_fifo_inst;
  wire n_33_tdest_fifo_inst;
  wire n_37_mcdf_inst;
  wire n_38_mcdf_inst;
  wire n_39_mcdf_inst;
  wire n_3_mm2s_inst;
  wire n_4_mcdf_inst;
  wire n_4_mcpf_inst;
  wire n_4_mctf_inst;
  wire n_4_mm2s_inst;
  wire n_5_garb;
  wire n_6_mm2s_inst;
  wire n_6_tdest_fifo_inst;
  wire n_70_gs2mm;
  wire [9:3]no_of_bytes;
  wire [15:0]p_0_in0_out;
  wire [6:0]p_0_out;
  wire p_0_out_12;
  wire [0:0]p_0_out_15;
  wire [0:0]p_0_out_22;
  wire p_2_out;
  wire p_2_out_17;
  wire p_2_out_18;
  wire [9:0]pntr_rchd_end_addr1;
  wire pntr_roll_over_reg;
  wire pntr_roll_over_reg_23;
  wire pntr_roll_over_reg_24;
  wire pntr_roll_over_reg_25;
  wire pntr_roll_over_reg_26;
  wire pntr_roll_over_reg_27;
  wire prog_full_i;
  wire prog_full_i_14;
  wire prog_full_i_16;
  wire ram_rd_en_i;
  wire ram_rd_en_i_4;
  wire ram_rd_en_i_9;
  wire ram_wr_en_i;
  wire ram_wr_en_i_10;
  wire ram_wr_en_i_5;
  wire [3:0]rd_data_mm2s_gcnt;
  wire reset_addr;
  wire reset_addr_13;
  wire rom_rd_addr_int;
  wire rom_rd_addr_int_12;
  wire rom_rd_addr_int_13;
  wire rom_rd_addr_int_14;
  wire rom_rd_addr_int_15;
  wire rom_rd_addr_int_16;
  wire rst_full_gen_i;
  wire rst_full_gen_i_3;
  wire rst_full_gen_i_8;
  wire [8:1]s2mm_to_awgen_payload;
  wire [64:1]s2mm_to_mcdf_payload;
  wire [76:65]s_axis_payload_wr_out_i;
  wire s_axis_tready;
  wire s_axis_tready_i;
  wire s_axis_tvalid;
  wire [13:3]tdest_fifo_dout;
  wire tid_r;
  wire valid_pkt_r;
  wire [1:0]vfifo_idle;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire \wdata_rslice1/p_0_out ;
  wire \wdata_rslice2/areset_d1 ;
  wire we_ar_txn;
  wire we_arcnt;
  wire we_bcnt;
  wire we_int;
  wire we_int_17;
  wire we_int_18;
  wire we_int_19;
  wire we_int_20;
  wire we_int_21;
  wire [0:0]wr_addr_arcnt;
  wire [0:0]wr_addr_bcnt;

axi_vfifo_ctrl_0_vfifo_ar_top argen_inst
       (.E(E),
        .I1(O8),
        .I2(O29),
        .I29(I29),
        .I3(n_5_garb),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I4(prog_full_i_14),
        .I40(I40),
        .I47(I47[0]),
        .I5(mctf_to_argen_payload),
        .I57(I57),
        .I58(I58),
        .I59(I59),
        .I6(m_axi_arvalid_i),
        .I9(I9[8]),
        .O1(empty_fwft_i),
        .O2(curr_state),
        .O28(O28),
        .O3(O25),
        .O4(O26),
        .O41(O41[0]),
        .O42(O42),
        .O43(O43),
        .O5(mem_init_done),
        .O59(O59),
        .O6(reset_addr_13),
        .O61(O61),
        .O62(O62),
        .O63(O63),
        .O64(O64),
        .O7(prog_full_i),
        .O8(O60),
        .O9(O4),
        .Q(Q[0]),
        .WR_DATA(WR_DATA[22]),
        .aclk(aclk),
        .ar_address_inc(ar_address_inc[22]),
        .argen_to_mcpf_payload(argen_to_mcpf_payload),
        .counts_matched(\ar_txn_inst/counts_matched ),
        .p_0_out(p_0_out),
        .p_2_out(\ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_gen_i(rst_full_gen_i),
        .we_arcnt(we_arcnt),
        .wr_addr_arcnt(wr_addr_arcnt),
        .wr_addr_bcnt(wr_addr_bcnt));
axi_vfifo_ctrl_0_vfifo_awgen awgen_inst
       (.D({awgen_to_mctf_payload,O21[0]}),
        .E(mcdf_to_awgen_tvalid),
        .I1({mcdf_to_awgen_payload[98],mcdf_to_awgen_payload[96:0]}),
        .I2(n_37_mcdf_inst),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I3(areset_d1_1),
        .I4(areset_d1_2),
        .I5({O37[3:2],s2mm_to_awgen_payload}),
        .I6(n_30_mcdf_inst),
        .I7(n_70_gs2mm),
        .I8(\wdata_rslice1/p_0_out ),
        .I9(valid_pkt_r),
        .O1(O22),
        .O2(O24),
        .O23(O23),
        .O3({O21[4],no_of_bytes,awgen_to_mcpf_payload,O21[3:1]}),
        .O4(\mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out_0 ),
        .O5(awgen_to_mctf_tvalid),
        .O6(\mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ),
        .O7(O7),
        .O74(O74),
        .O75(O75),
        .O78(O78),
        .O79(O79),
        .Q(Q[1]),
        .aclk(aclk),
        .areset_d1(\wdata_rslice2/areset_d1 ),
        .awgen_to_mcpf_tvalid(awgen_to_mcpf_tvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_2_out(p_2_out),
        .p_2_out_0(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3 ),
        .p_2_out_17(p_2_out_17));
axi_vfifo_ctrl_0_flag_gen flag_gen_inst
       (.I1(n_4_mcdf_inst),
        .I2(n_4_mcpf_inst),
        .I3(n_4_mctf_inst),
        .Q(Q[1]),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_0 (\active_ch_dly_reg[4]_0 ),
        .\active_ch_dly_reg[4]_14 (\active_ch_dly_reg[4]_14 ),
        .\active_ch_dly_reg[4]_8 (\active_ch_dly_reg[4]_8 ),
        .p_0_out(\mcf_dfl_wr_inst/p_0_out ),
        .p_0_out_0(\mcf_dfl_rd_inst/p_0_out ),
        .p_0_out_1(\mcf_inst/mcf_dfl_wr_inst/p_0_out ),
        .p_0_out_2(\mcf_inst/mcf_dfl_rd_inst/p_0_out ),
        .p_0_out_3(\mcf_inst/mcf_dfl_wr_inst/p_0_out_2 ),
        .p_0_out_4(\mcf_inst/mcf_dfl_rd_inst/p_0_out_1 ),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full));
axi_vfifo_ctrl_0_vfifo_arbiter garb
       (.ADDRD(ADDRD),
        .DIA(DIA),
        .DIB(DIB),
        .DOA(DOA),
        .DOB(DOB),
        .I1(n_3_mm2s_inst),
        .I10(I10),
        .I2(O25),
        .I3(O26),
        .I4(prog_full_i),
        .I40(I40),
        .I47(I47),
        .I5(O31[72]),
        .I60(I60),
        .I8(I8),
        .O1(O8),
        .O2(n_5_garb),
        .O3(O29),
        .O30(O30),
        .O41(O41[1]),
        .O42(O42),
        .O58(O58),
        .O71(O71),
        .O72(O72),
        .Q(Q[0]),
        .aclk(aclk),
        .counts_matched(\ar_txn_inst/counts_matched ),
        .rd_data_mm2s_gcnt(rd_data_mm2s_gcnt),
        .reset_addr(reset_addr),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full));
axi_vfifo_ctrl_0_vfifo_s2mm gs2mm
       (.E(\mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ),
        .I1(I1),
        .I11(I11),
        .I12(I12),
        .I2(mcdf_to_awgen_payload[97]),
        .I61(I61),
        .O1(areset_d1),
        .O2(s_axis_tready_i),
        .O3(p_0_out_12),
        .O4({s2mm_to_mcdf_payload,O32}),
        .O5(n_70_gs2mm),
        .O6({O37[3:1],s2mm_to_awgen_payload,O37[0]}),
        .Q(Q[1]),
        .aclk(aclk),
        .areset_d1_0(areset_d1_0),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
        .tid_r(tid_r));
axi_vfifo_ctrl_0_multi_channel_fifo mcdf_inst
       (.CO(CO),
        .D({s2mm_to_mcdf_payload,O32}),
        .DI(DI),
        .E(mcdf_to_awgen_tvalid),
        .I1(\mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I2(I2),
        .I3(I3),
        .I39(I39),
        .I41(I41),
        .I42(I42),
        .I43(I43),
        .I44(I44),
        .I62(I62),
        .I63(I63),
        .I8(\wdata_rslice1/p_0_out ),
        .I9(valid_pkt_r),
        .O1(n_4_mcdf_inst),
        .O10(n_38_mcdf_inst),
        .O11(n_39_mcdf_inst),
        .O12(mcdf_to_awgen_payload),
        .O2(O1),
        .O3(O2),
        .O33(O33),
        .O34(O34),
        .O35(O35),
        .O36(O36),
        .O37(O37[2]),
        .O4(O9),
        .O5(O10),
        .O6(O11),
        .O69(O69),
        .O7(O12),
        .O70(O70),
        .O8(n_30_mcdf_inst),
        .O9(n_37_mcdf_inst),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_0 (\active_ch_dly_reg[4]_0 ),
        .areset_d1(\wdata_rslice2/areset_d1 ),
        .areset_d1_0(areset_d1_0),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .p_0_out(\mcf_dfl_wr_inst/p_0_out ),
        .p_0_out_0(\mcf_dfl_rd_inst/p_0_out ),
        .pntr_rchd_end_addr1(pntr_rchd_end_addr1),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .pntr_roll_over_reg_23(pntr_roll_over_reg_23),
        .rom_rd_addr_int(rom_rd_addr_int),
        .rom_rd_addr_int_12(rom_rd_addr_int_12),
        .vfifo_idle(vfifo_idle),
        .we_int(we_int),
        .we_int_17(we_int_17));
axi_vfifo_ctrl_0_mcf_txn_top__parameterized0 mcpf_inst
       (.D({O21[4],no_of_bytes,awgen_to_mcpf_payload,O21[3:0]}),
        .E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ),
        .I1(\mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ),
        .I19(I19),
        .I20(I20),
        .I21(I21),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .I54(I54),
        .I55(I55),
        .I56(I56),
        .I6(I6),
        .I66(I66),
        .I67(I67),
        .I7(I7),
        .O1(areset_d1_2),
        .O2(n_4_mcpf_inst),
        .O3(O5),
        .O4(O6),
        .O5(O17),
        .O50(O50),
        .O51(O51),
        .O52(O52),
        .O53(O53),
        .O54(O54),
        .O55(O55),
        .O56(O56),
        .O57(O57),
        .O6(O18),
        .O7(O19),
        .O8(O20),
        .Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_14 (\active_ch_dly_reg[4]_14 ),
        .argen_to_mcpf_payload(argen_to_mcpf_payload),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .p_0_out(\mcf_inst/mcf_dfl_wr_inst/p_0_out ),
        .p_0_out_0(\mcf_inst/mcf_dfl_rd_inst/p_0_out ),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .pntr_roll_over_reg_26(pntr_roll_over_reg_26),
        .pntr_roll_over_reg_27(pntr_roll_over_reg_27),
        .rom_rd_addr_int_15(rom_rd_addr_int_15),
        .rom_rd_addr_int_16(rom_rd_addr_int_16),
        .we_int_20(we_int_20),
        .we_int_21(we_int_21));
axi_vfifo_ctrl_0_mcf_txn_top mctf_inst
       (.D({awgen_to_mctf_payload,O21[0]}),
        .E(E),
        .I1(mem_init_done),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I2(\mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out_0 ),
        .I4(I4),
        .I45(I45),
        .I46(I46),
        .I48(I48),
        .I49(I49),
        .I5(I5),
        .I50(I50),
        .I64(I64),
        .I65(I65),
        .I9(I9),
        .O1(areset_d1_1),
        .O10({mctf_to_argen_payload,O77}),
        .O2(n_4_mctf_inst),
        .O3(m_axi_arvalid_i),
        .O39(O39),
        .O4(O3),
        .O40(O40),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O5(D),
        .O6(O13),
        .O7(O14),
        .O76(O76),
        .O8(O15),
        .O9(O16),
        .Q(Q),
        .WR_DATA({WR_DATA[28:23],WR_DATA[21:0]}),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_8 (\active_ch_dly_reg[4]_8 ),
        .ar_address_inc({ar_address_inc[28:23],ar_address_inc[21:0]}),
        .p_0_in0_out(p_0_in0_out),
        .p_0_out(\mcf_inst/mcf_dfl_wr_inst/p_0_out_2 ),
        .p_0_out_0(\mcf_inst/mcf_dfl_rd_inst/p_0_out_1 ),
        .p_2_out(\ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .p_2_out_18(p_2_out_18),
        .pntr_roll_over_reg_24(pntr_roll_over_reg_24),
        .pntr_roll_over_reg_25(pntr_roll_over_reg_25),
        .rom_rd_addr_int_13(rom_rd_addr_int_13),
        .rom_rd_addr_int_14(rom_rd_addr_int_14),
        .we_ar_txn(we_ar_txn),
        .we_int_18(we_int_18),
        .we_int_19(we_int_19));
axi_vfifo_ctrl_0_vfifo_mm2s mm2s_inst
       (.D({s_axis_payload_wr_out_i[76],s_axis_payload_wr_out_i[71:65]}),
        .I1(empty_fwft_i_6),
        .I10(n_28_tdest_fifo_inst),
        .I11(n_27_tdest_fifo_inst),
        .I2({n_6_tdest_fifo_inst,\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state }),
        .I3({tdest_fifo_dout[13:11],tdest_fifo_dout[9:7],tdest_fifo_dout[3],s_axis_payload_wr_out_i[74:72]}),
        .I35(I35),
        .I36(I36),
        .I4(n_33_tdest_fifo_inst),
        .I5(n_32_tdest_fifo_inst),
        .I6(n_26_tdest_fifo_inst),
        .I7(n_31_tdest_fifo_inst),
        .I8(n_29_tdest_fifo_inst),
        .I9(n_30_tdest_fifo_inst),
        .O1(areset_d1_7),
        .O2(m_axis_tvalid_wr_in_i),
        .O3(O27),
        .O31(O31),
        .O4(n_3_mm2s_inst),
        .O5(n_4_mm2s_inst),
        .O6(s_axis_payload_wr_out_i[75]),
        .O68(O68),
        .O7(n_6_mm2s_inst),
        .O8(O8),
        .Q(Q[1]),
        .aclk(aclk),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axis_tready(m_axis_tready));
axi_vfifo_ctrl_0_fifo_top__parameterized2 tdest_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ),
        .I1(n_6_mm2s_inst),
        .I2(n_4_mm2s_inst),
        .I34(I34),
        .O1({n_6_tdest_fifo_inst,\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state }),
        .O10(n_32_tdest_fifo_inst),
        .O11(n_33_tdest_fifo_inst),
        .O2({tdest_fifo_dout[13:11],tdest_fifo_dout[9:7],tdest_fifo_dout[3]}),
        .O3(n_26_tdest_fifo_inst),
        .O4(n_27_tdest_fifo_inst),
        .O5(n_28_tdest_fifo_inst),
        .O6(s_axis_payload_wr_out_i[75]),
        .O7(n_29_tdest_fifo_inst),
        .O73(O73),
        .O8(n_30_tdest_fifo_inst),
        .O9(n_31_tdest_fifo_inst),
        .Q(Q[1]),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .empty_fwft_i_6(empty_fwft_i_6),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .prog_full_i_14(prog_full_i_14),
        .ram_rd_en_i_4(ram_rd_en_i_4),
        .ram_wr_en_i_5(ram_wr_en_i_5),
        .rst_full_gen_i_3(rst_full_gen_i_3),
        .s_axis_payload_wr_out_i({s_axis_payload_wr_out_i[76],s_axis_payload_wr_out_i[74:65]}));
axi_vfifo_ctrl_0_fifo_top__parameterized3 tid_fifo_inst
       (.I1(O7),
        .I37(I37),
        .I38(I38),
        .O1(O38),
        .O2(O66),
        .O28(O28),
        .O65(O65),
        .O67(O67),
        .O80(O80),
        .Q(Q[1]),
        .aclk(aclk),
        .empty_fwft_i_11(empty_fwft_i_11),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .p_0_out_15(p_0_out_15),
        .p_0_out_22(p_0_out_22),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3 ),
        .prog_full_i_16(prog_full_i_16),
        .ram_rd_en_i_9(ram_rd_en_i_9),
        .ram_wr_en_i_10(ram_wr_en_i_10),
        .rst_full_gen_i_8(rst_full_gen_i_8),
        .we_bcnt(we_bcnt));
axi_vfifo_ctrl_0_set_clr_ff_top__parameterized0 vfifo_idle_gen_inst
       (.I1(n_38_mcdf_inst),
        .I2(n_39_mcdf_inst),
        .aclk(aclk),
        .vfifo_idle(vfifo_idle));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice
   (O1,
    ADDRD,
    O2,
    O58,
    mux4_out,
    O71,
    O3,
    O72,
    s_axis_tready_arb_rs_in,
    Q,
    aclk,
    I4,
    I40,
    I1,
    I2,
    reset_addr,
    counts_matched,
    reg_slice_payload_in,
    I60,
    load_s2,
    I3,
    I5,
    p_3_in,
    ch_mask_mm2s);
  output O1;
  output [0:0]ADDRD;
  output O2;
  output O58;
  output [0:0]mux4_out;
  output O71;
  output O3;
  output O72;
  output s_axis_tready_arb_rs_in;
  input [0:0]Q;
  input aclk;
  input I4;
  input I40;
  input I1;
  input I2;
  input reset_addr;
  input counts_matched;
  input [1:0]reg_slice_payload_in;
  input I60;
  input load_s2;
  input I3;
  input [0:0]I5;
  input p_3_in;
  input [0:0]ch_mask_mm2s;

  wire [0:0]ADDRD;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I40;
  wire [0:0]I5;
  wire I60;
  wire O1;
  wire O2;
  wire O3;
  wire O58;
  wire O71;
  wire O72;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire [0:0]ch_mask_mm2s;
  wire counts_matched;
  wire load_s1;
  wire load_s2;
  wire [0:0]mux4_out;
  wire \n_0_FSM_sequential_gfwd_rev.state[0]_i_1 ;
  wire \n_0_FSM_sequential_gfwd_rev.state[1]_i_1 ;
  wire \n_0_FSM_sequential_gfwd_rev.state_reg[1] ;
  wire \n_0_gfwd_rev.s_ready_i_i_1 ;
  wire \n_0_gfwd_rev.storage_data1[0]_i_1 ;
  wire \n_0_gfwd_rev.storage_data1[1]_i_1 ;
  wire \n_0_gfwd_rev.storage_data2[0]_i_1 ;
  wire \n_0_gfwd_rev.storage_data2[1]_i_1 ;
  wire p_3_in;
  wire [1:0]reg_slice_payload_in;
  wire [1:1]reg_slice_payload_out;
  wire reset_addr;
  wire s_axis_tready_arb_rs_in;
  wire [1:0]storage_data2;

LUT6 #(
    .INIT(64'hFFFF0000FFFB1111)) 
     \FSM_sequential_gfwd_rev.state[0]_i_1 
       (.I0(\n_0_FSM_sequential_gfwd_rev.state_reg[1] ),
        .I1(I1),
        .I2(I4),
        .I3(I40),
        .I4(O1),
        .I5(areset_d1),
        .O(\n_0_FSM_sequential_gfwd_rev.state[0]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAABBB0AAAA)) 
     \FSM_sequential_gfwd_rev.state[1]_i_1 
       (.I0(\n_0_FSM_sequential_gfwd_rev.state_reg[1] ),
        .I1(I1),
        .I2(I4),
        .I3(I40),
        .I4(O1),
        .I5(areset_d1),
        .O(\n_0_FSM_sequential_gfwd_rev.state[1]_i_1 ));
FDRE \FSM_sequential_gfwd_rev.state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_gfwd_rev.state[0]_i_1 ),
        .Q(O1),
        .R(Q));
FDRE \FSM_sequential_gfwd_rev.state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_gfwd_rev.state[1]_i_1 ),
        .Q(\n_0_FSM_sequential_gfwd_rev.state_reg[1] ),
        .R(Q));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT5 #(
    .INIT(32'h02000000)) 
     Q_i_2
       (.I0(O2),
        .I1(I4),
        .I2(I40),
        .I3(O1),
        .I4(counts_matched),
        .O(O58));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT5 #(
    .INIT(32'h02000000)) 
     Q_i_2__0
       (.I0(O2),
        .I1(I4),
        .I2(I40),
        .I3(O1),
        .I4(reg_slice_payload_out),
        .O(mux4_out));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT5 #(
    .INIT(32'h01000000)) 
     Q_i_2__1
       (.I0(O2),
        .I1(I4),
        .I2(I40),
        .I3(O1),
        .I4(counts_matched),
        .O(O71));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT5 #(
    .INIT(32'h01000000)) 
     Q_i_2__2
       (.I0(O2),
        .I1(I4),
        .I2(I40),
        .I3(O1),
        .I4(reg_slice_payload_out),
        .O(O3));
FDRE #(
    .INIT(1'b1)) 
     \gfwd_rev.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(areset_d1),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFDFFFF8080)) 
     \gfwd_rev.s_ready_i_i_1 
       (.I0(O1),
        .I1(I60),
        .I2(\n_0_FSM_sequential_gfwd_rev.state_reg[1] ),
        .I3(I1),
        .I4(areset_d1),
        .I5(s_axis_tready_arb_rs_in),
        .O(\n_0_gfwd_rev.s_ready_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_rev.s_ready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gfwd_rev.s_ready_i_i_1 ),
        .Q(s_axis_tready_arb_rs_in),
        .R(Q));
LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
     \gfwd_rev.storage_data1[0]_i_1 
       (.I0(storage_data2[0]),
        .I1(\n_0_FSM_sequential_gfwd_rev.state_reg[1] ),
        .I2(O1),
        .I3(reg_slice_payload_in[0]),
        .I4(load_s1),
        .I5(O2),
        .O(\n_0_gfwd_rev.storage_data1[0]_i_1 ));
LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
     \gfwd_rev.storage_data1[1]_i_1 
       (.I0(storage_data2[1]),
        .I1(\n_0_FSM_sequential_gfwd_rev.state_reg[1] ),
        .I2(O1),
        .I3(reg_slice_payload_in[1]),
        .I4(load_s1),
        .I5(reg_slice_payload_out),
        .O(\n_0_gfwd_rev.storage_data1[1]_i_1 ));
LUT5 #(
    .INIT(32'h02000257)) 
     \gfwd_rev.storage_data1[1]_i_3 
       (.I0(O1),
        .I1(I4),
        .I2(I40),
        .I3(\n_0_FSM_sequential_gfwd_rev.state_reg[1] ),
        .I4(I1),
        .O(load_s1));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_rev.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gfwd_rev.storage_data1[0]_i_1 ),
        .Q(O2),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_rev.storage_data1_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gfwd_rev.storage_data1[1]_i_1 ),
        .Q(reg_slice_payload_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
     \gfwd_rev.storage_data2[0]_i_1 
       (.I0(I3),
        .I1(I5),
        .I2(p_3_in),
        .I3(ch_mask_mm2s),
        .I4(load_s2),
        .I5(storage_data2[0]),
        .O(\n_0_gfwd_rev.storage_data2[0]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \gfwd_rev.storage_data2[1]_i_1 
       (.I0(reg_slice_payload_in[1]),
        .I1(load_s2),
        .I2(storage_data2[1]),
        .O(\n_0_gfwd_rev.storage_data2[1]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_rev.storage_data2_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gfwd_rev.storage_data2[0]_i_1 ),
        .Q(storage_data2[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_rev.storage_data2_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gfwd_rev.storage_data2[1]_i_1 ),
        .Q(storage_data2[1]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h02FF)) 
     ram_reg_0_1_0_3_i_1__0
       (.I0(O1),
        .I1(I40),
        .I2(I4),
        .I3(I2),
        .O(O72));
LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_0_3_i_6
       (.I0(O2),
        .I1(I2),
        .I2(reset_addr),
        .O(ADDRD));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized0
   (O1,
    SR,
    E,
    D,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    I11,
    aclk,
    I1,
    Q,
    areset_d1_0,
    tid_r,
    I2,
    I3,
    I4,
    p_0_in,
    CO,
    payload_s2mm_awg1,
    I5,
    I61);
  output O1;
  output [0:0]SR;
  output [0:0]E;
  output [12:0]D;
  output [64:0]O2;
  output [0:0]O3;
  output O4;
  output O5;
  output O6;
  output O7;
  input I11;
  input aclk;
  input I1;
  input [0:0]Q;
  input areset_d1_0;
  input tid_r;
  input I2;
  input I3;
  input [0:0]I4;
  input p_0_in;
  input [0:0]CO;
  input [0:0]payload_s2mm_awg1;
  input [0:0]I5;
  input [75:0]I61;

  wire [0:0]CO;
  wire [12:0]D;
  wire [0:0]E;
  wire I1;
  wire I11;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire [0:0]I5;
  wire [75:0]I61;
  wire O1;
  wire [64:0]O2;
  wire [0:0]O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [0:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire areset_d1_0;
  wire p_0_in;
  wire [0:0]payload_s2mm_awg1;
  wire tid_r;

(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \arb_granularity[6]_i_1 
       (.I0(I1),
        .I1(O1),
        .I2(Q),
        .O(SR));
LUT3 #(
    .INIT(8'h04)) 
     \arb_granularity[6]_i_2 
       (.I0(I4),
        .I1(I1),
        .I2(O1),
        .O(O3));
LUT6 #(
    .INIT(64'h1000333310003000)) 
     \end_of_txn[0]_i_1 
       (.I0(O1),
        .I1(Q),
        .I2(p_0_in),
        .I3(CO),
        .I4(I1),
        .I5(payload_s2mm_awg1),
        .O(O5));
LUT6 #(
    .INIT(64'h2222003022320030)) 
     \end_of_txn[1]_i_1 
       (.I0(O1),
        .I1(Q),
        .I2(p_0_in),
        .I3(CO),
        .I4(I1),
        .I5(payload_s2mm_awg1),
        .O(O4));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I11),
        .Q(O1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gfwd_mode.storage_data1[11]_i_1 
       (.I0(I2),
        .I1(O2[0]),
        .I2(I3),
        .O(D[11]));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gfwd_mode.storage_data1[13]_i_2 
       (.I0(O2[0]),
        .I1(tid_r),
        .O(D[12]));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \gfwd_mode.storage_data1[64]_i_1 
       (.I0(O1),
        .I1(I1),
        .I2(areset_d1_0),
        .O(E));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(I5),
        .D(I61[0]),
        .Q(O2[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(I5),
        .D(I61[10]),
        .Q(O2[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(I5),
        .D(I61[11]),
        .Q(O2[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(I5),
        .D(I61[12]),
        .Q(O2[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(I5),
        .D(I61[13]),
        .Q(O2[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(I5),
        .D(I61[14]),
        .Q(O2[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(I5),
        .D(I61[15]),
        .Q(O2[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(I5),
        .D(I61[16]),
        .Q(O2[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(I5),
        .D(I61[17]),
        .Q(O2[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(I5),
        .D(I61[18]),
        .Q(O2[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(I5),
        .D(I61[19]),
        .Q(O2[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(I5),
        .D(I61[1]),
        .Q(O2[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(I5),
        .D(I61[20]),
        .Q(O2[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(I5),
        .D(I61[21]),
        .Q(O2[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(I5),
        .D(I61[22]),
        .Q(O2[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(I5),
        .D(I61[23]),
        .Q(O2[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(I5),
        .D(I61[24]),
        .Q(O2[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(I5),
        .D(I61[25]),
        .Q(O2[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(I5),
        .D(I61[26]),
        .Q(O2[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(I5),
        .D(I61[27]),
        .Q(O2[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(I5),
        .D(I61[28]),
        .Q(O2[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(I5),
        .D(I61[29]),
        .Q(O2[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(I5),
        .D(I61[2]),
        .Q(O2[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(I5),
        .D(I61[30]),
        .Q(O2[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(I5),
        .D(I61[31]),
        .Q(O2[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(I5),
        .D(I61[32]),
        .Q(O2[32]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(I5),
        .D(I61[33]),
        .Q(O2[33]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(I5),
        .D(I61[34]),
        .Q(O2[34]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(I5),
        .D(I61[35]),
        .Q(O2[35]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(I5),
        .D(I61[36]),
        .Q(O2[36]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(I5),
        .D(I61[37]),
        .Q(O2[37]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(I5),
        .D(I61[38]),
        .Q(O2[38]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(I5),
        .D(I61[39]),
        .Q(O2[39]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(I5),
        .D(I61[3]),
        .Q(O2[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(I5),
        .D(I61[40]),
        .Q(O2[40]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(I5),
        .D(I61[41]),
        .Q(O2[41]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(I5),
        .D(I61[42]),
        .Q(O2[42]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(I5),
        .D(I61[43]),
        .Q(O2[43]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(I5),
        .D(I61[44]),
        .Q(O2[44]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(I5),
        .D(I61[45]),
        .Q(O2[45]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[46] 
       (.C(aclk),
        .CE(I5),
        .D(I61[46]),
        .Q(O2[46]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[47] 
       (.C(aclk),
        .CE(I5),
        .D(I61[47]),
        .Q(O2[47]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[48] 
       (.C(aclk),
        .CE(I5),
        .D(I61[48]),
        .Q(O2[48]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[49] 
       (.C(aclk),
        .CE(I5),
        .D(I61[49]),
        .Q(O2[49]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(I5),
        .D(I61[4]),
        .Q(O2[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[50] 
       (.C(aclk),
        .CE(I5),
        .D(I61[50]),
        .Q(O2[50]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[51] 
       (.C(aclk),
        .CE(I5),
        .D(I61[51]),
        .Q(O2[51]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[52] 
       (.C(aclk),
        .CE(I5),
        .D(I61[52]),
        .Q(O2[52]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[53] 
       (.C(aclk),
        .CE(I5),
        .D(I61[53]),
        .Q(O2[53]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[54] 
       (.C(aclk),
        .CE(I5),
        .D(I61[54]),
        .Q(O2[54]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[55] 
       (.C(aclk),
        .CE(I5),
        .D(I61[55]),
        .Q(O2[55]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[56] 
       (.C(aclk),
        .CE(I5),
        .D(I61[56]),
        .Q(O2[56]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[57] 
       (.C(aclk),
        .CE(I5),
        .D(I61[57]),
        .Q(O2[57]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[58] 
       (.C(aclk),
        .CE(I5),
        .D(I61[58]),
        .Q(O2[58]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[59] 
       (.C(aclk),
        .CE(I5),
        .D(I61[59]),
        .Q(O2[59]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(I5),
        .D(I61[5]),
        .Q(O2[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[60] 
       (.C(aclk),
        .CE(I5),
        .D(I61[60]),
        .Q(O2[60]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[61] 
       (.C(aclk),
        .CE(I5),
        .D(I61[61]),
        .Q(O2[61]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[62] 
       (.C(aclk),
        .CE(I5),
        .D(I61[62]),
        .Q(O2[62]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[63] 
       (.C(aclk),
        .CE(I5),
        .D(I61[63]),
        .Q(O2[63]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[64] 
       (.C(aclk),
        .CE(I5),
        .D(I61[64]),
        .Q(O2[64]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[65] 
       (.C(aclk),
        .CE(I5),
        .D(I61[65]),
        .Q(D[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[66] 
       (.C(aclk),
        .CE(I5),
        .D(I61[66]),
        .Q(D[9]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[67] 
       (.C(aclk),
        .CE(I5),
        .D(I61[67]),
        .Q(D[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[68] 
       (.C(aclk),
        .CE(I5),
        .D(I61[68]),
        .Q(D[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[69] 
       (.C(aclk),
        .CE(I5),
        .D(I61[69]),
        .Q(D[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(I5),
        .D(I61[6]),
        .Q(O2[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[70] 
       (.C(aclk),
        .CE(I5),
        .D(I61[70]),
        .Q(D[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[71] 
       (.C(aclk),
        .CE(I5),
        .D(I61[71]),
        .Q(D[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[72] 
       (.C(aclk),
        .CE(I5),
        .D(I61[72]),
        .Q(D[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[73] 
       (.C(aclk),
        .CE(I5),
        .D(I61[73]),
        .Q(D[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[74] 
       (.C(aclk),
        .CE(I5),
        .D(I61[74]),
        .Q(D[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[75] 
       (.C(aclk),
        .CE(I5),
        .D(I61[75]),
        .Q(D[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(I5),
        .D(I61[7]),
        .Q(O2[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(I5),
        .D(I61[8]),
        .Q(O2[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(I5),
        .D(I61[9]),
        .Q(O2[9]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFBF0080)) 
     \tstart_reg[0]_i_1 
       (.I0(D[10]),
        .I1(O1),
        .I2(I1),
        .I3(O2[0]),
        .I4(I3),
        .O(O7));
LUT5 #(
    .INIT(32'hBFFF8000)) 
     \tstart_reg[1]_i_1 
       (.I0(D[10]),
        .I1(O2[0]),
        .I2(O1),
        .I3(I1),
        .I4(I2),
        .O(O6));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized1
   (O1,
    O2,
    E,
    we_int_20,
    O3,
    Q,
    aclk,
    I19,
    I1,
    I2,
    I3);
  output O1;
  output O2;
  output [0:0]E;
  output we_int_20;
  output [14:0]O3;
  input [0:0]Q;
  input aclk;
  input I19;
  input I1;
  input [0:0]I2;
  input [14:0]I3;

  wire [0:0]E;
  wire I1;
  wire I19;
  wire [0:0]I2;
  wire [14:0]I3;
  wire O1;
  wire O2;
  wire [14:0]O3;
  wire [0:0]Q;
  wire aclk;
  wire we_int_20;

FDRE #(
    .INIT(1'b1)) 
     \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(O1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I19),
        .Q(O2),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gfwd_mode.storage_data1[29]_i_1 
       (.I0(O2),
        .I1(O1),
        .O(E));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(I2),
        .D(I3[0]),
        .Q(O3[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(I2),
        .D(I3[10]),
        .Q(O3[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(I2),
        .D(I3[11]),
        .Q(O3[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(I2),
        .D(I3[12]),
        .Q(O3[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(I2),
        .D(I3[13]),
        .Q(O3[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(I2),
        .D(I3[14]),
        .Q(O3[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(I2),
        .D(I3[1]),
        .Q(O3[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(I2),
        .D(I3[2]),
        .Q(O3[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(I2),
        .D(I3[3]),
        .Q(O3[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(I2),
        .D(I3[4]),
        .Q(O3[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(I2),
        .D(I3[5]),
        .Q(O3[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(I2),
        .D(I3[6]),
        .Q(O3[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(I2),
        .D(I3[7]),
        .Q(O3[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(I2),
        .D(I3[8]),
        .Q(O3[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(I2),
        .D(I3[9]),
        .Q(O3[9]),
        .R(1'b0));
LUT2 #(
    .INIT(4'hB)) 
     ram_reg_0_1_0_0_i_3__2
       (.I0(O2),
        .I1(I1),
        .O(we_int_20));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized10
   (m_axi_wvalid_i,
    O1,
    O2,
    O3,
    O75,
    O79,
    E,
    aclk,
    I1,
    Q,
    I7,
    I2,
    p_2_out_17,
    D);
  output m_axi_wvalid_i;
  output O1;
  output O2;
  output O3;
  output [0:0]O75;
  output [64:0]O79;
  input [0:0]E;
  input aclk;
  input I1;
  input [6:0]Q;
  input I7;
  input [3:0]I2;
  input p_2_out_17;
  input [63:0]D;

  wire [63:0]D;
  wire [0:0]E;
  wire I1;
  wire [3:0]I2;
  wire I7;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O75;
  wire [64:0]O79;
  wire [6:0]Q;
  wire aclk;
  wire m_axi_wvalid_i;
  wire \n_0_gfwd_mode.storage_data1[65]_i_4 ;
  wire p_2_out_17;

LUT2 #(
    .INIT(4'h2)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2 
       (.I0(m_axi_wvalid_i),
        .I1(p_2_out_17),
        .O(O75));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \burst_count[6]_i_3 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(O3));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(m_axi_wvalid_i),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gfwd_mode.storage_data1[65]_i_2 
       (.I0(I1),
        .I1(O2),
        .O(O1));
LUT4 #(
    .INIT(16'h0007)) 
     \gfwd_mode.storage_data1[65]_i_3 
       (.I0(O3),
        .I1(Q[6]),
        .I2(\n_0_gfwd_mode.storage_data1[65]_i_4 ),
        .I3(I7),
        .O(O2));
LUT4 #(
    .INIT(16'h8000)) 
     \gfwd_mode.storage_data1[65]_i_4 
       (.I0(I2[2]),
        .I1(I2[0]),
        .I2(I2[1]),
        .I3(I2[3]),
        .O(\n_0_gfwd_mode.storage_data1[65]_i_4 ));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(O79[9]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(O79[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(O79[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(O79[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(O79[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(O79[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(O79[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(O79[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(O79[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(O79[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(O79[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(O79[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(O79[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(O79[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(O79[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(O79[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(O79[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(O79[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(O79[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(O79[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(O79[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(O79[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(O79[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(O79[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(D[31]),
        .Q(O79[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(D[32]),
        .Q(O79[32]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(D[33]),
        .Q(O79[33]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(D[34]),
        .Q(O79[34]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(D[35]),
        .Q(O79[35]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(D[36]),
        .Q(O79[36]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(D[37]),
        .Q(O79[37]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(D[38]),
        .Q(O79[38]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(O79[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(D[39]),
        .Q(O79[39]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(E),
        .D(D[40]),
        .Q(O79[40]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(E),
        .D(D[41]),
        .Q(O79[41]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(E),
        .D(D[42]),
        .Q(O79[42]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(D[43]),
        .Q(O79[43]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(D[44]),
        .Q(O79[44]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(D[45]),
        .Q(O79[45]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[47] 
       (.C(aclk),
        .CE(E),
        .D(D[46]),
        .Q(O79[46]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[48] 
       (.C(aclk),
        .CE(E),
        .D(D[47]),
        .Q(O79[47]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[49] 
       (.C(aclk),
        .CE(E),
        .D(D[48]),
        .Q(O79[48]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(O79[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[50] 
       (.C(aclk),
        .CE(E),
        .D(D[49]),
        .Q(O79[49]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[51] 
       (.C(aclk),
        .CE(E),
        .D(D[50]),
        .Q(O79[50]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[52] 
       (.C(aclk),
        .CE(E),
        .D(D[51]),
        .Q(O79[51]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[53] 
       (.C(aclk),
        .CE(E),
        .D(D[52]),
        .Q(O79[52]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[54] 
       (.C(aclk),
        .CE(E),
        .D(D[53]),
        .Q(O79[53]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[55] 
       (.C(aclk),
        .CE(E),
        .D(D[54]),
        .Q(O79[54]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[56] 
       (.C(aclk),
        .CE(E),
        .D(D[55]),
        .Q(O79[55]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[57] 
       (.C(aclk),
        .CE(E),
        .D(D[56]),
        .Q(O79[56]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[58] 
       (.C(aclk),
        .CE(E),
        .D(D[57]),
        .Q(O79[57]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[59] 
       (.C(aclk),
        .CE(E),
        .D(D[58]),
        .Q(O79[58]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(O79[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[60] 
       (.C(aclk),
        .CE(E),
        .D(D[59]),
        .Q(O79[59]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[61] 
       (.C(aclk),
        .CE(E),
        .D(D[60]),
        .Q(O79[60]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[62] 
       (.C(aclk),
        .CE(E),
        .D(D[61]),
        .Q(O79[61]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[63] 
       (.C(aclk),
        .CE(E),
        .D(D[62]),
        .Q(O79[62]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[64] 
       (.C(aclk),
        .CE(E),
        .D(D[63]),
        .Q(O79[63]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[65] 
       (.C(aclk),
        .CE(E),
        .D(O1),
        .Q(O79[64]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(O79[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(O79[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(O79[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(O79[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized11
   (O1,
    O2,
    O5,
    tlen_cntr,
    D,
    O7,
    E,
    m_axi_rready,
    next_state,
    Q,
    aclk,
    I35,
    m_axi_rvalid,
    I1,
    m_axis_tready,
    I2,
    I3,
    I4,
    I5,
    curr_state,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    m_axi_rdata);
  output O1;
  output O2;
  output O5;
  output [6:0]tlen_cntr;
  output [64:0]D;
  output O7;
  output [0:0]E;
  output m_axi_rready;
  output next_state;
  input [0:0]Q;
  input aclk;
  input I35;
  input m_axi_rvalid;
  input I1;
  input m_axis_tready;
  input I2;
  input [1:0]I3;
  input [6:0]I4;
  input I5;
  input curr_state;
  input [6:0]I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input [63:0]m_axi_rdata;

  wire [64:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I2;
  wire [1:0]I3;
  wire I35;
  wire [6:0]I4;
  wire I5;
  wire [6:0]I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O5;
  wire O7;
  wire [0:0]Q;
  wire aclk;
  wire curr_state;
  wire [63:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_axis_tready;
  wire \mm2s_out_reg_slice_inst/m_valid_i ;
  wire n_0_curr_state_i_3__0;
  wire \n_0_gfwd_mode.storage_data1[75]_i_2 ;
  wire \n_0_gfwd_mode.storage_data1[75]_i_3 ;
  wire n_0_ram_empty_fb_i_i_3__3;
  wire \n_0_tlen_cntr_reg[3]_i_2 ;
  wire \n_0_tlen_cntr_reg[4]_i_2 ;
  wire \n_0_tlen_cntr_reg[6]_i_2 ;
  wire next_state;
  wire p_0_out;
  wire [6:0]tlen_cntr;

(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT5 #(
    .INIT(32'h0000FFFE)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3 
       (.I0(tlen_cntr[4]),
        .I1(\n_0_gfwd_mode.storage_data1[75]_i_3 ),
        .I2(tlen_cntr[6]),
        .I3(tlen_cntr[5]),
        .I4(\n_0_gfwd_mode.storage_data1[75]_i_2 ),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT5 #(
    .INIT(32'hF0F0D000)) 
     curr_state_i_1__1
       (.I0(I5),
        .I1(I4[4]),
        .I2(n_0_curr_state_i_3__0),
        .I3(\mm2s_out_reg_slice_inst/m_valid_i ),
        .I4(curr_state),
        .O(next_state));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     curr_state_i_3__0
       (.I0(tlen_cntr[5]),
        .I1(tlen_cntr[6]),
        .I2(\n_0_gfwd_mode.storage_data1[75]_i_3 ),
        .I3(tlen_cntr[4]),
        .O(n_0_curr_state_i_3__0));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT5 #(
    .INIT(32'h00002022)) 
     curr_state_i_4
       (.I0(O2),
        .I1(I1),
        .I2(m_axis_tready),
        .I3(I2),
        .I4(O1),
        .O(\mm2s_out_reg_slice_inst/m_valid_i ));
FDRE #(
    .INIT(1'b1)) 
     \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(O1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I35),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0400040444444444)) 
     \gfwd_mode.storage_data1[63]_i_1 
       (.I0(O1),
        .I1(m_axi_rvalid),
        .I2(I1),
        .I3(m_axis_tready),
        .I4(I2),
        .I5(O2),
        .O(p_0_out));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT5 #(
    .INIT(32'h00002022)) 
     \gfwd_mode.storage_data1[63]_i_1__0 
       (.I0(O2),
        .I1(I1),
        .I2(m_axis_tready),
        .I3(I2),
        .I4(O1),
        .O(E));
LUT6 #(
    .INIT(64'h888888888888888A)) 
     \gfwd_mode.storage_data1[75]_i_1__0 
       (.I0(I4[0]),
        .I1(\n_0_gfwd_mode.storage_data1[75]_i_2 ),
        .I2(tlen_cntr[5]),
        .I3(tlen_cntr[6]),
        .I4(\n_0_gfwd_mode.storage_data1[75]_i_3 ),
        .I5(tlen_cntr[4]),
        .O(D[64]));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \gfwd_mode.storage_data1[75]_i_2 
       (.I0(\mm2s_out_reg_slice_inst/m_valid_i ),
        .I1(I5),
        .I2(I4[4]),
        .I3(curr_state),
        .O(\n_0_gfwd_mode.storage_data1[75]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
     \gfwd_mode.storage_data1[75]_i_3 
       (.I0(tlen_cntr[1]),
        .I1(curr_state),
        .I2(\mm2s_out_reg_slice_inst/m_valid_i ),
        .I3(tlen_cntr[3]),
        .I4(tlen_cntr[2]),
        .I5(tlen_cntr[0]),
        .O(\n_0_gfwd_mode.storage_data1[75]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[0]),
        .Q(D[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[10]),
        .Q(D[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[11]),
        .Q(D[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[12]),
        .Q(D[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[13]),
        .Q(D[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[14]),
        .Q(D[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[15]),
        .Q(D[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[16]),
        .Q(D[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[17]),
        .Q(D[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[18]),
        .Q(D[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[19]),
        .Q(D[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[1]),
        .Q(D[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[20]),
        .Q(D[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[21]),
        .Q(D[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[22]),
        .Q(D[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[23]),
        .Q(D[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[24]),
        .Q(D[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[25]),
        .Q(D[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[26]),
        .Q(D[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[27]),
        .Q(D[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[28]),
        .Q(D[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[29]),
        .Q(D[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[2]),
        .Q(D[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[30]),
        .Q(D[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[31]),
        .Q(D[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[32]),
        .Q(D[32]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[33]),
        .Q(D[33]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[34]),
        .Q(D[34]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[35]),
        .Q(D[35]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[36]),
        .Q(D[36]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[37]),
        .Q(D[37]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[38]),
        .Q(D[38]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[39]),
        .Q(D[39]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[3]),
        .Q(D[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[40]),
        .Q(D[40]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[41]),
        .Q(D[41]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[42]),
        .Q(D[42]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[43]),
        .Q(D[43]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[44]),
        .Q(D[44]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[45]),
        .Q(D[45]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[46] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[46]),
        .Q(D[46]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[47] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[47]),
        .Q(D[47]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[48] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[48]),
        .Q(D[48]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[49] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[49]),
        .Q(D[49]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[4]),
        .Q(D[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[50] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[50]),
        .Q(D[50]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[51] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[51]),
        .Q(D[51]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[52] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[52]),
        .Q(D[52]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[53] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[53]),
        .Q(D[53]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[54] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[54]),
        .Q(D[54]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[55] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[55]),
        .Q(D[55]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[56] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[56]),
        .Q(D[56]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[57] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[57]),
        .Q(D[57]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[58] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[58]),
        .Q(D[58]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[59] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[59]),
        .Q(D[59]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[5]),
        .Q(D[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[60] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[60]),
        .Q(D[60]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[61] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[61]),
        .Q(D[61]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[62] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[62]),
        .Q(D[62]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[63] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[63]),
        .Q(D[63]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[6]),
        .Q(D[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[7]),
        .Q(D[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[8]),
        .Q(D[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[9]),
        .Q(D[9]),
        .R(1'b0));
LUT5 #(
    .INIT(32'h10115555)) 
     m_axi_rready_INST_0
       (.I0(O1),
        .I1(I1),
        .I2(m_axis_tready),
        .I3(I2),
        .I4(O2),
        .O(m_axi_rready));
LUT6 #(
    .INIT(64'h0000AAA800000000)) 
     ram_empty_fb_i_i_2
       (.I0(I3[1]),
        .I1(tlen_cntr[4]),
        .I2(\n_0_gfwd_mode.storage_data1[75]_i_3 ),
        .I3(n_0_ram_empty_fb_i_i_3__3),
        .I4(\n_0_gfwd_mode.storage_data1[75]_i_2 ),
        .I5(I3[0]),
        .O(O5));
LUT6 #(
    .INIT(64'hCCFAFFFAFFFACCFA)) 
     ram_empty_fb_i_i_3__3
       (.I0(I12),
        .I1(I6[6]),
        .I2(I13),
        .I3(curr_state),
        .I4(\n_0_tlen_cntr_reg[6]_i_2 ),
        .I5(I6[5]),
        .O(n_0_ram_empty_fb_i_i_3__3));
LUT4 #(
    .INIT(16'h606F)) 
     \tlen_cntr_reg[0]_i_1 
       (.I0(I6[0]),
        .I1(\mm2s_out_reg_slice_inst/m_valid_i ),
        .I2(curr_state),
        .I3(I4[1]),
        .O(tlen_cntr[0]));
LUT6 #(
    .INIT(64'h9A009AFF9AFF9A00)) 
     \tlen_cntr_reg[1]_i_1 
       (.I0(I6[1]),
        .I1(I6[0]),
        .I2(\mm2s_out_reg_slice_inst/m_valid_i ),
        .I3(curr_state),
        .I4(I4[1]),
        .I5(I4[2]),
        .O(tlen_cntr[1]));
LUT6 #(
    .INIT(64'h9A009AFF9AFF9A00)) 
     \tlen_cntr_reg[2]_i_1 
       (.I0(I6[2]),
        .I1(I6[1]),
        .I2(\n_0_tlen_cntr_reg[3]_i_2 ),
        .I3(curr_state),
        .I4(I4[3]),
        .I5(I7),
        .O(tlen_cntr[2]));
LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
     \tlen_cntr_reg[3]_i_1 
       (.I0(I6[3]),
        .I1(I6[2]),
        .I2(\n_0_tlen_cntr_reg[3]_i_2 ),
        .I3(I6[1]),
        .I4(curr_state),
        .I5(I8),
        .O(tlen_cntr[3]));
LUT6 #(
    .INIT(64'h0000000000510000)) 
     \tlen_cntr_reg[3]_i_2 
       (.I0(O1),
        .I1(I2),
        .I2(m_axis_tready),
        .I3(I1),
        .I4(O2),
        .I5(I6[0]),
        .O(\n_0_tlen_cntr_reg[3]_i_2 ));
LUT5 #(
    .INIT(32'h606F6F60)) 
     \tlen_cntr_reg[4]_i_1 
       (.I0(I6[4]),
        .I1(\n_0_tlen_cntr_reg[4]_i_2 ),
        .I2(curr_state),
        .I3(I4[4]),
        .I4(I9),
        .O(tlen_cntr[4]));
LUT5 #(
    .INIT(32'h00000010)) 
     \tlen_cntr_reg[4]_i_2 
       (.I0(I6[2]),
        .I1(I6[0]),
        .I2(\mm2s_out_reg_slice_inst/m_valid_i ),
        .I3(I6[1]),
        .I4(I6[3]),
        .O(\n_0_tlen_cntr_reg[4]_i_2 ));
LUT5 #(
    .INIT(32'h606F6F60)) 
     \tlen_cntr_reg[5]_i_1 
       (.I0(I6[5]),
        .I1(\n_0_tlen_cntr_reg[6]_i_2 ),
        .I2(curr_state),
        .I3(I4[5]),
        .I4(I10),
        .O(tlen_cntr[5]));
LUT6 #(
    .INIT(64'h9A009AFF9AFF9A00)) 
     \tlen_cntr_reg[6]_i_1 
       (.I0(I6[6]),
        .I1(I6[5]),
        .I2(\n_0_tlen_cntr_reg[6]_i_2 ),
        .I3(curr_state),
        .I4(I4[6]),
        .I5(I11),
        .O(tlen_cntr[6]));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \tlen_cntr_reg[6]_i_2 
       (.I0(I6[3]),
        .I1(I6[1]),
        .I2(\mm2s_out_reg_slice_inst/m_valid_i ),
        .I3(I6[0]),
        .I4(I6[2]),
        .I5(I6[4]),
        .O(\n_0_tlen_cntr_reg[6]_i_2 ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized12
   (O1,
    O4,
    O68,
    O31,
    I36,
    aclk,
    m_axis_tready,
    O8,
    E,
    D);
  output O1;
  output O4;
  output O68;
  output [75:0]O31;
  input I36;
  input aclk;
  input m_axis_tready;
  input O8;
  input [0:0]E;
  input [75:0]D;

  wire [75:0]D;
  wire [0:0]E;
  wire I36;
  wire O1;
  wire [75:0]O31;
  wire O4;
  wire O68;
  wire O8;
  wire aclk;
  wire m_axis_tready;
  wire [76:76]mm2s_to_switch_payload;

LUT3 #(
    .INIT(8'h80)) 
     Q_i_5
       (.I0(mm2s_to_switch_payload),
        .I1(O1),
        .I2(m_axis_tready),
        .O(O4));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I36),
        .Q(O1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(O31[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(O31[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(O31[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(O31[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(O31[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(O31[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(O31[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(O31[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(O31[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(O31[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(O31[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(O31[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(O31[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(O31[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(O31[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(O31[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(O31[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(O31[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(O31[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(O31[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(O31[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(O31[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(O31[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(O31[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[31]),
        .Q(O31[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(D[32]),
        .Q(O31[32]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(D[33]),
        .Q(O31[33]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(D[34]),
        .Q(O31[34]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(D[35]),
        .Q(O31[35]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(D[36]),
        .Q(O31[36]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(D[37]),
        .Q(O31[37]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(D[38]),
        .Q(O31[38]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(D[39]),
        .Q(O31[39]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(O31[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(D[40]),
        .Q(O31[40]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(E),
        .D(D[41]),
        .Q(O31[41]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(E),
        .D(D[42]),
        .Q(O31[42]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(E),
        .D(D[43]),
        .Q(O31[43]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(D[44]),
        .Q(O31[44]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(D[45]),
        .Q(O31[45]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(D[46]),
        .Q(O31[46]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[47] 
       (.C(aclk),
        .CE(E),
        .D(D[47]),
        .Q(O31[47]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[48] 
       (.C(aclk),
        .CE(E),
        .D(D[48]),
        .Q(O31[48]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[49] 
       (.C(aclk),
        .CE(E),
        .D(D[49]),
        .Q(O31[49]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(O31[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[50] 
       (.C(aclk),
        .CE(E),
        .D(D[50]),
        .Q(O31[50]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[51] 
       (.C(aclk),
        .CE(E),
        .D(D[51]),
        .Q(O31[51]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[52] 
       (.C(aclk),
        .CE(E),
        .D(D[52]),
        .Q(O31[52]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[53] 
       (.C(aclk),
        .CE(E),
        .D(D[53]),
        .Q(O31[53]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[54] 
       (.C(aclk),
        .CE(E),
        .D(D[54]),
        .Q(O31[54]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[55] 
       (.C(aclk),
        .CE(E),
        .D(D[55]),
        .Q(O31[55]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[56] 
       (.C(aclk),
        .CE(E),
        .D(D[56]),
        .Q(O31[56]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[57] 
       (.C(aclk),
        .CE(E),
        .D(D[57]),
        .Q(O31[57]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[58] 
       (.C(aclk),
        .CE(E),
        .D(D[58]),
        .Q(O31[58]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[59] 
       (.C(aclk),
        .CE(E),
        .D(D[59]),
        .Q(O31[59]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(O31[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[60] 
       (.C(aclk),
        .CE(E),
        .D(D[60]),
        .Q(O31[60]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[61] 
       (.C(aclk),
        .CE(E),
        .D(D[61]),
        .Q(O31[61]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[62] 
       (.C(aclk),
        .CE(E),
        .D(D[62]),
        .Q(O31[62]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[63] 
       (.C(aclk),
        .CE(E),
        .D(D[63]),
        .Q(O31[63]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[64] 
       (.C(aclk),
        .CE(E),
        .D(1'b1),
        .Q(O31[64]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[65] 
       (.C(aclk),
        .CE(E),
        .D(D[64]),
        .Q(O31[65]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[66] 
       (.C(aclk),
        .CE(E),
        .D(D[65]),
        .Q(O31[66]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[67] 
       (.C(aclk),
        .CE(E),
        .D(D[66]),
        .Q(O31[67]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[68] 
       (.C(aclk),
        .CE(E),
        .D(D[67]),
        .Q(O31[68]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[69] 
       (.C(aclk),
        .CE(E),
        .D(D[68]),
        .Q(O31[69]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(O31[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[70] 
       (.C(aclk),
        .CE(E),
        .D(D[69]),
        .Q(O31[70]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[71] 
       (.C(aclk),
        .CE(E),
        .D(D[70]),
        .Q(O31[71]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[72] 
       (.C(aclk),
        .CE(E),
        .D(D[71]),
        .Q(O31[72]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[73] 
       (.C(aclk),
        .CE(E),
        .D(D[72]),
        .Q(O31[73]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[74] 
       (.C(aclk),
        .CE(E),
        .D(D[73]),
        .Q(O31[74]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[75] 
       (.C(aclk),
        .CE(E),
        .D(D[74]),
        .Q(O31[75]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[76] 
       (.C(aclk),
        .CE(E),
        .D(D[75]),
        .Q(mm2s_to_switch_payload),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(O31[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(O31[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(O31[9]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h80FF)) 
     ram_reg_0_1_0_3_i_1
       (.I0(m_axis_tready),
        .I1(O1),
        .I2(mm2s_to_switch_payload),
        .I3(O8),
        .O(O68));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized1_136
   (O1,
    E,
    I5,
    s_axis_tready,
    O2,
    Q,
    aclk,
    s_axis_tvalid,
    I1,
    I2,
    D);
  output O1;
  output [0:0]E;
  output [0:0]I5;
  output s_axis_tready;
  output [13:0]O2;
  input [0:0]Q;
  input aclk;
  input s_axis_tvalid;
  input I1;
  input I2;
  input [13:0]D;

  wire [13:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [0:0]I5;
  wire O1;
  wire [13:0]O2;
  wire [0:0]Q;
  wire aclk;
  wire \n_0_gfwd_mode.storage_data1[13]_i_1__0 ;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire valid_s2mm_awg2;

FDRE #(
    .INIT(1'b1)) 
     \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(O1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gfwd_mode.storage_data1[13]_i_1__0 ),
        .Q(valid_s2mm_awg2),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gfwd_mode.storage_data1[13]_i_1 
       (.I0(valid_s2mm_awg2),
        .I1(O1),
        .O(E));
LUT4 #(
    .INIT(16'h5540)) 
     \gfwd_mode.storage_data1[13]_i_1__0 
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(D[12]),
        .O(\n_0_gfwd_mode.storage_data1[13]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT4 #(
    .INIT(16'h4044)) 
     \gfwd_mode.storage_data1[75]_i_1 
       (.I0(O1),
        .I1(s_axis_tvalid),
        .I2(I1),
        .I3(I2),
        .O(I5));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(\n_0_gfwd_mode.storage_data1[13]_i_1__0 ),
        .D(D[0]),
        .Q(O2[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\n_0_gfwd_mode.storage_data1[13]_i_1__0 ),
        .D(D[10]),
        .Q(O2[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\n_0_gfwd_mode.storage_data1[13]_i_1__0 ),
        .D(D[11]),
        .Q(O2[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\n_0_gfwd_mode.storage_data1[13]_i_1__0 ),
        .D(D[12]),
        .Q(O2[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\n_0_gfwd_mode.storage_data1[13]_i_1__0 ),
        .D(D[13]),
        .Q(O2[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\n_0_gfwd_mode.storage_data1[13]_i_1__0 ),
        .D(D[1]),
        .Q(O2[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\n_0_gfwd_mode.storage_data1[13]_i_1__0 ),
        .D(D[2]),
        .Q(O2[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\n_0_gfwd_mode.storage_data1[13]_i_1__0 ),
        .D(D[3]),
        .Q(O2[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\n_0_gfwd_mode.storage_data1[13]_i_1__0 ),
        .D(D[4]),
        .Q(O2[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\n_0_gfwd_mode.storage_data1[13]_i_1__0 ),
        .D(D[5]),
        .Q(O2[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\n_0_gfwd_mode.storage_data1[13]_i_1__0 ),
        .D(D[6]),
        .Q(O2[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\n_0_gfwd_mode.storage_data1[13]_i_1__0 ),
        .D(D[7]),
        .Q(O2[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\n_0_gfwd_mode.storage_data1[13]_i_1__0 ),
        .D(D[8]),
        .Q(O2[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\n_0_gfwd_mode.storage_data1[13]_i_1__0 ),
        .D(D[9]),
        .Q(O2[9]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT3 #(
    .INIT(8'h45)) 
     s_axis_tready_INST_0
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .O(s_axis_tready));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized1_137
   (O5,
    O6,
    E,
    aclk,
    I2,
    D);
  output O5;
  output [11:0]O6;
  input [0:0]E;
  input aclk;
  input [0:0]I2;
  input [13:0]D;

  wire [13:0]D;
  wire [0:0]E;
  wire [0:0]I2;
  wire O5;
  wire [11:0]O6;
  wire aclk;
  wire [13:12]s2mm_to_awgen_payload;
  wire s2mm_to_awgen_tvalid;

FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(s2mm_to_awgen_tvalid),
        .R(1'b0));
LUT4 #(
    .INIT(16'hAAA8)) 
     \gfwd_mode.storage_data1[65]_i_5 
       (.I0(s2mm_to_awgen_tvalid),
        .I1(s2mm_to_awgen_payload[12]),
        .I2(s2mm_to_awgen_payload[13]),
        .I3(I2),
        .O(O5));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(O6[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(O6[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(O6[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(s2mm_to_awgen_payload[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(s2mm_to_awgen_payload[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(O6[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(O6[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(O6[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(O6[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(O6[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(O6[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(O6[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(O6[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(O6[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized2
   (areset_d1_0,
    O1,
    E,
    we_int,
    O2,
    Q,
    aclk,
    I13,
    I1,
    I3,
    I4);
  output areset_d1_0;
  output O1;
  output [0:0]E;
  output we_int;
  output [64:0]O2;
  input [0:0]Q;
  input aclk;
  input I13;
  input I1;
  input [0:0]I3;
  input [64:0]I4;

  wire [0:0]E;
  wire I1;
  wire I13;
  wire [0:0]I3;
  wire [64:0]I4;
  wire O1;
  wire [64:0]O2;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1_0;
  wire we_int;

FDRE #(
    .INIT(1'b1)) 
     \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(areset_d1_0),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I13),
        .Q(O1),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gfwd_mode.storage_data1[98]_i_1 
       (.I0(O1),
        .I1(areset_d1_0),
        .O(E));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(I3),
        .D(I4[0]),
        .Q(O2[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(I3),
        .D(I4[10]),
        .Q(O2[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(I3),
        .D(I4[11]),
        .Q(O2[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(I3),
        .D(I4[12]),
        .Q(O2[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(I3),
        .D(I4[13]),
        .Q(O2[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(I3),
        .D(I4[14]),
        .Q(O2[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(I3),
        .D(I4[15]),
        .Q(O2[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(I3),
        .D(I4[16]),
        .Q(O2[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(I3),
        .D(I4[17]),
        .Q(O2[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(I3),
        .D(I4[18]),
        .Q(O2[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(I3),
        .D(I4[19]),
        .Q(O2[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(I3),
        .D(I4[1]),
        .Q(O2[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(I3),
        .D(I4[20]),
        .Q(O2[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(I3),
        .D(I4[21]),
        .Q(O2[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(I3),
        .D(I4[22]),
        .Q(O2[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(I3),
        .D(I4[23]),
        .Q(O2[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(I3),
        .D(I4[24]),
        .Q(O2[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(I3),
        .D(I4[25]),
        .Q(O2[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(I3),
        .D(I4[26]),
        .Q(O2[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(I3),
        .D(I4[27]),
        .Q(O2[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(I3),
        .D(I4[28]),
        .Q(O2[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(I3),
        .D(I4[29]),
        .Q(O2[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(I3),
        .D(I4[2]),
        .Q(O2[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(I3),
        .D(I4[30]),
        .Q(O2[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(I3),
        .D(I4[31]),
        .Q(O2[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(I3),
        .D(I4[32]),
        .Q(O2[32]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(I3),
        .D(I4[33]),
        .Q(O2[33]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(I3),
        .D(I4[34]),
        .Q(O2[34]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(I3),
        .D(I4[35]),
        .Q(O2[35]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(I3),
        .D(I4[36]),
        .Q(O2[36]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(I3),
        .D(I4[37]),
        .Q(O2[37]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(I3),
        .D(I4[38]),
        .Q(O2[38]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(I3),
        .D(I4[39]),
        .Q(O2[39]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(I3),
        .D(I4[3]),
        .Q(O2[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(I3),
        .D(I4[40]),
        .Q(O2[40]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(I3),
        .D(I4[41]),
        .Q(O2[41]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(I3),
        .D(I4[42]),
        .Q(O2[42]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(I3),
        .D(I4[43]),
        .Q(O2[43]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(I3),
        .D(I4[44]),
        .Q(O2[44]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(I3),
        .D(I4[45]),
        .Q(O2[45]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[46] 
       (.C(aclk),
        .CE(I3),
        .D(I4[46]),
        .Q(O2[46]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[47] 
       (.C(aclk),
        .CE(I3),
        .D(I4[47]),
        .Q(O2[47]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[48] 
       (.C(aclk),
        .CE(I3),
        .D(I4[48]),
        .Q(O2[48]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[49] 
       (.C(aclk),
        .CE(I3),
        .D(I4[49]),
        .Q(O2[49]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(I3),
        .D(I4[4]),
        .Q(O2[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[50] 
       (.C(aclk),
        .CE(I3),
        .D(I4[50]),
        .Q(O2[50]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[51] 
       (.C(aclk),
        .CE(I3),
        .D(I4[51]),
        .Q(O2[51]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[52] 
       (.C(aclk),
        .CE(I3),
        .D(I4[52]),
        .Q(O2[52]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[53] 
       (.C(aclk),
        .CE(I3),
        .D(I4[53]),
        .Q(O2[53]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[54] 
       (.C(aclk),
        .CE(I3),
        .D(I4[54]),
        .Q(O2[54]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[55] 
       (.C(aclk),
        .CE(I3),
        .D(I4[55]),
        .Q(O2[55]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[56] 
       (.C(aclk),
        .CE(I3),
        .D(I4[56]),
        .Q(O2[56]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[57] 
       (.C(aclk),
        .CE(I3),
        .D(I4[57]),
        .Q(O2[57]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[58] 
       (.C(aclk),
        .CE(I3),
        .D(I4[58]),
        .Q(O2[58]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[59] 
       (.C(aclk),
        .CE(I3),
        .D(I4[59]),
        .Q(O2[59]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(I3),
        .D(I4[5]),
        .Q(O2[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[60] 
       (.C(aclk),
        .CE(I3),
        .D(I4[60]),
        .Q(O2[60]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[61] 
       (.C(aclk),
        .CE(I3),
        .D(I4[61]),
        .Q(O2[61]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[62] 
       (.C(aclk),
        .CE(I3),
        .D(I4[62]),
        .Q(O2[62]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[63] 
       (.C(aclk),
        .CE(I3),
        .D(I4[63]),
        .Q(O2[63]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[64] 
       (.C(aclk),
        .CE(I3),
        .D(I4[64]),
        .Q(O2[64]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(I3),
        .D(I4[6]),
        .Q(O2[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(I3),
        .D(I4[7]),
        .Q(O2[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(I3),
        .D(I4[8]),
        .Q(O2[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(I3),
        .D(I4[9]),
        .Q(O2[9]),
        .R(1'b0));
LUT2 #(
    .INIT(4'hB)) 
     ram_reg_0_1_0_5_i_1__0
       (.I0(O1),
        .I1(I1),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized2_147
   (Q,
    I8,
    I1,
    aclk);
  output [63:0]Q;
  input [0:0]I8;
  input [63:0]I1;
  input aclk;

  wire [63:0]I1;
  wire [0:0]I8;
  wire [63:0]Q;
  wire aclk;

FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(I8),
        .D(I1[9]),
        .Q(Q[9]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(I8),
        .D(I1[10]),
        .Q(Q[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(I8),
        .D(I1[11]),
        .Q(Q[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(I8),
        .D(I1[12]),
        .Q(Q[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(I8),
        .D(I1[13]),
        .Q(Q[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(I8),
        .D(I1[14]),
        .Q(Q[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(I8),
        .D(I1[15]),
        .Q(Q[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(I8),
        .D(I1[16]),
        .Q(Q[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(I8),
        .D(I1[17]),
        .Q(Q[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(I8),
        .D(I1[18]),
        .Q(Q[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(I8),
        .D(I1[0]),
        .Q(Q[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(I8),
        .D(I1[19]),
        .Q(Q[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(I8),
        .D(I1[20]),
        .Q(Q[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(I8),
        .D(I1[21]),
        .Q(Q[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(I8),
        .D(I1[22]),
        .Q(Q[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(I8),
        .D(I1[23]),
        .Q(Q[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(I8),
        .D(I1[24]),
        .Q(Q[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(I8),
        .D(I1[25]),
        .Q(Q[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(I8),
        .D(I1[26]),
        .Q(Q[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(I8),
        .D(I1[27]),
        .Q(Q[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(I8),
        .D(I1[28]),
        .Q(Q[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(I8),
        .D(I1[1]),
        .Q(Q[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(I8),
        .D(I1[29]),
        .Q(Q[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(I8),
        .D(I1[30]),
        .Q(Q[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(I8),
        .D(I1[31]),
        .Q(Q[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(I8),
        .D(I1[32]),
        .Q(Q[32]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(I8),
        .D(I1[33]),
        .Q(Q[33]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(I8),
        .D(I1[34]),
        .Q(Q[34]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(I8),
        .D(I1[35]),
        .Q(Q[35]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(I8),
        .D(I1[36]),
        .Q(Q[36]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(I8),
        .D(I1[37]),
        .Q(Q[37]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(I8),
        .D(I1[38]),
        .Q(Q[38]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(I8),
        .D(I1[2]),
        .Q(Q[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(I8),
        .D(I1[39]),
        .Q(Q[39]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(I8),
        .D(I1[40]),
        .Q(Q[40]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(I8),
        .D(I1[41]),
        .Q(Q[41]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(I8),
        .D(I1[42]),
        .Q(Q[42]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(I8),
        .D(I1[43]),
        .Q(Q[43]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(I8),
        .D(I1[44]),
        .Q(Q[44]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[46] 
       (.C(aclk),
        .CE(I8),
        .D(I1[45]),
        .Q(Q[45]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[47] 
       (.C(aclk),
        .CE(I8),
        .D(I1[46]),
        .Q(Q[46]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[48] 
       (.C(aclk),
        .CE(I8),
        .D(I1[47]),
        .Q(Q[47]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[49] 
       (.C(aclk),
        .CE(I8),
        .D(I1[48]),
        .Q(Q[48]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(I8),
        .D(I1[3]),
        .Q(Q[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[50] 
       (.C(aclk),
        .CE(I8),
        .D(I1[49]),
        .Q(Q[49]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[51] 
       (.C(aclk),
        .CE(I8),
        .D(I1[50]),
        .Q(Q[50]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[52] 
       (.C(aclk),
        .CE(I8),
        .D(I1[51]),
        .Q(Q[51]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[53] 
       (.C(aclk),
        .CE(I8),
        .D(I1[52]),
        .Q(Q[52]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[54] 
       (.C(aclk),
        .CE(I8),
        .D(I1[53]),
        .Q(Q[53]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[55] 
       (.C(aclk),
        .CE(I8),
        .D(I1[54]),
        .Q(Q[54]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[56] 
       (.C(aclk),
        .CE(I8),
        .D(I1[55]),
        .Q(Q[55]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[57] 
       (.C(aclk),
        .CE(I8),
        .D(I1[56]),
        .Q(Q[56]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[58] 
       (.C(aclk),
        .CE(I8),
        .D(I1[57]),
        .Q(Q[57]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[59] 
       (.C(aclk),
        .CE(I8),
        .D(I1[58]),
        .Q(Q[58]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(I8),
        .D(I1[4]),
        .Q(Q[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[60] 
       (.C(aclk),
        .CE(I8),
        .D(I1[59]),
        .Q(Q[59]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[61] 
       (.C(aclk),
        .CE(I8),
        .D(I1[60]),
        .Q(Q[60]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[62] 
       (.C(aclk),
        .CE(I8),
        .D(I1[61]),
        .Q(Q[61]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[63] 
       (.C(aclk),
        .CE(I8),
        .D(I1[62]),
        .Q(Q[62]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[64] 
       (.C(aclk),
        .CE(I8),
        .D(I1[63]),
        .Q(Q[63]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(I8),
        .D(I1[5]),
        .Q(Q[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(I8),
        .D(I1[6]),
        .Q(Q[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(I8),
        .D(I1[7]),
        .Q(Q[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(I8),
        .D(I1[8]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized3
   (O1,
    O8,
    I8,
    I9,
    O9,
    O12,
    E,
    aclk,
    awgen_to_mctf_tvalid,
    areset_d1,
    O37,
    Q,
    I41,
    D);
  output O1;
  output O8;
  output [0:0]I8;
  output [0:0]I9;
  output O9;
  output [98:0]O12;
  input [0:0]E;
  input aclk;
  input awgen_to_mctf_tvalid;
  input areset_d1;
  input [0:0]O37;
  input [0:0]Q;
  input [32:0]I41;
  input [65:0]D;

  wire [65:0]D;
  wire [0:0]E;
  wire [32:0]I41;
  wire [0:0]I8;
  wire [0:0]I9;
  wire O1;
  wire [98:0]O12;
  wire [0:0]O37;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire awgen_to_mctf_tvalid;

(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \aw_len_i[4]_i_2 
       (.I0(O1),
        .I1(awgen_to_mctf_tvalid),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \aw_len_i[7]_i_1 
       (.I0(Q),
        .I1(O1),
        .I2(awgen_to_mctf_tvalid),
        .O(O9));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(O1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gfwd_mode.storage_data1[64]_i_1__0 
       (.I0(O1),
        .I1(areset_d1),
        .O(I8));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(O12[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(O12[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(O12[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(O12[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(O12[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(O12[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(O12[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(O12[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(O12[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(O12[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(O12[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(O12[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(O12[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(O12[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(O12[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(O12[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(O12[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(O12[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(O12[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(O12[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(O12[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(O12[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(O12[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(O12[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[31]),
        .Q(O12[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(D[32]),
        .Q(O12[32]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(D[33]),
        .Q(O12[33]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(D[34]),
        .Q(O12[34]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(D[35]),
        .Q(O12[35]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(D[36]),
        .Q(O12[36]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(D[37]),
        .Q(O12[37]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(D[38]),
        .Q(O12[38]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(D[39]),
        .Q(O12[39]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(O12[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(D[40]),
        .Q(O12[40]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(E),
        .D(D[41]),
        .Q(O12[41]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(E),
        .D(D[42]),
        .Q(O12[42]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(E),
        .D(D[43]),
        .Q(O12[43]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(D[44]),
        .Q(O12[44]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(D[45]),
        .Q(O12[45]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(D[46]),
        .Q(O12[46]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[47] 
       (.C(aclk),
        .CE(E),
        .D(D[47]),
        .Q(O12[47]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[48] 
       (.C(aclk),
        .CE(E),
        .D(D[48]),
        .Q(O12[48]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[49] 
       (.C(aclk),
        .CE(E),
        .D(D[49]),
        .Q(O12[49]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(O12[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[50] 
       (.C(aclk),
        .CE(E),
        .D(D[50]),
        .Q(O12[50]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[51] 
       (.C(aclk),
        .CE(E),
        .D(D[51]),
        .Q(O12[51]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[52] 
       (.C(aclk),
        .CE(E),
        .D(D[52]),
        .Q(O12[52]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[53] 
       (.C(aclk),
        .CE(E),
        .D(D[53]),
        .Q(O12[53]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[54] 
       (.C(aclk),
        .CE(E),
        .D(D[54]),
        .Q(O12[54]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[55] 
       (.C(aclk),
        .CE(E),
        .D(D[55]),
        .Q(O12[55]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[56] 
       (.C(aclk),
        .CE(E),
        .D(D[56]),
        .Q(O12[56]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[57] 
       (.C(aclk),
        .CE(E),
        .D(D[57]),
        .Q(O12[57]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[58] 
       (.C(aclk),
        .CE(E),
        .D(D[58]),
        .Q(O12[58]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[59] 
       (.C(aclk),
        .CE(E),
        .D(D[59]),
        .Q(O12[59]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(O12[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[60] 
       (.C(aclk),
        .CE(E),
        .D(D[60]),
        .Q(O12[60]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[61] 
       (.C(aclk),
        .CE(E),
        .D(D[61]),
        .Q(O12[61]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[62] 
       (.C(aclk),
        .CE(E),
        .D(D[62]),
        .Q(O12[62]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[63] 
       (.C(aclk),
        .CE(E),
        .D(D[63]),
        .Q(O12[63]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[64] 
       (.C(aclk),
        .CE(E),
        .D(D[64]),
        .Q(O12[64]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[65] 
       (.C(aclk),
        .CE(E),
        .D(I41[0]),
        .Q(O12[65]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[66] 
       (.C(aclk),
        .CE(E),
        .D(I41[1]),
        .Q(O12[66]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[67] 
       (.C(aclk),
        .CE(E),
        .D(I41[2]),
        .Q(O12[67]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[68] 
       (.C(aclk),
        .CE(E),
        .D(I41[3]),
        .Q(O12[68]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[69] 
       (.C(aclk),
        .CE(E),
        .D(I41[4]),
        .Q(O12[69]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(O12[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[70] 
       (.C(aclk),
        .CE(E),
        .D(I41[5]),
        .Q(O12[70]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[71] 
       (.C(aclk),
        .CE(E),
        .D(I41[6]),
        .Q(O12[71]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[72] 
       (.C(aclk),
        .CE(E),
        .D(I41[7]),
        .Q(O12[72]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[73] 
       (.C(aclk),
        .CE(E),
        .D(I41[8]),
        .Q(O12[73]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[74] 
       (.C(aclk),
        .CE(E),
        .D(I41[9]),
        .Q(O12[74]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[75] 
       (.C(aclk),
        .CE(E),
        .D(I41[10]),
        .Q(O12[75]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[76] 
       (.C(aclk),
        .CE(E),
        .D(I41[11]),
        .Q(O12[76]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[77] 
       (.C(aclk),
        .CE(E),
        .D(I41[12]),
        .Q(O12[77]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[78] 
       (.C(aclk),
        .CE(E),
        .D(I41[13]),
        .Q(O12[78]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[79] 
       (.C(aclk),
        .CE(E),
        .D(I41[14]),
        .Q(O12[79]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(O12[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[80] 
       (.C(aclk),
        .CE(E),
        .D(I41[15]),
        .Q(O12[80]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[81] 
       (.C(aclk),
        .CE(E),
        .D(I41[16]),
        .Q(O12[81]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[82] 
       (.C(aclk),
        .CE(E),
        .D(I41[17]),
        .Q(O12[82]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[83] 
       (.C(aclk),
        .CE(E),
        .D(I41[18]),
        .Q(O12[83]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[84] 
       (.C(aclk),
        .CE(E),
        .D(I41[19]),
        .Q(O12[84]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[85] 
       (.C(aclk),
        .CE(E),
        .D(I41[20]),
        .Q(O12[85]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[86] 
       (.C(aclk),
        .CE(E),
        .D(I41[21]),
        .Q(O12[86]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[87] 
       (.C(aclk),
        .CE(E),
        .D(I41[22]),
        .Q(O12[87]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[88] 
       (.C(aclk),
        .CE(E),
        .D(I41[23]),
        .Q(O12[88]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[89] 
       (.C(aclk),
        .CE(E),
        .D(I41[24]),
        .Q(O12[89]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(O12[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[90] 
       (.C(aclk),
        .CE(E),
        .D(I41[25]),
        .Q(O12[90]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[91] 
       (.C(aclk),
        .CE(E),
        .D(I41[26]),
        .Q(O12[91]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[92] 
       (.C(aclk),
        .CE(E),
        .D(I41[27]),
        .Q(O12[92]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[93] 
       (.C(aclk),
        .CE(E),
        .D(I41[28]),
        .Q(O12[93]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[94] 
       (.C(aclk),
        .CE(E),
        .D(I41[29]),
        .Q(O12[94]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[95] 
       (.C(aclk),
        .CE(E),
        .D(I41[30]),
        .Q(O12[95]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[96] 
       (.C(aclk),
        .CE(E),
        .D(I41[31]),
        .Q(O12[96]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[97] 
       (.C(aclk),
        .CE(E),
        .D(D[65]),
        .Q(O12[97]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[98] 
       (.C(aclk),
        .CE(E),
        .D(I41[32]),
        .Q(O12[98]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(O12[9]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \packet_cnt[5]_i_2 
       (.I0(O1),
        .I1(O37),
        .O(I9));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized4
   (D,
    O1,
    E,
    we_int_19,
    I17,
    aclk,
    I18,
    I1,
    I2);
  output [0:0]D;
  output O1;
  output [0:0]E;
  output we_int_19;
  input I17;
  input aclk;
  input I18;
  input I1;
  input I2;

  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire I17;
  wire I18;
  wire I2;
  wire O1;
  wire aclk;
  wire we_int_19;

FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I18),
        .Q(O1),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gfwd_mode.storage_data1[16]_i_1 
       (.I0(O1),
        .I1(I1),
        .O(E));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I17),
        .Q(D),
        .R(1'b0));
LUT2 #(
    .INIT(4'hB)) 
     ram_reg_0_1_0_0_i_3__1
       (.I0(O1),
        .I1(I2),
        .O(we_int_19));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized4_116
   (O1,
    O2,
    we_int_17,
    I14,
    aclk,
    I15,
    I1);
  output O1;
  output O2;
  output we_int_17;
  input I14;
  input aclk;
  input I15;
  input I1;

  wire I1;
  wire I14;
  wire I15;
  wire O1;
  wire O2;
  wire aclk;
  wire we_int_17;

FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I15),
        .Q(O2),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I14),
        .Q(O1),
        .R(1'b0));
LUT2 #(
    .INIT(4'hB)) 
     ram_reg_0_1_0_0_i_3
       (.I0(O2),
        .I1(I1),
        .O(we_int_17));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized4_78
   (D,
    O1,
    E,
    we_int_21,
    I20,
    aclk,
    I21,
    I1,
    I2);
  output [0:0]D;
  output O1;
  output [0:0]E;
  output we_int_21;
  input I20;
  input aclk;
  input I21;
  input I1;
  input I2;

  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I20;
  wire I21;
  wire O1;
  wire aclk;
  wire we_int_21;

FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I21),
        .Q(O1),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gfwd_mode.storage_data1[16]_i_1__0 
       (.I0(O1),
        .I1(I1),
        .O(E));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I20),
        .Q(D),
        .R(1'b0));
LUT2 #(
    .INIT(4'hB)) 
     ram_reg_0_1_0_0_i_3__3
       (.I0(O1),
        .I1(I2),
        .O(we_int_21));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized5
   (O1,
    O2,
    E,
    we_int_18,
    O3,
    Q,
    aclk,
    I16,
    I1,
    I2,
    I3);
  output O1;
  output O2;
  output [0:0]E;
  output we_int_18;
  output [15:0]O3;
  input [0:0]Q;
  input aclk;
  input I16;
  input I1;
  input [0:0]I2;
  input [15:0]I3;

  wire [0:0]E;
  wire I1;
  wire I16;
  wire [0:0]I2;
  wire [15:0]I3;
  wire O1;
  wire O2;
  wire [15:0]O3;
  wire [0:0]Q;
  wire aclk;
  wire we_int_18;

FDRE #(
    .INIT(1'b1)) 
     \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(O1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I16),
        .Q(O2),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gfwd_mode.storage_data1[30]_i_1 
       (.I0(O2),
        .I1(O1),
        .O(E));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(I2),
        .D(I3[0]),
        .Q(O3[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(I2),
        .D(I3[10]),
        .Q(O3[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(I2),
        .D(I3[11]),
        .Q(O3[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(I2),
        .D(I3[12]),
        .Q(O3[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(I2),
        .D(I3[13]),
        .Q(O3[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(I2),
        .D(I3[14]),
        .Q(O3[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(I2),
        .D(I3[15]),
        .Q(O3[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(I2),
        .D(I3[1]),
        .Q(O3[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(I2),
        .D(I3[2]),
        .Q(O3[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(I2),
        .D(I3[3]),
        .Q(O3[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(I2),
        .D(I3[4]),
        .Q(O3[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(I2),
        .D(I3[5]),
        .Q(O3[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(I2),
        .D(I3[6]),
        .Q(O3[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(I2),
        .D(I3[7]),
        .Q(O3[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(I2),
        .D(I3[8]),
        .Q(O3[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(I2),
        .D(I3[9]),
        .Q(O3[9]),
        .R(1'b0));
LUT2 #(
    .INIT(4'hB)) 
     ram_reg_0_1_0_0_i_3__0
       (.I0(O2),
        .I1(I1),
        .O(we_int_18));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized6
   (O1,
    O8,
    Q,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O38,
    O41,
    E,
    aclk,
    D);
  output O1;
  output O8;
  output [30:0]Q;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O38;
  output O41;
  input [0:0]E;
  input aclk;
  input [30:0]D;

  wire [30:0]D;
  wire [0:0]E;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O20;
  wire O21;
  wire O22;
  wire O38;
  wire O41;
  wire O8;
  wire [30:0]Q;
  wire aclk;

LUT5 #(
    .INIT(32'h00800000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(Q[27]),
        .I1(Q[28]),
        .I2(Q[29]),
        .I3(Q[30]),
        .I4(O1),
        .O(O8));
LUT5 #(
    .INIT(32'h80000000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(O1),
        .I1(Q[30]),
        .I2(Q[29]),
        .I3(Q[27]),
        .I4(Q[28]),
        .O(O10));
LUT5 #(
    .INIT(32'h40000000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(Q[28]),
        .I1(Q[29]),
        .I2(Q[27]),
        .I3(O1),
        .I4(Q[30]),
        .O(O11));
LUT5 #(
    .INIT(32'h00000080)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10 
       (.I0(O1),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(Q[29]),
        .I4(Q[30]),
        .O(O20));
LUT5 #(
    .INIT(32'h00000020)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11 
       (.I0(Q[27]),
        .I1(Q[30]),
        .I2(O1),
        .I3(Q[28]),
        .I4(Q[29]),
        .O(O21));
LUT5 #(
    .INIT(32'h00000020)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12 
       (.I0(Q[28]),
        .I1(Q[30]),
        .I2(O1),
        .I3(Q[29]),
        .I4(Q[27]),
        .O(O22));
LUT5 #(
    .INIT(32'h00000080)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2 
       (.I0(Q[27]),
        .I1(O1),
        .I2(Q[30]),
        .I3(Q[29]),
        .I4(Q[28]),
        .O(O12));
LUT5 #(
    .INIT(32'h04000000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27 
       (.I0(Q[27]),
        .I1(Q[28]),
        .I2(Q[29]),
        .I3(O1),
        .I4(Q[30]),
        .O(O38));
LUT5 #(
    .INIT(32'h00000010)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28 
       (.I0(Q[27]),
        .I1(Q[30]),
        .I2(O1),
        .I3(Q[28]),
        .I4(Q[29]),
        .O(O41));
LUT5 #(
    .INIT(32'h00000008)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3 
       (.I0(Q[30]),
        .I1(O1),
        .I2(Q[28]),
        .I3(Q[29]),
        .I4(Q[27]),
        .O(O13));
LUT5 #(
    .INIT(32'h08000000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4 
       (.I0(Q[27]),
        .I1(Q[28]),
        .I2(Q[29]),
        .I3(O1),
        .I4(Q[30]),
        .O(O14));
LUT5 #(
    .INIT(32'h00000800)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5 
       (.I0(Q[30]),
        .I1(O1),
        .I2(Q[27]),
        .I3(Q[29]),
        .I4(Q[28]),
        .O(O15));
LUT5 #(
    .INIT(32'h00800000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6 
       (.I0(O1),
        .I1(Q[30]),
        .I2(Q[29]),
        .I3(Q[27]),
        .I4(Q[28]),
        .O(O16));
LUT5 #(
    .INIT(32'h00400000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7 
       (.I0(Q[27]),
        .I1(Q[28]),
        .I2(Q[29]),
        .I3(Q[30]),
        .I4(O1),
        .O(O17));
LUT5 #(
    .INIT(32'h00004000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8 
       (.I0(Q[28]),
        .I1(Q[29]),
        .I2(O1),
        .I3(Q[27]),
        .I4(Q[30]),
        .O(O18));
LUT5 #(
    .INIT(32'h00000400)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9 
       (.I0(Q[27]),
        .I1(Q[29]),
        .I2(Q[28]),
        .I3(O1),
        .I4(Q[30]),
        .O(O19));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(O1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized7
   (O1,
    O23,
    Q,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O42,
    O43,
    E,
    aclk,
    D);
  output O1;
  output O23;
  output [16:0]Q;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output O37;
  output O42;
  output O43;
  input [0:0]E;
  input aclk;
  input [16:0]D;

  wire [16:0]D;
  wire [0:0]E;
  wire O1;
  wire O23;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O42;
  wire O43;
  wire [16:0]Q;
  wire aclk;

LUT5 #(
    .INIT(32'h00800000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(Q[13]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(O1),
        .O(O23));
LUT5 #(
    .INIT(32'h80000000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(O1),
        .I1(Q[16]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[14]),
        .O(O25));
LUT5 #(
    .INIT(32'h40000000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(Q[13]),
        .I3(O1),
        .I4(Q[16]),
        .O(O26));
LUT5 #(
    .INIT(32'h00000080)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10 
       (.I0(O1),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[16]),
        .O(O35));
LUT5 #(
    .INIT(32'h00000020)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(O1),
        .I3(Q[14]),
        .I4(Q[15]),
        .O(O36));
LUT5 #(
    .INIT(32'h00000020)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12 
       (.I0(Q[14]),
        .I1(Q[16]),
        .I2(O1),
        .I3(Q[15]),
        .I4(Q[13]),
        .O(O37));
LUT5 #(
    .INIT(32'h00000080)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2 
       (.I0(Q[13]),
        .I1(O1),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(Q[14]),
        .O(O27));
LUT5 #(
    .INIT(32'h04000000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27 
       (.I0(Q[13]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(O1),
        .I4(Q[16]),
        .O(O42));
LUT5 #(
    .INIT(32'h00000010)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(O1),
        .I3(Q[14]),
        .I4(Q[15]),
        .O(O43));
LUT5 #(
    .INIT(32'h00000008)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3 
       (.I0(Q[16]),
        .I1(O1),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[13]),
        .O(O28));
LUT5 #(
    .INIT(32'h08000000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4 
       (.I0(Q[13]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(O1),
        .I4(Q[16]),
        .O(O29));
LUT5 #(
    .INIT(32'h00000800)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5 
       (.I0(Q[16]),
        .I1(O1),
        .I2(Q[13]),
        .I3(Q[15]),
        .I4(Q[14]),
        .O(O30));
LUT5 #(
    .INIT(32'h00800000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6 
       (.I0(O1),
        .I1(Q[16]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[14]),
        .O(O31));
LUT5 #(
    .INIT(32'h00400000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7 
       (.I0(Q[13]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(O1),
        .O(O32));
LUT5 #(
    .INIT(32'h00004000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(O1),
        .I3(Q[13]),
        .I4(Q[16]),
        .O(O33));
LUT5 #(
    .INIT(32'h00000400)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9 
       (.I0(Q[13]),
        .I1(Q[15]),
        .I2(Q[14]),
        .I3(O1),
        .I4(Q[16]),
        .O(O34));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(O1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized7_77
   (O1,
    O23,
    Q,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O40,
    O41,
    E,
    aclk,
    D);
  output O1;
  output O23;
  output [16:0]Q;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output O37;
  output O40;
  output O41;
  input [0:0]E;
  input aclk;
  input [16:0]D;

  wire [16:0]D;
  wire [0:0]E;
  wire O1;
  wire O23;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O40;
  wire O41;
  wire [16:0]Q;
  wire aclk;

LUT5 #(
    .INIT(32'h00800000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13 
       (.I0(Q[13]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(O1),
        .O(O23));
LUT5 #(
    .INIT(32'h80000000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14 
       (.I0(O1),
        .I1(Q[16]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[14]),
        .O(O25));
LUT5 #(
    .INIT(32'h40000000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(Q[13]),
        .I3(O1),
        .I4(Q[16]),
        .O(O26));
LUT5 #(
    .INIT(32'h00000080)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16 
       (.I0(Q[13]),
        .I1(O1),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(Q[14]),
        .O(O27));
LUT5 #(
    .INIT(32'h00000008)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17 
       (.I0(Q[16]),
        .I1(O1),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[13]),
        .O(O28));
LUT5 #(
    .INIT(32'h08000000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18 
       (.I0(Q[13]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(O1),
        .I4(Q[16]),
        .O(O29));
LUT5 #(
    .INIT(32'h00000800)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19 
       (.I0(Q[16]),
        .I1(O1),
        .I2(Q[13]),
        .I3(Q[15]),
        .I4(Q[14]),
        .O(O30));
LUT5 #(
    .INIT(32'h00800000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20 
       (.I0(O1),
        .I1(Q[16]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[14]),
        .O(O31));
LUT5 #(
    .INIT(32'h00400000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21 
       (.I0(Q[13]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(O1),
        .O(O32));
LUT5 #(
    .INIT(32'h00004000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(O1),
        .I3(Q[13]),
        .I4(Q[16]),
        .O(O33));
LUT5 #(
    .INIT(32'h00000400)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23 
       (.I0(Q[13]),
        .I1(Q[15]),
        .I2(Q[14]),
        .I3(O1),
        .I4(Q[16]),
        .O(O34));
LUT5 #(
    .INIT(32'h00000080)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24 
       (.I0(O1),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[16]),
        .O(O35));
LUT5 #(
    .INIT(32'h00000020)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(O1),
        .I3(Q[14]),
        .I4(Q[15]),
        .O(O36));
LUT5 #(
    .INIT(32'h00000020)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26 
       (.I0(Q[14]),
        .I1(Q[16]),
        .I2(O1),
        .I3(Q[15]),
        .I4(Q[13]),
        .O(O37));
LUT5 #(
    .INIT(32'h04000000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29 
       (.I0(Q[13]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(O1),
        .I4(Q[16]),
        .O(O40));
LUT5 #(
    .INIT(32'h00000010)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(O1),
        .I3(Q[14]),
        .I4(Q[15]),
        .O(O41));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(O1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized8
   (O1,
    O8,
    Q,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O38,
    O39,
    E,
    aclk,
    D);
  output O1;
  output O8;
  output [29:0]Q;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O38;
  output O39;
  input [0:0]E;
  input aclk;
  input [29:0]D;

  wire [29:0]D;
  wire [0:0]E;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O20;
  wire O21;
  wire O22;
  wire O38;
  wire O39;
  wire O8;
  wire [29:0]Q;
  wire aclk;

LUT5 #(
    .INIT(32'h00800000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13 
       (.I0(Q[26]),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(Q[29]),
        .I4(O1),
        .O(O8));
LUT5 #(
    .INIT(32'h80000000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14 
       (.I0(O1),
        .I1(Q[29]),
        .I2(Q[28]),
        .I3(Q[26]),
        .I4(Q[27]),
        .O(O10));
LUT5 #(
    .INIT(32'h40000000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15 
       (.I0(Q[27]),
        .I1(Q[28]),
        .I2(Q[26]),
        .I3(O1),
        .I4(Q[29]),
        .O(O11));
LUT5 #(
    .INIT(32'h00000080)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16 
       (.I0(Q[26]),
        .I1(O1),
        .I2(Q[29]),
        .I3(Q[28]),
        .I4(Q[27]),
        .O(O12));
LUT5 #(
    .INIT(32'h00000008)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17 
       (.I0(Q[29]),
        .I1(O1),
        .I2(Q[27]),
        .I3(Q[28]),
        .I4(Q[26]),
        .O(O13));
LUT5 #(
    .INIT(32'h08000000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18 
       (.I0(Q[26]),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(O1),
        .I4(Q[29]),
        .O(O14));
LUT5 #(
    .INIT(32'h00000800)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19 
       (.I0(Q[29]),
        .I1(O1),
        .I2(Q[26]),
        .I3(Q[28]),
        .I4(Q[27]),
        .O(O15));
LUT5 #(
    .INIT(32'h00800000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20 
       (.I0(O1),
        .I1(Q[29]),
        .I2(Q[28]),
        .I3(Q[26]),
        .I4(Q[27]),
        .O(O16));
LUT5 #(
    .INIT(32'h00400000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21 
       (.I0(Q[26]),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(Q[29]),
        .I4(O1),
        .O(O17));
LUT5 #(
    .INIT(32'h00004000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22 
       (.I0(Q[27]),
        .I1(Q[28]),
        .I2(O1),
        .I3(Q[26]),
        .I4(Q[29]),
        .O(O18));
LUT5 #(
    .INIT(32'h00000400)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23 
       (.I0(Q[26]),
        .I1(Q[28]),
        .I2(Q[27]),
        .I3(O1),
        .I4(Q[29]),
        .O(O19));
LUT5 #(
    .INIT(32'h00000080)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24 
       (.I0(O1),
        .I1(Q[26]),
        .I2(Q[27]),
        .I3(Q[28]),
        .I4(Q[29]),
        .O(O20));
LUT5 #(
    .INIT(32'h00000020)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25 
       (.I0(Q[26]),
        .I1(Q[29]),
        .I2(O1),
        .I3(Q[27]),
        .I4(Q[28]),
        .O(O21));
LUT5 #(
    .INIT(32'h00000020)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26 
       (.I0(Q[27]),
        .I1(Q[29]),
        .I2(O1),
        .I3(Q[28]),
        .I4(Q[26]),
        .O(O22));
LUT5 #(
    .INIT(32'h04000000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29 
       (.I0(Q[26]),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(O1),
        .I4(Q[29]),
        .O(O38));
LUT5 #(
    .INIT(32'h00000010)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30 
       (.I0(Q[26]),
        .I1(Q[29]),
        .I2(O1),
        .I3(Q[27]),
        .I4(Q[28]),
        .O(O39));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(O1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0_axic_register_slice__parameterized9
   (areset_d1,
    m_axi_awvalid_i,
    E,
    O74,
    O78,
    Q,
    aclk,
    I1,
    I2,
    I3,
    p_2_out,
    D);
  output areset_d1;
  output m_axi_awvalid_i;
  output [0:0]E;
  output [0:0]O74;
  output [43:0]O78;
  input [0:0]Q;
  input aclk;
  input I1;
  input [0:0]I2;
  input I3;
  input p_2_out;
  input [40:0]D;

  wire [40:0]D;
  wire [0:0]E;
  wire I1;
  wire [0:0]I2;
  wire I3;
  wire [0:0]O74;
  wire [43:0]O78;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire m_axi_awvalid_i;
  wire p_0_out;
  wire p_2_out;

LUT2 #(
    .INIT(4'h2)) 
     RAM_reg_0_15_0_5_i_1__0
       (.I0(m_axi_awvalid_i),
        .I1(p_2_out),
        .O(O74));
FDRE #(
    .INIT(1'b1)) 
     \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(areset_d1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_out),
        .Q(m_axi_awvalid_i),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gfwd_mode.storage_data1[3]_i_1__0 
       (.I0(I1),
        .I1(areset_d1),
        .O(p_0_out));
LUT4 #(
    .INIT(16'h5540)) 
     \gfwd_mode.storage_data1[65]_i_1 
       (.I0(areset_d1),
        .I1(I2),
        .I2(I3),
        .I3(I1),
        .O(E));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(p_0_out),
        .D(1'b1),
        .Q(O78[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[5]),
        .Q(O78[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[6]),
        .Q(O78[9]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[7]),
        .Q(O78[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[8]),
        .Q(O78[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[9]),
        .Q(O78[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[10]),
        .Q(O78[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[11]),
        .Q(O78[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[12]),
        .Q(O78[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[13]),
        .Q(O78[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[14]),
        .Q(O78[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[15]),
        .Q(O78[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[16]),
        .Q(O78[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[17]),
        .Q(O78[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[18]),
        .Q(O78[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[19]),
        .Q(O78[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[20]),
        .Q(O78[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[21]),
        .Q(O78[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[22]),
        .Q(O78[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[23]),
        .Q(O78[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[24]),
        .Q(O78[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(p_0_out),
        .D(1'b1),
        .Q(O78[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[25]),
        .Q(O78[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[26]),
        .Q(O78[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[27]),
        .Q(O78[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[28]),
        .Q(O78[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[29]),
        .Q(O78[32]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[30]),
        .Q(O78[33]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[31]),
        .Q(O78[34]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[32]),
        .Q(O78[35]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[33]),
        .Q(O78[36]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[34]),
        .Q(O78[37]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(p_0_out),
        .D(1'b1),
        .Q(O78[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[35]),
        .Q(O78[38]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[36]),
        .Q(O78[39]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[37]),
        .Q(O78[40]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[38]),
        .Q(O78[41]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[39]),
        .Q(O78[42]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[40]),
        .Q(O78[43]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[0]),
        .Q(O78[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[1]),
        .Q(O78[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[2]),
        .Q(O78[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[3]),
        .Q(O78[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[4]),
        .Q(O78[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr
   (D,
    E,
    aclk,
    I1,
    O4,
    Q,
    O79);
  output [64:0]D;
  input [0:0]E;
  input aclk;
  input [0:0]I1;
  input [8:0]O4;
  input [8:0]Q;
  input [64:0]O79;

  wire [64:0]D;
  wire [0:0]E;
  wire [0:0]I1;
  wire [8:0]O4;
  wire [64:0]O79;
  wire [8:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .E(E),
        .I1(I1),
        .O4(O4),
        .O79(O79),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr__parameterized0
   (D,
    I1,
    aclk,
    I2,
    Q,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    bram_wr_en,
    bram_rd_en);
  output [14:0]D;
  input I1;
  input aclk;
  input I2;
  input [0:0]Q;
  input [30:0]I3;
  input [15:0]I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input bram_wr_en;
  input bram_rd_en;

  wire [14:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire [30:0]I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire [15:0]I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire \n_0_ramloop[0].ram.r ;
  wire \n_0_ramloop[10].ram.r ;
  wire \n_0_ramloop[11].ram.r ;
  wire \n_0_ramloop[12].ram.r ;
  wire \n_0_ramloop[13].ram.r ;
  wire \n_0_ramloop[14].ram.r ;
  wire \n_0_ramloop[15].ram.r ;
  wire \n_0_ramloop[1].ram.r ;
  wire \n_0_ramloop[2].ram.r ;
  wire \n_0_ramloop[3].ram.r ;
  wire \n_0_ramloop[4].ram.r ;
  wire \n_0_ramloop[5].ram.r ;
  wire \n_0_ramloop[6].ram.r ;
  wire \n_0_ramloop[7].ram.r ;
  wire \n_0_ramloop[8].ram.r ;
  wire \n_0_ramloop[9].ram.r ;
  wire \n_1_ramloop[0].ram.r ;
  wire \n_1_ramloop[10].ram.r ;
  wire \n_1_ramloop[11].ram.r ;
  wire \n_1_ramloop[12].ram.r ;
  wire \n_1_ramloop[13].ram.r ;
  wire \n_1_ramloop[14].ram.r ;
  wire \n_1_ramloop[15].ram.r ;
  wire \n_1_ramloop[1].ram.r ;
  wire \n_1_ramloop[2].ram.r ;
  wire \n_1_ramloop[3].ram.r ;
  wire \n_1_ramloop[4].ram.r ;
  wire \n_1_ramloop[5].ram.r ;
  wire \n_1_ramloop[6].ram.r ;
  wire \n_1_ramloop[7].ram.r ;
  wire \n_1_ramloop[8].ram.r ;
  wire \n_1_ramloop[9].ram.r ;
  wire \n_2_ramloop[0].ram.r ;
  wire \n_2_ramloop[10].ram.r ;
  wire \n_2_ramloop[11].ram.r ;
  wire \n_2_ramloop[12].ram.r ;
  wire \n_2_ramloop[13].ram.r ;
  wire \n_2_ramloop[14].ram.r ;
  wire \n_2_ramloop[15].ram.r ;
  wire \n_2_ramloop[1].ram.r ;
  wire \n_2_ramloop[2].ram.r ;
  wire \n_2_ramloop[3].ram.r ;
  wire \n_2_ramloop[4].ram.r ;
  wire \n_2_ramloop[5].ram.r ;
  wire \n_2_ramloop[6].ram.r ;
  wire \n_2_ramloop[7].ram.r ;
  wire \n_2_ramloop[8].ram.r ;
  wire \n_2_ramloop[9].ram.r ;
  wire \n_3_ramloop[0].ram.r ;
  wire \n_3_ramloop[10].ram.r ;
  wire \n_3_ramloop[11].ram.r ;
  wire \n_3_ramloop[12].ram.r ;
  wire \n_3_ramloop[13].ram.r ;
  wire \n_3_ramloop[14].ram.r ;
  wire \n_3_ramloop[15].ram.r ;
  wire \n_3_ramloop[1].ram.r ;
  wire \n_3_ramloop[2].ram.r ;
  wire \n_3_ramloop[3].ram.r ;
  wire \n_3_ramloop[4].ram.r ;
  wire \n_3_ramloop[5].ram.r ;
  wire \n_3_ramloop[6].ram.r ;
  wire \n_3_ramloop[7].ram.r ;
  wire \n_3_ramloop[8].ram.r ;
  wire \n_3_ramloop[9].ram.r ;
  wire \n_4_ramloop[0].ram.r ;
  wire \n_4_ramloop[10].ram.r ;
  wire \n_4_ramloop[11].ram.r ;
  wire \n_4_ramloop[12].ram.r ;
  wire \n_4_ramloop[13].ram.r ;
  wire \n_4_ramloop[14].ram.r ;
  wire \n_4_ramloop[15].ram.r ;
  wire \n_4_ramloop[1].ram.r ;
  wire \n_4_ramloop[2].ram.r ;
  wire \n_4_ramloop[3].ram.r ;
  wire \n_4_ramloop[4].ram.r ;
  wire \n_4_ramloop[5].ram.r ;
  wire \n_4_ramloop[6].ram.r ;
  wire \n_4_ramloop[7].ram.r ;
  wire \n_4_ramloop[8].ram.r ;
  wire \n_4_ramloop[9].ram.r ;
  wire \n_5_ramloop[0].ram.r ;
  wire \n_5_ramloop[10].ram.r ;
  wire \n_5_ramloop[11].ram.r ;
  wire \n_5_ramloop[12].ram.r ;
  wire \n_5_ramloop[13].ram.r ;
  wire \n_5_ramloop[14].ram.r ;
  wire \n_5_ramloop[15].ram.r ;
  wire \n_5_ramloop[1].ram.r ;
  wire \n_5_ramloop[2].ram.r ;
  wire \n_5_ramloop[3].ram.r ;
  wire \n_5_ramloop[4].ram.r ;
  wire \n_5_ramloop[5].ram.r ;
  wire \n_5_ramloop[6].ram.r ;
  wire \n_5_ramloop[7].ram.r ;
  wire \n_5_ramloop[8].ram.r ;
  wire \n_5_ramloop[9].ram.r ;
  wire \n_6_ramloop[0].ram.r ;
  wire \n_6_ramloop[10].ram.r ;
  wire \n_6_ramloop[11].ram.r ;
  wire \n_6_ramloop[12].ram.r ;
  wire \n_6_ramloop[13].ram.r ;
  wire \n_6_ramloop[14].ram.r ;
  wire \n_6_ramloop[15].ram.r ;
  wire \n_6_ramloop[1].ram.r ;
  wire \n_6_ramloop[2].ram.r ;
  wire \n_6_ramloop[3].ram.r ;
  wire \n_6_ramloop[4].ram.r ;
  wire \n_6_ramloop[5].ram.r ;
  wire \n_6_ramloop[6].ram.r ;
  wire \n_6_ramloop[7].ram.r ;
  wire \n_6_ramloop[8].ram.r ;
  wire \n_6_ramloop[9].ram.r ;
  wire \n_7_ramloop[0].ram.r ;
  wire \n_7_ramloop[10].ram.r ;
  wire \n_7_ramloop[11].ram.r ;
  wire \n_7_ramloop[12].ram.r ;
  wire \n_7_ramloop[13].ram.r ;
  wire \n_7_ramloop[14].ram.r ;
  wire \n_7_ramloop[15].ram.r ;
  wire \n_7_ramloop[1].ram.r ;
  wire \n_7_ramloop[2].ram.r ;
  wire \n_7_ramloop[3].ram.r ;
  wire \n_7_ramloop[4].ram.r ;
  wire \n_7_ramloop[5].ram.r ;
  wire \n_7_ramloop[6].ram.r ;
  wire \n_7_ramloop[7].ram.r ;
  wire \n_7_ramloop[8].ram.r ;
  wire \n_7_ramloop[9].ram.r ;
  wire \n_8_ramloop[0].ram.r ;
  wire \n_8_ramloop[10].ram.r ;
  wire \n_8_ramloop[11].ram.r ;
  wire \n_8_ramloop[12].ram.r ;
  wire \n_8_ramloop[13].ram.r ;
  wire \n_8_ramloop[14].ram.r ;
  wire \n_8_ramloop[15].ram.r ;
  wire \n_8_ramloop[1].ram.r ;
  wire \n_8_ramloop[2].ram.r ;
  wire \n_8_ramloop[3].ram.r ;
  wire \n_8_ramloop[4].ram.r ;
  wire \n_8_ramloop[5].ram.r ;
  wire \n_8_ramloop[6].ram.r ;
  wire \n_8_ramloop[7].ram.r ;
  wire \n_8_ramloop[8].ram.r ;
  wire \n_8_ramloop[9].ram.r ;

axi_vfifo_ctrl_0_blk_mem_gen_mux__parameterized0 \has_mux_b.B 
       (.D(D[8:0]),
        .DOBDO({\n_0_ramloop[3].ram.r ,\n_1_ramloop[3].ram.r ,\n_2_ramloop[3].ram.r ,\n_3_ramloop[3].ram.r ,\n_4_ramloop[3].ram.r ,\n_5_ramloop[3].ram.r ,\n_6_ramloop[3].ram.r ,\n_7_ramloop[3].ram.r }),
        .DOPBDOP(\n_8_ramloop[3].ram.r ),
        .I1({\n_0_ramloop[2].ram.r ,\n_1_ramloop[2].ram.r ,\n_2_ramloop[2].ram.r ,\n_3_ramloop[2].ram.r ,\n_4_ramloop[2].ram.r ,\n_5_ramloop[2].ram.r ,\n_6_ramloop[2].ram.r ,\n_7_ramloop[2].ram.r }),
        .I10({\n_0_ramloop[10].ram.r ,\n_1_ramloop[10].ram.r ,\n_2_ramloop[10].ram.r ,\n_3_ramloop[10].ram.r ,\n_4_ramloop[10].ram.r ,\n_5_ramloop[10].ram.r ,\n_6_ramloop[10].ram.r ,\n_7_ramloop[10].ram.r }),
        .I11({\n_0_ramloop[9].ram.r ,\n_1_ramloop[9].ram.r ,\n_2_ramloop[9].ram.r ,\n_3_ramloop[9].ram.r ,\n_4_ramloop[9].ram.r ,\n_5_ramloop[9].ram.r ,\n_6_ramloop[9].ram.r ,\n_7_ramloop[9].ram.r }),
        .I12({\n_0_ramloop[8].ram.r ,\n_1_ramloop[8].ram.r ,\n_2_ramloop[8].ram.r ,\n_3_ramloop[8].ram.r ,\n_4_ramloop[8].ram.r ,\n_5_ramloop[8].ram.r ,\n_6_ramloop[8].ram.r ,\n_7_ramloop[8].ram.r }),
        .I13({\n_0_ramloop[15].ram.r ,\n_1_ramloop[15].ram.r ,\n_2_ramloop[15].ram.r ,\n_3_ramloop[15].ram.r ,\n_4_ramloop[15].ram.r ,\n_5_ramloop[15].ram.r ,\n_6_ramloop[15].ram.r ,\n_7_ramloop[15].ram.r }),
        .I14({\n_0_ramloop[14].ram.r ,\n_1_ramloop[14].ram.r ,\n_2_ramloop[14].ram.r ,\n_3_ramloop[14].ram.r ,\n_4_ramloop[14].ram.r ,\n_5_ramloop[14].ram.r ,\n_6_ramloop[14].ram.r ,\n_7_ramloop[14].ram.r }),
        .I15({\n_0_ramloop[13].ram.r ,\n_1_ramloop[13].ram.r ,\n_2_ramloop[13].ram.r ,\n_3_ramloop[13].ram.r ,\n_4_ramloop[13].ram.r ,\n_5_ramloop[13].ram.r ,\n_6_ramloop[13].ram.r ,\n_7_ramloop[13].ram.r }),
        .I16({\n_0_ramloop[12].ram.r ,\n_1_ramloop[12].ram.r ,\n_2_ramloop[12].ram.r ,\n_3_ramloop[12].ram.r ,\n_4_ramloop[12].ram.r ,\n_5_ramloop[12].ram.r ,\n_6_ramloop[12].ram.r ,\n_7_ramloop[12].ram.r }),
        .I17(\n_8_ramloop[2].ram.r ),
        .I18(\n_8_ramloop[1].ram.r ),
        .I19(\n_8_ramloop[0].ram.r ),
        .I2({\n_0_ramloop[1].ram.r ,\n_1_ramloop[1].ram.r ,\n_2_ramloop[1].ram.r ,\n_3_ramloop[1].ram.r ,\n_4_ramloop[1].ram.r ,\n_5_ramloop[1].ram.r ,\n_6_ramloop[1].ram.r ,\n_7_ramloop[1].ram.r }),
        .I20(\n_8_ramloop[7].ram.r ),
        .I21(\n_8_ramloop[6].ram.r ),
        .I22(\n_8_ramloop[5].ram.r ),
        .I23(\n_8_ramloop[4].ram.r ),
        .I24(\n_8_ramloop[11].ram.r ),
        .I25(\n_8_ramloop[10].ram.r ),
        .I26(\n_8_ramloop[9].ram.r ),
        .I27(\n_8_ramloop[8].ram.r ),
        .I28(\n_8_ramloop[15].ram.r ),
        .I29(\n_8_ramloop[14].ram.r ),
        .I3({\n_0_ramloop[0].ram.r ,\n_1_ramloop[0].ram.r ,\n_2_ramloop[0].ram.r ,\n_3_ramloop[0].ram.r ,\n_4_ramloop[0].ram.r ,\n_5_ramloop[0].ram.r ,\n_6_ramloop[0].ram.r ,\n_7_ramloop[0].ram.r }),
        .I30(\n_8_ramloop[13].ram.r ),
        .I31(\n_8_ramloop[12].ram.r ),
        .I4(I4[15:12]),
        .I5({\n_0_ramloop[7].ram.r ,\n_1_ramloop[7].ram.r ,\n_2_ramloop[7].ram.r ,\n_3_ramloop[7].ram.r ,\n_4_ramloop[7].ram.r ,\n_5_ramloop[7].ram.r ,\n_6_ramloop[7].ram.r ,\n_7_ramloop[7].ram.r }),
        .I6({\n_0_ramloop[6].ram.r ,\n_1_ramloop[6].ram.r ,\n_2_ramloop[6].ram.r ,\n_3_ramloop[6].ram.r ,\n_4_ramloop[6].ram.r ,\n_5_ramloop[6].ram.r ,\n_6_ramloop[6].ram.r ,\n_7_ramloop[6].ram.r }),
        .I7({\n_0_ramloop[5].ram.r ,\n_1_ramloop[5].ram.r ,\n_2_ramloop[5].ram.r ,\n_3_ramloop[5].ram.r ,\n_4_ramloop[5].ram.r ,\n_5_ramloop[5].ram.r ,\n_6_ramloop[5].ram.r ,\n_7_ramloop[5].ram.r }),
        .I8({\n_0_ramloop[4].ram.r ,\n_1_ramloop[4].ram.r ,\n_2_ramloop[4].ram.r ,\n_3_ramloop[4].ram.r ,\n_4_ramloop[4].ram.r ,\n_5_ramloop[4].ram.r ,\n_6_ramloop[4].ram.r ,\n_7_ramloop[4].ram.r }),
        .I9({\n_0_ramloop[11].ram.r ,\n_1_ramloop[11].ram.r ,\n_2_ramloop[11].ram.r ,\n_3_ramloop[11].ram.r ,\n_4_ramloop[11].ram.r ,\n_5_ramloop[11].ram.r ,\n_6_ramloop[11].ram.r ,\n_7_ramloop[11].ram.r }),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.I1(I1),
        .I19(\n_8_ramloop[0].ram.r ),
        .I2(I2),
        .I3({\n_0_ramloop[0].ram.r ,\n_1_ramloop[0].ram.r ,\n_2_ramloop[0].ram.r ,\n_3_ramloop[0].ram.r ,\n_4_ramloop[0].ram.r ,\n_5_ramloop[0].ram.r ,\n_6_ramloop[0].ram.r ,\n_7_ramloop[0].ram.r }),
        .I4({I3[26:15],I3[8:0]}),
        .I5(I4[11:0]),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized10 \ramloop[10].ram.r 
       (.I10({\n_0_ramloop[10].ram.r ,\n_1_ramloop[10].ram.r ,\n_2_ramloop[10].ram.r ,\n_3_ramloop[10].ram.r ,\n_4_ramloop[10].ram.r ,\n_5_ramloop[10].ram.r ,\n_6_ramloop[10].ram.r ,\n_7_ramloop[10].ram.r }),
        .I23(I23),
        .I24(I24),
        .I25(\n_8_ramloop[10].ram.r ),
        .I3({I3[26:15],I3[8:0]}),
        .I4(I4[11:0]),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized11 \ramloop[11].ram.r 
       (.I24(\n_8_ramloop[11].ram.r ),
        .I25(I25),
        .I26(I26),
        .I3({I3[26:15],I3[8:0]}),
        .I4(I4[11:0]),
        .I9({\n_0_ramloop[11].ram.r ,\n_1_ramloop[11].ram.r ,\n_2_ramloop[11].ram.r ,\n_3_ramloop[11].ram.r ,\n_4_ramloop[11].ram.r ,\n_5_ramloop[11].ram.r ,\n_6_ramloop[11].ram.r ,\n_7_ramloop[11].ram.r }),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized12 \ramloop[12].ram.r 
       (.I16({\n_0_ramloop[12].ram.r ,\n_1_ramloop[12].ram.r ,\n_2_ramloop[12].ram.r ,\n_3_ramloop[12].ram.r ,\n_4_ramloop[12].ram.r ,\n_5_ramloop[12].ram.r ,\n_6_ramloop[12].ram.r ,\n_7_ramloop[12].ram.r }),
        .I27(I27),
        .I28(I28),
        .I3({I3[26:15],I3[8:0]}),
        .I31(\n_8_ramloop[12].ram.r ),
        .I4(I4[11:0]),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized13 \ramloop[13].ram.r 
       (.I1(I30),
        .I15({\n_0_ramloop[13].ram.r ,\n_1_ramloop[13].ram.r ,\n_2_ramloop[13].ram.r ,\n_3_ramloop[13].ram.r ,\n_4_ramloop[13].ram.r ,\n_5_ramloop[13].ram.r ,\n_6_ramloop[13].ram.r ,\n_7_ramloop[13].ram.r }),
        .I29(I29),
        .I3({I3[26:15],I3[8:0]}),
        .I30(\n_8_ramloop[13].ram.r ),
        .I4(I4[11:0]),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized14 \ramloop[14].ram.r 
       (.I14({\n_0_ramloop[14].ram.r ,\n_1_ramloop[14].ram.r ,\n_2_ramloop[14].ram.r ,\n_3_ramloop[14].ram.r ,\n_4_ramloop[14].ram.r ,\n_5_ramloop[14].ram.r ,\n_6_ramloop[14].ram.r ,\n_7_ramloop[14].ram.r }),
        .I29(\n_8_ramloop[14].ram.r ),
        .I3({I3[26:15],I3[8:0]}),
        .I31(I31),
        .I32(I32),
        .I4(I4[11:0]),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized15 \ramloop[15].ram.r 
       (.I13({\n_0_ramloop[15].ram.r ,\n_1_ramloop[15].ram.r ,\n_2_ramloop[15].ram.r ,\n_3_ramloop[15].ram.r ,\n_4_ramloop[15].ram.r ,\n_5_ramloop[15].ram.r ,\n_6_ramloop[15].ram.r ,\n_7_ramloop[15].ram.r }),
        .I28(\n_8_ramloop[15].ram.r ),
        .I3({I3[26:15],I3[8:0]}),
        .I33(I33),
        .I34(I34),
        .I4(I4[11:0]),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized16 \ramloop[16].ram.r 
       (.D(D[9]),
        .I3({I3[30:15],I3[9]}),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized17 \ramloop[17].ram.r 
       (.D(D[10]),
        .I3({I3[30:15],I3[10]}),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized18 \ramloop[18].ram.r 
       (.D(D[11]),
        .I3({I3[30:15],I3[11]}),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized19 \ramloop[19].ram.r 
       (.D(D[12]),
        .I3({I3[30:15],I3[12]}),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized1 \ramloop[1].ram.r 
       (.I18(\n_8_ramloop[1].ram.r ),
        .I2({\n_0_ramloop[1].ram.r ,\n_1_ramloop[1].ram.r ,\n_2_ramloop[1].ram.r ,\n_3_ramloop[1].ram.r ,\n_4_ramloop[1].ram.r ,\n_5_ramloop[1].ram.r ,\n_6_ramloop[1].ram.r ,\n_7_ramloop[1].ram.r }),
        .I3({I3[26:15],I3[8:0]}),
        .I4(I4[11:0]),
        .I5(I5),
        .I6(I6),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized20 \ramloop[20].ram.r 
       (.D(D[13]),
        .I3({I3[30:15],I3[13]}),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized21 \ramloop[21].ram.r 
       (.D(D[14]),
        .I3(I3[30:14]),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized2 \ramloop[2].ram.r 
       (.I1({\n_0_ramloop[2].ram.r ,\n_1_ramloop[2].ram.r ,\n_2_ramloop[2].ram.r ,\n_3_ramloop[2].ram.r ,\n_4_ramloop[2].ram.r ,\n_5_ramloop[2].ram.r ,\n_6_ramloop[2].ram.r ,\n_7_ramloop[2].ram.r }),
        .I17(\n_8_ramloop[2].ram.r ),
        .I3({I3[26:15],I3[8:0]}),
        .I4(I4[11:0]),
        .I7(I7),
        .I8(I8),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized3 \ramloop[3].ram.r 
       (.DOBDO({\n_0_ramloop[3].ram.r ,\n_1_ramloop[3].ram.r ,\n_2_ramloop[3].ram.r ,\n_3_ramloop[3].ram.r ,\n_4_ramloop[3].ram.r ,\n_5_ramloop[3].ram.r ,\n_6_ramloop[3].ram.r ,\n_7_ramloop[3].ram.r }),
        .DOPBDOP(\n_8_ramloop[3].ram.r ),
        .I10(I10),
        .I3({I3[26:15],I3[8:0]}),
        .I4(I4[11:0]),
        .I9(I9),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized4 \ramloop[4].ram.r 
       (.I11(I11),
        .I12(I12),
        .I23(\n_8_ramloop[4].ram.r ),
        .I3({I3[26:15],I3[8:0]}),
        .I4(I4[11:0]),
        .I8({\n_0_ramloop[4].ram.r ,\n_1_ramloop[4].ram.r ,\n_2_ramloop[4].ram.r ,\n_3_ramloop[4].ram.r ,\n_4_ramloop[4].ram.r ,\n_5_ramloop[4].ram.r ,\n_6_ramloop[4].ram.r ,\n_7_ramloop[4].ram.r }),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized5 \ramloop[5].ram.r 
       (.I13(I13),
        .I14(I14),
        .I22(\n_8_ramloop[5].ram.r ),
        .I3({I3[26:15],I3[8:0]}),
        .I4(I4[11:0]),
        .I7({\n_0_ramloop[5].ram.r ,\n_1_ramloop[5].ram.r ,\n_2_ramloop[5].ram.r ,\n_3_ramloop[5].ram.r ,\n_4_ramloop[5].ram.r ,\n_5_ramloop[5].ram.r ,\n_6_ramloop[5].ram.r ,\n_7_ramloop[5].ram.r }),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized6 \ramloop[6].ram.r 
       (.I15(I15),
        .I16(I16),
        .I21(\n_8_ramloop[6].ram.r ),
        .I3({I3[26:15],I3[8:0]}),
        .I4(I4[11:0]),
        .I6({\n_0_ramloop[6].ram.r ,\n_1_ramloop[6].ram.r ,\n_2_ramloop[6].ram.r ,\n_3_ramloop[6].ram.r ,\n_4_ramloop[6].ram.r ,\n_5_ramloop[6].ram.r ,\n_6_ramloop[6].ram.r ,\n_7_ramloop[6].ram.r }),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized7 \ramloop[7].ram.r 
       (.I17(I17),
        .I18(I18),
        .I20(\n_8_ramloop[7].ram.r ),
        .I3({I3[26:15],I3[8:0]}),
        .I4(I4[11:0]),
        .I5({\n_0_ramloop[7].ram.r ,\n_1_ramloop[7].ram.r ,\n_2_ramloop[7].ram.r ,\n_3_ramloop[7].ram.r ,\n_4_ramloop[7].ram.r ,\n_5_ramloop[7].ram.r ,\n_6_ramloop[7].ram.r ,\n_7_ramloop[7].ram.r }),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized8 \ramloop[8].ram.r 
       (.I12({\n_0_ramloop[8].ram.r ,\n_1_ramloop[8].ram.r ,\n_2_ramloop[8].ram.r ,\n_3_ramloop[8].ram.r ,\n_4_ramloop[8].ram.r ,\n_5_ramloop[8].ram.r ,\n_6_ramloop[8].ram.r ,\n_7_ramloop[8].ram.r }),
        .I19(I19),
        .I20(I20),
        .I27(\n_8_ramloop[8].ram.r ),
        .I3({I3[26:15],I3[8:0]}),
        .I4(I4[11:0]),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized9 \ramloop[9].ram.r 
       (.I11({\n_0_ramloop[9].ram.r ,\n_1_ramloop[9].ram.r ,\n_2_ramloop[9].ram.r ,\n_3_ramloop[9].ram.r ,\n_4_ramloop[9].ram.r ,\n_5_ramloop[9].ram.r ,\n_6_ramloop[9].ram.r ,\n_7_ramloop[9].ram.r }),
        .I21(I21),
        .I22(I22),
        .I26(\n_8_ramloop[9].ram.r ),
        .I3({I3[26:15],I3[8:0]}),
        .I4(I4[11:0]),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr__parameterized1
   (D,
    I1,
    aclk,
    I2,
    Q,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    bram_wr_en,
    bram_rd_en);
  output [13:0]D;
  input I1;
  input aclk;
  input I2;
  input [0:0]Q;
  input [29:0]I3;
  input [15:0]I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input bram_wr_en;
  input bram_rd_en;

  wire [13:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire [29:0]I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire [15:0]I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire \n_0_ramloop[0].ram.r ;
  wire \n_0_ramloop[10].ram.r ;
  wire \n_0_ramloop[11].ram.r ;
  wire \n_0_ramloop[12].ram.r ;
  wire \n_0_ramloop[13].ram.r ;
  wire \n_0_ramloop[14].ram.r ;
  wire \n_0_ramloop[15].ram.r ;
  wire \n_0_ramloop[1].ram.r ;
  wire \n_0_ramloop[2].ram.r ;
  wire \n_0_ramloop[3].ram.r ;
  wire \n_0_ramloop[4].ram.r ;
  wire \n_0_ramloop[5].ram.r ;
  wire \n_0_ramloop[6].ram.r ;
  wire \n_0_ramloop[7].ram.r ;
  wire \n_0_ramloop[8].ram.r ;
  wire \n_0_ramloop[9].ram.r ;
  wire \n_1_ramloop[0].ram.r ;
  wire \n_1_ramloop[10].ram.r ;
  wire \n_1_ramloop[11].ram.r ;
  wire \n_1_ramloop[12].ram.r ;
  wire \n_1_ramloop[13].ram.r ;
  wire \n_1_ramloop[14].ram.r ;
  wire \n_1_ramloop[15].ram.r ;
  wire \n_1_ramloop[1].ram.r ;
  wire \n_1_ramloop[2].ram.r ;
  wire \n_1_ramloop[3].ram.r ;
  wire \n_1_ramloop[4].ram.r ;
  wire \n_1_ramloop[5].ram.r ;
  wire \n_1_ramloop[6].ram.r ;
  wire \n_1_ramloop[7].ram.r ;
  wire \n_1_ramloop[8].ram.r ;
  wire \n_1_ramloop[9].ram.r ;
  wire \n_2_ramloop[0].ram.r ;
  wire \n_2_ramloop[10].ram.r ;
  wire \n_2_ramloop[11].ram.r ;
  wire \n_2_ramloop[12].ram.r ;
  wire \n_2_ramloop[13].ram.r ;
  wire \n_2_ramloop[14].ram.r ;
  wire \n_2_ramloop[15].ram.r ;
  wire \n_2_ramloop[1].ram.r ;
  wire \n_2_ramloop[2].ram.r ;
  wire \n_2_ramloop[3].ram.r ;
  wire \n_2_ramloop[4].ram.r ;
  wire \n_2_ramloop[5].ram.r ;
  wire \n_2_ramloop[6].ram.r ;
  wire \n_2_ramloop[7].ram.r ;
  wire \n_2_ramloop[8].ram.r ;
  wire \n_2_ramloop[9].ram.r ;
  wire \n_3_ramloop[0].ram.r ;
  wire \n_3_ramloop[10].ram.r ;
  wire \n_3_ramloop[11].ram.r ;
  wire \n_3_ramloop[12].ram.r ;
  wire \n_3_ramloop[13].ram.r ;
  wire \n_3_ramloop[14].ram.r ;
  wire \n_3_ramloop[15].ram.r ;
  wire \n_3_ramloop[1].ram.r ;
  wire \n_3_ramloop[2].ram.r ;
  wire \n_3_ramloop[3].ram.r ;
  wire \n_3_ramloop[4].ram.r ;
  wire \n_3_ramloop[5].ram.r ;
  wire \n_3_ramloop[6].ram.r ;
  wire \n_3_ramloop[7].ram.r ;
  wire \n_3_ramloop[8].ram.r ;
  wire \n_3_ramloop[9].ram.r ;
  wire \n_4_ramloop[0].ram.r ;
  wire \n_4_ramloop[10].ram.r ;
  wire \n_4_ramloop[11].ram.r ;
  wire \n_4_ramloop[12].ram.r ;
  wire \n_4_ramloop[13].ram.r ;
  wire \n_4_ramloop[14].ram.r ;
  wire \n_4_ramloop[15].ram.r ;
  wire \n_4_ramloop[1].ram.r ;
  wire \n_4_ramloop[2].ram.r ;
  wire \n_4_ramloop[3].ram.r ;
  wire \n_4_ramloop[4].ram.r ;
  wire \n_4_ramloop[5].ram.r ;
  wire \n_4_ramloop[6].ram.r ;
  wire \n_4_ramloop[7].ram.r ;
  wire \n_4_ramloop[8].ram.r ;
  wire \n_4_ramloop[9].ram.r ;
  wire \n_5_ramloop[0].ram.r ;
  wire \n_5_ramloop[10].ram.r ;
  wire \n_5_ramloop[11].ram.r ;
  wire \n_5_ramloop[12].ram.r ;
  wire \n_5_ramloop[13].ram.r ;
  wire \n_5_ramloop[14].ram.r ;
  wire \n_5_ramloop[15].ram.r ;
  wire \n_5_ramloop[1].ram.r ;
  wire \n_5_ramloop[2].ram.r ;
  wire \n_5_ramloop[3].ram.r ;
  wire \n_5_ramloop[4].ram.r ;
  wire \n_5_ramloop[5].ram.r ;
  wire \n_5_ramloop[6].ram.r ;
  wire \n_5_ramloop[7].ram.r ;
  wire \n_5_ramloop[8].ram.r ;
  wire \n_5_ramloop[9].ram.r ;
  wire \n_6_ramloop[0].ram.r ;
  wire \n_6_ramloop[10].ram.r ;
  wire \n_6_ramloop[11].ram.r ;
  wire \n_6_ramloop[12].ram.r ;
  wire \n_6_ramloop[13].ram.r ;
  wire \n_6_ramloop[14].ram.r ;
  wire \n_6_ramloop[15].ram.r ;
  wire \n_6_ramloop[1].ram.r ;
  wire \n_6_ramloop[2].ram.r ;
  wire \n_6_ramloop[3].ram.r ;
  wire \n_6_ramloop[4].ram.r ;
  wire \n_6_ramloop[5].ram.r ;
  wire \n_6_ramloop[6].ram.r ;
  wire \n_6_ramloop[7].ram.r ;
  wire \n_6_ramloop[8].ram.r ;
  wire \n_6_ramloop[9].ram.r ;
  wire \n_7_ramloop[0].ram.r ;
  wire \n_7_ramloop[10].ram.r ;
  wire \n_7_ramloop[11].ram.r ;
  wire \n_7_ramloop[12].ram.r ;
  wire \n_7_ramloop[13].ram.r ;
  wire \n_7_ramloop[14].ram.r ;
  wire \n_7_ramloop[15].ram.r ;
  wire \n_7_ramloop[1].ram.r ;
  wire \n_7_ramloop[2].ram.r ;
  wire \n_7_ramloop[3].ram.r ;
  wire \n_7_ramloop[4].ram.r ;
  wire \n_7_ramloop[5].ram.r ;
  wire \n_7_ramloop[6].ram.r ;
  wire \n_7_ramloop[7].ram.r ;
  wire \n_7_ramloop[8].ram.r ;
  wire \n_7_ramloop[9].ram.r ;
  wire \n_8_ramloop[0].ram.r ;
  wire \n_8_ramloop[10].ram.r ;
  wire \n_8_ramloop[11].ram.r ;
  wire \n_8_ramloop[12].ram.r ;
  wire \n_8_ramloop[13].ram.r ;
  wire \n_8_ramloop[14].ram.r ;
  wire \n_8_ramloop[15].ram.r ;
  wire \n_8_ramloop[1].ram.r ;
  wire \n_8_ramloop[2].ram.r ;
  wire \n_8_ramloop[3].ram.r ;
  wire \n_8_ramloop[4].ram.r ;
  wire \n_8_ramloop[5].ram.r ;
  wire \n_8_ramloop[6].ram.r ;
  wire \n_8_ramloop[7].ram.r ;
  wire \n_8_ramloop[8].ram.r ;
  wire \n_8_ramloop[9].ram.r ;

axi_vfifo_ctrl_0_blk_mem_gen_mux__parameterized2 \has_mux_b.B 
       (.D(D[8:0]),
        .DOBDO({\n_0_ramloop[3].ram.r ,\n_1_ramloop[3].ram.r ,\n_2_ramloop[3].ram.r ,\n_3_ramloop[3].ram.r ,\n_4_ramloop[3].ram.r ,\n_5_ramloop[3].ram.r ,\n_6_ramloop[3].ram.r ,\n_7_ramloop[3].ram.r }),
        .DOPBDOP(\n_8_ramloop[3].ram.r ),
        .I1({\n_0_ramloop[2].ram.r ,\n_1_ramloop[2].ram.r ,\n_2_ramloop[2].ram.r ,\n_3_ramloop[2].ram.r ,\n_4_ramloop[2].ram.r ,\n_5_ramloop[2].ram.r ,\n_6_ramloop[2].ram.r ,\n_7_ramloop[2].ram.r }),
        .I10({\n_0_ramloop[10].ram.r ,\n_1_ramloop[10].ram.r ,\n_2_ramloop[10].ram.r ,\n_3_ramloop[10].ram.r ,\n_4_ramloop[10].ram.r ,\n_5_ramloop[10].ram.r ,\n_6_ramloop[10].ram.r ,\n_7_ramloop[10].ram.r }),
        .I11({\n_0_ramloop[9].ram.r ,\n_1_ramloop[9].ram.r ,\n_2_ramloop[9].ram.r ,\n_3_ramloop[9].ram.r ,\n_4_ramloop[9].ram.r ,\n_5_ramloop[9].ram.r ,\n_6_ramloop[9].ram.r ,\n_7_ramloop[9].ram.r }),
        .I12({\n_0_ramloop[8].ram.r ,\n_1_ramloop[8].ram.r ,\n_2_ramloop[8].ram.r ,\n_3_ramloop[8].ram.r ,\n_4_ramloop[8].ram.r ,\n_5_ramloop[8].ram.r ,\n_6_ramloop[8].ram.r ,\n_7_ramloop[8].ram.r }),
        .I13({\n_0_ramloop[15].ram.r ,\n_1_ramloop[15].ram.r ,\n_2_ramloop[15].ram.r ,\n_3_ramloop[15].ram.r ,\n_4_ramloop[15].ram.r ,\n_5_ramloop[15].ram.r ,\n_6_ramloop[15].ram.r ,\n_7_ramloop[15].ram.r }),
        .I14({\n_0_ramloop[14].ram.r ,\n_1_ramloop[14].ram.r ,\n_2_ramloop[14].ram.r ,\n_3_ramloop[14].ram.r ,\n_4_ramloop[14].ram.r ,\n_5_ramloop[14].ram.r ,\n_6_ramloop[14].ram.r ,\n_7_ramloop[14].ram.r }),
        .I15({\n_0_ramloop[13].ram.r ,\n_1_ramloop[13].ram.r ,\n_2_ramloop[13].ram.r ,\n_3_ramloop[13].ram.r ,\n_4_ramloop[13].ram.r ,\n_5_ramloop[13].ram.r ,\n_6_ramloop[13].ram.r ,\n_7_ramloop[13].ram.r }),
        .I16({\n_0_ramloop[12].ram.r ,\n_1_ramloop[12].ram.r ,\n_2_ramloop[12].ram.r ,\n_3_ramloop[12].ram.r ,\n_4_ramloop[12].ram.r ,\n_5_ramloop[12].ram.r ,\n_6_ramloop[12].ram.r ,\n_7_ramloop[12].ram.r }),
        .I17(\n_8_ramloop[2].ram.r ),
        .I18(\n_8_ramloop[1].ram.r ),
        .I19(\n_8_ramloop[0].ram.r ),
        .I2({\n_0_ramloop[1].ram.r ,\n_1_ramloop[1].ram.r ,\n_2_ramloop[1].ram.r ,\n_3_ramloop[1].ram.r ,\n_4_ramloop[1].ram.r ,\n_5_ramloop[1].ram.r ,\n_6_ramloop[1].ram.r ,\n_7_ramloop[1].ram.r }),
        .I20(\n_8_ramloop[7].ram.r ),
        .I21(\n_8_ramloop[6].ram.r ),
        .I22(\n_8_ramloop[5].ram.r ),
        .I23(\n_8_ramloop[4].ram.r ),
        .I24(\n_8_ramloop[11].ram.r ),
        .I25(\n_8_ramloop[10].ram.r ),
        .I26(\n_8_ramloop[9].ram.r ),
        .I27(\n_8_ramloop[8].ram.r ),
        .I28(\n_8_ramloop[15].ram.r ),
        .I29(\n_8_ramloop[14].ram.r ),
        .I3({\n_0_ramloop[0].ram.r ,\n_1_ramloop[0].ram.r ,\n_2_ramloop[0].ram.r ,\n_3_ramloop[0].ram.r ,\n_4_ramloop[0].ram.r ,\n_5_ramloop[0].ram.r ,\n_6_ramloop[0].ram.r ,\n_7_ramloop[0].ram.r }),
        .I30(\n_8_ramloop[13].ram.r ),
        .I31(\n_8_ramloop[12].ram.r ),
        .I4(I4[15:12]),
        .I5({\n_0_ramloop[7].ram.r ,\n_1_ramloop[7].ram.r ,\n_2_ramloop[7].ram.r ,\n_3_ramloop[7].ram.r ,\n_4_ramloop[7].ram.r ,\n_5_ramloop[7].ram.r ,\n_6_ramloop[7].ram.r ,\n_7_ramloop[7].ram.r }),
        .I6({\n_0_ramloop[6].ram.r ,\n_1_ramloop[6].ram.r ,\n_2_ramloop[6].ram.r ,\n_3_ramloop[6].ram.r ,\n_4_ramloop[6].ram.r ,\n_5_ramloop[6].ram.r ,\n_6_ramloop[6].ram.r ,\n_7_ramloop[6].ram.r }),
        .I7({\n_0_ramloop[5].ram.r ,\n_1_ramloop[5].ram.r ,\n_2_ramloop[5].ram.r ,\n_3_ramloop[5].ram.r ,\n_4_ramloop[5].ram.r ,\n_5_ramloop[5].ram.r ,\n_6_ramloop[5].ram.r ,\n_7_ramloop[5].ram.r }),
        .I8({\n_0_ramloop[4].ram.r ,\n_1_ramloop[4].ram.r ,\n_2_ramloop[4].ram.r ,\n_3_ramloop[4].ram.r ,\n_4_ramloop[4].ram.r ,\n_5_ramloop[4].ram.r ,\n_6_ramloop[4].ram.r ,\n_7_ramloop[4].ram.r }),
        .I9({\n_0_ramloop[11].ram.r ,\n_1_ramloop[11].ram.r ,\n_2_ramloop[11].ram.r ,\n_3_ramloop[11].ram.r ,\n_4_ramloop[11].ram.r ,\n_5_ramloop[11].ram.r ,\n_6_ramloop[11].ram.r ,\n_7_ramloop[11].ram.r }),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized22 \ramloop[0].ram.r 
       (.I1(I1),
        .I19(\n_8_ramloop[0].ram.r ),
        .I2(I2),
        .I3({\n_0_ramloop[0].ram.r ,\n_1_ramloop[0].ram.r ,\n_2_ramloop[0].ram.r ,\n_3_ramloop[0].ram.r ,\n_4_ramloop[0].ram.r ,\n_5_ramloop[0].ram.r ,\n_6_ramloop[0].ram.r ,\n_7_ramloop[0].ram.r }),
        .I4({I3[25:14],I3[8:0]}),
        .I5(I4[11:0]),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized32 \ramloop[10].ram.r 
       (.I10({\n_0_ramloop[10].ram.r ,\n_1_ramloop[10].ram.r ,\n_2_ramloop[10].ram.r ,\n_3_ramloop[10].ram.r ,\n_4_ramloop[10].ram.r ,\n_5_ramloop[10].ram.r ,\n_6_ramloop[10].ram.r ,\n_7_ramloop[10].ram.r }),
        .I23(I23),
        .I24(I24),
        .I25(\n_8_ramloop[10].ram.r ),
        .I3({I3[25:14],I3[8:0]}),
        .I4(I4[11:0]),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized33 \ramloop[11].ram.r 
       (.I24(\n_8_ramloop[11].ram.r ),
        .I25(I25),
        .I26(I26),
        .I3({I3[25:14],I3[8:0]}),
        .I4(I4[11:0]),
        .I9({\n_0_ramloop[11].ram.r ,\n_1_ramloop[11].ram.r ,\n_2_ramloop[11].ram.r ,\n_3_ramloop[11].ram.r ,\n_4_ramloop[11].ram.r ,\n_5_ramloop[11].ram.r ,\n_6_ramloop[11].ram.r ,\n_7_ramloop[11].ram.r }),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized34 \ramloop[12].ram.r 
       (.I16({\n_0_ramloop[12].ram.r ,\n_1_ramloop[12].ram.r ,\n_2_ramloop[12].ram.r ,\n_3_ramloop[12].ram.r ,\n_4_ramloop[12].ram.r ,\n_5_ramloop[12].ram.r ,\n_6_ramloop[12].ram.r ,\n_7_ramloop[12].ram.r }),
        .I27(I27),
        .I28(I28),
        .I3({I3[25:14],I3[8:0]}),
        .I31(\n_8_ramloop[12].ram.r ),
        .I4(I4[11:0]),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized35 \ramloop[13].ram.r 
       (.I1(I30),
        .I15({\n_0_ramloop[13].ram.r ,\n_1_ramloop[13].ram.r ,\n_2_ramloop[13].ram.r ,\n_3_ramloop[13].ram.r ,\n_4_ramloop[13].ram.r ,\n_5_ramloop[13].ram.r ,\n_6_ramloop[13].ram.r ,\n_7_ramloop[13].ram.r }),
        .I29(I29),
        .I3({I3[25:14],I3[8:0]}),
        .I30(\n_8_ramloop[13].ram.r ),
        .I4(I4[11:0]),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized36 \ramloop[14].ram.r 
       (.I14({\n_0_ramloop[14].ram.r ,\n_1_ramloop[14].ram.r ,\n_2_ramloop[14].ram.r ,\n_3_ramloop[14].ram.r ,\n_4_ramloop[14].ram.r ,\n_5_ramloop[14].ram.r ,\n_6_ramloop[14].ram.r ,\n_7_ramloop[14].ram.r }),
        .I29(\n_8_ramloop[14].ram.r ),
        .I3({I3[25:14],I3[8:0]}),
        .I31(I31),
        .I32(I32),
        .I4(I4[11:0]),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized37 \ramloop[15].ram.r 
       (.I13({\n_0_ramloop[15].ram.r ,\n_1_ramloop[15].ram.r ,\n_2_ramloop[15].ram.r ,\n_3_ramloop[15].ram.r ,\n_4_ramloop[15].ram.r ,\n_5_ramloop[15].ram.r ,\n_6_ramloop[15].ram.r ,\n_7_ramloop[15].ram.r }),
        .I28(\n_8_ramloop[15].ram.r ),
        .I3({I3[25:14],I3[8:0]}),
        .I33(I33),
        .I34(I34),
        .I4(I4[11:0]),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized38 \ramloop[16].ram.r 
       (.D(D[9]),
        .I3({I3[29:14],I3[9]}),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized39 \ramloop[17].ram.r 
       (.D(D[10]),
        .I3({I3[29:14],I3[10]}),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized40 \ramloop[18].ram.r 
       (.D(D[11]),
        .I3({I3[29:14],I3[11]}),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized41 \ramloop[19].ram.r 
       (.D(D[12]),
        .I3({I3[29:14],I3[12]}),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized23 \ramloop[1].ram.r 
       (.I18(\n_8_ramloop[1].ram.r ),
        .I2({\n_0_ramloop[1].ram.r ,\n_1_ramloop[1].ram.r ,\n_2_ramloop[1].ram.r ,\n_3_ramloop[1].ram.r ,\n_4_ramloop[1].ram.r ,\n_5_ramloop[1].ram.r ,\n_6_ramloop[1].ram.r ,\n_7_ramloop[1].ram.r }),
        .I3({I3[25:14],I3[8:0]}),
        .I4(I4[11:0]),
        .I5(I5),
        .I6(I6),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized42 \ramloop[20].ram.r 
       (.D(D[13]),
        .I3(I3[29:13]),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized24 \ramloop[2].ram.r 
       (.I1({\n_0_ramloop[2].ram.r ,\n_1_ramloop[2].ram.r ,\n_2_ramloop[2].ram.r ,\n_3_ramloop[2].ram.r ,\n_4_ramloop[2].ram.r ,\n_5_ramloop[2].ram.r ,\n_6_ramloop[2].ram.r ,\n_7_ramloop[2].ram.r }),
        .I17(\n_8_ramloop[2].ram.r ),
        .I3({I3[25:14],I3[8:0]}),
        .I4(I4[11:0]),
        .I7(I7),
        .I8(I8),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized25 \ramloop[3].ram.r 
       (.DOBDO({\n_0_ramloop[3].ram.r ,\n_1_ramloop[3].ram.r ,\n_2_ramloop[3].ram.r ,\n_3_ramloop[3].ram.r ,\n_4_ramloop[3].ram.r ,\n_5_ramloop[3].ram.r ,\n_6_ramloop[3].ram.r ,\n_7_ramloop[3].ram.r }),
        .DOPBDOP(\n_8_ramloop[3].ram.r ),
        .I10(I10),
        .I3({I3[25:14],I3[8:0]}),
        .I4(I4[11:0]),
        .I9(I9),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized26 \ramloop[4].ram.r 
       (.I11(I11),
        .I12(I12),
        .I23(\n_8_ramloop[4].ram.r ),
        .I3({I3[25:14],I3[8:0]}),
        .I4(I4[11:0]),
        .I8({\n_0_ramloop[4].ram.r ,\n_1_ramloop[4].ram.r ,\n_2_ramloop[4].ram.r ,\n_3_ramloop[4].ram.r ,\n_4_ramloop[4].ram.r ,\n_5_ramloop[4].ram.r ,\n_6_ramloop[4].ram.r ,\n_7_ramloop[4].ram.r }),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized27 \ramloop[5].ram.r 
       (.I13(I13),
        .I14(I14),
        .I22(\n_8_ramloop[5].ram.r ),
        .I3({I3[25:14],I3[8:0]}),
        .I4(I4[11:0]),
        .I7({\n_0_ramloop[5].ram.r ,\n_1_ramloop[5].ram.r ,\n_2_ramloop[5].ram.r ,\n_3_ramloop[5].ram.r ,\n_4_ramloop[5].ram.r ,\n_5_ramloop[5].ram.r ,\n_6_ramloop[5].ram.r ,\n_7_ramloop[5].ram.r }),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized28 \ramloop[6].ram.r 
       (.I15(I15),
        .I16(I16),
        .I21(\n_8_ramloop[6].ram.r ),
        .I3({I3[25:14],I3[8:0]}),
        .I4(I4[11:0]),
        .I6({\n_0_ramloop[6].ram.r ,\n_1_ramloop[6].ram.r ,\n_2_ramloop[6].ram.r ,\n_3_ramloop[6].ram.r ,\n_4_ramloop[6].ram.r ,\n_5_ramloop[6].ram.r ,\n_6_ramloop[6].ram.r ,\n_7_ramloop[6].ram.r }),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized29 \ramloop[7].ram.r 
       (.I17(I17),
        .I18(I18),
        .I20(\n_8_ramloop[7].ram.r ),
        .I3({I3[25:14],I3[8:0]}),
        .I4(I4[11:0]),
        .I5({\n_0_ramloop[7].ram.r ,\n_1_ramloop[7].ram.r ,\n_2_ramloop[7].ram.r ,\n_3_ramloop[7].ram.r ,\n_4_ramloop[7].ram.r ,\n_5_ramloop[7].ram.r ,\n_6_ramloop[7].ram.r ,\n_7_ramloop[7].ram.r }),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized30 \ramloop[8].ram.r 
       (.I12({\n_0_ramloop[8].ram.r ,\n_1_ramloop[8].ram.r ,\n_2_ramloop[8].ram.r ,\n_3_ramloop[8].ram.r ,\n_4_ramloop[8].ram.r ,\n_5_ramloop[8].ram.r ,\n_6_ramloop[8].ram.r ,\n_7_ramloop[8].ram.r }),
        .I19(I19),
        .I20(I20),
        .I27(\n_8_ramloop[8].ram.r ),
        .I3({I3[25:14],I3[8:0]}),
        .I4(I4[11:0]),
        .Q(Q),
        .aclk(aclk));
axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized31 \ramloop[9].ram.r 
       (.I11({\n_0_ramloop[9].ram.r ,\n_1_ramloop[9].ram.r ,\n_2_ramloop[9].ram.r ,\n_3_ramloop[9].ram.r ,\n_4_ramloop[9].ram.r ,\n_5_ramloop[9].ram.r ,\n_6_ramloop[9].ram.r ,\n_7_ramloop[9].ram.r }),
        .I21(I21),
        .I22(I22),
        .I26(\n_8_ramloop[9].ram.r ),
        .I3({I3[25:14],I3[8:0]}),
        .I4(I4[11:0]),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr__parameterized2
   (D,
    aclk,
    I1,
    E,
    O3,
    I2,
    argen_to_tdf_payload);
  output [14:0]D;
  input aclk;
  input I1;
  input [0:0]E;
  input [8:0]O3;
  input [8:0]I2;
  input [15:0]argen_to_tdf_payload;

  wire [14:0]D;
  wire [0:0]E;
  wire I1;
  wire [8:0]I2;
  wire [8:0]O3;
  wire aclk;
  wire [15:0]argen_to_tdf_payload;

axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized43 \ramloop[0].ram.r 
       (.D(D),
        .E(E),
        .I1(I1),
        .I2(I2),
        .O3(O3),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_mux__parameterized0
   (D,
    bram_rd_en,
    I4,
    aclk,
    DOBDO,
    I1,
    I2,
    I3,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    DOPBDOP,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31);
  output [8:0]D;
  input bram_rd_en;
  input [3:0]I4;
  input aclk;
  input [7:0]DOBDO;
  input [7:0]I1;
  input [7:0]I2;
  input [7:0]I3;
  input [7:0]I5;
  input [7:0]I6;
  input [7:0]I7;
  input [7:0]I8;
  input [7:0]I9;
  input [7:0]I10;
  input [7:0]I11;
  input [7:0]I12;
  input [7:0]I13;
  input [7:0]I14;
  input [7:0]I15;
  input [7:0]I16;
  input [0:0]DOPBDOP;
  input [0:0]I17;
  input [0:0]I18;
  input [0:0]I19;
  input [0:0]I20;
  input [0:0]I21;
  input [0:0]I22;
  input [0:0]I23;
  input [0:0]I24;
  input [0:0]I25;
  input [0:0]I26;
  input [0:0]I27;
  input [0:0]I28;
  input [0:0]I29;
  input [0:0]I30;
  input [0:0]I31;

  wire [8:0]D;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [7:0]I1;
  wire [7:0]I10;
  wire [7:0]I11;
  wire [7:0]I12;
  wire [7:0]I13;
  wire [7:0]I14;
  wire [7:0]I15;
  wire [7:0]I16;
  wire [0:0]I17;
  wire [0:0]I18;
  wire [0:0]I19;
  wire [7:0]I2;
  wire [0:0]I20;
  wire [0:0]I21;
  wire [0:0]I22;
  wire [0:0]I23;
  wire [0:0]I24;
  wire [0:0]I25;
  wire [0:0]I26;
  wire [0:0]I27;
  wire [0:0]I28;
  wire [0:0]I29;
  wire [7:0]I3;
  wire [0:0]I30;
  wire [0:0]I31;
  wire [3:0]I4;
  wire [7:0]I5;
  wire [7:0]I6;
  wire [7:0]I7;
  wire [7:0]I8;
  wire [7:0]I9;
  wire aclk;
  wire bram_rd_en;
  wire \n_0_gstage1.q_dly[0]_i_4 ;
  wire \n_0_gstage1.q_dly[0]_i_5 ;
  wire \n_0_gstage1.q_dly[0]_i_6 ;
  wire \n_0_gstage1.q_dly[0]_i_7 ;
  wire \n_0_gstage1.q_dly[1]_i_4 ;
  wire \n_0_gstage1.q_dly[1]_i_5 ;
  wire \n_0_gstage1.q_dly[1]_i_6 ;
  wire \n_0_gstage1.q_dly[1]_i_7 ;
  wire \n_0_gstage1.q_dly[2]_i_4 ;
  wire \n_0_gstage1.q_dly[2]_i_5 ;
  wire \n_0_gstage1.q_dly[2]_i_6 ;
  wire \n_0_gstage1.q_dly[2]_i_7 ;
  wire \n_0_gstage1.q_dly[3]_i_4 ;
  wire \n_0_gstage1.q_dly[3]_i_5 ;
  wire \n_0_gstage1.q_dly[3]_i_6 ;
  wire \n_0_gstage1.q_dly[3]_i_7 ;
  wire \n_0_gstage1.q_dly[4]_i_4 ;
  wire \n_0_gstage1.q_dly[4]_i_5 ;
  wire \n_0_gstage1.q_dly[4]_i_6 ;
  wire \n_0_gstage1.q_dly[4]_i_7 ;
  wire \n_0_gstage1.q_dly[5]_i_4 ;
  wire \n_0_gstage1.q_dly[5]_i_5 ;
  wire \n_0_gstage1.q_dly[5]_i_6 ;
  wire \n_0_gstage1.q_dly[5]_i_7 ;
  wire \n_0_gstage1.q_dly[6]_i_4 ;
  wire \n_0_gstage1.q_dly[6]_i_5 ;
  wire \n_0_gstage1.q_dly[6]_i_6 ;
  wire \n_0_gstage1.q_dly[6]_i_7 ;
  wire \n_0_gstage1.q_dly[7]_i_4 ;
  wire \n_0_gstage1.q_dly[7]_i_5 ;
  wire \n_0_gstage1.q_dly[7]_i_6 ;
  wire \n_0_gstage1.q_dly[7]_i_7 ;
  wire \n_0_gstage1.q_dly[8]_i_4 ;
  wire \n_0_gstage1.q_dly[8]_i_5 ;
  wire \n_0_gstage1.q_dly[8]_i_6 ;
  wire \n_0_gstage1.q_dly[8]_i_7 ;
  wire \n_0_gstage1.q_dly_reg[0]_i_2 ;
  wire \n_0_gstage1.q_dly_reg[0]_i_3 ;
  wire \n_0_gstage1.q_dly_reg[1]_i_2 ;
  wire \n_0_gstage1.q_dly_reg[1]_i_3 ;
  wire \n_0_gstage1.q_dly_reg[2]_i_2 ;
  wire \n_0_gstage1.q_dly_reg[2]_i_3 ;
  wire \n_0_gstage1.q_dly_reg[3]_i_2 ;
  wire \n_0_gstage1.q_dly_reg[3]_i_3 ;
  wire \n_0_gstage1.q_dly_reg[4]_i_2 ;
  wire \n_0_gstage1.q_dly_reg[4]_i_3 ;
  wire \n_0_gstage1.q_dly_reg[5]_i_2 ;
  wire \n_0_gstage1.q_dly_reg[5]_i_3 ;
  wire \n_0_gstage1.q_dly_reg[6]_i_2 ;
  wire \n_0_gstage1.q_dly_reg[6]_i_3 ;
  wire \n_0_gstage1.q_dly_reg[7]_i_2 ;
  wire \n_0_gstage1.q_dly_reg[7]_i_3 ;
  wire \n_0_gstage1.q_dly_reg[8]_i_2 ;
  wire \n_0_gstage1.q_dly_reg[8]_i_3 ;
  wire [3:0]sel_pipe;

LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[0]_i_4 
       (.I0(DOBDO[0]),
        .I1(I1[0]),
        .I2(sel_pipe[1]),
        .I3(I2[0]),
        .I4(sel_pipe[0]),
        .I5(I3[0]),
        .O(\n_0_gstage1.q_dly[0]_i_4 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[0]_i_5 
       (.I0(I5[0]),
        .I1(I6[0]),
        .I2(sel_pipe[1]),
        .I3(I7[0]),
        .I4(sel_pipe[0]),
        .I5(I8[0]),
        .O(\n_0_gstage1.q_dly[0]_i_5 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[0]_i_6 
       (.I0(I9[0]),
        .I1(I10[0]),
        .I2(sel_pipe[1]),
        .I3(I11[0]),
        .I4(sel_pipe[0]),
        .I5(I12[0]),
        .O(\n_0_gstage1.q_dly[0]_i_6 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[0]_i_7 
       (.I0(I13[0]),
        .I1(I14[0]),
        .I2(sel_pipe[1]),
        .I3(I15[0]),
        .I4(sel_pipe[0]),
        .I5(I16[0]),
        .O(\n_0_gstage1.q_dly[0]_i_7 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[1]_i_4 
       (.I0(DOBDO[1]),
        .I1(I1[1]),
        .I2(sel_pipe[1]),
        .I3(I2[1]),
        .I4(sel_pipe[0]),
        .I5(I3[1]),
        .O(\n_0_gstage1.q_dly[1]_i_4 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[1]_i_5 
       (.I0(I5[1]),
        .I1(I6[1]),
        .I2(sel_pipe[1]),
        .I3(I7[1]),
        .I4(sel_pipe[0]),
        .I5(I8[1]),
        .O(\n_0_gstage1.q_dly[1]_i_5 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[1]_i_6 
       (.I0(I9[1]),
        .I1(I10[1]),
        .I2(sel_pipe[1]),
        .I3(I11[1]),
        .I4(sel_pipe[0]),
        .I5(I12[1]),
        .O(\n_0_gstage1.q_dly[1]_i_6 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[1]_i_7 
       (.I0(I13[1]),
        .I1(I14[1]),
        .I2(sel_pipe[1]),
        .I3(I15[1]),
        .I4(sel_pipe[0]),
        .I5(I16[1]),
        .O(\n_0_gstage1.q_dly[1]_i_7 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[2]_i_4 
       (.I0(DOBDO[2]),
        .I1(I1[2]),
        .I2(sel_pipe[1]),
        .I3(I2[2]),
        .I4(sel_pipe[0]),
        .I5(I3[2]),
        .O(\n_0_gstage1.q_dly[2]_i_4 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[2]_i_5 
       (.I0(I5[2]),
        .I1(I6[2]),
        .I2(sel_pipe[1]),
        .I3(I7[2]),
        .I4(sel_pipe[0]),
        .I5(I8[2]),
        .O(\n_0_gstage1.q_dly[2]_i_5 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[2]_i_6 
       (.I0(I9[2]),
        .I1(I10[2]),
        .I2(sel_pipe[1]),
        .I3(I11[2]),
        .I4(sel_pipe[0]),
        .I5(I12[2]),
        .O(\n_0_gstage1.q_dly[2]_i_6 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[2]_i_7 
       (.I0(I13[2]),
        .I1(I14[2]),
        .I2(sel_pipe[1]),
        .I3(I15[2]),
        .I4(sel_pipe[0]),
        .I5(I16[2]),
        .O(\n_0_gstage1.q_dly[2]_i_7 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[3]_i_4 
       (.I0(DOBDO[3]),
        .I1(I1[3]),
        .I2(sel_pipe[1]),
        .I3(I2[3]),
        .I4(sel_pipe[0]),
        .I5(I3[3]),
        .O(\n_0_gstage1.q_dly[3]_i_4 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[3]_i_5 
       (.I0(I5[3]),
        .I1(I6[3]),
        .I2(sel_pipe[1]),
        .I3(I7[3]),
        .I4(sel_pipe[0]),
        .I5(I8[3]),
        .O(\n_0_gstage1.q_dly[3]_i_5 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[3]_i_6 
       (.I0(I9[3]),
        .I1(I10[3]),
        .I2(sel_pipe[1]),
        .I3(I11[3]),
        .I4(sel_pipe[0]),
        .I5(I12[3]),
        .O(\n_0_gstage1.q_dly[3]_i_6 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[3]_i_7 
       (.I0(I13[3]),
        .I1(I14[3]),
        .I2(sel_pipe[1]),
        .I3(I15[3]),
        .I4(sel_pipe[0]),
        .I5(I16[3]),
        .O(\n_0_gstage1.q_dly[3]_i_7 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[4]_i_4 
       (.I0(DOBDO[4]),
        .I1(I1[4]),
        .I2(sel_pipe[1]),
        .I3(I2[4]),
        .I4(sel_pipe[0]),
        .I5(I3[4]),
        .O(\n_0_gstage1.q_dly[4]_i_4 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[4]_i_5 
       (.I0(I5[4]),
        .I1(I6[4]),
        .I2(sel_pipe[1]),
        .I3(I7[4]),
        .I4(sel_pipe[0]),
        .I5(I8[4]),
        .O(\n_0_gstage1.q_dly[4]_i_5 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[4]_i_6 
       (.I0(I9[4]),
        .I1(I10[4]),
        .I2(sel_pipe[1]),
        .I3(I11[4]),
        .I4(sel_pipe[0]),
        .I5(I12[4]),
        .O(\n_0_gstage1.q_dly[4]_i_6 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[4]_i_7 
       (.I0(I13[4]),
        .I1(I14[4]),
        .I2(sel_pipe[1]),
        .I3(I15[4]),
        .I4(sel_pipe[0]),
        .I5(I16[4]),
        .O(\n_0_gstage1.q_dly[4]_i_7 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[5]_i_4 
       (.I0(DOBDO[5]),
        .I1(I1[5]),
        .I2(sel_pipe[1]),
        .I3(I2[5]),
        .I4(sel_pipe[0]),
        .I5(I3[5]),
        .O(\n_0_gstage1.q_dly[5]_i_4 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[5]_i_5 
       (.I0(I5[5]),
        .I1(I6[5]),
        .I2(sel_pipe[1]),
        .I3(I7[5]),
        .I4(sel_pipe[0]),
        .I5(I8[5]),
        .O(\n_0_gstage1.q_dly[5]_i_5 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[5]_i_6 
       (.I0(I9[5]),
        .I1(I10[5]),
        .I2(sel_pipe[1]),
        .I3(I11[5]),
        .I4(sel_pipe[0]),
        .I5(I12[5]),
        .O(\n_0_gstage1.q_dly[5]_i_6 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[5]_i_7 
       (.I0(I13[5]),
        .I1(I14[5]),
        .I2(sel_pipe[1]),
        .I3(I15[5]),
        .I4(sel_pipe[0]),
        .I5(I16[5]),
        .O(\n_0_gstage1.q_dly[5]_i_7 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[6]_i_4 
       (.I0(DOBDO[6]),
        .I1(I1[6]),
        .I2(sel_pipe[1]),
        .I3(I2[6]),
        .I4(sel_pipe[0]),
        .I5(I3[6]),
        .O(\n_0_gstage1.q_dly[6]_i_4 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[6]_i_5 
       (.I0(I5[6]),
        .I1(I6[6]),
        .I2(sel_pipe[1]),
        .I3(I7[6]),
        .I4(sel_pipe[0]),
        .I5(I8[6]),
        .O(\n_0_gstage1.q_dly[6]_i_5 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[6]_i_6 
       (.I0(I9[6]),
        .I1(I10[6]),
        .I2(sel_pipe[1]),
        .I3(I11[6]),
        .I4(sel_pipe[0]),
        .I5(I12[6]),
        .O(\n_0_gstage1.q_dly[6]_i_6 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[6]_i_7 
       (.I0(I13[6]),
        .I1(I14[6]),
        .I2(sel_pipe[1]),
        .I3(I15[6]),
        .I4(sel_pipe[0]),
        .I5(I16[6]),
        .O(\n_0_gstage1.q_dly[6]_i_7 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[7]_i_4 
       (.I0(DOBDO[7]),
        .I1(I1[7]),
        .I2(sel_pipe[1]),
        .I3(I2[7]),
        .I4(sel_pipe[0]),
        .I5(I3[7]),
        .O(\n_0_gstage1.q_dly[7]_i_4 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[7]_i_5 
       (.I0(I5[7]),
        .I1(I6[7]),
        .I2(sel_pipe[1]),
        .I3(I7[7]),
        .I4(sel_pipe[0]),
        .I5(I8[7]),
        .O(\n_0_gstage1.q_dly[7]_i_5 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[7]_i_6 
       (.I0(I9[7]),
        .I1(I10[7]),
        .I2(sel_pipe[1]),
        .I3(I11[7]),
        .I4(sel_pipe[0]),
        .I5(I12[7]),
        .O(\n_0_gstage1.q_dly[7]_i_6 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[7]_i_7 
       (.I0(I13[7]),
        .I1(I14[7]),
        .I2(sel_pipe[1]),
        .I3(I15[7]),
        .I4(sel_pipe[0]),
        .I5(I16[7]),
        .O(\n_0_gstage1.q_dly[7]_i_7 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[8]_i_4 
       (.I0(DOPBDOP),
        .I1(I17),
        .I2(sel_pipe[1]),
        .I3(I18),
        .I4(sel_pipe[0]),
        .I5(I19),
        .O(\n_0_gstage1.q_dly[8]_i_4 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[8]_i_5 
       (.I0(I20),
        .I1(I21),
        .I2(sel_pipe[1]),
        .I3(I22),
        .I4(sel_pipe[0]),
        .I5(I23),
        .O(\n_0_gstage1.q_dly[8]_i_5 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[8]_i_6 
       (.I0(I24),
        .I1(I25),
        .I2(sel_pipe[1]),
        .I3(I26),
        .I4(sel_pipe[0]),
        .I5(I27),
        .O(\n_0_gstage1.q_dly[8]_i_6 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[8]_i_7 
       (.I0(I28),
        .I1(I29),
        .I2(sel_pipe[1]),
        .I3(I30),
        .I4(sel_pipe[0]),
        .I5(I31),
        .O(\n_0_gstage1.q_dly[8]_i_7 ));
MUXF8 \gstage1.q_dly_reg[0]_i_1 
       (.I0(\n_0_gstage1.q_dly_reg[0]_i_2 ),
        .I1(\n_0_gstage1.q_dly_reg[0]_i_3 ),
        .O(D[0]),
        .S(sel_pipe[3]));
MUXF7 \gstage1.q_dly_reg[0]_i_2 
       (.I0(\n_0_gstage1.q_dly[0]_i_4 ),
        .I1(\n_0_gstage1.q_dly[0]_i_5 ),
        .O(\n_0_gstage1.q_dly_reg[0]_i_2 ),
        .S(sel_pipe[2]));
MUXF7 \gstage1.q_dly_reg[0]_i_3 
       (.I0(\n_0_gstage1.q_dly[0]_i_6 ),
        .I1(\n_0_gstage1.q_dly[0]_i_7 ),
        .O(\n_0_gstage1.q_dly_reg[0]_i_3 ),
        .S(sel_pipe[2]));
MUXF8 \gstage1.q_dly_reg[1]_i_1 
       (.I0(\n_0_gstage1.q_dly_reg[1]_i_2 ),
        .I1(\n_0_gstage1.q_dly_reg[1]_i_3 ),
        .O(D[1]),
        .S(sel_pipe[3]));
MUXF7 \gstage1.q_dly_reg[1]_i_2 
       (.I0(\n_0_gstage1.q_dly[1]_i_4 ),
        .I1(\n_0_gstage1.q_dly[1]_i_5 ),
        .O(\n_0_gstage1.q_dly_reg[1]_i_2 ),
        .S(sel_pipe[2]));
MUXF7 \gstage1.q_dly_reg[1]_i_3 
       (.I0(\n_0_gstage1.q_dly[1]_i_6 ),
        .I1(\n_0_gstage1.q_dly[1]_i_7 ),
        .O(\n_0_gstage1.q_dly_reg[1]_i_3 ),
        .S(sel_pipe[2]));
MUXF8 \gstage1.q_dly_reg[2]_i_1 
       (.I0(\n_0_gstage1.q_dly_reg[2]_i_2 ),
        .I1(\n_0_gstage1.q_dly_reg[2]_i_3 ),
        .O(D[2]),
        .S(sel_pipe[3]));
MUXF7 \gstage1.q_dly_reg[2]_i_2 
       (.I0(\n_0_gstage1.q_dly[2]_i_4 ),
        .I1(\n_0_gstage1.q_dly[2]_i_5 ),
        .O(\n_0_gstage1.q_dly_reg[2]_i_2 ),
        .S(sel_pipe[2]));
MUXF7 \gstage1.q_dly_reg[2]_i_3 
       (.I0(\n_0_gstage1.q_dly[2]_i_6 ),
        .I1(\n_0_gstage1.q_dly[2]_i_7 ),
        .O(\n_0_gstage1.q_dly_reg[2]_i_3 ),
        .S(sel_pipe[2]));
MUXF8 \gstage1.q_dly_reg[3]_i_1 
       (.I0(\n_0_gstage1.q_dly_reg[3]_i_2 ),
        .I1(\n_0_gstage1.q_dly_reg[3]_i_3 ),
        .O(D[3]),
        .S(sel_pipe[3]));
MUXF7 \gstage1.q_dly_reg[3]_i_2 
       (.I0(\n_0_gstage1.q_dly[3]_i_4 ),
        .I1(\n_0_gstage1.q_dly[3]_i_5 ),
        .O(\n_0_gstage1.q_dly_reg[3]_i_2 ),
        .S(sel_pipe[2]));
MUXF7 \gstage1.q_dly_reg[3]_i_3 
       (.I0(\n_0_gstage1.q_dly[3]_i_6 ),
        .I1(\n_0_gstage1.q_dly[3]_i_7 ),
        .O(\n_0_gstage1.q_dly_reg[3]_i_3 ),
        .S(sel_pipe[2]));
MUXF8 \gstage1.q_dly_reg[4]_i_1 
       (.I0(\n_0_gstage1.q_dly_reg[4]_i_2 ),
        .I1(\n_0_gstage1.q_dly_reg[4]_i_3 ),
        .O(D[4]),
        .S(sel_pipe[3]));
MUXF7 \gstage1.q_dly_reg[4]_i_2 
       (.I0(\n_0_gstage1.q_dly[4]_i_4 ),
        .I1(\n_0_gstage1.q_dly[4]_i_5 ),
        .O(\n_0_gstage1.q_dly_reg[4]_i_2 ),
        .S(sel_pipe[2]));
MUXF7 \gstage1.q_dly_reg[4]_i_3 
       (.I0(\n_0_gstage1.q_dly[4]_i_6 ),
        .I1(\n_0_gstage1.q_dly[4]_i_7 ),
        .O(\n_0_gstage1.q_dly_reg[4]_i_3 ),
        .S(sel_pipe[2]));
MUXF8 \gstage1.q_dly_reg[5]_i_1 
       (.I0(\n_0_gstage1.q_dly_reg[5]_i_2 ),
        .I1(\n_0_gstage1.q_dly_reg[5]_i_3 ),
        .O(D[5]),
        .S(sel_pipe[3]));
MUXF7 \gstage1.q_dly_reg[5]_i_2 
       (.I0(\n_0_gstage1.q_dly[5]_i_4 ),
        .I1(\n_0_gstage1.q_dly[5]_i_5 ),
        .O(\n_0_gstage1.q_dly_reg[5]_i_2 ),
        .S(sel_pipe[2]));
MUXF7 \gstage1.q_dly_reg[5]_i_3 
       (.I0(\n_0_gstage1.q_dly[5]_i_6 ),
        .I1(\n_0_gstage1.q_dly[5]_i_7 ),
        .O(\n_0_gstage1.q_dly_reg[5]_i_3 ),
        .S(sel_pipe[2]));
MUXF8 \gstage1.q_dly_reg[6]_i_1 
       (.I0(\n_0_gstage1.q_dly_reg[6]_i_2 ),
        .I1(\n_0_gstage1.q_dly_reg[6]_i_3 ),
        .O(D[6]),
        .S(sel_pipe[3]));
MUXF7 \gstage1.q_dly_reg[6]_i_2 
       (.I0(\n_0_gstage1.q_dly[6]_i_4 ),
        .I1(\n_0_gstage1.q_dly[6]_i_5 ),
        .O(\n_0_gstage1.q_dly_reg[6]_i_2 ),
        .S(sel_pipe[2]));
MUXF7 \gstage1.q_dly_reg[6]_i_3 
       (.I0(\n_0_gstage1.q_dly[6]_i_6 ),
        .I1(\n_0_gstage1.q_dly[6]_i_7 ),
        .O(\n_0_gstage1.q_dly_reg[6]_i_3 ),
        .S(sel_pipe[2]));
MUXF8 \gstage1.q_dly_reg[7]_i_1 
       (.I0(\n_0_gstage1.q_dly_reg[7]_i_2 ),
        .I1(\n_0_gstage1.q_dly_reg[7]_i_3 ),
        .O(D[7]),
        .S(sel_pipe[3]));
MUXF7 \gstage1.q_dly_reg[7]_i_2 
       (.I0(\n_0_gstage1.q_dly[7]_i_4 ),
        .I1(\n_0_gstage1.q_dly[7]_i_5 ),
        .O(\n_0_gstage1.q_dly_reg[7]_i_2 ),
        .S(sel_pipe[2]));
MUXF7 \gstage1.q_dly_reg[7]_i_3 
       (.I0(\n_0_gstage1.q_dly[7]_i_6 ),
        .I1(\n_0_gstage1.q_dly[7]_i_7 ),
        .O(\n_0_gstage1.q_dly_reg[7]_i_3 ),
        .S(sel_pipe[2]));
MUXF8 \gstage1.q_dly_reg[8]_i_1 
       (.I0(\n_0_gstage1.q_dly_reg[8]_i_2 ),
        .I1(\n_0_gstage1.q_dly_reg[8]_i_3 ),
        .O(D[8]),
        .S(sel_pipe[3]));
MUXF7 \gstage1.q_dly_reg[8]_i_2 
       (.I0(\n_0_gstage1.q_dly[8]_i_4 ),
        .I1(\n_0_gstage1.q_dly[8]_i_5 ),
        .O(\n_0_gstage1.q_dly_reg[8]_i_2 ),
        .S(sel_pipe[2]));
MUXF7 \gstage1.q_dly_reg[8]_i_3 
       (.I0(\n_0_gstage1.q_dly[8]_i_6 ),
        .I1(\n_0_gstage1.q_dly[8]_i_7 ),
        .O(\n_0_gstage1.q_dly_reg[8]_i_3 ),
        .S(sel_pipe[2]));
FDRE #(
    .INIT(1'b0)) 
     \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(I4[0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(I4[1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(I4[2]),
        .Q(sel_pipe[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \no_softecc_sel_reg.ce_pri.sel_pipe_reg[3] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(I4[3]),
        .Q(sel_pipe[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_mux__parameterized2
   (D,
    bram_rd_en,
    I4,
    aclk,
    DOBDO,
    I1,
    I2,
    I3,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    DOPBDOP,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31);
  output [8:0]D;
  input bram_rd_en;
  input [3:0]I4;
  input aclk;
  input [7:0]DOBDO;
  input [7:0]I1;
  input [7:0]I2;
  input [7:0]I3;
  input [7:0]I5;
  input [7:0]I6;
  input [7:0]I7;
  input [7:0]I8;
  input [7:0]I9;
  input [7:0]I10;
  input [7:0]I11;
  input [7:0]I12;
  input [7:0]I13;
  input [7:0]I14;
  input [7:0]I15;
  input [7:0]I16;
  input [0:0]DOPBDOP;
  input [0:0]I17;
  input [0:0]I18;
  input [0:0]I19;
  input [0:0]I20;
  input [0:0]I21;
  input [0:0]I22;
  input [0:0]I23;
  input [0:0]I24;
  input [0:0]I25;
  input [0:0]I26;
  input [0:0]I27;
  input [0:0]I28;
  input [0:0]I29;
  input [0:0]I30;
  input [0:0]I31;

  wire [8:0]D;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [7:0]I1;
  wire [7:0]I10;
  wire [7:0]I11;
  wire [7:0]I12;
  wire [7:0]I13;
  wire [7:0]I14;
  wire [7:0]I15;
  wire [7:0]I16;
  wire [0:0]I17;
  wire [0:0]I18;
  wire [0:0]I19;
  wire [7:0]I2;
  wire [0:0]I20;
  wire [0:0]I21;
  wire [0:0]I22;
  wire [0:0]I23;
  wire [0:0]I24;
  wire [0:0]I25;
  wire [0:0]I26;
  wire [0:0]I27;
  wire [0:0]I28;
  wire [0:0]I29;
  wire [7:0]I3;
  wire [0:0]I30;
  wire [0:0]I31;
  wire [3:0]I4;
  wire [7:0]I5;
  wire [7:0]I6;
  wire [7:0]I7;
  wire [7:0]I8;
  wire [7:0]I9;
  wire aclk;
  wire bram_rd_en;
  wire \n_0_gstage1.q_dly[0]_i_4__0 ;
  wire \n_0_gstage1.q_dly[0]_i_5__0 ;
  wire \n_0_gstage1.q_dly[0]_i_6__0 ;
  wire \n_0_gstage1.q_dly[0]_i_7__0 ;
  wire \n_0_gstage1.q_dly[1]_i_4__0 ;
  wire \n_0_gstage1.q_dly[1]_i_5__0 ;
  wire \n_0_gstage1.q_dly[1]_i_6__0 ;
  wire \n_0_gstage1.q_dly[1]_i_7__0 ;
  wire \n_0_gstage1.q_dly[2]_i_4__0 ;
  wire \n_0_gstage1.q_dly[2]_i_5__0 ;
  wire \n_0_gstage1.q_dly[2]_i_6__0 ;
  wire \n_0_gstage1.q_dly[2]_i_7__0 ;
  wire \n_0_gstage1.q_dly[3]_i_4__0 ;
  wire \n_0_gstage1.q_dly[3]_i_5__0 ;
  wire \n_0_gstage1.q_dly[3]_i_6__0 ;
  wire \n_0_gstage1.q_dly[3]_i_7__0 ;
  wire \n_0_gstage1.q_dly[4]_i_4__0 ;
  wire \n_0_gstage1.q_dly[4]_i_5__0 ;
  wire \n_0_gstage1.q_dly[4]_i_6__0 ;
  wire \n_0_gstage1.q_dly[4]_i_7__0 ;
  wire \n_0_gstage1.q_dly[5]_i_4__0 ;
  wire \n_0_gstage1.q_dly[5]_i_5__0 ;
  wire \n_0_gstage1.q_dly[5]_i_6__0 ;
  wire \n_0_gstage1.q_dly[5]_i_7__0 ;
  wire \n_0_gstage1.q_dly[6]_i_4__0 ;
  wire \n_0_gstage1.q_dly[6]_i_5__0 ;
  wire \n_0_gstage1.q_dly[6]_i_6__0 ;
  wire \n_0_gstage1.q_dly[6]_i_7__0 ;
  wire \n_0_gstage1.q_dly[7]_i_4__0 ;
  wire \n_0_gstage1.q_dly[7]_i_5__0 ;
  wire \n_0_gstage1.q_dly[7]_i_6__0 ;
  wire \n_0_gstage1.q_dly[7]_i_7__0 ;
  wire \n_0_gstage1.q_dly[8]_i_4__0 ;
  wire \n_0_gstage1.q_dly[8]_i_5__0 ;
  wire \n_0_gstage1.q_dly[8]_i_6__0 ;
  wire \n_0_gstage1.q_dly[8]_i_7__0 ;
  wire \n_0_gstage1.q_dly_reg[0]_i_2__0 ;
  wire \n_0_gstage1.q_dly_reg[0]_i_3__0 ;
  wire \n_0_gstage1.q_dly_reg[1]_i_2__0 ;
  wire \n_0_gstage1.q_dly_reg[1]_i_3__0 ;
  wire \n_0_gstage1.q_dly_reg[2]_i_2__0 ;
  wire \n_0_gstage1.q_dly_reg[2]_i_3__0 ;
  wire \n_0_gstage1.q_dly_reg[3]_i_2__0 ;
  wire \n_0_gstage1.q_dly_reg[3]_i_3__0 ;
  wire \n_0_gstage1.q_dly_reg[4]_i_2__0 ;
  wire \n_0_gstage1.q_dly_reg[4]_i_3__0 ;
  wire \n_0_gstage1.q_dly_reg[5]_i_2__0 ;
  wire \n_0_gstage1.q_dly_reg[5]_i_3__0 ;
  wire \n_0_gstage1.q_dly_reg[6]_i_2__0 ;
  wire \n_0_gstage1.q_dly_reg[6]_i_3__0 ;
  wire \n_0_gstage1.q_dly_reg[7]_i_2__0 ;
  wire \n_0_gstage1.q_dly_reg[7]_i_3__0 ;
  wire \n_0_gstage1.q_dly_reg[8]_i_2__0 ;
  wire \n_0_gstage1.q_dly_reg[8]_i_3__0 ;
  wire [3:0]sel_pipe;

LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[0]_i_4__0 
       (.I0(DOBDO[0]),
        .I1(I1[0]),
        .I2(sel_pipe[1]),
        .I3(I2[0]),
        .I4(sel_pipe[0]),
        .I5(I3[0]),
        .O(\n_0_gstage1.q_dly[0]_i_4__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[0]_i_5__0 
       (.I0(I5[0]),
        .I1(I6[0]),
        .I2(sel_pipe[1]),
        .I3(I7[0]),
        .I4(sel_pipe[0]),
        .I5(I8[0]),
        .O(\n_0_gstage1.q_dly[0]_i_5__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[0]_i_6__0 
       (.I0(I9[0]),
        .I1(I10[0]),
        .I2(sel_pipe[1]),
        .I3(I11[0]),
        .I4(sel_pipe[0]),
        .I5(I12[0]),
        .O(\n_0_gstage1.q_dly[0]_i_6__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[0]_i_7__0 
       (.I0(I13[0]),
        .I1(I14[0]),
        .I2(sel_pipe[1]),
        .I3(I15[0]),
        .I4(sel_pipe[0]),
        .I5(I16[0]),
        .O(\n_0_gstage1.q_dly[0]_i_7__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[1]_i_4__0 
       (.I0(DOBDO[1]),
        .I1(I1[1]),
        .I2(sel_pipe[1]),
        .I3(I2[1]),
        .I4(sel_pipe[0]),
        .I5(I3[1]),
        .O(\n_0_gstage1.q_dly[1]_i_4__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[1]_i_5__0 
       (.I0(I5[1]),
        .I1(I6[1]),
        .I2(sel_pipe[1]),
        .I3(I7[1]),
        .I4(sel_pipe[0]),
        .I5(I8[1]),
        .O(\n_0_gstage1.q_dly[1]_i_5__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[1]_i_6__0 
       (.I0(I9[1]),
        .I1(I10[1]),
        .I2(sel_pipe[1]),
        .I3(I11[1]),
        .I4(sel_pipe[0]),
        .I5(I12[1]),
        .O(\n_0_gstage1.q_dly[1]_i_6__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[1]_i_7__0 
       (.I0(I13[1]),
        .I1(I14[1]),
        .I2(sel_pipe[1]),
        .I3(I15[1]),
        .I4(sel_pipe[0]),
        .I5(I16[1]),
        .O(\n_0_gstage1.q_dly[1]_i_7__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[2]_i_4__0 
       (.I0(DOBDO[2]),
        .I1(I1[2]),
        .I2(sel_pipe[1]),
        .I3(I2[2]),
        .I4(sel_pipe[0]),
        .I5(I3[2]),
        .O(\n_0_gstage1.q_dly[2]_i_4__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[2]_i_5__0 
       (.I0(I5[2]),
        .I1(I6[2]),
        .I2(sel_pipe[1]),
        .I3(I7[2]),
        .I4(sel_pipe[0]),
        .I5(I8[2]),
        .O(\n_0_gstage1.q_dly[2]_i_5__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[2]_i_6__0 
       (.I0(I9[2]),
        .I1(I10[2]),
        .I2(sel_pipe[1]),
        .I3(I11[2]),
        .I4(sel_pipe[0]),
        .I5(I12[2]),
        .O(\n_0_gstage1.q_dly[2]_i_6__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[2]_i_7__0 
       (.I0(I13[2]),
        .I1(I14[2]),
        .I2(sel_pipe[1]),
        .I3(I15[2]),
        .I4(sel_pipe[0]),
        .I5(I16[2]),
        .O(\n_0_gstage1.q_dly[2]_i_7__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[3]_i_4__0 
       (.I0(DOBDO[3]),
        .I1(I1[3]),
        .I2(sel_pipe[1]),
        .I3(I2[3]),
        .I4(sel_pipe[0]),
        .I5(I3[3]),
        .O(\n_0_gstage1.q_dly[3]_i_4__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[3]_i_5__0 
       (.I0(I5[3]),
        .I1(I6[3]),
        .I2(sel_pipe[1]),
        .I3(I7[3]),
        .I4(sel_pipe[0]),
        .I5(I8[3]),
        .O(\n_0_gstage1.q_dly[3]_i_5__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[3]_i_6__0 
       (.I0(I9[3]),
        .I1(I10[3]),
        .I2(sel_pipe[1]),
        .I3(I11[3]),
        .I4(sel_pipe[0]),
        .I5(I12[3]),
        .O(\n_0_gstage1.q_dly[3]_i_6__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[3]_i_7__0 
       (.I0(I13[3]),
        .I1(I14[3]),
        .I2(sel_pipe[1]),
        .I3(I15[3]),
        .I4(sel_pipe[0]),
        .I5(I16[3]),
        .O(\n_0_gstage1.q_dly[3]_i_7__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[4]_i_4__0 
       (.I0(DOBDO[4]),
        .I1(I1[4]),
        .I2(sel_pipe[1]),
        .I3(I2[4]),
        .I4(sel_pipe[0]),
        .I5(I3[4]),
        .O(\n_0_gstage1.q_dly[4]_i_4__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[4]_i_5__0 
       (.I0(I5[4]),
        .I1(I6[4]),
        .I2(sel_pipe[1]),
        .I3(I7[4]),
        .I4(sel_pipe[0]),
        .I5(I8[4]),
        .O(\n_0_gstage1.q_dly[4]_i_5__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[4]_i_6__0 
       (.I0(I9[4]),
        .I1(I10[4]),
        .I2(sel_pipe[1]),
        .I3(I11[4]),
        .I4(sel_pipe[0]),
        .I5(I12[4]),
        .O(\n_0_gstage1.q_dly[4]_i_6__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[4]_i_7__0 
       (.I0(I13[4]),
        .I1(I14[4]),
        .I2(sel_pipe[1]),
        .I3(I15[4]),
        .I4(sel_pipe[0]),
        .I5(I16[4]),
        .O(\n_0_gstage1.q_dly[4]_i_7__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[5]_i_4__0 
       (.I0(DOBDO[5]),
        .I1(I1[5]),
        .I2(sel_pipe[1]),
        .I3(I2[5]),
        .I4(sel_pipe[0]),
        .I5(I3[5]),
        .O(\n_0_gstage1.q_dly[5]_i_4__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[5]_i_5__0 
       (.I0(I5[5]),
        .I1(I6[5]),
        .I2(sel_pipe[1]),
        .I3(I7[5]),
        .I4(sel_pipe[0]),
        .I5(I8[5]),
        .O(\n_0_gstage1.q_dly[5]_i_5__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[5]_i_6__0 
       (.I0(I9[5]),
        .I1(I10[5]),
        .I2(sel_pipe[1]),
        .I3(I11[5]),
        .I4(sel_pipe[0]),
        .I5(I12[5]),
        .O(\n_0_gstage1.q_dly[5]_i_6__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[5]_i_7__0 
       (.I0(I13[5]),
        .I1(I14[5]),
        .I2(sel_pipe[1]),
        .I3(I15[5]),
        .I4(sel_pipe[0]),
        .I5(I16[5]),
        .O(\n_0_gstage1.q_dly[5]_i_7__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[6]_i_4__0 
       (.I0(DOBDO[6]),
        .I1(I1[6]),
        .I2(sel_pipe[1]),
        .I3(I2[6]),
        .I4(sel_pipe[0]),
        .I5(I3[6]),
        .O(\n_0_gstage1.q_dly[6]_i_4__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[6]_i_5__0 
       (.I0(I5[6]),
        .I1(I6[6]),
        .I2(sel_pipe[1]),
        .I3(I7[6]),
        .I4(sel_pipe[0]),
        .I5(I8[6]),
        .O(\n_0_gstage1.q_dly[6]_i_5__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[6]_i_6__0 
       (.I0(I9[6]),
        .I1(I10[6]),
        .I2(sel_pipe[1]),
        .I3(I11[6]),
        .I4(sel_pipe[0]),
        .I5(I12[6]),
        .O(\n_0_gstage1.q_dly[6]_i_6__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[6]_i_7__0 
       (.I0(I13[6]),
        .I1(I14[6]),
        .I2(sel_pipe[1]),
        .I3(I15[6]),
        .I4(sel_pipe[0]),
        .I5(I16[6]),
        .O(\n_0_gstage1.q_dly[6]_i_7__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[7]_i_4__0 
       (.I0(DOBDO[7]),
        .I1(I1[7]),
        .I2(sel_pipe[1]),
        .I3(I2[7]),
        .I4(sel_pipe[0]),
        .I5(I3[7]),
        .O(\n_0_gstage1.q_dly[7]_i_4__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[7]_i_5__0 
       (.I0(I5[7]),
        .I1(I6[7]),
        .I2(sel_pipe[1]),
        .I3(I7[7]),
        .I4(sel_pipe[0]),
        .I5(I8[7]),
        .O(\n_0_gstage1.q_dly[7]_i_5__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[7]_i_6__0 
       (.I0(I9[7]),
        .I1(I10[7]),
        .I2(sel_pipe[1]),
        .I3(I11[7]),
        .I4(sel_pipe[0]),
        .I5(I12[7]),
        .O(\n_0_gstage1.q_dly[7]_i_6__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[7]_i_7__0 
       (.I0(I13[7]),
        .I1(I14[7]),
        .I2(sel_pipe[1]),
        .I3(I15[7]),
        .I4(sel_pipe[0]),
        .I5(I16[7]),
        .O(\n_0_gstage1.q_dly[7]_i_7__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[8]_i_4__0 
       (.I0(DOPBDOP),
        .I1(I17),
        .I2(sel_pipe[1]),
        .I3(I18),
        .I4(sel_pipe[0]),
        .I5(I19),
        .O(\n_0_gstage1.q_dly[8]_i_4__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[8]_i_5__0 
       (.I0(I20),
        .I1(I21),
        .I2(sel_pipe[1]),
        .I3(I22),
        .I4(sel_pipe[0]),
        .I5(I23),
        .O(\n_0_gstage1.q_dly[8]_i_5__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[8]_i_6__0 
       (.I0(I24),
        .I1(I25),
        .I2(sel_pipe[1]),
        .I3(I26),
        .I4(sel_pipe[0]),
        .I5(I27),
        .O(\n_0_gstage1.q_dly[8]_i_6__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \gstage1.q_dly[8]_i_7__0 
       (.I0(I28),
        .I1(I29),
        .I2(sel_pipe[1]),
        .I3(I30),
        .I4(sel_pipe[0]),
        .I5(I31),
        .O(\n_0_gstage1.q_dly[8]_i_7__0 ));
MUXF8 \gstage1.q_dly_reg[0]_i_1__0 
       (.I0(\n_0_gstage1.q_dly_reg[0]_i_2__0 ),
        .I1(\n_0_gstage1.q_dly_reg[0]_i_3__0 ),
        .O(D[0]),
        .S(sel_pipe[3]));
MUXF7 \gstage1.q_dly_reg[0]_i_2__0 
       (.I0(\n_0_gstage1.q_dly[0]_i_4__0 ),
        .I1(\n_0_gstage1.q_dly[0]_i_5__0 ),
        .O(\n_0_gstage1.q_dly_reg[0]_i_2__0 ),
        .S(sel_pipe[2]));
MUXF7 \gstage1.q_dly_reg[0]_i_3__0 
       (.I0(\n_0_gstage1.q_dly[0]_i_6__0 ),
        .I1(\n_0_gstage1.q_dly[0]_i_7__0 ),
        .O(\n_0_gstage1.q_dly_reg[0]_i_3__0 ),
        .S(sel_pipe[2]));
MUXF8 \gstage1.q_dly_reg[1]_i_1__0 
       (.I0(\n_0_gstage1.q_dly_reg[1]_i_2__0 ),
        .I1(\n_0_gstage1.q_dly_reg[1]_i_3__0 ),
        .O(D[1]),
        .S(sel_pipe[3]));
MUXF7 \gstage1.q_dly_reg[1]_i_2__0 
       (.I0(\n_0_gstage1.q_dly[1]_i_4__0 ),
        .I1(\n_0_gstage1.q_dly[1]_i_5__0 ),
        .O(\n_0_gstage1.q_dly_reg[1]_i_2__0 ),
        .S(sel_pipe[2]));
MUXF7 \gstage1.q_dly_reg[1]_i_3__0 
       (.I0(\n_0_gstage1.q_dly[1]_i_6__0 ),
        .I1(\n_0_gstage1.q_dly[1]_i_7__0 ),
        .O(\n_0_gstage1.q_dly_reg[1]_i_3__0 ),
        .S(sel_pipe[2]));
MUXF8 \gstage1.q_dly_reg[2]_i_1__0 
       (.I0(\n_0_gstage1.q_dly_reg[2]_i_2__0 ),
        .I1(\n_0_gstage1.q_dly_reg[2]_i_3__0 ),
        .O(D[2]),
        .S(sel_pipe[3]));
MUXF7 \gstage1.q_dly_reg[2]_i_2__0 
       (.I0(\n_0_gstage1.q_dly[2]_i_4__0 ),
        .I1(\n_0_gstage1.q_dly[2]_i_5__0 ),
        .O(\n_0_gstage1.q_dly_reg[2]_i_2__0 ),
        .S(sel_pipe[2]));
MUXF7 \gstage1.q_dly_reg[2]_i_3__0 
       (.I0(\n_0_gstage1.q_dly[2]_i_6__0 ),
        .I1(\n_0_gstage1.q_dly[2]_i_7__0 ),
        .O(\n_0_gstage1.q_dly_reg[2]_i_3__0 ),
        .S(sel_pipe[2]));
MUXF8 \gstage1.q_dly_reg[3]_i_1__0 
       (.I0(\n_0_gstage1.q_dly_reg[3]_i_2__0 ),
        .I1(\n_0_gstage1.q_dly_reg[3]_i_3__0 ),
        .O(D[3]),
        .S(sel_pipe[3]));
MUXF7 \gstage1.q_dly_reg[3]_i_2__0 
       (.I0(\n_0_gstage1.q_dly[3]_i_4__0 ),
        .I1(\n_0_gstage1.q_dly[3]_i_5__0 ),
        .O(\n_0_gstage1.q_dly_reg[3]_i_2__0 ),
        .S(sel_pipe[2]));
MUXF7 \gstage1.q_dly_reg[3]_i_3__0 
       (.I0(\n_0_gstage1.q_dly[3]_i_6__0 ),
        .I1(\n_0_gstage1.q_dly[3]_i_7__0 ),
        .O(\n_0_gstage1.q_dly_reg[3]_i_3__0 ),
        .S(sel_pipe[2]));
MUXF8 \gstage1.q_dly_reg[4]_i_1__0 
       (.I0(\n_0_gstage1.q_dly_reg[4]_i_2__0 ),
        .I1(\n_0_gstage1.q_dly_reg[4]_i_3__0 ),
        .O(D[4]),
        .S(sel_pipe[3]));
MUXF7 \gstage1.q_dly_reg[4]_i_2__0 
       (.I0(\n_0_gstage1.q_dly[4]_i_4__0 ),
        .I1(\n_0_gstage1.q_dly[4]_i_5__0 ),
        .O(\n_0_gstage1.q_dly_reg[4]_i_2__0 ),
        .S(sel_pipe[2]));
MUXF7 \gstage1.q_dly_reg[4]_i_3__0 
       (.I0(\n_0_gstage1.q_dly[4]_i_6__0 ),
        .I1(\n_0_gstage1.q_dly[4]_i_7__0 ),
        .O(\n_0_gstage1.q_dly_reg[4]_i_3__0 ),
        .S(sel_pipe[2]));
MUXF8 \gstage1.q_dly_reg[5]_i_1__0 
       (.I0(\n_0_gstage1.q_dly_reg[5]_i_2__0 ),
        .I1(\n_0_gstage1.q_dly_reg[5]_i_3__0 ),
        .O(D[5]),
        .S(sel_pipe[3]));
MUXF7 \gstage1.q_dly_reg[5]_i_2__0 
       (.I0(\n_0_gstage1.q_dly[5]_i_4__0 ),
        .I1(\n_0_gstage1.q_dly[5]_i_5__0 ),
        .O(\n_0_gstage1.q_dly_reg[5]_i_2__0 ),
        .S(sel_pipe[2]));
MUXF7 \gstage1.q_dly_reg[5]_i_3__0 
       (.I0(\n_0_gstage1.q_dly[5]_i_6__0 ),
        .I1(\n_0_gstage1.q_dly[5]_i_7__0 ),
        .O(\n_0_gstage1.q_dly_reg[5]_i_3__0 ),
        .S(sel_pipe[2]));
MUXF8 \gstage1.q_dly_reg[6]_i_1__0 
       (.I0(\n_0_gstage1.q_dly_reg[6]_i_2__0 ),
        .I1(\n_0_gstage1.q_dly_reg[6]_i_3__0 ),
        .O(D[6]),
        .S(sel_pipe[3]));
MUXF7 \gstage1.q_dly_reg[6]_i_2__0 
       (.I0(\n_0_gstage1.q_dly[6]_i_4__0 ),
        .I1(\n_0_gstage1.q_dly[6]_i_5__0 ),
        .O(\n_0_gstage1.q_dly_reg[6]_i_2__0 ),
        .S(sel_pipe[2]));
MUXF7 \gstage1.q_dly_reg[6]_i_3__0 
       (.I0(\n_0_gstage1.q_dly[6]_i_6__0 ),
        .I1(\n_0_gstage1.q_dly[6]_i_7__0 ),
        .O(\n_0_gstage1.q_dly_reg[6]_i_3__0 ),
        .S(sel_pipe[2]));
MUXF8 \gstage1.q_dly_reg[7]_i_1__0 
       (.I0(\n_0_gstage1.q_dly_reg[7]_i_2__0 ),
        .I1(\n_0_gstage1.q_dly_reg[7]_i_3__0 ),
        .O(D[7]),
        .S(sel_pipe[3]));
MUXF7 \gstage1.q_dly_reg[7]_i_2__0 
       (.I0(\n_0_gstage1.q_dly[7]_i_4__0 ),
        .I1(\n_0_gstage1.q_dly[7]_i_5__0 ),
        .O(\n_0_gstage1.q_dly_reg[7]_i_2__0 ),
        .S(sel_pipe[2]));
MUXF7 \gstage1.q_dly_reg[7]_i_3__0 
       (.I0(\n_0_gstage1.q_dly[7]_i_6__0 ),
        .I1(\n_0_gstage1.q_dly[7]_i_7__0 ),
        .O(\n_0_gstage1.q_dly_reg[7]_i_3__0 ),
        .S(sel_pipe[2]));
MUXF8 \gstage1.q_dly_reg[8]_i_1__0 
       (.I0(\n_0_gstage1.q_dly_reg[8]_i_2__0 ),
        .I1(\n_0_gstage1.q_dly_reg[8]_i_3__0 ),
        .O(D[8]),
        .S(sel_pipe[3]));
MUXF7 \gstage1.q_dly_reg[8]_i_2__0 
       (.I0(\n_0_gstage1.q_dly[8]_i_4__0 ),
        .I1(\n_0_gstage1.q_dly[8]_i_5__0 ),
        .O(\n_0_gstage1.q_dly_reg[8]_i_2__0 ),
        .S(sel_pipe[2]));
MUXF7 \gstage1.q_dly_reg[8]_i_3__0 
       (.I0(\n_0_gstage1.q_dly[8]_i_6__0 ),
        .I1(\n_0_gstage1.q_dly[8]_i_7__0 ),
        .O(\n_0_gstage1.q_dly_reg[8]_i_3__0 ),
        .S(sel_pipe[2]));
FDRE #(
    .INIT(1'b0)) 
     \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(I4[0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(I4[1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(I4[2]),
        .Q(sel_pipe[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \no_softecc_sel_reg.ce_pri.sel_pipe_reg[3] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(I4[3]),
        .Q(sel_pipe[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width
   (D,
    E,
    aclk,
    I1,
    O4,
    Q,
    O79);
  output [64:0]D;
  input [0:0]E;
  input aclk;
  input [0:0]I1;
  input [8:0]O4;
  input [8:0]Q;
  input [64:0]O79;

  wire [64:0]D;
  wire [0:0]E;
  wire [0:0]I1;
  wire [8:0]O4;
  wire [64:0]O79;
  wire [8:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .E(E),
        .I1(I1),
        .O4(O4),
        .O79(O79),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized0
   (I3,
    I19,
    I1,
    aclk,
    I2,
    Q,
    I4,
    I5);
  output [7:0]I3;
  output [0:0]I19;
  input I1;
  input aclk;
  input I2;
  input [0:0]Q;
  input [20:0]I4;
  input [11:0]I5;

  wire I1;
  wire [0:0]I19;
  wire I2;
  wire [7:0]I3;
  wire [20:0]I4;
  wire [11:0]I5;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.I1(I1),
        .I19(I19),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized1
   (I2,
    I18,
    I5,
    aclk,
    I6,
    Q,
    I3,
    I4);
  output [7:0]I2;
  output [0:0]I18;
  input I5;
  input aclk;
  input I6;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [0:0]I18;
  wire [7:0]I2;
  wire [20:0]I3;
  wire [11:0]I4;
  wire I5;
  wire I6;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.I18(I18),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized10
   (I10,
    I25,
    I23,
    aclk,
    I24,
    Q,
    I3,
    I4);
  output [7:0]I10;
  output [0:0]I25;
  input I23;
  input aclk;
  input I24;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I10;
  wire I23;
  wire I24;
  wire [0:0]I25;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized10 \prim_noinit.ram 
       (.I10(I10),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I3(I3),
        .I4(I4),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized11
   (I9,
    I24,
    I25,
    aclk,
    I26,
    Q,
    I3,
    I4);
  output [7:0]I9;
  output [0:0]I24;
  input I25;
  input aclk;
  input I26;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [0:0]I24;
  wire I25;
  wire I26;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [7:0]I9;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized11 \prim_noinit.ram 
       (.I24(I24),
        .I25(I25),
        .I26(I26),
        .I3(I3),
        .I4(I4),
        .I9(I9),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized12
   (I16,
    I31,
    I27,
    aclk,
    I28,
    Q,
    I3,
    I4);
  output [7:0]I16;
  output [0:0]I31;
  input I27;
  input aclk;
  input I28;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I16;
  wire I27;
  wire I28;
  wire [20:0]I3;
  wire [0:0]I31;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized12 \prim_noinit.ram 
       (.I16(I16),
        .I27(I27),
        .I28(I28),
        .I3(I3),
        .I31(I31),
        .I4(I4),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized13
   (I15,
    I30,
    I29,
    aclk,
    I1,
    Q,
    I3,
    I4);
  output [7:0]I15;
  output [0:0]I30;
  input I29;
  input aclk;
  input I1;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire I1;
  wire [7:0]I15;
  wire I29;
  wire [20:0]I3;
  wire [0:0]I30;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized13 \prim_noinit.ram 
       (.I1(I1),
        .I15(I15),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I4(I4),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized14
   (I14,
    I29,
    I31,
    aclk,
    I32,
    Q,
    I3,
    I4);
  output [7:0]I14;
  output [0:0]I29;
  input I31;
  input aclk;
  input I32;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I14;
  wire [0:0]I29;
  wire [20:0]I3;
  wire I31;
  wire I32;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized14 \prim_noinit.ram 
       (.I14(I14),
        .I29(I29),
        .I3(I3),
        .I31(I31),
        .I32(I32),
        .I4(I4),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized15
   (I13,
    I28,
    I33,
    aclk,
    I34,
    Q,
    I3,
    I4);
  output [7:0]I13;
  output [0:0]I28;
  input I33;
  input aclk;
  input I34;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I13;
  wire [0:0]I28;
  wire [20:0]I3;
  wire I33;
  wire I34;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized15 \prim_noinit.ram 
       (.I13(I13),
        .I28(I28),
        .I3(I3),
        .I33(I33),
        .I34(I34),
        .I4(I4),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized16
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized16 \prim_noinit.ram 
       (.D(D),
        .I3(I3),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized17
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized17 \prim_noinit.ram 
       (.D(D),
        .I3(I3),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized18
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized18 \prim_noinit.ram 
       (.D(D),
        .I3(I3),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized19
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized19 \prim_noinit.ram 
       (.D(D),
        .I3(I3),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized2
   (I1,
    I17,
    I7,
    aclk,
    I8,
    Q,
    I3,
    I4);
  output [7:0]I1;
  output [0:0]I17;
  input I7;
  input aclk;
  input I8;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I1;
  wire [0:0]I17;
  wire [20:0]I3;
  wire [11:0]I4;
  wire I7;
  wire I8;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.I1(I1),
        .I17(I17),
        .I3(I3),
        .I4(I4),
        .I7(I7),
        .I8(I8),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized20
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized20 \prim_noinit.ram 
       (.D(D),
        .I3(I3),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized21
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized21 \prim_noinit.ram 
       (.D(D),
        .I3(I3),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized22
   (I3,
    I19,
    I1,
    aclk,
    I2,
    Q,
    I4,
    I5);
  output [7:0]I3;
  output [0:0]I19;
  input I1;
  input aclk;
  input I2;
  input [0:0]Q;
  input [20:0]I4;
  input [11:0]I5;

  wire I1;
  wire [0:0]I19;
  wire I2;
  wire [7:0]I3;
  wire [20:0]I4;
  wire [11:0]I5;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized22 \prim_noinit.ram 
       (.I1(I1),
        .I19(I19),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized23
   (I2,
    I18,
    I5,
    aclk,
    I6,
    Q,
    I3,
    I4);
  output [7:0]I2;
  output [0:0]I18;
  input I5;
  input aclk;
  input I6;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [0:0]I18;
  wire [7:0]I2;
  wire [20:0]I3;
  wire [11:0]I4;
  wire I5;
  wire I6;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized23 \prim_noinit.ram 
       (.I18(I18),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized24
   (I1,
    I17,
    I7,
    aclk,
    I8,
    Q,
    I3,
    I4);
  output [7:0]I1;
  output [0:0]I17;
  input I7;
  input aclk;
  input I8;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I1;
  wire [0:0]I17;
  wire [20:0]I3;
  wire [11:0]I4;
  wire I7;
  wire I8;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized24 \prim_noinit.ram 
       (.I1(I1),
        .I17(I17),
        .I3(I3),
        .I4(I4),
        .I7(I7),
        .I8(I8),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized25
   (DOBDO,
    DOPBDOP,
    I9,
    aclk,
    I10,
    Q,
    I3,
    I4);
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input I9;
  input aclk;
  input I10;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire I10;
  wire [20:0]I3;
  wire [11:0]I4;
  wire I9;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized25 \prim_noinit.ram 
       (.DOBDO(DOBDO),
        .DOPBDOP(DOPBDOP),
        .I10(I10),
        .I3(I3),
        .I4(I4),
        .I9(I9),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized26
   (I8,
    I23,
    I11,
    aclk,
    I12,
    Q,
    I3,
    I4);
  output [7:0]I8;
  output [0:0]I23;
  input I11;
  input aclk;
  input I12;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire I11;
  wire I12;
  wire [0:0]I23;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [7:0]I8;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized26 \prim_noinit.ram 
       (.I11(I11),
        .I12(I12),
        .I23(I23),
        .I3(I3),
        .I4(I4),
        .I8(I8),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized27
   (I7,
    I22,
    I13,
    aclk,
    I14,
    Q,
    I3,
    I4);
  output [7:0]I7;
  output [0:0]I22;
  input I13;
  input aclk;
  input I14;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire I13;
  wire I14;
  wire [0:0]I22;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [7:0]I7;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized27 \prim_noinit.ram 
       (.I13(I13),
        .I14(I14),
        .I22(I22),
        .I3(I3),
        .I4(I4),
        .I7(I7),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized28
   (I6,
    I21,
    I15,
    aclk,
    I16,
    Q,
    I3,
    I4);
  output [7:0]I6;
  output [0:0]I21;
  input I15;
  input aclk;
  input I16;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire I15;
  wire I16;
  wire [0:0]I21;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [7:0]I6;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized28 \prim_noinit.ram 
       (.I15(I15),
        .I16(I16),
        .I21(I21),
        .I3(I3),
        .I4(I4),
        .I6(I6),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized29
   (I5,
    I20,
    I17,
    aclk,
    I18,
    Q,
    I3,
    I4);
  output [7:0]I5;
  output [0:0]I20;
  input I17;
  input aclk;
  input I18;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire I17;
  wire I18;
  wire [0:0]I20;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [7:0]I5;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized29 \prim_noinit.ram 
       (.I17(I17),
        .I18(I18),
        .I20(I20),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized3
   (DOBDO,
    DOPBDOP,
    I9,
    aclk,
    I10,
    Q,
    I3,
    I4);
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input I9;
  input aclk;
  input I10;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire I10;
  wire [20:0]I3;
  wire [11:0]I4;
  wire I9;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized3 \prim_noinit.ram 
       (.DOBDO(DOBDO),
        .DOPBDOP(DOPBDOP),
        .I10(I10),
        .I3(I3),
        .I4(I4),
        .I9(I9),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized30
   (I12,
    I27,
    I19,
    aclk,
    I20,
    Q,
    I3,
    I4);
  output [7:0]I12;
  output [0:0]I27;
  input I19;
  input aclk;
  input I20;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I12;
  wire I19;
  wire I20;
  wire [0:0]I27;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized30 \prim_noinit.ram 
       (.I12(I12),
        .I19(I19),
        .I20(I20),
        .I27(I27),
        .I3(I3),
        .I4(I4),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized31
   (I11,
    I26,
    I21,
    aclk,
    I22,
    Q,
    I3,
    I4);
  output [7:0]I11;
  output [0:0]I26;
  input I21;
  input aclk;
  input I22;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I11;
  wire I21;
  wire I22;
  wire [0:0]I26;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized31 \prim_noinit.ram 
       (.I11(I11),
        .I21(I21),
        .I22(I22),
        .I26(I26),
        .I3(I3),
        .I4(I4),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized32
   (I10,
    I25,
    I23,
    aclk,
    I24,
    Q,
    I3,
    I4);
  output [7:0]I10;
  output [0:0]I25;
  input I23;
  input aclk;
  input I24;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I10;
  wire I23;
  wire I24;
  wire [0:0]I25;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized32 \prim_noinit.ram 
       (.I10(I10),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I3(I3),
        .I4(I4),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized33
   (I9,
    I24,
    I25,
    aclk,
    I26,
    Q,
    I3,
    I4);
  output [7:0]I9;
  output [0:0]I24;
  input I25;
  input aclk;
  input I26;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [0:0]I24;
  wire I25;
  wire I26;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [7:0]I9;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized33 \prim_noinit.ram 
       (.I24(I24),
        .I25(I25),
        .I26(I26),
        .I3(I3),
        .I4(I4),
        .I9(I9),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized34
   (I16,
    I31,
    I27,
    aclk,
    I28,
    Q,
    I3,
    I4);
  output [7:0]I16;
  output [0:0]I31;
  input I27;
  input aclk;
  input I28;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I16;
  wire I27;
  wire I28;
  wire [20:0]I3;
  wire [0:0]I31;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized34 \prim_noinit.ram 
       (.I16(I16),
        .I27(I27),
        .I28(I28),
        .I3(I3),
        .I31(I31),
        .I4(I4),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized35
   (I15,
    I30,
    I29,
    aclk,
    I1,
    Q,
    I3,
    I4);
  output [7:0]I15;
  output [0:0]I30;
  input I29;
  input aclk;
  input I1;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire I1;
  wire [7:0]I15;
  wire I29;
  wire [20:0]I3;
  wire [0:0]I30;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized35 \prim_noinit.ram 
       (.I1(I1),
        .I15(I15),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I4(I4),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized36
   (I14,
    I29,
    I31,
    aclk,
    I32,
    Q,
    I3,
    I4);
  output [7:0]I14;
  output [0:0]I29;
  input I31;
  input aclk;
  input I32;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I14;
  wire [0:0]I29;
  wire [20:0]I3;
  wire I31;
  wire I32;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized36 \prim_noinit.ram 
       (.I14(I14),
        .I29(I29),
        .I3(I3),
        .I31(I31),
        .I32(I32),
        .I4(I4),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized37
   (I13,
    I28,
    I33,
    aclk,
    I34,
    Q,
    I3,
    I4);
  output [7:0]I13;
  output [0:0]I28;
  input I33;
  input aclk;
  input I34;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I13;
  wire [0:0]I28;
  wire [20:0]I3;
  wire I33;
  wire I34;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized37 \prim_noinit.ram 
       (.I13(I13),
        .I28(I28),
        .I3(I3),
        .I33(I33),
        .I34(I34),
        .I4(I4),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized38
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized38 \prim_noinit.ram 
       (.D(D),
        .I3(I3),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized39
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized39 \prim_noinit.ram 
       (.D(D),
        .I3(I3),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized4
   (I8,
    I23,
    I11,
    aclk,
    I12,
    Q,
    I3,
    I4);
  output [7:0]I8;
  output [0:0]I23;
  input I11;
  input aclk;
  input I12;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire I11;
  wire I12;
  wire [0:0]I23;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [7:0]I8;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized4 \prim_noinit.ram 
       (.I11(I11),
        .I12(I12),
        .I23(I23),
        .I3(I3),
        .I4(I4),
        .I8(I8),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized40
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized40 \prim_noinit.ram 
       (.D(D),
        .I3(I3),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized41
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized41 \prim_noinit.ram 
       (.D(D),
        .I3(I3),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized42
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized42 \prim_noinit.ram 
       (.D(D),
        .I3(I3),
        .I4(I4),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized43
   (D,
    aclk,
    I1,
    E,
    O3,
    I2,
    argen_to_tdf_payload);
  output [14:0]D;
  input aclk;
  input I1;
  input [0:0]E;
  input [8:0]O3;
  input [8:0]I2;
  input [15:0]argen_to_tdf_payload;

  wire [14:0]D;
  wire [0:0]E;
  wire I1;
  wire [8:0]I2;
  wire [8:0]O3;
  wire aclk;
  wire [15:0]argen_to_tdf_payload;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized43 \prim_noinit.ram 
       (.D(D),
        .E(E),
        .I1(I1),
        .I2(I2),
        .O3(O3),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized5
   (I7,
    I22,
    I13,
    aclk,
    I14,
    Q,
    I3,
    I4);
  output [7:0]I7;
  output [0:0]I22;
  input I13;
  input aclk;
  input I14;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire I13;
  wire I14;
  wire [0:0]I22;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [7:0]I7;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized5 \prim_noinit.ram 
       (.I13(I13),
        .I14(I14),
        .I22(I22),
        .I3(I3),
        .I4(I4),
        .I7(I7),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized6
   (I6,
    I21,
    I15,
    aclk,
    I16,
    Q,
    I3,
    I4);
  output [7:0]I6;
  output [0:0]I21;
  input I15;
  input aclk;
  input I16;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire I15;
  wire I16;
  wire [0:0]I21;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [7:0]I6;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized6 \prim_noinit.ram 
       (.I15(I15),
        .I16(I16),
        .I21(I21),
        .I3(I3),
        .I4(I4),
        .I6(I6),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized7
   (I5,
    I20,
    I17,
    aclk,
    I18,
    Q,
    I3,
    I4);
  output [7:0]I5;
  output [0:0]I20;
  input I17;
  input aclk;
  input I18;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire I17;
  wire I18;
  wire [0:0]I20;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [7:0]I5;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized7 \prim_noinit.ram 
       (.I17(I17),
        .I18(I18),
        .I20(I20),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized8
   (I12,
    I27,
    I19,
    aclk,
    I20,
    Q,
    I3,
    I4);
  output [7:0]I12;
  output [0:0]I27;
  input I19;
  input aclk;
  input I20;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I12;
  wire I19;
  wire I20;
  wire [0:0]I27;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized8 \prim_noinit.ram 
       (.I12(I12),
        .I19(I19),
        .I20(I20),
        .I27(I27),
        .I3(I3),
        .I4(I4),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_width__parameterized9
   (I11,
    I26,
    I21,
    aclk,
    I22,
    Q,
    I3,
    I4);
  output [7:0]I11;
  output [0:0]I26;
  input I21;
  input aclk;
  input I22;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I11;
  wire I21;
  wire I22;
  wire [0:0]I26;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized9 \prim_noinit.ram 
       (.I11(I11),
        .I21(I21),
        .I22(I22),
        .I26(I26),
        .I3(I3),
        .I4(I4),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper
   (D,
    E,
    aclk,
    I1,
    O4,
    Q,
    O79);
  output [64:0]D;
  input [0:0]E;
  input aclk;
  input [0:0]I1;
  input [8:0]O4;
  input [8:0]Q;
  input [64:0]O79;

  wire [64:0]D;
  wire [0:0]E;
  wire [0:0]I1;
  wire [8:0]O4;
  wire [64:0]O79;
  wire [8:0]Q;
  wire aclk;
  wire \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,O4,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({O79[31:8],O79[6:0],O79[64]}),
        .DIBDI(O79[63:32]),
        .DIPADIP({1'b0,1'b0,1'b0,O79[7]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({D[32:9],D[7:0]}),
        .DOBDO(D[64:33]),
        .DOPADOP({\n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[8]}),
        .DOPBDOP({\n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(E),
        .ENBWREN(I1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({I1,I1,I1,I1,I1,I1,I1,I1}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized0
   (I3,
    I19,
    I1,
    aclk,
    I2,
    Q,
    I4,
    I5);
  output [7:0]I3;
  output [0:0]I19;
  input I1;
  input aclk;
  input I2;
  input [0:0]Q;
  input [20:0]I4;
  input [11:0]I5;

  wire I1;
  wire [0:0]I19;
  wire I2;
  wire [7:0]I3;
  wire [20:0]I4;
  wire [11:0]I5;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I4[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I5,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I4[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I4[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I3}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I19}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I1),
        .ENBWREN(I2),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized1
   (I2,
    I18,
    I5,
    aclk,
    I6,
    Q,
    I3,
    I4);
  output [7:0]I2;
  output [0:0]I18;
  input I5;
  input aclk;
  input I6;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [0:0]I18;
  wire [7:0]I2;
  wire [20:0]I3;
  wire [11:0]I4;
  wire I5;
  wire I6;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I2}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I18}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I5),
        .ENBWREN(I6),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized10
   (I10,
    I25,
    I23,
    aclk,
    I24,
    Q,
    I3,
    I4);
  output [7:0]I10;
  output [0:0]I25;
  input I23;
  input aclk;
  input I24;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I10;
  wire I23;
  wire I24;
  wire [0:0]I25;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I10}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I25}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I23),
        .ENBWREN(I24),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized11
   (I9,
    I24,
    I25,
    aclk,
    I26,
    Q,
    I3,
    I4);
  output [7:0]I9;
  output [0:0]I24;
  input I25;
  input aclk;
  input I26;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [0:0]I24;
  wire I25;
  wire I26;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [7:0]I9;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I9}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I24}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I25),
        .ENBWREN(I26),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized12
   (I16,
    I31,
    I27,
    aclk,
    I28,
    Q,
    I3,
    I4);
  output [7:0]I16;
  output [0:0]I31;
  input I27;
  input aclk;
  input I28;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I16;
  wire I27;
  wire I28;
  wire [20:0]I3;
  wire [0:0]I31;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I16}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I31}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I27),
        .ENBWREN(I28),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized13
   (I15,
    I30,
    I29,
    aclk,
    I1,
    Q,
    I3,
    I4);
  output [7:0]I15;
  output [0:0]I30;
  input I29;
  input aclk;
  input I1;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire I1;
  wire [7:0]I15;
  wire I29;
  wire [20:0]I3;
  wire [0:0]I30;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I15}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I30}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I29),
        .ENBWREN(I1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized14
   (I14,
    I29,
    I31,
    aclk,
    I32,
    Q,
    I3,
    I4);
  output [7:0]I14;
  output [0:0]I29;
  input I31;
  input aclk;
  input I32;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I14;
  wire [0:0]I29;
  wire [20:0]I3;
  wire I31;
  wire I32;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I14}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I29}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I31),
        .ENBWREN(I32),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized15
   (I13,
    I28,
    I33,
    aclk,
    I34,
    Q,
    I3,
    I4);
  output [7:0]I13;
  output [0:0]I28;
  input I33;
  input aclk;
  input I34;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I13;
  wire [0:0]I28;
  wire [20:0]I3;
  wire I33;
  wire I34;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I13}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I28}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I33),
        .ENBWREN(I34),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized16
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire CASCADEOUTA;
  wire CASCADEOUTB;
  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEOUTA),
        .CASCADEOUTB(CASCADEOUTB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(CASCADEOUTA),
        .CASCADEINB(CASCADEOUTB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized17
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire CASCADEOUTA;
  wire CASCADEOUTB;
  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEOUTA),
        .CASCADEOUTB(CASCADEOUTB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(CASCADEOUTA),
        .CASCADEINB(CASCADEOUTB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized18
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire CASCADEOUTA;
  wire CASCADEOUTB;
  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEOUTA),
        .CASCADEOUTB(CASCADEOUTB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(CASCADEOUTA),
        .CASCADEINB(CASCADEOUTB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized19
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire CASCADEOUTA;
  wire CASCADEOUTB;
  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEOUTA),
        .CASCADEOUTB(CASCADEOUTB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(CASCADEOUTA),
        .CASCADEINB(CASCADEOUTB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized2
   (I1,
    I17,
    I7,
    aclk,
    I8,
    Q,
    I3,
    I4);
  output [7:0]I1;
  output [0:0]I17;
  input I7;
  input aclk;
  input I8;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I1;
  wire [0:0]I17;
  wire [20:0]I3;
  wire [11:0]I4;
  wire I7;
  wire I8;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I1}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I17}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I7),
        .ENBWREN(I8),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized20
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire CASCADEOUTA;
  wire CASCADEOUTB;
  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEOUTA),
        .CASCADEOUTB(CASCADEOUTB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(CASCADEOUTA),
        .CASCADEINB(CASCADEOUTB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized21
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire CASCADEOUTA;
  wire CASCADEOUTB;
  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEOUTA),
        .CASCADEOUTB(CASCADEOUTB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(CASCADEOUTA),
        .CASCADEINB(CASCADEOUTB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized22
   (I3,
    I19,
    I1,
    aclk,
    I2,
    Q,
    I4,
    I5);
  output [7:0]I3;
  output [0:0]I19;
  input I1;
  input aclk;
  input I2;
  input [0:0]Q;
  input [20:0]I4;
  input [11:0]I5;

  wire I1;
  wire [0:0]I19;
  wire I2;
  wire [7:0]I3;
  wire [20:0]I4;
  wire [11:0]I5;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I4[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I5,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I4[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I4[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I3}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I19}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I1),
        .ENBWREN(I2),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized23
   (I2,
    I18,
    I5,
    aclk,
    I6,
    Q,
    I3,
    I4);
  output [7:0]I2;
  output [0:0]I18;
  input I5;
  input aclk;
  input I6;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [0:0]I18;
  wire [7:0]I2;
  wire [20:0]I3;
  wire [11:0]I4;
  wire I5;
  wire I6;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I2}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I18}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I5),
        .ENBWREN(I6),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized24
   (I1,
    I17,
    I7,
    aclk,
    I8,
    Q,
    I3,
    I4);
  output [7:0]I1;
  output [0:0]I17;
  input I7;
  input aclk;
  input I8;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I1;
  wire [0:0]I17;
  wire [20:0]I3;
  wire [11:0]I4;
  wire I7;
  wire I8;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I1}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I17}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I7),
        .ENBWREN(I8),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized25
   (DOBDO,
    DOPBDOP,
    I9,
    aclk,
    I10,
    Q,
    I3,
    I4);
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input I9;
  input aclk;
  input I10;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire I10;
  wire [20:0]I3;
  wire [11:0]I4;
  wire I9;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],DOPBDOP}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I9),
        .ENBWREN(I10),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized26
   (I8,
    I23,
    I11,
    aclk,
    I12,
    Q,
    I3,
    I4);
  output [7:0]I8;
  output [0:0]I23;
  input I11;
  input aclk;
  input I12;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire I11;
  wire I12;
  wire [0:0]I23;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [7:0]I8;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I8}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I23}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I11),
        .ENBWREN(I12),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized27
   (I7,
    I22,
    I13,
    aclk,
    I14,
    Q,
    I3,
    I4);
  output [7:0]I7;
  output [0:0]I22;
  input I13;
  input aclk;
  input I14;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire I13;
  wire I14;
  wire [0:0]I22;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [7:0]I7;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I7}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I22}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I13),
        .ENBWREN(I14),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized28
   (I6,
    I21,
    I15,
    aclk,
    I16,
    Q,
    I3,
    I4);
  output [7:0]I6;
  output [0:0]I21;
  input I15;
  input aclk;
  input I16;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire I15;
  wire I16;
  wire [0:0]I21;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [7:0]I6;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I6}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I21}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I15),
        .ENBWREN(I16),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized29
   (I5,
    I20,
    I17,
    aclk,
    I18,
    Q,
    I3,
    I4);
  output [7:0]I5;
  output [0:0]I20;
  input I17;
  input aclk;
  input I18;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire I17;
  wire I18;
  wire [0:0]I20;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [7:0]I5;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I5}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I20}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I17),
        .ENBWREN(I18),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized3
   (DOBDO,
    DOPBDOP,
    I9,
    aclk,
    I10,
    Q,
    I3,
    I4);
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input I9;
  input aclk;
  input I10;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire I10;
  wire [20:0]I3;
  wire [11:0]I4;
  wire I9;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],DOPBDOP}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I9),
        .ENBWREN(I10),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized30
   (I12,
    I27,
    I19,
    aclk,
    I20,
    Q,
    I3,
    I4);
  output [7:0]I12;
  output [0:0]I27;
  input I19;
  input aclk;
  input I20;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I12;
  wire I19;
  wire I20;
  wire [0:0]I27;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I12}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I27}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I19),
        .ENBWREN(I20),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized31
   (I11,
    I26,
    I21,
    aclk,
    I22,
    Q,
    I3,
    I4);
  output [7:0]I11;
  output [0:0]I26;
  input I21;
  input aclk;
  input I22;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I11;
  wire I21;
  wire I22;
  wire [0:0]I26;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I11}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I26}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I21),
        .ENBWREN(I22),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized32
   (I10,
    I25,
    I23,
    aclk,
    I24,
    Q,
    I3,
    I4);
  output [7:0]I10;
  output [0:0]I25;
  input I23;
  input aclk;
  input I24;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I10;
  wire I23;
  wire I24;
  wire [0:0]I25;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I10}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I25}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I23),
        .ENBWREN(I24),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized33
   (I9,
    I24,
    I25,
    aclk,
    I26,
    Q,
    I3,
    I4);
  output [7:0]I9;
  output [0:0]I24;
  input I25;
  input aclk;
  input I26;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [0:0]I24;
  wire I25;
  wire I26;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [7:0]I9;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I9}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I24}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I25),
        .ENBWREN(I26),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized34
   (I16,
    I31,
    I27,
    aclk,
    I28,
    Q,
    I3,
    I4);
  output [7:0]I16;
  output [0:0]I31;
  input I27;
  input aclk;
  input I28;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I16;
  wire I27;
  wire I28;
  wire [20:0]I3;
  wire [0:0]I31;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I16}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I31}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I27),
        .ENBWREN(I28),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized35
   (I15,
    I30,
    I29,
    aclk,
    I1,
    Q,
    I3,
    I4);
  output [7:0]I15;
  output [0:0]I30;
  input I29;
  input aclk;
  input I1;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire I1;
  wire [7:0]I15;
  wire I29;
  wire [20:0]I3;
  wire [0:0]I30;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I15}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I30}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I29),
        .ENBWREN(I1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized36
   (I14,
    I29,
    I31,
    aclk,
    I32,
    Q,
    I3,
    I4);
  output [7:0]I14;
  output [0:0]I29;
  input I31;
  input aclk;
  input I32;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I14;
  wire [0:0]I29;
  wire [20:0]I3;
  wire I31;
  wire I32;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I14}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I29}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I31),
        .ENBWREN(I32),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized37
   (I13,
    I28,
    I33,
    aclk,
    I34,
    Q,
    I3,
    I4);
  output [7:0]I13;
  output [0:0]I28;
  input I33;
  input aclk;
  input I34;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I13;
  wire [0:0]I28;
  wire [20:0]I3;
  wire I33;
  wire I34;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I13}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I28}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I33),
        .ENBWREN(I34),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized38
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire CASCADEOUTA;
  wire CASCADEOUTB;
  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEOUTA),
        .CASCADEOUTB(CASCADEOUTB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(CASCADEOUTA),
        .CASCADEINB(CASCADEOUTB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized39
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire CASCADEOUTA;
  wire CASCADEOUTB;
  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEOUTA),
        .CASCADEOUTB(CASCADEOUTB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(CASCADEOUTA),
        .CASCADEINB(CASCADEOUTB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized4
   (I8,
    I23,
    I11,
    aclk,
    I12,
    Q,
    I3,
    I4);
  output [7:0]I8;
  output [0:0]I23;
  input I11;
  input aclk;
  input I12;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire I11;
  wire I12;
  wire [0:0]I23;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [7:0]I8;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I8}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I23}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I11),
        .ENBWREN(I12),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized40
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire CASCADEOUTA;
  wire CASCADEOUTB;
  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEOUTA),
        .CASCADEOUTB(CASCADEOUTB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(CASCADEOUTA),
        .CASCADEINB(CASCADEOUTB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized41
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire CASCADEOUTA;
  wire CASCADEOUTB;
  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEOUTA),
        .CASCADEOUTB(CASCADEOUTB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(CASCADEOUTA),
        .CASCADEINB(CASCADEOUTB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized42
   (D,
    bram_wr_en,
    aclk,
    bram_rd_en,
    Q,
    I3,
    I4);
  output [0:0]D;
  input bram_wr_en;
  input aclk;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]I3;
  input [15:0]I4;

  wire CASCADEOUTA;
  wire CASCADEOUTB;
  wire [0:0]D;
  wire [16:0]I3;
  wire [15:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEOUTA),
        .CASCADEOUTB(CASCADEOUTB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(I3[16:1]),
        .ADDRBWRADDR(I4),
        .CASCADEINA(CASCADEOUTA),
        .CASCADEINB(CASCADEOUTB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized43
   (D,
    aclk,
    I1,
    E,
    O3,
    I2,
    argen_to_tdf_payload);
  output [14:0]D;
  input aclk;
  input I1;
  input [0:0]E;
  input [8:0]O3;
  input [8:0]I2;
  input [15:0]argen_to_tdf_payload;

  wire [14:0]D;
  wire [0:0]E;
  wire I1;
  wire [8:0]I2;
  wire [8:0]O3;
  wire aclk;
  wire [15:0]argen_to_tdf_payload;
  wire [14:14]doutb;
  wire \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_10_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_11_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_16_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_17_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_18_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_19_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_1_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_24_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_25_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_26_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_27_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_2_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_32_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_33_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_34_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_35_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_3_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_8_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_9_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;

(* box_type = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({O3,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({I2,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,argen_to_tdf_payload[7:4],1'b0,1'b0,1'b0,1'b0,argen_to_tdf_payload[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,argen_to_tdf_payload[15:12],1'b0,1'b0,1'b0,1'b0,argen_to_tdf_payload[11:8]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_1_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_2_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_3_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,D[7:4],\n_8_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_9_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_10_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_11_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,D[3:0]}),
        .DOBDO({\n_16_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_17_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_18_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_19_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,D[14],doutb,D[13:12],\n_24_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_25_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_26_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_27_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,D[11:8]}),
        .DOPADOP({\n_32_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_33_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram }),
        .DOPBDOP({\n_34_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_35_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram }),
        .ENARDEN(I1),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized5
   (I7,
    I22,
    I13,
    aclk,
    I14,
    Q,
    I3,
    I4);
  output [7:0]I7;
  output [0:0]I22;
  input I13;
  input aclk;
  input I14;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire I13;
  wire I14;
  wire [0:0]I22;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [7:0]I7;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I7}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I22}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I13),
        .ENBWREN(I14),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized6
   (I6,
    I21,
    I15,
    aclk,
    I16,
    Q,
    I3,
    I4);
  output [7:0]I6;
  output [0:0]I21;
  input I15;
  input aclk;
  input I16;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire I15;
  wire I16;
  wire [0:0]I21;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [7:0]I6;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I6}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I21}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I15),
        .ENBWREN(I16),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized7
   (I5,
    I20,
    I17,
    aclk,
    I18,
    Q,
    I3,
    I4);
  output [7:0]I5;
  output [0:0]I20;
  input I17;
  input aclk;
  input I18;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire I17;
  wire I18;
  wire [0:0]I20;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [7:0]I5;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I5}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I20}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I17),
        .ENBWREN(I18),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized8
   (I12,
    I27,
    I19,
    aclk,
    I20,
    Q,
    I3,
    I4);
  output [7:0]I12;
  output [0:0]I27;
  input I19;
  input aclk;
  input I20;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I12;
  wire I19;
  wire I20;
  wire [0:0]I27;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I12}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I27}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I19),
        .ENBWREN(I20),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_prim_wrapper__parameterized9
   (I11,
    I26,
    I21,
    aclk,
    I22,
    Q,
    I3,
    I4);
  output [7:0]I11;
  output [0:0]I26;
  input I21;
  input aclk;
  input I22;
  input [0:0]Q;
  input [20:0]I3;
  input [11:0]I4;

  wire [7:0]I11;
  wire I21;
  wire I22;
  wire [0:0]I26;
  wire [20:0]I3;
  wire [11:0]I4;
  wire [0:0]Q;
  wire aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,I3[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,I4,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I11}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I26}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I21),
        .ENBWREN(I22),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_top
   (D,
    E,
    aclk,
    I1,
    O4,
    Q,
    O79);
  output [64:0]D;
  input [0:0]E;
  input aclk;
  input [0:0]I1;
  input [8:0]O4;
  input [8:0]Q;
  input [64:0]O79;

  wire [64:0]D;
  wire [0:0]E;
  wire [0:0]I1;
  wire [8:0]O4;
  wire [64:0]O79;
  wire [8:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .E(E),
        .I1(I1),
        .O4(O4),
        .O79(O79),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_top__parameterized0
   (D,
    I1,
    aclk,
    I2,
    Q,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    bram_wr_en,
    bram_rd_en);
  output [14:0]D;
  input I1;
  input aclk;
  input I2;
  input [0:0]Q;
  input [30:0]I3;
  input [15:0]I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input bram_wr_en;
  input bram_rd_en;

  wire [14:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire [30:0]I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire [15:0]I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;

axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.D(D),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_top__parameterized1
   (D,
    I1,
    aclk,
    I2,
    Q,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    bram_wr_en,
    bram_rd_en);
  output [13:0]D;
  input I1;
  input aclk;
  input I2;
  input [0:0]Q;
  input [29:0]I3;
  input [15:0]I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input bram_wr_en;
  input bram_rd_en;

  wire [13:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire [29:0]I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire [15:0]I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;

axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr__parameterized1 \valid.cstr 
       (.D(D),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_top__parameterized2
   (D,
    aclk,
    I1,
    E,
    O3,
    I2,
    argen_to_tdf_payload);
  output [14:0]D;
  input aclk;
  input I1;
  input [0:0]E;
  input [8:0]O3;
  input [8:0]I2;
  input [15:0]argen_to_tdf_payload;

  wire [14:0]D;
  wire [0:0]E;
  wire I1;
  wire [8:0]I2;
  wire [8:0]O3;
  wire aclk;
  wire [15:0]argen_to_tdf_payload;

axi_vfifo_ctrl_0_blk_mem_gen_generic_cstr__parameterized2 \valid.cstr 
       (.D(D),
        .E(E),
        .I1(I1),
        .I2(I2),
        .O3(O3),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_v8_2__parameterized0
   (D,
    E,
    aclk,
    I1,
    O4,
    Q,
    O79);
  output [64:0]D;
  input [0:0]E;
  input aclk;
  input [0:0]I1;
  input [8:0]O4;
  input [8:0]Q;
  input [64:0]O79;

  wire [64:0]D;
  wire [0:0]E;
  wire [0:0]I1;
  wire [8:0]O4;
  wire [64:0]O79;
  wire [8:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_v8_2_synth inst_blk_mem_gen
       (.D(D),
        .E(E),
        .I1(I1),
        .O4(O4),
        .O79(O79),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_v8_2__parameterized2
   (D,
    I1,
    aclk,
    I2,
    Q,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    bram_wr_en,
    bram_rd_en);
  output [14:0]D;
  input I1;
  input aclk;
  input I2;
  input [0:0]Q;
  input [30:0]I3;
  input [15:0]I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input bram_wr_en;
  input bram_rd_en;

  wire [14:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire [30:0]I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire [15:0]I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;

axi_vfifo_ctrl_0_blk_mem_gen_v8_2_synth__parameterized0 inst_blk_mem_gen
       (.D(D),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_v8_2__parameterized4
   (D,
    I1,
    aclk,
    I2,
    Q,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    bram_wr_en,
    bram_rd_en);
  output [13:0]D;
  input I1;
  input aclk;
  input I2;
  input [0:0]Q;
  input [29:0]I3;
  input [15:0]I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input bram_wr_en;
  input bram_rd_en;

  wire [13:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire [29:0]I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire [15:0]I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;

axi_vfifo_ctrl_0_blk_mem_gen_v8_2_synth__parameterized1 inst_blk_mem_gen
       (.D(D),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_v8_2__parameterized6
   (D,
    aclk,
    I1,
    E,
    O3,
    I2,
    argen_to_tdf_payload);
  output [14:0]D;
  input aclk;
  input I1;
  input [0:0]E;
  input [8:0]O3;
  input [8:0]I2;
  input [15:0]argen_to_tdf_payload;

  wire [14:0]D;
  wire [0:0]E;
  wire I1;
  wire [8:0]I2;
  wire [8:0]O3;
  wire aclk;
  wire [15:0]argen_to_tdf_payload;

axi_vfifo_ctrl_0_blk_mem_gen_v8_2_synth__parameterized2 inst_blk_mem_gen
       (.D(D),
        .E(E),
        .I1(I1),
        .I2(I2),
        .O3(O3),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2_synth" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_v8_2_synth
   (D,
    E,
    aclk,
    I1,
    O4,
    Q,
    O79);
  output [64:0]D;
  input [0:0]E;
  input aclk;
  input [0:0]I1;
  input [8:0]O4;
  input [8:0]Q;
  input [64:0]O79;

  wire [64:0]D;
  wire [0:0]E;
  wire [0:0]I1;
  wire [8:0]O4;
  wire [64:0]O79;
  wire [8:0]Q;
  wire aclk;

axi_vfifo_ctrl_0_blk_mem_gen_top \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .E(E),
        .I1(I1),
        .O4(O4),
        .O79(O79),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2_synth" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_v8_2_synth__parameterized0
   (D,
    I1,
    aclk,
    I2,
    Q,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    bram_wr_en,
    bram_rd_en);
  output [14:0]D;
  input I1;
  input aclk;
  input I2;
  input [0:0]Q;
  input [30:0]I3;
  input [15:0]I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input bram_wr_en;
  input bram_rd_en;

  wire [14:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire [30:0]I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire [15:0]I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;

axi_vfifo_ctrl_0_blk_mem_gen_top__parameterized0 \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2_synth" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_v8_2_synth__parameterized1
   (D,
    I1,
    aclk,
    I2,
    Q,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    bram_wr_en,
    bram_rd_en);
  output [13:0]D;
  input I1;
  input aclk;
  input I2;
  input [0:0]Q;
  input [29:0]I3;
  input [15:0]I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input bram_wr_en;
  input bram_rd_en;

  wire [13:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire [29:0]I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire [15:0]I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;

axi_vfifo_ctrl_0_blk_mem_gen_top__parameterized1 \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2_synth" *) 
module axi_vfifo_ctrl_0_blk_mem_gen_v8_2_synth__parameterized2
   (D,
    aclk,
    I1,
    E,
    O3,
    I2,
    argen_to_tdf_payload);
  output [14:0]D;
  input aclk;
  input I1;
  input [0:0]E;
  input [8:0]O3;
  input [8:0]I2;
  input [15:0]argen_to_tdf_payload;

  wire [14:0]D;
  wire [0:0]E;
  wire I1;
  wire [8:0]I2;
  wire [8:0]O3;
  wire aclk;
  wire [15:0]argen_to_tdf_payload;

axi_vfifo_ctrl_0_blk_mem_gen_top__parameterized2 \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .E(E),
        .I1(I1),
        .I2(I2),
        .O3(O3),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload));
endmodule

(* ORIG_REF_NAME = "bram_top" *) 
module axi_vfifo_ctrl_0_bram_top
   (D,
    I1,
    aclk,
    I2,
    Q,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    bram_wr_en,
    bram_rd_en);
  output [14:0]D;
  input I1;
  input aclk;
  input I2;
  input [0:0]Q;
  input [30:0]I3;
  input [15:0]I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input bram_wr_en;
  input bram_rd_en;

  wire [14:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire [30:0]I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire [15:0]I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;

axi_vfifo_ctrl_0_blk_mem_gen_v8_2__parameterized2 bmg
       (.D(D),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
endmodule

(* ORIG_REF_NAME = "bram_top" *) 
module axi_vfifo_ctrl_0_bram_top__parameterized0
   (D,
    I1,
    aclk,
    I2,
    Q,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    bram_wr_en,
    bram_rd_en);
  output [13:0]D;
  input I1;
  input aclk;
  input I2;
  input [0:0]Q;
  input [29:0]I3;
  input [15:0]I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input bram_wr_en;
  input bram_rd_en;

  wire [13:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire [29:0]I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire [15:0]I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;

axi_vfifo_ctrl_0_blk_mem_gen_v8_2__parameterized4 bmg
       (.D(D),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized0
   (S,
    A,
    I1,
    aclk,
    Q);
  output [12:0]S;
  input [0:0]A;
  input [12:0]I1;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [12:0]I1;
  wire [0:0]Q;
  wire [12:0]S;
  wire aclk;
  wire n_0_xst_addsub;

(* C_ADD_MODE = "1" *) 
   (* C_AINIT_VAL = "" *) 
   (* C_A_TYPE = "1" *) 
   (* C_A_WIDTH = "13" *) 
   (* C_BORROW_LOW = "1" *) 
   (* C_BYPASS_LOW = "0" *) 
   (* C_B_CONSTANT = "0" *) 
   (* C_B_TYPE = "1" *) 
   (* C_B_VALUE = "" *) 
   (* C_B_WIDTH = "13" *) 
   (* C_CE_OVERRIDES_BYPASS = "1" *) 
   (* C_CE_OVERRIDES_SCLR = "0" *) 
   (* C_HAS_BYPASS = "0" *) 
   (* C_HAS_CE = "0" *) 
   (* C_HAS_C_IN = "0" *) 
   (* C_HAS_C_OUT = "0" *) 
   (* C_HAS_SCLR = "1" *) 
   (* C_HAS_SINIT = "0" *) 
   (* C_HAS_SSET = "0" *) 
   (* C_IMPLEMENTATION = "1" *) 
   (* C_LATENCY = "1" *) 
   (* C_OUT_WIDTH = "13" *) 
   (* C_SCLR_OVERRIDES_SSET = "0" *) 
   (* C_SINIT_VAL = "" *) 
   (* C_VERBOSITY = "0" *) 
   (* C_XDEVICEFAMILY = "kintex7" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* secure_extras = "A" *) 
   axi_vfifo_ctrl_0_c_addsub_v12_0_viv__parameterized0__3 xst_addsub
       (.A({1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(I1),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(n_0_xst_addsub),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized0_118
   (S,
    A,
    I1,
    aclk,
    Q);
  output [12:0]S;
  input [0:0]A;
  input [12:0]I1;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [12:0]I1;
  wire [0:0]Q;
  wire [12:0]S;
  wire aclk;
  wire n_0_xst_addsub;

(* C_ADD_MODE = "1" *) 
   (* C_AINIT_VAL = "" *) 
   (* C_A_TYPE = "1" *) 
   (* C_A_WIDTH = "13" *) 
   (* C_BORROW_LOW = "1" *) 
   (* C_BYPASS_LOW = "0" *) 
   (* C_B_CONSTANT = "0" *) 
   (* C_B_TYPE = "1" *) 
   (* C_B_VALUE = "" *) 
   (* C_B_WIDTH = "13" *) 
   (* C_CE_OVERRIDES_BYPASS = "1" *) 
   (* C_CE_OVERRIDES_SCLR = "0" *) 
   (* C_HAS_BYPASS = "0" *) 
   (* C_HAS_CE = "0" *) 
   (* C_HAS_C_IN = "0" *) 
   (* C_HAS_C_OUT = "0" *) 
   (* C_HAS_SCLR = "1" *) 
   (* C_HAS_SINIT = "0" *) 
   (* C_HAS_SSET = "0" *) 
   (* C_IMPLEMENTATION = "1" *) 
   (* C_LATENCY = "1" *) 
   (* C_OUT_WIDTH = "13" *) 
   (* C_SCLR_OVERRIDES_SSET = "0" *) 
   (* C_SINIT_VAL = "" *) 
   (* C_VERBOSITY = "0" *) 
   (* C_XDEVICEFAMILY = "kintex7" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* secure_extras = "A" *) 
   axi_vfifo_ctrl_0_c_addsub_v12_0_viv__parameterized0 xst_addsub
       (.A({1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(I1),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(n_0_xst_addsub),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized0_119
   (S,
    Q,
    I1,
    aclk,
    I2);
  output [12:0]S;
  input [12:0]Q;
  input [12:0]I1;
  input aclk;
  input [0:0]I2;

  wire [12:0]I1;
  wire [0:0]I2;
  wire [12:0]Q;
  wire [12:0]S;
  wire aclk;
  wire n_0_xst_addsub;

(* C_ADD_MODE = "1" *) 
   (* C_AINIT_VAL = "" *) 
   (* C_A_TYPE = "1" *) 
   (* C_A_WIDTH = "13" *) 
   (* C_BORROW_LOW = "1" *) 
   (* C_BYPASS_LOW = "0" *) 
   (* C_B_CONSTANT = "0" *) 
   (* C_B_TYPE = "1" *) 
   (* C_B_VALUE = "" *) 
   (* C_B_WIDTH = "13" *) 
   (* C_CE_OVERRIDES_BYPASS = "1" *) 
   (* C_CE_OVERRIDES_SCLR = "0" *) 
   (* C_HAS_BYPASS = "0" *) 
   (* C_HAS_CE = "0" *) 
   (* C_HAS_C_IN = "0" *) 
   (* C_HAS_C_OUT = "0" *) 
   (* C_HAS_SCLR = "1" *) 
   (* C_HAS_SINIT = "0" *) 
   (* C_HAS_SSET = "0" *) 
   (* C_IMPLEMENTATION = "1" *) 
   (* C_LATENCY = "1" *) 
   (* C_OUT_WIDTH = "13" *) 
   (* C_SCLR_OVERRIDES_SSET = "0" *) 
   (* C_SINIT_VAL = "" *) 
   (* C_VERBOSITY = "0" *) 
   (* C_XDEVICEFAMILY = "kintex7" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* secure_extras = "A" *) 
   axi_vfifo_ctrl_0_c_addsub_v12_0_viv__parameterized0__5 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(I1),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(n_0_xst_addsub),
        .S(S),
        .SCLR(I2),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized0_120
   (D,
    Q,
    I1,
    aclk,
    I2);
  output [12:0]D;
  input [12:0]Q;
  input [12:0]I1;
  input aclk;
  input [0:0]I2;

  wire [12:0]D;
  wire [12:0]I1;
  wire [0:0]I2;
  wire [12:0]Q;
  wire aclk;
  wire n_0_xst_addsub;

(* C_ADD_MODE = "1" *) 
   (* C_AINIT_VAL = "" *) 
   (* C_A_TYPE = "1" *) 
   (* C_A_WIDTH = "13" *) 
   (* C_BORROW_LOW = "1" *) 
   (* C_BYPASS_LOW = "0" *) 
   (* C_B_CONSTANT = "0" *) 
   (* C_B_TYPE = "1" *) 
   (* C_B_VALUE = "" *) 
   (* C_B_WIDTH = "13" *) 
   (* C_CE_OVERRIDES_BYPASS = "1" *) 
   (* C_CE_OVERRIDES_SCLR = "0" *) 
   (* C_HAS_BYPASS = "0" *) 
   (* C_HAS_CE = "0" *) 
   (* C_HAS_C_IN = "0" *) 
   (* C_HAS_C_OUT = "0" *) 
   (* C_HAS_SCLR = "1" *) 
   (* C_HAS_SINIT = "0" *) 
   (* C_HAS_SSET = "0" *) 
   (* C_IMPLEMENTATION = "1" *) 
   (* C_LATENCY = "1" *) 
   (* C_OUT_WIDTH = "13" *) 
   (* C_SCLR_OVERRIDES_SSET = "0" *) 
   (* C_SINIT_VAL = "" *) 
   (* C_VERBOSITY = "0" *) 
   (* C_XDEVICEFAMILY = "kintex7" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* secure_extras = "A" *) 
   axi_vfifo_ctrl_0_c_addsub_v12_0_viv__parameterized0__4 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(I1),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(n_0_xst_addsub),
        .S(D),
        .SCLR(I2),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized0_98
   (S,
    Q,
    I1,
    aclk,
    I2);
  output [12:0]S;
  input [12:0]Q;
  input [12:0]I1;
  input aclk;
  input [0:0]I2;

  wire [12:0]I1;
  wire [0:0]I2;
  wire [12:0]Q;
  wire [12:0]S;
  wire aclk;
  wire n_0_xst_addsub;

(* C_ADD_MODE = "1" *) 
   (* C_AINIT_VAL = "" *) 
   (* C_A_TYPE = "1" *) 
   (* C_A_WIDTH = "13" *) 
   (* C_BORROW_LOW = "1" *) 
   (* C_BYPASS_LOW = "0" *) 
   (* C_B_CONSTANT = "0" *) 
   (* C_B_TYPE = "1" *) 
   (* C_B_VALUE = "" *) 
   (* C_B_WIDTH = "13" *) 
   (* C_CE_OVERRIDES_BYPASS = "1" *) 
   (* C_CE_OVERRIDES_SCLR = "0" *) 
   (* C_HAS_BYPASS = "0" *) 
   (* C_HAS_CE = "0" *) 
   (* C_HAS_C_IN = "0" *) 
   (* C_HAS_C_OUT = "0" *) 
   (* C_HAS_SCLR = "1" *) 
   (* C_HAS_SINIT = "0" *) 
   (* C_HAS_SSET = "0" *) 
   (* C_IMPLEMENTATION = "1" *) 
   (* C_LATENCY = "1" *) 
   (* C_OUT_WIDTH = "13" *) 
   (* C_SCLR_OVERRIDES_SSET = "0" *) 
   (* C_SINIT_VAL = "" *) 
   (* C_VERBOSITY = "0" *) 
   (* C_XDEVICEFAMILY = "kintex7" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* secure_extras = "A" *) 
   axi_vfifo_ctrl_0_c_addsub_v12_0_viv__parameterized0__2 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(I1),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(n_0_xst_addsub),
        .S(S),
        .SCLR(I2),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized0_99
   (D,
    Q,
    I1,
    aclk,
    I2);
  output [12:0]D;
  input [12:0]Q;
  input [12:0]I1;
  input aclk;
  input [0:0]I2;

  wire [12:0]D;
  wire [12:0]I1;
  wire [0:0]I2;
  wire [12:0]Q;
  wire aclk;
  wire n_0_xst_addsub;

(* C_ADD_MODE = "1" *) 
   (* C_AINIT_VAL = "" *) 
   (* C_A_TYPE = "1" *) 
   (* C_A_WIDTH = "13" *) 
   (* C_BORROW_LOW = "1" *) 
   (* C_BYPASS_LOW = "0" *) 
   (* C_B_CONSTANT = "0" *) 
   (* C_B_TYPE = "1" *) 
   (* C_B_VALUE = "" *) 
   (* C_B_WIDTH = "13" *) 
   (* C_CE_OVERRIDES_BYPASS = "1" *) 
   (* C_CE_OVERRIDES_SCLR = "0" *) 
   (* C_HAS_BYPASS = "0" *) 
   (* C_HAS_CE = "0" *) 
   (* C_HAS_C_IN = "0" *) 
   (* C_HAS_C_OUT = "0" *) 
   (* C_HAS_SCLR = "1" *) 
   (* C_HAS_SINIT = "0" *) 
   (* C_HAS_SSET = "0" *) 
   (* C_IMPLEMENTATION = "1" *) 
   (* C_LATENCY = "1" *) 
   (* C_OUT_WIDTH = "13" *) 
   (* C_SCLR_OVERRIDES_SSET = "0" *) 
   (* C_SINIT_VAL = "" *) 
   (* C_VERBOSITY = "0" *) 
   (* C_XDEVICEFAMILY = "kintex7" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* secure_extras = "A" *) 
   axi_vfifo_ctrl_0_c_addsub_v12_0_viv__parameterized0__1 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(I1),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(n_0_xst_addsub),
        .S(D),
        .SCLR(I2),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2
   (S,
    A,
    I1,
    aclk,
    Q);
  output [15:0]S;
  input [0:0]A;
  input [15:0]I1;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [15:0]I1;
  wire [0:0]Q;
  wire [15:0]S;
  wire aclk;
  wire n_0_xst_addsub;

(* C_ADD_MODE = "1" *) 
   (* C_AINIT_VAL = "" *) 
   (* C_A_TYPE = "1" *) 
   (* C_A_WIDTH = "16" *) 
   (* C_BORROW_LOW = "1" *) 
   (* C_BYPASS_LOW = "0" *) 
   (* C_B_CONSTANT = "0" *) 
   (* C_B_TYPE = "1" *) 
   (* C_B_VALUE = "" *) 
   (* C_B_WIDTH = "16" *) 
   (* C_CE_OVERRIDES_BYPASS = "1" *) 
   (* C_CE_OVERRIDES_SCLR = "0" *) 
   (* C_HAS_BYPASS = "0" *) 
   (* C_HAS_CE = "0" *) 
   (* C_HAS_C_IN = "0" *) 
   (* C_HAS_C_OUT = "0" *) 
   (* C_HAS_SCLR = "1" *) 
   (* C_HAS_SINIT = "0" *) 
   (* C_HAS_SSET = "0" *) 
   (* C_IMPLEMENTATION = "1" *) 
   (* C_LATENCY = "1" *) 
   (* C_OUT_WIDTH = "16" *) 
   (* C_SCLR_OVERRIDES_SSET = "0" *) 
   (* C_SINIT_VAL = "" *) 
   (* C_VERBOSITY = "0" *) 
   (* C_XDEVICEFAMILY = "kintex7" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* secure_extras = "A" *) 
   axi_vfifo_ctrl_0_c_addsub_v12_0_viv__parameterized2__4 xst_addsub
       (.A({A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(I1),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(n_0_xst_addsub),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_18
   (S,
    Q,
    I1,
    aclk,
    I2);
  output [15:0]S;
  input [15:0]Q;
  input [15:0]I1;
  input aclk;
  input [0:0]I2;

  wire [15:0]I1;
  wire [0:0]I2;
  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire n_0_xst_addsub;

(* C_ADD_MODE = "1" *) 
   (* C_AINIT_VAL = "" *) 
   (* C_A_TYPE = "1" *) 
   (* C_A_WIDTH = "16" *) 
   (* C_BORROW_LOW = "1" *) 
   (* C_BYPASS_LOW = "0" *) 
   (* C_B_CONSTANT = "0" *) 
   (* C_B_TYPE = "1" *) 
   (* C_B_VALUE = "" *) 
   (* C_B_WIDTH = "16" *) 
   (* C_CE_OVERRIDES_BYPASS = "1" *) 
   (* C_CE_OVERRIDES_SCLR = "0" *) 
   (* C_HAS_BYPASS = "0" *) 
   (* C_HAS_CE = "0" *) 
   (* C_HAS_C_IN = "0" *) 
   (* C_HAS_C_OUT = "0" *) 
   (* C_HAS_SCLR = "1" *) 
   (* C_HAS_SINIT = "0" *) 
   (* C_HAS_SSET = "0" *) 
   (* C_IMPLEMENTATION = "1" *) 
   (* C_LATENCY = "1" *) 
   (* C_OUT_WIDTH = "16" *) 
   (* C_SCLR_OVERRIDES_SSET = "0" *) 
   (* C_SINIT_VAL = "" *) 
   (* C_VERBOSITY = "0" *) 
   (* C_XDEVICEFAMILY = "kintex7" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* secure_extras = "A" *) 
   axi_vfifo_ctrl_0_c_addsub_v12_0_viv__parameterized2__5 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(I1),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(n_0_xst_addsub),
        .S(S),
        .SCLR(I2),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_19
   (D,
    Q,
    I1,
    aclk,
    I2);
  output [15:0]D;
  input [15:0]Q;
  input [15:0]I1;
  input aclk;
  input [0:0]I2;

  wire [15:0]D;
  wire [15:0]I1;
  wire [0:0]I2;
  wire [15:0]Q;
  wire aclk;
  wire n_0_xst_addsub;

(* C_ADD_MODE = "1" *) 
   (* C_AINIT_VAL = "" *) 
   (* C_A_TYPE = "1" *) 
   (* C_A_WIDTH = "16" *) 
   (* C_BORROW_LOW = "1" *) 
   (* C_BYPASS_LOW = "0" *) 
   (* C_B_CONSTANT = "0" *) 
   (* C_B_TYPE = "1" *) 
   (* C_B_VALUE = "" *) 
   (* C_B_WIDTH = "16" *) 
   (* C_CE_OVERRIDES_BYPASS = "1" *) 
   (* C_CE_OVERRIDES_SCLR = "0" *) 
   (* C_HAS_BYPASS = "0" *) 
   (* C_HAS_CE = "0" *) 
   (* C_HAS_C_IN = "0" *) 
   (* C_HAS_C_OUT = "0" *) 
   (* C_HAS_SCLR = "1" *) 
   (* C_HAS_SINIT = "0" *) 
   (* C_HAS_SSET = "0" *) 
   (* C_IMPLEMENTATION = "1" *) 
   (* C_LATENCY = "1" *) 
   (* C_OUT_WIDTH = "16" *) 
   (* C_SCLR_OVERRIDES_SSET = "0" *) 
   (* C_SINIT_VAL = "" *) 
   (* C_VERBOSITY = "0" *) 
   (* C_XDEVICEFAMILY = "kintex7" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* secure_extras = "A" *) 
   axi_vfifo_ctrl_0_c_addsub_v12_0_viv__parameterized2__6 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(I1),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(n_0_xst_addsub),
        .S(D),
        .SCLR(I2),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_33
   (S,
    A,
    I1,
    aclk,
    Q);
  output [15:0]S;
  input [0:0]A;
  input [15:0]I1;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [15:0]I1;
  wire [0:0]Q;
  wire [15:0]S;
  wire aclk;
  wire n_0_xst_addsub;

(* C_ADD_MODE = "1" *) 
   (* C_AINIT_VAL = "" *) 
   (* C_A_TYPE = "1" *) 
   (* C_A_WIDTH = "16" *) 
   (* C_BORROW_LOW = "1" *) 
   (* C_BYPASS_LOW = "0" *) 
   (* C_B_CONSTANT = "0" *) 
   (* C_B_TYPE = "1" *) 
   (* C_B_VALUE = "" *) 
   (* C_B_WIDTH = "16" *) 
   (* C_CE_OVERRIDES_BYPASS = "1" *) 
   (* C_CE_OVERRIDES_SCLR = "0" *) 
   (* C_HAS_BYPASS = "0" *) 
   (* C_HAS_CE = "0" *) 
   (* C_HAS_C_IN = "0" *) 
   (* C_HAS_C_OUT = "0" *) 
   (* C_HAS_SCLR = "1" *) 
   (* C_HAS_SINIT = "0" *) 
   (* C_HAS_SSET = "0" *) 
   (* C_IMPLEMENTATION = "1" *) 
   (* C_LATENCY = "1" *) 
   (* C_OUT_WIDTH = "16" *) 
   (* C_SCLR_OVERRIDES_SSET = "0" *) 
   (* C_SINIT_VAL = "" *) 
   (* C_VERBOSITY = "0" *) 
   (* C_XDEVICEFAMILY = "kintex7" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* secure_extras = "A" *) 
   axi_vfifo_ctrl_0_c_addsub_v12_0_viv__parameterized2__9 xst_addsub
       (.A({A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(I1),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(n_0_xst_addsub),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_34
   (S,
    Q,
    I1,
    aclk,
    I2);
  output [15:0]S;
  input [15:0]Q;
  input [15:0]I1;
  input aclk;
  input [0:0]I2;

  wire [15:0]I1;
  wire [0:0]I2;
  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire n_0_xst_addsub;

(* C_ADD_MODE = "1" *) 
   (* C_AINIT_VAL = "" *) 
   (* C_A_TYPE = "1" *) 
   (* C_A_WIDTH = "16" *) 
   (* C_BORROW_LOW = "1" *) 
   (* C_BYPASS_LOW = "0" *) 
   (* C_B_CONSTANT = "0" *) 
   (* C_B_TYPE = "1" *) 
   (* C_B_VALUE = "" *) 
   (* C_B_WIDTH = "16" *) 
   (* C_CE_OVERRIDES_BYPASS = "1" *) 
   (* C_CE_OVERRIDES_SCLR = "0" *) 
   (* C_HAS_BYPASS = "0" *) 
   (* C_HAS_CE = "0" *) 
   (* C_HAS_C_IN = "0" *) 
   (* C_HAS_C_OUT = "0" *) 
   (* C_HAS_SCLR = "1" *) 
   (* C_HAS_SINIT = "0" *) 
   (* C_HAS_SSET = "0" *) 
   (* C_IMPLEMENTATION = "1" *) 
   (* C_LATENCY = "1" *) 
   (* C_OUT_WIDTH = "16" *) 
   (* C_SCLR_OVERRIDES_SSET = "0" *) 
   (* C_SINIT_VAL = "" *) 
   (* C_VERBOSITY = "0" *) 
   (* C_XDEVICEFAMILY = "kintex7" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* secure_extras = "A" *) 
   axi_vfifo_ctrl_0_c_addsub_v12_0_viv__parameterized2__10 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(I1),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(n_0_xst_addsub),
        .S(S),
        .SCLR(I2),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_35
   (D,
    Q,
    I1,
    aclk,
    I2);
  output [15:0]D;
  input [15:0]Q;
  input [15:0]I1;
  input aclk;
  input [0:0]I2;

  wire [15:0]D;
  wire [15:0]I1;
  wire [0:0]I2;
  wire [15:0]Q;
  wire aclk;
  wire n_0_xst_addsub;

(* C_ADD_MODE = "1" *) 
   (* C_AINIT_VAL = "" *) 
   (* C_A_TYPE = "1" *) 
   (* C_A_WIDTH = "16" *) 
   (* C_BORROW_LOW = "1" *) 
   (* C_BYPASS_LOW = "0" *) 
   (* C_B_CONSTANT = "0" *) 
   (* C_B_TYPE = "1" *) 
   (* C_B_VALUE = "" *) 
   (* C_B_WIDTH = "16" *) 
   (* C_CE_OVERRIDES_BYPASS = "1" *) 
   (* C_CE_OVERRIDES_SCLR = "0" *) 
   (* C_HAS_BYPASS = "0" *) 
   (* C_HAS_CE = "0" *) 
   (* C_HAS_C_IN = "0" *) 
   (* C_HAS_C_OUT = "0" *) 
   (* C_HAS_SCLR = "1" *) 
   (* C_HAS_SINIT = "0" *) 
   (* C_HAS_SSET = "0" *) 
   (* C_IMPLEMENTATION = "1" *) 
   (* C_LATENCY = "1" *) 
   (* C_OUT_WIDTH = "16" *) 
   (* C_SCLR_OVERRIDES_SSET = "0" *) 
   (* C_SINIT_VAL = "" *) 
   (* C_VERBOSITY = "0" *) 
   (* C_XDEVICEFAMILY = "kintex7" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* secure_extras = "A" *) 
   axi_vfifo_ctrl_0_c_addsub_v12_0_viv__parameterized2__11 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(I1),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(n_0_xst_addsub),
        .S(D),
        .SCLR(I2),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_56
   (S,
    A,
    I1,
    aclk,
    Q);
  output [15:0]S;
  input [0:0]A;
  input [15:0]I1;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [15:0]I1;
  wire [0:0]Q;
  wire [15:0]S;
  wire aclk;
  wire n_0_xst_addsub;

(* C_ADD_MODE = "1" *) 
   (* C_AINIT_VAL = "" *) 
   (* C_A_TYPE = "1" *) 
   (* C_A_WIDTH = "16" *) 
   (* C_BORROW_LOW = "1" *) 
   (* C_BYPASS_LOW = "0" *) 
   (* C_B_CONSTANT = "0" *) 
   (* C_B_TYPE = "1" *) 
   (* C_B_VALUE = "" *) 
   (* C_B_WIDTH = "16" *) 
   (* C_CE_OVERRIDES_BYPASS = "1" *) 
   (* C_CE_OVERRIDES_SCLR = "0" *) 
   (* C_HAS_BYPASS = "0" *) 
   (* C_HAS_CE = "0" *) 
   (* C_HAS_C_IN = "0" *) 
   (* C_HAS_C_OUT = "0" *) 
   (* C_HAS_SCLR = "1" *) 
   (* C_HAS_SINIT = "0" *) 
   (* C_HAS_SSET = "0" *) 
   (* C_IMPLEMENTATION = "1" *) 
   (* C_LATENCY = "1" *) 
   (* C_OUT_WIDTH = "16" *) 
   (* C_SCLR_OVERRIDES_SSET = "0" *) 
   (* C_SINIT_VAL = "" *) 
   (* C_VERBOSITY = "0" *) 
   (* C_XDEVICEFAMILY = "kintex7" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* secure_extras = "A" *) 
   axi_vfifo_ctrl_0_c_addsub_v12_0_viv__parameterized2__3 xst_addsub
       (.A({A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(I1),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(n_0_xst_addsub),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_57
   (S,
    Q,
    I1,
    aclk,
    I2);
  output [15:0]S;
  input [15:0]Q;
  input [15:0]I1;
  input aclk;
  input [0:0]I2;

  wire [15:0]I1;
  wire [0:0]I2;
  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire n_0_xst_addsub;

(* C_ADD_MODE = "1" *) 
   (* C_AINIT_VAL = "" *) 
   (* C_A_TYPE = "1" *) 
   (* C_A_WIDTH = "16" *) 
   (* C_BORROW_LOW = "1" *) 
   (* C_BYPASS_LOW = "0" *) 
   (* C_B_CONSTANT = "0" *) 
   (* C_B_TYPE = "1" *) 
   (* C_B_VALUE = "" *) 
   (* C_B_WIDTH = "16" *) 
   (* C_CE_OVERRIDES_BYPASS = "1" *) 
   (* C_CE_OVERRIDES_SCLR = "0" *) 
   (* C_HAS_BYPASS = "0" *) 
   (* C_HAS_CE = "0" *) 
   (* C_HAS_C_IN = "0" *) 
   (* C_HAS_C_OUT = "0" *) 
   (* C_HAS_SCLR = "1" *) 
   (* C_HAS_SINIT = "0" *) 
   (* C_HAS_SSET = "0" *) 
   (* C_IMPLEMENTATION = "1" *) 
   (* C_LATENCY = "1" *) 
   (* C_OUT_WIDTH = "16" *) 
   (* C_SCLR_OVERRIDES_SSET = "0" *) 
   (* C_SINIT_VAL = "" *) 
   (* C_VERBOSITY = "0" *) 
   (* C_XDEVICEFAMILY = "kintex7" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* secure_extras = "A" *) 
   axi_vfifo_ctrl_0_c_addsub_v12_0_viv__parameterized2__2 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(I1),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(n_0_xst_addsub),
        .S(S),
        .SCLR(I2),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_58
   (D,
    Q,
    I1,
    aclk,
    I2);
  output [15:0]D;
  input [15:0]Q;
  input [15:0]I1;
  input aclk;
  input [0:0]I2;

  wire [15:0]D;
  wire [15:0]I1;
  wire [0:0]I2;
  wire [15:0]Q;
  wire aclk;
  wire n_0_xst_addsub;

(* C_ADD_MODE = "1" *) 
   (* C_AINIT_VAL = "" *) 
   (* C_A_TYPE = "1" *) 
   (* C_A_WIDTH = "16" *) 
   (* C_BORROW_LOW = "1" *) 
   (* C_BYPASS_LOW = "0" *) 
   (* C_B_CONSTANT = "0" *) 
   (* C_B_TYPE = "1" *) 
   (* C_B_VALUE = "" *) 
   (* C_B_WIDTH = "16" *) 
   (* C_CE_OVERRIDES_BYPASS = "1" *) 
   (* C_CE_OVERRIDES_SCLR = "0" *) 
   (* C_HAS_BYPASS = "0" *) 
   (* C_HAS_CE = "0" *) 
   (* C_HAS_C_IN = "0" *) 
   (* C_HAS_C_OUT = "0" *) 
   (* C_HAS_SCLR = "1" *) 
   (* C_HAS_SINIT = "0" *) 
   (* C_HAS_SSET = "0" *) 
   (* C_IMPLEMENTATION = "1" *) 
   (* C_LATENCY = "1" *) 
   (* C_OUT_WIDTH = "16" *) 
   (* C_SCLR_OVERRIDES_SSET = "0" *) 
   (* C_SINIT_VAL = "" *) 
   (* C_VERBOSITY = "0" *) 
   (* C_XDEVICEFAMILY = "kintex7" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* secure_extras = "A" *) 
   axi_vfifo_ctrl_0_c_addsub_v12_0_viv__parameterized2__1 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(I1),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(n_0_xst_addsub),
        .S(D),
        .SCLR(I2),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_80
   (S,
    A,
    I1,
    aclk,
    Q);
  output [15:0]S;
  input [0:0]A;
  input [15:0]I1;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [15:0]I1;
  wire [0:0]Q;
  wire [15:0]S;
  wire aclk;
  wire n_0_xst_addsub;

(* C_ADD_MODE = "1" *) 
   (* C_AINIT_VAL = "" *) 
   (* C_A_TYPE = "1" *) 
   (* C_A_WIDTH = "16" *) 
   (* C_BORROW_LOW = "1" *) 
   (* C_BYPASS_LOW = "0" *) 
   (* C_B_CONSTANT = "0" *) 
   (* C_B_TYPE = "1" *) 
   (* C_B_VALUE = "" *) 
   (* C_B_WIDTH = "16" *) 
   (* C_CE_OVERRIDES_BYPASS = "1" *) 
   (* C_CE_OVERRIDES_SCLR = "0" *) 
   (* C_HAS_BYPASS = "0" *) 
   (* C_HAS_CE = "0" *) 
   (* C_HAS_C_IN = "0" *) 
   (* C_HAS_C_OUT = "0" *) 
   (* C_HAS_SCLR = "1" *) 
   (* C_HAS_SINIT = "0" *) 
   (* C_HAS_SSET = "0" *) 
   (* C_IMPLEMENTATION = "1" *) 
   (* C_LATENCY = "1" *) 
   (* C_OUT_WIDTH = "16" *) 
   (* C_SCLR_OVERRIDES_SSET = "0" *) 
   (* C_SINIT_VAL = "" *) 
   (* C_VERBOSITY = "0" *) 
   (* C_XDEVICEFAMILY = "kintex7" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* secure_extras = "A" *) 
   axi_vfifo_ctrl_0_c_addsub_v12_0_viv__parameterized2 xst_addsub
       (.A({A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(I1),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(n_0_xst_addsub),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_81
   (S,
    Q,
    I1,
    aclk,
    I2);
  output [15:0]S;
  input [15:0]Q;
  input [15:0]I1;
  input aclk;
  input [0:0]I2;

  wire [15:0]I1;
  wire [0:0]I2;
  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire n_0_xst_addsub;

(* C_ADD_MODE = "1" *) 
   (* C_AINIT_VAL = "" *) 
   (* C_A_TYPE = "1" *) 
   (* C_A_WIDTH = "16" *) 
   (* C_BORROW_LOW = "1" *) 
   (* C_BYPASS_LOW = "0" *) 
   (* C_B_CONSTANT = "0" *) 
   (* C_B_TYPE = "1" *) 
   (* C_B_VALUE = "" *) 
   (* C_B_WIDTH = "16" *) 
   (* C_CE_OVERRIDES_BYPASS = "1" *) 
   (* C_CE_OVERRIDES_SCLR = "0" *) 
   (* C_HAS_BYPASS = "0" *) 
   (* C_HAS_CE = "0" *) 
   (* C_HAS_C_IN = "0" *) 
   (* C_HAS_C_OUT = "0" *) 
   (* C_HAS_SCLR = "1" *) 
   (* C_HAS_SINIT = "0" *) 
   (* C_HAS_SSET = "0" *) 
   (* C_IMPLEMENTATION = "1" *) 
   (* C_LATENCY = "1" *) 
   (* C_OUT_WIDTH = "16" *) 
   (* C_SCLR_OVERRIDES_SSET = "0" *) 
   (* C_SINIT_VAL = "" *) 
   (* C_VERBOSITY = "0" *) 
   (* C_XDEVICEFAMILY = "kintex7" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* secure_extras = "A" *) 
   axi_vfifo_ctrl_0_c_addsub_v12_0_viv__parameterized2__8 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(I1),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(n_0_xst_addsub),
        .S(S),
        .SCLR(I2),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0" *) 
module axi_vfifo_ctrl_0_c_addsub_v12_0__parameterized2_82
   (D,
    Q,
    I1,
    aclk,
    I2);
  output [15:0]D;
  input [15:0]Q;
  input [15:0]I1;
  input aclk;
  input [0:0]I2;

  wire [15:0]D;
  wire [15:0]I1;
  wire [0:0]I2;
  wire [15:0]Q;
  wire aclk;
  wire n_0_xst_addsub;

(* C_ADD_MODE = "1" *) 
   (* C_AINIT_VAL = "" *) 
   (* C_A_TYPE = "1" *) 
   (* C_A_WIDTH = "16" *) 
   (* C_BORROW_LOW = "1" *) 
   (* C_BYPASS_LOW = "0" *) 
   (* C_B_CONSTANT = "0" *) 
   (* C_B_TYPE = "1" *) 
   (* C_B_VALUE = "" *) 
   (* C_B_WIDTH = "16" *) 
   (* C_CE_OVERRIDES_BYPASS = "1" *) 
   (* C_CE_OVERRIDES_SCLR = "0" *) 
   (* C_HAS_BYPASS = "0" *) 
   (* C_HAS_CE = "0" *) 
   (* C_HAS_C_IN = "0" *) 
   (* C_HAS_C_OUT = "0" *) 
   (* C_HAS_SCLR = "1" *) 
   (* C_HAS_SINIT = "0" *) 
   (* C_HAS_SSET = "0" *) 
   (* C_IMPLEMENTATION = "1" *) 
   (* C_LATENCY = "1" *) 
   (* C_OUT_WIDTH = "16" *) 
   (* C_SCLR_OVERRIDES_SSET = "0" *) 
   (* C_SINIT_VAL = "" *) 
   (* C_VERBOSITY = "0" *) 
   (* C_XDEVICEFAMILY = "kintex7" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* secure_extras = "A" *) 
   axi_vfifo_ctrl_0_c_addsub_v12_0_viv__parameterized2__7 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(I1),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(n_0_xst_addsub),
        .S(D),
        .SCLR(I2),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_vfifo_ctrl_0_dmem
   (D,
    I1,
    aclk,
    E,
    I2,
    O2,
    O6);
  output [40:0]D;
  input I1;
  input aclk;
  input [0:0]E;
  input [40:0]I2;
  input [3:0]O2;
  input [3:0]O6;

  wire [40:0]D;
  wire [0:0]E;
  wire I1;
  wire [40:0]I2;
  wire [3:0]O2;
  wire [3:0]O6;
  wire aclk;
  wire [40:0]p_0_out;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED;

RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,O2}),
        .ADDRB({1'b0,O2}),
        .ADDRC({1'b0,O2}),
        .ADDRD({1'b0,O6}),
        .DIA(I2[1:0]),
        .DIB(I2[3:2]),
        .DIC(I2[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
RAM32M RAM_reg_0_15_12_17
       (.ADDRA({1'b0,O2}),
        .ADDRB({1'b0,O2}),
        .ADDRC({1'b0,O2}),
        .ADDRD({1'b0,O6}),
        .DIA(I2[13:12]),
        .DIB(I2[15:14]),
        .DIC(I2[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[13:12]),
        .DOB(p_0_out[15:14]),
        .DOC(p_0_out[17:16]),
        .DOD(NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
RAM32M RAM_reg_0_15_18_23
       (.ADDRA({1'b0,O2}),
        .ADDRB({1'b0,O2}),
        .ADDRC({1'b0,O2}),
        .ADDRD({1'b0,O6}),
        .DIA(I2[19:18]),
        .DIB(I2[21:20]),
        .DIC(I2[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[19:18]),
        .DOB(p_0_out[21:20]),
        .DOC(p_0_out[23:22]),
        .DOD(NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
RAM32M RAM_reg_0_15_24_29
       (.ADDRA({1'b0,O2}),
        .ADDRB({1'b0,O2}),
        .ADDRC({1'b0,O2}),
        .ADDRD({1'b0,O6}),
        .DIA(I2[25:24]),
        .DIB(I2[27:26]),
        .DIC(I2[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[25:24]),
        .DOB(p_0_out[27:26]),
        .DOC(p_0_out[29:28]),
        .DOD(NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
RAM32M RAM_reg_0_15_30_35
       (.ADDRA({1'b0,O2}),
        .ADDRB({1'b0,O2}),
        .ADDRC({1'b0,O2}),
        .ADDRD({1'b0,O6}),
        .DIA(I2[31:30]),
        .DIB(I2[33:32]),
        .DIC(I2[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[31:30]),
        .DOB(p_0_out[33:32]),
        .DOC(p_0_out[35:34]),
        .DOD(NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
RAM32M RAM_reg_0_15_36_40
       (.ADDRA({1'b0,O2}),
        .ADDRB({1'b0,O2}),
        .ADDRC({1'b0,O2}),
        .ADDRD({1'b0,O6}),
        .DIA(I2[37:36]),
        .DIB(I2[39:38]),
        .DIC({1'b0,I2[40]}),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[37:36]),
        .DOB(p_0_out[39:38]),
        .DOC({NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED[1],p_0_out[40]}),
        .DOD(NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
RAM32M RAM_reg_0_15_6_11
       (.ADDRA({1'b0,O2}),
        .ADDRB({1'b0,O2}),
        .ADDRC({1'b0,O2}),
        .ADDRD({1'b0,O6}),
        .DIA(I2[7:6]),
        .DIB(I2[9:8]),
        .DIC(I2[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[7:6]),
        .DOB(p_0_out[9:8]),
        .DOC(p_0_out[11:10]),
        .DOD(NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[0]),
        .Q(D[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[10] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[10]),
        .Q(D[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[11] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[11]),
        .Q(D[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[12] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[12]),
        .Q(D[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[13] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[13]),
        .Q(D[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[14] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[14]),
        .Q(D[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[15] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[15]),
        .Q(D[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[16] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[16]),
        .Q(D[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[17] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[17]),
        .Q(D[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[18] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[18]),
        .Q(D[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[19] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[19]),
        .Q(D[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[1]),
        .Q(D[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[20] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[20]),
        .Q(D[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[21] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[21]),
        .Q(D[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[22] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[22]),
        .Q(D[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[23] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[23]),
        .Q(D[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[24] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[24]),
        .Q(D[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[25] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[25]),
        .Q(D[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[26] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[26]),
        .Q(D[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[27] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[27]),
        .Q(D[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[28] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[28]),
        .Q(D[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[29] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[29]),
        .Q(D[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[2] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[2]),
        .Q(D[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[30] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[30]),
        .Q(D[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[31] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[31]),
        .Q(D[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[32] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[32]),
        .Q(D[32]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[33] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[33]),
        .Q(D[33]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[34] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[34]),
        .Q(D[34]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[35] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[35]),
        .Q(D[35]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[36] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[36]),
        .Q(D[36]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[37] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[37]),
        .Q(D[37]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[38] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[38]),
        .Q(D[38]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[39] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[39]),
        .Q(D[39]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[3] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[3]),
        .Q(D[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[40] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[40]),
        .Q(D[40]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[4] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[4]),
        .Q(D[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[5] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[5]),
        .Q(D[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[6] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[6]),
        .Q(D[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[7] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[7]),
        .Q(D[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[8] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[8]),
        .Q(D[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[9] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[9]),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_vfifo_ctrl_0_dmem_170
   (D,
    I1,
    aclk,
    E,
    I9,
    O1,
    O4);
  output [40:0]D;
  input I1;
  input aclk;
  input [0:0]E;
  input [40:0]I9;
  input [3:0]O1;
  input [3:0]O4;

  wire [40:0]D;
  wire [0:0]E;
  wire I1;
  wire [40:0]I9;
  wire [3:0]O1;
  wire [3:0]O4;
  wire aclk;
  wire [40:0]p_0_out;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED;

RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,O1}),
        .ADDRB({1'b0,O1}),
        .ADDRC({1'b0,O1}),
        .ADDRD({1'b0,O4}),
        .DIA(I9[1:0]),
        .DIB(I9[3:2]),
        .DIC(I9[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
RAM32M RAM_reg_0_15_12_17
       (.ADDRA({1'b0,O1}),
        .ADDRB({1'b0,O1}),
        .ADDRC({1'b0,O1}),
        .ADDRD({1'b0,O4}),
        .DIA(I9[13:12]),
        .DIB(I9[15:14]),
        .DIC(I9[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[13:12]),
        .DOB(p_0_out[15:14]),
        .DOC(p_0_out[17:16]),
        .DOD(NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
RAM32M RAM_reg_0_15_18_23
       (.ADDRA({1'b0,O1}),
        .ADDRB({1'b0,O1}),
        .ADDRC({1'b0,O1}),
        .ADDRD({1'b0,O4}),
        .DIA(I9[19:18]),
        .DIB(I9[21:20]),
        .DIC(I9[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[19:18]),
        .DOB(p_0_out[21:20]),
        .DOC(p_0_out[23:22]),
        .DOD(NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
RAM32M RAM_reg_0_15_24_29
       (.ADDRA({1'b0,O1}),
        .ADDRB({1'b0,O1}),
        .ADDRC({1'b0,O1}),
        .ADDRD({1'b0,O4}),
        .DIA(I9[25:24]),
        .DIB(I9[27:26]),
        .DIC(I9[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[25:24]),
        .DOB(p_0_out[27:26]),
        .DOC(p_0_out[29:28]),
        .DOD(NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
RAM32M RAM_reg_0_15_30_35
       (.ADDRA({1'b0,O1}),
        .ADDRB({1'b0,O1}),
        .ADDRC({1'b0,O1}),
        .ADDRD({1'b0,O4}),
        .DIA(I9[31:30]),
        .DIB(I9[33:32]),
        .DIC(I9[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[31:30]),
        .DOB(p_0_out[33:32]),
        .DOC(p_0_out[35:34]),
        .DOD(NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
RAM32M RAM_reg_0_15_36_40
       (.ADDRA({1'b0,O1}),
        .ADDRB({1'b0,O1}),
        .ADDRC({1'b0,O1}),
        .ADDRD({1'b0,O4}),
        .DIA(I9[37:36]),
        .DIB(I9[39:38]),
        .DIC({1'b0,I9[40]}),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[37:36]),
        .DOB(p_0_out[39:38]),
        .DOC({NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED[1],p_0_out[40]}),
        .DOD(NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
RAM32M RAM_reg_0_15_6_11
       (.ADDRA({1'b0,O1}),
        .ADDRB({1'b0,O1}),
        .ADDRC({1'b0,O1}),
        .ADDRD({1'b0,O4}),
        .DIA(I9[7:6]),
        .DIB(I9[9:8]),
        .DIC(I9[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[7:6]),
        .DOB(p_0_out[9:8]),
        .DOC(p_0_out[11:10]),
        .DOD(NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[0]),
        .Q(D[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[10] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[10]),
        .Q(D[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[11] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[11]),
        .Q(D[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[12] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[12]),
        .Q(D[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[13] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[13]),
        .Q(D[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[14] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[14]),
        .Q(D[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[15] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[15]),
        .Q(D[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[16] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[16]),
        .Q(D[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[17] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[17]),
        .Q(D[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[18] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[18]),
        .Q(D[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[19] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[19]),
        .Q(D[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[1]),
        .Q(D[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[20] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[20]),
        .Q(D[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[21] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[21]),
        .Q(D[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[22] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[22]),
        .Q(D[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[23] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[23]),
        .Q(D[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[24] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[24]),
        .Q(D[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[25] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[25]),
        .Q(D[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[26] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[26]),
        .Q(D[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[27] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[27]),
        .Q(D[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[28] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[28]),
        .Q(D[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[29] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[29]),
        .Q(D[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[2] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[2]),
        .Q(D[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[30] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[30]),
        .Q(D[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[31] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[31]),
        .Q(D[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[32] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[32]),
        .Q(D[32]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[33] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[33]),
        .Q(D[33]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[34] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[34]),
        .Q(D[34]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[35] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[35]),
        .Q(D[35]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[36] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[36]),
        .Q(D[36]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[37] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[37]),
        .Q(D[37]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[38] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[38]),
        .Q(D[38]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[39] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[39]),
        .Q(D[39]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[3] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[3]),
        .Q(D[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[40] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[40]),
        .Q(D[40]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[4] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[4]),
        .Q(D[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[5] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[5]),
        .Q(D[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[6] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[6]),
        .Q(D[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[7] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[7]),
        .Q(D[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[8] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[8]),
        .Q(D[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[9] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out[9]),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_vfifo_ctrl_0_dmem__parameterized0
   (D,
    I3,
    p_0_out,
    aclk);
  output [6:0]D;
  input I3;
  input [6:0]p_0_out;
  input aclk;

  wire [6:0]D;
  wire I3;
  wire aclk;
  wire [6:0]p_0_out;

FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[0]),
        .Q(D[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[1]),
        .Q(D[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[2] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[2]),
        .Q(D[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[3] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[3]),
        .Q(D[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[4] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[4]),
        .Q(D[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[5] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[5]),
        .Q(D[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[6] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[6]),
        .Q(D[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_vfifo_ctrl_0_dmem__parameterized1
   (p_0_out_15,
    I1,
    p_0_out_22,
    aclk);
  output [0:0]p_0_out_15;
  input I1;
  input [0:0]p_0_out_22;
  input aclk;

  wire I1;
  wire aclk;
  wire [0:0]p_0_out_15;
  wire [0:0]p_0_out_22;

FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(I1),
        .D(p_0_out_22),
        .Q(p_0_out_15),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_vfifo_ctrl_0_fifo_generator_ramfifo
   (rst_full_gen_i,
    O1,
    O2,
    m_axi_awvalid,
    O3,
    O43,
    aclk,
    Q,
    E,
    m_axi_awvalid_i,
    m_axi_awready,
    I1,
    prog_full_i,
    I2);
  output rst_full_gen_i;
  output O1;
  output O2;
  output m_axi_awvalid;
  output O3;
  output [40:0]O43;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_awvalid_i;
  input m_axi_awready;
  input I1;
  input prog_full_i;
  input [40:0]I2;

  wire [0:0]E;
  wire I1;
  wire [40:0]I2;
  wire O1;
  wire O2;
  wire O3;
  wire [40:0]O43;
  wire [0:0]Q;
  wire RD_RST;
  wire WR_RST;
  wire aclk;
  wire \gwss.wsts/ram_full_comb ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire \n_10_gntv_or_sync_fifo.gl0.rd ;
  wire \n_16_gntv_or_sync_fifo.gl0.rd ;
  wire \n_17_gntv_or_sync_fifo.gl0.rd ;
  wire \n_3_gntv_or_sync_fifo.gl0.rd ;
  wire \n_4_gntv_or_sync_fifo.gl0.rd ;
  wire n_4_rstblk;
  wire \n_5_gntv_or_sync_fifo.gl0.rd ;
  wire \n_6_gntv_or_sync_fifo.gl0.wr ;
  wire p_18_out;
  wire [3:0]p_20_out;
  wire [3:0]p_8_out;
  wire [3:0]p_9_out;
  wire [4:4]plusOp;
  wire prog_full_i;
  wire [3:0]rd_pntr_plus1;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_rd_logic_153 \gntv_or_sync_fifo.gl0.rd 
       (.D({plusOp,\n_3_gntv_or_sync_fifo.gl0.rd ,\n_4_gntv_or_sync_fifo.gl0.rd }),
        .E(E),
        .I1(\n_6_gntv_or_sync_fifo.gl0.wr ),
        .I2(p_8_out),
        .I3(O1),
        .I4(p_9_out),
        .O1(\n_5_gntv_or_sync_fifo.gl0.rd ),
        .O2(p_20_out),
        .O3(\n_10_gntv_or_sync_fifo.gl0.rd ),
        .O4(rd_pntr_plus1),
        .O5(\n_16_gntv_or_sync_fifo.gl0.rd ),
        .O6(\n_17_gntv_or_sync_fifo.gl0.rd ),
        .Q({RD_RST,n_4_rstblk}),
        .aclk(aclk),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .p_18_out(p_18_out),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .rst_full_gen_i(rst_full_gen_i));
axi_vfifo_ctrl_0_wr_logic_154 \gntv_or_sync_fifo.gl0.wr 
       (.AR(WR_RST),
        .D({plusOp,\n_3_gntv_or_sync_fifo.gl0.rd ,\n_4_gntv_or_sync_fifo.gl0.rd }),
        .E(E),
        .I1(O2),
        .I2(I1),
        .I3(\n_5_gntv_or_sync_fifo.gl0.rd ),
        .I4(\n_16_gntv_or_sync_fifo.gl0.rd ),
        .I5(rd_pntr_plus1),
        .O1(O1),
        .O2(p_20_out[2:0]),
        .O3(\n_10_gntv_or_sync_fifo.gl0.rd ),
        .O4(O3),
        .O5(\n_6_gntv_or_sync_fifo.gl0.wr ),
        .O6(p_9_out),
        .Q(p_8_out),
        .aclk(aclk),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .p_18_out(p_18_out),
        .prog_full_i(prog_full_i),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .rst_full_gen_i(rst_full_gen_i));
axi_vfifo_ctrl_0_memory \gntv_or_sync_fifo.mem 
       (.E(E),
        .I1(\n_5_gntv_or_sync_fifo.gl0.rd ),
        .I2(I2),
        .I3(\n_17_gntv_or_sync_fifo.gl0.rd ),
        .O2(p_20_out),
        .O43(O43),
        .O6(p_9_out),
        .aclk(aclk));
axi_vfifo_ctrl_0_reset_blk_ramfifo_155 rstblk
       (.AR(WR_RST),
        .O1({RD_RST,n_4_rstblk}),
        .O2(O2),
        .Q(Q),
        .aclk(aclk),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_vfifo_ctrl_0_fifo_generator_ramfifo_165
   (O1,
    O2,
    m_axi_arvalid,
    O3,
    O45,
    aclk,
    Q,
    rst_d2,
    E,
    rst_full_gen_i,
    m_axi_arvalid_i,
    m_axi_arready,
    prog_full_i,
    I9);
  output O1;
  output O2;
  output m_axi_arvalid;
  output O3;
  output [40:0]O45;
  input aclk;
  input [0:0]Q;
  input rst_d2;
  input [0:0]E;
  input rst_full_gen_i;
  input m_axi_arvalid_i;
  input m_axi_arready;
  input prog_full_i;
  input [40:0]I9;

  wire [0:0]E;
  wire [40:0]I9;
  wire O1;
  wire O2;
  wire O3;
  wire [40:0]O45;
  wire [0:0]Q;
  wire aclk;
  wire \gwss.wsts/ram_full_comb ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire n_0_rstblk;
  wire \n_11_gntv_or_sync_fifo.gl0.rd ;
  wire \n_1_gntv_or_sync_fifo.gl0.rd ;
  wire n_1_rstblk;
  wire \n_2_gntv_or_sync_fifo.gl0.rd ;
  wire n_2_rstblk;
  wire \n_3_gntv_or_sync_fifo.gl0.rd ;
  wire \n_8_gntv_or_sync_fifo.gl0.rd ;
  wire \n_9_gntv_or_sync_fifo.gl0.rd ;
  wire [3:0]p_20_out;
  wire [3:0]p_8_out;
  wire [3:0]p_9_out;
  wire prog_full_i;
  wire rst_d2;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_rd_logic_166 \gntv_or_sync_fifo.gl0.rd 
       (.D({\n_1_gntv_or_sync_fifo.gl0.rd ,\n_2_gntv_or_sync_fifo.gl0.rd ,\n_3_gntv_or_sync_fifo.gl0.rd }),
        .E(\n_9_gntv_or_sync_fifo.gl0.rd ),
        .I1(p_8_out),
        .I2(O1),
        .I3(p_9_out),
        .O1(p_20_out),
        .O2(\n_8_gntv_or_sync_fifo.gl0.rd ),
        .O3(\n_11_gntv_or_sync_fifo.gl0.rd ),
        .Q({n_1_rstblk,n_2_rstblk}),
        .aclk(aclk),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .rst_full_gen_i(rst_full_gen_i));
axi_vfifo_ctrl_0_wr_logic_167 \gntv_or_sync_fifo.gl0.wr 
       (.AR(n_0_rstblk),
        .D({\n_1_gntv_or_sync_fifo.gl0.rd ,\n_2_gntv_or_sync_fifo.gl0.rd ,\n_3_gntv_or_sync_fifo.gl0.rd }),
        .E(\n_9_gntv_or_sync_fifo.gl0.rd ),
        .I1(E),
        .I2(p_20_out[2:0]),
        .I3(\n_8_gntv_or_sync_fifo.gl0.rd ),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(p_9_out),
        .Q(p_8_out),
        .aclk(aclk),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .prog_full_i(prog_full_i),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .rst_d2(rst_d2),
        .rst_full_gen_i(rst_full_gen_i));
axi_vfifo_ctrl_0_memory_168 \gntv_or_sync_fifo.mem 
       (.E(E),
        .I1(\n_8_gntv_or_sync_fifo.gl0.rd ),
        .I2(\n_11_gntv_or_sync_fifo.gl0.rd ),
        .I9(I9),
        .O1(p_20_out),
        .O4(p_9_out),
        .O45(O45),
        .aclk(aclk));
axi_vfifo_ctrl_0_reset_blk_ramfifo_169 rstblk
       (.AR(n_0_rstblk),
        .O1({n_1_rstblk,n_2_rstblk}),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized0
   (O1,
    O2,
    m_axi_wvalid,
    O44,
    aclk,
    E,
    O79,
    Q,
    rst_d2,
    rst_full_gen_i,
    m_axi_wready,
    m_axi_wvalid_i);
  output O1;
  output O2;
  output m_axi_wvalid;
  output [64:0]O44;
  input aclk;
  input [0:0]E;
  input [64:0]O79;
  input [0:0]Q;
  input rst_d2;
  input rst_full_gen_i;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire O1;
  wire O2;
  wire [64:0]O44;
  wire [64:0]O79;
  wire [0:0]Q;
  wire aclk;
  wire [3:0]\grss.rsts/c2/v1_reg ;
  wire \gwss.gpf.wrpf/p_3_out ;
  wire [3:0]\gwss.wsts/c0/v1_reg ;
  wire [3:0]\gwss.wsts/c1/v1_reg ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire n_0_rstblk;
  wire \n_11_gntv_or_sync_fifo.gl0.rd ;
  wire \n_12_gntv_or_sync_fifo.gl0.rd ;
  wire n_1_rstblk;
  wire \n_2_gntv_or_sync_fifo.gl0.wr ;
  wire n_2_rstblk;
  wire p_14_out;
  wire [8:0]p_20_out;
  wire [7:0]p_8_out;
  wire [8:0]p_9_out;
  wire [7:0]rd_pntr_plus1;
  wire rst_d2;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.E(p_14_out),
        .I1(\n_2_gntv_or_sync_fifo.gl0.wr ),
        .I2(p_9_out),
        .I3(O1),
        .I4(p_8_out),
        .O1(rd_pntr_plus1),
        .O2(\n_11_gntv_or_sync_fifo.gl0.rd ),
        .O3(\n_12_gntv_or_sync_fifo.gl0.rd ),
        .O4(p_20_out),
        .Q({n_1_rstblk,n_2_rstblk}),
        .aclk(aclk),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .v1_reg(\gwss.wsts/c0/v1_reg ),
        .v1_reg_0(\gwss.wsts/c1/v1_reg ),
        .v1_reg_1(\grss.rsts/c2/v1_reg ),
        .wr_pntr_plus1_pad(\gwss.gpf.wrpf/p_3_out ));
axi_vfifo_ctrl_0_wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.AR(n_0_rstblk),
        .E(p_14_out),
        .I1(E),
        .I2(\n_11_gntv_or_sync_fifo.gl0.rd ),
        .I3(rd_pntr_plus1),
        .O1(O1),
        .O2(O2),
        .O3(\n_2_gntv_or_sync_fifo.gl0.wr ),
        .O4(p_20_out),
        .O5(p_8_out),
        .Q(p_9_out),
        .aclk(aclk),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .rst_d2(rst_d2),
        .rst_full_gen_i(rst_full_gen_i),
        .v1_reg(\grss.rsts/c2/v1_reg ),
        .v1_reg_0(\gwss.wsts/c0/v1_reg ),
        .v1_reg_1(\gwss.wsts/c1/v1_reg ),
        .wr_pntr_plus1_pad(\gwss.gpf.wrpf/p_3_out ));
axi_vfifo_ctrl_0_memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.E(p_14_out),
        .I1(E),
        .I2(\n_12_gntv_or_sync_fifo.gl0.rd ),
        .O4(p_20_out),
        .O44(O44),
        .O79(O79),
        .Q(p_9_out),
        .aclk(aclk));
axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized0 rstblk
       (.AR(n_0_rstblk),
        .O1({n_1_rstblk,n_2_rstblk}),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized1
   (rst_full_gen_i,
    O1,
    ram_rd_en_i,
    ram_wr_en_i,
    O2,
    O7,
    D,
    O3,
    argen_to_mcpf_payload,
    next_state,
    O62,
    O63,
    O43,
    O9,
    aclk,
    Q,
    E,
    I33,
    I1,
    I2,
    I4,
    I6,
    I40,
    I3,
    p_0_out);
  output rst_full_gen_i;
  output O1;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output O2;
  output O7;
  output [5:0]D;
  output [3:0]O3;
  output [0:0]argen_to_mcpf_payload;
  output next_state;
  output [3:0]O62;
  output O63;
  output O43;
  output [0:0]O9;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input I33;
  input [5:0]I1;
  input I2;
  input I4;
  input I6;
  input I40;
  input I3;
  input [6:0]p_0_out;

  wire [5:0]D;
  wire [0:0]E;
  wire [5:0]I1;
  wire I2;
  wire I3;
  wire I33;
  wire I4;
  wire I40;
  wire I6;
  wire O1;
  wire O2;
  wire [3:0]O3;
  wire O43;
  wire [3:0]O62;
  wire O63;
  wire O7;
  wire [0:0]O9;
  wire [0:0]Q;
  wire RD_RST;
  wire WR_RST;
  wire aclk;
  wire [6:3]ar_fifo_payload;
  wire [0:0]argen_to_mcpf_payload;
  wire \gwss.wsts/ram_full_comb ;
  wire \n_0_gntv_or_sync_fifo.mem ;
  wire \n_13_gntv_or_sync_fifo.gl0.rd ;
  wire \n_15_gntv_or_sync_fifo.gl0.rd ;
  wire \n_22_gntv_or_sync_fifo.gl0.rd ;
  wire n_4_rstblk;
  wire \n_5_gntv_or_sync_fifo.gl0.rd ;
  wire \n_6_gntv_or_sync_fifo.gl0.rd ;
  wire \n_7_gntv_or_sync_fifo.gl0.rd ;
  wire \n_8_gntv_or_sync_fifo.gl0.rd ;
  wire \n_8_gntv_or_sync_fifo.gl0.wr ;
  wire next_state;
  wire [6:0]p_0_out;
  wire [3:0]p_8_out;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [3:0]rd_pntr_plus1;
  wire rst_d2;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.D(D[5:2]),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(ar_fifo_payload),
        .I4(I4),
        .I5(p_8_out),
        .I6(O1),
        .I7(\n_8_gntv_or_sync_fifo.gl0.wr ),
        .I8(I6),
        .I9(\n_0_gntv_or_sync_fifo.mem ),
        .O1(O2),
        .O2({\n_5_gntv_or_sync_fifo.gl0.rd ,\n_6_gntv_or_sync_fifo.gl0.rd ,\n_7_gntv_or_sync_fifo.gl0.rd }),
        .O3(\n_8_gntv_or_sync_fifo.gl0.rd ),
        .O4(O3),
        .O5(\n_13_gntv_or_sync_fifo.gl0.rd ),
        .O6(\n_15_gntv_or_sync_fifo.gl0.rd ),
        .O62(O62),
        .O7(rd_pntr_plus1),
        .O8(\n_22_gntv_or_sync_fifo.gl0.rd ),
        .Q({RD_RST,n_4_rstblk}),
        .aclk(aclk),
        .argen_to_mcpf_payload(argen_to_mcpf_payload),
        .next_state(next_state),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .rst_full_gen_i(rst_full_gen_i));
axi_vfifo_ctrl_0_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.AR(WR_RST),
        .D({\n_5_gntv_or_sync_fifo.gl0.rd ,\n_6_gntv_or_sync_fifo.gl0.rd ,\n_7_gntv_or_sync_fifo.gl0.rd }),
        .E(E),
        .I1(\n_13_gntv_or_sync_fifo.gl0.rd ),
        .I2(rd_pntr_plus1),
        .I3(I3),
        .I33(I33),
        .I40(I40),
        .O1(O1),
        .O2(\n_8_gntv_or_sync_fifo.gl0.wr ),
        .O3(O3[3:1]),
        .O43(O43),
        .O62(O62),
        .O63(O63),
        .O7(O7),
        .O8(\n_22_gntv_or_sync_fifo.gl0.rd ),
        .Q(p_8_out),
        .aclk(aclk),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_d2(rst_d2));
axi_vfifo_ctrl_0_memory__parameterized1 \gntv_or_sync_fifo.mem 
       (.D(D[1:0]),
        .E(\n_15_gntv_or_sync_fifo.gl0.rd ),
        .I1(I1[1:0]),
        .I2(I2),
        .I3(\n_8_gntv_or_sync_fifo.gl0.rd ),
        .I4(I4),
        .O1(\n_0_gntv_or_sync_fifo.mem ),
        .Q({ar_fifo_payload,O9}),
        .aclk(aclk),
        .p_0_out(p_0_out));
axi_vfifo_ctrl_0_reset_blk_ramfifo_151 rstblk
       (.AR(WR_RST),
        .O1({RD_RST,n_4_rstblk}),
        .Q(Q),
        .aclk(aclk),
        .rst_d2(rst_d2),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized2
   (rst_full_gen_i_3,
    O1,
    ram_rd_en_i_4,
    ram_wr_en_i_5,
    empty_fwft_i_6,
    prog_full_i_14,
    O2,
    s_axis_payload_wr_out_i,
    O3,
    O4,
    O5,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O73,
    aclk,
    E,
    argen_to_tdf_payload,
    Q,
    I34,
    I1,
    I2,
    argen_to_tdf_tvalid,
    O6);
  output rst_full_gen_i_3;
  output O1;
  output ram_rd_en_i_4;
  output ram_wr_en_i_5;
  output empty_fwft_i_6;
  output prog_full_i_14;
  output [1:0]O2;
  output [10:0]s_axis_payload_wr_out_i;
  output O3;
  output [6:0]O4;
  output O5;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O73;
  input aclk;
  input [0:0]E;
  input [15:0]argen_to_tdf_payload;
  input [0:0]Q;
  input I34;
  input I1;
  input I2;
  input argen_to_tdf_tvalid;
  input [0:0]O6;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I34;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [1:0]O2;
  wire O3;
  wire [6:0]O4;
  wire O5;
  wire [0:0]O6;
  wire O7;
  wire O73;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire RD_RST;
  wire WR_RST;
  wire aclk;
  wire [0:0]adjusted_rd_pntr_wr_inv_pad;
  wire [15:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire empty_fwft_i_6;
  wire [3:0]\grss.rsts/c2/v1_reg ;
  wire \grss.rsts/comp0 ;
  wire \grss.rsts/comp1 ;
  wire [3:0]\gwss.wsts/c0/v1_reg ;
  wire [3:0]\gwss.wsts/c1/v1_reg ;
  wire \n_12_gntv_or_sync_fifo.gl0.wr ;
  wire \n_15_gntv_or_sync_fifo.gl0.rd ;
  wire \n_26_gntv_or_sync_fifo.gl0.wr ;
  wire \n_33_gntv_or_sync_fifo.gl0.rd ;
  wire \n_34_gntv_or_sync_fifo.gl0.rd ;
  wire n_3_rstblk;
  wire n_5_rstblk;
  wire p_18_out;
  wire [8:0]p_20_out;
  wire [7:0]p_8_out;
  wire [8:0]p_9_out;
  wire prog_full_i_14;
  wire ram_rd_en_i_4;
  wire ram_wr_en_i_5;
  wire [7:0]rd_pntr_plus1;
  wire rst_d2;
  wire rst_full_gen_i_3;
  wire [10:0]s_axis_payload_wr_out_i;

axi_vfifo_ctrl_0_rd_logic__parameterized0_6 \gntv_or_sync_fifo.gl0.rd 
       (.E(\n_15_gntv_or_sync_fifo.gl0.rd ),
        .I1(\n_26_gntv_or_sync_fifo.gl0.wr ),
        .I2(\n_12_gntv_or_sync_fifo.gl0.wr ),
        .I3(I1),
        .I4(O1),
        .I5(p_9_out),
        .I6(p_8_out),
        .O1(rd_pntr_plus1),
        .O2(O2),
        .O3(p_20_out),
        .O4(\n_33_gntv_or_sync_fifo.gl0.rd ),
        .O5(\n_34_gntv_or_sync_fifo.gl0.rd ),
        .Q({RD_RST,n_5_rstblk}),
        .aclk(aclk),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .comp0(\grss.rsts/comp0 ),
        .comp1(\grss.rsts/comp1 ),
        .empty_fwft_i_6(empty_fwft_i_6),
        .p_18_out(p_18_out),
        .v1_reg(\gwss.wsts/c0/v1_reg ),
        .v1_reg_0(\gwss.wsts/c1/v1_reg ),
        .v1_reg_1(\grss.rsts/c2/v1_reg ),
        .wr_pntr_plus1_pad(adjusted_rd_pntr_wr_inv_pad));
axi_vfifo_ctrl_0_wr_logic__parameterized1 \gntv_or_sync_fifo.gl0.wr 
       (.AR(WR_RST),
        .E(E),
        .I1(n_3_rstblk),
        .I2(I2),
        .I3(rd_pntr_plus1),
        .I34(I34),
        .I4(p_20_out),
        .O1(O1),
        .O2(\n_12_gntv_or_sync_fifo.gl0.wr ),
        .O3(p_9_out),
        .O4(\n_26_gntv_or_sync_fifo.gl0.wr ),
        .O5(\n_34_gntv_or_sync_fifo.gl0.rd ),
        .O73(O73),
        .Q(p_8_out),
        .aclk(aclk),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .comp0(\grss.rsts/comp0 ),
        .comp1(\grss.rsts/comp1 ),
        .p_18_out(p_18_out),
        .prog_full_i_14(prog_full_i_14),
        .ram_rd_en_i_4(ram_rd_en_i_4),
        .ram_wr_en_i_5(ram_wr_en_i_5),
        .rst_d2(rst_d2),
        .v1_reg(\grss.rsts/c2/v1_reg ),
        .v1_reg_0(\gwss.wsts/c0/v1_reg ),
        .v1_reg_1(\gwss.wsts/c1/v1_reg ),
        .wr_pntr_plus1_pad(adjusted_rd_pntr_wr_inv_pad));
axi_vfifo_ctrl_0_memory__parameterized2 \gntv_or_sync_fifo.mem 
       (.E(E),
        .I1(\n_33_gntv_or_sync_fifo.gl0.rd ),
        .I2(p_9_out),
        .I3(I1),
        .I4(\n_15_gntv_or_sync_fifo.gl0.rd ),
        .O1(O3),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O3(p_20_out),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(O4),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i));
axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized0_7 rstblk
       (.AR(WR_RST),
        .I1(O1),
        .O1(n_3_rstblk),
        .O2({RD_RST,n_5_rstblk}),
        .Q(Q),
        .aclk(aclk),
        .rst_d2(rst_d2),
        .rst_full_gen_i_3(rst_full_gen_i_3));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized3
   (rst_full_gen_i_8,
    p_2_out,
    ram_rd_en_i_9,
    ram_wr_en_i_10,
    empty_fwft_i_11,
    p_0_out_15,
    O28,
    prog_full_i_16,
    O1,
    m_axi_bready,
    O65,
    O2,
    O67,
    we_bcnt,
    O80,
    aclk,
    Q,
    I1,
    p_0_out_22,
    I37,
    I38,
    m_axi_bvalid,
    mem_init_done);
  output rst_full_gen_i_8;
  output p_2_out;
  output ram_rd_en_i_9;
  output ram_wr_en_i_10;
  output empty_fwft_i_11;
  output [0:0]p_0_out_15;
  output O28;
  output prog_full_i_16;
  output [1:0]O1;
  output m_axi_bready;
  output [5:0]O65;
  output [5:0]O2;
  output O67;
  output we_bcnt;
  output [0:0]O80;
  input aclk;
  input [0:0]Q;
  input I1;
  input [0:0]p_0_out_22;
  input I37;
  input I38;
  input m_axi_bvalid;
  input mem_init_done;

  wire I1;
  wire I37;
  wire I38;
  wire [1:0]O1;
  wire [5:0]O2;
  wire O28;
  wire [5:0]O65;
  wire O67;
  wire [0:0]O80;
  wire [0:0]Q;
  wire RD_RST;
  wire WR_RST;
  wire aclk;
  wire [0:0]adjusted_rd_pntr_wr_inv_pad;
  wire empty_fwft_i_11;
  wire \gwss.wsts/ram_full_comb ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire \n_14_gntv_or_sync_fifo.gl0.rd ;
  wire \n_2_gntv_or_sync_fifo.gl0.rd ;
  wire n_3_rstblk;
  wire \n_5_gntv_or_sync_fifo.gl0.wr ;
  wire \n_6_gntv_or_sync_fifo.gl0.wr ;
  wire [0:0]p_0_out_15;
  wire [0:0]p_0_out_22;
  wire p_2_out;
  wire prog_full_i_16;
  wire ram_rd_en_i_9;
  wire ram_wr_en_i_10;
  wire rst_d2;
  wire rst_full_gen_i_8;
  wire we_bcnt;

axi_vfifo_ctrl_0_rd_logic__parameterized1 \gntv_or_sync_fifo.gl0.rd 
       (.E(\n_14_gntv_or_sync_fifo.gl0.rd ),
        .I1(\n_6_gntv_or_sync_fifo.gl0.wr ),
        .I2(\n_5_gntv_or_sync_fifo.gl0.wr ),
        .I3(I1),
        .I4(n_3_rstblk),
        .O1(\n_2_gntv_or_sync_fifo.gl0.rd ),
        .O2(O1),
        .O3(O2),
        .O65(O65),
        .Q(RD_RST),
        .aclk(aclk),
        .empty_fwft_i_11(empty_fwft_i_11),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .we_bcnt(we_bcnt),
        .wr_pntr_plus1_pad(adjusted_rd_pntr_wr_inv_pad));
axi_vfifo_ctrl_0_wr_logic__parameterized2 \gntv_or_sync_fifo.gl0.wr 
       (.AR(WR_RST),
        .E(\n_14_gntv_or_sync_fifo.gl0.rd ),
        .I1(I1),
        .I38(I38),
        .O1(\n_5_gntv_or_sync_fifo.gl0.wr ),
        .O2(O2),
        .O3(\n_6_gntv_or_sync_fifo.gl0.wr ),
        .O65(O65),
        .O67(O67),
        .aclk(aclk),
        .p_2_out(p_2_out),
        .prog_full_i_16(prog_full_i_16),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .ram_rd_en_i_9(ram_rd_en_i_9),
        .ram_wr_en_i_10(ram_wr_en_i_10),
        .rst_d2(rst_d2),
        .wr_pntr_plus1_pad(adjusted_rd_pntr_wr_inv_pad));
axi_vfifo_ctrl_0_memory__parameterized3 \gntv_or_sync_fifo.mem 
       (.I1(\n_2_gntv_or_sync_fifo.gl0.rd ),
        .I37(I37),
        .O28(O28),
        .aclk(aclk),
        .p_0_out_15(p_0_out_15),
        .p_0_out_22(p_0_out_22));
axi_vfifo_ctrl_0_reset_blk_ramfifo rstblk
       (.AR(WR_RST),
        .O1(n_3_rstblk),
        .O2({RD_RST,O80}),
        .Q(Q),
        .aclk(aclk),
        .p_2_out(p_2_out),
        .rst_d2(rst_d2),
        .rst_full_gen_i_8(rst_full_gen_i_8));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_vfifo_ctrl_0_fifo_generator_top
   (rst_full_gen_i,
    O1,
    O2,
    m_axi_awvalid,
    O3,
    O43,
    aclk,
    Q,
    E,
    m_axi_awvalid_i,
    m_axi_awready,
    I1,
    prog_full_i,
    I2);
  output rst_full_gen_i;
  output O1;
  output O2;
  output m_axi_awvalid;
  output O3;
  output [40:0]O43;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_awvalid_i;
  input m_axi_awready;
  input I1;
  input prog_full_i;
  input [40:0]I2;

  wire [0:0]E;
  wire I1;
  wire [40:0]I2;
  wire O1;
  wire O2;
  wire O3;
  wire [40:0]O43;
  wire [0:0]Q;
  wire aclk;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire prog_full_i;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_fifo_generator_ramfifo \grf.rf 
       (.E(E),
        .I1(I1),
        .I2(I2),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O43(O43),
        .Q(Q),
        .aclk(aclk),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .prog_full_i(prog_full_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_vfifo_ctrl_0_fifo_generator_top_164
   (O1,
    O2,
    m_axi_arvalid,
    O3,
    O45,
    aclk,
    Q,
    rst_d2,
    E,
    rst_full_gen_i,
    m_axi_arvalid_i,
    m_axi_arready,
    prog_full_i,
    I9);
  output O1;
  output O2;
  output m_axi_arvalid;
  output O3;
  output [40:0]O45;
  input aclk;
  input [0:0]Q;
  input rst_d2;
  input [0:0]E;
  input rst_full_gen_i;
  input m_axi_arvalid_i;
  input m_axi_arready;
  input prog_full_i;
  input [40:0]I9;

  wire [0:0]E;
  wire [40:0]I9;
  wire O1;
  wire O2;
  wire O3;
  wire [40:0]O45;
  wire [0:0]Q;
  wire aclk;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire prog_full_i;
  wire rst_d2;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_fifo_generator_ramfifo_165 \grf.rf 
       (.E(E),
        .I9(I9),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O45(O45),
        .Q(Q),
        .aclk(aclk),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .prog_full_i(prog_full_i),
        .rst_d2(rst_d2),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_vfifo_ctrl_0_fifo_generator_top__parameterized0
   (O1,
    O2,
    m_axi_wvalid,
    O44,
    aclk,
    E,
    O79,
    Q,
    rst_d2,
    rst_full_gen_i,
    m_axi_wready,
    m_axi_wvalid_i);
  output O1;
  output O2;
  output m_axi_wvalid;
  output [64:0]O44;
  input aclk;
  input [0:0]E;
  input [64:0]O79;
  input [0:0]Q;
  input rst_d2;
  input rst_full_gen_i;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire O1;
  wire O2;
  wire [64:0]O44;
  wire [64:0]O79;
  wire [0:0]Q;
  wire aclk;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire rst_d2;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.E(E),
        .O1(O1),
        .O2(O2),
        .O44(O44),
        .O79(O79),
        .Q(Q),
        .aclk(aclk),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .rst_d2(rst_d2),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_vfifo_ctrl_0_fifo_generator_top__parameterized1
   (rst_full_gen_i,
    O1,
    ram_rd_en_i,
    ram_wr_en_i,
    O2,
    O7,
    D,
    O3,
    argen_to_mcpf_payload,
    next_state,
    O62,
    O63,
    O43,
    O9,
    aclk,
    Q,
    E,
    I33,
    I1,
    I2,
    I4,
    I6,
    I40,
    I3,
    p_0_out);
  output rst_full_gen_i;
  output O1;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output O2;
  output O7;
  output [5:0]D;
  output [3:0]O3;
  output [0:0]argen_to_mcpf_payload;
  output next_state;
  output [3:0]O62;
  output O63;
  output O43;
  output [0:0]O9;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input I33;
  input [5:0]I1;
  input I2;
  input I4;
  input I6;
  input I40;
  input I3;
  input [6:0]p_0_out;

  wire [5:0]D;
  wire [0:0]E;
  wire [5:0]I1;
  wire I2;
  wire I3;
  wire I33;
  wire I4;
  wire I40;
  wire I6;
  wire O1;
  wire O2;
  wire [3:0]O3;
  wire O43;
  wire [3:0]O62;
  wire O63;
  wire O7;
  wire [0:0]O9;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]argen_to_mcpf_payload;
  wire next_state;
  wire [6:0]p_0_out;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized1 \grf.rf 
       (.D(D),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I33(I33),
        .I4(I4),
        .I40(I40),
        .I6(I6),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O43(O43),
        .O62(O62),
        .O63(O63),
        .O7(O7),
        .O9(O9),
        .Q(Q),
        .aclk(aclk),
        .argen_to_mcpf_payload(argen_to_mcpf_payload),
        .next_state(next_state),
        .p_0_out(p_0_out),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_vfifo_ctrl_0_fifo_generator_top__parameterized2
   (rst_full_gen_i_3,
    O1,
    ram_rd_en_i_4,
    ram_wr_en_i_5,
    empty_fwft_i_6,
    prog_full_i_14,
    O2,
    s_axis_payload_wr_out_i,
    O3,
    O4,
    O5,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O73,
    aclk,
    E,
    argen_to_tdf_payload,
    Q,
    I34,
    I1,
    I2,
    argen_to_tdf_tvalid,
    O6);
  output rst_full_gen_i_3;
  output O1;
  output ram_rd_en_i_4;
  output ram_wr_en_i_5;
  output empty_fwft_i_6;
  output prog_full_i_14;
  output [1:0]O2;
  output [10:0]s_axis_payload_wr_out_i;
  output O3;
  output [6:0]O4;
  output O5;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O73;
  input aclk;
  input [0:0]E;
  input [15:0]argen_to_tdf_payload;
  input [0:0]Q;
  input I34;
  input I1;
  input I2;
  input argen_to_tdf_tvalid;
  input [0:0]O6;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I34;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [1:0]O2;
  wire O3;
  wire [6:0]O4;
  wire O5;
  wire [0:0]O6;
  wire O7;
  wire O73;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire aclk;
  wire [15:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire empty_fwft_i_6;
  wire prog_full_i_14;
  wire ram_rd_en_i_4;
  wire ram_wr_en_i_5;
  wire rst_full_gen_i_3;
  wire [10:0]s_axis_payload_wr_out_i;

axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized2 \grf.rf 
       (.E(E),
        .I1(I1),
        .I2(I2),
        .I34(I34),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O73(O73),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .empty_fwft_i_6(empty_fwft_i_6),
        .prog_full_i_14(prog_full_i_14),
        .ram_rd_en_i_4(ram_rd_en_i_4),
        .ram_wr_en_i_5(ram_wr_en_i_5),
        .rst_full_gen_i_3(rst_full_gen_i_3),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_vfifo_ctrl_0_fifo_generator_top__parameterized3
   (rst_full_gen_i_8,
    p_2_out,
    ram_rd_en_i_9,
    ram_wr_en_i_10,
    empty_fwft_i_11,
    p_0_out_15,
    O28,
    prog_full_i_16,
    O1,
    m_axi_bready,
    O65,
    O2,
    O67,
    we_bcnt,
    O80,
    aclk,
    Q,
    I1,
    p_0_out_22,
    I37,
    I38,
    m_axi_bvalid,
    mem_init_done);
  output rst_full_gen_i_8;
  output p_2_out;
  output ram_rd_en_i_9;
  output ram_wr_en_i_10;
  output empty_fwft_i_11;
  output [0:0]p_0_out_15;
  output O28;
  output prog_full_i_16;
  output [1:0]O1;
  output m_axi_bready;
  output [5:0]O65;
  output [5:0]O2;
  output O67;
  output we_bcnt;
  output [0:0]O80;
  input aclk;
  input [0:0]Q;
  input I1;
  input [0:0]p_0_out_22;
  input I37;
  input I38;
  input m_axi_bvalid;
  input mem_init_done;

  wire I1;
  wire I37;
  wire I38;
  wire [1:0]O1;
  wire [5:0]O2;
  wire O28;
  wire [5:0]O65;
  wire O67;
  wire [0:0]O80;
  wire [0:0]Q;
  wire aclk;
  wire empty_fwft_i_11;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [0:0]p_0_out_15;
  wire [0:0]p_0_out_22;
  wire p_2_out;
  wire prog_full_i_16;
  wire ram_rd_en_i_9;
  wire ram_wr_en_i_10;
  wire rst_full_gen_i_8;
  wire we_bcnt;

axi_vfifo_ctrl_0_fifo_generator_ramfifo__parameterized3 \grf.rf 
       (.I1(I1),
        .I37(I37),
        .I38(I38),
        .O1(O1),
        .O2(O2),
        .O28(O28),
        .O65(O65),
        .O67(O67),
        .O80(O80),
        .Q(Q),
        .aclk(aclk),
        .empty_fwft_i_11(empty_fwft_i_11),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .p_0_out_15(p_0_out_15),
        .p_0_out_22(p_0_out_22),
        .p_2_out(p_2_out),
        .prog_full_i_16(prog_full_i_16),
        .ram_rd_en_i_9(ram_rd_en_i_9),
        .ram_wr_en_i_10(ram_wr_en_i_10),
        .rst_full_gen_i_8(rst_full_gen_i_8),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0__parameterized0
   (rst_full_gen_i,
    O1,
    O2,
    m_axi_awvalid,
    O3,
    O43,
    aclk,
    Q,
    E,
    m_axi_awvalid_i,
    m_axi_awready,
    I1,
    prog_full_i,
    I2);
  output rst_full_gen_i;
  output O1;
  output O2;
  output m_axi_awvalid;
  output O3;
  output [40:0]O43;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_awvalid_i;
  input m_axi_awready;
  input I1;
  input prog_full_i;
  input [40:0]I2;

  wire [0:0]E;
  wire I1;
  wire [40:0]I2;
  wire O1;
  wire O2;
  wire O3;
  wire [40:0]O43;
  wire [0:0]Q;
  wire aclk;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire prog_full_i;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_fifo_generator_v12_0_synth inst_fifo_gen
       (.E(E),
        .I1(I1),
        .I2(I2),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O43(O43),
        .Q(Q),
        .aclk(aclk),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .prog_full_i(prog_full_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0__parameterized0_162
   (O1,
    O2,
    m_axi_arvalid,
    O3,
    O45,
    aclk,
    Q,
    rst_d2,
    E,
    rst_full_gen_i,
    m_axi_arvalid_i,
    m_axi_arready,
    prog_full_i,
    I9);
  output O1;
  output O2;
  output m_axi_arvalid;
  output O3;
  output [40:0]O45;
  input aclk;
  input [0:0]Q;
  input rst_d2;
  input [0:0]E;
  input rst_full_gen_i;
  input m_axi_arvalid_i;
  input m_axi_arready;
  input prog_full_i;
  input [40:0]I9;

  wire [0:0]E;
  wire [40:0]I9;
  wire O1;
  wire O2;
  wire O3;
  wire [40:0]O45;
  wire [0:0]Q;
  wire aclk;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire prog_full_i;
  wire rst_d2;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_fifo_generator_v12_0_synth_163 inst_fifo_gen
       (.E(E),
        .I9(I9),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O45(O45),
        .Q(Q),
        .aclk(aclk),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .prog_full_i(prog_full_i),
        .rst_d2(rst_d2),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0__parameterized2
   (O1,
    O2,
    m_axi_wvalid,
    O44,
    aclk,
    E,
    O79,
    Q,
    rst_d2,
    rst_full_gen_i,
    m_axi_wready,
    m_axi_wvalid_i);
  output O1;
  output O2;
  output m_axi_wvalid;
  output [64:0]O44;
  input aclk;
  input [0:0]E;
  input [64:0]O79;
  input [0:0]Q;
  input rst_d2;
  input rst_full_gen_i;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire O1;
  wire O2;
  wire [64:0]O44;
  wire [64:0]O79;
  wire [0:0]Q;
  wire aclk;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire rst_d2;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_fifo_generator_v12_0_synth__parameterized0 inst_fifo_gen
       (.E(E),
        .O1(O1),
        .O2(O2),
        .O44(O44),
        .O79(O79),
        .Q(Q),
        .aclk(aclk),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .rst_d2(rst_d2),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0__parameterized4
   (rst_full_gen_i,
    O1,
    ram_rd_en_i,
    ram_wr_en_i,
    O2,
    O7,
    D,
    O3,
    argen_to_mcpf_payload,
    next_state,
    O62,
    O63,
    O43,
    O9,
    aclk,
    Q,
    E,
    I33,
    I1,
    I2,
    I4,
    I6,
    I40,
    I3,
    p_0_out);
  output rst_full_gen_i;
  output O1;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output O2;
  output O7;
  output [5:0]D;
  output [3:0]O3;
  output [0:0]argen_to_mcpf_payload;
  output next_state;
  output [3:0]O62;
  output O63;
  output O43;
  output [0:0]O9;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input I33;
  input [5:0]I1;
  input I2;
  input I4;
  input I6;
  input I40;
  input I3;
  input [6:0]p_0_out;

  wire [5:0]D;
  wire [0:0]E;
  wire [5:0]I1;
  wire I2;
  wire I3;
  wire I33;
  wire I4;
  wire I40;
  wire I6;
  wire O1;
  wire O2;
  wire [3:0]O3;
  wire O43;
  wire [3:0]O62;
  wire O63;
  wire O7;
  wire [0:0]O9;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]argen_to_mcpf_payload;
  wire next_state;
  wire [6:0]p_0_out;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_fifo_generator_v12_0_synth__parameterized1 inst_fifo_gen
       (.D(D),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I33(I33),
        .I4(I4),
        .I40(I40),
        .I6(I6),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O43(O43),
        .O62(O62),
        .O63(O63),
        .O7(O7),
        .O9(O9),
        .Q(Q),
        .aclk(aclk),
        .argen_to_mcpf_payload(argen_to_mcpf_payload),
        .next_state(next_state),
        .p_0_out(p_0_out),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0__parameterized6
   (rst_full_gen_i_3,
    O1,
    ram_rd_en_i_4,
    ram_wr_en_i_5,
    empty_fwft_i_6,
    prog_full_i_14,
    O2,
    s_axis_payload_wr_out_i,
    O3,
    O4,
    O5,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O73,
    aclk,
    E,
    argen_to_tdf_payload,
    Q,
    I34,
    I1,
    I2,
    argen_to_tdf_tvalid,
    O6);
  output rst_full_gen_i_3;
  output O1;
  output ram_rd_en_i_4;
  output ram_wr_en_i_5;
  output empty_fwft_i_6;
  output prog_full_i_14;
  output [1:0]O2;
  output [10:0]s_axis_payload_wr_out_i;
  output O3;
  output [6:0]O4;
  output O5;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O73;
  input aclk;
  input [0:0]E;
  input [15:0]argen_to_tdf_payload;
  input [0:0]Q;
  input I34;
  input I1;
  input I2;
  input argen_to_tdf_tvalid;
  input [0:0]O6;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I34;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [1:0]O2;
  wire O3;
  wire [6:0]O4;
  wire O5;
  wire [0:0]O6;
  wire O7;
  wire O73;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire aclk;
  wire [15:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire empty_fwft_i_6;
  wire prog_full_i_14;
  wire ram_rd_en_i_4;
  wire ram_wr_en_i_5;
  wire rst_full_gen_i_3;
  wire [10:0]s_axis_payload_wr_out_i;

axi_vfifo_ctrl_0_fifo_generator_v12_0_synth__parameterized2 inst_fifo_gen
       (.E(E),
        .I1(I1),
        .I2(I2),
        .I34(I34),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O73(O73),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .empty_fwft_i_6(empty_fwft_i_6),
        .prog_full_i_14(prog_full_i_14),
        .ram_rd_en_i_4(ram_rd_en_i_4),
        .ram_wr_en_i_5(ram_wr_en_i_5),
        .rst_full_gen_i_3(rst_full_gen_i_3),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0__parameterized8
   (rst_full_gen_i_8,
    p_2_out,
    ram_rd_en_i_9,
    ram_wr_en_i_10,
    empty_fwft_i_11,
    p_0_out_15,
    O28,
    prog_full_i_16,
    O1,
    m_axi_bready,
    O65,
    O2,
    O67,
    we_bcnt,
    O80,
    aclk,
    Q,
    I1,
    p_0_out_22,
    I37,
    I38,
    m_axi_bvalid,
    mem_init_done);
  output rst_full_gen_i_8;
  output p_2_out;
  output ram_rd_en_i_9;
  output ram_wr_en_i_10;
  output empty_fwft_i_11;
  output [0:0]p_0_out_15;
  output O28;
  output prog_full_i_16;
  output [1:0]O1;
  output m_axi_bready;
  output [5:0]O65;
  output [5:0]O2;
  output O67;
  output we_bcnt;
  output [0:0]O80;
  input aclk;
  input [0:0]Q;
  input I1;
  input [0:0]p_0_out_22;
  input I37;
  input I38;
  input m_axi_bvalid;
  input mem_init_done;

  wire I1;
  wire I37;
  wire I38;
  wire [1:0]O1;
  wire [5:0]O2;
  wire O28;
  wire [5:0]O65;
  wire O67;
  wire [0:0]O80;
  wire [0:0]Q;
  wire aclk;
  wire empty_fwft_i_11;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [0:0]p_0_out_15;
  wire [0:0]p_0_out_22;
  wire p_2_out;
  wire prog_full_i_16;
  wire ram_rd_en_i_9;
  wire ram_wr_en_i_10;
  wire rst_full_gen_i_8;
  wire we_bcnt;

axi_vfifo_ctrl_0_fifo_generator_v12_0_synth__parameterized3 inst_fifo_gen
       (.I1(I1),
        .I37(I37),
        .I38(I38),
        .O1(O1),
        .O2(O2),
        .O28(O28),
        .O65(O65),
        .O67(O67),
        .O80(O80),
        .Q(Q),
        .aclk(aclk),
        .empty_fwft_i_11(empty_fwft_i_11),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .p_0_out_15(p_0_out_15),
        .p_0_out_22(p_0_out_22),
        .p_2_out(p_2_out),
        .prog_full_i_16(prog_full_i_16),
        .ram_rd_en_i_9(ram_rd_en_i_9),
        .ram_wr_en_i_10(ram_wr_en_i_10),
        .rst_full_gen_i_8(rst_full_gen_i_8),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_compare" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0_compare__parameterized0
   (comp0,
    v1_reg_0,
    I1);
  output comp0;
  input [3:0]v1_reg_0;
  input I1;

  wire I1;
  wire comp0;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I1}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_compare" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0_compare__parameterized0_1
   (comp1,
    v1_reg_1,
    I2);
  output comp1;
  input [3:0]v1_reg_1;
  input I2;

  wire I2;
  wire comp1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg_1;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_1));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I2}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_compare" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0_compare__parameterized0_10
   (comp0,
    v1_reg_0,
    I1);
  output comp0;
  input [3:0]v1_reg_0;
  input I1;

  wire I1;
  wire comp0;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I1}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_compare" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0_compare__parameterized0_11
   (comp1,
    v1_reg_1,
    I2);
  output comp1;
  input [3:0]v1_reg_1;
  input I2;

  wire I2;
  wire comp1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg_1;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_1));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I2}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_compare" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0_compare__parameterized0_15
   (comp0,
    v1_reg,
    I1);
  output comp0;
  input [3:0]v1_reg;
  input I1;

  wire I1;
  wire comp0;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I1}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_compare" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0_compare__parameterized0_16
   (comp1,
    v1_reg_1,
    I2);
  output comp1;
  input [3:0]v1_reg_1;
  input I2;

  wire I2;
  wire comp1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg_1;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_1));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I2}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_compare" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0_compare__parameterized0_2
   (comp0,
    v1_reg,
    I1);
  output comp0;
  input [3:0]v1_reg;
  input I1;

  wire I1;
  wire comp0;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I1}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_compare" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0_compare__parameterized0_3
   (comp1,
    v1_reg_1,
    I2);
  output comp1;
  input [3:0]v1_reg_1;
  input I2;

  wire I2;
  wire comp1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg_1;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_1));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I2}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_synth" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0_synth
   (rst_full_gen_i,
    O1,
    O2,
    m_axi_awvalid,
    O3,
    O43,
    aclk,
    Q,
    E,
    m_axi_awvalid_i,
    m_axi_awready,
    I1,
    prog_full_i,
    I2);
  output rst_full_gen_i;
  output O1;
  output O2;
  output m_axi_awvalid;
  output O3;
  output [40:0]O43;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_awvalid_i;
  input m_axi_awready;
  input I1;
  input prog_full_i;
  input [40:0]I2;

  wire [0:0]E;
  wire I1;
  wire [40:0]I2;
  wire O1;
  wire O2;
  wire O3;
  wire [40:0]O43;
  wire [0:0]Q;
  wire aclk;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire prog_full_i;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_fifo_generator_top \gconvfifo.rf 
       (.E(E),
        .I1(I1),
        .I2(I2),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O43(O43),
        .Q(Q),
        .aclk(aclk),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .prog_full_i(prog_full_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_synth" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0_synth_163
   (O1,
    O2,
    m_axi_arvalid,
    O3,
    O45,
    aclk,
    Q,
    rst_d2,
    E,
    rst_full_gen_i,
    m_axi_arvalid_i,
    m_axi_arready,
    prog_full_i,
    I9);
  output O1;
  output O2;
  output m_axi_arvalid;
  output O3;
  output [40:0]O45;
  input aclk;
  input [0:0]Q;
  input rst_d2;
  input [0:0]E;
  input rst_full_gen_i;
  input m_axi_arvalid_i;
  input m_axi_arready;
  input prog_full_i;
  input [40:0]I9;

  wire [0:0]E;
  wire [40:0]I9;
  wire O1;
  wire O2;
  wire O3;
  wire [40:0]O45;
  wire [0:0]Q;
  wire aclk;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire prog_full_i;
  wire rst_d2;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_fifo_generator_top_164 \gconvfifo.rf 
       (.E(E),
        .I9(I9),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O45(O45),
        .Q(Q),
        .aclk(aclk),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .prog_full_i(prog_full_i),
        .rst_d2(rst_d2),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_synth" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0_synth__parameterized0
   (O1,
    O2,
    m_axi_wvalid,
    O44,
    aclk,
    E,
    O79,
    Q,
    rst_d2,
    rst_full_gen_i,
    m_axi_wready,
    m_axi_wvalid_i);
  output O1;
  output O2;
  output m_axi_wvalid;
  output [64:0]O44;
  input aclk;
  input [0:0]E;
  input [64:0]O79;
  input [0:0]Q;
  input rst_d2;
  input rst_full_gen_i;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire O1;
  wire O2;
  wire [64:0]O44;
  wire [64:0]O79;
  wire [0:0]Q;
  wire aclk;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire rst_d2;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.E(E),
        .O1(O1),
        .O2(O2),
        .O44(O44),
        .O79(O79),
        .Q(Q),
        .aclk(aclk),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .rst_d2(rst_d2),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_synth" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0_synth__parameterized1
   (rst_full_gen_i,
    O1,
    ram_rd_en_i,
    ram_wr_en_i,
    O2,
    O7,
    D,
    O3,
    argen_to_mcpf_payload,
    next_state,
    O62,
    O63,
    O43,
    O9,
    aclk,
    Q,
    E,
    I33,
    I1,
    I2,
    I4,
    I6,
    I40,
    I3,
    p_0_out);
  output rst_full_gen_i;
  output O1;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output O2;
  output O7;
  output [5:0]D;
  output [3:0]O3;
  output [0:0]argen_to_mcpf_payload;
  output next_state;
  output [3:0]O62;
  output O63;
  output O43;
  output [0:0]O9;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input I33;
  input [5:0]I1;
  input I2;
  input I4;
  input I6;
  input I40;
  input I3;
  input [6:0]p_0_out;

  wire [5:0]D;
  wire [0:0]E;
  wire [5:0]I1;
  wire I2;
  wire I3;
  wire I33;
  wire I4;
  wire I40;
  wire I6;
  wire O1;
  wire O2;
  wire [3:0]O3;
  wire O43;
  wire [3:0]O62;
  wire O63;
  wire O7;
  wire [0:0]O9;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]argen_to_mcpf_payload;
  wire next_state;
  wire [6:0]p_0_out;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_fifo_generator_top__parameterized1 \gconvfifo.rf 
       (.D(D),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I33(I33),
        .I4(I4),
        .I40(I40),
        .I6(I6),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O43(O43),
        .O62(O62),
        .O63(O63),
        .O7(O7),
        .O9(O9),
        .Q(Q),
        .aclk(aclk),
        .argen_to_mcpf_payload(argen_to_mcpf_payload),
        .next_state(next_state),
        .p_0_out(p_0_out),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_synth" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0_synth__parameterized2
   (rst_full_gen_i_3,
    O1,
    ram_rd_en_i_4,
    ram_wr_en_i_5,
    empty_fwft_i_6,
    prog_full_i_14,
    O2,
    s_axis_payload_wr_out_i,
    O3,
    O4,
    O5,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O73,
    aclk,
    E,
    argen_to_tdf_payload,
    Q,
    I34,
    I1,
    I2,
    argen_to_tdf_tvalid,
    O6);
  output rst_full_gen_i_3;
  output O1;
  output ram_rd_en_i_4;
  output ram_wr_en_i_5;
  output empty_fwft_i_6;
  output prog_full_i_14;
  output [1:0]O2;
  output [10:0]s_axis_payload_wr_out_i;
  output O3;
  output [6:0]O4;
  output O5;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O73;
  input aclk;
  input [0:0]E;
  input [15:0]argen_to_tdf_payload;
  input [0:0]Q;
  input I34;
  input I1;
  input I2;
  input argen_to_tdf_tvalid;
  input [0:0]O6;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I34;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [1:0]O2;
  wire O3;
  wire [6:0]O4;
  wire O5;
  wire [0:0]O6;
  wire O7;
  wire O73;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire aclk;
  wire [15:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire empty_fwft_i_6;
  wire prog_full_i_14;
  wire ram_rd_en_i_4;
  wire ram_wr_en_i_5;
  wire rst_full_gen_i_3;
  wire [10:0]s_axis_payload_wr_out_i;

axi_vfifo_ctrl_0_fifo_generator_top__parameterized2 \gconvfifo.rf 
       (.E(E),
        .I1(I1),
        .I2(I2),
        .I34(I34),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O73(O73),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .empty_fwft_i_6(empty_fwft_i_6),
        .prog_full_i_14(prog_full_i_14),
        .ram_rd_en_i_4(ram_rd_en_i_4),
        .ram_wr_en_i_5(ram_wr_en_i_5),
        .rst_full_gen_i_3(rst_full_gen_i_3),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_synth" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0_synth__parameterized3
   (rst_full_gen_i_8,
    p_2_out,
    ram_rd_en_i_9,
    ram_wr_en_i_10,
    empty_fwft_i_11,
    p_0_out_15,
    O28,
    prog_full_i_16,
    O1,
    m_axi_bready,
    O65,
    O2,
    O67,
    we_bcnt,
    O80,
    aclk,
    Q,
    I1,
    p_0_out_22,
    I37,
    I38,
    m_axi_bvalid,
    mem_init_done);
  output rst_full_gen_i_8;
  output p_2_out;
  output ram_rd_en_i_9;
  output ram_wr_en_i_10;
  output empty_fwft_i_11;
  output [0:0]p_0_out_15;
  output O28;
  output prog_full_i_16;
  output [1:0]O1;
  output m_axi_bready;
  output [5:0]O65;
  output [5:0]O2;
  output O67;
  output we_bcnt;
  output [0:0]O80;
  input aclk;
  input [0:0]Q;
  input I1;
  input [0:0]p_0_out_22;
  input I37;
  input I38;
  input m_axi_bvalid;
  input mem_init_done;

  wire I1;
  wire I37;
  wire I38;
  wire [1:0]O1;
  wire [5:0]O2;
  wire O28;
  wire [5:0]O65;
  wire O67;
  wire [0:0]O80;
  wire [0:0]Q;
  wire aclk;
  wire empty_fwft_i_11;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [0:0]p_0_out_15;
  wire [0:0]p_0_out_22;
  wire p_2_out;
  wire prog_full_i_16;
  wire ram_rd_en_i_9;
  wire ram_wr_en_i_10;
  wire rst_full_gen_i_8;
  wire we_bcnt;

axi_vfifo_ctrl_0_fifo_generator_top__parameterized3 \gconvfifo.rf 
       (.I1(I1),
        .I37(I37),
        .I38(I38),
        .O1(O1),
        .O2(O2),
        .O28(O28),
        .O65(O65),
        .O67(O67),
        .O80(O80),
        .Q(Q),
        .aclk(aclk),
        .empty_fwft_i_11(empty_fwft_i_11),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .p_0_out_15(p_0_out_15),
        .p_0_out_22(p_0_out_22),
        .p_2_out(p_2_out),
        .prog_full_i_16(prog_full_i_16),
        .ram_rd_en_i_9(ram_rd_en_i_9),
        .ram_wr_en_i_10(ram_wr_en_i_10),
        .rst_full_gen_i_8(rst_full_gen_i_8),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0_wr_pf_ss
   (ram_rd_en_i,
    ram_wr_en_i,
    O7,
    O63,
    O43,
    O8,
    aclk,
    AR,
    E,
    I33,
    rst_d2,
    I40,
    I3,
    D);
  output ram_rd_en_i;
  output ram_wr_en_i;
  output O7;
  output O63;
  output O43;
  input [0:0]O8;
  input aclk;
  input [0:0]AR;
  input [0:0]E;
  input I33;
  input rst_d2;
  input I40;
  input I3;
  input [3:0]D;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire I3;
  wire I33;
  wire I40;
  wire O43;
  wire O63;
  wire O7;
  wire [0:0]O8;
  wire aclk;
  wire [4:1]diff_pntr_pad;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_d2;

FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(diff_pntr_pad[1]));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(diff_pntr_pad[2]));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(diff_pntr_pad[3]));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(diff_pntr_pad[4]));
LUT4 #(
    .INIT(16'h0008)) 
     \gpfs.prog_full_i_i_2 
       (.I0(diff_pntr_pad[2]),
        .I1(diff_pntr_pad[3]),
        .I2(diff_pntr_pad[1]),
        .I3(diff_pntr_pad[4]),
        .O(O63));
FDPE #(
    .INIT(1'b1)) 
     \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I33),
        .PRE(rst_d2),
        .Q(O7));
FDCE #(
    .INIT(1'b0)) 
     \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(O8),
        .Q(ram_rd_en_i));
FDCE #(
    .INIT(1'b0)) 
     \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_wr_en_i));
LUT3 #(
    .INIT(8'h10)) 
     ram_reg_0_1_0_3_i_8
       (.I0(O7),
        .I1(I40),
        .I2(I3),
        .O(O43));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0_wr_pf_ss_156
   (O4,
    O3,
    aclk,
    AR,
    E,
    I1,
    rst_full_gen_i,
    I2,
    prog_full_i,
    D);
  output O4;
  input [0:0]O3;
  input aclk;
  input [0:0]AR;
  input [0:0]E;
  input I1;
  input rst_full_gen_i;
  input I2;
  input prog_full_i;
  input [3:0]D;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [0:0]O3;
  wire O4;
  wire aclk;
  wire [4:1]diff_pntr_pad;
  wire \n_0_gpfs.prog_full_i_i_1__2 ;
  wire \n_0_gpfs.prog_full_i_i_2__1 ;
  wire prog_full_i;
  wire prog_full_i__0;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_gen_i;

FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(diff_pntr_pad[1]));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(diff_pntr_pad[2]));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(diff_pntr_pad[3]));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(diff_pntr_pad[4]));
LUT3 #(
    .INIT(8'h01)) 
     \gno_bkp_on_tready.s_axis_tready_i_i_1 
       (.I0(prog_full_i__0),
        .I1(I2),
        .I2(prog_full_i),
        .O(O4));
LUT5 #(
    .INIT(32'h00F70020)) 
     \gpfs.prog_full_i_i_1__2 
       (.I0(\n_0_gpfs.prog_full_i_i_2__1 ),
        .I1(ram_rd_en_i),
        .I2(ram_wr_en_i),
        .I3(rst_full_gen_i),
        .I4(prog_full_i__0),
        .O(\n_0_gpfs.prog_full_i_i_1__2 ));
LUT4 #(
    .INIT(16'h0008)) 
     \gpfs.prog_full_i_i_2__1 
       (.I0(diff_pntr_pad[2]),
        .I1(diff_pntr_pad[3]),
        .I2(diff_pntr_pad[1]),
        .I3(diff_pntr_pad[4]),
        .O(\n_0_gpfs.prog_full_i_i_2__1 ));
FDPE #(
    .INIT(1'b1)) 
     \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gpfs.prog_full_i_i_1__2 ),
        .PRE(I1),
        .Q(prog_full_i__0));
FDCE #(
    .INIT(1'b0)) 
     \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(O3),
        .Q(ram_rd_en_i));
FDCE #(
    .INIT(1'b0)) 
     \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_wr_en_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0_wr_pf_ss_171
   (O2,
    O3,
    E,
    aclk,
    AR,
    I1,
    rst_d2,
    rst_full_gen_i,
    prog_full_i,
    D);
  output O2;
  output O3;
  input [0:0]E;
  input aclk;
  input [0:0]AR;
  input [0:0]I1;
  input rst_d2;
  input rst_full_gen_i;
  input prog_full_i;
  input [3:0]D;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]I1;
  wire O2;
  wire O3;
  wire aclk;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[2] ;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \n_0_gpfs.prog_full_i_i_1__1__0 ;
  wire \n_0_gpfs.prog_full_i_i_2__2 ;
  wire prog_full_i;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_d2;
  wire rst_full_gen_i;

FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ));
LUT2 #(
    .INIT(4'h1)) 
     \gfwd_rev.s_ready_i_i_2 
       (.I0(O2),
        .I1(prog_full_i),
        .O(O3));
LUT5 #(
    .INIT(32'h00F70020)) 
     \gpfs.prog_full_i_i_1__1__0 
       (.I0(\n_0_gpfs.prog_full_i_i_2__2 ),
        .I1(ram_rd_en_i),
        .I2(ram_wr_en_i),
        .I3(rst_full_gen_i),
        .I4(O2),
        .O(\n_0_gpfs.prog_full_i_i_1__1__0 ));
LUT4 #(
    .INIT(16'h0008)) 
     \gpfs.prog_full_i_i_2__2 
       (.I0(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[2] ),
        .I1(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ),
        .I2(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .I3(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .O(\n_0_gpfs.prog_full_i_i_2__2 ));
FDPE #(
    .INIT(1'b1)) 
     \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gpfs.prog_full_i_i_1__1__0 ),
        .PRE(rst_d2),
        .Q(O2));
FDCE #(
    .INIT(1'b0)) 
     \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_rd_en_i));
FDCE #(
    .INIT(1'b0)) 
     \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(I1),
        .Q(ram_wr_en_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0_wr_pf_ss__parameterized0
   (O2,
    E,
    aclk,
    AR,
    I1,
    rst_d2,
    rst_full_gen_i,
    wr_pntr_plus1_pad,
    S,
    I2,
    I3);
  output O2;
  input [0:0]E;
  input aclk;
  input [0:0]AR;
  input [0:0]I1;
  input rst_d2;
  input rst_full_gen_i;
  input [8:0]wr_pntr_plus1_pad;
  input [2:0]S;
  input [3:0]I2;
  input [1:0]I3;

  wire [0:0]AR;
  wire [0:0]E;
  wire [0:0]I1;
  wire [3:0]I2;
  wire [1:0]I3;
  wire O2;
  wire [2:0]S;
  wire aclk;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[2] ;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[5] ;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  wire \n_0_gpfs.prog_full_i_i_1__0__0 ;
  wire \n_0_gpfs.prog_full_i_i_2__4 ;
  wire \n_0_gpfs.prog_full_i_i_3__0 ;
  wire \n_1_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ;
  wire \n_1_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ;
  wire \n_2_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ;
  wire \n_2_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ;
  wire \n_3_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ;
  wire \n_3_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ;
  wire \n_3_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1 ;
  wire \n_4_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ;
  wire \n_4_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ;
  wire \n_5_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ;
  wire \n_5_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ;
  wire \n_6_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ;
  wire \n_6_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ;
  wire \n_6_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1 ;
  wire \n_7_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ;
  wire \n_7_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ;
  wire \n_7_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1 ;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_d2;
  wire rst_full_gen_i;
  wire [8:0]wr_pntr_plus1_pad;
  wire [3:1]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED ;

FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\n_6_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ),
        .Q(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\n_5_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ),
        .Q(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\n_4_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ),
        .Q(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ));
CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ,\n_1_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ,\n_2_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ,\n_3_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pad[3:0]),
        .O({\n_4_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ,\n_5_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ,\n_6_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ,\n_7_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 }),
        .S({S,1'b0}));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\n_7_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ),
        .Q(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\n_6_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ),
        .Q(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\n_5_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ),
        .Q(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\n_4_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ),
        .Q(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ));
CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 
       (.CI(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ),
        .CO({\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ,\n_1_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ,\n_2_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ,\n_3_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pad[7:4]),
        .O({\n_4_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ,\n_5_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ,\n_6_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ,\n_7_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 }),
        .S(I2));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\n_7_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1 ),
        .Q(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\n_6_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1 ),
        .Q(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ));
CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1 
       (.CI(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ),
        .CO({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED [3:1],\n_3_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,wr_pntr_plus1_pad[8]}),
        .O({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED [3:2],\n_6_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1 ,\n_7_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1 }),
        .S({1'b0,1'b0,I3}));
LUT5 #(
    .INIT(32'h55150400)) 
     \gpfs.prog_full_i_i_1__0__0 
       (.I0(rst_full_gen_i),
        .I1(\n_0_gpfs.prog_full_i_i_2__4 ),
        .I2(ram_rd_en_i),
        .I3(ram_wr_en_i),
        .I4(O2),
        .O(\n_0_gpfs.prog_full_i_i_1__0__0 ));
LUT4 #(
    .INIT(16'h2000)) 
     \gpfs.prog_full_i_i_2__4 
       (.I0(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ),
        .I1(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .I2(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[5] ),
        .I3(\n_0_gpfs.prog_full_i_i_3__0 ),
        .O(\n_0_gpfs.prog_full_i_i_2__4 ));
LUT6 #(
    .INIT(64'h0080000000000000)) 
     \gpfs.prog_full_i_i_3__0 
       (.I0(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ),
        .I1(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[2] ),
        .I2(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ),
        .I3(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .I4(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ),
        .I5(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ),
        .O(\n_0_gpfs.prog_full_i_i_3__0 ));
FDPE #(
    .INIT(1'b1)) 
     \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gpfs.prog_full_i_i_1__0__0 ),
        .PRE(rst_d2),
        .Q(O2));
FDCE #(
    .INIT(1'b0)) 
     \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_rd_en_i));
FDCE #(
    .INIT(1'b0)) 
     \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(I1),
        .Q(ram_wr_en_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0_wr_pf_ss__parameterized1
   (ram_rd_en_i_4,
    ram_wr_en_i_5,
    prog_full_i_14,
    O73,
    O5,
    aclk,
    AR,
    E,
    I34,
    rst_d2,
    wr_pntr_plus1_pad,
    S,
    I1,
    I2);
  output ram_rd_en_i_4;
  output ram_wr_en_i_5;
  output prog_full_i_14;
  output O73;
  input [0:0]O5;
  input aclk;
  input [0:0]AR;
  input [0:0]E;
  input I34;
  input rst_d2;
  input [8:0]wr_pntr_plus1_pad;
  input [2:0]S;
  input [3:0]I1;
  input [1:0]I2;

  wire [0:0]AR;
  wire [0:0]E;
  wire [3:0]I1;
  wire [1:0]I2;
  wire I34;
  wire [0:0]O5;
  wire O73;
  wire [2:0]S;
  wire aclk;
  wire [9:1]diff_pntr_pad;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ;
  wire \n_0_gpfs.prog_full_i_i_3 ;
  wire \n_1_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ;
  wire \n_1_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ;
  wire \n_2_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ;
  wire \n_2_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ;
  wire \n_3_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ;
  wire \n_3_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ;
  wire \n_3_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1 ;
  wire \n_7_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ;
  wire [9:1]plusOp;
  wire prog_full_i_14;
  wire ram_rd_en_i_4;
  wire ram_wr_en_i_5;
  wire rst_d2;
  wire [8:0]wr_pntr_plus1_pad;
  wire [3:1]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED ;

FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[1]),
        .Q(diff_pntr_pad[1]));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(diff_pntr_pad[2]));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(diff_pntr_pad[3]));
CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ,\n_1_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ,\n_2_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ,\n_3_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pad[3:0]),
        .O({plusOp[3:1],\n_7_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 }),
        .S({S,1'b0}));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[4]),
        .Q(diff_pntr_pad[4]));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[5]),
        .Q(diff_pntr_pad[5]));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[6]),
        .Q(diff_pntr_pad[6]));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[7]),
        .Q(diff_pntr_pad[7]));
CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 
       (.CI(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ),
        .CO({\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ,\n_1_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ,\n_2_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ,\n_3_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pad[7:4]),
        .O(plusOp[7:4]),
        .S(I1));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[8]),
        .Q(diff_pntr_pad[8]));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[9]),
        .Q(diff_pntr_pad[9]));
CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1 
       (.CI(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 ),
        .CO({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED [3:1],\n_3_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,wr_pntr_plus1_pad[8]}),
        .O({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED [3:2],plusOp[9:8]}),
        .S({1'b0,1'b0,I2}));
LUT4 #(
    .INIT(16'h2000)) 
     \gpfs.prog_full_i_i_2__3 
       (.I0(diff_pntr_pad[6]),
        .I1(diff_pntr_pad[5]),
        .I2(diff_pntr_pad[7]),
        .I3(\n_0_gpfs.prog_full_i_i_3 ),
        .O(O73));
LUT6 #(
    .INIT(64'h0000000000000080)) 
     \gpfs.prog_full_i_i_3 
       (.I0(diff_pntr_pad[9]),
        .I1(diff_pntr_pad[4]),
        .I2(diff_pntr_pad[8]),
        .I3(diff_pntr_pad[3]),
        .I4(diff_pntr_pad[2]),
        .I5(diff_pntr_pad[1]),
        .O(\n_0_gpfs.prog_full_i_i_3 ));
FDPE #(
    .INIT(1'b1)) 
     \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I34),
        .PRE(rst_d2),
        .Q(prog_full_i_14));
FDCE #(
    .INIT(1'b0)) 
     \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(O5),
        .Q(ram_rd_en_i_4));
FDCE #(
    .INIT(1'b0)) 
     \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_wr_en_i_5));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_wr_pf_ss" *) 
module axi_vfifo_ctrl_0_fifo_generator_v12_0_wr_pf_ss__parameterized2
   (ram_rd_en_i_9,
    ram_wr_en_i_10,
    prog_full_i_16,
    O67,
    E,
    aclk,
    AR,
    I1,
    I38,
    rst_d2,
    Q,
    wr_pntr_plus1_pad,
    S,
    I2);
  output ram_rd_en_i_9;
  output ram_wr_en_i_10;
  output prog_full_i_16;
  output O67;
  input [0:0]E;
  input aclk;
  input [0:0]AR;
  input I1;
  input I38;
  input rst_d2;
  input [4:0]Q;
  input [0:0]wr_pntr_plus1_pad;
  input [2:0]S;
  input [2:0]I2;

  wire [0:0]AR;
  wire [0:0]E;
  wire I1;
  wire [2:0]I2;
  wire I38;
  wire O67;
  wire [4:0]Q;
  wire [2:0]S;
  wire aclk;
  wire [6:1]diff_pntr_pad;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ;
  wire \n_1_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ;
  wire \n_2_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ;
  wire \n_2_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1 ;
  wire \n_3_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ;
  wire \n_3_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1 ;
  wire \n_7_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ;
  wire [6:1]plusOp;
  wire prog_full_i_16;
  wire ram_rd_en_i_9;
  wire ram_wr_en_i_10;
  wire rst_d2;
  wire [0:0]wr_pntr_plus1_pad;
  wire [3:2]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_O_UNCONNECTED ;

FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[1]),
        .Q(diff_pntr_pad[1]));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(diff_pntr_pad[2]));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(diff_pntr_pad[3]));
CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ,\n_1_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ,\n_2_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ,\n_3_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 }),
        .CYINIT(1'b0),
        .DI({Q[2:0],wr_pntr_plus1_pad}),
        .O({plusOp[3:1],\n_7_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 }),
        .S({S,1'b0}));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[4]),
        .Q(diff_pntr_pad[4]));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[5]),
        .Q(diff_pntr_pad[5]));
FDCE #(
    .INIT(1'b0)) 
     \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[6]),
        .Q(diff_pntr_pad[6]));
CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1 
       (.CI(\n_0_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 ),
        .CO({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_CO_UNCONNECTED [3:2],\n_2_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1 ,\n_3_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[4:3]}),
        .O({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_O_UNCONNECTED [3],plusOp[6:4]}),
        .S({1'b0,I2}));
LUT6 #(
    .INIT(64'h0000080000000000)) 
     \gpfs.prog_full_i_i_2__0 
       (.I0(diff_pntr_pad[5]),
        .I1(diff_pntr_pad[6]),
        .I2(diff_pntr_pad[1]),
        .I3(diff_pntr_pad[3]),
        .I4(diff_pntr_pad[4]),
        .I5(diff_pntr_pad[2]),
        .O(O67));
FDPE #(
    .INIT(1'b1)) 
     \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I38),
        .PRE(rst_d2),
        .Q(prog_full_i_16));
FDCE #(
    .INIT(1'b0)) 
     \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_rd_en_i_9));
FDCE #(
    .INIT(1'b0)) 
     \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(I1),
        .Q(ram_wr_en_i_10));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module axi_vfifo_ctrl_0_fifo_top
   (p_2_out,
    O1,
    m_axi_arvalid,
    O2,
    O45,
    aclk,
    Q,
    rst_d2,
    E,
    rst_full_gen_i,
    m_axi_arvalid_i,
    m_axi_arready,
    prog_full_i,
    I9);
  output p_2_out;
  output O1;
  output m_axi_arvalid;
  output O2;
  output [40:0]O45;
  input aclk;
  input [0:0]Q;
  input rst_d2;
  input [0:0]E;
  input rst_full_gen_i;
  input m_axi_arvalid_i;
  input m_axi_arready;
  input prog_full_i;
  input [40:0]I9;

  wire [0:0]E;
  wire [40:0]I9;
  wire O1;
  wire O2;
  wire [40:0]O45;
  wire [0:0]Q;
  wire aclk;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire p_2_out;
  wire prog_full_i;
  wire rst_d2;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_fifo_generator_v12_0__parameterized0_162 fifo_gen
       (.E(E),
        .I9(I9),
        .O1(p_2_out),
        .O2(O1),
        .O3(O2),
        .O45(O45),
        .Q(Q),
        .aclk(aclk),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .prog_full_i(prog_full_i),
        .rst_d2(rst_d2),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module axi_vfifo_ctrl_0_fifo_top_0
   (rst_full_gen_i,
    p_2_out,
    rst_d2,
    m_axi_awvalid,
    O1,
    O43,
    aclk,
    Q,
    E,
    m_axi_awvalid_i,
    m_axi_awready,
    I1,
    prog_full_i,
    I2);
  output rst_full_gen_i;
  output p_2_out;
  output rst_d2;
  output m_axi_awvalid;
  output O1;
  output [40:0]O43;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_awvalid_i;
  input m_axi_awready;
  input I1;
  input prog_full_i;
  input [40:0]I2;

  wire [0:0]E;
  wire I1;
  wire [40:0]I2;
  wire O1;
  wire [40:0]O43;
  wire [0:0]Q;
  wire aclk;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire p_2_out;
  wire prog_full_i;
  wire rst_d2;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_fifo_generator_v12_0__parameterized0 fifo_gen
       (.E(E),
        .I1(I1),
        .I2(I2),
        .O1(p_2_out),
        .O2(rst_d2),
        .O3(O1),
        .O43(O43),
        .Q(Q),
        .aclk(aclk),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .prog_full_i(prog_full_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module axi_vfifo_ctrl_0_fifo_top__parameterized0
   (p_2_out,
    O1,
    m_axi_wvalid,
    O44,
    aclk,
    E,
    O79,
    Q,
    rst_d2,
    rst_full_gen_i,
    m_axi_wready,
    m_axi_wvalid_i);
  output p_2_out;
  output O1;
  output m_axi_wvalid;
  output [64:0]O44;
  input aclk;
  input [0:0]E;
  input [64:0]O79;
  input [0:0]Q;
  input rst_d2;
  input rst_full_gen_i;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire O1;
  wire [64:0]O44;
  wire [64:0]O79;
  wire [0:0]Q;
  wire aclk;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire p_2_out;
  wire rst_d2;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_fifo_generator_v12_0__parameterized2 fifo_gen
       (.E(E),
        .O1(p_2_out),
        .O2(O1),
        .O44(O44),
        .O79(O79),
        .Q(Q),
        .aclk(aclk),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .rst_d2(rst_d2),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module axi_vfifo_ctrl_0_fifo_top__parameterized1
   (rst_full_gen_i,
    O1,
    ram_rd_en_i,
    ram_wr_en_i,
    O2,
    O7,
    D,
    O3,
    argen_to_mcpf_payload,
    next_state,
    O62,
    O63,
    O43,
    O9,
    aclk,
    Q,
    E,
    I33,
    I1,
    I2,
    I4,
    I6,
    I40,
    I3,
    p_0_out);
  output rst_full_gen_i;
  output O1;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output O2;
  output O7;
  output [5:0]D;
  output [3:0]O3;
  output [0:0]argen_to_mcpf_payload;
  output next_state;
  output [3:0]O62;
  output O63;
  output O43;
  output [0:0]O9;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input I33;
  input [5:0]I1;
  input I2;
  input I4;
  input I6;
  input I40;
  input I3;
  input [6:0]p_0_out;

  wire [5:0]D;
  wire [0:0]E;
  wire [5:0]I1;
  wire I2;
  wire I3;
  wire I33;
  wire I4;
  wire I40;
  wire I6;
  wire O1;
  wire O2;
  wire [3:0]O3;
  wire O43;
  wire [3:0]O62;
  wire O63;
  wire O7;
  wire [0:0]O9;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]argen_to_mcpf_payload;
  wire next_state;
  wire [6:0]p_0_out;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_fifo_generator_v12_0__parameterized4 fifo_gen
       (.D(D),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I33(I33),
        .I4(I4),
        .I40(I40),
        .I6(I6),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O43(O43),
        .O62(O62),
        .O63(O63),
        .O7(O7),
        .O9(O9),
        .Q(Q),
        .aclk(aclk),
        .argen_to_mcpf_payload(argen_to_mcpf_payload),
        .next_state(next_state),
        .p_0_out(p_0_out),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module axi_vfifo_ctrl_0_fifo_top__parameterized2
   (rst_full_gen_i_3,
    p_2_out,
    ram_rd_en_i_4,
    ram_wr_en_i_5,
    empty_fwft_i_6,
    prog_full_i_14,
    O1,
    s_axis_payload_wr_out_i,
    O2,
    O3,
    O4,
    O5,
    O7,
    O8,
    O9,
    O10,
    O11,
    O73,
    aclk,
    E,
    argen_to_tdf_payload,
    Q,
    I34,
    I1,
    I2,
    argen_to_tdf_tvalid,
    O6);
  output rst_full_gen_i_3;
  output p_2_out;
  output ram_rd_en_i_4;
  output ram_wr_en_i_5;
  output empty_fwft_i_6;
  output prog_full_i_14;
  output [1:0]O1;
  output [10:0]s_axis_payload_wr_out_i;
  output [6:0]O2;
  output O3;
  output O4;
  output O5;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O73;
  input aclk;
  input [0:0]E;
  input [15:0]argen_to_tdf_payload;
  input [0:0]Q;
  input I34;
  input I1;
  input I2;
  input argen_to_tdf_tvalid;
  input [0:0]O6;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I34;
  wire [1:0]O1;
  wire O10;
  wire O11;
  wire [6:0]O2;
  wire O3;
  wire O4;
  wire O5;
  wire [0:0]O6;
  wire O7;
  wire O73;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire aclk;
  wire [15:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire empty_fwft_i_6;
  wire p_2_out;
  wire prog_full_i_14;
  wire ram_rd_en_i_4;
  wire ram_wr_en_i_5;
  wire rst_full_gen_i_3;
  wire [10:0]s_axis_payload_wr_out_i;

axi_vfifo_ctrl_0_fifo_generator_v12_0__parameterized6 fifo_gen
       (.E(E),
        .I1(I1),
        .I2(I2),
        .I34(I34),
        .O1(p_2_out),
        .O10(O9),
        .O11(O10),
        .O12(O11),
        .O2(O1),
        .O3(O3),
        .O4(O2),
        .O5(O4),
        .O6(O6),
        .O7(O5),
        .O73(O73),
        .O8(O7),
        .O9(O8),
        .Q(Q),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .empty_fwft_i_6(empty_fwft_i_6),
        .prog_full_i_14(prog_full_i_14),
        .ram_rd_en_i_4(ram_rd_en_i_4),
        .ram_wr_en_i_5(ram_wr_en_i_5),
        .rst_full_gen_i_3(rst_full_gen_i_3),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module axi_vfifo_ctrl_0_fifo_top__parameterized3
   (rst_full_gen_i_8,
    p_2_out,
    ram_rd_en_i_9,
    ram_wr_en_i_10,
    empty_fwft_i_11,
    p_0_out_15,
    O28,
    prog_full_i_16,
    O1,
    m_axi_bready,
    O65,
    O2,
    O67,
    we_bcnt,
    O80,
    aclk,
    Q,
    I1,
    p_0_out_22,
    I37,
    I38,
    m_axi_bvalid,
    mem_init_done);
  output rst_full_gen_i_8;
  output p_2_out;
  output ram_rd_en_i_9;
  output ram_wr_en_i_10;
  output empty_fwft_i_11;
  output [0:0]p_0_out_15;
  output O28;
  output prog_full_i_16;
  output [1:0]O1;
  output m_axi_bready;
  output [5:0]O65;
  output [5:0]O2;
  output O67;
  output we_bcnt;
  output [0:0]O80;
  input aclk;
  input [0:0]Q;
  input I1;
  input [0:0]p_0_out_22;
  input I37;
  input I38;
  input m_axi_bvalid;
  input mem_init_done;

  wire I1;
  wire I37;
  wire I38;
  wire [1:0]O1;
  wire [5:0]O2;
  wire O28;
  wire [5:0]O65;
  wire O67;
  wire [0:0]O80;
  wire [0:0]Q;
  wire aclk;
  wire empty_fwft_i_11;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [0:0]p_0_out_15;
  wire [0:0]p_0_out_22;
  wire p_2_out;
  wire prog_full_i_16;
  wire ram_rd_en_i_9;
  wire ram_wr_en_i_10;
  wire rst_full_gen_i_8;
  wire we_bcnt;

axi_vfifo_ctrl_0_fifo_generator_v12_0__parameterized8 fifo_gen
       (.I1(I1),
        .I37(I37),
        .I38(I38),
        .O1(O1),
        .O2(O2),
        .O28(O28),
        .O65(O65),
        .O67(O67),
        .O80(O80),
        .Q(Q),
        .aclk(aclk),
        .empty_fwft_i_11(empty_fwft_i_11),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .p_0_out_15(p_0_out_15),
        .p_0_out_22(p_0_out_22),
        .p_2_out(p_2_out),
        .prog_full_i_16(prog_full_i_16),
        .ram_rd_en_i_9(ram_rd_en_i_9),
        .ram_wr_en_i_10(ram_wr_en_i_10),
        .rst_full_gen_i_8(rst_full_gen_i_8),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "flag_gen" *) 
module axi_vfifo_ctrl_0_flag_gen
   (vfifo_s2mm_channel_full,
    \active_ch_dly_reg[4]_0 ,
    p_0_out,
    p_0_out_0,
    I1,
    Q,
    aclk,
    \active_ch_dly_reg[4]_14 ,
    p_0_out_1,
    p_0_out_2,
    I2,
    \active_ch_dly_reg[4]_8 ,
    p_0_out_3,
    p_0_out_4,
    I3);
  output [1:0]vfifo_s2mm_channel_full;
  input \active_ch_dly_reg[4]_0 ;
  input p_0_out;
  input p_0_out_0;
  input I1;
  input [0:0]Q;
  input aclk;
  input \active_ch_dly_reg[4]_14 ;
  input p_0_out_1;
  input p_0_out_2;
  input I2;
  input \active_ch_dly_reg[4]_8 ;
  input p_0_out_3;
  input p_0_out_4;
  input I3;

  wire I1;
  wire I2;
  wire I3;
  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4]_0 ;
  wire \active_ch_dly_reg[4]_14 ;
  wire \active_ch_dly_reg[4]_8 ;
  wire [1:0]final_full_reg;
  wire [1:0]mcdf_full;
  wire [1:0]mcpf_full;
  wire [1:0]mctf_full;
  wire p_0_out;
  wire p_0_out_0;
  wire p_0_out_1;
  wire p_0_out_2;
  wire p_0_out_3;
  wire p_0_out_4;
  wire [1:0]vfifo_s2mm_channel_full;

LUT3 #(
    .INIT(8'hFE)) 
     \VFIFO_CHANNEL_FULL[0]_i_1 
       (.I0(mctf_full[0]),
        .I1(mcdf_full[0]),
        .I2(mcpf_full[0]),
        .O(final_full_reg[0]));
LUT3 #(
    .INIT(8'hFE)) 
     \VFIFO_CHANNEL_FULL[1]_i_1 
       (.I0(mctf_full[1]),
        .I1(mcdf_full[1]),
        .I2(mcpf_full[1]),
        .O(final_full_reg[1]));
FDRE #(
    .INIT(1'b0)) 
     \VFIFO_CHANNEL_FULL_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(final_full_reg[0]),
        .Q(vfifo_s2mm_channel_full[0]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \VFIFO_CHANNEL_FULL_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(final_full_reg[1]),
        .Q(vfifo_s2mm_channel_full[1]),
        .R(Q));
axi_vfifo_ctrl_0_set_clr_ff_top__parameterized1 gflag_gen_mcdf
       (.I1(I1),
        .Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_0 (\active_ch_dly_reg[4]_0 ),
        .mcdf_full(mcdf_full),
        .p_0_out(p_0_out),
        .p_0_out_0(p_0_out_0));
axi_vfifo_ctrl_0_set_clr_ff_top__parameterized1_139 gflag_gen_mpdf
       (.I2(I2),
        .Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_14 (\active_ch_dly_reg[4]_14 ),
        .mcpf_full(mcpf_full),
        .p_0_out_1(p_0_out_1),
        .p_0_out_2(p_0_out_2));
axi_vfifo_ctrl_0_set_clr_ff_top__parameterized1_140 gflag_gen_mtdf
       (.I3(I3),
        .Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_8 (\active_ch_dly_reg[4]_8 ),
        .mctf_full(mctf_full),
        .p_0_out_3(p_0_out_3),
        .p_0_out_4(p_0_out_4));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module axi_vfifo_ctrl_0_mcf_data_flow_logic
   (areset_d1_0,
    p_0_out,
    \active_ch_dly_reg[4]_0 ,
    O1,
    D,
    O2,
    O3,
    O33,
    rom_rd_addr_int,
    O35,
    pntr_rchd_end_addr1,
    O8,
    I8,
    I9,
    we_int,
    O69,
    O70,
    O9,
    O10,
    O11,
    O12,
    aclk,
    Q,
    I2,
    I13,
    pntr_roll_over_reg,
    I41,
    I42,
    awgen_to_mctf_tvalid,
    areset_d1,
    O37,
    pntrs_eql_dly,
    I1,
    vfifo_idle,
    I3,
    I4,
    I62);
  output areset_d1_0;
  output p_0_out;
  output \active_ch_dly_reg[4]_0 ;
  output [0:0]O1;
  output [0:0]D;
  output O2;
  output O3;
  output [0:0]O33;
  output rom_rd_addr_int;
  output [0:0]O35;
  output [9:0]pntr_rchd_end_addr1;
  output O8;
  output [0:0]I8;
  output [0:0]I9;
  output we_int;
  output [0:0]O69;
  output [0:0]O70;
  output O9;
  output O10;
  output O11;
  output [98:0]O12;
  input aclk;
  input [1:0]Q;
  input I2;
  input I13;
  input pntr_roll_over_reg;
  input [32:0]I41;
  input [12:0]I42;
  input awgen_to_mctf_tvalid;
  input areset_d1;
  input [0:0]O37;
  input pntrs_eql_dly;
  input I1;
  input [1:0]vfifo_idle;
  input [0:0]I3;
  input [64:0]I4;
  input [12:0]I62;

  wire [10:10]CHANNEL_DEPTH;
  wire [0:0]D;
  wire I1;
  wire I13;
  wire I2;
  wire [0:0]I3;
  wire [64:0]I4;
  wire [32:0]I41;
  wire [12:0]I42;
  wire [12:0]I62;
  wire [0:0]I8;
  wire [0:0]I9;
  wire [0:0]O1;
  wire O10;
  wire O11;
  wire [98:0]O12;
  wire O2;
  wire O3;
  wire [0:0]O33;
  wire [0:0]O35;
  wire [0:0]O37;
  wire [0:0]O69;
  wire [0:0]O70;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[0]_4 ;
  wire \active_ch_dly_reg[1]_1 ;
  wire \active_ch_dly_reg[2]_6 ;
  wire \active_ch_dly_reg[3]_3 ;
  wire \active_ch_dly_reg[4]_0 ;
  wire areset_d1;
  wire areset_d1_0;
  wire awgen_to_mctf_tvalid;
  wire \gptr_mcdf.gch_idle.set_clr_ff_reg ;
  wire [97:1]m_axis_payload_wr_out_i;
  wire \n_0_gfwd_mode.storage_data1_reg[98]_i_19 ;
  wire \n_0_gfwd_mode.storage_data1_reg[98]_i_25 ;
  wire \n_0_gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ;
  wire n_18_sdpram_top_inst;
  wire n_19_sdpram_top_inst;
  wire \n_1_gfwd_mode.storage_data1_reg[98]_i_19 ;
  wire \n_1_gfwd_mode.storage_data1_reg[98]_i_25 ;
  wire \n_1_gfwd_mode.storage_data1_reg[98]_i_4 ;
  wire \n_2_gfwd_mode.storage_data1_reg[98]_i_19 ;
  wire \n_2_gfwd_mode.storage_data1_reg[98]_i_25 ;
  wire \n_2_gfwd_mode.storage_data1_reg[98]_i_4 ;
  wire \n_3_gfwd_mode.storage_data1_reg[98]_i_19 ;
  wire \n_3_gfwd_mode.storage_data1_reg[98]_i_25 ;
  wire \n_3_gfwd_mode.storage_data1_reg[98]_i_4 ;
  wire p_0_out;
  wire p_0_out_0;
  wire [9:0]pntr_rchd_end_addr1;
  wire [29:28]pntr_rchd_end_addr1_0;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire pntrs_eql_dly;
  wire rom_rd_addr_int;
  wire [1:0]vfifo_idle;
  wire we_int;
  wire [12:0]wr_pntr_pf;
  wire [3:3]\NLW_gfwd_mode.storage_data1_reg[98]_i_4_CO_UNCONNECTED ;

LUT6 #(
    .INIT(64'hFFFF7777FFFF7000)) 
     Q_i_1__0__0
       (.I0(\gptr_mcdf.gch_idle.set_clr_ff_reg ),
        .I1(\active_ch_dly_reg[1]_1 ),
        .I2(I1),
        .I3(pntrs_eql_dly),
        .I4(Q[1]),
        .I5(vfifo_idle[1]),
        .O(O11));
LUT6 #(
    .INIT(64'hFFFFBBBBFFFF00B0)) 
     Q_i_1__1
       (.I0(\active_ch_dly_reg[1]_1 ),
        .I1(\gptr_mcdf.gch_idle.set_clr_ff_reg ),
        .I2(pntrs_eql_dly),
        .I3(I1),
        .I4(Q[1]),
        .I5(vfifo_idle[0]),
        .O(O10));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(O1),
        .Q(\active_ch_dly_reg[0]_4 ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[0]_4 ),
        .Q(\active_ch_dly_reg[1]_1 ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[1]_1 ),
        .Q(\active_ch_dly_reg[2]_6 ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2]_6 ),
        .Q(\active_ch_dly_reg[3]_3 ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[3]_3 ),
        .Q(\active_ch_dly_reg[4]_0 ),
        .R(Q[1]));
axi_vfifo_ctrl_0_rom__parameterized0 depth_rom_inst
       (.CHANNEL_DEPTH(CHANNEL_DEPTH),
        .Q(Q[0]),
        .aclk(aclk));
CARRY4 \gfwd_mode.storage_data1_reg[98]_i_19 
       (.CI(\n_0_gfwd_mode.storage_data1_reg[98]_i_25 ),
        .CO({\n_0_gfwd_mode.storage_data1_reg[98]_i_19 ,\n_1_gfwd_mode.storage_data1_reg[98]_i_19 ,\n_2_gfwd_mode.storage_data1_reg[98]_i_19 ,\n_3_gfwd_mode.storage_data1_reg[98]_i_19 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pntr_rchd_end_addr1[7:4]),
        .S({1'b1,1'b1,1'b1,1'b1}));
CARRY4 \gfwd_mode.storage_data1_reg[98]_i_25 
       (.CI(1'b1),
        .CO({\n_0_gfwd_mode.storage_data1_reg[98]_i_25 ,\n_1_gfwd_mode.storage_data1_reg[98]_i_25 ,\n_2_gfwd_mode.storage_data1_reg[98]_i_25 ,\n_3_gfwd_mode.storage_data1_reg[98]_i_25 }),
        .CYINIT(1'b0),
        .DI({1'b0,n_18_sdpram_top_inst,1'b1,1'b1}),
        .O(pntr_rchd_end_addr1[3:0]),
        .S({1'b1,n_19_sdpram_top_inst,1'b0,1'b0}));
CARRY4 \gfwd_mode.storage_data1_reg[98]_i_4 
       (.CI(\n_0_gfwd_mode.storage_data1_reg[98]_i_19 ),
        .CO({\NLW_gfwd_mode.storage_data1_reg[98]_i_4_CO_UNCONNECTED [3],\n_1_gfwd_mode.storage_data1_reg[98]_i_4 ,\n_2_gfwd_mode.storage_data1_reg[98]_i_4 ,\n_3_gfwd_mode.storage_data1_reg[98]_i_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({pntr_rchd_end_addr1[9:8],pntr_rchd_end_addr1_0}),
        .S({1'b1,1'b1,1'b1,1'b0}));
FDRE #(
    .INIT(1'b0)) 
     \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D),
        .Q(\n_0_gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ),
        .Q(\gptr_mcdf.gch_idle.set_clr_ff_reg ),
        .R(Q[1]));
axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_wr_pf_ss \gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst 
       (.CHANNEL_DEPTH(CHANNEL_DEPTH),
        .D(wr_pntr_pf),
        .I2(I2),
        .I62(I62),
        .Q(Q),
        .aclk(aclk),
        .p_0_out(p_0_out),
        .pntr_roll_over(pntr_roll_over));
axi_vfifo_ctrl_0_axic_register_slice__parameterized3 mcf2awgen_reg_slice_inst
       (.D({m_axis_payload_wr_out_i[97],m_axis_payload_wr_out_i[64:1],O1}),
        .E(p_0_out_0),
        .I41(I41),
        .I8(I8),
        .I9(I9),
        .O1(O3),
        .O12(O12),
        .O37(O37),
        .O8(O8),
        .O9(O9),
        .Q(Q[1]),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid));
axi_vfifo_ctrl_0_axic_register_slice__parameterized2 s2mm_reg_slice_inst
       (.E(p_0_out_0),
        .I1(O2),
        .I13(I13),
        .I3(I3),
        .I4(I4),
        .O1(D),
        .O2({m_axis_payload_wr_out_i[64:1],O1}),
        .Q(Q[1]),
        .aclk(aclk),
        .areset_d1_0(areset_d1_0),
        .we_int(we_int));
axi_vfifo_ctrl_0_sdpram_top sdpram_top_inst
       (.CONV_INTEGER(n_18_sdpram_top_inst),
        .D(wr_pntr_pf),
        .I1(D),
        .I41({I41[32:31],I41[27:15],I41[11:3]}),
        .I42(I42),
        .O1(O2),
        .O2(O1),
        .O3(m_axis_payload_wr_out_i[97]),
        .O33(O33),
        .O35(O35),
        .O69(O69),
        .O70(O70),
        .Q(Q[0]),
        .S(n_19_sdpram_top_inst),
        .aclk(aclk),
        .pntr_rchd_end_addr1({pntr_rchd_end_addr1_0,pntr_rchd_end_addr1[3:2]}),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .rom_rd_addr_int(rom_rd_addr_int));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized0
   (p_0_out_0,
    pntrs_eql_dly,
    O1,
    O2,
    O3,
    O4,
    O5,
    CO,
    O34,
    rom_rd_addr_int_12,
    O36,
    we_int_17,
    aclk,
    Q,
    I3,
    I14,
    I15,
    S,
    DI,
    I39,
    pntr_roll_over_reg_23,
    I43,
    I44,
    I63);
  output p_0_out_0;
  output pntrs_eql_dly;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output [0:0]CO;
  output [0:0]O34;
  output rom_rd_addr_int_12;
  output [1:0]O36;
  output we_int_17;
  input aclk;
  input [1:0]Q;
  input I3;
  input I14;
  input I15;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]I39;
  input pntr_roll_over_reg_23;
  input [28:0]I43;
  input [28:0]I44;
  input [31:0]I63;

  wire [0:0]CO;
  wire [0:0]DI;
  wire I14;
  wire I15;
  wire I3;
  wire [0:0]I39;
  wire [28:0]I43;
  wire [28:0]I44;
  wire [31:0]I63;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O34;
  wire [1:0]O36;
  wire O4;
  wire O5;
  wire [1:0]Q;
  wire [0:0]S;
  wire aclk;
  wire lsb_eql;
  wire msb_eql;
  wire \n_0_active_ch_dly_reg[0][0] ;
  wire \n_0_active_ch_dly_reg[2][0] ;
  wire \n_0_active_ch_dly_reg[3][0] ;
  wire n_0_depth_rom_inst;
  wire \n_0_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire \n_0_gptr_mcdf.gch_idle.wrp_dly_inst ;
  wire n_0_ram_reg_0_1_0_0_i_21;
  wire n_0_ram_reg_0_1_0_0_i_27;
  wire \n_10_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_10_sdpram_top_inst;
  wire \n_11_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_11_sdpram_top_inst;
  wire \n_12_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_12_sdpram_top_inst;
  wire \n_13_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_13_sdpram_top_inst;
  wire \n_14_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_14_sdpram_top_inst;
  wire \n_15_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_15_sdpram_top_inst;
  wire \n_16_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_16_sdpram_top_inst;
  wire \n_17_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_17_sdpram_top_inst;
  wire \n_18_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_18_sdpram_top_inst;
  wire \n_19_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_19_sdpram_top_inst;
  wire \n_1_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_1_ram_reg_0_1_0_0_i_21;
  wire n_1_ram_reg_0_1_0_0_i_27;
  wire n_1_ram_reg_0_1_0_0_i_6;
  wire \n_20_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_20_sdpram_top_inst;
  wire \n_21_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_21_sdpram_top_inst;
  wire \n_22_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_22_sdpram_top_inst;
  wire \n_23_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_23_sdpram_top_inst;
  wire \n_24_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_24_sdpram_top_inst;
  wire \n_25_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_25_sdpram_top_inst;
  wire \n_26_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_26_sdpram_top_inst;
  wire \n_27_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_27_sdpram_top_inst;
  wire \n_28_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_28_sdpram_top_inst;
  wire \n_29_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_29_sdpram_top_inst;
  wire \n_2_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_2_ram_reg_0_1_0_0_i_21;
  wire n_2_ram_reg_0_1_0_0_i_27;
  wire n_2_ram_reg_0_1_0_0_i_6;
  wire n_30_sdpram_top_inst;
  wire n_31_sdpram_top_inst;
  wire n_32_sdpram_top_inst;
  wire n_34_sdpram_top_inst;
  wire n_35_sdpram_top_inst;
  wire \n_3_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire \n_3_gptr_mcdf.gch_idle.wrp_dly_inst ;
  wire n_3_ram_reg_0_1_0_0_i_21;
  wire n_3_ram_reg_0_1_0_0_i_27;
  wire n_3_ram_reg_0_1_0_0_i_6;
  wire \n_4_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire \n_4_gptr_mcdf.gch_idle.wrp_dly_inst ;
  wire n_4_ram_reg_0_1_0_0_i_21;
  wire n_4_ram_reg_0_1_0_0_i_6;
  wire n_4_sdpram_top_inst;
  wire \n_5_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_5_ram_reg_0_1_0_0_i_21;
  wire n_5_ram_reg_0_1_0_0_i_6;
  wire n_5_sdpram_top_inst;
  wire \n_6_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_6_ram_reg_0_1_0_0_i_21;
  wire n_6_ram_reg_0_1_0_0_i_27;
  wire n_6_ram_reg_0_1_0_0_i_6;
  wire n_6_sdpram_top_inst;
  wire \n_7_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_7_ram_reg_0_1_0_0_i_21;
  wire n_7_ram_reg_0_1_0_0_i_27;
  wire n_7_ram_reg_0_1_0_0_i_6;
  wire n_7_sdpram_top_inst;
  wire \n_8_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_8_sdpram_top_inst;
  wire \n_9_gptr_mcdf.gch_idle.rdp_dly_inst ;
  wire n_9_sdpram_top_inst;
  wire p_0_out_0;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_23;
  wire pntrs_eql_dly;
  wire rom_rd_addr_int_12;
  wire we_int_17;
  wire [3:3]NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED;

FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(O3),
        .Q(\n_0_active_ch_dly_reg[0][0] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_active_ch_dly_reg[0][0] ),
        .Q(O2),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(O2),
        .Q(\n_0_active_ch_dly_reg[2][0] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_active_ch_dly_reg[2][0] ),
        .Q(\n_0_active_ch_dly_reg[3][0] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_active_ch_dly_reg[3][0] ),
        .Q(O1),
        .R(Q[1]));
axi_vfifo_ctrl_0_rom__parameterized0_114 depth_rom_inst
       (.O1(n_0_depth_rom_inst),
        .Q(Q[0]),
        .aclk(aclk));
axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_delay__parameterized0 \gptr_mcdf.gch_idle.pntr_eql_inst 
       (.CO(msb_eql),
        .I1(lsb_eql),
        .Q(Q[1]),
        .aclk(aclk),
        .pntrs_eql_dly(pntrs_eql_dly));
axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_delay \gptr_mcdf.gch_idle.rdp_dly_inst 
       (.I1(Q[1]),
        .I63(I63),
        .O1(\n_1_gptr_mcdf.gch_idle.rdp_dly_inst ),
        .O2(\n_2_gptr_mcdf.gch_idle.rdp_dly_inst ),
        .O3({\n_3_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_4_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_5_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_6_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_7_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_8_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_9_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_10_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_11_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_12_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_13_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_14_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_15_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_16_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_17_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_18_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_19_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_20_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_21_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_22_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_23_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_24_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_25_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_26_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_27_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_28_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_29_gptr_mcdf.gch_idle.rdp_dly_inst }),
        .Q({\n_3_gptr_mcdf.gch_idle.wrp_dly_inst ,\n_4_gptr_mcdf.gch_idle.wrp_dly_inst }),
        .S(\n_0_gptr_mcdf.gch_idle.rdp_dly_inst ),
        .aclk(aclk));
axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_delay_115 \gptr_mcdf.gch_idle.wrp_dly_inst 
       (.CO(msb_eql),
        .D({n_4_sdpram_top_inst,n_5_sdpram_top_inst,n_6_sdpram_top_inst,n_7_sdpram_top_inst,n_8_sdpram_top_inst,n_9_sdpram_top_inst,n_10_sdpram_top_inst,n_11_sdpram_top_inst,n_12_sdpram_top_inst,n_13_sdpram_top_inst,n_14_sdpram_top_inst,n_15_sdpram_top_inst,n_16_sdpram_top_inst,n_17_sdpram_top_inst,n_18_sdpram_top_inst,n_19_sdpram_top_inst,n_20_sdpram_top_inst,n_21_sdpram_top_inst,n_22_sdpram_top_inst,n_23_sdpram_top_inst,n_24_sdpram_top_inst,n_25_sdpram_top_inst,n_26_sdpram_top_inst,n_27_sdpram_top_inst,n_28_sdpram_top_inst,n_29_sdpram_top_inst,n_30_sdpram_top_inst,n_31_sdpram_top_inst,n_32_sdpram_top_inst}),
        .I1(lsb_eql),
        .I2(\n_0_gptr_mcdf.gch_idle.rdp_dly_inst ),
        .I3(Q[1]),
        .O1(\n_1_gptr_mcdf.gch_idle.rdp_dly_inst ),
        .O2(\n_2_gptr_mcdf.gch_idle.rdp_dly_inst ),
        .O3({\n_3_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_4_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_5_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_6_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_7_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_8_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_9_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_10_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_11_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_12_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_13_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_14_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_15_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_16_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_17_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_18_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_19_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_20_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_21_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_22_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_23_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_24_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_25_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_26_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_27_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_28_gptr_mcdf.gch_idle.rdp_dly_inst ,\n_29_gptr_mcdf.gch_idle.rdp_dly_inst }),
        .Q({\n_3_gptr_mcdf.gch_idle.wrp_dly_inst ,\n_4_gptr_mcdf.gch_idle.wrp_dly_inst }),
        .S(\n_0_gptr_mcdf.gch_idle.wrp_dly_inst ),
        .aclk(aclk),
        .pntr_rchd_end_addr1({n_4_ram_reg_0_1_0_0_i_6,n_5_ram_reg_0_1_0_0_i_6}));
axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_wr_pf_ss__parameterized0 \gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst 
       (.D({n_8_sdpram_top_inst,n_9_sdpram_top_inst,n_10_sdpram_top_inst,n_11_sdpram_top_inst,n_12_sdpram_top_inst,n_13_sdpram_top_inst,n_14_sdpram_top_inst,n_15_sdpram_top_inst,n_16_sdpram_top_inst,n_17_sdpram_top_inst,n_18_sdpram_top_inst,n_19_sdpram_top_inst,n_20_sdpram_top_inst}),
        .I1(n_0_depth_rom_inst),
        .I3(I3),
        .I63(I63[27:15]),
        .Q(Q),
        .aclk(aclk),
        .p_0_out_0(p_0_out_0),
        .pntr_roll_over(pntr_roll_over));
CARRY4 ram_reg_0_1_0_0_i_21
       (.CI(n_0_ram_reg_0_1_0_0_i_27),
        .CO({n_0_ram_reg_0_1_0_0_i_21,n_1_ram_reg_0_1_0_0_i_21,n_2_ram_reg_0_1_0_0_i_21,n_3_ram_reg_0_1_0_0_i_21}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({n_4_ram_reg_0_1_0_0_i_21,n_5_ram_reg_0_1_0_0_i_21,n_6_ram_reg_0_1_0_0_i_21,n_7_ram_reg_0_1_0_0_i_21}),
        .S({1'b1,1'b1,1'b1,1'b1}));
CARRY4 ram_reg_0_1_0_0_i_27
       (.CI(1'b1),
        .CO({n_0_ram_reg_0_1_0_0_i_27,n_1_ram_reg_0_1_0_0_i_27,n_2_ram_reg_0_1_0_0_i_27,n_3_ram_reg_0_1_0_0_i_27}),
        .CYINIT(1'b0),
        .DI({1'b0,n_34_sdpram_top_inst,1'b1,1'b1}),
        .O({O36,n_6_ram_reg_0_1_0_0_i_27,n_7_ram_reg_0_1_0_0_i_27}),
        .S({1'b1,n_35_sdpram_top_inst,1'b0,1'b0}));
CARRY4 ram_reg_0_1_0_0_i_6
       (.CI(n_0_ram_reg_0_1_0_0_i_21),
        .CO({NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED[3],n_1_ram_reg_0_1_0_0_i_6,n_2_ram_reg_0_1_0_0_i_6,n_3_ram_reg_0_1_0_0_i_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({n_4_ram_reg_0_1_0_0_i_6,n_5_ram_reg_0_1_0_0_i_6,n_6_ram_reg_0_1_0_0_i_6,n_7_ram_reg_0_1_0_0_i_6}),
        .S({1'b1,1'b1,1'b1,1'b0}));
axi_vfifo_ctrl_0_axic_register_slice__parameterized4_116 s2mm_reg_slice_inst
       (.I1(O5),
        .I14(I14),
        .I15(I15),
        .O1(O3),
        .O2(O4),
        .aclk(aclk),
        .we_int_17(we_int_17));
axi_vfifo_ctrl_0_sdpram_top_117 sdpram_top_inst
       (.CO(CO),
        .CONV_INTEGER(n_34_sdpram_top_inst),
        .D({n_4_sdpram_top_inst,n_5_sdpram_top_inst,n_6_sdpram_top_inst,n_7_sdpram_top_inst,n_8_sdpram_top_inst,n_9_sdpram_top_inst,n_10_sdpram_top_inst,n_11_sdpram_top_inst,n_12_sdpram_top_inst,n_13_sdpram_top_inst,n_14_sdpram_top_inst,n_15_sdpram_top_inst,n_16_sdpram_top_inst,n_17_sdpram_top_inst,n_18_sdpram_top_inst,n_19_sdpram_top_inst,n_20_sdpram_top_inst,n_21_sdpram_top_inst,n_22_sdpram_top_inst,n_23_sdpram_top_inst,n_24_sdpram_top_inst,n_25_sdpram_top_inst,n_26_sdpram_top_inst,n_27_sdpram_top_inst,n_28_sdpram_top_inst,n_29_sdpram_top_inst,n_30_sdpram_top_inst,n_31_sdpram_top_inst,n_32_sdpram_top_inst}),
        .DI(DI),
        .I1(\n_0_gptr_mcdf.gch_idle.wrp_dly_inst ),
        .I2(O3),
        .I3(O4),
        .I39(I39),
        .I43(I43),
        .I44(I44),
        .O1(O5),
        .O2(n_35_sdpram_top_inst),
        .O34(O34),
        .Q(Q[0]),
        .S(S),
        .aclk(aclk),
        .pntr_rchd_end_addr1({n_4_ram_reg_0_1_0_0_i_6,n_6_ram_reg_0_1_0_0_i_6,n_7_ram_reg_0_1_0_0_i_6,n_4_ram_reg_0_1_0_0_i_21,n_5_ram_reg_0_1_0_0_i_21,n_6_ram_reg_0_1_0_0_i_21,n_7_ram_reg_0_1_0_0_i_21,O36,n_6_ram_reg_0_1_0_0_i_27,n_7_ram_reg_0_1_0_0_i_27}),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg_23(pntr_roll_over_reg_23),
        .rom_rd_addr_int_12(rom_rd_addr_int_12));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized1
   (O1,
    p_0_out,
    \active_ch_dly_reg[4]_8 ,
    O2,
    O3,
    O4,
    O5,
    O39,
    rom_rd_addr_int_13,
    O40,
    O46,
    O47,
    we_int_18,
    O8,
    O6,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O38,
    O41,
    aclk,
    Q,
    I4,
    I16,
    pntr_roll_over_reg_24,
    I45,
    p_0_in0_out,
    I46,
    I2,
    I1,
    I64);
  output O1;
  output p_0_out;
  output \active_ch_dly_reg[4]_8 ;
  output [0:0]O2;
  output O3;
  output O4;
  output O5;
  output [0:0]O39;
  output rom_rd_addr_int_13;
  output [0:0]O40;
  output [0:0]O46;
  output [19:0]O47;
  output we_int_18;
  output O8;
  output [30:0]O6;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O38;
  output O41;
  input aclk;
  input [1:0]Q;
  input I4;
  input I16;
  input pntr_roll_over_reg_24;
  input [0:0]I45;
  input [15:0]p_0_in0_out;
  input [15:0]I46;
  input [0:0]I2;
  input [15:0]I1;
  input [15:0]I64;

  wire [15:0]I1;
  wire I16;
  wire [0:0]I2;
  wire I4;
  wire [0:0]I45;
  wire [15:0]I46;
  wire [15:0]I64;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire [0:0]O2;
  wire O20;
  wire O21;
  wire O22;
  wire O3;
  wire O38;
  wire [0:0]O39;
  wire O4;
  wire [0:0]O40;
  wire O41;
  wire [0:0]O46;
  wire [19:0]O47;
  wire O5;
  wire [30:0]O6;
  wire O8;
  wire [1:0]Q;
  wire [15:15]QSPO;
  wire [14:0]S_PAYLOAD_DATA;
  wire aclk;
  wire \active_ch_dly_reg[0]_13 ;
  wire \active_ch_dly_reg[1]_12 ;
  wire \active_ch_dly_reg[2]_11 ;
  wire \active_ch_dly_reg[3]_9 ;
  wire \active_ch_dly_reg[4]_8 ;
  wire \n_0_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_0_ram_reg_0_1_0_0_i_16;
  wire n_0_ram_reg_0_1_0_0_i_24;
  wire n_0_ram_reg_0_1_0_0_i_25;
  wire n_0_ram_reg_0_1_0_0_i_31;
  wire \n_1_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_1_ram_reg_0_1_0_0_i_16;
  wire n_1_ram_reg_0_1_0_0_i_24;
  wire n_1_ram_reg_0_1_0_0_i_25;
  wire n_1_ram_reg_0_1_0_0_i_31;
  wire n_1_ram_reg_0_1_0_0_i_6;
  wire n_22_sdpram_top_inst;
  wire n_23_sdpram_top_inst;
  wire \n_2_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_2_ram_reg_0_1_0_0_i_16;
  wire n_2_ram_reg_0_1_0_0_i_24;
  wire n_2_ram_reg_0_1_0_0_i_25;
  wire n_2_ram_reg_0_1_0_0_i_31;
  wire n_2_ram_reg_0_1_0_0_i_6;
  wire \n_3_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_3_ram_reg_0_1_0_0_i_16;
  wire n_3_ram_reg_0_1_0_0_i_24;
  wire n_3_ram_reg_0_1_0_0_i_25;
  wire n_3_ram_reg_0_1_0_0_i_31;
  wire n_3_ram_reg_0_1_0_0_i_6;
  wire \n_4_gmcpf_pf_gen.thresh_rom_inst ;
  wire \n_5_gmcpf_pf_gen.thresh_rom_inst ;
  wire \n_6_gmcpf_pf_gen.thresh_rom_inst ;
  wire \n_7_gmcpf_pf_gen.thresh_rom_inst ;
  wire \n_8_gmcpf_pf_gen.thresh_rom_inst ;
  wire \n_9_gmcpf_pf_gen.thresh_rom_inst ;
  wire [15:0]p_0_in0_out;
  wire p_0_out;
  wire p_0_out_0;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_24;
  wire rom_rd_addr_int_13;
  wire we_int_18;
  wire [15:0]wr_data_i;
  wire [3:3]NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED;

FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(O2),
        .Q(\active_ch_dly_reg[0]_13 ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[0]_13 ),
        .Q(\active_ch_dly_reg[1]_12 ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[1]_12 ),
        .Q(\active_ch_dly_reg[2]_11 ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2]_11 ),
        .Q(\active_ch_dly_reg[3]_9 ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[3]_9 ),
        .Q(\active_ch_dly_reg[4]_8 ),
        .R(Q[1]));
axi_vfifo_ctrl_0_rom__parameterized2 depth_rom_inst
       (.Q(Q[0]),
        .QSPO(QSPO),
        .aclk(aclk));
axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_wr_pf_ss__parameterized1 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.D(wr_data_i),
        .I1({\n_0_gmcpf_pf_gen.thresh_rom_inst ,\n_1_gmcpf_pf_gen.thresh_rom_inst ,\n_2_gmcpf_pf_gen.thresh_rom_inst ,\n_3_gmcpf_pf_gen.thresh_rom_inst ,\n_4_gmcpf_pf_gen.thresh_rom_inst ,\n_5_gmcpf_pf_gen.thresh_rom_inst ,\n_6_gmcpf_pf_gen.thresh_rom_inst ,\n_7_gmcpf_pf_gen.thresh_rom_inst ,\n_8_gmcpf_pf_gen.thresh_rom_inst ,\n_9_gmcpf_pf_gen.thresh_rom_inst }),
        .I4(I4),
        .I64(I64),
        .Q(Q),
        .QSPO(QSPO),
        .aclk(aclk),
        .p_0_out(p_0_out),
        .pntr_roll_over(pntr_roll_over));
axi_vfifo_ctrl_0_rom__parameterized3 \gmcpf_pf_gen.thresh_rom_inst 
       (.I1(Q[0]),
        .Q({\n_0_gmcpf_pf_gen.thresh_rom_inst ,\n_1_gmcpf_pf_gen.thresh_rom_inst ,\n_2_gmcpf_pf_gen.thresh_rom_inst ,\n_3_gmcpf_pf_gen.thresh_rom_inst ,\n_4_gmcpf_pf_gen.thresh_rom_inst ,\n_5_gmcpf_pf_gen.thresh_rom_inst ,\n_6_gmcpf_pf_gen.thresh_rom_inst ,\n_7_gmcpf_pf_gen.thresh_rom_inst ,\n_8_gmcpf_pf_gen.thresh_rom_inst ,\n_9_gmcpf_pf_gen.thresh_rom_inst }),
        .aclk(aclk));
axi_vfifo_ctrl_0_axic_register_slice__parameterized6 mcf2awgen_reg_slice_inst
       (.D({I46,S_PAYLOAD_DATA}),
        .E(p_0_out_0),
        .O1(O5),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O38(O38),
        .O41(O41),
        .O8(O8),
        .Q(O6),
        .aclk(aclk));
CARRY4 ram_reg_0_1_0_0_i_16
       (.CI(n_0_ram_reg_0_1_0_0_i_24),
        .CO({n_0_ram_reg_0_1_0_0_i_16,n_1_ram_reg_0_1_0_0_i_16,n_2_ram_reg_0_1_0_0_i_16,n_3_ram_reg_0_1_0_0_i_16}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O47[15:12]),
        .S({1'b1,1'b1,1'b1,1'b1}));
CARRY4 ram_reg_0_1_0_0_i_24
       (.CI(n_0_ram_reg_0_1_0_0_i_25),
        .CO({n_0_ram_reg_0_1_0_0_i_24,n_1_ram_reg_0_1_0_0_i_24,n_2_ram_reg_0_1_0_0_i_24,n_3_ram_reg_0_1_0_0_i_24}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O47[11:8]),
        .S({1'b1,1'b1,1'b1,1'b1}));
CARRY4 ram_reg_0_1_0_0_i_25
       (.CI(n_0_ram_reg_0_1_0_0_i_31),
        .CO({n_0_ram_reg_0_1_0_0_i_25,n_1_ram_reg_0_1_0_0_i_25,n_2_ram_reg_0_1_0_0_i_25,n_3_ram_reg_0_1_0_0_i_25}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O47[7:4]),
        .S({1'b1,1'b1,1'b1,1'b1}));
CARRY4 ram_reg_0_1_0_0_i_31
       (.CI(1'b1),
        .CO({n_0_ram_reg_0_1_0_0_i_31,n_1_ram_reg_0_1_0_0_i_31,n_2_ram_reg_0_1_0_0_i_31,n_3_ram_reg_0_1_0_0_i_31}),
        .CYINIT(1'b0),
        .DI({n_22_sdpram_top_inst,1'b1,1'b1,1'b1}),
        .O(O47[3:0]),
        .S({n_23_sdpram_top_inst,1'b0,1'b0,1'b0}));
CARRY4 ram_reg_0_1_0_0_i_6
       (.CI(n_0_ram_reg_0_1_0_0_i_16),
        .CO({NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED[3],n_1_ram_reg_0_1_0_0_i_6,n_2_ram_reg_0_1_0_0_i_6,n_3_ram_reg_0_1_0_0_i_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O47[19:16]),
        .S({1'b1,1'b1,1'b1,1'b1}));
axi_vfifo_ctrl_0_axic_register_slice__parameterized5 s2mm_reg_slice_inst
       (.E(p_0_out_0),
        .I1(O4),
        .I16(I16),
        .I2(I2),
        .I3(I1),
        .O1(O1),
        .O2(O3),
        .O3({S_PAYLOAD_DATA,O2}),
        .Q(Q[1]),
        .aclk(aclk),
        .we_int_18(we_int_18));
axi_vfifo_ctrl_0_sdpram_top__parameterized0 sdpram_top_inst
       (.CONV_INTEGER(n_22_sdpram_top_inst),
        .D(wr_data_i),
        .I1(O3),
        .I45(I45),
        .I46(I46),
        .O1(O4),
        .O3(O2),
        .O39(O39),
        .O40(O40),
        .O46(O46),
        .O47(O47[1:0]),
        .Q(Q[0]),
        .S(n_23_sdpram_top_inst),
        .aclk(aclk),
        .p_0_in0_out(p_0_in0_out),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg_24(pntr_roll_over_reg_24),
        .rom_rd_addr_int_13(rom_rd_addr_int_13));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized2
   (p_0_out_0,
    O2,
    O1,
    O3,
    O4,
    O5,
    O44,
    rom_rd_addr_int_14,
    O45,
    O48,
    O49,
    we_int_19,
    O23,
    O6,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O42,
    O43,
    aclk,
    Q,
    I5,
    I17,
    I18,
    pntr_roll_over_reg_25,
    I48,
    I1,
    I49,
    I50,
    I65);
  output p_0_out_0;
  output O2;
  output O1;
  output O3;
  output O4;
  output O5;
  output [0:0]O44;
  output rom_rd_addr_int_14;
  output [0:0]O45;
  output [0:0]O48;
  output [19:0]O49;
  output we_int_19;
  output O23;
  output [16:0]O6;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output O37;
  output O42;
  output O43;
  input aclk;
  input [1:0]Q;
  input I5;
  input I17;
  input I18;
  input pntr_roll_over_reg_25;
  input [0:0]I48;
  input I1;
  input [15:0]I49;
  input [15:0]I50;
  input [15:0]I65;

  wire I1;
  wire I17;
  wire I18;
  wire [0:0]I48;
  wire [15:0]I49;
  wire I5;
  wire [15:0]I50;
  wire [15:0]I65;
  wire O1;
  wire O2;
  wire O23;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O4;
  wire O42;
  wire O43;
  wire [0:0]O44;
  wire [0:0]O45;
  wire [0:0]O48;
  wire [19:0]O49;
  wire O5;
  wire [16:0]O6;
  wire [1:0]Q;
  wire aclk;
  wire \n_0_active_ch_dly_reg[0][0] ;
  wire \n_0_active_ch_dly_reg[1][0] ;
  wire \n_0_active_ch_dly_reg[2][0] ;
  wire \n_0_active_ch_dly_reg[3][0] ;
  wire n_0_depth_rom_inst;
  wire \n_0_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_0_ram_reg_0_1_0_0_i_16;
  wire n_0_ram_reg_0_1_0_0_i_24;
  wire n_0_ram_reg_0_1_0_0_i_25;
  wire n_0_ram_reg_0_1_0_0_i_31;
  wire n_10_sdpram_top_inst;
  wire n_11_sdpram_top_inst;
  wire n_12_sdpram_top_inst;
  wire n_13_sdpram_top_inst;
  wire n_14_sdpram_top_inst;
  wire n_15_sdpram_top_inst;
  wire n_16_sdpram_top_inst;
  wire n_17_sdpram_top_inst;
  wire n_18_sdpram_top_inst;
  wire \n_1_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_1_ram_reg_0_1_0_0_i_16;
  wire n_1_ram_reg_0_1_0_0_i_24;
  wire n_1_ram_reg_0_1_0_0_i_25;
  wire n_1_ram_reg_0_1_0_0_i_31;
  wire n_1_ram_reg_0_1_0_0_i_6;
  wire n_22_sdpram_top_inst;
  wire n_23_sdpram_top_inst;
  wire \n_2_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_2_ram_reg_0_1_0_0_i_16;
  wire n_2_ram_reg_0_1_0_0_i_24;
  wire n_2_ram_reg_0_1_0_0_i_25;
  wire n_2_ram_reg_0_1_0_0_i_31;
  wire n_2_ram_reg_0_1_0_0_i_6;
  wire \n_3_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_3_ram_reg_0_1_0_0_i_16;
  wire n_3_ram_reg_0_1_0_0_i_24;
  wire n_3_ram_reg_0_1_0_0_i_25;
  wire n_3_ram_reg_0_1_0_0_i_31;
  wire n_3_ram_reg_0_1_0_0_i_6;
  wire n_3_sdpram_top_inst;
  wire \n_4_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_4_sdpram_top_inst;
  wire \n_5_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_5_sdpram_top_inst;
  wire \n_6_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_6_sdpram_top_inst;
  wire \n_7_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_7_sdpram_top_inst;
  wire \n_8_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_8_sdpram_top_inst;
  wire \n_9_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_9_sdpram_top_inst;
  wire p_0_out;
  wire p_0_out_0;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_25;
  wire rom_rd_addr_int_14;
  wire we_int_19;
  wire [3:3]NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED;

FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(O1),
        .Q(\n_0_active_ch_dly_reg[0][0] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_active_ch_dly_reg[0][0] ),
        .Q(\n_0_active_ch_dly_reg[1][0] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_active_ch_dly_reg[1][0] ),
        .Q(\n_0_active_ch_dly_reg[2][0] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_active_ch_dly_reg[2][0] ),
        .Q(\n_0_active_ch_dly_reg[3][0] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_active_ch_dly_reg[3][0] ),
        .Q(O2),
        .R(Q[1]));
axi_vfifo_ctrl_0_rom__parameterized2_30 depth_rom_inst
       (.O1(n_0_depth_rom_inst),
        .Q(Q[0]),
        .aclk(aclk));
axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_wr_pf_ss__parameterized2 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.D({n_3_sdpram_top_inst,n_4_sdpram_top_inst,n_5_sdpram_top_inst,n_6_sdpram_top_inst,n_7_sdpram_top_inst,n_8_sdpram_top_inst,n_9_sdpram_top_inst,n_10_sdpram_top_inst,n_11_sdpram_top_inst,n_12_sdpram_top_inst,n_13_sdpram_top_inst,n_14_sdpram_top_inst,n_15_sdpram_top_inst,n_16_sdpram_top_inst,n_17_sdpram_top_inst,n_18_sdpram_top_inst}),
        .I1(n_0_depth_rom_inst),
        .I2({\n_0_gmcpf_pf_gen.thresh_rom_inst ,\n_1_gmcpf_pf_gen.thresh_rom_inst ,\n_2_gmcpf_pf_gen.thresh_rom_inst ,\n_3_gmcpf_pf_gen.thresh_rom_inst ,\n_4_gmcpf_pf_gen.thresh_rom_inst ,\n_5_gmcpf_pf_gen.thresh_rom_inst ,\n_6_gmcpf_pf_gen.thresh_rom_inst ,\n_7_gmcpf_pf_gen.thresh_rom_inst ,\n_8_gmcpf_pf_gen.thresh_rom_inst ,\n_9_gmcpf_pf_gen.thresh_rom_inst }),
        .I5(I5),
        .I65(I65),
        .Q(Q),
        .aclk(aclk),
        .p_0_out_0(p_0_out_0),
        .pntr_roll_over(pntr_roll_over));
axi_vfifo_ctrl_0_rom__parameterized3_31 \gmcpf_pf_gen.thresh_rom_inst 
       (.I1(Q[0]),
        .Q({\n_0_gmcpf_pf_gen.thresh_rom_inst ,\n_1_gmcpf_pf_gen.thresh_rom_inst ,\n_2_gmcpf_pf_gen.thresh_rom_inst ,\n_3_gmcpf_pf_gen.thresh_rom_inst ,\n_4_gmcpf_pf_gen.thresh_rom_inst ,\n_5_gmcpf_pf_gen.thresh_rom_inst ,\n_6_gmcpf_pf_gen.thresh_rom_inst ,\n_7_gmcpf_pf_gen.thresh_rom_inst ,\n_8_gmcpf_pf_gen.thresh_rom_inst ,\n_9_gmcpf_pf_gen.thresh_rom_inst }),
        .aclk(aclk));
axi_vfifo_ctrl_0_axic_register_slice__parameterized7 mcf2awgen_reg_slice_inst
       (.D({I50,O1}),
        .E(p_0_out),
        .O1(O5),
        .O23(O23),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O35(O35),
        .O36(O36),
        .O37(O37),
        .O42(O42),
        .O43(O43),
        .Q(O6),
        .aclk(aclk));
CARRY4 ram_reg_0_1_0_0_i_16
       (.CI(n_0_ram_reg_0_1_0_0_i_24),
        .CO({n_0_ram_reg_0_1_0_0_i_16,n_1_ram_reg_0_1_0_0_i_16,n_2_ram_reg_0_1_0_0_i_16,n_3_ram_reg_0_1_0_0_i_16}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O49[15:12]),
        .S({1'b1,1'b1,1'b1,1'b1}));
CARRY4 ram_reg_0_1_0_0_i_24
       (.CI(n_0_ram_reg_0_1_0_0_i_25),
        .CO({n_0_ram_reg_0_1_0_0_i_24,n_1_ram_reg_0_1_0_0_i_24,n_2_ram_reg_0_1_0_0_i_24,n_3_ram_reg_0_1_0_0_i_24}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O49[11:8]),
        .S({1'b1,1'b1,1'b1,1'b1}));
CARRY4 ram_reg_0_1_0_0_i_25
       (.CI(n_0_ram_reg_0_1_0_0_i_31),
        .CO({n_0_ram_reg_0_1_0_0_i_25,n_1_ram_reg_0_1_0_0_i_25,n_2_ram_reg_0_1_0_0_i_25,n_3_ram_reg_0_1_0_0_i_25}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O49[7:4]),
        .S({1'b1,1'b1,1'b1,1'b1}));
CARRY4 ram_reg_0_1_0_0_i_31
       (.CI(1'b1),
        .CO({n_0_ram_reg_0_1_0_0_i_31,n_1_ram_reg_0_1_0_0_i_31,n_2_ram_reg_0_1_0_0_i_31,n_3_ram_reg_0_1_0_0_i_31}),
        .CYINIT(1'b0),
        .DI({n_22_sdpram_top_inst,1'b1,1'b1,1'b1}),
        .O(O49[3:0]),
        .S({n_23_sdpram_top_inst,1'b0,1'b0,1'b0}));
CARRY4 ram_reg_0_1_0_0_i_6
       (.CI(n_0_ram_reg_0_1_0_0_i_16),
        .CO({NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED[3],n_1_ram_reg_0_1_0_0_i_6,n_2_ram_reg_0_1_0_0_i_6,n_3_ram_reg_0_1_0_0_i_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O49[19:16]),
        .S({1'b1,1'b1,1'b1,1'b1}));
axi_vfifo_ctrl_0_axic_register_slice__parameterized4 s2mm_reg_slice_inst
       (.D(O1),
        .E(p_0_out),
        .I1(I1),
        .I17(I17),
        .I18(I18),
        .I2(O4),
        .O1(O3),
        .aclk(aclk),
        .we_int_19(we_int_19));
axi_vfifo_ctrl_0_sdpram_top__parameterized0_32 sdpram_top_inst
       (.CONV_INTEGER(n_22_sdpram_top_inst),
        .D({I50,O1}),
        .I1(O3),
        .I48(I48),
        .I49(I49),
        .O1(O4),
        .O2({n_3_sdpram_top_inst,n_4_sdpram_top_inst,n_5_sdpram_top_inst,n_6_sdpram_top_inst,n_7_sdpram_top_inst,n_8_sdpram_top_inst,n_9_sdpram_top_inst,n_10_sdpram_top_inst,n_11_sdpram_top_inst,n_12_sdpram_top_inst,n_13_sdpram_top_inst,n_14_sdpram_top_inst,n_15_sdpram_top_inst,n_16_sdpram_top_inst,n_17_sdpram_top_inst,n_18_sdpram_top_inst}),
        .O44(O44),
        .O45(O45),
        .O48(O48),
        .O49(O49[1:0]),
        .Q(Q[0]),
        .S(n_23_sdpram_top_inst),
        .aclk(aclk),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg_25(pntr_roll_over_reg_25),
        .rom_rd_addr_int_14(rom_rd_addr_int_14));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized3
   (O1,
    p_0_out,
    \active_ch_dly_reg[4]_14 ,
    O2,
    O3,
    O4,
    O5,
    O50,
    rom_rd_addr_int_15,
    O51,
    O54,
    O55,
    we_int_20,
    O8,
    O6,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O38,
    O39,
    aclk,
    Q,
    I6,
    I19,
    pntr_roll_over_reg_26,
    I51,
    I52,
    I53,
    I1,
    I2,
    I66);
  output O1;
  output p_0_out;
  output \active_ch_dly_reg[4]_14 ;
  output [0:0]O2;
  output O3;
  output O4;
  output O5;
  output [0:0]O50;
  output rom_rd_addr_int_15;
  output [0:0]O51;
  output [0:0]O54;
  output [19:0]O55;
  output we_int_20;
  output O8;
  output [29:0]O6;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O38;
  output O39;
  input aclk;
  input [1:0]Q;
  input I6;
  input I19;
  input pntr_roll_over_reg_26;
  input [0:0]I51;
  input [15:0]I52;
  input [15:0]I53;
  input [0:0]I1;
  input [14:0]I2;
  input [15:0]I66;

  wire [0:0]I1;
  wire I19;
  wire [14:0]I2;
  wire [0:0]I51;
  wire [15:0]I52;
  wire [15:0]I53;
  wire I6;
  wire [15:0]I66;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire [0:0]O2;
  wire O20;
  wire O21;
  wire O22;
  wire O3;
  wire O38;
  wire O39;
  wire O4;
  wire O5;
  wire [0:0]O50;
  wire [0:0]O51;
  wire [0:0]O54;
  wire [19:0]O55;
  wire [29:0]O6;
  wire O8;
  wire [1:0]Q;
  wire [15:15]QSPO;
  wire [13:0]S_PAYLOAD_DATA;
  wire aclk;
  wire \active_ch_dly_reg[0]_20 ;
  wire \active_ch_dly_reg[1]_19 ;
  wire \active_ch_dly_reg[2]_18 ;
  wire \active_ch_dly_reg[3]_15 ;
  wire \active_ch_dly_reg[4]_14 ;
  wire \n_0_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_0_ram_reg_0_1_0_0_i_16;
  wire n_0_ram_reg_0_1_0_0_i_24;
  wire n_0_ram_reg_0_1_0_0_i_25;
  wire n_0_ram_reg_0_1_0_0_i_31;
  wire \n_1_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_1_ram_reg_0_1_0_0_i_16;
  wire n_1_ram_reg_0_1_0_0_i_24;
  wire n_1_ram_reg_0_1_0_0_i_25;
  wire n_1_ram_reg_0_1_0_0_i_31;
  wire n_1_ram_reg_0_1_0_0_i_6;
  wire n_22_sdpram_top_inst;
  wire n_23_sdpram_top_inst;
  wire \n_2_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_2_ram_reg_0_1_0_0_i_16;
  wire n_2_ram_reg_0_1_0_0_i_24;
  wire n_2_ram_reg_0_1_0_0_i_25;
  wire n_2_ram_reg_0_1_0_0_i_31;
  wire n_2_ram_reg_0_1_0_0_i_6;
  wire \n_3_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_3_ram_reg_0_1_0_0_i_16;
  wire n_3_ram_reg_0_1_0_0_i_24;
  wire n_3_ram_reg_0_1_0_0_i_25;
  wire n_3_ram_reg_0_1_0_0_i_31;
  wire n_3_ram_reg_0_1_0_0_i_6;
  wire \n_4_gmcpf_pf_gen.thresh_rom_inst ;
  wire \n_5_gmcpf_pf_gen.thresh_rom_inst ;
  wire \n_6_gmcpf_pf_gen.thresh_rom_inst ;
  wire \n_7_gmcpf_pf_gen.thresh_rom_inst ;
  wire \n_8_gmcpf_pf_gen.thresh_rom_inst ;
  wire \n_9_gmcpf_pf_gen.thresh_rom_inst ;
  wire p_0_out;
  wire p_0_out_0;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_26;
  wire rom_rd_addr_int_15;
  wire we_int_20;
  wire [15:0]wr_data_i;
  wire [3:3]NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED;

FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(O2),
        .Q(\active_ch_dly_reg[0]_20 ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[0]_20 ),
        .Q(\active_ch_dly_reg[1]_19 ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[1]_19 ),
        .Q(\active_ch_dly_reg[2]_18 ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2]_18 ),
        .Q(\active_ch_dly_reg[3]_15 ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[3]_15 ),
        .Q(\active_ch_dly_reg[4]_14 ),
        .R(Q[1]));
axi_vfifo_ctrl_0_rom__parameterized5 depth_rom_inst
       (.Q(Q[0]),
        .QSPO(QSPO),
        .aclk(aclk));
axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_wr_pf_ss__parameterized1_53 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.D(wr_data_i),
        .I1({\n_0_gmcpf_pf_gen.thresh_rom_inst ,\n_1_gmcpf_pf_gen.thresh_rom_inst ,\n_2_gmcpf_pf_gen.thresh_rom_inst ,\n_3_gmcpf_pf_gen.thresh_rom_inst ,\n_4_gmcpf_pf_gen.thresh_rom_inst ,\n_5_gmcpf_pf_gen.thresh_rom_inst ,\n_6_gmcpf_pf_gen.thresh_rom_inst ,\n_7_gmcpf_pf_gen.thresh_rom_inst ,\n_8_gmcpf_pf_gen.thresh_rom_inst ,\n_9_gmcpf_pf_gen.thresh_rom_inst }),
        .I6(I6),
        .I66(I66),
        .Q(Q),
        .QSPO(QSPO),
        .aclk(aclk),
        .p_0_out(p_0_out),
        .pntr_roll_over(pntr_roll_over));
axi_vfifo_ctrl_0_rom__parameterized3_54 \gmcpf_pf_gen.thresh_rom_inst 
       (.I1(Q[0]),
        .Q({\n_0_gmcpf_pf_gen.thresh_rom_inst ,\n_1_gmcpf_pf_gen.thresh_rom_inst ,\n_2_gmcpf_pf_gen.thresh_rom_inst ,\n_3_gmcpf_pf_gen.thresh_rom_inst ,\n_4_gmcpf_pf_gen.thresh_rom_inst ,\n_5_gmcpf_pf_gen.thresh_rom_inst ,\n_6_gmcpf_pf_gen.thresh_rom_inst ,\n_7_gmcpf_pf_gen.thresh_rom_inst ,\n_8_gmcpf_pf_gen.thresh_rom_inst ,\n_9_gmcpf_pf_gen.thresh_rom_inst }),
        .aclk(aclk));
axi_vfifo_ctrl_0_axic_register_slice__parameterized8 mcf2awgen_reg_slice_inst
       (.D({I53,S_PAYLOAD_DATA}),
        .E(p_0_out_0),
        .O1(O5),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O38(O38),
        .O39(O39),
        .O8(O8),
        .Q(O6),
        .aclk(aclk));
CARRY4 ram_reg_0_1_0_0_i_16
       (.CI(n_0_ram_reg_0_1_0_0_i_24),
        .CO({n_0_ram_reg_0_1_0_0_i_16,n_1_ram_reg_0_1_0_0_i_16,n_2_ram_reg_0_1_0_0_i_16,n_3_ram_reg_0_1_0_0_i_16}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O55[15:12]),
        .S({1'b1,1'b1,1'b1,1'b1}));
CARRY4 ram_reg_0_1_0_0_i_24
       (.CI(n_0_ram_reg_0_1_0_0_i_25),
        .CO({n_0_ram_reg_0_1_0_0_i_24,n_1_ram_reg_0_1_0_0_i_24,n_2_ram_reg_0_1_0_0_i_24,n_3_ram_reg_0_1_0_0_i_24}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O55[11:8]),
        .S({1'b1,1'b1,1'b1,1'b1}));
CARRY4 ram_reg_0_1_0_0_i_25
       (.CI(n_0_ram_reg_0_1_0_0_i_31),
        .CO({n_0_ram_reg_0_1_0_0_i_25,n_1_ram_reg_0_1_0_0_i_25,n_2_ram_reg_0_1_0_0_i_25,n_3_ram_reg_0_1_0_0_i_25}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O55[7:4]),
        .S({1'b1,1'b1,1'b1,1'b1}));
CARRY4 ram_reg_0_1_0_0_i_31
       (.CI(1'b1),
        .CO({n_0_ram_reg_0_1_0_0_i_31,n_1_ram_reg_0_1_0_0_i_31,n_2_ram_reg_0_1_0_0_i_31,n_3_ram_reg_0_1_0_0_i_31}),
        .CYINIT(1'b0),
        .DI({n_22_sdpram_top_inst,1'b1,1'b1,1'b1}),
        .O(O55[3:0]),
        .S({n_23_sdpram_top_inst,1'b0,1'b0,1'b0}));
CARRY4 ram_reg_0_1_0_0_i_6
       (.CI(n_0_ram_reg_0_1_0_0_i_16),
        .CO({NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED[3],n_1_ram_reg_0_1_0_0_i_6,n_2_ram_reg_0_1_0_0_i_6,n_3_ram_reg_0_1_0_0_i_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O55[19:16]),
        .S({1'b1,1'b1,1'b1,1'b1}));
axi_vfifo_ctrl_0_axic_register_slice__parameterized1 s2mm_reg_slice_inst
       (.E(p_0_out_0),
        .I1(O4),
        .I19(I19),
        .I2(I1),
        .I3(I2),
        .O1(O1),
        .O2(O3),
        .O3({S_PAYLOAD_DATA,O2}),
        .Q(Q[1]),
        .aclk(aclk),
        .we_int_20(we_int_20));
axi_vfifo_ctrl_0_sdpram_top__parameterized0_55 sdpram_top_inst
       (.CONV_INTEGER(n_22_sdpram_top_inst),
        .D(wr_data_i),
        .I1(O3),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .O1(O4),
        .O3(O2),
        .O50(O50),
        .O51(O51),
        .O54(O54),
        .O55(O55[1:0]),
        .Q(Q[0]),
        .S(n_23_sdpram_top_inst),
        .aclk(aclk),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg_26(pntr_roll_over_reg_26),
        .rom_rd_addr_int_15(rom_rd_addr_int_15));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized4
   (p_0_out_0,
    O2,
    O1,
    O3,
    O4,
    O5,
    O52,
    rom_rd_addr_int_16,
    O53,
    O56,
    O57,
    we_int_21,
    O23,
    O6,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O40,
    O41,
    aclk,
    Q,
    I7,
    I20,
    I21,
    pntr_roll_over_reg_27,
    I54,
    I1,
    I55,
    I56,
    I67);
  output p_0_out_0;
  output O2;
  output O1;
  output O3;
  output O4;
  output O5;
  output [0:0]O52;
  output rom_rd_addr_int_16;
  output [0:0]O53;
  output [0:0]O56;
  output [19:0]O57;
  output we_int_21;
  output O23;
  output [16:0]O6;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output O37;
  output O40;
  output O41;
  input aclk;
  input [1:0]Q;
  input I7;
  input I20;
  input I21;
  input pntr_roll_over_reg_27;
  input [0:0]I54;
  input I1;
  input [15:0]I55;
  input [15:0]I56;
  input [15:0]I67;

  wire I1;
  wire I20;
  wire I21;
  wire [0:0]I54;
  wire [15:0]I55;
  wire [15:0]I56;
  wire [15:0]I67;
  wire I7;
  wire O1;
  wire O2;
  wire O23;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O4;
  wire O40;
  wire O41;
  wire O5;
  wire [0:0]O52;
  wire [0:0]O53;
  wire [0:0]O56;
  wire [19:0]O57;
  wire [16:0]O6;
  wire [1:0]Q;
  wire aclk;
  wire \n_0_active_ch_dly_reg[0][0] ;
  wire \n_0_active_ch_dly_reg[1][0] ;
  wire \n_0_active_ch_dly_reg[2][0] ;
  wire \n_0_active_ch_dly_reg[3][0] ;
  wire n_0_depth_rom_inst;
  wire \n_0_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_0_ram_reg_0_1_0_0_i_16;
  wire n_0_ram_reg_0_1_0_0_i_24;
  wire n_0_ram_reg_0_1_0_0_i_25;
  wire n_0_ram_reg_0_1_0_0_i_31;
  wire n_10_sdpram_top_inst;
  wire n_11_sdpram_top_inst;
  wire n_12_sdpram_top_inst;
  wire n_13_sdpram_top_inst;
  wire n_14_sdpram_top_inst;
  wire n_15_sdpram_top_inst;
  wire n_16_sdpram_top_inst;
  wire n_17_sdpram_top_inst;
  wire n_18_sdpram_top_inst;
  wire \n_1_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_1_ram_reg_0_1_0_0_i_16;
  wire n_1_ram_reg_0_1_0_0_i_24;
  wire n_1_ram_reg_0_1_0_0_i_25;
  wire n_1_ram_reg_0_1_0_0_i_31;
  wire n_1_ram_reg_0_1_0_0_i_6;
  wire n_22_sdpram_top_inst;
  wire n_23_sdpram_top_inst;
  wire \n_2_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_2_ram_reg_0_1_0_0_i_16;
  wire n_2_ram_reg_0_1_0_0_i_24;
  wire n_2_ram_reg_0_1_0_0_i_25;
  wire n_2_ram_reg_0_1_0_0_i_31;
  wire n_2_ram_reg_0_1_0_0_i_6;
  wire \n_3_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_3_ram_reg_0_1_0_0_i_16;
  wire n_3_ram_reg_0_1_0_0_i_24;
  wire n_3_ram_reg_0_1_0_0_i_25;
  wire n_3_ram_reg_0_1_0_0_i_31;
  wire n_3_ram_reg_0_1_0_0_i_6;
  wire n_3_sdpram_top_inst;
  wire \n_4_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_4_sdpram_top_inst;
  wire \n_5_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_5_sdpram_top_inst;
  wire \n_6_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_6_sdpram_top_inst;
  wire \n_7_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_7_sdpram_top_inst;
  wire \n_8_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_8_sdpram_top_inst;
  wire \n_9_gmcpf_pf_gen.thresh_rom_inst ;
  wire n_9_sdpram_top_inst;
  wire p_0_out;
  wire p_0_out_0;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_27;
  wire rom_rd_addr_int_16;
  wire we_int_21;
  wire [3:3]NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED;

FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(O1),
        .Q(\n_0_active_ch_dly_reg[0][0] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_active_ch_dly_reg[0][0] ),
        .Q(\n_0_active_ch_dly_reg[1][0] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_active_ch_dly_reg[1][0] ),
        .Q(\n_0_active_ch_dly_reg[2][0] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_active_ch_dly_reg[2][0] ),
        .Q(\n_0_active_ch_dly_reg[3][0] ),
        .R(Q[1]));
FDRE #(
    .INIT(1'b0)) 
     \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_active_ch_dly_reg[3][0] ),
        .Q(O2),
        .R(Q[1]));
axi_vfifo_ctrl_0_rom__parameterized5_74 depth_rom_inst
       (.O1(n_0_depth_rom_inst),
        .Q(Q[0]),
        .aclk(aclk));
axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_wr_pf_ss__parameterized2_75 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.D({n_3_sdpram_top_inst,n_4_sdpram_top_inst,n_5_sdpram_top_inst,n_6_sdpram_top_inst,n_7_sdpram_top_inst,n_8_sdpram_top_inst,n_9_sdpram_top_inst,n_10_sdpram_top_inst,n_11_sdpram_top_inst,n_12_sdpram_top_inst,n_13_sdpram_top_inst,n_14_sdpram_top_inst,n_15_sdpram_top_inst,n_16_sdpram_top_inst,n_17_sdpram_top_inst,n_18_sdpram_top_inst}),
        .I1(n_0_depth_rom_inst),
        .I2({\n_0_gmcpf_pf_gen.thresh_rom_inst ,\n_1_gmcpf_pf_gen.thresh_rom_inst ,\n_2_gmcpf_pf_gen.thresh_rom_inst ,\n_3_gmcpf_pf_gen.thresh_rom_inst ,\n_4_gmcpf_pf_gen.thresh_rom_inst ,\n_5_gmcpf_pf_gen.thresh_rom_inst ,\n_6_gmcpf_pf_gen.thresh_rom_inst ,\n_7_gmcpf_pf_gen.thresh_rom_inst ,\n_8_gmcpf_pf_gen.thresh_rom_inst ,\n_9_gmcpf_pf_gen.thresh_rom_inst }),
        .I67(I67),
        .I7(I7),
        .Q(Q),
        .aclk(aclk),
        .p_0_out_0(p_0_out_0),
        .pntr_roll_over(pntr_roll_over));
axi_vfifo_ctrl_0_rom__parameterized3_76 \gmcpf_pf_gen.thresh_rom_inst 
       (.I1(Q[0]),
        .Q({\n_0_gmcpf_pf_gen.thresh_rom_inst ,\n_1_gmcpf_pf_gen.thresh_rom_inst ,\n_2_gmcpf_pf_gen.thresh_rom_inst ,\n_3_gmcpf_pf_gen.thresh_rom_inst ,\n_4_gmcpf_pf_gen.thresh_rom_inst ,\n_5_gmcpf_pf_gen.thresh_rom_inst ,\n_6_gmcpf_pf_gen.thresh_rom_inst ,\n_7_gmcpf_pf_gen.thresh_rom_inst ,\n_8_gmcpf_pf_gen.thresh_rom_inst ,\n_9_gmcpf_pf_gen.thresh_rom_inst }),
        .aclk(aclk));
axi_vfifo_ctrl_0_axic_register_slice__parameterized7_77 mcf2awgen_reg_slice_inst
       (.D({I56,O1}),
        .E(p_0_out),
        .O1(O5),
        .O23(O23),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O35(O35),
        .O36(O36),
        .O37(O37),
        .O40(O40),
        .O41(O41),
        .Q(O6),
        .aclk(aclk));
CARRY4 ram_reg_0_1_0_0_i_16
       (.CI(n_0_ram_reg_0_1_0_0_i_24),
        .CO({n_0_ram_reg_0_1_0_0_i_16,n_1_ram_reg_0_1_0_0_i_16,n_2_ram_reg_0_1_0_0_i_16,n_3_ram_reg_0_1_0_0_i_16}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O57[15:12]),
        .S({1'b1,1'b1,1'b1,1'b1}));
CARRY4 ram_reg_0_1_0_0_i_24
       (.CI(n_0_ram_reg_0_1_0_0_i_25),
        .CO({n_0_ram_reg_0_1_0_0_i_24,n_1_ram_reg_0_1_0_0_i_24,n_2_ram_reg_0_1_0_0_i_24,n_3_ram_reg_0_1_0_0_i_24}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O57[11:8]),
        .S({1'b1,1'b1,1'b1,1'b1}));
CARRY4 ram_reg_0_1_0_0_i_25
       (.CI(n_0_ram_reg_0_1_0_0_i_31),
        .CO({n_0_ram_reg_0_1_0_0_i_25,n_1_ram_reg_0_1_0_0_i_25,n_2_ram_reg_0_1_0_0_i_25,n_3_ram_reg_0_1_0_0_i_25}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O57[7:4]),
        .S({1'b1,1'b1,1'b1,1'b1}));
CARRY4 ram_reg_0_1_0_0_i_31
       (.CI(1'b1),
        .CO({n_0_ram_reg_0_1_0_0_i_31,n_1_ram_reg_0_1_0_0_i_31,n_2_ram_reg_0_1_0_0_i_31,n_3_ram_reg_0_1_0_0_i_31}),
        .CYINIT(1'b0),
        .DI({n_22_sdpram_top_inst,1'b1,1'b1,1'b1}),
        .O(O57[3:0]),
        .S({n_23_sdpram_top_inst,1'b0,1'b0,1'b0}));
CARRY4 ram_reg_0_1_0_0_i_6
       (.CI(n_0_ram_reg_0_1_0_0_i_16),
        .CO({NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED[3],n_1_ram_reg_0_1_0_0_i_6,n_2_ram_reg_0_1_0_0_i_6,n_3_ram_reg_0_1_0_0_i_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O57[19:16]),
        .S({1'b1,1'b1,1'b1,1'b1}));
axi_vfifo_ctrl_0_axic_register_slice__parameterized4_78 s2mm_reg_slice_inst
       (.D(O1),
        .E(p_0_out),
        .I1(I1),
        .I2(O4),
        .I20(I20),
        .I21(I21),
        .O1(O3),
        .aclk(aclk),
        .we_int_21(we_int_21));
axi_vfifo_ctrl_0_sdpram_top__parameterized0_79 sdpram_top_inst
       (.CONV_INTEGER(n_22_sdpram_top_inst),
        .D({I56,O1}),
        .I1(O3),
        .I54(I54),
        .I55(I55),
        .O1(O4),
        .O2({n_3_sdpram_top_inst,n_4_sdpram_top_inst,n_5_sdpram_top_inst,n_6_sdpram_top_inst,n_7_sdpram_top_inst,n_8_sdpram_top_inst,n_9_sdpram_top_inst,n_10_sdpram_top_inst,n_11_sdpram_top_inst,n_12_sdpram_top_inst,n_13_sdpram_top_inst,n_14_sdpram_top_inst,n_15_sdpram_top_inst,n_16_sdpram_top_inst,n_17_sdpram_top_inst,n_18_sdpram_top_inst}),
        .O52(O52),
        .O53(O53),
        .O56(O56),
        .O57(O57[1:0]),
        .Q(Q[0]),
        .S(n_23_sdpram_top_inst),
        .aclk(aclk),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg_27(pntr_roll_over_reg_27),
        .rom_rd_addr_int_16(rom_rd_addr_int_16));
endmodule

(* ORIG_REF_NAME = "mcf_txn_top" *) 
module axi_vfifo_ctrl_0_mcf_txn_top
   (O1,
    p_0_out,
    \active_ch_dly_reg[4]_8 ,
    p_0_out_0,
    O2,
    I9,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O39,
    rom_rd_addr_int_13,
    O40,
    O44,
    rom_rd_addr_int_14,
    O45,
    O46,
    O47,
    O48,
    O49,
    we_ar_txn,
    we_int_18,
    we_int_19,
    E,
    WR_DATA,
    O10,
    O76,
    aclk,
    Q,
    I4,
    I5,
    I16,
    I17,
    I18,
    pntr_roll_over_reg_24,
    I45,
    p_0_in0_out,
    I46,
    pntr_roll_over_reg_25,
    I48,
    I49,
    I50,
    I1,
    p_2_out,
    ar_address_inc,
    p_2_out_18,
    I2,
    D,
    I64,
    I65);
  output O1;
  output p_0_out;
  output \active_ch_dly_reg[4]_8 ;
  output p_0_out_0;
  output O2;
  output [8:0]I9;
  output O3;
  output [0:0]O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output [0:0]O39;
  output rom_rd_addr_int_13;
  output [0:0]O40;
  output [0:0]O44;
  output rom_rd_addr_int_14;
  output [0:0]O45;
  output [0:0]O46;
  output [19:0]O47;
  output [0:0]O48;
  output [19:0]O49;
  output we_ar_txn;
  output we_int_18;
  output we_int_19;
  output [0:0]E;
  output [27:0]WR_DATA;
  output [6:0]O10;
  output [0:0]O76;
  input aclk;
  input [1:0]Q;
  input I4;
  input I5;
  input I16;
  input I17;
  input I18;
  input pntr_roll_over_reg_24;
  input [0:0]I45;
  input [15:0]p_0_in0_out;
  input [15:0]I46;
  input pntr_roll_over_reg_25;
  input [0:0]I48;
  input [15:0]I49;
  input [15:0]I50;
  input I1;
  input p_2_out;
  input [27:0]ar_address_inc;
  input p_2_out_18;
  input [0:0]I2;
  input [15:0]D;
  input [15:0]I64;
  input [15:0]I65;

  wire [15:0]D;
  wire [0:0]E;
  wire I1;
  wire I16;
  wire I17;
  wire I18;
  wire [0:0]I2;
  wire I4;
  wire [0:0]I45;
  wire [15:0]I46;
  wire [0:0]I48;
  wire [15:0]I49;
  wire I5;
  wire [15:0]I50;
  wire [15:0]I64;
  wire [15:0]I65;
  wire [8:0]I9;
  wire O1;
  wire [6:0]O10;
  wire O2;
  wire O3;
  wire [0:0]O39;
  wire [0:0]O4;
  wire [0:0]O40;
  wire [0:0]O44;
  wire [0:0]O45;
  wire [0:0]O46;
  wire [19:0]O47;
  wire [0:0]O48;
  wire [19:0]O49;
  wire O5;
  wire O6;
  wire O7;
  wire [0:0]O76;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [27:0]WR_DATA;
  wire aclk;
  wire \active_ch_dly_reg[4]_8 ;
  wire [27:0]ar_address_inc;
  wire [14:0]\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_21 ;
  wire [30:0]bram_payload;
  wire [16:1]bram_rd_addr;
  wire bram_rd_en;
  wire bram_wr_en;
  wire n_100_mcf_inst;
  wire n_101_mcf_inst;
  wire n_102_mcf_inst;
  wire n_103_mcf_inst;
  wire n_104_mcf_inst;
  wire n_105_mcf_inst;
  wire n_106_mcf_inst;
  wire n_107_mcf_inst;
  wire n_108_mcf_inst;
  wire n_125_mcf_inst;
  wire n_126_mcf_inst;
  wire n_127_mcf_inst;
  wire n_128_mcf_inst;
  wire n_129_mcf_inst;
  wire n_130_mcf_inst;
  wire n_131_mcf_inst;
  wire n_132_mcf_inst;
  wire n_133_mcf_inst;
  wire n_134_mcf_inst;
  wire n_135_mcf_inst;
  wire n_136_mcf_inst;
  wire n_137_mcf_inst;
  wire n_138_mcf_inst;
  wire n_139_mcf_inst;
  wire n_140_mcf_inst;
  wire n_141_mcf_inst;
  wire n_142_mcf_inst;
  wire n_63_mcf_inst;
  wire n_95_mcf_inst;
  wire n_96_mcf_inst;
  wire n_97_mcf_inst;
  wire n_98_mcf_inst;
  wire n_99_mcf_inst;
  wire [15:0]p_0_in0_out;
  wire p_0_out;
  wire p_0_out_0;
  wire p_2_out;
  wire p_2_out_18;
  wire pntr_roll_over_reg_24;
  wire pntr_roll_over_reg_25;
  wire rom_rd_addr_int_13;
  wire rom_rd_addr_int_14;
  wire we_ar_txn;
  wire we_int_18;
  wire we_int_19;

axi_vfifo_ctrl_0_bram_top bram_inst
       (.D(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_21 ),
        .I1(n_140_mcf_inst),
        .I10(n_136_mcf_inst),
        .I11(n_104_mcf_inst),
        .I12(n_135_mcf_inst),
        .I13(n_103_mcf_inst),
        .I14(n_134_mcf_inst),
        .I15(n_102_mcf_inst),
        .I16(n_133_mcf_inst),
        .I17(n_63_mcf_inst),
        .I18(n_108_mcf_inst),
        .I19(n_98_mcf_inst),
        .I2(n_142_mcf_inst),
        .I20(n_129_mcf_inst),
        .I21(n_97_mcf_inst),
        .I22(n_128_mcf_inst),
        .I23(n_139_mcf_inst),
        .I24(n_141_mcf_inst),
        .I25(n_99_mcf_inst),
        .I26(n_130_mcf_inst),
        .I27(n_100_mcf_inst),
        .I28(n_131_mcf_inst),
        .I29(n_96_mcf_inst),
        .I3(bram_payload),
        .I30(n_127_mcf_inst),
        .I31(n_101_mcf_inst),
        .I32(n_132_mcf_inst),
        .I33(n_95_mcf_inst),
        .I34(n_126_mcf_inst),
        .I4(bram_rd_addr),
        .I5(n_106_mcf_inst),
        .I6(n_137_mcf_inst),
        .I7(n_107_mcf_inst),
        .I8(n_138_mcf_inst),
        .I9(n_105_mcf_inst),
        .Q(Q[1]),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_delay__parameterized2 \gbmg_do.bram_dout_dly_inst 
       (.D(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_21 ),
        .I1(I1),
        .I2(Q[1]),
        .Q({O10[6],I9[7:0],O10[5:0]}),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .ar_address_inc(ar_address_inc));
axi_vfifo_ctrl_0_multi_channel_fifo__parameterized0 mcf_inst
       (.D(O5),
        .I1(D),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I2(I2),
        .I4(I4),
        .I45(I45),
        .I46(I46),
        .I48(I48),
        .I49(I49),
        .I5(I5),
        .I50(I50),
        .I64(I64),
        .I65(I65),
        .O1(O1),
        .O10(n_95_mcf_inst),
        .O11(n_96_mcf_inst),
        .O12(n_97_mcf_inst),
        .O13(n_98_mcf_inst),
        .O14(n_99_mcf_inst),
        .O15(n_100_mcf_inst),
        .O16(n_101_mcf_inst),
        .O17(n_102_mcf_inst),
        .O18(n_103_mcf_inst),
        .O19(n_104_mcf_inst),
        .O2(O2),
        .O20(n_105_mcf_inst),
        .O21(n_106_mcf_inst),
        .O22(n_107_mcf_inst),
        .O23(n_108_mcf_inst),
        .O24({bram_rd_addr,n_125_mcf_inst}),
        .O25(n_126_mcf_inst),
        .O26(n_127_mcf_inst),
        .O27(n_128_mcf_inst),
        .O28(n_129_mcf_inst),
        .O29(n_130_mcf_inst),
        .O3(O4),
        .O30(n_131_mcf_inst),
        .O31(n_132_mcf_inst),
        .O32(n_133_mcf_inst),
        .O33(n_134_mcf_inst),
        .O34(n_135_mcf_inst),
        .O35(n_136_mcf_inst),
        .O36(n_137_mcf_inst),
        .O37(n_138_mcf_inst),
        .O38(n_139_mcf_inst),
        .O39(O39),
        .O4(O6),
        .O40(O40),
        .O41(n_140_mcf_inst),
        .O42(n_141_mcf_inst),
        .O43(n_142_mcf_inst),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O5(O7),
        .O6(O8),
        .O7(O9),
        .O8(n_63_mcf_inst),
        .O9(bram_payload),
        .Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_8 (\active_ch_dly_reg[4]_8 ),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .p_0_in0_out(p_0_in0_out),
        .p_0_out(p_0_out),
        .p_0_out_0(p_0_out_0),
        .pntr_roll_over_reg_24(pntr_roll_over_reg_24),
        .pntr_roll_over_reg_25(pntr_roll_over_reg_25),
        .rom_rd_addr_int_13(rom_rd_addr_int_13),
        .rom_rd_addr_int_14(rom_rd_addr_int_14),
        .we_int_18(we_int_18),
        .we_int_19(we_int_19));
axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_delay__parameterized1 tid_dly_inst
       (.I9(I9[8]),
        .O24(n_125_mcf_inst),
        .Q(Q[1]),
        .aclk(aclk));
axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_delay__parameterized1_17 vld_dly_inst
       (.E(E),
        .I1(I1),
        .O1(O3),
        .O76(O76),
        .Q(Q[1]),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .p_2_out(p_2_out),
        .p_2_out_18(p_2_out_18),
        .we_ar_txn(we_ar_txn));
endmodule

(* ORIG_REF_NAME = "mcf_txn_top" *) 
module axi_vfifo_ctrl_0_mcf_txn_top__parameterized0
   (O1,
    p_0_out,
    \active_ch_dly_reg[4]_14 ,
    p_0_out_0,
    O2,
    argen_to_tdf_payload,
    argen_to_tdf_tvalid,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O50,
    rom_rd_addr_int_15,
    O51,
    O52,
    rom_rd_addr_int_16,
    O53,
    O54,
    O55,
    O56,
    O57,
    we_int_20,
    we_int_21,
    E,
    aclk,
    Q,
    argen_to_mcpf_payload,
    I6,
    I7,
    I19,
    I20,
    I21,
    pntr_roll_over_reg_26,
    I51,
    I52,
    I53,
    pntr_roll_over_reg_27,
    I54,
    I55,
    I56,
    p_2_out,
    I1,
    D,
    I66,
    I67);
  output O1;
  output p_0_out;
  output \active_ch_dly_reg[4]_14 ;
  output p_0_out_0;
  output O2;
  output [15:0]argen_to_tdf_payload;
  output argen_to_tdf_tvalid;
  output [0:0]O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output [0:0]O50;
  output rom_rd_addr_int_15;
  output [0:0]O51;
  output [0:0]O52;
  output rom_rd_addr_int_16;
  output [0:0]O53;
  output [0:0]O54;
  output [19:0]O55;
  output [0:0]O56;
  output [19:0]O57;
  output we_int_20;
  output we_int_21;
  output [0:0]E;
  input aclk;
  input [1:0]Q;
  input [0:0]argen_to_mcpf_payload;
  input I6;
  input I7;
  input I19;
  input I20;
  input I21;
  input pntr_roll_over_reg_26;
  input [0:0]I51;
  input [15:0]I52;
  input [15:0]I53;
  input pntr_roll_over_reg_27;
  input [0:0]I54;
  input [15:0]I55;
  input [15:0]I56;
  input p_2_out;
  input [0:0]I1;
  input [14:0]D;
  input [15:0]I66;
  input [15:0]I67;

  wire [14:0]D;
  wire [0:0]E;
  wire [0:0]I1;
  wire I19;
  wire I20;
  wire I21;
  wire [0:0]I51;
  wire [15:0]I52;
  wire [15:0]I53;
  wire [0:0]I54;
  wire [15:0]I55;
  wire [15:0]I56;
  wire I6;
  wire [15:0]I66;
  wire [15:0]I67;
  wire I7;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire O4;
  wire O5;
  wire [0:0]O50;
  wire [0:0]O51;
  wire [0:0]O52;
  wire [0:0]O53;
  wire [0:0]O54;
  wire [19:0]O55;
  wire [0:0]O56;
  wire [19:0]O57;
  wire O6;
  wire O7;
  wire O8;
  wire [1:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4]_14 ;
  wire [0:0]argen_to_mcpf_payload;
  wire [15:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire [13:0]\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_25 ;
  wire [29:0]bram_payload;
  wire [16:1]bram_rd_addr;
  wire bram_rd_en;
  wire bram_wr_en;
  wire n_100_mcf_inst;
  wire n_101_mcf_inst;
  wire n_102_mcf_inst;
  wire n_103_mcf_inst;
  wire n_104_mcf_inst;
  wire n_105_mcf_inst;
  wire n_106_mcf_inst;
  wire n_107_mcf_inst;
  wire n_124_mcf_inst;
  wire n_125_mcf_inst;
  wire n_126_mcf_inst;
  wire n_127_mcf_inst;
  wire n_128_mcf_inst;
  wire n_129_mcf_inst;
  wire n_130_mcf_inst;
  wire n_131_mcf_inst;
  wire n_132_mcf_inst;
  wire n_133_mcf_inst;
  wire n_134_mcf_inst;
  wire n_135_mcf_inst;
  wire n_136_mcf_inst;
  wire n_137_mcf_inst;
  wire n_138_mcf_inst;
  wire n_139_mcf_inst;
  wire n_140_mcf_inst;
  wire n_141_mcf_inst;
  wire n_63_mcf_inst;
  wire n_94_mcf_inst;
  wire n_95_mcf_inst;
  wire n_96_mcf_inst;
  wire n_97_mcf_inst;
  wire n_98_mcf_inst;
  wire n_99_mcf_inst;
  wire p_0_out;
  wire p_0_out_0;
  wire p_2_out;
  wire pntr_roll_over_reg_26;
  wire pntr_roll_over_reg_27;
  wire rom_rd_addr_int_15;
  wire rom_rd_addr_int_16;
  wire we_int_20;
  wire we_int_21;

axi_vfifo_ctrl_0_bram_top__parameterized0 bram_inst
       (.D(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_25 ),
        .I1(n_139_mcf_inst),
        .I10(n_135_mcf_inst),
        .I11(n_103_mcf_inst),
        .I12(n_134_mcf_inst),
        .I13(n_102_mcf_inst),
        .I14(n_133_mcf_inst),
        .I15(n_101_mcf_inst),
        .I16(n_132_mcf_inst),
        .I17(n_63_mcf_inst),
        .I18(n_107_mcf_inst),
        .I19(n_97_mcf_inst),
        .I2(n_141_mcf_inst),
        .I20(n_128_mcf_inst),
        .I21(n_96_mcf_inst),
        .I22(n_127_mcf_inst),
        .I23(n_138_mcf_inst),
        .I24(n_140_mcf_inst),
        .I25(n_98_mcf_inst),
        .I26(n_129_mcf_inst),
        .I27(n_99_mcf_inst),
        .I28(n_130_mcf_inst),
        .I29(n_95_mcf_inst),
        .I3(bram_payload),
        .I30(n_126_mcf_inst),
        .I31(n_100_mcf_inst),
        .I32(n_131_mcf_inst),
        .I33(n_94_mcf_inst),
        .I34(n_125_mcf_inst),
        .I4(bram_rd_addr),
        .I5(n_105_mcf_inst),
        .I6(n_136_mcf_inst),
        .I7(n_106_mcf_inst),
        .I8(n_137_mcf_inst),
        .I9(n_104_mcf_inst),
        .Q(Q[1]),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en));
axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_delay__parameterized4 \gbmg_do.bram_dout_dly_inst 
       (.D(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_25 ),
        .Q(Q[1]),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload[14:1]));
axi_vfifo_ctrl_0_multi_channel_fifo__parameterized1 mcf_inst
       (.D(O4),
        .I1(I1),
        .I19(I19),
        .I2(D),
        .I20(I20),
        .I21(I21),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .I54(I54),
        .I55(I55),
        .I56(I56),
        .I6(I6),
        .I66(I66),
        .I67(I67),
        .I7(I7),
        .O1(O1),
        .O10(n_94_mcf_inst),
        .O11(n_95_mcf_inst),
        .O12(n_96_mcf_inst),
        .O13(n_97_mcf_inst),
        .O14(n_98_mcf_inst),
        .O15(n_99_mcf_inst),
        .O16(n_100_mcf_inst),
        .O17(n_101_mcf_inst),
        .O18(n_102_mcf_inst),
        .O19(n_103_mcf_inst),
        .O2(O2),
        .O20(n_104_mcf_inst),
        .O21(n_105_mcf_inst),
        .O22(n_106_mcf_inst),
        .O23(n_107_mcf_inst),
        .O24({bram_rd_addr,n_124_mcf_inst}),
        .O25(n_125_mcf_inst),
        .O26(n_126_mcf_inst),
        .O27(n_127_mcf_inst),
        .O28(n_128_mcf_inst),
        .O29(n_129_mcf_inst),
        .O3(O3),
        .O30(n_130_mcf_inst),
        .O31(n_131_mcf_inst),
        .O32(n_132_mcf_inst),
        .O33(n_133_mcf_inst),
        .O34(n_134_mcf_inst),
        .O35(n_135_mcf_inst),
        .O36(n_136_mcf_inst),
        .O37(n_137_mcf_inst),
        .O38(n_138_mcf_inst),
        .O39(n_139_mcf_inst),
        .O4(O5),
        .O40(n_140_mcf_inst),
        .O41(n_141_mcf_inst),
        .O5(O6),
        .O50(O50),
        .O51(O51),
        .O52(O52),
        .O53(O53),
        .O54(O54),
        .O55(O55),
        .O56(O56),
        .O57(O57),
        .O6(O7),
        .O7(O8),
        .O8(n_63_mcf_inst),
        .O9(bram_payload),
        .Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_14 (\active_ch_dly_reg[4]_14 ),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .p_0_out(p_0_out),
        .p_0_out_0(p_0_out_0),
        .pntr_roll_over_reg_26(pntr_roll_over_reg_26),
        .pntr_roll_over_reg_27(pntr_roll_over_reg_27),
        .rom_rd_addr_int_15(rom_rd_addr_int_15),
        .rom_rd_addr_int_16(rom_rd_addr_int_16),
        .we_int_20(we_int_20),
        .we_int_21(we_int_21));
axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_delay__parameterized1_51 tid_dly_inst
       (.O24(n_124_mcf_inst),
        .Q(Q[1]),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload[0]));
axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_delay__parameterized3 trans_dly_inst
       (.Q(Q[1]),
        .aclk(aclk),
        .argen_to_mcpf_payload(argen_to_mcpf_payload),
        .argen_to_tdf_payload(argen_to_tdf_payload[15]));
axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_delay__parameterized1_52 vld_dly_inst
       (.E(E),
        .Q(Q[1]),
        .aclk(aclk),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .bram_rd_en(bram_rd_en),
        .p_2_out(p_2_out));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_vfifo_ctrl_0_memory
   (O43,
    I1,
    aclk,
    E,
    I2,
    O2,
    O6,
    I3);
  output [40:0]O43;
  input I1;
  input aclk;
  input [0:0]E;
  input [40:0]I2;
  input [3:0]O2;
  input [3:0]O6;
  input [0:0]I3;

  wire [0:0]E;
  wire I1;
  wire [40:0]I2;
  wire [0:0]I3;
  wire [3:0]O2;
  wire [40:0]O43;
  wire [3:0]O6;
  wire aclk;
  wire [40:0]p_0_out;

axi_vfifo_ctrl_0_dmem \gdm.dm 
       (.D(p_0_out),
        .E(E),
        .I1(I1),
        .I2(I2),
        .O2(O2),
        .O6(O6),
        .aclk(aclk));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[0]),
        .Q(O43[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[10] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[10]),
        .Q(O43[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[11] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[11]),
        .Q(O43[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[12] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[12]),
        .Q(O43[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[13] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[13]),
        .Q(O43[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[14] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[14]),
        .Q(O43[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[15] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[15]),
        .Q(O43[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[16] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[16]),
        .Q(O43[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[17] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[17]),
        .Q(O43[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[18] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[18]),
        .Q(O43[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[19] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[19]),
        .Q(O43[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[1]),
        .Q(O43[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[20] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[20]),
        .Q(O43[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[21] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[21]),
        .Q(O43[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[22] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[22]),
        .Q(O43[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[23] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[23]),
        .Q(O43[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[24] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[24]),
        .Q(O43[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[25] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[25]),
        .Q(O43[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[26] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[26]),
        .Q(O43[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[27] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[27]),
        .Q(O43[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[28] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[28]),
        .Q(O43[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[29] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[29]),
        .Q(O43[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[2]),
        .Q(O43[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[30] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[30]),
        .Q(O43[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[31] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[31]),
        .Q(O43[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[32] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[32]),
        .Q(O43[32]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[33] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[33]),
        .Q(O43[33]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[34] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[34]),
        .Q(O43[34]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[35] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[35]),
        .Q(O43[35]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[36] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[36]),
        .Q(O43[36]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[37] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[37]),
        .Q(O43[37]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[38] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[38]),
        .Q(O43[38]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[39] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[39]),
        .Q(O43[39]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[3]),
        .Q(O43[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[40] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[40]),
        .Q(O43[40]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[4]),
        .Q(O43[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[5]),
        .Q(O43[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[6]),
        .Q(O43[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[7] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[7]),
        .Q(O43[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[8] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[8]),
        .Q(O43[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[9] 
       (.C(aclk),
        .CE(I3),
        .D(p_0_out[9]),
        .Q(O43[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_vfifo_ctrl_0_memory_168
   (O45,
    I1,
    aclk,
    E,
    I9,
    O1,
    O4,
    I2);
  output [40:0]O45;
  input I1;
  input aclk;
  input [0:0]E;
  input [40:0]I9;
  input [3:0]O1;
  input [3:0]O4;
  input [0:0]I2;

  wire [0:0]E;
  wire I1;
  wire [0:0]I2;
  wire [40:0]I9;
  wire [3:0]O1;
  wire [3:0]O4;
  wire [40:0]O45;
  wire aclk;
  wire [40:0]p_0_out;

axi_vfifo_ctrl_0_dmem_170 \gdm.dm 
       (.D(p_0_out),
        .E(E),
        .I1(I1),
        .I9(I9),
        .O1(O1),
        .O4(O4),
        .aclk(aclk));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[0]),
        .Q(O45[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[10] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[10]),
        .Q(O45[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[11] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[11]),
        .Q(O45[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[12] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[12]),
        .Q(O45[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[13] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[13]),
        .Q(O45[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[14] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[14]),
        .Q(O45[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[15] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[15]),
        .Q(O45[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[16] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[16]),
        .Q(O45[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[17] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[17]),
        .Q(O45[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[18] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[18]),
        .Q(O45[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[19] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[19]),
        .Q(O45[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[1]),
        .Q(O45[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[20] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[20]),
        .Q(O45[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[21] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[21]),
        .Q(O45[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[22] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[22]),
        .Q(O45[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[23] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[23]),
        .Q(O45[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[24] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[24]),
        .Q(O45[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[25] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[25]),
        .Q(O45[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[26] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[26]),
        .Q(O45[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[27] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[27]),
        .Q(O45[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[28] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[28]),
        .Q(O45[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[29] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[29]),
        .Q(O45[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[2]),
        .Q(O45[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[30] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[30]),
        .Q(O45[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[31] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[31]),
        .Q(O45[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[32] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[32]),
        .Q(O45[32]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[33] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[33]),
        .Q(O45[33]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[34] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[34]),
        .Q(O45[34]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[35] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[35]),
        .Q(O45[35]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[36] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[36]),
        .Q(O45[36]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[37] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[37]),
        .Q(O45[37]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[38] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[38]),
        .Q(O45[38]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[39] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[39]),
        .Q(O45[39]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[3]),
        .Q(O45[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[40] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[40]),
        .Q(O45[40]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[4]),
        .Q(O45[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[5]),
        .Q(O45[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[6]),
        .Q(O45[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[7] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[7]),
        .Q(O45[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[8] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[8]),
        .Q(O45[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[9] 
       (.C(aclk),
        .CE(I2),
        .D(p_0_out[9]),
        .Q(O45[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_vfifo_ctrl_0_memory__parameterized0
   (O44,
    E,
    aclk,
    I1,
    O4,
    Q,
    O79,
    I2);
  output [64:0]O44;
  input [0:0]E;
  input aclk;
  input [0:0]I1;
  input [8:0]O4;
  input [8:0]Q;
  input [64:0]O79;
  input [0:0]I2;

  wire [0:0]E;
  wire [0:0]I1;
  wire [0:0]I2;
  wire [8:0]O4;
  wire [64:0]O44;
  wire [64:0]O79;
  wire [8:0]Q;
  wire aclk;
  wire [64:0]doutb;

axi_vfifo_ctrl_0_blk_mem_gen_v8_2__parameterized0 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .E(E),
        .I1(I1),
        .O4(O4),
        .O79(O79),
        .Q(Q),
        .aclk(aclk));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[0] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[0]),
        .Q(O44[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[10] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[10]),
        .Q(O44[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[11] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[11]),
        .Q(O44[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[12] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[12]),
        .Q(O44[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[13] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[13]),
        .Q(O44[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[14] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[14]),
        .Q(O44[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[15] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[15]),
        .Q(O44[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[16] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[16]),
        .Q(O44[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[17] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[17]),
        .Q(O44[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[18] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[18]),
        .Q(O44[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[19] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[19]),
        .Q(O44[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[1] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[1]),
        .Q(O44[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[20] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[20]),
        .Q(O44[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[21] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[21]),
        .Q(O44[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[22] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[22]),
        .Q(O44[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[23] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[23]),
        .Q(O44[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[24] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[24]),
        .Q(O44[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[25] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[25]),
        .Q(O44[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[26] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[26]),
        .Q(O44[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[27] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[27]),
        .Q(O44[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[28] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[28]),
        .Q(O44[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[29] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[29]),
        .Q(O44[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[2] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[2]),
        .Q(O44[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[30] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[30]),
        .Q(O44[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[31] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[31]),
        .Q(O44[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[32] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[32]),
        .Q(O44[32]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[33] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[33]),
        .Q(O44[33]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[34] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[34]),
        .Q(O44[34]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[35] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[35]),
        .Q(O44[35]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[36] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[36]),
        .Q(O44[36]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[37] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[37]),
        .Q(O44[37]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[38] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[38]),
        .Q(O44[38]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[39] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[39]),
        .Q(O44[39]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[3] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[3]),
        .Q(O44[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[40] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[40]),
        .Q(O44[40]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[41] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[41]),
        .Q(O44[41]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[42] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[42]),
        .Q(O44[42]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[43] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[43]),
        .Q(O44[43]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[44] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[44]),
        .Q(O44[44]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[45] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[45]),
        .Q(O44[45]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[46] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[46]),
        .Q(O44[46]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[47] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[47]),
        .Q(O44[47]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[48] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[48]),
        .Q(O44[48]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[49] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[49]),
        .Q(O44[49]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[4] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[4]),
        .Q(O44[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[50] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[50]),
        .Q(O44[50]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[51] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[51]),
        .Q(O44[51]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[52] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[52]),
        .Q(O44[52]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[53] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[53]),
        .Q(O44[53]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[54] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[54]),
        .Q(O44[54]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[55] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[55]),
        .Q(O44[55]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[56] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[56]),
        .Q(O44[56]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[57] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[57]),
        .Q(O44[57]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[58] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[58]),
        .Q(O44[58]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[59] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[59]),
        .Q(O44[59]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[5] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[5]),
        .Q(O44[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[60] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[60]),
        .Q(O44[60]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[61] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[61]),
        .Q(O44[61]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[62] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[62]),
        .Q(O44[62]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[63] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[63]),
        .Q(O44[63]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[64] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[64]),
        .Q(O44[64]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[6] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[6]),
        .Q(O44[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[7] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[7]),
        .Q(O44[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[8] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[8]),
        .Q(O44[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[9] 
       (.C(aclk),
        .CE(I2),
        .D(doutb[9]),
        .Q(O44[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_vfifo_ctrl_0_memory__parameterized1
   (O1,
    Q,
    D,
    I1,
    I4,
    I2,
    I3,
    p_0_out,
    aclk,
    E);
  output O1;
  output [4:0]Q;
  output [1:0]D;
  input [1:0]I1;
  input I4;
  input I2;
  input I3;
  input [6:0]p_0_out;
  input aclk;
  input [0:0]E;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire [4:0]Q;
  wire aclk;
  wire [2:1]ar_fifo_payload;
  wire [6:0]p_0_out;
  wire [6:0]p_0_out_0;

LUT6 #(
    .INIT(64'h0000000000000001)) 
     curr_state_i_3
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(ar_fifo_payload[1]),
        .I5(ar_fifo_payload[2]),
        .O(O1));
axi_vfifo_ctrl_0_dmem__parameterized0 \gdm.dm 
       (.D(p_0_out_0),
        .I3(I3),
        .aclk(aclk),
        .p_0_out(p_0_out));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(p_0_out_0[0]),
        .Q(Q[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(p_0_out_0[1]),
        .Q(ar_fifo_payload[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(p_0_out_0[2]),
        .Q(ar_fifo_payload[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(p_0_out_0[3]),
        .Q(Q[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(p_0_out_0[4]),
        .Q(Q[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(p_0_out_0[5]),
        .Q(Q[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(p_0_out_0[6]),
        .Q(Q[4]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h9F90)) 
     \pkt_cnt_reg[0]_i_1 
       (.I0(I1[0]),
        .I1(I4),
        .I2(I2),
        .I3(ar_fifo_payload[1]),
        .O(D[0]));
LUT5 #(
    .INIT(32'hA9FFA900)) 
     \pkt_cnt_reg[1]_i_1 
       (.I0(I1[1]),
        .I1(I1[0]),
        .I2(I4),
        .I3(I2),
        .I4(ar_fifo_payload[2]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_vfifo_ctrl_0_memory__parameterized2
   (s_axis_payload_wr_out_i,
    O1,
    Q,
    O5,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    aclk,
    I1,
    E,
    O3,
    I2,
    argen_to_tdf_payload,
    I3,
    O6,
    I4);
  output [10:0]s_axis_payload_wr_out_i;
  output O1;
  output [6:0]Q;
  output O5;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  input aclk;
  input I1;
  input [0:0]E;
  input [8:0]O3;
  input [8:0]I2;
  input [15:0]argen_to_tdf_payload;
  input I3;
  input [0:0]O6;
  input [0:0]I4;

  wire [0:0]E;
  wire I1;
  wire [8:0]I2;
  wire I3;
  wire [0:0]I4;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [8:0]O3;
  wire O5;
  wire [0:0]O6;
  wire O7;
  wire O8;
  wire O9;
  wire [6:0]Q;
  wire aclk;
  wire [15:0]argen_to_tdf_payload;
  wire [15:0]doutb;
  wire [10:0]s_axis_payload_wr_out_i;
  wire [15:4]tdest_fifo_dout;

LUT6 #(
    .INIT(64'h0000000000000001)) 
     curr_state_i_2__0
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(Q[3]),
        .I5(tdest_fifo_dout[10]),
        .O(O12));
axi_vfifo_ctrl_0_blk_mem_gen_v8_2__parameterized6 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D({doutb[15],doutb[13:0]}),
        .E(E),
        .I1(I1),
        .I2(I2),
        .O3(O3),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT4 #(
    .INIT(16'hFFEF)) 
     \gfwd_mode.storage_data1[65]_i_1__0 
       (.I0(tdest_fifo_dout[6]),
        .I1(tdest_fifo_dout[4]),
        .I2(O6),
        .I3(tdest_fifo_dout[5]),
        .O(s_axis_payload_wr_out_i[0]));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT3 #(
    .INIT(8'hFB)) 
     \gfwd_mode.storage_data1[66]_i_1 
       (.I0(tdest_fifo_dout[5]),
        .I1(O6),
        .I2(tdest_fifo_dout[6]),
        .O(s_axis_payload_wr_out_i[1]));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT4 #(
    .INIT(16'hFDDD)) 
     \gfwd_mode.storage_data1[67]_i_1 
       (.I0(O6),
        .I1(tdest_fifo_dout[6]),
        .I2(tdest_fifo_dout[4]),
        .I3(tdest_fifo_dout[5]),
        .O(s_axis_payload_wr_out_i[2]));
LUT2 #(
    .INIT(4'hB)) 
     \gfwd_mode.storage_data1[68]_i_1 
       (.I0(tdest_fifo_dout[6]),
        .I1(O6),
        .O(s_axis_payload_wr_out_i[3]));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT4 #(
    .INIT(16'hAF8F)) 
     \gfwd_mode.storage_data1[69]_i_1 
       (.I0(tdest_fifo_dout[6]),
        .I1(tdest_fifo_dout[4]),
        .I2(O6),
        .I3(tdest_fifo_dout[5]),
        .O(s_axis_payload_wr_out_i[4]));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT3 #(
    .INIT(8'h8F)) 
     \gfwd_mode.storage_data1[70]_i_1 
       (.I0(tdest_fifo_dout[6]),
        .I1(tdest_fifo_dout[5]),
        .I2(O6),
        .O(s_axis_payload_wr_out_i[5]));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT4 #(
    .INIT(16'h80FF)) 
     \gfwd_mode.storage_data1[71]_i_1 
       (.I0(tdest_fifo_dout[5]),
        .I1(tdest_fifo_dout[6]),
        .I2(tdest_fifo_dout[4]),
        .I3(O6),
        .O(s_axis_payload_wr_out_i[6]));
LUT2 #(
    .INIT(4'h2)) 
     \gfwd_mode.storage_data1[76]_i_1 
       (.I0(tdest_fifo_dout[15]),
        .I1(I3),
        .O(s_axis_payload_wr_out_i[10]));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[0] 
       (.C(aclk),
        .CE(I4),
        .D(doutb[0]),
        .Q(s_axis_payload_wr_out_i[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[10] 
       (.C(aclk),
        .CE(I4),
        .D(doutb[10]),
        .Q(tdest_fifo_dout[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[11] 
       (.C(aclk),
        .CE(I4),
        .D(doutb[11]),
        .Q(Q[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[12] 
       (.C(aclk),
        .CE(I4),
        .D(doutb[12]),
        .Q(Q[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[13] 
       (.C(aclk),
        .CE(I4),
        .D(doutb[13]),
        .Q(Q[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[15] 
       (.C(aclk),
        .CE(I4),
        .D(doutb[15]),
        .Q(tdest_fifo_dout[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[1] 
       (.C(aclk),
        .CE(I4),
        .D(doutb[1]),
        .Q(s_axis_payload_wr_out_i[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[2] 
       (.C(aclk),
        .CE(I4),
        .D(doutb[2]),
        .Q(s_axis_payload_wr_out_i[9]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[3] 
       (.C(aclk),
        .CE(I4),
        .D(doutb[3]),
        .Q(Q[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[4] 
       (.C(aclk),
        .CE(I4),
        .D(doutb[4]),
        .Q(tdest_fifo_dout[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[5] 
       (.C(aclk),
        .CE(I4),
        .D(doutb[5]),
        .Q(tdest_fifo_dout[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[6] 
       (.C(aclk),
        .CE(I4),
        .D(doutb[6]),
        .Q(tdest_fifo_dout[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[7] 
       (.C(aclk),
        .CE(I4),
        .D(doutb[7]),
        .Q(Q[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[8] 
       (.C(aclk),
        .CE(I4),
        .D(doutb[8]),
        .Q(Q[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[9] 
       (.C(aclk),
        .CE(I4),
        .D(doutb[9]),
        .Q(Q[3]),
        .R(1'b0));
LUT3 #(
    .INIT(8'h6A)) 
     ram_empty_fb_i_i_4__0
       (.I0(Q[6]),
        .I1(O8),
        .I2(Q[5]),
        .O(O7));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     ram_empty_fb_i_i_5__0
       (.I0(Q[5]),
        .I1(tdest_fifo_dout[10]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \tlen_cntr_reg[2]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(O11));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \tlen_cntr_reg[3]_i_3 
       (.I0(tdest_fifo_dout[10]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \tlen_cntr_reg[4]_i_3 
       (.I0(tdest_fifo_dout[10]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \tlen_cntr_reg[5]_i_2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(tdest_fifo_dout[10]),
        .O(O8));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \tlen_cntr_reg[6]_i_3 
       (.I0(Q[5]),
        .I1(tdest_fifo_dout[10]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(O9));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_vfifo_ctrl_0_memory__parameterized3
   (p_0_out_15,
    O28,
    I1,
    p_0_out_22,
    aclk,
    I37);
  output [0:0]p_0_out_15;
  output O28;
  input I1;
  input [0:0]p_0_out_22;
  input aclk;
  input I37;

  wire I1;
  wire I37;
  wire O28;
  wire aclk;
  wire [0:0]p_0_out_15;
  wire [0:0]p_0_out_22;

axi_vfifo_ctrl_0_dmem__parameterized1 \gdm.dm 
       (.I1(I1),
        .aclk(aclk),
        .p_0_out_15(p_0_out_15),
        .p_0_out_22(p_0_out_22));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I37),
        .Q(O28),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *) 
module axi_vfifo_ctrl_0_multi_channel_fifo
   (areset_d1_0,
    p_0_out,
    \active_ch_dly_reg[4]_0 ,
    p_0_out_0,
    O1,
    O2,
    O3,
    O4,
    O5,
    E,
    O6,
    O7,
    CO,
    O33,
    rom_rd_addr_int,
    O34,
    rom_rd_addr_int_12,
    O35,
    pntr_rchd_end_addr1,
    O36,
    O8,
    I8,
    I9,
    we_int,
    we_int_17,
    O69,
    O70,
    O9,
    O10,
    O11,
    O12,
    aclk,
    Q,
    I2,
    I3,
    I13,
    I14,
    I15,
    S,
    DI,
    I39,
    pntr_roll_over_reg,
    I41,
    I42,
    pntr_roll_over_reg_23,
    I43,
    I44,
    awgen_to_mctf_tvalid,
    areset_d1,
    O37,
    vfifo_idle,
    I1,
    D,
    I62,
    I63);
  output areset_d1_0;
  output p_0_out;
  output \active_ch_dly_reg[4]_0 ;
  output p_0_out_0;
  output O1;
  output [0:0]O2;
  output O3;
  output O4;
  output O5;
  output [0:0]E;
  output O6;
  output O7;
  output [0:0]CO;
  output [0:0]O33;
  output rom_rd_addr_int;
  output [0:0]O34;
  output rom_rd_addr_int_12;
  output [0:0]O35;
  output [9:0]pntr_rchd_end_addr1;
  output [1:0]O36;
  output O8;
  output [0:0]I8;
  output [0:0]I9;
  output we_int;
  output we_int_17;
  output [0:0]O69;
  output [0:0]O70;
  output O9;
  output O10;
  output O11;
  output [98:0]O12;
  input aclk;
  input [1:0]Q;
  input I2;
  input I3;
  input I13;
  input I14;
  input I15;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]I39;
  input pntr_roll_over_reg;
  input [32:0]I41;
  input [12:0]I42;
  input pntr_roll_over_reg_23;
  input [28:0]I43;
  input [28:0]I44;
  input awgen_to_mctf_tvalid;
  input areset_d1;
  input [0:0]O37;
  input [1:0]vfifo_idle;
  input [0:0]I1;
  input [64:0]D;
  input [12:0]I62;
  input [31:0]I63;

  wire [0:0]CO;
  wire [64:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]I1;
  wire I13;
  wire I14;
  wire I15;
  wire I2;
  wire I3;
  wire [0:0]I39;
  wire [32:0]I41;
  wire [12:0]I42;
  wire [28:0]I43;
  wire [28:0]I44;
  wire [12:0]I62;
  wire [31:0]I63;
  wire [0:0]I8;
  wire [0:0]I9;
  wire O1;
  wire O10;
  wire O11;
  wire [98:0]O12;
  wire [0:0]O2;
  wire O3;
  wire [0:0]O33;
  wire [0:0]O34;
  wire [0:0]O35;
  wire [1:0]O36;
  wire [0:0]O37;
  wire O4;
  wire O5;
  wire O6;
  wire [0:0]O69;
  wire O7;
  wire [0:0]O70;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [0:0]S;
  wire aclk;
  wire \active_ch_dly_reg[4]_0 ;
  wire areset_d1;
  wire areset_d1_0;
  wire awgen_to_mctf_tvalid;
  wire n_3_mcf_dfl_rd_inst;
  wire p_0_out;
  wire p_0_out_0;
  wire [9:0]pntr_rchd_end_addr1;
  wire pntr_roll_over_reg;
  wire pntr_roll_over_reg_23;
  wire pntrs_eql_dly;
  wire rom_rd_addr_int;
  wire rom_rd_addr_int_12;
  wire [1:0]vfifo_idle;
  wire we_int;
  wire we_int_17;

axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized0 mcf_dfl_rd_inst
       (.CO(CO),
        .DI(DI),
        .I14(I14),
        .I15(I15),
        .I3(I3),
        .I39(I39),
        .I43(I43),
        .I44(I44),
        .I63(I63),
        .O1(O1),
        .O2(n_3_mcf_dfl_rd_inst),
        .O3(O3),
        .O34(O34),
        .O36(O36),
        .O4(O6),
        .O5(O7),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .p_0_out_0(p_0_out_0),
        .pntr_roll_over_reg_23(pntr_roll_over_reg_23),
        .pntrs_eql_dly(pntrs_eql_dly),
        .rom_rd_addr_int_12(rom_rd_addr_int_12),
        .we_int_17(we_int_17));
axi_vfifo_ctrl_0_mcf_data_flow_logic mcf_dfl_wr_inst
       (.D(O4),
        .I1(n_3_mcf_dfl_rd_inst),
        .I13(I13),
        .I2(I2),
        .I3(I1),
        .I4(D),
        .I41(I41),
        .I42(I42),
        .I62(I62),
        .I8(I8),
        .I9(I9),
        .O1(O2),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O2(O5),
        .O3(E),
        .O33(O33),
        .O35(O35),
        .O37(O37),
        .O69(O69),
        .O70(O70),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_0 (\active_ch_dly_reg[4]_0 ),
        .areset_d1(areset_d1),
        .areset_d1_0(areset_d1_0),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .p_0_out(p_0_out),
        .pntr_rchd_end_addr1(pntr_rchd_end_addr1),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .pntrs_eql_dly(pntrs_eql_dly),
        .rom_rd_addr_int(rom_rd_addr_int),
        .vfifo_idle(vfifo_idle),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *) 
module axi_vfifo_ctrl_0_multi_channel_fifo__parameterized0
   (O1,
    p_0_out,
    \active_ch_dly_reg[4]_8 ,
    p_0_out_0,
    O2,
    O3,
    D,
    O4,
    O5,
    bram_wr_en,
    O6,
    O7,
    bram_rd_en,
    O39,
    rom_rd_addr_int_13,
    O40,
    O44,
    rom_rd_addr_int_14,
    O45,
    O46,
    O47,
    O48,
    O49,
    we_int_18,
    we_int_19,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O41,
    O42,
    O43,
    aclk,
    Q,
    I4,
    I5,
    I16,
    I17,
    I18,
    pntr_roll_over_reg_24,
    I45,
    p_0_in0_out,
    I46,
    pntr_roll_over_reg_25,
    I48,
    I49,
    I50,
    I2,
    I1,
    I64,
    I65);
  output O1;
  output p_0_out;
  output \active_ch_dly_reg[4]_8 ;
  output p_0_out_0;
  output O2;
  output [0:0]O3;
  output [0:0]D;
  output O4;
  output O5;
  output bram_wr_en;
  output O6;
  output O7;
  output bram_rd_en;
  output [0:0]O39;
  output rom_rd_addr_int_13;
  output [0:0]O40;
  output [0:0]O44;
  output rom_rd_addr_int_14;
  output [0:0]O45;
  output [0:0]O46;
  output [19:0]O47;
  output [0:0]O48;
  output [19:0]O49;
  output we_int_18;
  output we_int_19;
  output O8;
  output [30:0]O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output [16:0]O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output O37;
  output O38;
  output O41;
  output O42;
  output O43;
  input aclk;
  input [1:0]Q;
  input I4;
  input I5;
  input I16;
  input I17;
  input I18;
  input pntr_roll_over_reg_24;
  input [0:0]I45;
  input [15:0]p_0_in0_out;
  input [15:0]I46;
  input pntr_roll_over_reg_25;
  input [0:0]I48;
  input [15:0]I49;
  input [15:0]I50;
  input [0:0]I2;
  input [15:0]I1;
  input [15:0]I64;
  input [15:0]I65;

  wire [0:0]D;
  wire [15:0]I1;
  wire I16;
  wire I17;
  wire I18;
  wire [0:0]I2;
  wire I4;
  wire [0:0]I45;
  wire [15:0]I46;
  wire [0:0]I48;
  wire [15:0]I49;
  wire I5;
  wire [15:0]I50;
  wire [15:0]I64;
  wire [15:0]I65;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire [16:0]O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire [0:0]O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire [0:0]O39;
  wire O4;
  wire [0:0]O40;
  wire O41;
  wire O42;
  wire O43;
  wire [0:0]O44;
  wire [0:0]O45;
  wire [0:0]O46;
  wire [19:0]O47;
  wire [0:0]O48;
  wire [19:0]O49;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [30:0]O9;
  wire [1:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4]_8 ;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]p_0_in0_out;
  wire p_0_out;
  wire p_0_out_0;
  wire pntr_roll_over_reg_24;
  wire pntr_roll_over_reg_25;
  wire rom_rd_addr_int_13;
  wire rom_rd_addr_int_14;
  wire we_int_18;
  wire we_int_19;

axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized2 mcf_dfl_rd_inst
       (.I1(O1),
        .I17(I17),
        .I18(I18),
        .I48(I48),
        .I49(I49),
        .I5(I5),
        .I50(I50),
        .I65(I65),
        .O1(D),
        .O2(O2),
        .O23(O23),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .O3(O6),
        .O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O35(O35),
        .O36(O36),
        .O37(O37),
        .O4(O7),
        .O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O48(O48),
        .O49(O49),
        .O5(bram_rd_en),
        .O6(O24),
        .Q(Q),
        .aclk(aclk),
        .p_0_out_0(p_0_out_0),
        .pntr_roll_over_reg_25(pntr_roll_over_reg_25),
        .rom_rd_addr_int_14(rom_rd_addr_int_14),
        .we_int_19(we_int_19));
axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized1 mcf_dfl_wr_inst
       (.I1(I1),
        .I16(I16),
        .I2(I2),
        .I4(I4),
        .I45(I45),
        .I46(I46),
        .I64(I64),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(O3),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O3(O4),
        .O38(O38),
        .O39(O39),
        .O4(O5),
        .O40(O40),
        .O41(O41),
        .O46(O46),
        .O47(O47),
        .O5(bram_wr_en),
        .O6(O9),
        .O8(O8),
        .Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_8 (\active_ch_dly_reg[4]_8 ),
        .p_0_in0_out(p_0_in0_out),
        .p_0_out(p_0_out),
        .pntr_roll_over_reg_24(pntr_roll_over_reg_24),
        .rom_rd_addr_int_13(rom_rd_addr_int_13),
        .we_int_18(we_int_18));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *) 
module axi_vfifo_ctrl_0_multi_channel_fifo__parameterized1
   (O1,
    p_0_out,
    \active_ch_dly_reg[4]_14 ,
    p_0_out_0,
    O2,
    O3,
    D,
    O4,
    O5,
    bram_wr_en,
    O6,
    O7,
    bram_rd_en,
    O50,
    rom_rd_addr_int_15,
    O51,
    O52,
    rom_rd_addr_int_16,
    O53,
    O54,
    O55,
    O56,
    O57,
    we_int_20,
    we_int_21,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    aclk,
    Q,
    I6,
    I7,
    I19,
    I20,
    I21,
    pntr_roll_over_reg_26,
    I51,
    I52,
    I53,
    pntr_roll_over_reg_27,
    I54,
    I55,
    I56,
    I1,
    I2,
    I66,
    I67);
  output O1;
  output p_0_out;
  output \active_ch_dly_reg[4]_14 ;
  output p_0_out_0;
  output O2;
  output [0:0]O3;
  output [0:0]D;
  output O4;
  output O5;
  output bram_wr_en;
  output O6;
  output O7;
  output bram_rd_en;
  output [0:0]O50;
  output rom_rd_addr_int_15;
  output [0:0]O51;
  output [0:0]O52;
  output rom_rd_addr_int_16;
  output [0:0]O53;
  output [0:0]O54;
  output [19:0]O55;
  output [0:0]O56;
  output [19:0]O57;
  output we_int_20;
  output we_int_21;
  output O8;
  output [29:0]O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output [16:0]O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output O37;
  output O38;
  output O39;
  output O40;
  output O41;
  input aclk;
  input [1:0]Q;
  input I6;
  input I7;
  input I19;
  input I20;
  input I21;
  input pntr_roll_over_reg_26;
  input [0:0]I51;
  input [15:0]I52;
  input [15:0]I53;
  input pntr_roll_over_reg_27;
  input [0:0]I54;
  input [15:0]I55;
  input [15:0]I56;
  input [0:0]I1;
  input [14:0]I2;
  input [15:0]I66;
  input [15:0]I67;

  wire [0:0]D;
  wire [0:0]I1;
  wire I19;
  wire [14:0]I2;
  wire I20;
  wire I21;
  wire [0:0]I51;
  wire [15:0]I52;
  wire [15:0]I53;
  wire [0:0]I54;
  wire [15:0]I55;
  wire [15:0]I56;
  wire I6;
  wire [15:0]I66;
  wire [15:0]I67;
  wire I7;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire [16:0]O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire [0:0]O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire O4;
  wire O40;
  wire O41;
  wire O5;
  wire [0:0]O50;
  wire [0:0]O51;
  wire [0:0]O52;
  wire [0:0]O53;
  wire [0:0]O54;
  wire [19:0]O55;
  wire [0:0]O56;
  wire [19:0]O57;
  wire O6;
  wire O7;
  wire O8;
  wire [29:0]O9;
  wire [1:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4]_14 ;
  wire bram_rd_en;
  wire bram_wr_en;
  wire p_0_out;
  wire p_0_out_0;
  wire pntr_roll_over_reg_26;
  wire pntr_roll_over_reg_27;
  wire rom_rd_addr_int_15;
  wire rom_rd_addr_int_16;
  wire we_int_20;
  wire we_int_21;

axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized4 mcf_dfl_rd_inst
       (.I1(O1),
        .I20(I20),
        .I21(I21),
        .I54(I54),
        .I55(I55),
        .I56(I56),
        .I67(I67),
        .I7(I7),
        .O1(D),
        .O2(O2),
        .O23(O23),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .O3(O6),
        .O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O35(O35),
        .O36(O36),
        .O37(O37),
        .O4(O7),
        .O40(O40),
        .O41(O41),
        .O5(bram_rd_en),
        .O52(O52),
        .O53(O53),
        .O56(O56),
        .O57(O57),
        .O6(O24),
        .Q(Q),
        .aclk(aclk),
        .p_0_out_0(p_0_out_0),
        .pntr_roll_over_reg_27(pntr_roll_over_reg_27),
        .rom_rd_addr_int_16(rom_rd_addr_int_16),
        .we_int_21(we_int_21));
axi_vfifo_ctrl_0_mcf_data_flow_logic__parameterized3 mcf_dfl_wr_inst
       (.I1(I1),
        .I19(I19),
        .I2(I2),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .I6(I6),
        .I66(I66),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(O3),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O3(O4),
        .O38(O38),
        .O39(O39),
        .O4(O5),
        .O5(bram_wr_en),
        .O50(O50),
        .O51(O51),
        .O54(O54),
        .O55(O55),
        .O6(O9),
        .O8(O8),
        .Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_14 (\active_ch_dly_reg[4]_14 ),
        .p_0_out(p_0_out),
        .pntr_roll_over_reg_26(pntr_roll_over_reg_26),
        .rom_rd_addr_int_15(rom_rd_addr_int_15),
        .we_int_20(we_int_20));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_vfifo_ctrl_0_rd_bin_cntr
   (O2,
    Q,
    ram_full_comb,
    O1,
    O4,
    O3,
    E,
    I5,
    O5,
    rst_full_gen_i,
    I6,
    I8,
    O62,
    I1,
    aclk,
    I2);
  output [1:0]O2;
  output [3:0]Q;
  output ram_full_comb;
  output O1;
  output [3:0]O4;
  input O3;
  input [0:0]E;
  input [3:0]I5;
  input O5;
  input rst_full_gen_i;
  input I6;
  input I8;
  input [3:0]O62;
  input [0:0]I1;
  input aclk;
  input [0:0]I2;

  wire [0:0]E;
  wire [0:0]I1;
  wire [0:0]I2;
  wire [3:0]I5;
  wire I6;
  wire I8;
  wire O1;
  wire [1:0]O2;
  wire O3;
  wire [3:0]O4;
  wire O5;
  wire [3:0]O62;
  wire [3:0]Q;
  wire aclk;
  wire n_0_ram_empty_fb_i_i_5;
  wire n_0_ram_full_fb_i_i_2;
  wire n_0_ram_full_fb_i_i_3;
  wire [3:0]plusOp__3;
  wire ram_full_comb;
  wire rst_full_gen_i;

LUT1 #(
    .INIT(2'h1)) 
     \gc0.count[0]_i_1 
       (.I0(O4[0]),
        .O(plusOp__3[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[1]_i_1 
       (.I0(O4[0]),
        .I1(O4[1]),
        .O(plusOp__3[1]));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gc0.count[2]_i_1 
       (.I0(O4[2]),
        .I1(O4[1]),
        .I2(O4[0]),
        .O(plusOp__3[2]));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gc0.count[3]_i_1 
       (.I0(O4[3]),
        .I1(O4[0]),
        .I2(O4[1]),
        .I3(O4[2]),
        .O(plusOp__3[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(I1),
        .CLR(I2),
        .D(O4[0]),
        .Q(Q[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(I1),
        .CLR(I2),
        .D(O4[1]),
        .Q(Q[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(I1),
        .CLR(I2),
        .D(O4[2]),
        .Q(Q[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(I1),
        .CLR(I2),
        .D(O4[3]),
        .Q(Q[3]));
(* counter = "13" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc0.count_reg[0] 
       (.C(aclk),
        .CE(I1),
        .D(plusOp__3[0]),
        .PRE(I2),
        .Q(O4[0]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[1] 
       (.C(aclk),
        .CE(I1),
        .CLR(I2),
        .D(plusOp__3[1]),
        .Q(O4[1]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[2] 
       (.C(aclk),
        .CE(I1),
        .CLR(I2),
        .D(plusOp__3[2]),
        .Q(O4[2]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[3] 
       (.C(aclk),
        .CE(I1),
        .CLR(I2),
        .D(plusOp__3[3]),
        .Q(O4[3]));
LUT6 #(
    .INIT(64'hB0FB4F044F04B0FB)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1 
       (.I0(O3),
        .I1(E),
        .I2(Q[0]),
        .I3(I5[0]),
        .I4(Q[1]),
        .I5(I5[1]),
        .O(O2[0]));
LUT5 #(
    .INIT(32'h4DB2B24D)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1 
       (.I0(I5[1]),
        .I1(Q[1]),
        .I2(O5),
        .I3(Q[2]),
        .I4(I5[2]),
        .O(O2[1]));
LUT5 #(
    .INIT(32'h00009009)) 
     ram_empty_fb_i_i_3
       (.I0(O62[2]),
        .I1(Q[2]),
        .I2(O62[1]),
        .I3(Q[1]),
        .I4(n_0_ram_empty_fb_i_i_5),
        .O(O1));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_empty_fb_i_i_5
       (.I0(Q[0]),
        .I1(O62[0]),
        .I2(Q[3]),
        .I3(O62[3]),
        .O(n_0_ram_empty_fb_i_i_5));
LUT5 #(
    .INIT(32'h04FF0404)) 
     ram_full_fb_i_i_1__0
       (.I0(rst_full_gen_i),
        .I1(I6),
        .I2(O1),
        .I3(O3),
        .I4(n_0_ram_full_fb_i_i_2),
        .O(ram_full_comb));
LUT6 #(
    .INIT(64'h00004100FFFF4100)) 
     ram_full_fb_i_i_2
       (.I0(n_0_ram_full_fb_i_i_3),
        .I1(Q[2]),
        .I2(I5[2]),
        .I3(I8),
        .I4(I6),
        .I5(rst_full_gen_i),
        .O(n_0_ram_full_fb_i_i_2));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     ram_full_fb_i_i_3
       (.I0(Q[3]),
        .I1(I5[3]),
        .I2(I5[1]),
        .I3(Q[1]),
        .I4(I5[0]),
        .I5(Q[0]),
        .O(n_0_ram_full_fb_i_i_3));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_vfifo_ctrl_0_rd_bin_cntr_161
   (D,
    Q,
    O1,
    ram_full_comb,
    O5,
    I1,
    E,
    I2,
    m_axi_awvalid_i,
    I3,
    rst_full_gen_i,
    I4,
    I5,
    aclk,
    I6);
  output [1:0]D;
  output [3:0]Q;
  output [3:0]O1;
  output ram_full_comb;
  output O5;
  input I1;
  input [0:0]E;
  input [3:0]I2;
  input m_axi_awvalid_i;
  input I3;
  input rst_full_gen_i;
  input [3:0]I4;
  input [0:0]I5;
  input aclk;
  input [0:0]I6;

  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire [3:0]I2;
  wire I3;
  wire [3:0]I4;
  wire [0:0]I5;
  wire [0:0]I6;
  wire [3:0]O1;
  wire O5;
  wire [3:0]Q;
  wire aclk;
  wire m_axi_awvalid_i;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0 ;
  wire n_0_ram_empty_fb_i_i_4__2;
  wire n_0_ram_full_fb_i_i_2__1;
  wire n_0_ram_full_fb_i_i_3__0;
  wire [3:0]plusOp__3;
  wire ram_full_comb;
  wire rst_full_gen_i;

LUT1 #(
    .INIT(2'h1)) 
     \gc0.count[0]_i_1__2 
       (.I0(O1[0]),
        .O(plusOp__3[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[1]_i_1__2 
       (.I0(O1[0]),
        .I1(O1[1]),
        .O(plusOp__3[1]));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gc0.count[2]_i_1__2 
       (.I0(O1[2]),
        .I1(O1[1]),
        .I2(O1[0]),
        .O(plusOp__3[2]));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gc0.count[3]_i_1__2 
       (.I0(O1[3]),
        .I1(O1[0]),
        .I2(O1[1]),
        .I3(O1[2]),
        .O(plusOp__3[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(I5),
        .CLR(I6),
        .D(O1[0]),
        .Q(Q[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(I5),
        .CLR(I6),
        .D(O1[1]),
        .Q(Q[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(I5),
        .CLR(I6),
        .D(O1[2]),
        .Q(Q[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(I5),
        .CLR(I6),
        .D(O1[3]),
        .Q(Q[3]));
(* counter = "21" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc0.count_reg[0] 
       (.C(aclk),
        .CE(I5),
        .D(plusOp__3[0]),
        .PRE(I6),
        .Q(O1[0]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[1] 
       (.C(aclk),
        .CE(I5),
        .CLR(I6),
        .D(plusOp__3[1]),
        .Q(O1[1]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[2] 
       (.C(aclk),
        .CE(I5),
        .CLR(I6),
        .D(plusOp__3[2]),
        .Q(O1[2]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[3] 
       (.C(aclk),
        .CE(I5),
        .CLR(I6),
        .D(plusOp__3[3]),
        .Q(O1[3]));
LUT6 #(
    .INIT(64'hB0FB4F044F04B0FB)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__0 
       (.I0(I1),
        .I1(E),
        .I2(Q[0]),
        .I3(I2[0]),
        .I4(Q[1]),
        .I5(I2[1]),
        .O(D[0]));
LUT5 #(
    .INIT(32'h4DB2B24D)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__0 
       (.I0(I2[2]),
        .I1(Q[2]),
        .I2(\n_0_gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0 ),
        .I3(Q[3]),
        .I4(I2[3]),
        .O(D[1]));
LUT6 #(
    .INIT(64'h22B2FFFF000022B2)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0 
       (.I0(I2[0]),
        .I1(Q[0]),
        .I2(E),
        .I3(I1),
        .I4(Q[1]),
        .I5(I2[1]),
        .O(\n_0_gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0 ));
LUT5 #(
    .INIT(32'hFFFF6FF6)) 
     ram_empty_fb_i_i_2__2
       (.I0(I4[2]),
        .I1(Q[2]),
        .I2(I4[1]),
        .I3(Q[1]),
        .I4(n_0_ram_empty_fb_i_i_4__2),
        .O(O5));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_empty_fb_i_i_4__2
       (.I0(Q[0]),
        .I1(I4[0]),
        .I2(Q[3]),
        .I3(I4[3]),
        .O(n_0_ram_empty_fb_i_i_4__2));
LUT6 #(
    .INIT(64'h00000030BB00BB30)) 
     ram_full_fb_i_i_1__2
       (.I0(O5),
        .I1(I1),
        .I2(m_axi_awvalid_i),
        .I3(I3),
        .I4(n_0_ram_full_fb_i_i_2__1),
        .I5(rst_full_gen_i),
        .O(ram_full_comb));
LUT5 #(
    .INIT(32'h6FF6FFFF)) 
     ram_full_fb_i_i_2__1
       (.I0(I2[0]),
        .I1(Q[0]),
        .I2(I2[3]),
        .I3(Q[3]),
        .I4(n_0_ram_full_fb_i_i_3__0),
        .O(n_0_ram_full_fb_i_i_2__1));
LUT4 #(
    .INIT(16'h9009)) 
     ram_full_fb_i_i_3__0
       (.I0(Q[2]),
        .I1(I2[2]),
        .I2(Q[1]),
        .I3(I2[1]),
        .O(n_0_ram_full_fb_i_i_3__0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_vfifo_ctrl_0_rd_bin_cntr_176
   (D,
    Q,
    ram_full_comb,
    O1,
    I1,
    I2,
    O2,
    I3,
    m_axi_arvalid_i,
    rst_full_gen_i,
    p_18_out,
    I4,
    m_axi_arready,
    I5,
    E,
    aclk,
    I6);
  output [1:0]D;
  output [3:0]Q;
  output ram_full_comb;
  output O1;
  input I1;
  input [3:0]I2;
  input O2;
  input I3;
  input m_axi_arvalid_i;
  input rst_full_gen_i;
  input p_18_out;
  input [3:0]I4;
  input m_axi_arready;
  input [1:0]I5;
  input [0:0]E;
  input aclk;
  input [0:0]I6;

  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire [3:0]I2;
  wire I3;
  wire [3:0]I4;
  wire [1:0]I5;
  wire [0:0]I6;
  wire O1;
  wire O2;
  wire [3:0]Q;
  wire aclk;
  wire m_axi_arready;
  wire m_axi_arvalid_i;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1 ;
  wire n_0_ram_empty_fb_i_i_2__3;
  wire n_0_ram_empty_fb_i_i_3__2;
  wire n_0_ram_empty_fb_i_i_4__3;
  wire n_0_ram_empty_fb_i_i_5__3;
  wire n_0_ram_full_fb_i_i_2__2;
  wire n_0_ram_full_fb_i_i_3__1;
  wire p_18_out;
  wire [3:0]plusOp__5;
  wire ram_full_comb;
  wire [3:0]rd_pntr_plus1;
  wire rst_full_gen_i;

LUT1 #(
    .INIT(2'h1)) 
     \gc0.count[0]_i_1__4 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__5[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[1]_i_1__4 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__5[1]));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gc0.count[2]_i_1__4 
       (.I0(rd_pntr_plus1[2]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .O(plusOp__5[2]));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gc0.count[3]_i_1__4 
       (.I0(rd_pntr_plus1[3]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[2]),
        .O(plusOp__5[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(I6),
        .D(rd_pntr_plus1[0]),
        .Q(Q[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(I6),
        .D(rd_pntr_plus1[1]),
        .Q(Q[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(I6),
        .D(rd_pntr_plus1[2]),
        .Q(Q[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(I6),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]));
(* counter = "23" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[0]),
        .PRE(I6),
        .Q(rd_pntr_plus1[0]));
(* counter = "23" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(I6),
        .D(plusOp__5[1]),
        .Q(rd_pntr_plus1[1]));
(* counter = "23" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(I6),
        .D(plusOp__5[2]),
        .Q(rd_pntr_plus1[2]));
(* counter = "23" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(I6),
        .D(plusOp__5[3]),
        .Q(rd_pntr_plus1[3]));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT5 #(
    .INIT(32'h4DB2B24D)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__1 
       (.I0(I1),
        .I1(Q[0]),
        .I2(I2[0]),
        .I3(Q[1]),
        .I4(I2[1]),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT5 #(
    .INIT(32'h4DB2B24D)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__1 
       (.I0(I2[2]),
        .I1(Q[2]),
        .I2(\n_0_gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1 ),
        .I3(Q[3]),
        .I4(I2[3]),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT5 #(
    .INIT(32'hB2FF00B2)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1 
       (.I0(I2[0]),
        .I1(Q[0]),
        .I2(I1),
        .I3(Q[1]),
        .I4(I2[1]),
        .O(\n_0_gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1 ));
LUT5 #(
    .INIT(32'hEE0CEEEE)) 
     ram_empty_fb_i_i_1__4
       (.I0(n_0_ram_empty_fb_i_i_2__3),
        .I1(p_18_out),
        .I2(n_0_ram_empty_fb_i_i_3__2),
        .I3(I3),
        .I4(m_axi_arvalid_i),
        .O(O1));
LUT6 #(
    .INIT(64'h8200828282828282)) 
     ram_empty_fb_i_i_2__3
       (.I0(n_0_ram_empty_fb_i_i_4__3),
        .I1(rd_pntr_plus1[2]),
        .I2(I4[2]),
        .I3(m_axi_arready),
        .I4(I5[0]),
        .I5(I5[1]),
        .O(n_0_ram_empty_fb_i_i_2__3));
LUT5 #(
    .INIT(32'h00009009)) 
     ram_empty_fb_i_i_3__2
       (.I0(I4[2]),
        .I1(Q[2]),
        .I2(I4[1]),
        .I3(Q[1]),
        .I4(n_0_ram_empty_fb_i_i_5__3),
        .O(n_0_ram_empty_fb_i_i_3__2));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_empty_fb_i_i_4__3
       (.I0(rd_pntr_plus1[1]),
        .I1(I4[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(I4[0]),
        .I4(I4[3]),
        .I5(rd_pntr_plus1[3]),
        .O(n_0_ram_empty_fb_i_i_4__3));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_empty_fb_i_i_5__3
       (.I0(Q[0]),
        .I1(I4[0]),
        .I2(Q[3]),
        .I3(I4[3]),
        .O(n_0_ram_empty_fb_i_i_5__3));
LUT6 #(
    .INIT(64'h0000030070707370)) 
     ram_full_fb_i_i_1__3
       (.I0(n_0_ram_empty_fb_i_i_3__2),
        .I1(O2),
        .I2(I3),
        .I3(m_axi_arvalid_i),
        .I4(n_0_ram_full_fb_i_i_2__2),
        .I5(rst_full_gen_i),
        .O(ram_full_comb));
LUT5 #(
    .INIT(32'h6FF6FFFF)) 
     ram_full_fb_i_i_2__2
       (.I0(I2[0]),
        .I1(Q[0]),
        .I2(I2[1]),
        .I3(Q[1]),
        .I4(n_0_ram_full_fb_i_i_3__1),
        .O(n_0_ram_full_fb_i_i_2__2));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT4 #(
    .INIT(16'h9009)) 
     ram_full_fb_i_i_3__1
       (.I0(Q[3]),
        .I1(I2[3]),
        .I2(Q[2]),
        .I3(I2[2]),
        .O(n_0_ram_full_fb_i_i_3__1));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_vfifo_ctrl_0_rd_bin_cntr__parameterized0
   (O1,
    Q,
    O2,
    v1_reg,
    O3,
    v1_reg_1,
    v1_reg_0,
    I2,
    comp1,
    I1,
    I3,
    m_axi_wvalid_i,
    comp0,
    p_18_out,
    I4,
    E,
    aclk,
    I5);
  output O1;
  output [7:0]Q;
  output O2;
  output [3:0]v1_reg;
  output [8:0]O3;
  output [3:0]v1_reg_1;
  output [3:0]v1_reg_0;
  input [8:0]I2;
  input comp1;
  input I1;
  input I3;
  input m_axi_wvalid_i;
  input comp0;
  input p_18_out;
  input [7:0]I4;
  input [0:0]E;
  input aclk;
  input [0:0]I5;

  wire [0:0]E;
  wire I1;
  wire [8:0]I2;
  wire I3;
  wire [7:0]I4;
  wire [0:0]I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [7:0]Q;
  wire aclk;
  wire comp0;
  wire comp1;
  wire m_axi_wvalid_i;
  wire \n_0_gc0.count[8]_i_2__0 ;
  wire p_18_out;
  wire [8:0]plusOp__4;
  wire [8:8]rd_pntr_plus1;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;

LUT1 #(
    .INIT(2'h1)) 
     \gc0.count[0]_i_1__3 
       (.I0(Q[0]),
        .O(plusOp__4[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[1]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__4[1]));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gc0.count[2]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__4[2]));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc0.count[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__4[3]));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gc0.count[4]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(plusOp__4[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gc0.count[5]_i_1__1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(plusOp__4[5]));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gc0.count[6]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\n_0_gc0.count[8]_i_2__0 ),
        .I3(Q[5]),
        .O(plusOp__4[6]));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gc0.count[7]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\n_0_gc0.count[8]_i_2__0 ),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(plusOp__4[7]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gc0.count[8]_i_1__0 
       (.I0(rd_pntr_plus1),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\n_0_gc0.count[8]_i_2__0 ),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(plusOp__4[8]));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \gc0.count[8]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\n_0_gc0.count[8]_i_2__0 ));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(I5),
        .D(Q[0]),
        .Q(O3[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(I5),
        .D(Q[1]),
        .Q(O3[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(I5),
        .D(Q[2]),
        .Q(O3[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(I5),
        .D(Q[3]),
        .Q(O3[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(I5),
        .D(Q[4]),
        .Q(O3[4]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(I5),
        .D(Q[5]),
        .Q(O3[5]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(I5),
        .D(Q[6]),
        .Q(O3[6]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(I5),
        .D(Q[7]),
        .Q(O3[7]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(I5),
        .D(rd_pntr_plus1),
        .Q(O3[8]));
(* counter = "22" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[0]),
        .PRE(I5),
        .Q(Q[0]));
(* counter = "22" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(I5),
        .D(plusOp__4[1]),
        .Q(Q[1]));
(* counter = "22" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(I5),
        .D(plusOp__4[2]),
        .Q(Q[2]));
(* counter = "22" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(I5),
        .D(plusOp__4[3]),
        .Q(Q[3]));
(* counter = "22" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(I5),
        .D(plusOp__4[4]),
        .Q(Q[4]));
(* counter = "22" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(I5),
        .D(plusOp__4[5]),
        .Q(Q[5]));
(* counter = "22" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(I5),
        .D(plusOp__4[6]),
        .Q(Q[6]));
(* counter = "22" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(I5),
        .D(plusOp__4[7]),
        .Q(Q[7]));
(* counter = "22" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(I5),
        .D(plusOp__4[8]),
        .Q(rd_pntr_plus1));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__4 
       (.I0(O3[1]),
        .I1(I2[1]),
        .I2(O3[0]),
        .I3(I2[0]),
        .O(v1_reg[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__5 
       (.I0(O3[1]),
        .I1(I2[1]),
        .I2(O3[0]),
        .I3(I2[0]),
        .O(v1_reg_1[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__7 
       (.I0(O3[1]),
        .I1(I4[1]),
        .I2(O3[0]),
        .I3(I4[0]),
        .O(v1_reg_0[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__4 
       (.I0(O3[3]),
        .I1(I2[3]),
        .I2(O3[2]),
        .I3(I2[2]),
        .O(v1_reg[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__5 
       (.I0(O3[3]),
        .I1(I2[3]),
        .I2(O3[2]),
        .I3(I2[2]),
        .O(v1_reg_1[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__7 
       (.I0(O3[3]),
        .I1(I4[3]),
        .I2(O3[2]),
        .I3(I4[2]),
        .O(v1_reg_0[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__4 
       (.I0(O3[5]),
        .I1(I2[5]),
        .I2(O3[4]),
        .I3(I2[4]),
        .O(v1_reg[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__5 
       (.I0(O3[5]),
        .I1(I2[5]),
        .I2(O3[4]),
        .I3(I2[4]),
        .O(v1_reg_1[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__7 
       (.I0(O3[5]),
        .I1(I4[5]),
        .I2(O3[4]),
        .I3(I4[4]),
        .O(v1_reg_0[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__4 
       (.I0(O3[7]),
        .I1(I2[7]),
        .I2(O3[6]),
        .I3(I2[6]),
        .O(v1_reg[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__5 
       (.I0(O3[7]),
        .I1(I2[7]),
        .I2(O3[6]),
        .I3(I2[6]),
        .O(v1_reg_1[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__7 
       (.I0(O3[7]),
        .I1(I4[7]),
        .I2(O3[6]),
        .I3(I4[6]),
        .O(v1_reg_0[3]));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__7 
       (.I0(rd_pntr_plus1),
        .I1(I2[8]),
        .O(O1));
LUT6 #(
    .INIT(64'hF0FFFFFF20222022)) 
     ram_empty_fb_i_i_1__3
       (.I0(comp1),
        .I1(I1),
        .I2(I3),
        .I3(m_axi_wvalid_i),
        .I4(comp0),
        .I5(p_18_out),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_vfifo_ctrl_0_rd_bin_cntr__parameterized0_14
   (Q,
    v1_reg,
    O1,
    v1_reg_1,
    v1_reg_0,
    O2,
    I5,
    I6,
    E,
    aclk,
    I1);
  output [7:0]Q;
  output [3:0]v1_reg;
  output [8:0]O1;
  output [3:0]v1_reg_1;
  output [3:0]v1_reg_0;
  output O2;
  input [8:0]I5;
  input [7:0]I6;
  input [0:0]E;
  input aclk;
  input [0:0]I1;

  wire [0:0]E;
  wire [0:0]I1;
  wire [8:0]I5;
  wire [7:0]I6;
  wire [8:0]O1;
  wire O2;
  wire [7:0]Q;
  wire aclk;
  wire \n_0_gc0.count[8]_i_2 ;
  wire [8:0]plusOp__5;
  wire [8:8]rd_pntr_plus1;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;

LUT1 #(
    .INIT(2'h1)) 
     \gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__5[0]));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__5[1]));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gc0.count[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(plusOp__5[2]));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gc0.count[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp__5[3]));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gc0.count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(plusOp__5[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gc0.count[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__5[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[6]_i_1 
       (.I0(Q[6]),
        .I1(\n_0_gc0.count[8]_i_2 ),
        .O(plusOp__5[6]));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gc0.count[7]_i_1 
       (.I0(Q[7]),
        .I1(\n_0_gc0.count[8]_i_2 ),
        .I2(Q[6]),
        .O(plusOp__5[7]));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gc0.count[8]_i_1 
       (.I0(rd_pntr_plus1),
        .I1(Q[6]),
        .I2(\n_0_gc0.count[8]_i_2 ),
        .I3(Q[7]),
        .O(plusOp__5[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gc0.count[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_gc0.count[8]_i_2 ));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(I1),
        .D(Q[0]),
        .Q(O1[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(I1),
        .D(Q[1]),
        .Q(O1[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(I1),
        .D(Q[2]),
        .Q(O1[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(I1),
        .D(Q[3]),
        .Q(O1[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(I1),
        .D(Q[4]),
        .Q(O1[4]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(I1),
        .D(Q[5]),
        .Q(O1[5]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(I1),
        .D(Q[6]),
        .Q(O1[6]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(I1),
        .D(Q[7]),
        .Q(O1[7]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(I1),
        .D(rd_pntr_plus1),
        .Q(O1[8]));
(* counter = "15" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[0]),
        .PRE(I1),
        .Q(Q[0]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(I1),
        .D(plusOp__5[1]),
        .Q(Q[1]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(I1),
        .D(plusOp__5[2]),
        .Q(Q[2]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(I1),
        .D(plusOp__5[3]),
        .Q(Q[3]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(I1),
        .D(plusOp__5[4]),
        .Q(Q[4]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(I1),
        .D(plusOp__5[5]),
        .Q(Q[5]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(I1),
        .D(plusOp__5[6]),
        .Q(Q[6]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(I1),
        .D(plusOp__5[7]),
        .Q(Q[7]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(I1),
        .D(plusOp__5[8]),
        .Q(rd_pntr_plus1));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(O1[1]),
        .I1(I5[1]),
        .I2(O1[0]),
        .I3(I5[0]),
        .O(v1_reg[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(O1[1]),
        .I1(I5[1]),
        .I2(O1[0]),
        .I3(I5[0]),
        .O(v1_reg_1[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__3 
       (.I0(O1[1]),
        .I1(I6[1]),
        .I2(O1[0]),
        .I3(I6[0]),
        .O(v1_reg_0[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__0 
       (.I0(O1[3]),
        .I1(I5[3]),
        .I2(O1[2]),
        .I3(I5[2]),
        .O(v1_reg[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__1 
       (.I0(O1[3]),
        .I1(I5[3]),
        .I2(O1[2]),
        .I3(I5[2]),
        .O(v1_reg_1[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__3 
       (.I0(O1[3]),
        .I1(I6[3]),
        .I2(O1[2]),
        .I3(I6[2]),
        .O(v1_reg_0[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__0 
       (.I0(O1[5]),
        .I1(I5[5]),
        .I2(O1[4]),
        .I3(I5[4]),
        .O(v1_reg[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__1 
       (.I0(O1[5]),
        .I1(I5[5]),
        .I2(O1[4]),
        .I3(I5[4]),
        .O(v1_reg_1[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__3 
       (.I0(O1[5]),
        .I1(I6[5]),
        .I2(O1[4]),
        .I3(I6[4]),
        .O(v1_reg_0[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__0 
       (.I0(O1[7]),
        .I1(I5[7]),
        .I2(O1[6]),
        .I3(I5[6]),
        .O(v1_reg[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__1 
       (.I0(O1[7]),
        .I1(I5[7]),
        .I2(O1[6]),
        .I3(I5[6]),
        .O(v1_reg_1[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__3 
       (.I0(O1[7]),
        .I1(I6[7]),
        .I2(O1[6]),
        .I3(I6[6]),
        .O(v1_reg_0[3]));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__3 
       (.I0(rd_pntr_plus1),
        .I1(I5[8]),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_vfifo_ctrl_0_rd_bin_cntr__parameterized1
   (ram_full_comb,
    O2,
    O3,
    O1,
    I1,
    I2,
    I3,
    I4,
    p_18_out,
    O65,
    I5,
    m_axi_bvalid,
    E,
    aclk,
    Q);
  output ram_full_comb;
  output O2;
  output [5:0]O3;
  input O1;
  input I1;
  input I2;
  input I3;
  input I4;
  input p_18_out;
  input [5:0]O65;
  input [1:0]I5;
  input m_axi_bvalid;
  input [0:0]E;
  input aclk;
  input [0:0]Q;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [1:0]I5;
  wire O1;
  wire O2;
  wire [5:0]O3;
  wire [5:0]O65;
  wire [0:0]Q;
  wire aclk;
  wire m_axi_bvalid;
  wire n_0_ram_empty_fb_i_i_2__1;
  wire n_0_ram_empty_fb_i_i_3__0;
  wire n_0_ram_empty_fb_i_i_4__1;
  wire n_0_ram_empty_fb_i_i_5__1;
  wire n_0_ram_empty_fb_i_i_6;
  wire n_0_ram_empty_fb_i_i_7;
  wire p_18_out;
  wire [5:0]plusOp__7;
  wire ram_full_comb;
  wire [5:0]rd_pntr_plus1;

LUT1 #(
    .INIT(2'h1)) 
     \gc0.count[0]_i_1__1 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__7[0]));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[1]_i_1__1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__7[1]));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gc0.count[2]_i_1__1 
       (.I0(rd_pntr_plus1[2]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .O(plusOp__7[2]));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gc0.count[3]_i_1__1 
       (.I0(rd_pntr_plus1[3]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[2]),
        .O(plusOp__7[3]));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gc0.count[4]_i_1__0 
       (.I0(rd_pntr_plus1[4]),
        .I1(rd_pntr_plus1[2]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[0]),
        .I4(rd_pntr_plus1[3]),
        .O(plusOp__7[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gc0.count[5]_i_1__0 
       (.I0(rd_pntr_plus1[5]),
        .I1(rd_pntr_plus1[3]),
        .I2(rd_pntr_plus1[0]),
        .I3(rd_pntr_plus1[1]),
        .I4(rd_pntr_plus1[2]),
        .I5(rd_pntr_plus1[4]),
        .O(plusOp__7[5]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(Q),
        .D(rd_pntr_plus1[0]),
        .Q(O3[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(Q),
        .D(rd_pntr_plus1[1]),
        .Q(O3[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(Q),
        .D(rd_pntr_plus1[2]),
        .Q(O3[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(Q),
        .D(rd_pntr_plus1[3]),
        .Q(O3[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(Q),
        .D(rd_pntr_plus1[4]),
        .Q(O3[4]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(Q),
        .D(rd_pntr_plus1[5]),
        .Q(O3[5]));
(* counter = "17" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__7[0]),
        .PRE(Q),
        .Q(rd_pntr_plus1[0]));
(* counter = "17" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(Q),
        .D(plusOp__7[1]),
        .Q(rd_pntr_plus1[1]));
(* counter = "17" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(Q),
        .D(plusOp__7[2]),
        .Q(rd_pntr_plus1[2]));
(* counter = "17" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(Q),
        .D(plusOp__7[3]),
        .Q(rd_pntr_plus1[3]));
(* counter = "17" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(Q),
        .D(plusOp__7[4]),
        .Q(rd_pntr_plus1[4]));
(* counter = "17" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(Q),
        .D(plusOp__7[5]),
        .Q(rd_pntr_plus1[5]));
LUT4 #(
    .INIT(16'h4F44)) 
     ram_empty_fb_i_i_1
       (.I0(n_0_ram_empty_fb_i_i_2__1),
        .I1(p_18_out),
        .I2(I3),
        .I3(n_0_ram_empty_fb_i_i_3__0),
        .O(O2));
LUT6 #(
    .INIT(64'h0000000000009009)) 
     ram_empty_fb_i_i_2__1
       (.I0(O65[4]),
        .I1(O3[4]),
        .I2(O65[5]),
        .I3(O3[5]),
        .I4(n_0_ram_empty_fb_i_i_4__1),
        .I5(n_0_ram_empty_fb_i_i_5__1),
        .O(n_0_ram_empty_fb_i_i_2__1));
LUT6 #(
    .INIT(64'hEAAEAAAAAAAAEAAE)) 
     ram_empty_fb_i_i_3__0
       (.I0(p_18_out),
        .I1(n_0_ram_empty_fb_i_i_6),
        .I2(O65[0]),
        .I3(rd_pntr_plus1[0]),
        .I4(O65[4]),
        .I5(rd_pntr_plus1[4]),
        .O(n_0_ram_empty_fb_i_i_3__0));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_empty_fb_i_i_4__1
       (.I0(O3[0]),
        .I1(O65[0]),
        .I2(O3[1]),
        .I3(O65[1]),
        .O(n_0_ram_empty_fb_i_i_4__1));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_empty_fb_i_i_5__1
       (.I0(O3[2]),
        .I1(O65[2]),
        .I2(O3[3]),
        .I3(O65[3]),
        .O(n_0_ram_empty_fb_i_i_5__1));
LUT6 #(
    .INIT(64'hA2AA00000000A2AA)) 
     ram_empty_fb_i_i_6
       (.I0(n_0_ram_empty_fb_i_i_7),
        .I1(I5[1]),
        .I2(m_axi_bvalid),
        .I3(I5[0]),
        .I4(rd_pntr_plus1[1]),
        .I5(O65[1]),
        .O(n_0_ram_empty_fb_i_i_6));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_empty_fb_i_i_7
       (.I0(rd_pntr_plus1[2]),
        .I1(O65[2]),
        .I2(rd_pntr_plus1[3]),
        .I3(O65[3]),
        .I4(O65[5]),
        .I5(rd_pntr_plus1[5]),
        .O(n_0_ram_empty_fb_i_i_7));
LUT6 #(
    .INIT(64'h3000000077777777)) 
     ram_full_fb_i_i_1
       (.I0(n_0_ram_empty_fb_i_i_2__1),
        .I1(O1),
        .I2(I1),
        .I3(I2),
        .I4(I3),
        .I5(I4),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_vfifo_ctrl_0_rd_fwft
   (m_axi_wvalid,
    O1,
    wr_pntr_plus1_pad,
    E,
    O2,
    O3,
    aclk,
    Q,
    m_axi_wready,
    p_18_out,
    m_axi_wvalid_i,
    I3);
  output m_axi_wvalid;
  output O1;
  output [0:0]wr_pntr_plus1_pad;
  output [0:0]E;
  output O2;
  output [0:0]O3;
  input aclk;
  input [1:0]Q;
  input m_axi_wready;
  input p_18_out;
  input m_axi_wvalid_i;
  input I3;

  wire [0:0]E;
  wire I3;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]curr_fwft_state;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire n_0_empty_fwft_i_reg;
  wire \n_0_gpregsm1.curr_fwft_state[0]_i_1__3 ;
  wire \n_0_gpregsm1.curr_fwft_state[1]_i_1__3 ;
  wire \n_0_gpregsm1.curr_fwft_state_reg[1] ;
  wire p_18_out;
  wire [0:0]wr_pntr_plus1_pad;

LUT4 #(
    .INIT(16'h00BF)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1 
       (.I0(m_axi_wready),
        .I1(curr_fwft_state),
        .I2(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I3(p_18_out),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT4 #(
    .INIT(16'hCF08)) 
     empty_fwft_fb_i_1__3
       (.I0(m_axi_wready),
        .I1(curr_fwft_state),
        .I2(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I3(empty_fwft_fb),
        .O(empty_fwft_i0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(n_0_empty_fwft_i_reg));
LUT6 #(
    .INIT(64'h00000000FF400000)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__3 
       (.I0(m_axi_wready),
        .I1(curr_fwft_state),
        .I2(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I3(p_18_out),
        .I4(m_axi_wvalid_i),
        .I5(I3),
        .O(wr_pntr_plus1_pad));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT4 #(
    .INIT(16'h4044)) 
     \goreg_bm.dout_i[64]_i_1 
       (.I0(Q[0]),
        .I1(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I2(m_axi_wready),
        .I3(curr_fwft_state),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \gpregsm1.curr_fwft_state[0]_i_1__3 
       (.I0(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I1(m_axi_wready),
        .I2(curr_fwft_state),
        .O(\n_0_gpregsm1.curr_fwft_state[0]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT4 #(
    .INIT(16'h08FF)) 
     \gpregsm1.curr_fwft_state[1]_i_1__3 
       (.I0(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I1(curr_fwft_state),
        .I2(m_axi_wready),
        .I3(p_18_out),
        .O(\n_0_gpregsm1.curr_fwft_state[1]_i_1__3 ));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\n_0_gpregsm1.curr_fwft_state[0]_i_1__3 ),
        .Q(curr_fwft_state));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\n_0_gpregsm1.curr_fwft_state[1]_i_1__3 ),
        .Q(\n_0_gpregsm1.curr_fwft_state_reg[1] ));
LUT1 #(
    .INIT(2'h1)) 
     m_axi_wvalid_INST_0
       (.I0(n_0_empty_fwft_i_reg),
        .O(m_axi_wvalid));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT3 #(
    .INIT(8'h40)) 
     ram_empty_fb_i_i_2__4
       (.I0(m_axi_wready),
        .I1(curr_fwft_state),
        .I2(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT4 #(
    .INIT(16'hAAEA)) 
     ram_full_fb_i_i_2__3
       (.I0(p_18_out),
        .I1(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I2(curr_fwft_state),
        .I3(m_axi_wready),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_vfifo_ctrl_0_rd_fwft_12
   (empty_fwft_i_6,
    O1,
    wr_pntr_plus1_pad,
    E,
    O4,
    O2,
    aclk,
    Q,
    I3,
    I4,
    argen_to_tdf_tvalid,
    I1);
  output empty_fwft_i_6;
  output [1:0]O1;
  output [0:0]wr_pntr_plus1_pad;
  output [0:0]E;
  output O4;
  output [0:0]O2;
  input aclk;
  input [1:0]Q;
  input I3;
  input I4;
  input argen_to_tdf_tvalid;
  input I1;

  wire [0:0]E;
  wire I1;
  wire I3;
  wire I4;
  wire [1:0]O1;
  wire [0:0]O2;
  wire O4;
  wire [1:0]Q;
  wire aclk;
  wire argen_to_tdf_tvalid;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire empty_fwft_i_6;
  wire \n_0_gpregsm1.curr_fwft_state[0]_i_1__1 ;
  wire \n_0_gpregsm1.curr_fwft_state[1]_i_1__0 ;
  wire [0:0]wr_pntr_plus1_pad;

LUT4 #(
    .INIT(16'h1555)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(I1),
        .I1(O1[0]),
        .I2(I3),
        .I3(O1[1]),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT4 #(
    .INIT(16'hCF04)) 
     empty_fwft_fb_i_1__0
       (.I0(I3),
        .I1(O1[0]),
        .I2(O1[1]),
        .I3(empty_fwft_fb),
        .O(empty_fwft_i0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_i_6));
LUT6 #(
    .INIT(64'h4444444440000000)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0 
       (.I0(I4),
        .I1(argen_to_tdf_tvalid),
        .I2(O1[1]),
        .I3(I3),
        .I4(O1[0]),
        .I5(I1),
        .O(wr_pntr_plus1_pad));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT4 #(
    .INIT(16'h0070)) 
     \goreg_bm.dout_i[15]_i_1 
       (.I0(I3),
        .I1(O1[0]),
        .I2(O1[1]),
        .I3(Q[0]),
        .O(E));
LUT3 #(
    .INIT(8'hEA)) 
     \gpregsm1.curr_fwft_state[0]_i_1__1 
       (.I0(O1[1]),
        .I1(I3),
        .I2(O1[0]),
        .O(\n_0_gpregsm1.curr_fwft_state[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT4 #(
    .INIT(16'h80FF)) 
     \gpregsm1.curr_fwft_state[1]_i_1__0 
       (.I0(O1[0]),
        .I1(I3),
        .I2(O1[1]),
        .I3(I1),
        .O(\n_0_gpregsm1.curr_fwft_state[1]_i_1__0 ));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\n_0_gpregsm1.curr_fwft_state[0]_i_1__1 ),
        .Q(O1[0]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\n_0_gpregsm1.curr_fwft_state[1]_i_1__0 ),
        .Q(O1[1]));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT4 #(
    .INIT(16'h1555)) 
     \greg.ram_rd_en_i_i_1 
       (.I0(I1),
        .I1(O1[0]),
        .I2(I3),
        .I3(O1[1]),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_vfifo_ctrl_0_rd_fwft_152
   (O1,
    D,
    O5,
    O2,
    O3,
    O6,
    argen_to_mcpf_payload,
    next_state,
    O4,
    O7,
    aclk,
    Q,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    E,
    p_18_out,
    I7,
    I8,
    I9,
    I10,
    I11);
  output O1;
  output [3:0]D;
  output O5;
  output O2;
  output O3;
  output [0:0]O6;
  output [0:0]argen_to_mcpf_payload;
  output next_state;
  output [0:0]O4;
  output O7;
  input aclk;
  input [1:0]Q;
  input [5:0]I1;
  input I2;
  input [3:0]I3;
  input I4;
  input [0:0]I5;
  input [0:0]I6;
  input [0:0]E;
  input p_18_out;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;

  wire [3:0]D;
  wire [0:0]E;
  wire [5:0]I1;
  wire I10;
  wire I11;
  wire I2;
  wire [3:0]I3;
  wire I4;
  wire [0:0]I5;
  wire [0:0]I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O4;
  wire O5;
  wire [0:0]O6;
  wire O7;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]argen_to_mcpf_payload;
  wire [0:0]curr_fwft_state;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire n_0_curr_state_i_2;
  wire \n_0_gnstage1.q_dly[0][0]_i_2 ;
  wire \n_0_gpr1.dout_i[6]_i_2 ;
  wire \n_0_gpregsm1.curr_fwft_state[1]_i_1 ;
  wire \n_0_gpregsm1.curr_fwft_state_reg[1] ;
  wire \n_0_pkt_cnt_reg[2]_i_2 ;
  wire \n_0_pkt_cnt_reg[5]_i_2 ;
  wire [0:0]next_fwft_state;
  wire next_state;
  wire p_18_out;

LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E0EF)) 
     curr_state_i_1
       (.I0(n_0_curr_state_i_2),
        .I1(I1[1]),
        .I2(I2),
        .I3(I4),
        .I4(O1),
        .I5(I11),
        .O(next_state));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     curr_state_i_2
       (.I0(I1[2]),
        .I1(I1[3]),
        .I2(I1[4]),
        .I3(I4),
        .I4(I1[5]),
        .I5(I1[0]),
        .O(n_0_curr_state_i_2));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT4 #(
    .INIT(16'hCD0C)) 
     empty_fwft_fb_i_1
       (.I0(\n_0_gnstage1.q_dly[0][0]_i_2 ),
        .I1(empty_fwft_fb),
        .I2(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I3(curr_fwft_state),
        .O(empty_fwft_i0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(O1));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gc0.count_d1[3]_i_2 
       (.I0(\n_0_gpr1.dout_i[6]_i_2 ),
        .I1(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .O(O3));
LUT5 #(
    .INIT(32'hFB0404FB)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1 
       (.I0(O7),
        .I1(I9),
        .I2(I10),
        .I3(I6),
        .I4(I5),
        .O(O4));
LUT6 #(
    .INIT(64'hB2B2B2B2B2222222)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2 
       (.I0(I5),
        .I1(I6),
        .I2(E),
        .I3(\n_0_gpr1.dout_i[6]_i_2 ),
        .I4(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I5(p_18_out),
        .O(O5));
LUT1 #(
    .INIT(2'h1)) 
     \gnstage1.q_dly[0][0]_i_1 
       (.I0(\n_0_gnstage1.q_dly[0][0]_i_2 ),
        .O(argen_to_mcpf_payload));
LUT6 #(
    .INIT(64'hEFEFEFE0EFEFEFEF)) 
     \gnstage1.q_dly[0][0]_i_2 
       (.I0(n_0_curr_state_i_2),
        .I1(I1[1]),
        .I2(I2),
        .I3(I4),
        .I4(O1),
        .I5(I11),
        .O(\n_0_gnstage1.q_dly[0][0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \goreg_dm.dout_i[6]_i_1 
       (.I0(Q[0]),
        .I1(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I2(\n_0_gpr1.dout_i[6]_i_2 ),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT3 #(
    .INIT(8'h15)) 
     \gpr1.dout_i[6]_i_1 
       (.I0(p_18_out),
        .I1(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I2(\n_0_gpr1.dout_i[6]_i_2 ),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gpr1.dout_i[6]_i_2 
       (.I0(\n_0_gnstage1.q_dly[0][0]_i_2 ),
        .I1(curr_fwft_state),
        .O(\n_0_gpr1.dout_i[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I1(\n_0_gpr1.dout_i[6]_i_2 ),
        .O(next_fwft_state));
LUT2 #(
    .INIT(4'hB)) 
     \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(O3),
        .I1(p_18_out),
        .O(\n_0_gpregsm1.curr_fwft_state[1]_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state),
        .Q(curr_fwft_state));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\n_0_gpregsm1.curr_fwft_state[1]_i_1 ),
        .Q(\n_0_gpregsm1.curr_fwft_state_reg[1] ));
LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
     \pkt_cnt_reg[2]_i_1 
       (.I0(I1[2]),
        .I1(I1[1]),
        .I2(\n_0_pkt_cnt_reg[2]_i_2 ),
        .I3(I1[0]),
        .I4(I2),
        .I5(I3[0]),
        .O(D[0]));
LUT3 #(
    .INIT(8'h45)) 
     \pkt_cnt_reg[2]_i_2 
       (.I0(I4),
        .I1(I2),
        .I2(O1),
        .O(\n_0_pkt_cnt_reg[2]_i_2 ));
LUT4 #(
    .INIT(16'h6F60)) 
     \pkt_cnt_reg[3]_i_1 
       (.I0(I1[3]),
        .I1(\n_0_pkt_cnt_reg[5]_i_2 ),
        .I2(I2),
        .I3(I3[1]),
        .O(D[1]));
LUT5 #(
    .INIT(32'h9AFF9A00)) 
     \pkt_cnt_reg[4]_i_1 
       (.I0(I1[4]),
        .I1(I1[3]),
        .I2(\n_0_pkt_cnt_reg[5]_i_2 ),
        .I3(I2),
        .I4(I3[2]),
        .O(D[2]));
LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
     \pkt_cnt_reg[5]_i_1 
       (.I0(I1[5]),
        .I1(I1[4]),
        .I2(\n_0_pkt_cnt_reg[5]_i_2 ),
        .I3(I1[3]),
        .I4(I2),
        .I5(I3[3]),
        .O(D[3]));
LUT6 #(
    .INIT(64'h0000000000000051)) 
     \pkt_cnt_reg[5]_i_2 
       (.I0(I1[1]),
        .I1(O1),
        .I2(I2),
        .I3(I4),
        .I4(I1[0]),
        .I5(I1[2]),
        .O(\n_0_pkt_cnt_reg[5]_i_2 ));
LUT6 #(
    .INIT(64'hF2F2F2F200F0F2F2)) 
     ram_empty_fb_i_i_1__0
       (.I0(I7),
        .I1(O3),
        .I2(p_18_out),
        .I3(I8),
        .I4(I9),
        .I5(I10),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_vfifo_ctrl_0_rd_fwft_159
   (m_axi_awvalid,
    D,
    O1,
    E,
    O6,
    aclk,
    Q,
    m_axi_awvalid_i,
    I3,
    I1,
    I2,
    m_axi_awready,
    I4);
  output m_axi_awvalid;
  output [0:0]D;
  output O1;
  output [0:0]E;
  output [0:0]O6;
  input aclk;
  input [1:0]Q;
  input m_axi_awvalid_i;
  input I3;
  input [0:0]I1;
  input [0:0]I2;
  input m_axi_awready;
  input I4;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]I1;
  wire [0:0]I2;
  wire I3;
  wire I4;
  wire O1;
  wire [0:0]O6;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]curr_fwft_state;
  wire empty_fwft_fb;
  wire empty_fwft_i;
  wire empty_fwft_i0;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire \n_0_gpregsm1.curr_fwft_state[0]_i_1__2 ;
  wire \n_0_gpregsm1.curr_fwft_state[1]_i_1__2 ;
  wire \n_0_gpregsm1.curr_fwft_state_reg[1] ;

(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT4 #(
    .INIT(16'hCF08)) 
     empty_fwft_fb_i_1__2
       (.I0(m_axi_awready),
        .I1(curr_fwft_state),
        .I2(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I3(empty_fwft_fb),
        .O(empty_fwft_i0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_i));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT4 #(
    .INIT(16'h5515)) 
     \gc0.count_d1[3]_i_1__0 
       (.I0(I4),
        .I1(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I2(curr_fwft_state),
        .I3(m_axi_awready),
        .O(E));
LUT5 #(
    .INIT(32'hFB0404FB)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__0 
       (.I0(O1),
        .I1(m_axi_awvalid_i),
        .I2(I3),
        .I3(I1),
        .I4(I2),
        .O(D));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT4 #(
    .INIT(16'h4044)) 
     \goreg_dm.dout_i[40]_i_1 
       (.I0(Q[0]),
        .I1(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I2(m_axi_awready),
        .I3(curr_fwft_state),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT4 #(
    .INIT(16'h5515)) 
     \gpr1.dout_i[40]_i_1 
       (.I0(I4),
        .I1(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I2(curr_fwft_state),
        .I3(m_axi_awready),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \gpregsm1.curr_fwft_state[0]_i_1__2 
       (.I0(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I1(m_axi_awready),
        .I2(curr_fwft_state),
        .O(\n_0_gpregsm1.curr_fwft_state[0]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT4 #(
    .INIT(16'h08FF)) 
     \gpregsm1.curr_fwft_state[1]_i_1__2 
       (.I0(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I1(curr_fwft_state),
        .I2(m_axi_awready),
        .I3(I4),
        .O(\n_0_gpregsm1.curr_fwft_state[1]_i_1__2 ));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\n_0_gpregsm1.curr_fwft_state[0]_i_1__2 ),
        .Q(curr_fwft_state));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\n_0_gpregsm1.curr_fwft_state[1]_i_1__2 ),
        .Q(\n_0_gpregsm1.curr_fwft_state_reg[1] ));
LUT1 #(
    .INIT(2'h1)) 
     m_axi_awvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_awvalid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_vfifo_ctrl_0_rd_fwft_174
   (m_axi_arvalid,
    D,
    O2,
    O1,
    O3,
    E,
    O4,
    aclk,
    Q,
    I2,
    m_axi_arvalid_i,
    I1,
    I3,
    m_axi_arready,
    p_18_out);
  output m_axi_arvalid;
  output [0:0]D;
  output O2;
  output [1:0]O1;
  output O3;
  output [0:0]E;
  output [0:0]O4;
  input aclk;
  input [1:0]Q;
  input I2;
  input m_axi_arvalid_i;
  input [0:0]I1;
  input [0:0]I3;
  input m_axi_arready;
  input p_18_out;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]I1;
  wire I2;
  wire [0:0]I3;
  wire [1:0]O1;
  wire O2;
  wire O3;
  wire [0:0]O4;
  wire [1:0]Q;
  wire aclk;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire n_0_empty_fwft_i_reg;
  wire \n_0_gpregsm1.curr_fwft_state[0]_i_1__4 ;
  wire \n_0_gpregsm1.curr_fwft_state[1]_i_1__4 ;
  wire p_18_out;

(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT4 #(
    .INIT(16'hCF08)) 
     empty_fwft_fb_i_1__4
       (.I0(m_axi_arready),
        .I1(O1[0]),
        .I2(O1[1]),
        .I3(empty_fwft_fb),
        .O(empty_fwft_i0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(n_0_empty_fwft_i_reg));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT4 #(
    .INIT(16'h5515)) 
     \gc0.count_d1[3]_i_1__1 
       (.I0(p_18_out),
        .I1(O1[1]),
        .I2(O1[0]),
        .I3(m_axi_arready),
        .O(E));
LUT5 #(
    .INIT(32'hEF1010EF)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__1 
       (.I0(O2),
        .I1(I2),
        .I2(m_axi_arvalid_i),
        .I3(I1),
        .I4(I3),
        .O(D));
LUT6 #(
    .INIT(64'h2222222202000000)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_2 
       (.I0(m_axi_arvalid_i),
        .I1(I2),
        .I2(m_axi_arready),
        .I3(O1[0]),
        .I4(O1[1]),
        .I5(p_18_out),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT4 #(
    .INIT(16'h4044)) 
     \goreg_dm.dout_i[40]_i_1__0 
       (.I0(Q[0]),
        .I1(O1[1]),
        .I2(m_axi_arready),
        .I3(O1[0]),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT4 #(
    .INIT(16'h5515)) 
     \gpr1.dout_i[40]_i_1__0 
       (.I0(p_18_out),
        .I1(O1[1]),
        .I2(O1[0]),
        .I3(m_axi_arready),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \gpregsm1.curr_fwft_state[0]_i_1__4 
       (.I0(O1[1]),
        .I1(m_axi_arready),
        .I2(O1[0]),
        .O(\n_0_gpregsm1.curr_fwft_state[0]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT4 #(
    .INIT(16'h08FF)) 
     \gpregsm1.curr_fwft_state[1]_i_1__4 
       (.I0(O1[1]),
        .I1(O1[0]),
        .I2(m_axi_arready),
        .I3(p_18_out),
        .O(\n_0_gpregsm1.curr_fwft_state[1]_i_1__4 ));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\n_0_gpregsm1.curr_fwft_state[0]_i_1__4 ),
        .Q(O1[0]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\n_0_gpregsm1.curr_fwft_state[1]_i_1__4 ),
        .Q(O1[1]));
LUT1 #(
    .INIT(2'h1)) 
     m_axi_arvalid_INST_0
       (.I0(n_0_empty_fwft_i_reg),
        .O(m_axi_arvalid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_vfifo_ctrl_0_rd_fwft_5
   (empty_fwft_i_11,
    wr_pntr_plus1_pad,
    O1,
    m_axi_bready,
    we_bcnt,
    O2,
    E,
    aclk,
    Q,
    I3,
    m_axi_bvalid,
    p_18_out,
    mem_init_done);
  output empty_fwft_i_11;
  output [0:0]wr_pntr_plus1_pad;
  output [1:0]O1;
  output m_axi_bready;
  output we_bcnt;
  output O2;
  output [0:0]E;
  input aclk;
  input [0:0]Q;
  input I3;
  input m_axi_bvalid;
  input p_18_out;
  input mem_init_done;

  wire [0:0]E;
  wire I3;
  wire [1:0]O1;
  wire O2;
  wire [0:0]Q;
  wire aclk;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire empty_fwft_i_11;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire \n_0_gpregsm1.curr_fwft_state[1]_i_1__1 ;
  wire [0:0]next_fwft_state;
  wire p_18_out;
  wire we_bcnt;
  wire [0:0]wr_pntr_plus1_pad;

LUT4 #(
    .INIT(16'hCF08)) 
     empty_fwft_fb_i_1__1
       (.I0(m_axi_bvalid),
        .I1(O1[0]),
        .I2(O1[1]),
        .I3(empty_fwft_fb),
        .O(empty_fwft_i0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q),
        .Q(empty_fwft_fb));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q),
        .Q(empty_fwft_i_11));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT4 #(
    .INIT(16'h5155)) 
     \gc0.count_d1[5]_i_1 
       (.I0(p_18_out),
        .I1(O1[0]),
        .I2(m_axi_bvalid),
        .I3(O1[1]),
        .O(E));
LUT5 #(
    .INIT(32'hAAAA0800)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2 
       (.I0(I3),
        .I1(O1[1]),
        .I2(m_axi_bvalid),
        .I3(O1[0]),
        .I4(p_18_out),
        .O(wr_pntr_plus1_pad));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT4 #(
    .INIT(16'h5155)) 
     \gpr1.dout_i[0]_i_1 
       (.I0(p_18_out),
        .I1(O1[0]),
        .I2(m_axi_bvalid),
        .I3(O1[1]),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \gpregsm1.curr_fwft_state[0]_i_1__0 
       (.I0(O1[1]),
        .I1(m_axi_bvalid),
        .I2(O1[0]),
        .O(next_fwft_state));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT4 #(
    .INIT(16'h20FF)) 
     \gpregsm1.curr_fwft_state[1]_i_1__1 
       (.I0(O1[0]),
        .I1(m_axi_bvalid),
        .I2(O1[1]),
        .I3(p_18_out),
        .O(\n_0_gpregsm1.curr_fwft_state[1]_i_1__1 ));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q),
        .D(next_fwft_state),
        .Q(O1[0]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q),
        .D(\n_0_gpregsm1.curr_fwft_state[1]_i_1__1 ),
        .Q(O1[1]));
LUT1 #(
    .INIT(2'h1)) 
     m_axi_bready_INST_0
       (.I0(empty_fwft_i_11),
        .O(m_axi_bready));
LUT3 #(
    .INIT(8'h4F)) 
     ram_reg_0_1_0_5_i_1__2
       (.I0(empty_fwft_i_11),
        .I1(m_axi_bvalid),
        .I2(mem_init_done),
        .O(we_bcnt));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_vfifo_ctrl_0_rd_logic
   (O1,
    D,
    O2,
    O3,
    O4,
    O5,
    ram_full_comb,
    O6,
    argen_to_mcpf_payload,
    next_state,
    O7,
    O8,
    aclk,
    Q,
    I1,
    I2,
    I3,
    I4,
    E,
    I5,
    rst_full_gen_i,
    I6,
    I7,
    I8,
    I9,
    O62);
  output O1;
  output [3:0]D;
  output [2:0]O2;
  output O3;
  output [3:0]O4;
  output O5;
  output ram_full_comb;
  output [0:0]O6;
  output [0:0]argen_to_mcpf_payload;
  output next_state;
  output [3:0]O7;
  output [0:0]O8;
  input aclk;
  input [1:0]Q;
  input [5:0]I1;
  input I2;
  input [3:0]I3;
  input I4;
  input [0:0]E;
  input [3:0]I5;
  input rst_full_gen_i;
  input I6;
  input I7;
  input I8;
  input I9;
  input [3:0]O62;

  wire [3:0]D;
  wire [0:0]E;
  wire [5:0]I1;
  wire I2;
  wire [3:0]I3;
  wire I4;
  wire [3:0]I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [2:0]O2;
  wire O3;
  wire [3:0]O4;
  wire O5;
  wire [0:0]O6;
  wire [3:0]O62;
  wire [3:0]O7;
  wire [0:0]O8;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]argen_to_mcpf_payload;
  wire \n_6_gr1.rfwft ;
  wire \n_7_gr1.rfwft ;
  wire n_7_rpntr;
  wire next_state;
  wire p_18_out;
  wire ram_full_comb;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_rd_fwft_152 \gr1.rfwft 
       (.D(D),
        .E(E),
        .I1(I1),
        .I10(I6),
        .I11(I9),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5[0]),
        .I6(O4[0]),
        .I7(I7),
        .I8(n_7_rpntr),
        .I9(I8),
        .O1(O1),
        .O2(\n_6_gr1.rfwft ),
        .O3(\n_7_gr1.rfwft ),
        .O4(O2[0]),
        .O5(O5),
        .O6(O6),
        .O7(O3),
        .Q(Q),
        .aclk(aclk),
        .argen_to_mcpf_payload(argen_to_mcpf_payload),
        .next_state(next_state),
        .p_18_out(p_18_out));
axi_vfifo_ctrl_0_rd_status_flags_ss \grss.rsts 
       (.E(O8),
        .I1(\n_6_gr1.rfwft ),
        .I2(\n_7_gr1.rfwft ),
        .Q(Q[1]),
        .aclk(aclk),
        .p_18_out(p_18_out));
axi_vfifo_ctrl_0_rd_bin_cntr rpntr
       (.E(E),
        .I1(O8),
        .I2(Q[1]),
        .I5(I5),
        .I6(I6),
        .I8(I8),
        .O1(n_7_rpntr),
        .O2(O2[2:1]),
        .O3(O3),
        .O4(O7),
        .O5(O5),
        .O62(O62),
        .Q(O4),
        .aclk(aclk),
        .ram_full_comb(ram_full_comb),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_vfifo_ctrl_0_rd_logic_153
   (p_18_out,
    m_axi_awvalid,
    D,
    O1,
    O2,
    O3,
    O4,
    ram_full_comb,
    O5,
    O6,
    I1,
    aclk,
    Q,
    E,
    I2,
    m_axi_awvalid_i,
    I3,
    m_axi_awready,
    rst_full_gen_i,
    I4);
  output p_18_out;
  output m_axi_awvalid;
  output [2:0]D;
  output O1;
  output [3:0]O2;
  output [0:0]O3;
  output [3:0]O4;
  output ram_full_comb;
  output O5;
  output [0:0]O6;
  input I1;
  input aclk;
  input [1:0]Q;
  input [0:0]E;
  input [3:0]I2;
  input m_axi_awvalid_i;
  input I3;
  input m_axi_awready;
  input rst_full_gen_i;
  input [3:0]I4;

  wire [2:0]D;
  wire [0:0]E;
  wire I1;
  wire [3:0]I2;
  wire I3;
  wire [3:0]I4;
  wire O1;
  wire [3:0]O2;
  wire [0:0]O3;
  wire [3:0]O4;
  wire O5;
  wire [0:0]O6;
  wire [1:0]Q;
  wire aclk;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire p_18_out;
  wire ram_full_comb;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_rd_fwft_159 \gr1.rfwft 
       (.D(D[0]),
        .E(O3),
        .I1(O2[0]),
        .I2(I2[0]),
        .I3(I3),
        .I4(p_18_out),
        .O1(O1),
        .O6(O6),
        .Q(Q),
        .aclk(aclk),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i));
axi_vfifo_ctrl_0_rd_status_flags_ss_160 \grss.rsts 
       (.I1(I1),
        .Q(Q[1]),
        .aclk(aclk),
        .p_18_out(p_18_out));
axi_vfifo_ctrl_0_rd_bin_cntr_161 rpntr
       (.D(D[2:1]),
        .E(E),
        .I1(O1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(O3),
        .I6(Q[1]),
        .O1(O4),
        .O5(O5),
        .Q(O2),
        .aclk(aclk),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .ram_full_comb(ram_full_comb),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_vfifo_ctrl_0_rd_logic_166
   (m_axi_arvalid,
    D,
    O1,
    O2,
    E,
    ram_full_comb,
    O3,
    aclk,
    Q,
    I1,
    I2,
    m_axi_arvalid_i,
    m_axi_arready,
    rst_full_gen_i,
    I3);
  output m_axi_arvalid;
  output [2:0]D;
  output [3:0]O1;
  output O2;
  output [0:0]E;
  output ram_full_comb;
  output [0:0]O3;
  input aclk;
  input [1:0]Q;
  input [3:0]I1;
  input I2;
  input m_axi_arvalid_i;
  input m_axi_arready;
  input rst_full_gen_i;
  input [3:0]I3;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]I1;
  wire I2;
  wire [3:0]I3;
  wire [3:0]O1;
  wire O2;
  wire [0:0]O3;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]curr_fwft_state;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire \n_3_gr1.rfwft ;
  wire \n_5_gr1.rfwft ;
  wire n_7_rpntr;
  wire p_18_out;
  wire ram_full_comb;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_rd_fwft_174 \gr1.rfwft 
       (.D(D[0]),
        .E(E),
        .I1(O1[0]),
        .I2(I2),
        .I3(I1[0]),
        .O1({\n_3_gr1.rfwft ,curr_fwft_state}),
        .O2(O2),
        .O3(\n_5_gr1.rfwft ),
        .O4(O3),
        .Q(Q),
        .aclk(aclk),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .p_18_out(p_18_out));
axi_vfifo_ctrl_0_rd_status_flags_ss_175 \grss.rsts 
       (.I1(n_7_rpntr),
        .Q(Q[1]),
        .aclk(aclk),
        .p_18_out(p_18_out));
axi_vfifo_ctrl_0_rd_bin_cntr_176 rpntr
       (.D(D[2:1]),
        .E(E),
        .I1(\n_5_gr1.rfwft ),
        .I2(I1),
        .I3(I2),
        .I4(I3),
        .I5({\n_3_gr1.rfwft ,curr_fwft_state}),
        .I6(Q[1]),
        .O1(n_7_rpntr),
        .O2(O2),
        .Q(O1),
        .aclk(aclk),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .p_18_out(p_18_out),
        .ram_full_comb(ram_full_comb),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_vfifo_ctrl_0_rd_logic__parameterized0
   (m_axi_wvalid,
    O1,
    wr_pntr_plus1_pad,
    E,
    O2,
    O3,
    v1_reg,
    O4,
    v1_reg_0,
    I1,
    v1_reg_1,
    aclk,
    Q,
    m_axi_wready,
    I2,
    m_axi_wvalid_i,
    I3,
    I4);
  output m_axi_wvalid;
  output [7:0]O1;
  output [0:0]wr_pntr_plus1_pad;
  output [0:0]E;
  output O2;
  output [0:0]O3;
  output [3:0]v1_reg;
  output [8:0]O4;
  output [3:0]v1_reg_0;
  input I1;
  input [3:0]v1_reg_1;
  input aclk;
  input [1:0]Q;
  input m_axi_wready;
  input [8:0]I2;
  input m_axi_wvalid_i;
  input I3;
  input [7:0]I4;

  wire [0:0]E;
  wire I1;
  wire [8:0]I2;
  wire I3;
  wire [7:0]I4;
  wire [7:0]O1;
  wire O2;
  wire [0:0]O3;
  wire [8:0]O4;
  wire [1:0]Q;
  wire aclk;
  wire [3:0]\c1/v1_reg ;
  wire comp0;
  wire comp1;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire n_0_rpntr;
  wire \n_1_gr1.rfwft ;
  wire n_9_rpntr;
  wire p_18_out;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire [0:0]wr_pntr_plus1_pad;

axi_vfifo_ctrl_0_rd_fwft \gr1.rfwft 
       (.E(E),
        .I3(I3),
        .O1(\n_1_gr1.rfwft ),
        .O2(O2),
        .O3(O3),
        .Q(Q),
        .aclk(aclk),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_18_out(p_18_out),
        .wr_pntr_plus1_pad(wr_pntr_plus1_pad));
axi_vfifo_ctrl_0_rd_status_flags_ss__parameterized0 \grss.rsts 
       (.I1(I1),
        .I2(n_0_rpntr),
        .I3(n_9_rpntr),
        .Q(Q[1]),
        .aclk(aclk),
        .comp0(comp0),
        .comp1(comp1),
        .p_18_out(p_18_out),
        .v1_reg(\c1/v1_reg ),
        .v1_reg_1(v1_reg_1));
axi_vfifo_ctrl_0_rd_bin_cntr__parameterized0 rpntr
       (.E(E),
        .I1(\n_1_gr1.rfwft ),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(Q[1]),
        .O1(n_0_rpntr),
        .O2(n_9_rpntr),
        .O3(O4),
        .Q(O1),
        .aclk(aclk),
        .comp0(comp0),
        .comp1(comp1),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_18_out(p_18_out),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(\c1/v1_reg ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_vfifo_ctrl_0_rd_logic__parameterized0_6
   (comp0,
    comp1,
    p_18_out,
    empty_fwft_i_6,
    O1,
    O2,
    wr_pntr_plus1_pad,
    E,
    v1_reg,
    O3,
    v1_reg_0,
    O4,
    O5,
    I1,
    v1_reg_1,
    I2,
    aclk,
    Q,
    I3,
    I4,
    argen_to_tdf_tvalid,
    I5,
    I6);
  output comp0;
  output comp1;
  output p_18_out;
  output empty_fwft_i_6;
  output [7:0]O1;
  output [1:0]O2;
  output [0:0]wr_pntr_plus1_pad;
  output [0:0]E;
  output [3:0]v1_reg;
  output [8:0]O3;
  output [3:0]v1_reg_0;
  output O4;
  output [0:0]O5;
  input I1;
  input [3:0]v1_reg_1;
  input I2;
  input aclk;
  input [1:0]Q;
  input I3;
  input I4;
  input argen_to_tdf_tvalid;
  input [8:0]I5;
  input [7:0]I6;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [8:0]I5;
  wire [7:0]I6;
  wire [7:0]O1;
  wire [1:0]O2;
  wire [8:0]O3;
  wire O4;
  wire [0:0]O5;
  wire [1:0]Q;
  wire aclk;
  wire argen_to_tdf_tvalid;
  wire [3:0]\c1/v1_reg ;
  wire comp0;
  wire comp1;
  wire empty_fwft_i_6;
  wire n_29_rpntr;
  wire p_18_out;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire [0:0]wr_pntr_plus1_pad;

axi_vfifo_ctrl_0_rd_fwft_12 \gr1.rfwft 
       (.E(E),
        .I1(p_18_out),
        .I3(I3),
        .I4(I4),
        .O1(O2),
        .O2(O5),
        .O4(O4),
        .Q(Q),
        .aclk(aclk),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .empty_fwft_i_6(empty_fwft_i_6),
        .wr_pntr_plus1_pad(wr_pntr_plus1_pad));
axi_vfifo_ctrl_0_rd_status_flags_ss__parameterized0_13 \grss.rsts 
       (.I1(I1),
        .I2(n_29_rpntr),
        .I3(I2),
        .Q(Q[1]),
        .aclk(aclk),
        .comp0(comp0),
        .comp1(comp1),
        .p_18_out(p_18_out),
        .v1_reg(\c1/v1_reg ),
        .v1_reg_1(v1_reg_1));
axi_vfifo_ctrl_0_rd_bin_cntr__parameterized0_14 rpntr
       (.E(O5),
        .I1(Q[1]),
        .I5(I5),
        .I6(I6),
        .O1(O3),
        .O2(n_29_rpntr),
        .Q(O1),
        .aclk(aclk),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(\c1/v1_reg ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_vfifo_ctrl_0_rd_logic__parameterized1
   (empty_fwft_i_11,
    ram_full_comb,
    O1,
    wr_pntr_plus1_pad,
    O2,
    m_axi_bready,
    O3,
    we_bcnt,
    E,
    aclk,
    Q,
    I1,
    I2,
    I3,
    I4,
    m_axi_bvalid,
    O65,
    mem_init_done);
  output empty_fwft_i_11;
  output ram_full_comb;
  output O1;
  output [0:0]wr_pntr_plus1_pad;
  output [1:0]O2;
  output m_axi_bready;
  output [5:0]O3;
  output we_bcnt;
  output [0:0]E;
  input aclk;
  input [0:0]Q;
  input I1;
  input I2;
  input I3;
  input I4;
  input m_axi_bvalid;
  input [5:0]O65;
  input mem_init_done;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire [1:0]O2;
  wire [5:0]O3;
  wire [5:0]O65;
  wire [0:0]Q;
  wire aclk;
  wire empty_fwft_i_11;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire n_1_rpntr;
  wire p_18_out;
  wire ram_full_comb;
  wire we_bcnt;
  wire [0:0]wr_pntr_plus1_pad;

axi_vfifo_ctrl_0_rd_fwft_5 \gr1.rfwft 
       (.E(E),
        .I3(I3),
        .O1(O2),
        .O2(O1),
        .Q(Q),
        .aclk(aclk),
        .empty_fwft_i_11(empty_fwft_i_11),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .p_18_out(p_18_out),
        .we_bcnt(we_bcnt),
        .wr_pntr_plus1_pad(wr_pntr_plus1_pad));
axi_vfifo_ctrl_0_rd_status_flags_ss__parameterized1 \grss.rsts 
       (.I1(n_1_rpntr),
        .Q(Q),
        .aclk(aclk),
        .p_18_out(p_18_out));
axi_vfifo_ctrl_0_rd_bin_cntr__parameterized1 rpntr
       (.E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(O2),
        .O1(O1),
        .O2(n_1_rpntr),
        .O3(O3),
        .O65(O65),
        .Q(Q),
        .aclk(aclk),
        .m_axi_bvalid(m_axi_bvalid),
        .p_18_out(p_18_out),
        .ram_full_comb(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_vfifo_ctrl_0_rd_status_flags_ss
   (p_18_out,
    E,
    I1,
    aclk,
    Q,
    I2);
  output p_18_out;
  output [0:0]E;
  input I1;
  input aclk;
  input [0:0]Q;
  input I2;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire [0:0]Q;
  wire aclk;
  wire p_18_out;

LUT2 #(
    .INIT(4'h1)) 
     \gc0.count_d1[3]_i_1 
       (.I0(p_18_out),
        .I1(I2),
        .O(E));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I1),
        .PRE(Q),
        .Q(p_18_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_vfifo_ctrl_0_rd_status_flags_ss_160
   (p_18_out,
    I1,
    aclk,
    Q);
  output p_18_out;
  input I1;
  input aclk;
  input [0:0]Q;

  wire I1;
  wire [0:0]Q;
  wire aclk;
  wire p_18_out;

(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I1),
        .PRE(Q),
        .Q(p_18_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_vfifo_ctrl_0_rd_status_flags_ss_175
   (p_18_out,
    I1,
    aclk,
    Q);
  output p_18_out;
  input I1;
  input aclk;
  input [0:0]Q;

  wire I1;
  wire [0:0]Q;
  wire aclk;
  wire p_18_out;

(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I1),
        .PRE(Q),
        .Q(p_18_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_vfifo_ctrl_0_rd_status_flags_ss__parameterized0
   (comp0,
    comp1,
    p_18_out,
    v1_reg,
    I1,
    v1_reg_1,
    I2,
    I3,
    aclk,
    Q);
  output comp0;
  output comp1;
  output p_18_out;
  input [3:0]v1_reg;
  input I1;
  input [3:0]v1_reg_1;
  input I2;
  input I3;
  input aclk;
  input [0:0]Q;

  wire I1;
  wire I2;
  wire I3;
  wire [0:0]Q;
  wire aclk;
  wire comp0;
  wire comp1;
  wire p_18_out;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_1;

axi_vfifo_ctrl_0_fifo_generator_v12_0_compare__parameterized0_2 c1
       (.I1(I1),
        .comp0(comp0),
        .v1_reg(v1_reg));
axi_vfifo_ctrl_0_fifo_generator_v12_0_compare__parameterized0_3 c2
       (.I2(I2),
        .comp1(comp1),
        .v1_reg_1(v1_reg_1));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I3),
        .PRE(Q),
        .Q(p_18_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_vfifo_ctrl_0_rd_status_flags_ss__parameterized0_13
   (comp0,
    comp1,
    p_18_out,
    v1_reg,
    I1,
    v1_reg_1,
    I2,
    I3,
    aclk,
    Q);
  output comp0;
  output comp1;
  output p_18_out;
  input [3:0]v1_reg;
  input I1;
  input [3:0]v1_reg_1;
  input I2;
  input I3;
  input aclk;
  input [0:0]Q;

  wire I1;
  wire I2;
  wire I3;
  wire [0:0]Q;
  wire aclk;
  wire comp0;
  wire comp1;
  wire p_18_out;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_1;

axi_vfifo_ctrl_0_fifo_generator_v12_0_compare__parameterized0_15 c1
       (.I1(I1),
        .comp0(comp0),
        .v1_reg(v1_reg));
axi_vfifo_ctrl_0_fifo_generator_v12_0_compare__parameterized0_16 c2
       (.I2(I2),
        .comp1(comp1),
        .v1_reg_1(v1_reg_1));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I3),
        .PRE(Q),
        .Q(p_18_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_vfifo_ctrl_0_rd_status_flags_ss__parameterized1
   (p_18_out,
    I1,
    aclk,
    Q);
  output p_18_out;
  input I1;
  input aclk;
  input [0:0]Q;

  wire I1;
  wire [0:0]Q;
  wire aclk;
  wire p_18_out;

(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I1),
        .PRE(Q),
        .Q(p_18_out));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0_reset_blk_ramfifo
   (rst_full_gen_i_8,
    AR,
    rst_d2,
    O1,
    O2,
    aclk,
    Q,
    p_2_out);
  output rst_full_gen_i_8;
  output [0:0]AR;
  output rst_d2;
  output O1;
  output [1:0]O2;
  input aclk;
  input [0:0]Q;
  input p_2_out;

  wire [0:0]AR;
  wire O1;
  wire [1:0]O2;
  wire [0:0]Q;
  wire aclk;
  wire \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4 ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__4 ;
  wire p_2_out;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d1;
  wire rd_rst_asreg_d2;
  wire rst_d1;
  wire rst_d2;
  wire rst_d3;
  wire rst_full_gen_i_8;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d1;
  wire wr_rst_asreg_d2;

FDCE #(
    .INIT(1'b0)) 
     \grstd1.grst_full.grst_f.RST_FULL_GEN_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q),
        .D(rst_d3),
        .Q(rst_full_gen_i_8));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(rst_d2));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(Q),
        .Q(rst_d3));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(rd_rst_asreg_d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg_d1),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(aclk),
        .CE(rd_rst_asreg_d1),
        .D(1'b0),
        .PRE(Q),
        .Q(rd_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4 ),
        .Q(O2[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4 ),
        .Q(O2[1]));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(aclk),
        .CE(wr_rst_asreg_d1),
        .D(1'b0),
        .PRE(Q),
        .Q(wr_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__4 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__4 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__4 ),
        .Q(AR));
LUT2 #(
    .INIT(4'hB)) 
     ram_full_fb_i_i_4
       (.I0(rst_full_gen_i_8),
        .I1(p_2_out),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0_reset_blk_ramfifo_151
   (rst_full_gen_i,
    AR,
    rst_d2,
    O1,
    aclk,
    Q);
  output rst_full_gen_i;
  output [0:0]AR;
  output rst_d2;
  output [1:0]O1;
  input aclk;
  input [0:0]Q;

  wire [0:0]AR;
  wire [1:0]O1;
  wire [0:0]Q;
  wire aclk;
  wire \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2 ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d1;
  wire rd_rst_asreg_d2;
  wire rst_d1;
  wire rst_d2;
  wire rst_d3;
  wire rst_full_gen_i;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d1;
  wire wr_rst_asreg_d2;

FDCE #(
    .INIT(1'b0)) 
     \grstd1.grst_full.grst_f.RST_FULL_GEN_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q),
        .D(rst_d3),
        .Q(rst_full_gen_i));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(rst_d2));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(Q),
        .Q(rst_d3));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(rd_rst_asreg_d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg_d1),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(aclk),
        .CE(rd_rst_asreg_d1),
        .D(1'b0),
        .PRE(Q),
        .Q(rd_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2 ),
        .Q(O1[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2 ),
        .Q(O1[1]));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(aclk),
        .CE(wr_rst_asreg_d1),
        .D(1'b0),
        .PRE(Q),
        .Q(wr_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0_reset_blk_ramfifo_155
   (rst_full_gen_i,
    AR,
    O2,
    O1,
    aclk,
    Q);
  output rst_full_gen_i;
  output [0:0]AR;
  output O2;
  output [1:0]O1;
  input aclk;
  input [0:0]Q;

  wire [0:0]AR;
  wire [1:0]O1;
  wire O2;
  wire [0:0]Q;
  wire aclk;
  wire \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d1;
  wire rd_rst_asreg_d2;
  wire rst_d1;
  wire rst_d3;
  wire rst_full_gen_i;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

FDCE #(
    .INIT(1'b0)) 
     \grstd1.grst_full.grst_f.RST_FULL_GEN_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q),
        .D(rst_d3),
        .Q(rst_full_gen_i));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(O2));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(O2),
        .PRE(Q),
        .Q(rst_d3));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(rd_rst_asreg_d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg_d1),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(aclk),
        .CE(rd_rst_asreg_d1),
        .D(1'b0),
        .PRE(Q),
        .Q(rd_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ),
        .Q(O1[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ),
        .Q(O1[1]));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(aclk),
        .CE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ),
        .D(1'b0),
        .PRE(Q),
        .Q(wr_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0_reset_blk_ramfifo_169
   (AR,
    O1,
    aclk,
    Q);
  output [0:0]AR;
  output [1:0]O1;
  input aclk;
  input [0:0]Q;

  wire [0:0]AR;
  wire [1:0]O1;
  wire [0:0]Q;
  wire aclk;
  wire \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ;
  wire \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1 ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(aclk),
        .CE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ),
        .D(1'b0),
        .PRE(Q),
        .Q(rd_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1 ),
        .Q(O1[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1 ),
        .Q(O1[1]));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(aclk),
        .CE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ),
        .D(1'b0),
        .PRE(Q),
        .Q(wr_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized0
   (AR,
    O1,
    aclk,
    Q);
  output [0:0]AR;
  output [1:0]O1;
  input aclk;
  input [0:0]Q;

  wire [0:0]AR;
  wire [1:0]O1;
  wire [0:0]Q;
  wire aclk;
  wire \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ;
  wire \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(aclk),
        .CE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ),
        .D(1'b0),
        .PRE(Q),
        .Q(rd_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 ),
        .Q(O1[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 ),
        .Q(O1[1]));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(aclk),
        .CE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ),
        .D(1'b0),
        .PRE(Q),
        .Q(wr_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0_reset_blk_ramfifo__parameterized0_7
   (rst_full_gen_i_3,
    AR,
    rst_d2,
    O1,
    O2,
    aclk,
    Q,
    I1);
  output rst_full_gen_i_3;
  output [0:0]AR;
  output rst_d2;
  output O1;
  output [1:0]O2;
  input aclk;
  input [0:0]Q;
  input I1;

  wire [0:0]AR;
  wire I1;
  wire O1;
  wire [1:0]O2;
  wire [0:0]Q;
  wire aclk;
  wire \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3 ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d1;
  wire rd_rst_asreg_d2;
  wire rst_d1;
  wire rst_d2;
  wire rst_d3;
  wire rst_full_gen_i_3;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d1;
  wire wr_rst_asreg_d2;

FDCE #(
    .INIT(1'b0)) 
     \grstd1.grst_full.grst_f.RST_FULL_GEN_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q),
        .D(rst_d3),
        .Q(rst_full_gen_i_3));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(rst_d2));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(Q),
        .Q(rst_d3));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(rd_rst_asreg_d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg_d1),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(aclk),
        .CE(rd_rst_asreg_d1),
        .D(1'b0),
        .PRE(Q),
        .Q(rd_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3 ),
        .Q(O2[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3 ),
        .Q(O2[1]));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(aclk),
        .CE(wr_rst_asreg_d1),
        .D(1'b0),
        .PRE(Q),
        .Q(wr_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3 ),
        .Q(AR));
LUT2 #(
    .INIT(4'hB)) 
     ram_full_fb_i_i_2__0
       (.I0(rst_full_gen_i_3),
        .I1(I1),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module axi_vfifo_ctrl_0_rom__parameterized0
   (CHANNEL_DEPTH,
    Q,
    aclk);
  output [0:0]CHANNEL_DEPTH;
  input [0:0]Q;
  input aclk;

  wire [0:0]CHANNEL_DEPTH;
  wire [0:0]Q;
  wire aclk;

FDRE \greg_out.QSPO_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(CHANNEL_DEPTH),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module axi_vfifo_ctrl_0_rom__parameterized0_114
   (O1,
    Q,
    aclk);
  output O1;
  input [0:0]Q;
  input aclk;

  wire O1;
  wire [0:0]Q;
  wire aclk;

FDRE \greg_out.QSPO_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(O1),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module axi_vfifo_ctrl_0_rom__parameterized2
   (QSPO,
    Q,
    aclk);
  output [0:0]QSPO;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire [0:0]QSPO;
  wire aclk;

FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(QSPO),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module axi_vfifo_ctrl_0_rom__parameterized2_30
   (O1,
    Q,
    aclk);
  output O1;
  input [0:0]Q;
  input aclk;

  wire O1;
  wire [0:0]Q;
  wire aclk;

FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(O1),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module axi_vfifo_ctrl_0_rom__parameterized3
   (Q,
    I1,
    aclk);
  output [9:0]Q;
  input [0:0]I1;
  input aclk;

  wire [0:0]I1;
  wire [9:0]Q;
  wire aclk;

FDRE \greg_out.QSPO_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[5]),
        .R(I1));
FDRE \greg_out.QSPO_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[6]),
        .R(I1));
FDRE \greg_out.QSPO_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[7]),
        .R(I1));
FDRE \greg_out.QSPO_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[8]),
        .R(I1));
FDRE \greg_out.QSPO_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[9]),
        .R(I1));
FDRE \greg_out.QSPO_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[0]),
        .R(I1));
FDRE \greg_out.QSPO_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[1]),
        .R(I1));
FDRE \greg_out.QSPO_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[2]),
        .R(I1));
FDRE \greg_out.QSPO_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[3]),
        .R(I1));
FDRE \greg_out.QSPO_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[4]),
        .R(I1));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module axi_vfifo_ctrl_0_rom__parameterized3_31
   (Q,
    I1,
    aclk);
  output [9:0]Q;
  input [0:0]I1;
  input aclk;

  wire [0:0]I1;
  wire [9:0]Q;
  wire aclk;

FDRE \greg_out.QSPO_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[5]),
        .R(I1));
FDRE \greg_out.QSPO_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[6]),
        .R(I1));
FDRE \greg_out.QSPO_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[7]),
        .R(I1));
FDRE \greg_out.QSPO_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[8]),
        .R(I1));
FDRE \greg_out.QSPO_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[9]),
        .R(I1));
FDRE \greg_out.QSPO_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[0]),
        .R(I1));
FDRE \greg_out.QSPO_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[1]),
        .R(I1));
FDRE \greg_out.QSPO_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[2]),
        .R(I1));
FDRE \greg_out.QSPO_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[3]),
        .R(I1));
FDRE \greg_out.QSPO_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[4]),
        .R(I1));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module axi_vfifo_ctrl_0_rom__parameterized3_54
   (Q,
    I1,
    aclk);
  output [9:0]Q;
  input [0:0]I1;
  input aclk;

  wire [0:0]I1;
  wire [9:0]Q;
  wire aclk;

FDRE \greg_out.QSPO_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[5]),
        .R(I1));
FDRE \greg_out.QSPO_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[6]),
        .R(I1));
FDRE \greg_out.QSPO_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[7]),
        .R(I1));
FDRE \greg_out.QSPO_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[8]),
        .R(I1));
FDRE \greg_out.QSPO_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[9]),
        .R(I1));
FDRE \greg_out.QSPO_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[0]),
        .R(I1));
FDRE \greg_out.QSPO_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[1]),
        .R(I1));
FDRE \greg_out.QSPO_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[2]),
        .R(I1));
FDRE \greg_out.QSPO_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[3]),
        .R(I1));
FDRE \greg_out.QSPO_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[4]),
        .R(I1));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module axi_vfifo_ctrl_0_rom__parameterized3_76
   (Q,
    I1,
    aclk);
  output [9:0]Q;
  input [0:0]I1;
  input aclk;

  wire [0:0]I1;
  wire [9:0]Q;
  wire aclk;

FDRE \greg_out.QSPO_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[5]),
        .R(I1));
FDRE \greg_out.QSPO_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[6]),
        .R(I1));
FDRE \greg_out.QSPO_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[7]),
        .R(I1));
FDRE \greg_out.QSPO_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[8]),
        .R(I1));
FDRE \greg_out.QSPO_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[9]),
        .R(I1));
FDRE \greg_out.QSPO_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[0]),
        .R(I1));
FDRE \greg_out.QSPO_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[1]),
        .R(I1));
FDRE \greg_out.QSPO_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[2]),
        .R(I1));
FDRE \greg_out.QSPO_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[3]),
        .R(I1));
FDRE \greg_out.QSPO_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Q[4]),
        .R(I1));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module axi_vfifo_ctrl_0_rom__parameterized5
   (QSPO,
    Q,
    aclk);
  output [0:0]QSPO;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire [0:0]QSPO;
  wire aclk;

FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(QSPO),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module axi_vfifo_ctrl_0_rom__parameterized5_74
   (O1,
    Q,
    aclk);
  output O1;
  input [0:0]Q;
  input aclk;

  wire O1;
  wire [0:0]Q;
  wire aclk;

FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(O1),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module axi_vfifo_ctrl_0_sdpram_top
   (O1,
    O33,
    pntr_roll_over,
    D,
    rom_rd_addr_int,
    O35,
    CONV_INTEGER,
    S,
    O69,
    O70,
    O3,
    aclk,
    Q,
    O2,
    pntr_roll_over_reg,
    I41,
    I42,
    I1,
    pntr_rchd_end_addr1);
  output O1;
  output [0:0]O33;
  output pntr_roll_over;
  output [12:0]D;
  output rom_rd_addr_int;
  output [0:0]O35;
  output [0:0]CONV_INTEGER;
  output [0:0]S;
  output [0:0]O69;
  output [0:0]O70;
  output [0:0]O3;
  input aclk;
  input [0:0]Q;
  input [0:0]O2;
  input pntr_roll_over_reg;
  input [23:0]I41;
  input [12:0]I42;
  input I1;
  input [3:0]pntr_rchd_end_addr1;

  wire [0:0]CONV_INTEGER;
  wire [12:0]D;
  wire I1;
  wire [23:0]I41;
  wire [12:0]I42;
  wire O1;
  wire [0:0]O2;
  wire [0:0]O3;
  wire [0:0]O33;
  wire [0:0]O35;
  wire [0:0]O69;
  wire [0:0]O70;
  wire [0:0]Q;
  wire [0:0]S;
  wire aclk;
  wire \n_0_gfwd_mode.storage_data1[97]_i_2 ;
  wire n_0_ram_init_done_i_i_1;
  wire [3:0]pntr_rchd_end_addr1;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;

LUT4 #(
    .INIT(16'h0100)) 
     \gfwd_mode.storage_data1[97]_i_1 
       (.I0(I41[8]),
        .I1(I41[0]),
        .I2(I41[1]),
        .I3(\n_0_gfwd_mode.storage_data1[97]_i_2 ),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \gfwd_mode.storage_data1[97]_i_2 
       (.I0(I41[3]),
        .I1(I41[2]),
        .I2(I41[6]),
        .I3(I41[7]),
        .I4(I41[4]),
        .I5(I41[5]),
        .O(\n_0_gfwd_mode.storage_data1[97]_i_2 ));
LUT4 #(
    .INIT(16'h9009)) 
     \gfwd_mode.storage_data1[98]_i_15 
       (.I0(pntr_rchd_end_addr1[1]),
        .I1(I41[20]),
        .I2(pntr_rchd_end_addr1[0]),
        .I3(I41[19]),
        .O(O35));
LUT3 #(
    .INIT(8'hB8)) 
     \gfwd_mode.storage_data1[98]_i_31 
       (.I0(O2),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .O(CONV_INTEGER));
LUT3 #(
    .INIT(8'h1D)) 
     \gfwd_mode.storage_data1[98]_i_32 
       (.I0(rom_rd_addr_i),
        .I1(O1),
        .I2(O2),
        .O(S));
LUT3 #(
    .INIT(8'h04)) 
     \gfwd_mode.storage_data1[98]_i_5 
       (.I0(pntr_rchd_end_addr1[3]),
        .I1(I41[22]),
        .I2(pntr_rchd_end_addr1[2]),
        .O(O69));
LUT3 #(
    .INIT(8'h41)) 
     \gfwd_mode.storage_data1[98]_i_9 
       (.I0(pntr_rchd_end_addr1[3]),
        .I1(pntr_rchd_end_addr1[2]),
        .I2(I41[22]),
        .O(O70));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[0]_i_1 
       (.I0(I42[0]),
        .I1(I1),
        .I2(I41[23]),
        .I3(I41[9]),
        .O(D[0]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \gin_reg.wr_pntr_pf_dly[10]_i_1 
       (.I0(I42[10]),
        .I1(I1),
        .I2(I41[23]),
        .I3(rom_rd_addr_int),
        .I4(I41[19]),
        .O(D[10]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[11]_i_1 
       (.I0(I42[11]),
        .I1(I1),
        .I2(I41[23]),
        .I3(I41[20]),
        .O(D[11]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[12]_i_1 
       (.I0(I42[12]),
        .I1(I1),
        .I2(I41[23]),
        .I3(I41[21]),
        .O(D[12]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[1]_i_1 
       (.I0(I42[1]),
        .I1(I1),
        .I2(I41[23]),
        .I3(I41[10]),
        .O(D[1]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[2]_i_1 
       (.I0(I42[2]),
        .I1(I1),
        .I2(I41[23]),
        .I3(I41[11]),
        .O(D[2]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[3]_i_1 
       (.I0(I42[3]),
        .I1(I1),
        .I2(I41[23]),
        .I3(I41[12]),
        .O(D[3]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[4]_i_1 
       (.I0(I42[4]),
        .I1(I1),
        .I2(I41[23]),
        .I3(I41[13]),
        .O(D[4]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[5]_i_1 
       (.I0(I42[5]),
        .I1(I1),
        .I2(I41[23]),
        .I3(I41[14]),
        .O(D[5]));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[6]_i_1 
       (.I0(I42[6]),
        .I1(I1),
        .I2(I41[23]),
        .I3(I41[15]),
        .O(D[6]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[7]_i_1 
       (.I0(I42[7]),
        .I1(I1),
        .I2(I41[23]),
        .I3(I41[16]),
        .O(D[7]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[8]_i_1 
       (.I0(I42[8]),
        .I1(I1),
        .I2(I41[23]),
        .I3(I41[17]),
        .O(D[8]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[9]_i_1 
       (.I0(I42[9]),
        .I1(I1),
        .I2(I41[23]),
        .I3(I41[18]),
        .O(D[9]));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gin_reg.wr_pntr_roll_over_dly_i_1 
       (.I0(pntr_roll_over_reg),
        .I1(I41[23]),
        .O(pntr_roll_over));
FDRE #(
    .INIT(1'b0)) 
     \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT2 #(
    .INIT(4'h2)) 
     ram_init_done_i_i_1
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(n_0_ram_init_done_i_i_1));
FDRE #(
    .INIT(1'b0)) 
     ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_ram_init_done_i_i_1),
        .Q(O1),
        .R(1'b0));
LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_0_5_i_5
       (.I0(O2),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .O(O33));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_24_29_i_7
       (.I0(O2),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module axi_vfifo_ctrl_0_sdpram_top_117
   (O1,
    CO,
    O34,
    pntr_roll_over,
    D,
    rom_rd_addr_int_12,
    CONV_INTEGER,
    O2,
    Q,
    aclk,
    S,
    DI,
    I39,
    pntr_rchd_end_addr1,
    I1,
    I2,
    pntr_roll_over_reg_23,
    I43,
    I3,
    I44);
  output O1;
  output [0:0]CO;
  output [0:0]O34;
  output pntr_roll_over;
  output [28:0]D;
  output rom_rd_addr_int_12;
  output [0:0]CONV_INTEGER;
  output [0:0]O2;
  input [0:0]Q;
  input aclk;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]I39;
  input [10:0]pntr_rchd_end_addr1;
  input [0:0]I1;
  input I2;
  input pntr_roll_over_reg_23;
  input [28:0]I43;
  input I3;
  input [28:0]I44;

  wire [0:0]CO;
  wire [0:0]CONV_INTEGER;
  wire [28:0]D;
  wire [0:0]DI;
  wire [0:0]I1;
  wire I2;
  wire I3;
  wire [0:0]I39;
  wire [28:0]I43;
  wire [28:0]I44;
  wire O1;
  wire [0:0]O2;
  wire [0:0]O34;
  wire [0:0]Q;
  wire [0:0]S;
  wire aclk;
  wire n_0_ram_init_done_i_i_1__0;
  wire n_0_ram_reg_0_1_0_0_i_11__3;
  wire n_0_ram_reg_0_1_0_0_i_12;
  wire n_0_ram_reg_0_1_0_0_i_13;
  wire n_0_ram_reg_0_1_0_0_i_14;
  wire n_0_ram_reg_0_1_0_0_i_16;
  wire n_0_ram_reg_0_1_0_0_i_17__3;
  wire n_0_ram_reg_0_1_0_0_i_18;
  wire n_0_ram_reg_0_1_0_0_i_19__3;
  wire n_0_ram_reg_0_1_0_0_i_22;
  wire n_0_ram_reg_0_1_0_0_i_23;
  wire n_0_ram_reg_0_1_0_0_i_24;
  wire n_0_ram_reg_0_1_0_0_i_26;
  wire n_0_ram_reg_0_1_0_0_i_28;
  wire n_0_ram_reg_0_1_0_0_i_29;
  wire n_0_ram_reg_0_1_0_0_i_30;
  wire n_0_ram_reg_0_1_0_0_i_31;
  wire n_0_ram_reg_0_1_0_0_i_32;
  wire n_0_ram_reg_0_1_0_0_i_5;
  wire n_0_ram_reg_0_1_0_0_i_7;
  wire n_0_ram_reg_0_1_0_0_i_8;
  wire n_0_ram_reg_0_1_0_0_i_9;
  wire n_1_ram_reg_0_1_0_0_i_14;
  wire n_1_ram_reg_0_1_0_0_i_22;
  wire n_1_ram_reg_0_1_0_0_i_4;
  wire n_1_ram_reg_0_1_0_0_i_5;
  wire n_2_ram_reg_0_1_0_0_i_14;
  wire n_2_ram_reg_0_1_0_0_i_22;
  wire n_2_ram_reg_0_1_0_0_i_4;
  wire n_2_ram_reg_0_1_0_0_i_5;
  wire n_3_ram_reg_0_1_0_0_i_14;
  wire n_3_ram_reg_0_1_0_0_i_22;
  wire n_3_ram_reg_0_1_0_0_i_4;
  wire n_3_ram_reg_0_1_0_0_i_5;
  wire [10:0]pntr_rchd_end_addr1;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_23;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int_12;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_14_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_22_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_4_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_5_O_UNCONNECTED;

LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[0]_i_1 
       (.I0(I43[12]),
        .I1(I3),
        .I2(CO),
        .I3(I44[12]),
        .O(D[12]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \gin_reg.rd_pntr_pf_dly[10]_i_1 
       (.I0(I43[22]),
        .I1(I3),
        .I2(CO),
        .I3(rom_rd_addr_int_12),
        .I4(I44[22]),
        .O(D[22]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[11]_i_1 
       (.I0(I43[23]),
        .I1(I3),
        .I2(CO),
        .I3(I44[23]),
        .O(D[23]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[12]_i_1 
       (.I0(I43[24]),
        .I1(I3),
        .I2(CO),
        .I3(I44[24]),
        .O(D[24]));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[1]_i_1 
       (.I0(I43[13]),
        .I1(I3),
        .I2(CO),
        .I3(I44[13]),
        .O(D[13]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[2]_i_1 
       (.I0(I43[14]),
        .I1(I3),
        .I2(CO),
        .I3(I44[14]),
        .O(D[14]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[3]_i_1 
       (.I0(I43[15]),
        .I1(I3),
        .I2(CO),
        .I3(I44[15]),
        .O(D[15]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[4]_i_1 
       (.I0(I43[16]),
        .I1(I3),
        .I2(CO),
        .I3(I44[16]),
        .O(D[16]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[5]_i_1 
       (.I0(I43[17]),
        .I1(I3),
        .I2(CO),
        .I3(I44[17]),
        .O(D[17]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[6]_i_1 
       (.I0(I43[18]),
        .I1(I3),
        .I2(CO),
        .I3(I44[18]),
        .O(D[18]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[7]_i_1 
       (.I0(I43[19]),
        .I1(I3),
        .I2(CO),
        .I3(I44[19]),
        .O(D[19]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[8]_i_1 
       (.I0(I43[20]),
        .I1(I3),
        .I2(CO),
        .I3(I44[20]),
        .O(D[20]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[9]_i_1 
       (.I0(I43[21]),
        .I1(I3),
        .I2(CO),
        .I3(I44[21]),
        .O(D[21]));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gin_reg.wr_pntr_roll_over_dly_i_1__0 
       (.I0(pntr_roll_over_reg_23),
        .I1(CO),
        .O(pntr_roll_over));
LUT4 #(
    .INIT(16'h0B08)) 
     \gstage1.q_dly[10]_i_1 
       (.I0(I43[7]),
        .I1(I3),
        .I2(CO),
        .I3(I44[7]),
        .O(D[7]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gstage1.q_dly[11]_i_1 
       (.I0(I43[8]),
        .I1(I3),
        .I2(CO),
        .I3(I44[8]),
        .O(D[8]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gstage1.q_dly[12]_i_1 
       (.I0(I43[9]),
        .I1(I3),
        .I2(CO),
        .I3(I44[9]),
        .O(D[9]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gstage1.q_dly[13]_i_1 
       (.I0(I43[10]),
        .I1(I3),
        .I2(CO),
        .I3(I44[10]),
        .O(D[10]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gstage1.q_dly[14]_i_1 
       (.I0(I43[11]),
        .I1(I3),
        .I2(CO),
        .I3(I44[11]),
        .O(D[11]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gstage1.q_dly[28]_i_1 
       (.I0(I43[25]),
        .I1(I3),
        .I2(CO),
        .I3(I44[25]),
        .O(D[25]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gstage1.q_dly[29]_i_1 
       (.I0(I43[26]),
        .I1(I3),
        .I2(CO),
        .I3(I44[26]),
        .O(D[26]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gstage1.q_dly[30]_i_1 
       (.I0(I43[27]),
        .I1(I3),
        .I2(CO),
        .I3(I44[27]),
        .O(D[27]));
LUT4 #(
    .INIT(16'hFBF8)) 
     \gstage1.q_dly[31]_i_1 
       (.I0(I43[28]),
        .I1(I3),
        .I2(CO),
        .I3(I44[28]),
        .O(D[28]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gstage1.q_dly[3]_i_1 
       (.I0(I43[0]),
        .I1(I3),
        .I2(CO),
        .I3(I44[0]),
        .O(D[0]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gstage1.q_dly[4]_i_1 
       (.I0(I43[1]),
        .I1(I3),
        .I2(CO),
        .I3(I44[1]),
        .O(D[1]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gstage1.q_dly[5]_i_1 
       (.I0(I43[2]),
        .I1(I3),
        .I2(CO),
        .I3(I44[2]),
        .O(D[2]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gstage1.q_dly[6]_i_1 
       (.I0(I43[3]),
        .I1(I3),
        .I2(CO),
        .I3(I44[3]),
        .O(D[3]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gstage1.q_dly[7]_i_1 
       (.I0(I43[4]),
        .I1(I3),
        .I2(CO),
        .I3(I44[4]),
        .O(D[4]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gstage1.q_dly[8]_i_1 
       (.I0(I43[5]),
        .I1(I3),
        .I2(CO),
        .I3(I44[5]),
        .O(D[5]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gstage1.q_dly[9]_i_1 
       (.I0(I43[6]),
        .I1(I3),
        .I2(CO),
        .I3(I44[6]),
        .O(D[6]));
FDRE #(
    .INIT(1'b0)) 
     \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT2 #(
    .INIT(4'h2)) 
     ram_init_done_i_i_1__0
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(n_0_ram_init_done_i_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_ram_init_done_i_i_1__0),
        .Q(O1),
        .R(1'b0));
LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_0_0_i_1
       (.I0(I2),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .O(O34));
LUT3 #(
    .INIT(8'h41)) 
     ram_reg_0_1_0_0_i_11__3
       (.I0(pntr_rchd_end_addr1[9]),
        .I1(pntr_rchd_end_addr1[8]),
        .I2(I44[28]),
        .O(n_0_ram_reg_0_1_0_0_i_11__3));
LUT4 #(
    .INIT(16'h9009)) 
     ram_reg_0_1_0_0_i_12
       (.I0(pntr_rchd_end_addr1[7]),
        .I1(I44[27]),
        .I2(pntr_rchd_end_addr1[6]),
        .I3(I44[26]),
        .O(n_0_ram_reg_0_1_0_0_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     ram_reg_0_1_0_0_i_13
       (.I0(pntr_rchd_end_addr1[5]),
        .I1(I44[25]),
        .I2(pntr_rchd_end_addr1[4]),
        .I3(I44[24]),
        .O(n_0_ram_reg_0_1_0_0_i_13));
CARRY4 ram_reg_0_1_0_0_i_14
       (.CI(n_0_ram_reg_0_1_0_0_i_22),
        .CO({n_0_ram_reg_0_1_0_0_i_14,n_1_ram_reg_0_1_0_0_i_14,n_2_ram_reg_0_1_0_0_i_14,n_3_ram_reg_0_1_0_0_i_14}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_1_0_0_i_14_O_UNCONNECTED[3:0]),
        .S({n_0_ram_reg_0_1_0_0_i_23,n_0_ram_reg_0_1_0_0_i_24,S,n_0_ram_reg_0_1_0_0_i_26}));
LUT4 #(
    .INIT(16'h22B2)) 
     ram_reg_0_1_0_0_i_16
       (.I0(I44[21]),
        .I1(pntr_rchd_end_addr1[1]),
        .I2(I44[20]),
        .I3(pntr_rchd_end_addr1[0]),
        .O(n_0_ram_reg_0_1_0_0_i_16));
LUT4 #(
    .INIT(16'h9009)) 
     ram_reg_0_1_0_0_i_17__3
       (.I0(pntr_rchd_end_addr1[3]),
        .I1(I44[23]),
        .I2(pntr_rchd_end_addr1[2]),
        .I3(I44[22]),
        .O(n_0_ram_reg_0_1_0_0_i_17__3));
LUT4 #(
    .INIT(16'h9009)) 
     ram_reg_0_1_0_0_i_18
       (.I0(pntr_rchd_end_addr1[1]),
        .I1(I44[21]),
        .I2(pntr_rchd_end_addr1[0]),
        .I3(I44[20]),
        .O(n_0_ram_reg_0_1_0_0_i_18));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_19__3
       (.I0(I44[19]),
        .I1(I44[18]),
        .O(n_0_ram_reg_0_1_0_0_i_19__3));
CARRY4 ram_reg_0_1_0_0_i_22
       (.CI(1'b0),
        .CO({n_0_ram_reg_0_1_0_0_i_22,n_1_ram_reg_0_1_0_0_i_22,n_2_ram_reg_0_1_0_0_i_22,n_3_ram_reg_0_1_0_0_i_22}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,n_0_ram_reg_0_1_0_0_i_28}),
        .O(NLW_ram_reg_0_1_0_0_i_22_O_UNCONNECTED[3:0]),
        .S({n_0_ram_reg_0_1_0_0_i_29,n_0_ram_reg_0_1_0_0_i_30,n_0_ram_reg_0_1_0_0_i_31,n_0_ram_reg_0_1_0_0_i_32}));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_23
       (.I0(I44[15]),
        .I1(I44[14]),
        .O(n_0_ram_reg_0_1_0_0_i_23));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_24
       (.I0(I44[13]),
        .I1(I44[12]),
        .O(n_0_ram_reg_0_1_0_0_i_24));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_26
       (.I0(I44[9]),
        .I1(I44[8]),
        .O(n_0_ram_reg_0_1_0_0_i_26));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_28
       (.I0(I44[1]),
        .I1(I44[0]),
        .O(n_0_ram_reg_0_1_0_0_i_28));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_29
       (.I0(I44[7]),
        .I1(I44[6]),
        .O(n_0_ram_reg_0_1_0_0_i_29));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_30
       (.I0(I44[5]),
        .I1(I44[4]),
        .O(n_0_ram_reg_0_1_0_0_i_30));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_0_i_31
       (.I0(I44[3]),
        .I1(I44[2]),
        .O(n_0_ram_reg_0_1_0_0_i_31));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_0_i_32
       (.I0(I44[1]),
        .I1(I44[0]),
        .O(n_0_ram_reg_0_1_0_0_i_32));
LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_0_0_i_33
       (.I0(I2),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .O(CONV_INTEGER));
LUT3 #(
    .INIT(8'h1D)) 
     ram_reg_0_1_0_0_i_34
       (.I0(rom_rd_addr_i),
        .I1(O1),
        .I2(I2),
        .O(O2));
CARRY4 ram_reg_0_1_0_0_i_4
       (.CI(n_0_ram_reg_0_1_0_0_i_5),
        .CO({CO,n_1_ram_reg_0_1_0_0_i_4,n_2_ram_reg_0_1_0_0_i_4,n_3_ram_reg_0_1_0_0_i_4}),
        .CYINIT(1'b0),
        .DI({pntr_rchd_end_addr1[10],n_0_ram_reg_0_1_0_0_i_7,n_0_ram_reg_0_1_0_0_i_8,n_0_ram_reg_0_1_0_0_i_9}),
        .O(NLW_ram_reg_0_1_0_0_i_4_O_UNCONNECTED[3:0]),
        .S({I1,n_0_ram_reg_0_1_0_0_i_11__3,n_0_ram_reg_0_1_0_0_i_12,n_0_ram_reg_0_1_0_0_i_13}));
CARRY4 ram_reg_0_1_0_0_i_5
       (.CI(n_0_ram_reg_0_1_0_0_i_14),
        .CO({n_0_ram_reg_0_1_0_0_i_5,n_1_ram_reg_0_1_0_0_i_5,n_2_ram_reg_0_1_0_0_i_5,n_3_ram_reg_0_1_0_0_i_5}),
        .CYINIT(1'b0),
        .DI({DI,n_0_ram_reg_0_1_0_0_i_16,1'b0,1'b0}),
        .O(NLW_ram_reg_0_1_0_0_i_5_O_UNCONNECTED[3:0]),
        .S({n_0_ram_reg_0_1_0_0_i_17__3,n_0_ram_reg_0_1_0_0_i_18,n_0_ram_reg_0_1_0_0_i_19__3,I39}));
LUT3 #(
    .INIT(8'h04)) 
     ram_reg_0_1_0_0_i_7
       (.I0(pntr_rchd_end_addr1[9]),
        .I1(I44[28]),
        .I2(pntr_rchd_end_addr1[8]),
        .O(n_0_ram_reg_0_1_0_0_i_7));
LUT4 #(
    .INIT(16'h22B2)) 
     ram_reg_0_1_0_0_i_8
       (.I0(I44[27]),
        .I1(pntr_rchd_end_addr1[7]),
        .I2(I44[26]),
        .I3(pntr_rchd_end_addr1[6]),
        .O(n_0_ram_reg_0_1_0_0_i_8));
LUT4 #(
    .INIT(16'h22B2)) 
     ram_reg_0_1_0_0_i_9
       (.I0(I44[25]),
        .I1(pntr_rchd_end_addr1[5]),
        .I2(I44[24]),
        .I3(pntr_rchd_end_addr1[4]),
        .O(n_0_ram_reg_0_1_0_0_i_9));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_24_29_i_7__0
       (.I0(I2),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int_12));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module axi_vfifo_ctrl_0_sdpram_top__parameterized0
   (O1,
    O39,
    pntr_roll_over,
    D,
    rom_rd_addr_int_13,
    O40,
    O46,
    CONV_INTEGER,
    S,
    Q,
    aclk,
    O3,
    pntr_roll_over_reg_24,
    I45,
    p_0_in0_out,
    I1,
    I46,
    O47);
  output O1;
  output [0:0]O39;
  output pntr_roll_over;
  output [15:0]D;
  output rom_rd_addr_int_13;
  output [0:0]O40;
  output [0:0]O46;
  output [0:0]CONV_INTEGER;
  output [0:0]S;
  input [0:0]Q;
  input aclk;
  input [0:0]O3;
  input pntr_roll_over_reg_24;
  input [0:0]I45;
  input [15:0]p_0_in0_out;
  input I1;
  input [15:0]I46;
  input [1:0]O47;

  wire [0:0]CONV_INTEGER;
  wire [15:0]D;
  wire I1;
  wire [0:0]I45;
  wire [15:0]I46;
  wire O1;
  wire [0:0]O3;
  wire [0:0]O39;
  wire [0:0]O40;
  wire [0:0]O46;
  wire [1:0]O47;
  wire [0:0]Q;
  wire [0:0]S;
  wire aclk;
  wire n_0_ram_init_done_i_i_1__1;
  wire [15:0]p_0_in0_out;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_24;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int_13;

LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[0]_i_1__0 
       (.I0(p_0_in0_out[0]),
        .I1(I1),
        .I2(I45),
        .I3(I46[0]),
        .O(D[0]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[10]_i_1__0 
       (.I0(p_0_in0_out[10]),
        .I1(I1),
        .I2(I45),
        .I3(I46[10]),
        .O(D[10]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[11]_i_1__0 
       (.I0(p_0_in0_out[11]),
        .I1(I1),
        .I2(I45),
        .I3(I46[11]),
        .O(D[11]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[12]_i_1__0 
       (.I0(p_0_in0_out[12]),
        .I1(I1),
        .I2(I45),
        .I3(I46[12]),
        .O(D[12]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[13]_i_1 
       (.I0(p_0_in0_out[13]),
        .I1(I1),
        .I2(I45),
        .I3(I46[13]),
        .O(D[13]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[14]_i_1 
       (.I0(p_0_in0_out[14]),
        .I1(I1),
        .I2(I45),
        .I3(I46[14]),
        .O(D[14]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \gin_reg.wr_pntr_pf_dly[15]_i_1 
       (.I0(p_0_in0_out[15]),
        .I1(I1),
        .I2(I45),
        .I3(rom_rd_addr_int_13),
        .I4(I46[15]),
        .O(D[15]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[1]_i_1__0 
       (.I0(p_0_in0_out[1]),
        .I1(I1),
        .I2(I45),
        .I3(I46[1]),
        .O(D[1]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[2]_i_1__0 
       (.I0(p_0_in0_out[2]),
        .I1(I1),
        .I2(I45),
        .I3(I46[2]),
        .O(D[2]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[3]_i_1__0 
       (.I0(p_0_in0_out[3]),
        .I1(I1),
        .I2(I45),
        .I3(I46[3]),
        .O(D[3]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[4]_i_1__0 
       (.I0(p_0_in0_out[4]),
        .I1(I1),
        .I2(I45),
        .I3(I46[4]),
        .O(D[4]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[5]_i_1__0 
       (.I0(p_0_in0_out[5]),
        .I1(I1),
        .I2(I45),
        .I3(I46[5]),
        .O(D[5]));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[6]_i_1__0 
       (.I0(p_0_in0_out[6]),
        .I1(I1),
        .I2(I45),
        .I3(I46[6]),
        .O(D[6]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[7]_i_1__0 
       (.I0(p_0_in0_out[7]),
        .I1(I1),
        .I2(I45),
        .I3(I46[7]),
        .O(D[7]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[8]_i_1__0 
       (.I0(p_0_in0_out[8]),
        .I1(I1),
        .I2(I45),
        .I3(I46[8]),
        .O(D[8]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[9]_i_1__0 
       (.I0(p_0_in0_out[9]),
        .I1(I1),
        .I2(I45),
        .I3(I46[9]),
        .O(D[9]));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gin_reg.wr_pntr_roll_over_dly_i_1__1 
       (.I0(pntr_roll_over_reg_24),
        .I1(I45),
        .O(pntr_roll_over));
FDRE #(
    .INIT(1'b0)) 
     \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT2 #(
    .INIT(4'h2)) 
     ram_init_done_i_i_1__1
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(n_0_ram_init_done_i_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_ram_init_done_i_i_1__1),
        .Q(O1),
        .R(1'b0));
LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_0_0_i_1__0
       (.I0(O3),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .O(O39));
LUT4 #(
    .INIT(16'h9009)) 
     ram_reg_0_1_0_0_i_21
       (.I0(O47[1]),
        .I1(I46[13]),
        .I2(O47[0]),
        .I3(I46[12]),
        .O(O46));
LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_0_0_i_32__0
       (.I0(O3),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .O(CONV_INTEGER));
LUT3 #(
    .INIT(8'h1D)) 
     ram_reg_0_1_0_0_i_33__0
       (.I0(rom_rd_addr_i),
        .I1(O1),
        .I2(O3),
        .O(S));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_12_15_i_6
       (.I0(O3),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int_13));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     ram_reg_0_1_12_15_i_7
       (.I0(O3),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .I3(I45),
        .I4(I46[15]),
        .O(O40));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module axi_vfifo_ctrl_0_sdpram_top__parameterized0_32
   (O1,
    O44,
    pntr_roll_over,
    O2,
    rom_rd_addr_int_14,
    O45,
    O48,
    CONV_INTEGER,
    S,
    Q,
    aclk,
    D,
    pntr_roll_over_reg_25,
    I48,
    I49,
    I1,
    O49);
  output O1;
  output [0:0]O44;
  output pntr_roll_over;
  output [15:0]O2;
  output rom_rd_addr_int_14;
  output [0:0]O45;
  output [0:0]O48;
  output [0:0]CONV_INTEGER;
  output [0:0]S;
  input [0:0]Q;
  input aclk;
  input [16:0]D;
  input pntr_roll_over_reg_25;
  input [0:0]I48;
  input [15:0]I49;
  input I1;
  input [1:0]O49;

  wire [0:0]CONV_INTEGER;
  wire [16:0]D;
  wire I1;
  wire [0:0]I48;
  wire [15:0]I49;
  wire O1;
  wire [15:0]O2;
  wire [0:0]O44;
  wire [0:0]O45;
  wire [0:0]O48;
  wire [1:0]O49;
  wire [0:0]Q;
  wire [0:0]S;
  wire aclk;
  wire n_0_ram_init_done_i_i_1__2;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_25;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int_14;

LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[0]_i_1__0 
       (.I0(I49[0]),
        .I1(I1),
        .I2(I48),
        .I3(D[1]),
        .O(O2[0]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[10]_i_1__0 
       (.I0(I49[10]),
        .I1(I1),
        .I2(I48),
        .I3(D[11]),
        .O(O2[10]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[11]_i_1__0 
       (.I0(I49[11]),
        .I1(I1),
        .I2(I48),
        .I3(D[12]),
        .O(O2[11]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[12]_i_1__0 
       (.I0(I49[12]),
        .I1(I1),
        .I2(I48),
        .I3(D[13]),
        .O(O2[12]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[13]_i_1 
       (.I0(I49[13]),
        .I1(I1),
        .I2(I48),
        .I3(D[14]),
        .O(O2[13]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[14]_i_1 
       (.I0(I49[14]),
        .I1(I1),
        .I2(I48),
        .I3(D[15]),
        .O(O2[14]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \gin_reg.rd_pntr_pf_dly[15]_i_1 
       (.I0(I49[15]),
        .I1(I1),
        .I2(I48),
        .I3(rom_rd_addr_int_14),
        .I4(D[16]),
        .O(O2[15]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[1]_i_1__0 
       (.I0(I49[1]),
        .I1(I1),
        .I2(I48),
        .I3(D[2]),
        .O(O2[1]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[2]_i_1__0 
       (.I0(I49[2]),
        .I1(I1),
        .I2(I48),
        .I3(D[3]),
        .O(O2[2]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[3]_i_1__0 
       (.I0(I49[3]),
        .I1(I1),
        .I2(I48),
        .I3(D[4]),
        .O(O2[3]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[4]_i_1__0 
       (.I0(I49[4]),
        .I1(I1),
        .I2(I48),
        .I3(D[5]),
        .O(O2[4]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[5]_i_1__0 
       (.I0(I49[5]),
        .I1(I1),
        .I2(I48),
        .I3(D[6]),
        .O(O2[5]));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[6]_i_1__0 
       (.I0(I49[6]),
        .I1(I1),
        .I2(I48),
        .I3(D[7]),
        .O(O2[6]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[7]_i_1__0 
       (.I0(I49[7]),
        .I1(I1),
        .I2(I48),
        .I3(D[8]),
        .O(O2[7]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[8]_i_1__0 
       (.I0(I49[8]),
        .I1(I1),
        .I2(I48),
        .I3(D[9]),
        .O(O2[8]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[9]_i_1__0 
       (.I0(I49[9]),
        .I1(I1),
        .I2(I48),
        .I3(D[10]),
        .O(O2[9]));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gin_reg.wr_pntr_roll_over_dly_i_1__2 
       (.I0(pntr_roll_over_reg_25),
        .I1(I48),
        .O(pntr_roll_over));
FDRE #(
    .INIT(1'b0)) 
     \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT2 #(
    .INIT(4'h2)) 
     ram_init_done_i_i_1__2
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(n_0_ram_init_done_i_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_ram_init_done_i_i_1__2),
        .Q(O1),
        .R(1'b0));
LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_0_0_i_1__1
       (.I0(D[0]),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .O(O44));
LUT4 #(
    .INIT(16'h9009)) 
     ram_reg_0_1_0_0_i_21__0
       (.I0(O49[1]),
        .I1(D[14]),
        .I2(O49[0]),
        .I3(D[13]),
        .O(O48));
LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_0_0_i_32__1
       (.I0(D[0]),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .O(CONV_INTEGER));
LUT3 #(
    .INIT(8'h1D)) 
     ram_reg_0_1_0_0_i_33__1
       (.I0(rom_rd_addr_i),
        .I1(O1),
        .I2(D[0]),
        .O(S));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_12_15_i_6__0
       (.I0(D[0]),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int_14));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     ram_reg_0_1_12_15_i_7__0
       (.I0(D[0]),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .I3(I48),
        .I4(D[16]),
        .O(O45));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module axi_vfifo_ctrl_0_sdpram_top__parameterized0_55
   (O1,
    O50,
    pntr_roll_over,
    D,
    rom_rd_addr_int_15,
    O51,
    O54,
    CONV_INTEGER,
    S,
    Q,
    aclk,
    O3,
    pntr_roll_over_reg_26,
    I51,
    I52,
    I1,
    I53,
    O55);
  output O1;
  output [0:0]O50;
  output pntr_roll_over;
  output [15:0]D;
  output rom_rd_addr_int_15;
  output [0:0]O51;
  output [0:0]O54;
  output [0:0]CONV_INTEGER;
  output [0:0]S;
  input [0:0]Q;
  input aclk;
  input [0:0]O3;
  input pntr_roll_over_reg_26;
  input [0:0]I51;
  input [15:0]I52;
  input I1;
  input [15:0]I53;
  input [1:0]O55;

  wire [0:0]CONV_INTEGER;
  wire [15:0]D;
  wire I1;
  wire [0:0]I51;
  wire [15:0]I52;
  wire [15:0]I53;
  wire O1;
  wire [0:0]O3;
  wire [0:0]O50;
  wire [0:0]O51;
  wire [0:0]O54;
  wire [1:0]O55;
  wire [0:0]Q;
  wire [0:0]S;
  wire aclk;
  wire n_0_ram_init_done_i_i_1__3;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_26;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int_15;

LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[0]_i_1__1 
       (.I0(I52[0]),
        .I1(I1),
        .I2(I51),
        .I3(I53[0]),
        .O(D[0]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[10]_i_1__1 
       (.I0(I52[10]),
        .I1(I1),
        .I2(I51),
        .I3(I53[10]),
        .O(D[10]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[11]_i_1__1 
       (.I0(I52[11]),
        .I1(I1),
        .I2(I51),
        .I3(I53[11]),
        .O(D[11]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[12]_i_1__1 
       (.I0(I52[12]),
        .I1(I1),
        .I2(I51),
        .I3(I53[12]),
        .O(D[12]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[13]_i_1__0 
       (.I0(I52[13]),
        .I1(I1),
        .I2(I51),
        .I3(I53[13]),
        .O(D[13]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[14]_i_1__0 
       (.I0(I52[14]),
        .I1(I1),
        .I2(I51),
        .I3(I53[14]),
        .O(D[14]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \gin_reg.wr_pntr_pf_dly[15]_i_1__0 
       (.I0(I52[15]),
        .I1(I1),
        .I2(I51),
        .I3(rom_rd_addr_int_15),
        .I4(I53[15]),
        .O(D[15]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[1]_i_1__1 
       (.I0(I52[1]),
        .I1(I1),
        .I2(I51),
        .I3(I53[1]),
        .O(D[1]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[2]_i_1__1 
       (.I0(I52[2]),
        .I1(I1),
        .I2(I51),
        .I3(I53[2]),
        .O(D[2]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[3]_i_1__1 
       (.I0(I52[3]),
        .I1(I1),
        .I2(I51),
        .I3(I53[3]),
        .O(D[3]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[4]_i_1__1 
       (.I0(I52[4]),
        .I1(I1),
        .I2(I51),
        .I3(I53[4]),
        .O(D[4]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[5]_i_1__1 
       (.I0(I52[5]),
        .I1(I1),
        .I2(I51),
        .I3(I53[5]),
        .O(D[5]));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[6]_i_1__1 
       (.I0(I52[6]),
        .I1(I1),
        .I2(I51),
        .I3(I53[6]),
        .O(D[6]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[7]_i_1__1 
       (.I0(I52[7]),
        .I1(I1),
        .I2(I51),
        .I3(I53[7]),
        .O(D[7]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[8]_i_1__1 
       (.I0(I52[8]),
        .I1(I1),
        .I2(I51),
        .I3(I53[8]),
        .O(D[8]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.wr_pntr_pf_dly[9]_i_1__1 
       (.I0(I52[9]),
        .I1(I1),
        .I2(I51),
        .I3(I53[9]),
        .O(D[9]));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gin_reg.wr_pntr_roll_over_dly_i_1__3 
       (.I0(pntr_roll_over_reg_26),
        .I1(I51),
        .O(pntr_roll_over));
FDRE #(
    .INIT(1'b0)) 
     \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT2 #(
    .INIT(4'h2)) 
     ram_init_done_i_i_1__3
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(n_0_ram_init_done_i_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_ram_init_done_i_i_1__3),
        .Q(O1),
        .R(1'b0));
LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_0_0_i_1__2
       (.I0(O3),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .O(O50));
LUT4 #(
    .INIT(16'h9009)) 
     ram_reg_0_1_0_0_i_21__1
       (.I0(O55[1]),
        .I1(I53[13]),
        .I2(O55[0]),
        .I3(I53[12]),
        .O(O54));
LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_0_0_i_32__2
       (.I0(O3),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .O(CONV_INTEGER));
LUT3 #(
    .INIT(8'h1D)) 
     ram_reg_0_1_0_0_i_33__2
       (.I0(rom_rd_addr_i),
        .I1(O1),
        .I2(O3),
        .O(S));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_12_15_i_6__1
       (.I0(O3),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int_15));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     ram_reg_0_1_12_15_i_7__1
       (.I0(O3),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .I3(I51),
        .I4(I53[15]),
        .O(O51));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module axi_vfifo_ctrl_0_sdpram_top__parameterized0_79
   (O1,
    O52,
    pntr_roll_over,
    O2,
    rom_rd_addr_int_16,
    O53,
    O56,
    CONV_INTEGER,
    S,
    Q,
    aclk,
    D,
    pntr_roll_over_reg_27,
    I54,
    I55,
    I1,
    O57);
  output O1;
  output [0:0]O52;
  output pntr_roll_over;
  output [15:0]O2;
  output rom_rd_addr_int_16;
  output [0:0]O53;
  output [0:0]O56;
  output [0:0]CONV_INTEGER;
  output [0:0]S;
  input [0:0]Q;
  input aclk;
  input [16:0]D;
  input pntr_roll_over_reg_27;
  input [0:0]I54;
  input [15:0]I55;
  input I1;
  input [1:0]O57;

  wire [0:0]CONV_INTEGER;
  wire [16:0]D;
  wire I1;
  wire [0:0]I54;
  wire [15:0]I55;
  wire O1;
  wire [15:0]O2;
  wire [0:0]O52;
  wire [0:0]O53;
  wire [0:0]O56;
  wire [1:0]O57;
  wire [0:0]Q;
  wire [0:0]S;
  wire aclk;
  wire n_0_ram_init_done_i_i_1__4;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_27;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int_16;

LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[0]_i_1__1 
       (.I0(I55[0]),
        .I1(I1),
        .I2(I54),
        .I3(D[1]),
        .O(O2[0]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[10]_i_1__1 
       (.I0(I55[10]),
        .I1(I1),
        .I2(I54),
        .I3(D[11]),
        .O(O2[10]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[11]_i_1__1 
       (.I0(I55[11]),
        .I1(I1),
        .I2(I54),
        .I3(D[12]),
        .O(O2[11]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[12]_i_1__1 
       (.I0(I55[12]),
        .I1(I1),
        .I2(I54),
        .I3(D[13]),
        .O(O2[12]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[13]_i_1__0 
       (.I0(I55[13]),
        .I1(I1),
        .I2(I54),
        .I3(D[14]),
        .O(O2[13]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[14]_i_1__0 
       (.I0(I55[14]),
        .I1(I1),
        .I2(I54),
        .I3(D[15]),
        .O(O2[14]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \gin_reg.rd_pntr_pf_dly[15]_i_1__0 
       (.I0(I55[15]),
        .I1(I1),
        .I2(I54),
        .I3(rom_rd_addr_int_16),
        .I4(D[16]),
        .O(O2[15]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[1]_i_1__1 
       (.I0(I55[1]),
        .I1(I1),
        .I2(I54),
        .I3(D[2]),
        .O(O2[1]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[2]_i_1__1 
       (.I0(I55[2]),
        .I1(I1),
        .I2(I54),
        .I3(D[3]),
        .O(O2[2]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[3]_i_1__1 
       (.I0(I55[3]),
        .I1(I1),
        .I2(I54),
        .I3(D[4]),
        .O(O2[3]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[4]_i_1__1 
       (.I0(I55[4]),
        .I1(I1),
        .I2(I54),
        .I3(D[5]),
        .O(O2[4]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[5]_i_1__1 
       (.I0(I55[5]),
        .I1(I1),
        .I2(I54),
        .I3(D[6]),
        .O(O2[5]));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[6]_i_1__1 
       (.I0(I55[6]),
        .I1(I1),
        .I2(I54),
        .I3(D[7]),
        .O(O2[6]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[7]_i_1__1 
       (.I0(I55[7]),
        .I1(I1),
        .I2(I54),
        .I3(D[8]),
        .O(O2[7]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[8]_i_1__1 
       (.I0(I55[8]),
        .I1(I1),
        .I2(I54),
        .I3(D[9]),
        .O(O2[8]));
LUT4 #(
    .INIT(16'h0B08)) 
     \gin_reg.rd_pntr_pf_dly[9]_i_1__1 
       (.I0(I55[9]),
        .I1(I1),
        .I2(I54),
        .I3(D[10]),
        .O(O2[9]));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gin_reg.wr_pntr_roll_over_dly_i_1__4 
       (.I0(pntr_roll_over_reg_27),
        .I1(I54),
        .O(pntr_roll_over));
FDRE #(
    .INIT(1'b0)) 
     \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT2 #(
    .INIT(4'h2)) 
     ram_init_done_i_i_1__4
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(n_0_ram_init_done_i_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_ram_init_done_i_i_1__4),
        .Q(O1),
        .R(1'b0));
LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_0_0_i_1__3
       (.I0(D[0]),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .O(O52));
LUT4 #(
    .INIT(16'h9009)) 
     ram_reg_0_1_0_0_i_21__2
       (.I0(O57[1]),
        .I1(D[14]),
        .I2(O57[0]),
        .I3(D[13]),
        .O(O56));
LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_0_0_i_32__3
       (.I0(D[0]),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .O(CONV_INTEGER));
LUT3 #(
    .INIT(8'h1D)) 
     ram_reg_0_1_0_0_i_33__3
       (.I0(rom_rd_addr_i),
        .I1(O1),
        .I2(D[0]),
        .O(S));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_12_15_i_6__2
       (.I0(D[0]),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int_16));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     ram_reg_0_1_12_15_i_7__2
       (.I0(D[0]),
        .I1(O1),
        .I2(rom_rd_addr_i),
        .I3(I54),
        .I4(D[16]),
        .O(O53));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff
   (reg_slice_payload_in,
    D,
    O1,
    ch_mask_mm2s,
    next_state,
    O3,
    O4,
    curr_state,
    I5,
    p_3_in,
    s_axis_tready_arb_rs_in,
    I3,
    Q,
    I6,
    I1,
    I2,
    I7,
    I8,
    I4,
    I9,
    aclk);
  output [0:0]reg_slice_payload_in;
  output [3:0]D;
  output O1;
  output [0:0]ch_mask_mm2s;
  output next_state;
  output O3;
  output O4;
  input curr_state;
  input [3:0]I5;
  input p_3_in;
  input s_axis_tready_arb_rs_in;
  input I3;
  input [0:0]Q;
  input I6;
  input [0:0]I1;
  input I2;
  input I7;
  input [0:0]I8;
  input I4;
  input [0:0]I9;
  input aclk;

  wire [3:0]D;
  wire [0:0]I1;
  wire I2;
  wire I3;
  wire I4;
  wire [3:0]I5;
  wire I6;
  wire I7;
  wire [0:0]I8;
  wire [0:0]I9;
  wire O1;
  wire O3;
  wire O4;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]ch_mask_mm2s;
  wire curr_state;
  wire n_0_Q_i_1;
  wire next_state;
  wire p_3_in;
  wire [0:0]reg_slice_payload_in;
  wire s_axis_tready_arb_rs_in;

LUT5 #(
    .INIT(32'h0000EEE0)) 
     Q_i_1
       (.I0(ch_mask_mm2s),
        .I1(I7),
        .I2(I8),
        .I3(I4),
        .I4(I9),
        .O(n_0_Q_i_1));
FDRE #(
    .INIT(1'b0)) 
     Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_Q_i_1),
        .Q(ch_mask_mm2s),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT3 #(
    .INIT(8'h60)) 
     \ch_arb_cntr_reg[0]_i_1 
       (.I0(O1),
        .I1(I5[0]),
        .I2(curr_state),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT5 #(
    .INIT(32'h9AFF9A00)) 
     \ch_arb_cntr_reg[1]_i_1 
       (.I0(I5[1]),
        .I1(I5[0]),
        .I2(O1),
        .I3(curr_state),
        .I4(p_3_in),
        .O(D[1]));
LUT6 #(
    .INIT(64'hAA9A0000AA9AFFFF)) 
     \ch_arb_cntr_reg[2]_i_1 
       (.I0(I5[2]),
        .I1(I5[1]),
        .I2(O1),
        .I3(I5[0]),
        .I4(curr_state),
        .I5(p_3_in),
        .O(D[2]));
LUT6 #(
    .INIT(64'hAAAAAA8A00000020)) 
     \ch_arb_cntr_reg[3]_i_1 
       (.I0(curr_state),
        .I1(I5[1]),
        .I2(O1),
        .I3(I5[0]),
        .I4(I5[2]),
        .I5(I5[3]),
        .O(D[3]));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT4 #(
    .INIT(16'hABA8)) 
     \ch_mask[0]_i_1 
       (.I0(p_3_in),
        .I1(reg_slice_payload_in),
        .I2(I2),
        .I3(I6),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT4 #(
    .INIT(16'hABA8)) 
     \ch_mask[1]_i_1 
       (.I0(I6),
        .I1(reg_slice_payload_in),
        .I2(I2),
        .I3(p_3_in),
        .O(O3));
LUT6 #(
    .INIT(64'hFFFFF0F0FFEFF0F0)) 
     curr_state_i_1__0
       (.I0(D[2]),
        .I1(D[1]),
        .I2(O1),
        .I3(I5[0]),
        .I4(curr_state),
        .I5(D[3]),
        .O(next_state));
LUT6 #(
    .INIT(64'h0000000000000400)) 
     \gfwd_rev.storage_data1[1]_i_2 
       (.I0(D[3]),
        .I1(curr_state),
        .I2(I5[0]),
        .I3(O1),
        .I4(D[1]),
        .I5(D[2]),
        .O(reg_slice_payload_in));
LUT6 #(
    .INIT(64'hAAAAAAAA00000200)) 
     \gfwd_rev.storage_data2[1]_i_2 
       (.I0(s_axis_tready_arb_rs_in),
        .I1(I3),
        .I2(Q),
        .I3(I6),
        .I4(ch_mask_mm2s),
        .I5(I1),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff_138
   (O1,
    DIB,
    O2,
    O3,
    reg_slice_payload_in,
    O4,
    rd_data_mm2s_gcnt,
    DOA,
    I1,
    I2,
    DOB,
    Q,
    I3,
    I4,
    ch_mask_mm2s,
    I6,
    p_3_in,
    mux4_out,
    I8,
    I9,
    aclk);
  output O1;
  output [1:0]DIB;
  output O2;
  output O3;
  output [0:0]reg_slice_payload_in;
  output [0:0]O4;
  input [3:0]rd_data_mm2s_gcnt;
  input [1:0]DOA;
  input I1;
  input I2;
  input [1:0]DOB;
  input [1:0]Q;
  input I3;
  input I4;
  input [0:0]ch_mask_mm2s;
  input I6;
  input p_3_in;
  input [0:0]mux4_out;
  input [0:0]I8;
  input [0:0]I9;
  input aclk;

  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I6;
  wire [0:0]I8;
  wire [0:0]I9;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O4;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]ch_mask_mm2s;
  wire [0:0]mux4_out;
  wire n_0_Q_i_1;
  wire n_0_Q_i_4;
  wire p_3_in;
  wire [3:0]rd_data_mm2s_gcnt;
  wire [0:0]reg_slice_payload_in;

LUT5 #(
    .INIT(32'h55555545)) 
     \FSM_sequential_gfwd_rev.state[1]_i_2 
       (.I0(reg_slice_payload_in),
        .I1(ch_mask_mm2s),
        .I2(I6),
        .I3(Q[0]),
        .I4(I3),
        .O(O3));
LUT5 #(
    .INIT(32'h0000EE0E)) 
     Q_i_1
       (.I0(O4),
        .I1(mux4_out),
        .I2(I8),
        .I3(O1),
        .I4(I9),
        .O(n_0_Q_i_1));
LUT5 #(
    .INIT(32'hF6FFFFF6)) 
     Q_i_3
       (.I0(DIB[1]),
        .I1(rd_data_mm2s_gcnt[3]),
        .I2(n_0_Q_i_4),
        .I3(rd_data_mm2s_gcnt[2]),
        .I4(DIB[0]),
        .O(O1));
LUT6 #(
    .INIT(64'hFF9F6FFFFFCFFFCF)) 
     Q_i_4
       (.I0(DOA[1]),
        .I1(rd_data_mm2s_gcnt[1]),
        .I2(I1),
        .I3(rd_data_mm2s_gcnt[0]),
        .I4(DOA[0]),
        .I5(I2),
        .O(n_0_Q_i_4));
FDRE #(
    .INIT(1'b0)) 
     Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_Q_i_1),
        .Q(O4),
        .R(1'b0));
LUT5 #(
    .INIT(32'h020202AA)) 
     \ch_mask[1]_i_2 
       (.I0(O3),
        .I1(Q[0]),
        .I2(I3),
        .I3(Q[1]),
        .I4(I4),
        .O(O2));
LUT4 #(
    .INIT(16'h0010)) 
     \gfwd_rev.storage_data1[0]_i_2 
       (.I0(I4),
        .I1(Q[1]),
        .I2(p_3_in),
        .I3(O4),
        .O(reg_slice_payload_in));
LUT5 #(
    .INIT(32'h2AAA8000)) 
     ram_reg_0_1_0_3_i_4
       (.I0(I2),
        .I1(DOB[0]),
        .I2(DOA[1]),
        .I3(DOA[0]),
        .I4(DOB[1]),
        .O(DIB[1]));
LUT4 #(
    .INIT(16'h7800)) 
     ram_reg_0_1_0_3_i_5
       (.I0(DOA[0]),
        .I1(DOA[1]),
        .I2(DOB[0]),
        .I3(I2),
        .O(DIB[0]));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff_141
   (mctf_full,
    \active_ch_dly_reg[4]_8 ,
    p_0_out_3,
    p_0_out_4,
    I3,
    Q,
    aclk);
  output [0:0]mctf_full;
  input \active_ch_dly_reg[4]_8 ;
  input p_0_out_3;
  input p_0_out_4;
  input I3;
  input [0:0]Q;
  input aclk;

  wire I3;
  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4]_8 ;
  wire [0:0]mctf_full;
  wire n_0_Q_i_1;
  wire p_0_out_3;
  wire p_0_out_4;

LUT6 #(
    .INIT(64'h00000000BABA00BA)) 
     Q_i_1
       (.I0(mctf_full),
        .I1(\active_ch_dly_reg[4]_8 ),
        .I2(p_0_out_3),
        .I3(p_0_out_4),
        .I4(I3),
        .I5(Q),
        .O(n_0_Q_i_1));
FDRE #(
    .INIT(1'b0)) 
     Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_Q_i_1),
        .Q(mctf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff_142
   (mctf_full,
    p_0_out_3,
    \active_ch_dly_reg[4]_8 ,
    I3,
    p_0_out_4,
    Q,
    aclk);
  output [0:0]mctf_full;
  input p_0_out_3;
  input \active_ch_dly_reg[4]_8 ;
  input I3;
  input p_0_out_4;
  input [0:0]Q;
  input aclk;

  wire I3;
  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4]_8 ;
  wire [0:0]mctf_full;
  wire n_0_Q_i_1;
  wire p_0_out_3;
  wire p_0_out_4;

LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
     Q_i_1
       (.I0(mctf_full),
        .I1(p_0_out_3),
        .I2(\active_ch_dly_reg[4]_8 ),
        .I3(I3),
        .I4(p_0_out_4),
        .I5(Q),
        .O(n_0_Q_i_1));
FDRE #(
    .INIT(1'b0)) 
     Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_Q_i_1),
        .Q(mctf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff_143
   (mcpf_full,
    \active_ch_dly_reg[4]_14 ,
    p_0_out_1,
    p_0_out_2,
    I2,
    Q,
    aclk);
  output [0:0]mcpf_full;
  input \active_ch_dly_reg[4]_14 ;
  input p_0_out_1;
  input p_0_out_2;
  input I2;
  input [0:0]Q;
  input aclk;

  wire I2;
  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4]_14 ;
  wire [0:0]mcpf_full;
  wire n_0_Q_i_1;
  wire p_0_out_1;
  wire p_0_out_2;

LUT6 #(
    .INIT(64'h00000000BABA00BA)) 
     Q_i_1
       (.I0(mcpf_full),
        .I1(\active_ch_dly_reg[4]_14 ),
        .I2(p_0_out_1),
        .I3(p_0_out_2),
        .I4(I2),
        .I5(Q),
        .O(n_0_Q_i_1));
FDRE #(
    .INIT(1'b0)) 
     Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_Q_i_1),
        .Q(mcpf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff_144
   (mcpf_full,
    p_0_out_1,
    \active_ch_dly_reg[4]_14 ,
    I2,
    p_0_out_2,
    Q,
    aclk);
  output [0:0]mcpf_full;
  input p_0_out_1;
  input \active_ch_dly_reg[4]_14 ;
  input I2;
  input p_0_out_2;
  input [0:0]Q;
  input aclk;

  wire I2;
  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4]_14 ;
  wire [0:0]mcpf_full;
  wire n_0_Q_i_1;
  wire p_0_out_1;
  wire p_0_out_2;

LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
     Q_i_1
       (.I0(mcpf_full),
        .I1(p_0_out_1),
        .I2(\active_ch_dly_reg[4]_14 ),
        .I3(I2),
        .I4(p_0_out_2),
        .I5(Q),
        .O(n_0_Q_i_1));
FDRE #(
    .INIT(1'b0)) 
     Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_Q_i_1),
        .Q(mcpf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff_145
   (mcdf_full,
    \active_ch_dly_reg[4]_0 ,
    p_0_out,
    p_0_out_0,
    I1,
    Q,
    aclk);
  output [0:0]mcdf_full;
  input \active_ch_dly_reg[4]_0 ;
  input p_0_out;
  input p_0_out_0;
  input I1;
  input [0:0]Q;
  input aclk;

  wire I1;
  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4]_0 ;
  wire [0:0]mcdf_full;
  wire n_0_Q_i_1;
  wire p_0_out;
  wire p_0_out_0;

LUT6 #(
    .INIT(64'h00000000BABA00BA)) 
     Q_i_1
       (.I0(mcdf_full),
        .I1(\active_ch_dly_reg[4]_0 ),
        .I2(p_0_out),
        .I3(p_0_out_0),
        .I4(I1),
        .I5(Q),
        .O(n_0_Q_i_1));
FDRE #(
    .INIT(1'b0)) 
     Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_Q_i_1),
        .Q(mcdf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff_146
   (mcdf_full,
    p_0_out,
    \active_ch_dly_reg[4]_0 ,
    I1,
    p_0_out_0,
    Q,
    aclk);
  output [0:0]mcdf_full;
  input p_0_out;
  input \active_ch_dly_reg[4]_0 ;
  input I1;
  input p_0_out_0;
  input [0:0]Q;
  input aclk;

  wire I1;
  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4]_0 ;
  wire [0:0]mcdf_full;
  wire n_0_Q_i_1;
  wire p_0_out;
  wire p_0_out_0;

LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
     Q_i_1
       (.I0(mcdf_full),
        .I1(p_0_out),
        .I2(\active_ch_dly_reg[4]_0 ),
        .I3(I1),
        .I4(p_0_out_0),
        .I5(Q),
        .O(n_0_Q_i_1));
FDRE #(
    .INIT(1'b0)) 
     Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_Q_i_1),
        .Q(mcdf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff__parameterized0
   (vfifo_idle,
    I1,
    aclk);
  output [0:0]vfifo_idle;
  input I1;
  input aclk;

  wire I1;
  wire aclk;
  wire [0:0]vfifo_idle;

FDRE #(
    .INIT(1'b0)) 
     Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I1),
        .Q(vfifo_idle),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff__parameterized0_149
   (O1,
    O41,
    O42,
    I29,
    aclk,
    I1,
    O43,
    I2,
    I3,
    I47,
    I4,
    I40,
    O7);
  output O1;
  output [0:0]O41;
  output O42;
  input I29;
  input aclk;
  input I1;
  input O43;
  input I2;
  input I3;
  input [0:0]I47;
  input I4;
  input I40;
  input O7;

  wire I1;
  wire I2;
  wire I29;
  wire I3;
  wire I4;
  wire I40;
  wire [0:0]I47;
  wire O1;
  wire [0:0]O41;
  wire O42;
  wire O43;
  wire O7;
  wire aclk;

FDRE #(
    .INIT(1'b0)) 
     Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I29),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'hAAA222A200088808)) 
     ram_reg_0_1_0_3_i_3__0
       (.I0(I1),
        .I1(O43),
        .I2(O1),
        .I3(I2),
        .I4(I3),
        .I5(I47),
        .O(O41));
LUT6 #(
    .INIT(64'h0000000202020002)) 
     ram_reg_0_1_0_3_i_7
       (.I0(I4),
        .I1(I40),
        .I2(O7),
        .I3(O1),
        .I4(I2),
        .I5(I3),
        .O(O42));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff__parameterized0_150
   (O2,
    v1_reg,
    we_arcnt,
    S,
    O3,
    O4,
    O5,
    I30,
    aclk,
    plusOp,
    I57,
    I4,
    I2,
    O1,
    O43,
    I59);
  output O2;
  output [7:0]v1_reg;
  output we_arcnt;
  output [3:0]S;
  output [3:0]O3;
  output [3:0]O4;
  output [3:0]O5;
  input I30;
  input aclk;
  input [15:0]plusOp;
  input [15:0]I57;
  input I4;
  input I2;
  input O1;
  input O43;
  input [15:0]I59;

  wire I2;
  wire I30;
  wire I4;
  wire [15:0]I57;
  wire [15:0]I59;
  wire O1;
  wire O2;
  wire [3:0]O3;
  wire [3:0]O4;
  wire O43;
  wire [3:0]O5;
  wire [3:0]S;
  wire aclk;
  wire [15:0]plusOp;
  wire [7:0]v1_reg;
  wire we_arcnt;

FDRE #(
    .INIT(1'b0)) 
     Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I30),
        .Q(O2),
        .R(1'b0));
LUT5 #(
    .INIT(32'h90000393)) 
     \gmux.gm[0].gm1.m1_i_1 
       (.I0(plusOp[0]),
        .I1(I57[0]),
        .I2(I4),
        .I3(plusOp[1]),
        .I4(I57[1]),
        .O(v1_reg[0]));
LUT1 #(
    .INIT(2'h2)) 
     \gmux.gm[0].gm1.m1_i_3 
       (.I0(I59[3]),
        .O(S[3]));
LUT1 #(
    .INIT(2'h2)) 
     \gmux.gm[0].gm1.m1_i_4 
       (.I0(I59[2]),
        .O(S[2]));
LUT1 #(
    .INIT(2'h2)) 
     \gmux.gm[0].gm1.m1_i_5 
       (.I0(I59[1]),
        .O(S[1]));
LUT1 #(
    .INIT(2'h1)) 
     \gmux.gm[0].gm1.m1_i_6 
       (.I0(I59[0]),
        .O(S[0]));
LUT5 #(
    .INIT(32'h90000393)) 
     \gmux.gm[1].gms.ms_i_1 
       (.I0(plusOp[2]),
        .I1(I57[2]),
        .I2(I4),
        .I3(plusOp[3]),
        .I4(I57[3]),
        .O(v1_reg[1]));
LUT5 #(
    .INIT(32'h90000393)) 
     \gmux.gm[2].gms.ms_i_1 
       (.I0(plusOp[4]),
        .I1(I57[4]),
        .I2(I4),
        .I3(plusOp[5]),
        .I4(I57[5]),
        .O(v1_reg[2]));
LUT1 #(
    .INIT(2'h2)) 
     \gmux.gm[2].gms.ms_i_3 
       (.I0(I59[7]),
        .O(O3[3]));
LUT1 #(
    .INIT(2'h2)) 
     \gmux.gm[2].gms.ms_i_4 
       (.I0(I59[6]),
        .O(O3[2]));
LUT1 #(
    .INIT(2'h2)) 
     \gmux.gm[2].gms.ms_i_5 
       (.I0(I59[5]),
        .O(O3[1]));
LUT1 #(
    .INIT(2'h2)) 
     \gmux.gm[2].gms.ms_i_6 
       (.I0(I59[4]),
        .O(O3[0]));
LUT5 #(
    .INIT(32'h90000393)) 
     \gmux.gm[3].gms.ms_i_1 
       (.I0(plusOp[6]),
        .I1(I57[6]),
        .I2(I4),
        .I3(plusOp[7]),
        .I4(I57[7]),
        .O(v1_reg[3]));
LUT5 #(
    .INIT(32'h90000393)) 
     \gmux.gm[4].gms.ms_i_1 
       (.I0(plusOp[8]),
        .I1(I57[8]),
        .I2(I4),
        .I3(plusOp[9]),
        .I4(I57[9]),
        .O(v1_reg[4]));
LUT1 #(
    .INIT(2'h2)) 
     \gmux.gm[4].gms.ms_i_3 
       (.I0(I59[11]),
        .O(O4[3]));
LUT1 #(
    .INIT(2'h2)) 
     \gmux.gm[4].gms.ms_i_4 
       (.I0(I59[10]),
        .O(O4[2]));
LUT1 #(
    .INIT(2'h2)) 
     \gmux.gm[4].gms.ms_i_5 
       (.I0(I59[9]),
        .O(O4[1]));
LUT1 #(
    .INIT(2'h2)) 
     \gmux.gm[4].gms.ms_i_6 
       (.I0(I59[8]),
        .O(O4[0]));
LUT5 #(
    .INIT(32'h90000393)) 
     \gmux.gm[5].gms.ms_i_1 
       (.I0(plusOp[10]),
        .I1(I57[10]),
        .I2(I4),
        .I3(plusOp[11]),
        .I4(I57[11]),
        .O(v1_reg[5]));
LUT5 #(
    .INIT(32'h90000393)) 
     \gmux.gm[6].gms.ms_i_1 
       (.I0(plusOp[12]),
        .I1(I57[12]),
        .I2(I4),
        .I3(plusOp[13]),
        .I4(I57[13]),
        .O(v1_reg[6]));
LUT1 #(
    .INIT(2'h2)) 
     \gmux.gm[6].gms.ms_i_3 
       (.I0(I59[15]),
        .O(O5[3]));
LUT1 #(
    .INIT(2'h2)) 
     \gmux.gm[6].gms.ms_i_4 
       (.I0(I59[14]),
        .O(O5[2]));
LUT1 #(
    .INIT(2'h2)) 
     \gmux.gm[6].gms.ms_i_5 
       (.I0(I59[13]),
        .O(O5[1]));
LUT1 #(
    .INIT(2'h2)) 
     \gmux.gm[6].gms.ms_i_6 
       (.I0(I59[12]),
        .O(O5[0]));
LUT5 #(
    .INIT(32'h90000393)) 
     \gmux.gm[7].gms.ms_i_1 
       (.I0(plusOp[14]),
        .I1(I57[14]),
        .I2(I4),
        .I3(plusOp[15]),
        .I4(I57[15]),
        .O(v1_reg[7]));
LUT5 #(
    .INIT(32'h4700FFFF)) 
     ram_reg_0_1_0_5_i_1__1
       (.I0(O2),
        .I1(I2),
        .I2(O1),
        .I3(O43),
        .I4(I4),
        .O(we_arcnt));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0_set_clr_ff__parameterized0_4
   (vfifo_idle,
    I2,
    aclk);
  output [0:0]vfifo_idle;
  input I2;
  input aclk;

  wire I2;
  wire aclk;
  wire [0:0]vfifo_idle;

FDRE #(
    .INIT(1'b0)) 
     Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I2),
        .Q(vfifo_idle),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module axi_vfifo_ctrl_0_set_clr_ff_top
   (DIB,
    O1,
    reg_slice_payload_in,
    D,
    load_s2,
    O2,
    next_state,
    O3,
    O4,
    rd_data_mm2s_gcnt,
    DOA,
    I1,
    I2,
    DOB,
    Q,
    I3,
    I4,
    curr_state,
    I5,
    p_3_in,
    s_axis_tready_arb_rs_in,
    I6,
    I7,
    I8,
    I9,
    aclk,
    mux4_out);
  output [1:0]DIB;
  output O1;
  output [1:0]reg_slice_payload_in;
  output [3:0]D;
  output load_s2;
  output [0:0]O2;
  output next_state;
  output O3;
  output O4;
  input [3:0]rd_data_mm2s_gcnt;
  input [1:0]DOA;
  input I1;
  input I2;
  input [1:0]DOB;
  input [1:0]Q;
  input I3;
  input I4;
  input curr_state;
  input [3:0]I5;
  input p_3_in;
  input s_axis_tready_arb_rs_in;
  input I6;
  input I7;
  input [0:0]I8;
  input [0:0]I9;
  input aclk;
  input [0:0]mux4_out;

  wire [3:0]D;
  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [3:0]I5;
  wire I6;
  wire I7;
  wire [0:0]I8;
  wire [0:0]I9;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire O4;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]ch_mask_mm2s;
  wire curr_state;
  wire load_s2;
  wire [0:0]mux4_out;
  wire \n_0_gch_flag_gen[2].set_clr_ff_inst ;
  wire \n_3_gch_flag_gen[2].set_clr_ff_inst ;
  wire next_state;
  wire p_3_in;
  wire [3:0]rd_data_mm2s_gcnt;
  wire [1:0]reg_slice_payload_in;
  wire s_axis_tready_arb_rs_in;

axi_vfifo_ctrl_0_set_clr_ff \gch_flag_gen[1].set_clr_ff_inst 
       (.D(D),
        .I1(reg_slice_payload_in[0]),
        .I2(\n_3_gch_flag_gen[2].set_clr_ff_inst ),
        .I3(I3),
        .I4(\n_0_gch_flag_gen[2].set_clr_ff_inst ),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(load_s2),
        .O3(O3),
        .O4(O4),
        .Q(Q[0]),
        .aclk(aclk),
        .ch_mask_mm2s(ch_mask_mm2s),
        .curr_state(curr_state),
        .next_state(next_state),
        .p_3_in(p_3_in),
        .reg_slice_payload_in(reg_slice_payload_in[1]),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in));
axi_vfifo_ctrl_0_set_clr_ff_138 \gch_flag_gen[2].set_clr_ff_inst 
       (.DIB(DIB),
        .DOA(DOA),
        .DOB(DOB),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I6(I6),
        .I8(I8),
        .I9(I9),
        .O1(\n_0_gch_flag_gen[2].set_clr_ff_inst ),
        .O2(\n_3_gch_flag_gen[2].set_clr_ff_inst ),
        .O3(O1),
        .O4(O2),
        .Q(Q),
        .aclk(aclk),
        .ch_mask_mm2s(ch_mask_mm2s),
        .mux4_out(mux4_out),
        .p_3_in(p_3_in),
        .rd_data_mm2s_gcnt(rd_data_mm2s_gcnt),
        .reg_slice_payload_in(reg_slice_payload_in[0]));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module axi_vfifo_ctrl_0_set_clr_ff_top__parameterized0
   (vfifo_idle,
    I1,
    aclk,
    I2);
  output [1:0]vfifo_idle;
  input I1;
  input aclk;
  input I2;

  wire I1;
  wire I2;
  wire aclk;
  wire [1:0]vfifo_idle;

axi_vfifo_ctrl_0_set_clr_ff__parameterized0 \gch_flag_gen[1].set_clr_ff_inst 
       (.I1(I1),
        .aclk(aclk),
        .vfifo_idle(vfifo_idle[0]));
axi_vfifo_ctrl_0_set_clr_ff__parameterized0_4 \gch_flag_gen[2].set_clr_ff_inst 
       (.I2(I2),
        .aclk(aclk),
        .vfifo_idle(vfifo_idle[1]));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module axi_vfifo_ctrl_0_set_clr_ff_top__parameterized0_148
   (O1,
    O2,
    O41,
    O42,
    v1_reg,
    we_arcnt,
    S,
    O3,
    O4,
    O5,
    I29,
    aclk,
    I30,
    I1,
    O43,
    I2,
    I47,
    I3,
    I40,
    O7,
    plusOp,
    I57,
    I4,
    I59);
  output O1;
  output O2;
  output [0:0]O41;
  output O42;
  output [7:0]v1_reg;
  output we_arcnt;
  output [3:0]S;
  output [3:0]O3;
  output [3:0]O4;
  output [3:0]O5;
  input I29;
  input aclk;
  input I30;
  input I1;
  input O43;
  input I2;
  input [0:0]I47;
  input I3;
  input I40;
  input O7;
  input [15:0]plusOp;
  input [15:0]I57;
  input I4;
  input [15:0]I59;

  wire I1;
  wire I2;
  wire I29;
  wire I3;
  wire I30;
  wire I4;
  wire I40;
  wire [0:0]I47;
  wire [15:0]I57;
  wire [15:0]I59;
  wire O1;
  wire O2;
  wire [3:0]O3;
  wire [3:0]O4;
  wire [0:0]O41;
  wire O42;
  wire O43;
  wire [3:0]O5;
  wire O7;
  wire [3:0]S;
  wire aclk;
  wire [15:0]plusOp;
  wire [7:0]v1_reg;
  wire we_arcnt;

axi_vfifo_ctrl_0_set_clr_ff__parameterized0_149 \gch_flag_gen[1].set_clr_ff_inst 
       (.I1(I1),
        .I2(I2),
        .I29(I29),
        .I3(O2),
        .I4(I3),
        .I40(I40),
        .I47(I47),
        .O1(O1),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O7(O7),
        .aclk(aclk));
axi_vfifo_ctrl_0_set_clr_ff__parameterized0_150 \gch_flag_gen[2].set_clr_ff_inst 
       (.I2(I2),
        .I30(I30),
        .I4(I4),
        .I57(I57),
        .I59(I59),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O43(O43),
        .O5(O5),
        .S(S),
        .aclk(aclk),
        .plusOp(plusOp),
        .v1_reg(v1_reg),
        .we_arcnt(we_arcnt));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module axi_vfifo_ctrl_0_set_clr_ff_top__parameterized1
   (mcdf_full,
    \active_ch_dly_reg[4]_0 ,
    p_0_out,
    p_0_out_0,
    I1,
    Q,
    aclk);
  output [1:0]mcdf_full;
  input \active_ch_dly_reg[4]_0 ;
  input p_0_out;
  input p_0_out_0;
  input I1;
  input [0:0]Q;
  input aclk;

  wire I1;
  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4]_0 ;
  wire [1:0]mcdf_full;
  wire p_0_out;
  wire p_0_out_0;

axi_vfifo_ctrl_0_set_clr_ff_145 \gch_flag_gen[1].set_clr_ff_inst 
       (.I1(I1),
        .Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_0 (\active_ch_dly_reg[4]_0 ),
        .mcdf_full(mcdf_full[0]),
        .p_0_out(p_0_out),
        .p_0_out_0(p_0_out_0));
axi_vfifo_ctrl_0_set_clr_ff_146 \gch_flag_gen[2].set_clr_ff_inst 
       (.I1(I1),
        .Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_0 (\active_ch_dly_reg[4]_0 ),
        .mcdf_full(mcdf_full[1]),
        .p_0_out(p_0_out),
        .p_0_out_0(p_0_out_0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module axi_vfifo_ctrl_0_set_clr_ff_top__parameterized1_139
   (mcpf_full,
    \active_ch_dly_reg[4]_14 ,
    p_0_out_1,
    p_0_out_2,
    I2,
    Q,
    aclk);
  output [1:0]mcpf_full;
  input \active_ch_dly_reg[4]_14 ;
  input p_0_out_1;
  input p_0_out_2;
  input I2;
  input [0:0]Q;
  input aclk;

  wire I2;
  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4]_14 ;
  wire [1:0]mcpf_full;
  wire p_0_out_1;
  wire p_0_out_2;

axi_vfifo_ctrl_0_set_clr_ff_143 \gch_flag_gen[1].set_clr_ff_inst 
       (.I2(I2),
        .Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_14 (\active_ch_dly_reg[4]_14 ),
        .mcpf_full(mcpf_full[0]),
        .p_0_out_1(p_0_out_1),
        .p_0_out_2(p_0_out_2));
axi_vfifo_ctrl_0_set_clr_ff_144 \gch_flag_gen[2].set_clr_ff_inst 
       (.I2(I2),
        .Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_14 (\active_ch_dly_reg[4]_14 ),
        .mcpf_full(mcpf_full[1]),
        .p_0_out_1(p_0_out_1),
        .p_0_out_2(p_0_out_2));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module axi_vfifo_ctrl_0_set_clr_ff_top__parameterized1_140
   (mctf_full,
    \active_ch_dly_reg[4]_8 ,
    p_0_out_3,
    p_0_out_4,
    I3,
    Q,
    aclk);
  output [1:0]mctf_full;
  input \active_ch_dly_reg[4]_8 ;
  input p_0_out_3;
  input p_0_out_4;
  input I3;
  input [0:0]Q;
  input aclk;

  wire I3;
  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4]_8 ;
  wire [1:0]mctf_full;
  wire p_0_out_3;
  wire p_0_out_4;

axi_vfifo_ctrl_0_set_clr_ff_141 \gch_flag_gen[1].set_clr_ff_inst 
       (.I3(I3),
        .Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_8 (\active_ch_dly_reg[4]_8 ),
        .mctf_full(mctf_full[0]),
        .p_0_out_3(p_0_out_3),
        .p_0_out_4(p_0_out_4));
axi_vfifo_ctrl_0_set_clr_ff_142 \gch_flag_gen[2].set_clr_ff_inst 
       (.I3(I3),
        .Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4]_8 (\active_ch_dly_reg[4]_8 ),
        .mctf_full(mctf_full[1]),
        .p_0_out_3(p_0_out_3),
        .p_0_out_4(p_0_out_4));
endmodule

(* ORIG_REF_NAME = "vfifo_ar_mpf" *) 
module axi_vfifo_ctrl_0_vfifo_ar_mpf
   (rst_full_gen_i,
    O1,
    ram_rd_en_i,
    ram_wr_en_i,
    O2,
    O3,
    O7,
    O4,
    argen_to_mcpf_payload,
    O62,
    O63,
    O43,
    O9,
    aclk,
    Q,
    E,
    I33,
    I4,
    I6,
    I40,
    I3,
    p_0_out);
  output rst_full_gen_i;
  output O1;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output O2;
  output O3;
  output O7;
  output [3:0]O4;
  output [0:0]argen_to_mcpf_payload;
  output [3:0]O62;
  output O63;
  output O43;
  output [0:0]O9;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input I33;
  input I4;
  input I6;
  input I40;
  input I3;
  input [6:0]p_0_out;

  wire [0:0]E;
  wire I3;
  wire I33;
  wire I4;
  wire I40;
  wire I6;
  wire O1;
  wire O2;
  wire O3;
  wire [3:0]O4;
  wire O43;
  wire [3:0]O62;
  wire O63;
  wire O7;
  wire [0:0]O9;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]argen_to_mcpf_payload;
  wire next_state;
  wire [6:0]p_0_out;
  wire [5:0]pkt_cnt_reg;
  wire [5:0]pkt_cntr;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_fifo_top__parameterized1 ar_fifo_inst
       (.D(pkt_cntr),
        .E(E),
        .I1(pkt_cnt_reg),
        .I2(O3),
        .I3(I3),
        .I33(I33),
        .I4(I4),
        .I40(I40),
        .I6(I6),
        .O1(O1),
        .O2(O2),
        .O3(O4),
        .O43(O43),
        .O62(O62),
        .O63(O63),
        .O7(O7),
        .O9(O9),
        .Q(Q),
        .aclk(aclk),
        .argen_to_mcpf_payload(argen_to_mcpf_payload),
        .next_state(next_state),
        .p_0_out(p_0_out),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_gen_i(rst_full_gen_i));
FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(next_state),
        .Q(O3),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \pkt_cnt_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[0]),
        .Q(pkt_cnt_reg[0]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \pkt_cnt_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[1]),
        .Q(pkt_cnt_reg[1]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \pkt_cnt_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[2]),
        .Q(pkt_cnt_reg[2]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \pkt_cnt_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[3]),
        .Q(pkt_cnt_reg[3]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \pkt_cnt_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[4]),
        .Q(pkt_cnt_reg[4]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \pkt_cnt_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[5]),
        .Q(pkt_cnt_reg[5]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "vfifo_ar_top" *) 
module axi_vfifo_ctrl_0_vfifo_ar_top
   (counts_matched,
    rst_full_gen_i,
    p_2_out,
    ram_rd_en_i,
    ram_wr_en_i,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O41,
    O43,
    O42,
    WR_DATA,
    O59,
    wr_addr_arcnt,
    wr_addr_bcnt,
    O8,
    argen_to_mcpf_payload,
    O61,
    O62,
    O63,
    O64,
    we_arcnt,
    O9,
    aclk,
    Q,
    E,
    I29,
    I30,
    I31,
    I32,
    I33,
    I1,
    I2,
    I47,
    I3,
    I40,
    I4,
    ar_address_inc,
    I5,
    I9,
    O28,
    I6,
    I57,
    I58,
    I59,
    p_0_out);
  output counts_matched;
  output rst_full_gen_i;
  output p_2_out;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output [0:0]O41;
  output O43;
  output O42;
  output [0:0]WR_DATA;
  output [0:0]O59;
  output [0:0]wr_addr_arcnt;
  output [0:0]wr_addr_bcnt;
  output [3:0]O8;
  output [0:0]argen_to_mcpf_payload;
  output [15:0]O61;
  output [3:0]O62;
  output O63;
  output [15:0]O64;
  output we_arcnt;
  output [0:0]O9;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I1;
  input I2;
  input [0:0]I47;
  input I3;
  input I40;
  input I4;
  input [0:0]ar_address_inc;
  input [0:0]I5;
  input [0:0]I9;
  input O28;
  input I6;
  input [15:0]I57;
  input [15:0]I58;
  input [15:0]I59;
  input [6:0]p_0_out;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I4;
  wire I40;
  wire [0:0]I47;
  wire [0:0]I5;
  wire [15:0]I57;
  wire [15:0]I58;
  wire [15:0]I59;
  wire I6;
  wire [0:0]I9;
  wire O1;
  wire O2;
  wire O28;
  wire O3;
  wire O4;
  wire [0:0]O41;
  wire O42;
  wire O43;
  wire O5;
  wire [0:0]O59;
  wire O6;
  wire [15:0]O61;
  wire [3:0]O62;
  wire O63;
  wire [15:0]O64;
  wire O7;
  wire [3:0]O8;
  wire [0:0]O9;
  wire [0:0]Q;
  wire [0:0]WR_DATA;
  wire aclk;
  wire [0:0]ar_address_inc;
  wire [0:0]argen_to_mcpf_payload;
  wire counts_matched;
  wire [6:0]p_0_out;
  wire p_2_out;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_gen_i;
  wire we_arcnt;
  wire [0:0]wr_addr_arcnt;
  wire [0:0]wr_addr_bcnt;

axi_vfifo_ctrl_0_vfifo_ar_mpf ar_mpf_inst
       (.E(E),
        .I3(I3),
        .I33(I33),
        .I4(I4),
        .I40(I40),
        .I6(I6),
        .O1(p_2_out),
        .O2(O1),
        .O3(O2),
        .O4(O8),
        .O43(O43),
        .O62(O62),
        .O63(O63),
        .O7(O7),
        .O9(O9),
        .Q(Q),
        .aclk(aclk),
        .argen_to_mcpf_payload(argen_to_mcpf_payload),
        .p_0_out(p_0_out),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_gen_i(rst_full_gen_i));
axi_vfifo_ctrl_0_vfifo_ar_txn ar_txn_inst
       (.I1(I1),
        .I2(I2),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I40(I40),
        .I47(I47),
        .I5(I5),
        .I57(I57),
        .I58(I58),
        .I59(I59),
        .I9(I9),
        .O1(O3),
        .O2(O4),
        .O28(O28),
        .O3(O5),
        .O4(O6),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O59(O59),
        .O61(O61),
        .O64(O64),
        .O7(O7),
        .Q(Q),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .ar_address_inc(ar_address_inc),
        .counts_matched(counts_matched),
        .we_arcnt(we_arcnt),
        .wr_addr_arcnt(wr_addr_arcnt),
        .wr_addr_bcnt(wr_addr_bcnt));
endmodule

(* ORIG_REF_NAME = "vfifo_ar_txn" *) 
module axi_vfifo_ctrl_0_vfifo_ar_txn
   (counts_matched,
    O1,
    O2,
    O3,
    O4,
    O41,
    O42,
    WR_DATA,
    O59,
    wr_addr_arcnt,
    wr_addr_bcnt,
    O61,
    O64,
    we_arcnt,
    I29,
    aclk,
    I30,
    Q,
    I31,
    I32,
    I1,
    O43,
    I2,
    I47,
    I3,
    I40,
    O7,
    ar_address_inc,
    I5,
    I9,
    O28,
    I57,
    I58,
    I59);
  output counts_matched;
  output O1;
  output O2;
  output O3;
  output O4;
  output [0:0]O41;
  output O42;
  output [0:0]WR_DATA;
  output [0:0]O59;
  output [0:0]wr_addr_arcnt;
  output [0:0]wr_addr_bcnt;
  output [15:0]O61;
  output [15:0]O64;
  output we_arcnt;
  input I29;
  input aclk;
  input I30;
  input [0:0]Q;
  input I31;
  input I32;
  input I1;
  input O43;
  input I2;
  input [0:0]I47;
  input I3;
  input I40;
  input O7;
  input [0:0]ar_address_inc;
  input [0:0]I5;
  input [0:0]I9;
  input O28;
  input [15:0]I57;
  input [15:0]I58;
  input [15:0]I59;

  wire I1;
  wire I2;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I40;
  wire [0:0]I47;
  wire [0:0]I5;
  wire [15:0]I57;
  wire [15:0]I58;
  wire [15:0]I59;
  wire [0:0]I9;
  wire O1;
  wire O2;
  wire O28;
  wire O3;
  wire O4;
  wire [0:0]O41;
  wire O42;
  wire O43;
  wire [0:0]O59;
  wire [15:0]O61;
  wire [15:0]O64;
  wire O7;
  wire [0:0]Q;
  wire [0:0]WR_DATA;
  wire aclk;
  wire [0:0]ar_address_inc;
  wire counts_matched;
  wire \n_0_gmux.gm[0].gm1.m1_i_2 ;
  wire \n_0_gmux.gm[2].gms.ms_i_2 ;
  wire \n_0_gmux.gm[4].gms.ms_i_2 ;
  wire n_13_empty_set_clr;
  wire n_14_empty_set_clr;
  wire n_15_empty_set_clr;
  wire n_16_empty_set_clr;
  wire n_17_empty_set_clr;
  wire n_18_empty_set_clr;
  wire n_19_empty_set_clr;
  wire \n_1_gmux.gm[0].gm1.m1_i_2 ;
  wire \n_1_gmux.gm[2].gms.ms_i_2 ;
  wire \n_1_gmux.gm[4].gms.ms_i_2 ;
  wire \n_1_gmux.gm[6].gms.ms_i_2 ;
  wire n_20_empty_set_clr;
  wire n_21_empty_set_clr;
  wire n_22_empty_set_clr;
  wire n_23_empty_set_clr;
  wire n_24_empty_set_clr;
  wire n_25_empty_set_clr;
  wire n_26_empty_set_clr;
  wire n_27_empty_set_clr;
  wire n_28_empty_set_clr;
  wire \n_2_gmux.gm[0].gm1.m1_i_2 ;
  wire \n_2_gmux.gm[2].gms.ms_i_2 ;
  wire \n_2_gmux.gm[4].gms.ms_i_2 ;
  wire \n_2_gmux.gm[6].gms.ms_i_2 ;
  wire \n_3_gmux.gm[0].gm1.m1_i_2 ;
  wire \n_3_gmux.gm[2].gms.ms_i_2 ;
  wire \n_3_gmux.gm[4].gms.ms_i_2 ;
  wire \n_3_gmux.gm[6].gms.ms_i_2 ;
  wire [15:0]plusOp;
  wire [7:0]v1_reg;
  wire we_arcnt;
  wire [0:0]wr_addr_arcnt;
  wire [0:0]wr_addr_bcnt;
  wire [3:3]\NLW_gmux.gm[6].gms.ms_i_2_CO_UNCONNECTED ;

axi_vfifo_ctrl_0_axi_vfifo_ctrl_v2_0_compare__parameterized0 comp1_inst
       (.counts_matched(counts_matched),
        .v1_reg(v1_reg));
axi_vfifo_ctrl_0_set_clr_ff_top__parameterized0_148 empty_set_clr
       (.I1(I1),
        .I2(I2),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I4(O3),
        .I40(I40),
        .I47(I47),
        .I57(I57),
        .I59(I59),
        .O1(O1),
        .O2(O2),
        .O3({n_17_empty_set_clr,n_18_empty_set_clr,n_19_empty_set_clr,n_20_empty_set_clr}),
        .O4({n_21_empty_set_clr,n_22_empty_set_clr,n_23_empty_set_clr,n_24_empty_set_clr}),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O5({n_25_empty_set_clr,n_26_empty_set_clr,n_27_empty_set_clr,n_28_empty_set_clr}),
        .O7(O7),
        .S({n_13_empty_set_clr,n_14_empty_set_clr,n_15_empty_set_clr,n_16_empty_set_clr}),
        .aclk(aclk),
        .plusOp(plusOp),
        .v1_reg(v1_reg),
        .we_arcnt(we_arcnt));
CARRY4 \gmux.gm[0].gm1.m1_i_2 
       (.CI(1'b0),
        .CO({\n_0_gmux.gm[0].gm1.m1_i_2 ,\n_1_gmux.gm[0].gm1.m1_i_2 ,\n_2_gmux.gm[0].gm1.m1_i_2 ,\n_3_gmux.gm[0].gm1.m1_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,I59[0]}),
        .O(plusOp[3:0]),
        .S({n_13_empty_set_clr,n_14_empty_set_clr,n_15_empty_set_clr,n_16_empty_set_clr}));
CARRY4 \gmux.gm[2].gms.ms_i_2 
       (.CI(\n_0_gmux.gm[0].gm1.m1_i_2 ),
        .CO({\n_0_gmux.gm[2].gms.ms_i_2 ,\n_1_gmux.gm[2].gms.ms_i_2 ,\n_2_gmux.gm[2].gms.ms_i_2 ,\n_3_gmux.gm[2].gms.ms_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[7:4]),
        .S({n_17_empty_set_clr,n_18_empty_set_clr,n_19_empty_set_clr,n_20_empty_set_clr}));
CARRY4 \gmux.gm[4].gms.ms_i_2 
       (.CI(\n_0_gmux.gm[2].gms.ms_i_2 ),
        .CO({\n_0_gmux.gm[4].gms.ms_i_2 ,\n_1_gmux.gm[4].gms.ms_i_2 ,\n_2_gmux.gm[4].gms.ms_i_2 ,\n_3_gmux.gm[4].gms.ms_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[11:8]),
        .S({n_21_empty_set_clr,n_22_empty_set_clr,n_23_empty_set_clr,n_24_empty_set_clr}));
CARRY4 \gmux.gm[6].gms.ms_i_2 
       (.CI(\n_0_gmux.gm[4].gms.ms_i_2 ),
        .CO({\NLW_gmux.gm[6].gms.ms_i_2_CO_UNCONNECTED [3],\n_1_gmux.gm[6].gms.ms_i_2 ,\n_2_gmux.gm[6].gms.ms_i_2 ,\n_3_gmux.gm[6].gms.ms_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[15:12]),
        .S({n_25_empty_set_clr,n_26_empty_set_clr,n_27_empty_set_clr,n_28_empty_set_clr}));
FDRE #(
    .INIT(1'b0)) 
     mem_init_done_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I31),
        .Q(O3),
        .R(Q));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_5_i_2
       (.I0(O3),
        .I1(plusOp[1]),
        .O(O61[1]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_5_i_2__0
       (.I0(O3),
        .I1(I58[1]),
        .O(O64[1]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_5_i_3
       (.I0(O3),
        .I1(plusOp[0]),
        .O(O61[0]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_5_i_3__0
       (.I0(O3),
        .I1(I58[0]),
        .O(O64[0]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_5_i_4
       (.I0(O3),
        .I1(plusOp[3]),
        .O(O61[3]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_5_i_4__0
       (.I0(O3),
        .I1(I58[3]),
        .O(O64[3]));
LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_0_5_i_5__0
       (.I0(I9),
        .I1(O3),
        .I2(O4),
        .O(O59));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_5_i_5__1
       (.I0(O3),
        .I1(plusOp[2]),
        .O(O61[2]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_5_i_5__2
       (.I0(O3),
        .I1(I58[2]),
        .O(O64[2]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_5_i_6
       (.I0(O3),
        .I1(plusOp[5]),
        .O(O61[5]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_5_i_6__0
       (.I0(O3),
        .I1(I58[5]),
        .O(O64[5]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_5_i_7
       (.I0(O3),
        .I1(plusOp[4]),
        .O(O61[4]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_0_5_i_7__0
       (.I0(O3),
        .I1(I58[4]),
        .O(O64[4]));
LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_0_5_i_8
       (.I0(I2),
        .I1(O3),
        .I2(O4),
        .O(wr_addr_arcnt));
LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_0_5_i_8__0
       (.I0(O28),
        .I1(O3),
        .I2(O4),
        .O(wr_addr_bcnt));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_12_15_i_1
       (.I0(O3),
        .I1(plusOp[13]),
        .O(O61[13]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_12_15_i_1__0
       (.I0(O3),
        .I1(I58[13]),
        .O(O64[13]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_12_15_i_2
       (.I0(O3),
        .I1(plusOp[12]),
        .O(O61[12]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_12_15_i_2__0
       (.I0(O3),
        .I1(I58[12]),
        .O(O64[12]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_12_15_i_3
       (.I0(O3),
        .I1(plusOp[15]),
        .O(O61[15]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_12_15_i_3__0
       (.I0(O3),
        .I1(I58[15]),
        .O(O64[15]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_12_15_i_4
       (.I0(O3),
        .I1(plusOp[14]),
        .O(O61[14]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_12_15_i_4__0
       (.I0(O3),
        .I1(I58[14]),
        .O(O64[14]));
LUT5 #(
    .INIT(32'hFB3BC808)) 
     ram_reg_0_1_24_29_i_1__1
       (.I0(ar_address_inc),
        .I1(O3),
        .I2(I5),
        .I3(I9),
        .I4(O4),
        .O(WR_DATA));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_6_11_i_1
       (.I0(O3),
        .I1(plusOp[7]),
        .O(O61[7]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_6_11_i_1__0
       (.I0(O3),
        .I1(I58[7]),
        .O(O64[7]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_6_11_i_2
       (.I0(O3),
        .I1(plusOp[6]),
        .O(O61[6]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_6_11_i_2__0
       (.I0(O3),
        .I1(I58[6]),
        .O(O64[6]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_6_11_i_3
       (.I0(O3),
        .I1(plusOp[9]),
        .O(O61[9]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_6_11_i_3__0
       (.I0(O3),
        .I1(I58[9]),
        .O(O64[9]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_6_11_i_4
       (.I0(O3),
        .I1(plusOp[8]),
        .O(O61[8]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_6_11_i_4__0
       (.I0(O3),
        .I1(I58[8]),
        .O(O64[8]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_6_11_i_5
       (.I0(O3),
        .I1(plusOp[11]),
        .O(O61[11]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_6_11_i_5__0
       (.I0(O3),
        .I1(I58[11]),
        .O(O64[11]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_6_11_i_6
       (.I0(O3),
        .I1(plusOp[10]),
        .O(O61[10]));
LUT2 #(
    .INIT(4'h8)) 
     ram_reg_0_1_6_11_i_6__0
       (.I0(O3),
        .I1(I58[10]),
        .O(O64[10]));
FDRE #(
    .INIT(1'b0)) 
     \reset_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I32),
        .Q(O4),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "vfifo_arbiter" *) 
module axi_vfifo_ctrl_0_vfifo_arbiter
   (O1,
    reset_addr,
    DIB,
    DIA,
    O2,
    ADDRD,
    O3,
    O30,
    O41,
    O58,
    O71,
    O72,
    Q,
    aclk,
    I8,
    I10,
    rd_data_mm2s_gcnt,
    DOA,
    I1,
    DOB,
    I2,
    I3,
    I4,
    I40,
    I5,
    O42,
    I47,
    counts_matched,
    I60,
    vfifo_mm2s_channel_full);
  output O1;
  output reset_addr;
  output [1:0]DIB;
  output [0:0]DIA;
  output O2;
  output [0:0]ADDRD;
  output O3;
  output [0:0]O30;
  output [0:0]O41;
  output O58;
  output O71;
  output O72;
  input [0:0]Q;
  input aclk;
  input I8;
  input I10;
  input [3:0]rd_data_mm2s_gcnt;
  input [1:0]DOA;
  input I1;
  input [1:0]DOB;
  input I2;
  input I3;
  input I4;
  input I40;
  input [0:0]I5;
  input O42;
  input [1:0]I47;
  input counts_matched;
  input I60;
  input [1:0]vfifo_mm2s_channel_full;

  wire [0:0]ADDRD;
  wire [0:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire I1;
  wire I10;
  wire I2;
  wire I3;
  wire I4;
  wire I40;
  wire [1:0]I47;
  wire [0:0]I5;
  wire I60;
  wire I8;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O30;
  wire [0:0]O41;
  wire O42;
  wire O58;
  wire O71;
  wire O72;
  wire [0:0]Q;
  wire aclk;
  wire [2:1]ch_arb_cntr;
  wire [3:0]ch_arb_cntr_reg;
  wire [1:1]ch_mask_mm2s;
  wire counts_matched;
  wire curr_state;
  wire load_s2;
  wire [1:1]mux4_out;
  wire \n_0_ch_mask_reg[0] ;
  wire n_12_empty_set_clr;
  wire n_13_empty_set_clr;
  wire n_2_empty_set_clr;
  wire n_5_empty_set_clr;
  wire n_6_ch_req_rgslice;
  wire n_8_empty_set_clr;
  wire next_state;
  wire p_3_in;
  wire [3:0]rd_data_mm2s_gcnt;
  wire [1:0]reg_slice_payload_in;
  wire reset_addr;
  wire s_axis_tready_arb_rs_in;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_mm2s_channel_full_reg;

FDRE #(
    .INIT(1'b0)) 
     \ch_arb_cntr_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(n_8_empty_set_clr),
        .Q(ch_arb_cntr_reg[0]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \ch_arb_cntr_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_arb_cntr[1]),
        .Q(ch_arb_cntr_reg[1]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \ch_arb_cntr_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_arb_cntr[2]),
        .Q(ch_arb_cntr_reg[2]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \ch_arb_cntr_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(n_5_empty_set_clr),
        .Q(ch_arb_cntr_reg[3]),
        .R(Q));
FDSE #(
    .INIT(1'b0)) 
     \ch_mask_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(n_13_empty_set_clr),
        .Q(\n_0_ch_mask_reg[0] ),
        .S(Q));
FDRE #(
    .INIT(1'b0)) 
     \ch_mask_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(n_12_empty_set_clr),
        .Q(p_3_in),
        .R(Q));
axi_vfifo_ctrl_0_axic_register_slice ch_req_rgslice
       (.ADDRD(ADDRD),
        .I1(n_2_empty_set_clr),
        .I2(O1),
        .I3(I3),
        .I4(I4),
        .I40(I40),
        .I5(vfifo_mm2s_channel_full_reg[1]),
        .I60(I60),
        .O1(O2),
        .O2(O3),
        .O3(n_6_ch_req_rgslice),
        .O58(O58),
        .O71(O71),
        .O72(O72),
        .Q(Q),
        .aclk(aclk),
        .ch_mask_mm2s(ch_mask_mm2s),
        .counts_matched(counts_matched),
        .load_s2(load_s2),
        .mux4_out(mux4_out),
        .p_3_in(p_3_in),
        .reg_slice_payload_in(reg_slice_payload_in),
        .reset_addr(reset_addr),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in));
FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(next_state),
        .Q(curr_state),
        .R(Q));
axi_vfifo_ctrl_0_set_clr_ff_top empty_set_clr
       (.D({n_5_empty_set_clr,ch_arb_cntr,n_8_empty_set_clr}),
        .DIB(DIB),
        .DOA(DOA),
        .DOB(DOB),
        .I1(I1),
        .I2(O1),
        .I3(I2),
        .I4(I3),
        .I5(ch_arb_cntr_reg),
        .I6(\n_0_ch_mask_reg[0] ),
        .I7(n_6_ch_req_rgslice),
        .I8(I5),
        .I9(Q),
        .O1(n_2_empty_set_clr),
        .O2(ch_mask_mm2s),
        .O3(n_12_empty_set_clr),
        .O4(n_13_empty_set_clr),
        .Q(vfifo_mm2s_channel_full_reg),
        .aclk(aclk),
        .curr_state(curr_state),
        .load_s2(load_s2),
        .mux4_out(mux4_out),
        .next_state(next_state),
        .p_3_in(p_3_in),
        .rd_data_mm2s_gcnt(rd_data_mm2s_gcnt),
        .reg_slice_payload_in(reg_slice_payload_in),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in));
FDRE #(
    .INIT(1'b1)) 
     mem_init_done_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I8),
        .Q(O1),
        .R(Q));
LUT4 #(
    .INIT(16'h2A80)) 
     ram_reg_0_1_0_3_i_2
       (.I0(O1),
        .I1(O42),
        .I2(I47[0]),
        .I3(I47[1]),
        .O(O41));
LUT2 #(
    .INIT(4'h2)) 
     ram_reg_0_1_0_3_i_3
       (.I0(O1),
        .I1(DOA[0]),
        .O(DIA));
LUT3 #(
    .INIT(8'hB8)) 
     ram_reg_0_1_0_3_i_6__0
       (.I0(I5),
        .I1(O1),
        .I2(reset_addr),
        .O(O30));
FDRE #(
    .INIT(1'b0)) 
     \reset_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I10),
        .Q(reset_addr),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \vfifo_mm2s_channel_full_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(vfifo_mm2s_channel_full[0]),
        .Q(vfifo_mm2s_channel_full_reg[0]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \vfifo_mm2s_channel_full_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(vfifo_mm2s_channel_full[1]),
        .Q(vfifo_mm2s_channel_full_reg[1]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "vfifo_awgen" *) 
module axi_vfifo_ctrl_0_vfifo_awgen
   (areset_d1,
    D,
    m_axi_awvalid_i,
    m_axi_wvalid_i,
    O1,
    O23,
    O2,
    O3,
    O4,
    O5,
    O6,
    awgen_to_mcpf_tvalid,
    O7,
    O74,
    O75,
    O78,
    O79,
    Q,
    aclk,
    E,
    I1,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I2,
    I3,
    I4,
    I5,
    I6,
    p_2_out_0,
    I7,
    p_2_out,
    p_2_out_17,
    I8,
    I9);
  output areset_d1;
  output [15:0]D;
  output m_axi_awvalid_i;
  output m_axi_wvalid_i;
  output O1;
  output O23;
  output O2;
  output [13:0]O3;
  output [0:0]O4;
  output [0:0]O5;
  output [0:0]O6;
  output awgen_to_mcpf_tvalid;
  output O7;
  output [0:0]O74;
  output [0:0]O75;
  output [43:0]O78;
  output [64:0]O79;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input [97:0]I1;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I2;
  input I3;
  input I4;
  input [9:0]I5;
  input I6;
  input p_2_out_0;
  input I7;
  input p_2_out;
  input p_2_out_17;
  input [0:0]I8;
  input [0:0]I9;

  wire [15:0]D;
  wire [0:0]E;
  wire [97:0]I1;
  wire I2;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I3;
  wire I4;
  wire [9:0]I5;
  wire I6;
  wire I7;
  wire [0:0]I8;
  wire [0:0]I9;
  wire O1;
  wire O2;
  wire O23;
  wire [13:0]O3;
  wire [0:0]O4;
  wire [0:0]O5;
  wire [0:0]O6;
  wire O7;
  wire [0:0]O74;
  wire [0:0]O75;
  wire [43:0]O78;
  wire [64:0]O79;
  wire [0:0]Q;
  wire R;
  wire R0_in;
  wire aclk;
  wire areset_d1;
  wire [31:0]aw_addr_r;
  wire awgen_to_mcpf_tvalid;
  wire [6:0]burst_count_reg__0;
  wire m_axi_awvalid_i;
  wire m_axi_wvalid_i;
  wire n_0_addr_ready_i_1;
  wire n_0_addr_ready_reg;
  wire \n_0_aw_addr_r[31]_i_1 ;
  wire \n_0_aw_id_r[0]_i_1 ;
  wire \n_0_aw_len_i[0]_i_1 ;
  wire \n_0_aw_len_i[1]_i_1 ;
  wire \n_0_aw_len_i[2]_i_1 ;
  wire \n_0_aw_len_i[3]_i_1 ;
  wire \n_0_aw_len_i[4]_i_1 ;
  wire \n_0_aw_len_i[5]_i_1 ;
  wire \n_0_aw_len_i[5]_i_2 ;
  wire \n_0_aw_len_i[6]_i_1 ;
  wire \n_0_aw_len_i[7]_i_2 ;
  wire \n_0_aw_len_i[7]_i_3 ;
  wire \n_0_aw_len_i[7]_i_4 ;
  wire \n_0_burst_count[6]_i_1 ;
  wire \n_0_gfwd_mode.storage_data1[4]_i_2 ;
  wire \n_0_gfwd_mode.storage_data1[5]_i_2 ;
  wire \n_0_gfwd_mode.storage_data1[5]_i_2__0 ;
  wire \n_0_gfwd_mode.storage_data1[5]_i_3 ;
  wire \n_0_gfwd_mode.storage_data1[6]_i_2 ;
  wire \n_0_no_of_bytes[3]_i_1 ;
  wire \n_0_no_of_bytes[4]_i_1 ;
  wire \n_0_no_of_bytes[5]_i_1 ;
  wire \n_0_no_of_bytes[6]_i_1 ;
  wire \n_0_no_of_bytes[7]_i_1 ;
  wire \n_0_no_of_bytes[7]_i_2 ;
  wire \n_0_no_of_bytes[8]_i_1 ;
  wire \n_0_no_of_bytes[9]_i_1 ;
  wire \n_0_no_of_bytes[9]_i_2 ;
  wire \n_0_packet_cnt[5]_i_1 ;
  wire \n_0_tstrb_r_reg[0] ;
  wire \n_0_tstrb_r_reg[2] ;
  wire \n_0_tstrb_r_reg[3] ;
  wire \n_0_tstrb_r_reg[4] ;
  wire \n_0_tstrb_r_reg[5] ;
  wire \n_0_tstrb_r_reg[6] ;
  wire n_0_wdata_rslice1;
  wire n_10_wdata_rslice1;
  wire n_11_wdata_rslice1;
  wire n_12_wdata_rslice1;
  wire n_13_wdata_rslice1;
  wire n_14_wdata_rslice1;
  wire n_15_wdata_rslice1;
  wire n_16_wdata_rslice1;
  wire n_17_wdata_rslice1;
  wire n_18_wdata_rslice1;
  wire n_19_wdata_rslice1;
  wire n_1_wdata_rslice1;
  wire n_20_wdata_rslice1;
  wire n_21_wdata_rslice1;
  wire n_22_wdata_rslice1;
  wire n_23_wdata_rslice1;
  wire n_24_wdata_rslice1;
  wire n_25_wdata_rslice1;
  wire n_26_wdata_rslice1;
  wire n_27_wdata_rslice1;
  wire n_28_wdata_rslice1;
  wire n_29_wdata_rslice1;
  wire n_2_wdata_rslice1;
  wire n_2_wdata_rslice2;
  wire n_30_wdata_rslice1;
  wire n_31_wdata_rslice1;
  wire n_32_wdata_rslice1;
  wire n_33_wdata_rslice1;
  wire n_34_wdata_rslice1;
  wire n_35_wdata_rslice1;
  wire n_36_wdata_rslice1;
  wire n_37_wdata_rslice1;
  wire n_38_wdata_rslice1;
  wire n_39_wdata_rslice1;
  wire n_3_wdata_rslice1;
  wire n_3_wdata_rslice2;
  wire n_40_wdata_rslice1;
  wire n_41_wdata_rslice1;
  wire n_42_wdata_rslice1;
  wire n_43_wdata_rslice1;
  wire n_44_wdata_rslice1;
  wire n_45_wdata_rslice1;
  wire n_46_wdata_rslice1;
  wire n_47_wdata_rslice1;
  wire n_48_wdata_rslice1;
  wire n_49_wdata_rslice1;
  wire n_4_wdata_rslice1;
  wire n_50_wdata_rslice1;
  wire n_51_wdata_rslice1;
  wire n_52_wdata_rslice1;
  wire n_53_wdata_rslice1;
  wire n_54_wdata_rslice1;
  wire n_55_wdata_rslice1;
  wire n_56_wdata_rslice1;
  wire n_57_wdata_rslice1;
  wire n_58_wdata_rslice1;
  wire n_59_wdata_rslice1;
  wire n_5_wdata_rslice1;
  wire n_60_wdata_rslice1;
  wire n_61_wdata_rslice1;
  wire n_62_wdata_rslice1;
  wire n_63_wdata_rslice1;
  wire n_6_wdata_rslice1;
  wire n_7_wdata_rslice1;
  wire n_8_wdata_rslice1;
  wire n_9_wdata_rslice1;
  wire p_0_out;
  wire p_2_out;
  wire p_2_out_0;
  wire p_2_out_17;
  wire [5:0]packet_cnt_reg__0;
  wire [5:0]plusOp__0;
  wire [6:0]plusOp__1;

LUT2 #(
    .INIT(4'h2)) 
     RAM_reg_0_63_0_1_i_1
       (.I0(O5),
        .I1(p_2_out_0),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT4 #(
    .INIT(16'h00CE)) 
     addr_ready_i_1
       (.I0(n_0_addr_ready_reg),
        .I1(E),
        .I2(O5),
        .I3(Q),
        .O(n_0_addr_ready_i_1));
FDRE #(
    .INIT(1'b0)) 
     addr_ready_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_addr_ready_i_1),
        .Q(n_0_addr_ready_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     addr_rollover_r_reg
       (.C(aclk),
        .CE(E),
        .D(I1[97]),
        .Q(D[15]),
        .R(Q));
LUT3 #(
    .INIT(8'h70)) 
     \aw_addr_r[31]_i_1 
       (.I0(n_0_addr_ready_reg),
        .I1(n_2_wdata_rslice2),
        .I2(E),
        .O(\n_0_aw_addr_r[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[0] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[65]),
        .Q(aw_addr_r[0]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[10] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[75]),
        .Q(aw_addr_r[10]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[11] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[76]),
        .Q(aw_addr_r[11]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[12] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[77]),
        .Q(aw_addr_r[12]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[13] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[78]),
        .Q(aw_addr_r[13]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[14] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[79]),
        .Q(aw_addr_r[14]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[15] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[80]),
        .Q(aw_addr_r[15]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[16] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[81]),
        .Q(aw_addr_r[16]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[17] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[82]),
        .Q(aw_addr_r[17]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[18] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[83]),
        .Q(aw_addr_r[18]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[19] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[84]),
        .Q(aw_addr_r[19]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[1] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[66]),
        .Q(aw_addr_r[1]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[20] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[85]),
        .Q(aw_addr_r[20]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[21] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[86]),
        .Q(aw_addr_r[21]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[22] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[87]),
        .Q(aw_addr_r[22]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[23] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[88]),
        .Q(aw_addr_r[23]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[24] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[89]),
        .Q(aw_addr_r[24]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[25] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[90]),
        .Q(aw_addr_r[25]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[26] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[91]),
        .Q(aw_addr_r[26]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[27] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[92]),
        .Q(aw_addr_r[27]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[28] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[93]),
        .Q(aw_addr_r[28]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[29] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[94]),
        .Q(aw_addr_r[29]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[2] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[67]),
        .Q(aw_addr_r[2]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[30] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[95]),
        .Q(aw_addr_r[30]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[31] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[96]),
        .Q(aw_addr_r[31]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[3] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[68]),
        .Q(aw_addr_r[3]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[4] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[69]),
        .Q(aw_addr_r[4]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[5] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[70]),
        .Q(aw_addr_r[5]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[6] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[71]),
        .Q(aw_addr_r[6]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[7] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[72]),
        .Q(aw_addr_r[7]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[8] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[73]),
        .Q(aw_addr_r[8]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \aw_addr_r_reg[9] 
       (.C(aclk),
        .CE(\n_0_aw_addr_r[31]_i_1 ),
        .D(I1[74]),
        .Q(aw_addr_r[9]),
        .R(Q));
LUT5 #(
    .INIT(32'hFF8F7000)) 
     \aw_id_r[0]_i_1 
       (.I0(n_0_addr_ready_reg),
        .I1(n_2_wdata_rslice2),
        .I2(E),
        .I3(I1[0]),
        .I4(D[0]),
        .O(\n_0_aw_id_r[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \aw_id_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_aw_id_r[0]_i_1 ),
        .Q(D[0]),
        .R(Q));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \aw_len_i[0]_i_1 
       (.I0(O5),
        .I1(E),
        .I2(D[7]),
        .O(\n_0_aw_len_i[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT4 #(
    .INIT(16'h0028)) 
     \aw_len_i[1]_i_1 
       (.I0(E),
        .I1(D[7]),
        .I2(D[8]),
        .I3(O5),
        .O(\n_0_aw_len_i[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT5 #(
    .INIT(32'h04444000)) 
     \aw_len_i[2]_i_1 
       (.I0(O5),
        .I1(E),
        .I2(D[7]),
        .I3(D[8]),
        .I4(D[9]),
        .O(\n_0_aw_len_i[2]_i_1 ));
LUT6 #(
    .INIT(64'h0444444440000000)) 
     \aw_len_i[3]_i_1 
       (.I0(O5),
        .I1(E),
        .I2(D[8]),
        .I3(D[7]),
        .I4(D[9]),
        .I5(D[10]),
        .O(\n_0_aw_len_i[3]_i_1 ));
LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
     \aw_len_i[4]_i_1 
       (.I0(I6),
        .I1(D[9]),
        .I2(D[7]),
        .I3(D[8]),
        .I4(D[10]),
        .I5(D[11]),
        .O(\n_0_aw_len_i[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT4 #(
    .INIT(16'h0440)) 
     \aw_len_i[5]_i_1 
       (.I0(O5),
        .I1(E),
        .I2(\n_0_aw_len_i[5]_i_2 ),
        .I3(D[12]),
        .O(\n_0_aw_len_i[5]_i_1 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \aw_len_i[5]_i_2 
       (.I0(D[10]),
        .I1(D[8]),
        .I2(D[7]),
        .I3(D[9]),
        .I4(D[11]),
        .O(\n_0_aw_len_i[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT4 #(
    .INIT(16'h0440)) 
     \aw_len_i[6]_i_1 
       (.I0(O5),
        .I1(E),
        .I2(\n_0_aw_len_i[7]_i_4 ),
        .I3(D[13]),
        .O(\n_0_aw_len_i[6]_i_1 ));
LUT3 #(
    .INIT(8'hFE)) 
     \aw_len_i[7]_i_2 
       (.I0(O5),
        .I1(E),
        .I2(Q),
        .O(\n_0_aw_len_i[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT5 #(
    .INIT(32'h04444000)) 
     \aw_len_i[7]_i_3 
       (.I0(O5),
        .I1(E),
        .I2(D[13]),
        .I3(\n_0_aw_len_i[7]_i_4 ),
        .I4(D[14]),
        .O(\n_0_aw_len_i[7]_i_3 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \aw_len_i[7]_i_4 
       (.I0(D[11]),
        .I1(D[9]),
        .I2(D[7]),
        .I3(D[8]),
        .I4(D[10]),
        .I5(D[12]),
        .O(\n_0_aw_len_i[7]_i_4 ));
FDSE #(
    .INIT(1'b0)) 
     \aw_len_i_reg[0] 
       (.C(aclk),
        .CE(\n_0_aw_len_i[7]_i_2 ),
        .D(\n_0_aw_len_i[0]_i_1 ),
        .Q(D[7]),
        .S(I2));
FDSE #(
    .INIT(1'b0)) 
     \aw_len_i_reg[1] 
       (.C(aclk),
        .CE(\n_0_aw_len_i[7]_i_2 ),
        .D(\n_0_aw_len_i[1]_i_1 ),
        .Q(D[8]),
        .S(I2));
FDSE #(
    .INIT(1'b0)) 
     \aw_len_i_reg[2] 
       (.C(aclk),
        .CE(\n_0_aw_len_i[7]_i_2 ),
        .D(\n_0_aw_len_i[2]_i_1 ),
        .Q(D[9]),
        .S(I2));
FDSE #(
    .INIT(1'b0)) 
     \aw_len_i_reg[3] 
       (.C(aclk),
        .CE(\n_0_aw_len_i[7]_i_2 ),
        .D(\n_0_aw_len_i[3]_i_1 ),
        .Q(D[10]),
        .S(I2));
FDSE #(
    .INIT(1'b0)) 
     \aw_len_i_reg[4] 
       (.C(aclk),
        .CE(\n_0_aw_len_i[7]_i_2 ),
        .D(\n_0_aw_len_i[4]_i_1 ),
        .Q(D[11]),
        .S(I2));
FDSE #(
    .INIT(1'b0)) 
     \aw_len_i_reg[5] 
       (.C(aclk),
        .CE(\n_0_aw_len_i[7]_i_2 ),
        .D(\n_0_aw_len_i[5]_i_1 ),
        .Q(D[12]),
        .S(I2));
FDSE #(
    .INIT(1'b0)) 
     \aw_len_i_reg[6] 
       (.C(aclk),
        .CE(\n_0_aw_len_i[7]_i_2 ),
        .D(\n_0_aw_len_i[6]_i_1 ),
        .Q(D[13]),
        .S(I2));
FDSE #(
    .INIT(1'b0)) 
     \aw_len_i_reg[7] 
       (.C(aclk),
        .CE(\n_0_aw_len_i[7]_i_2 ),
        .D(\n_0_aw_len_i[7]_i_3 ),
        .Q(D[14]),
        .S(I2));
axi_vfifo_ctrl_0_axic_register_slice__parameterized9 aw_rslice1
       (.D({D[0],aw_addr_r,D[14:7]}),
        .E(p_0_out),
        .I1(O5),
        .I2(E),
        .I3(n_0_addr_ready_reg),
        .O74(O74),
        .O78(O78),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .p_2_out(p_2_out));
LUT1 #(
    .INIT(2'h1)) 
     \burst_count[0]_i_1 
       (.I0(burst_count_reg__0[0]),
        .O(plusOp__1[0]));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \burst_count[1]_i_1 
       (.I0(burst_count_reg__0[0]),
        .I1(burst_count_reg__0[1]),
        .O(plusOp__1[1]));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \burst_count[2]_i_1 
       (.I0(burst_count_reg__0[2]),
        .I1(burst_count_reg__0[1]),
        .I2(burst_count_reg__0[0]),
        .O(plusOp__1[2]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \burst_count[3]_i_1 
       (.I0(burst_count_reg__0[3]),
        .I1(burst_count_reg__0[0]),
        .I2(burst_count_reg__0[1]),
        .I3(burst_count_reg__0[2]),
        .O(plusOp__1[3]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \burst_count[4]_i_1 
       (.I0(burst_count_reg__0[4]),
        .I1(burst_count_reg__0[2]),
        .I2(burst_count_reg__0[1]),
        .I3(burst_count_reg__0[0]),
        .I4(burst_count_reg__0[3]),
        .O(plusOp__1[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \burst_count[5]_i_1 
       (.I0(burst_count_reg__0[5]),
        .I1(burst_count_reg__0[3]),
        .I2(burst_count_reg__0[0]),
        .I3(burst_count_reg__0[1]),
        .I4(burst_count_reg__0[2]),
        .I5(burst_count_reg__0[4]),
        .O(plusOp__1[5]));
LUT4 #(
    .INIT(16'hFEFC)) 
     \burst_count[6]_i_1 
       (.I0(E),
        .I1(Q),
        .I2(O5),
        .I3(O23),
        .O(\n_0_burst_count[6]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \burst_count[6]_i_2 
       (.I0(burst_count_reg__0[6]),
        .I1(n_3_wdata_rslice2),
        .O(plusOp__1[6]));
(* counter = "11" *) 
   FDRE #(
    .INIT(1'b0)) 
     \burst_count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[0]),
        .Q(burst_count_reg__0[0]),
        .R(\n_0_burst_count[6]_i_1 ));
(* counter = "11" *) 
   FDRE #(
    .INIT(1'b0)) 
     \burst_count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[1]),
        .Q(burst_count_reg__0[1]),
        .R(\n_0_burst_count[6]_i_1 ));
(* counter = "11" *) 
   FDRE #(
    .INIT(1'b0)) 
     \burst_count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[2]),
        .Q(burst_count_reg__0[2]),
        .R(\n_0_burst_count[6]_i_1 ));
(* counter = "11" *) 
   FDRE #(
    .INIT(1'b0)) 
     \burst_count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[3]),
        .Q(burst_count_reg__0[3]),
        .R(\n_0_burst_count[6]_i_1 ));
(* counter = "11" *) 
   FDRE #(
    .INIT(1'b0)) 
     \burst_count_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[4]),
        .Q(burst_count_reg__0[4]),
        .R(\n_0_burst_count[6]_i_1 ));
(* counter = "11" *) 
   FDRE #(
    .INIT(1'b0)) 
     \burst_count_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[5]),
        .Q(burst_count_reg__0[5]),
        .R(\n_0_burst_count[6]_i_1 ));
(* counter = "11" *) 
   FDRE #(
    .INIT(1'b0)) 
     \burst_count_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[6]),
        .Q(burst_count_reg__0[6]),
        .R(\n_0_burst_count[6]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     first_txn_byte_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I23),
        .Q(O23),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     first_txn_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I22),
        .Q(O1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \gfwd_mode.storage_data1[14]_i_1 
       (.I0(O3[2]),
        .I1(O5),
        .I2(O2),
        .I3(I4),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gfwd_mode.storage_data1[15]_i_1 
       (.I0(O5),
        .I1(I3),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT5 #(
    .INIT(32'hA9AAAAAA)) 
     \gfwd_mode.storage_data1[1]_i_1 
       (.I0(packet_cnt_reg__0[0]),
        .I1(O1),
        .I2(O3[2]),
        .I3(O2),
        .I4(O5),
        .O(D[1]));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAA6AAA)) 
     \gfwd_mode.storage_data1[2]_i_1 
       (.I0(packet_cnt_reg__0[1]),
        .I1(packet_cnt_reg__0[0]),
        .I2(O5),
        .I3(O2),
        .I4(O3[2]),
        .I5(O1),
        .O(D[2]));
LUT6 #(
    .INIT(64'hAAA6AAAAAAAAAAAA)) 
     \gfwd_mode.storage_data1[3]_i_1 
       (.I0(packet_cnt_reg__0[2]),
        .I1(awgen_to_mcpf_tvalid),
        .I2(O3[2]),
        .I3(O1),
        .I4(packet_cnt_reg__0[0]),
        .I5(packet_cnt_reg__0[1]),
        .O(D[3]));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     \gfwd_mode.storage_data1[3]_i_2 
       (.I0(O2),
        .I1(O5),
        .I2(O3[2]),
        .O(awgen_to_mcpf_tvalid));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gfwd_mode.storage_data1[4]_i_1 
       (.I0(packet_cnt_reg__0[3]),
        .I1(packet_cnt_reg__0[2]),
        .I2(packet_cnt_reg__0[1]),
        .I3(packet_cnt_reg__0[0]),
        .I4(\n_0_gfwd_mode.storage_data1[5]_i_2 ),
        .O(D[4]));
LUT4 #(
    .INIT(16'hEB33)) 
     \gfwd_mode.storage_data1[4]_i_1__0 
       (.I0(R0_in),
        .I1(\n_0_gfwd_mode.storage_data1[4]_i_2 ),
        .I2(\n_0_tstrb_r_reg[6] ),
        .I3(\n_0_gfwd_mode.storage_data1[5]_i_2__0 ),
        .O(O3[3]));
LUT6 #(
    .INIT(64'h7F3300003F330000)) 
     \gfwd_mode.storage_data1[4]_i_2 
       (.I0(\n_0_tstrb_r_reg[5] ),
        .I1(R),
        .I2(\n_0_tstrb_r_reg[3] ),
        .I3(\n_0_tstrb_r_reg[2] ),
        .I4(\n_0_tstrb_r_reg[0] ),
        .I5(\n_0_tstrb_r_reg[4] ),
        .O(\n_0_gfwd_mode.storage_data1[4]_i_2 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gfwd_mode.storage_data1[5]_i_1 
       (.I0(packet_cnt_reg__0[4]),
        .I1(packet_cnt_reg__0[3]),
        .I2(\n_0_gfwd_mode.storage_data1[5]_i_2 ),
        .I3(packet_cnt_reg__0[0]),
        .I4(packet_cnt_reg__0[1]),
        .I5(packet_cnt_reg__0[2]),
        .O(D[5]));
LUT6 #(
    .INIT(64'hAAFFEAFFEAFFEAFF)) 
     \gfwd_mode.storage_data1[5]_i_1__0 
       (.I0(\n_0_gfwd_mode.storage_data1[5]_i_2__0 ),
        .I1(R),
        .I2(\n_0_tstrb_r_reg[2] ),
        .I3(\n_0_tstrb_r_reg[0] ),
        .I4(\n_0_tstrb_r_reg[3] ),
        .I5(\n_0_tstrb_r_reg[4] ),
        .O(O3[4]));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \gfwd_mode.storage_data1[5]_i_2 
       (.I0(O5),
        .I1(O2),
        .I2(O3[2]),
        .I3(O1),
        .O(\n_0_gfwd_mode.storage_data1[5]_i_2 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gfwd_mode.storage_data1[5]_i_2__0 
       (.I0(\n_0_tstrb_r_reg[3] ),
        .I1(\n_0_gfwd_mode.storage_data1[5]_i_3 ),
        .I2(\n_0_tstrb_r_reg[0] ),
        .I3(\n_0_tstrb_r_reg[6] ),
        .I4(\n_0_tstrb_r_reg[4] ),
        .I5(\n_0_tstrb_r_reg[5] ),
        .O(\n_0_gfwd_mode.storage_data1[5]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gfwd_mode.storage_data1[5]_i_3 
       (.I0(R),
        .I1(\n_0_tstrb_r_reg[2] ),
        .O(\n_0_gfwd_mode.storage_data1[5]_i_3 ));
LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gfwd_mode.storage_data1[6]_i_1 
       (.I0(packet_cnt_reg__0[5]),
        .I1(packet_cnt_reg__0[2]),
        .I2(\n_0_gfwd_mode.storage_data1[6]_i_2 ),
        .I3(packet_cnt_reg__0[3]),
        .I4(packet_cnt_reg__0[4]),
        .O(D[6]));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT5 #(
    .INIT(32'hB3333333)) 
     \gfwd_mode.storage_data1[6]_i_1__0 
       (.I0(\n_0_tstrb_r_reg[4] ),
        .I1(\n_0_tstrb_r_reg[0] ),
        .I2(\n_0_tstrb_r_reg[2] ),
        .I3(\n_0_tstrb_r_reg[3] ),
        .I4(R),
        .O(O3[5]));
LUT6 #(
    .INIT(64'h0008000000000000)) 
     \gfwd_mode.storage_data1[6]_i_2 
       (.I0(packet_cnt_reg__0[1]),
        .I1(packet_cnt_reg__0[0]),
        .I2(O1),
        .I3(O3[2]),
        .I4(O2),
        .I5(O5),
        .O(\n_0_gfwd_mode.storage_data1[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \no_of_bytes[3]_i_1 
       (.I0(E),
        .I1(I5[9]),
        .I2(O5),
        .I3(O3[6]),
        .O(\n_0_no_of_bytes[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT5 #(
    .INIT(32'h00000028)) 
     \no_of_bytes[4]_i_1 
       (.I0(E),
        .I1(O3[6]),
        .I2(O3[7]),
        .I3(I5[9]),
        .I4(O5),
        .O(\n_0_no_of_bytes[4]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002888)) 
     \no_of_bytes[5]_i_1 
       (.I0(E),
        .I1(O3[8]),
        .I2(O3[7]),
        .I3(O3[6]),
        .I4(I5[9]),
        .I5(O5),
        .O(\n_0_no_of_bytes[5]_i_1 ));
LUT5 #(
    .INIT(32'h2AAA8000)) 
     \no_of_bytes[6]_i_1 
       (.I0(\n_0_no_of_bytes[7]_i_2 ),
        .I1(O3[8]),
        .I2(O3[7]),
        .I3(O3[6]),
        .I4(O3[9]),
        .O(\n_0_no_of_bytes[6]_i_1 ));
LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
     \no_of_bytes[7]_i_1 
       (.I0(\n_0_no_of_bytes[7]_i_2 ),
        .I1(O3[6]),
        .I2(O3[7]),
        .I3(O3[8]),
        .I4(O3[9]),
        .I5(O3[10]),
        .O(\n_0_no_of_bytes[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT3 #(
    .INIT(8'h10)) 
     \no_of_bytes[7]_i_2 
       (.I0(O5),
        .I1(I5[9]),
        .I2(E),
        .O(\n_0_no_of_bytes[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT5 #(
    .INIT(32'h00020200)) 
     \no_of_bytes[8]_i_1 
       (.I0(E),
        .I1(I5[9]),
        .I2(O5),
        .I3(\n_0_no_of_bytes[9]_i_2 ),
        .I4(O3[11]),
        .O(\n_0_no_of_bytes[8]_i_1 ));
LUT6 #(
    .INIT(64'h0002020202000000)) 
     \no_of_bytes[9]_i_1 
       (.I0(E),
        .I1(I5[9]),
        .I2(O5),
        .I3(O3[11]),
        .I4(\n_0_no_of_bytes[9]_i_2 ),
        .I5(O3[12]),
        .O(\n_0_no_of_bytes[9]_i_1 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \no_of_bytes[9]_i_2 
       (.I0(O3[9]),
        .I1(O3[8]),
        .I2(O3[7]),
        .I3(O3[6]),
        .I4(O3[10]),
        .O(\n_0_no_of_bytes[9]_i_2 ));
FDSE #(
    .INIT(1'b0)) 
     \no_of_bytes_reg[3] 
       (.C(aclk),
        .CE(\n_0_aw_len_i[7]_i_2 ),
        .D(\n_0_no_of_bytes[3]_i_1 ),
        .Q(O3[6]),
        .S(I2));
FDSE #(
    .INIT(1'b0)) 
     \no_of_bytes_reg[4] 
       (.C(aclk),
        .CE(\n_0_aw_len_i[7]_i_2 ),
        .D(\n_0_no_of_bytes[4]_i_1 ),
        .Q(O3[7]),
        .S(I2));
FDSE #(
    .INIT(1'b0)) 
     \no_of_bytes_reg[5] 
       (.C(aclk),
        .CE(\n_0_aw_len_i[7]_i_2 ),
        .D(\n_0_no_of_bytes[5]_i_1 ),
        .Q(O3[8]),
        .S(I2));
FDSE #(
    .INIT(1'b0)) 
     \no_of_bytes_reg[6] 
       (.C(aclk),
        .CE(\n_0_aw_len_i[7]_i_2 ),
        .D(\n_0_no_of_bytes[6]_i_1 ),
        .Q(O3[9]),
        .S(I2));
FDSE #(
    .INIT(1'b0)) 
     \no_of_bytes_reg[7] 
       (.C(aclk),
        .CE(\n_0_aw_len_i[7]_i_2 ),
        .D(\n_0_no_of_bytes[7]_i_1 ),
        .Q(O3[10]),
        .S(I2));
FDSE #(
    .INIT(1'b0)) 
     \no_of_bytes_reg[8] 
       (.C(aclk),
        .CE(\n_0_aw_len_i[7]_i_2 ),
        .D(\n_0_no_of_bytes[8]_i_1 ),
        .Q(O3[11]),
        .S(I2));
FDSE #(
    .INIT(1'b0)) 
     \no_of_bytes_reg[9] 
       (.C(aclk),
        .CE(\n_0_aw_len_i[7]_i_2 ),
        .D(\n_0_no_of_bytes[9]_i_1 ),
        .Q(O3[12]),
        .S(I2));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \packet_cnt[0]_i_1 
       (.I0(packet_cnt_reg__0[0]),
        .O(plusOp__0[0]));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \packet_cnt[1]_i_1 
       (.I0(packet_cnt_reg__0[0]),
        .I1(packet_cnt_reg__0[1]),
        .O(plusOp__0[1]));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \packet_cnt[2]_i_1 
       (.I0(packet_cnt_reg__0[2]),
        .I1(packet_cnt_reg__0[1]),
        .I2(packet_cnt_reg__0[0]),
        .O(plusOp__0[2]));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \packet_cnt[3]_i_1 
       (.I0(packet_cnt_reg__0[3]),
        .I1(packet_cnt_reg__0[2]),
        .I2(packet_cnt_reg__0[0]),
        .I3(packet_cnt_reg__0[1]),
        .O(plusOp__0[3]));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \packet_cnt[4]_i_1 
       (.I0(packet_cnt_reg__0[4]),
        .I1(packet_cnt_reg__0[3]),
        .I2(packet_cnt_reg__0[1]),
        .I3(packet_cnt_reg__0[0]),
        .I4(packet_cnt_reg__0[2]),
        .O(plusOp__0[4]));
LUT5 #(
    .INIT(32'hFEEEEEEE)) 
     \packet_cnt[5]_i_1 
       (.I0(O5),
        .I1(Q),
        .I2(E),
        .I3(I5[8]),
        .I4(O1),
        .O(\n_0_packet_cnt[5]_i_1 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \packet_cnt[5]_i_3 
       (.I0(packet_cnt_reg__0[5]),
        .I1(packet_cnt_reg__0[2]),
        .I2(packet_cnt_reg__0[0]),
        .I3(packet_cnt_reg__0[1]),
        .I4(packet_cnt_reg__0[3]),
        .I5(packet_cnt_reg__0[4]),
        .O(plusOp__0[5]));
(* counter = "10" *) 
   FDRE #(
    .INIT(1'b0)) 
     \packet_cnt_reg[0] 
       (.C(aclk),
        .CE(I9),
        .D(plusOp__0[0]),
        .Q(packet_cnt_reg__0[0]),
        .R(\n_0_packet_cnt[5]_i_1 ));
(* counter = "10" *) 
   FDRE #(
    .INIT(1'b0)) 
     \packet_cnt_reg[1] 
       (.C(aclk),
        .CE(I9),
        .D(plusOp__0[1]),
        .Q(packet_cnt_reg__0[1]),
        .R(\n_0_packet_cnt[5]_i_1 ));
(* counter = "10" *) 
   FDRE #(
    .INIT(1'b0)) 
     \packet_cnt_reg[2] 
       (.C(aclk),
        .CE(I9),
        .D(plusOp__0[2]),
        .Q(packet_cnt_reg__0[2]),
        .R(\n_0_packet_cnt[5]_i_1 ));
(* counter = "10" *) 
   FDRE #(
    .INIT(1'b0)) 
     \packet_cnt_reg[3] 
       (.C(aclk),
        .CE(I9),
        .D(plusOp__0[3]),
        .Q(packet_cnt_reg__0[3]),
        .R(\n_0_packet_cnt[5]_i_1 ));
(* counter = "10" *) 
   FDRE #(
    .INIT(1'b0)) 
     \packet_cnt_reg[4] 
       (.C(aclk),
        .CE(I9),
        .D(plusOp__0[4]),
        .Q(packet_cnt_reg__0[4]),
        .R(\n_0_packet_cnt[5]_i_1 ));
(* counter = "10" *) 
   FDRE #(
    .INIT(1'b0)) 
     \packet_cnt_reg[5] 
       (.C(aclk),
        .CE(I9),
        .D(plusOp__0[5]),
        .Q(packet_cnt_reg__0[5]),
        .R(\n_0_packet_cnt[5]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \tdest_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I27),
        .Q(O3[1]),
        .R(Q));
FDRE #(
    .INIT(1'b1)) 
     tstart_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I28),
        .Q(O3[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \tstrb_r_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(I5[0]),
        .Q(\n_0_tstrb_r_reg[0] ),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \tstrb_r_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(I5[1]),
        .Q(R),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \tstrb_r_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(I5[2]),
        .Q(\n_0_tstrb_r_reg[2] ),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \tstrb_r_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(I5[3]),
        .Q(\n_0_tstrb_r_reg[3] ),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \tstrb_r_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(I5[4]),
        .Q(\n_0_tstrb_r_reg[4] ),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \tstrb_r_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(I5[5]),
        .Q(\n_0_tstrb_r_reg[5] ),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \tstrb_r_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(I5[6]),
        .Q(\n_0_tstrb_r_reg[6] ),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \tstrb_r_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(I5[7]),
        .Q(R0_in),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \tuser_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I26),
        .Q(O3[0]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     valid_pkt_chk_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I24),
        .Q(O2),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     valid_pkt_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I25),
        .Q(O3[2]),
        .R(Q));
axi_vfifo_ctrl_0_axic_register_slice__parameterized2_147 wdata_rslice1
       (.I1(I1[64:1]),
        .I8(I8),
        .Q({n_0_wdata_rslice1,n_1_wdata_rslice1,n_2_wdata_rslice1,n_3_wdata_rslice1,n_4_wdata_rslice1,n_5_wdata_rslice1,n_6_wdata_rslice1,n_7_wdata_rslice1,n_8_wdata_rslice1,n_9_wdata_rslice1,n_10_wdata_rslice1,n_11_wdata_rslice1,n_12_wdata_rslice1,n_13_wdata_rslice1,n_14_wdata_rslice1,n_15_wdata_rslice1,n_16_wdata_rslice1,n_17_wdata_rslice1,n_18_wdata_rslice1,n_19_wdata_rslice1,n_20_wdata_rslice1,n_21_wdata_rslice1,n_22_wdata_rslice1,n_23_wdata_rslice1,n_24_wdata_rslice1,n_25_wdata_rslice1,n_26_wdata_rslice1,n_27_wdata_rslice1,n_28_wdata_rslice1,n_29_wdata_rslice1,n_30_wdata_rslice1,n_31_wdata_rslice1,n_32_wdata_rslice1,n_33_wdata_rslice1,n_34_wdata_rslice1,n_35_wdata_rslice1,n_36_wdata_rslice1,n_37_wdata_rslice1,n_38_wdata_rslice1,n_39_wdata_rslice1,n_40_wdata_rslice1,n_41_wdata_rslice1,n_42_wdata_rslice1,n_43_wdata_rslice1,n_44_wdata_rslice1,n_45_wdata_rslice1,n_46_wdata_rslice1,n_47_wdata_rslice1,n_48_wdata_rslice1,n_49_wdata_rslice1,n_50_wdata_rslice1,n_51_wdata_rslice1,n_52_wdata_rslice1,n_53_wdata_rslice1,n_54_wdata_rslice1,n_55_wdata_rslice1,n_56_wdata_rslice1,n_57_wdata_rslice1,n_58_wdata_rslice1,n_59_wdata_rslice1,n_60_wdata_rslice1,n_61_wdata_rslice1,n_62_wdata_rslice1,n_63_wdata_rslice1}),
        .aclk(aclk));
axi_vfifo_ctrl_0_axic_register_slice__parameterized10 wdata_rslice2
       (.D({n_0_wdata_rslice1,n_1_wdata_rslice1,n_2_wdata_rslice1,n_3_wdata_rslice1,n_4_wdata_rslice1,n_5_wdata_rslice1,n_6_wdata_rslice1,n_7_wdata_rslice1,n_8_wdata_rslice1,n_9_wdata_rslice1,n_10_wdata_rslice1,n_11_wdata_rslice1,n_12_wdata_rslice1,n_13_wdata_rslice1,n_14_wdata_rslice1,n_15_wdata_rslice1,n_16_wdata_rslice1,n_17_wdata_rslice1,n_18_wdata_rslice1,n_19_wdata_rslice1,n_20_wdata_rslice1,n_21_wdata_rslice1,n_22_wdata_rslice1,n_23_wdata_rslice1,n_24_wdata_rslice1,n_25_wdata_rslice1,n_26_wdata_rslice1,n_27_wdata_rslice1,n_28_wdata_rslice1,n_29_wdata_rslice1,n_30_wdata_rslice1,n_31_wdata_rslice1,n_32_wdata_rslice1,n_33_wdata_rslice1,n_34_wdata_rslice1,n_35_wdata_rslice1,n_36_wdata_rslice1,n_37_wdata_rslice1,n_38_wdata_rslice1,n_39_wdata_rslice1,n_40_wdata_rslice1,n_41_wdata_rslice1,n_42_wdata_rslice1,n_43_wdata_rslice1,n_44_wdata_rslice1,n_45_wdata_rslice1,n_46_wdata_rslice1,n_47_wdata_rslice1,n_48_wdata_rslice1,n_49_wdata_rslice1,n_50_wdata_rslice1,n_51_wdata_rslice1,n_52_wdata_rslice1,n_53_wdata_rslice1,n_54_wdata_rslice1,n_55_wdata_rslice1,n_56_wdata_rslice1,n_57_wdata_rslice1,n_58_wdata_rslice1,n_59_wdata_rslice1,n_60_wdata_rslice1,n_61_wdata_rslice1,n_62_wdata_rslice1,n_63_wdata_rslice1}),
        .E(p_0_out),
        .I1(n_0_addr_ready_reg),
        .I2(packet_cnt_reg__0[3:0]),
        .I7(I7),
        .O1(O5),
        .O2(n_2_wdata_rslice2),
        .O3(n_3_wdata_rslice2),
        .O75(O75),
        .O79(O79),
        .Q(burst_count_reg__0),
        .aclk(aclk),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_2_out_17(p_2_out_17));
endmodule

(* ORIG_REF_NAME = "vfifo_mm2s" *) 
module axi_vfifo_ctrl_0_vfifo_mm2s
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O68,
    m_axi_rready,
    O31,
    Q,
    aclk,
    I35,
    I36,
    m_axis_tready,
    m_axi_rvalid,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    O8,
    I10,
    I11,
    D,
    m_axi_rdata);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output [0:0]O6;
  output O7;
  output O68;
  output m_axi_rready;
  output [75:0]O31;
  input [0:0]Q;
  input aclk;
  input I35;
  input I36;
  input m_axis_tready;
  input m_axi_rvalid;
  input I1;
  input [1:0]I2;
  input [9:0]I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input O8;
  input I10;
  input I11;
  input [7:0]D;
  input [63:0]m_axi_rdata;

  wire [7:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire [1:0]I2;
  wire [9:0]I3;
  wire I35;
  wire I36;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire [75:0]O31;
  wire O4;
  wire O5;
  wire [0:0]O6;
  wire O68;
  wire O7;
  wire O8;
  wire [0:0]Q;
  wire aclk;
  wire curr_state;
  wire [63:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_axis_tready;
  wire next_state;
  wire p_0_out;
  wire [63:0]s_axis_payload_wr_out_i;
  wire [6:0]tlen_cntr;
  wire [6:0]tlen_cntr_reg;

FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(next_state),
        .Q(curr_state),
        .R(Q));
axi_vfifo_ctrl_0_axic_register_slice__parameterized11 mm2s_in_reg_slice_inst
       (.D({O6,s_axis_payload_wr_out_i}),
        .E(p_0_out),
        .I1(I1),
        .I10(I8),
        .I11(I9),
        .I12(I10),
        .I13(I11),
        .I2(O3),
        .I3(I2),
        .I35(I35),
        .I4(I3[9:3]),
        .I5(I4),
        .I6(tlen_cntr_reg),
        .I7(I5),
        .I8(I6),
        .I9(I7),
        .O1(O1),
        .O2(O2),
        .O5(O5),
        .O7(O7),
        .Q(Q),
        .aclk(aclk),
        .curr_state(curr_state),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axis_tready(m_axis_tready),
        .next_state(next_state),
        .tlen_cntr(tlen_cntr));
axi_vfifo_ctrl_0_axic_register_slice__parameterized12 mm2s_out_reg_slice_inst
       (.D({D[7],O6,I3[2:0],D[6:0],s_axis_payload_wr_out_i}),
        .E(p_0_out),
        .I36(I36),
        .O1(O3),
        .O31(O31),
        .O4(O4),
        .O68(O68),
        .O8(O8),
        .aclk(aclk),
        .m_axis_tready(m_axis_tready));
FDRE #(
    .INIT(1'b0)) 
     \tlen_cntr_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[0]),
        .Q(tlen_cntr_reg[0]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \tlen_cntr_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[1]),
        .Q(tlen_cntr_reg[1]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \tlen_cntr_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[2]),
        .Q(tlen_cntr_reg[2]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \tlen_cntr_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[3]),
        .Q(tlen_cntr_reg[3]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \tlen_cntr_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[4]),
        .Q(tlen_cntr_reg[4]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \tlen_cntr_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[5]),
        .Q(tlen_cntr_reg[5]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \tlen_cntr_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[6]),
        .Q(tlen_cntr_reg[6]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "vfifo_reset_blk" *) 
module axi_vfifo_ctrl_0_vfifo_reset_blk
   (Q,
    aclk,
    aresetn);
  output [1:0]Q;
  input aclk;
  input aresetn;

  wire [1:0]Q;
  wire aclk;
  wire aresetn;
  wire inverted_reset;
  wire \n_0_wr_rst_reg[15]_i_1 ;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d1;
  wire wr_rst_asreg_d2;
  wire [14:0]wr_rst_i;

(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     wr_rst_asreg_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     wr_rst_asreg_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     wr_rst_asreg_i_1
       (.I0(aresetn),
        .O(inverted_reset));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE wr_rst_asreg_reg
       (.C(aclk),
        .CE(wr_rst_asreg_d1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(wr_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \wr_rst_reg[15]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\n_0_wr_rst_reg[15]_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \wr_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_wr_rst_reg[15]_i_1 ),
        .Q(wr_rst_i[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b0)) 
     \wr_rst_reg_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[9]),
        .PRE(\n_0_wr_rst_reg[15]_i_1 ),
        .Q(wr_rst_i[10]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b0)) 
     \wr_rst_reg_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[10]),
        .PRE(\n_0_wr_rst_reg[15]_i_1 ),
        .Q(wr_rst_i[11]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b0)) 
     \wr_rst_reg_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[11]),
        .PRE(\n_0_wr_rst_reg[15]_i_1 ),
        .Q(wr_rst_i[12]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b0)) 
     \wr_rst_reg_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[12]),
        .PRE(\n_0_wr_rst_reg[15]_i_1 ),
        .Q(wr_rst_i[13]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b0)) 
     \wr_rst_reg_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[13]),
        .PRE(\n_0_wr_rst_reg[15]_i_1 ),
        .Q(wr_rst_i[14]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b0)) 
     \wr_rst_reg_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[14]),
        .PRE(\n_0_wr_rst_reg[15]_i_1 ),
        .Q(Q[1]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b0)) 
     \wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[0]),
        .PRE(\n_0_wr_rst_reg[15]_i_1 ),
        .Q(Q[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b0)) 
     \wr_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[0]),
        .PRE(\n_0_wr_rst_reg[15]_i_1 ),
        .Q(wr_rst_i[2]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b0)) 
     \wr_rst_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[2]),
        .PRE(\n_0_wr_rst_reg[15]_i_1 ),
        .Q(wr_rst_i[3]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b0)) 
     \wr_rst_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[3]),
        .PRE(\n_0_wr_rst_reg[15]_i_1 ),
        .Q(wr_rst_i[4]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b0)) 
     \wr_rst_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[4]),
        .PRE(\n_0_wr_rst_reg[15]_i_1 ),
        .Q(wr_rst_i[5]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b0)) 
     \wr_rst_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[5]),
        .PRE(\n_0_wr_rst_reg[15]_i_1 ),
        .Q(wr_rst_i[6]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b0)) 
     \wr_rst_reg_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[6]),
        .PRE(\n_0_wr_rst_reg[15]_i_1 ),
        .Q(wr_rst_i[7]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b0)) 
     \wr_rst_reg_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[7]),
        .PRE(\n_0_wr_rst_reg[15]_i_1 ),
        .Q(wr_rst_i[8]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b0)) 
     \wr_rst_reg_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[8]),
        .PRE(\n_0_wr_rst_reg[15]_i_1 ),
        .Q(wr_rst_i[9]));
endmodule

(* ORIG_REF_NAME = "vfifo_s2mm" *) 
module axi_vfifo_ctrl_0_vfifo_s2mm
   (O1,
    O2,
    O3,
    tid_r,
    E,
    O4,
    O5,
    O6,
    s_axis_tready,
    Q,
    aclk,
    I1,
    I11,
    I12,
    areset_d1_0,
    s_axis_tvalid,
    I2,
    I61);
  output O1;
  output O2;
  output O3;
  output tid_r;
  output [0:0]E;
  output [64:0]O4;
  output O5;
  output [11:0]O6;
  output s_axis_tready;
  input [0:0]Q;
  input aclk;
  input I1;
  input I11;
  input I12;
  input areset_d1_0;
  input s_axis_tvalid;
  input [0:0]I2;
  input [75:0]I61;

  wire [0:0]E;
  wire I1;
  wire I11;
  wire I12;
  wire [0:0]I2;
  wire [75:0]I61;
  wire O1;
  wire O2;
  wire O3;
  wire [64:0]O4;
  wire O5;
  wire [11:0]O6;
  wire [0:0]Q;
  wire aclk;
  wire [6:0]arb_granularity_reg__0;
  wire areset_d1_0;
  wire end_of_txn2;
  wire \n_0_arb_granularity[6]_i_4 ;
  wire \n_0_end_of_txn[0]_i_5 ;
  wire \n_0_end_of_txn[0]_i_6 ;
  wire \n_0_end_of_txn[0]_i_7 ;
  wire \n_0_end_of_txn_reg[0]_i_3 ;
  wire \n_0_end_of_txn_reg[0]_i_4 ;
  wire \n_0_tstart_reg_reg[0] ;
  wire \n_0_tstart_reg_reg[1] ;
  wire \n_1_end_of_txn_reg[0]_i_3 ;
  wire \n_1_end_of_txn_reg[0]_i_4 ;
  wire \n_1_gno_bkp_on_tready.s2mm_input_rslice ;
  wire \n_2_end_of_txn_reg[0]_i_2 ;
  wire \n_2_end_of_txn_reg[0]_i_3 ;
  wire \n_2_end_of_txn_reg[0]_i_4 ;
  wire \n_3_end_of_txn_reg[0]_i_2 ;
  wire \n_3_end_of_txn_reg[0]_i_3 ;
  wire \n_3_end_of_txn_reg[0]_i_4 ;
  wire \n_81_gno_bkp_on_tready.s2mm_input_rslice ;
  wire \n_82_gno_bkp_on_tready.s2mm_input_rslice ;
  wire \n_83_gno_bkp_on_tready.s2mm_input_rslice ;
  wire \n_84_gno_bkp_on_tready.s2mm_input_rslice ;
  wire \n_85_gno_bkp_on_tready.s2mm_input_rslice ;
  wire p_0_in;
  wire p_0_out;
  wire p_0_out_0;
  wire [13:0]payload_s2mm_awg1;
  wire [6:0]plusOp;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire [13:0]storage_data1;
  wire tid_r;
  wire [3:3]\NLW_end_of_txn_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_end_of_txn_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_end_of_txn_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_end_of_txn_reg[0]_i_4_O_UNCONNECTED ;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \arb_granularity[0]_i_1 
       (.I0(arb_granularity_reg__0[0]),
        .O(plusOp[0]));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \arb_granularity[1]_i_1 
       (.I0(arb_granularity_reg__0[0]),
        .I1(arb_granularity_reg__0[1]),
        .O(plusOp[1]));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \arb_granularity[2]_i_1 
       (.I0(arb_granularity_reg__0[2]),
        .I1(arb_granularity_reg__0[1]),
        .I2(arb_granularity_reg__0[0]),
        .O(plusOp[2]));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \arb_granularity[3]_i_1 
       (.I0(arb_granularity_reg__0[3]),
        .I1(arb_granularity_reg__0[2]),
        .I2(arb_granularity_reg__0[0]),
        .I3(arb_granularity_reg__0[1]),
        .O(plusOp[3]));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \arb_granularity[4]_i_1 
       (.I0(arb_granularity_reg__0[4]),
        .I1(arb_granularity_reg__0[3]),
        .I2(arb_granularity_reg__0[1]),
        .I3(arb_granularity_reg__0[0]),
        .I4(arb_granularity_reg__0[2]),
        .O(plusOp[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \arb_granularity[5]_i_1 
       (.I0(arb_granularity_reg__0[5]),
        .I1(arb_granularity_reg__0[4]),
        .I2(arb_granularity_reg__0[2]),
        .I3(arb_granularity_reg__0[0]),
        .I4(arb_granularity_reg__0[1]),
        .I5(arb_granularity_reg__0[3]),
        .O(plusOp[5]));
LUT3 #(
    .INIT(8'h6A)) 
     \arb_granularity[6]_i_3 
       (.I0(arb_granularity_reg__0[6]),
        .I1(arb_granularity_reg__0[5]),
        .I2(\n_0_arb_granularity[6]_i_4 ),
        .O(plusOp[6]));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \arb_granularity[6]_i_4 
       (.I0(arb_granularity_reg__0[3]),
        .I1(arb_granularity_reg__0[1]),
        .I2(arb_granularity_reg__0[0]),
        .I3(arb_granularity_reg__0[2]),
        .I4(arb_granularity_reg__0[4]),
        .O(\n_0_arb_granularity[6]_i_4 ));
(* counter = "9" *) 
   FDRE #(
    .INIT(1'b0)) 
     \arb_granularity_reg[0] 
       (.C(aclk),
        .CE(\n_81_gno_bkp_on_tready.s2mm_input_rslice ),
        .D(plusOp[0]),
        .Q(arb_granularity_reg__0[0]),
        .R(\n_1_gno_bkp_on_tready.s2mm_input_rslice ));
(* counter = "9" *) 
   FDRE #(
    .INIT(1'b0)) 
     \arb_granularity_reg[1] 
       (.C(aclk),
        .CE(\n_81_gno_bkp_on_tready.s2mm_input_rslice ),
        .D(plusOp[1]),
        .Q(arb_granularity_reg__0[1]),
        .R(\n_1_gno_bkp_on_tready.s2mm_input_rslice ));
(* counter = "9" *) 
   FDRE #(
    .INIT(1'b0)) 
     \arb_granularity_reg[2] 
       (.C(aclk),
        .CE(\n_81_gno_bkp_on_tready.s2mm_input_rslice ),
        .D(plusOp[2]),
        .Q(arb_granularity_reg__0[2]),
        .R(\n_1_gno_bkp_on_tready.s2mm_input_rslice ));
(* counter = "9" *) 
   FDRE #(
    .INIT(1'b0)) 
     \arb_granularity_reg[3] 
       (.C(aclk),
        .CE(\n_81_gno_bkp_on_tready.s2mm_input_rslice ),
        .D(plusOp[3]),
        .Q(arb_granularity_reg__0[3]),
        .R(\n_1_gno_bkp_on_tready.s2mm_input_rslice ));
(* counter = "9" *) 
   FDRE #(
    .INIT(1'b0)) 
     \arb_granularity_reg[4] 
       (.C(aclk),
        .CE(\n_81_gno_bkp_on_tready.s2mm_input_rslice ),
        .D(plusOp[4]),
        .Q(arb_granularity_reg__0[4]),
        .R(\n_1_gno_bkp_on_tready.s2mm_input_rslice ));
(* counter = "9" *) 
   FDRE #(
    .INIT(1'b0)) 
     \arb_granularity_reg[5] 
       (.C(aclk),
        .CE(\n_81_gno_bkp_on_tready.s2mm_input_rslice ),
        .D(plusOp[5]),
        .Q(arb_granularity_reg__0[5]),
        .R(\n_1_gno_bkp_on_tready.s2mm_input_rslice ));
(* counter = "9" *) 
   FDRE #(
    .INIT(1'b0)) 
     \arb_granularity_reg[6] 
       (.C(aclk),
        .CE(\n_81_gno_bkp_on_tready.s2mm_input_rslice ),
        .D(plusOp[6]),
        .Q(arb_granularity_reg__0[6]),
        .R(\n_1_gno_bkp_on_tready.s2mm_input_rslice ));
LUT1 #(
    .INIT(2'h2)) 
     \end_of_txn[0]_i_5 
       (.I0(arb_granularity_reg__0[6]),
        .O(\n_0_end_of_txn[0]_i_5 ));
LUT3 #(
    .INIT(8'h01)) 
     \end_of_txn[0]_i_6 
       (.I0(arb_granularity_reg__0[4]),
        .I1(arb_granularity_reg__0[3]),
        .I2(arb_granularity_reg__0[5]),
        .O(\n_0_end_of_txn[0]_i_6 ));
LUT3 #(
    .INIT(8'h01)) 
     \end_of_txn[0]_i_7 
       (.I0(arb_granularity_reg__0[1]),
        .I1(arb_granularity_reg__0[0]),
        .I2(arb_granularity_reg__0[2]),
        .O(\n_0_end_of_txn[0]_i_7 ));
FDRE #(
    .INIT(1'b0)) 
     \end_of_txn_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_83_gno_bkp_on_tready.s2mm_input_rslice ),
        .Q(payload_s2mm_awg1[12]),
        .R(1'b0));
CARRY4 \end_of_txn_reg[0]_i_2 
       (.CI(\n_0_end_of_txn_reg[0]_i_3 ),
        .CO({\NLW_end_of_txn_reg[0]_i_2_CO_UNCONNECTED [3],end_of_txn2,\n_2_end_of_txn_reg[0]_i_2 ,\n_3_end_of_txn_reg[0]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_end_of_txn_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b1,1'b1,1'b1}));
CARRY4 \end_of_txn_reg[0]_i_3 
       (.CI(\n_0_end_of_txn_reg[0]_i_4 ),
        .CO({\n_0_end_of_txn_reg[0]_i_3 ,\n_1_end_of_txn_reg[0]_i_3 ,\n_2_end_of_txn_reg[0]_i_3 ,\n_3_end_of_txn_reg[0]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_end_of_txn_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
CARRY4 \end_of_txn_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\n_0_end_of_txn_reg[0]_i_4 ,\n_1_end_of_txn_reg[0]_i_4 ,\n_2_end_of_txn_reg[0]_i_4 ,\n_3_end_of_txn_reg[0]_i_4 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_end_of_txn_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b1,\n_0_end_of_txn[0]_i_5 ,\n_0_end_of_txn[0]_i_6 ,\n_0_end_of_txn[0]_i_7 }));
FDRE #(
    .INIT(1'b0)) 
     \end_of_txn_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_82_gno_bkp_on_tready.s2mm_input_rslice ),
        .Q(p_0_in),
        .R(1'b0));
axi_vfifo_ctrl_0_axic_register_slice__parameterized0 \gno_bkp_on_tready.s2mm_input_rslice 
       (.CO(end_of_txn2),
        .D({payload_s2mm_awg1[13],payload_s2mm_awg1[11:0]}),
        .E(E),
        .I1(O2),
        .I11(I11),
        .I2(\n_0_tstart_reg_reg[1] ),
        .I3(\n_0_tstart_reg_reg[0] ),
        .I4(arb_granularity_reg__0[6]),
        .I5(p_0_out),
        .I61(I61),
        .O1(O3),
        .O2(O4),
        .O3(\n_81_gno_bkp_on_tready.s2mm_input_rslice ),
        .O4(\n_82_gno_bkp_on_tready.s2mm_input_rslice ),
        .O5(\n_83_gno_bkp_on_tready.s2mm_input_rslice ),
        .O6(\n_84_gno_bkp_on_tready.s2mm_input_rslice ),
        .O7(\n_85_gno_bkp_on_tready.s2mm_input_rslice ),
        .Q(Q),
        .SR(\n_1_gno_bkp_on_tready.s2mm_input_rslice ),
        .aclk(aclk),
        .areset_d1_0(areset_d1_0),
        .p_0_in(p_0_in),
        .payload_s2mm_awg1(payload_s2mm_awg1[12]),
        .tid_r(tid_r));
FDRE #(
    .INIT(1'b0)) 
     \gno_bkp_on_tready.s_axis_tready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I1),
        .Q(O2),
        .R(Q));
axi_vfifo_ctrl_0_axic_register_slice__parameterized1_136 s2mm_awgen_rslice1
       (.D(payload_s2mm_awg1),
        .E(p_0_out_0),
        .I1(O2),
        .I2(O3),
        .I5(p_0_out),
        .O1(O1),
        .O2(storage_data1),
        .Q(Q),
        .aclk(aclk),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
axi_vfifo_ctrl_0_axic_register_slice__parameterized1_137 s2mm_awgen_rslice2
       (.D(storage_data1),
        .E(p_0_out_0),
        .I2(I2),
        .O5(O5),
        .O6(O6),
        .aclk(aclk));
FDRE #(
    .INIT(1'b0)) 
     \tid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I12),
        .Q(tid_r),
        .R(Q));
FDSE #(
    .INIT(1'b1)) 
     \tstart_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_85_gno_bkp_on_tready.s2mm_input_rslice ),
        .Q(\n_0_tstart_reg_reg[0] ),
        .S(Q));
FDSE #(
    .INIT(1'b1)) 
     \tstart_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_84_gno_bkp_on_tready.s2mm_input_rslice ),
        .Q(\n_0_tstart_reg_reg[1] ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_vfifo_ctrl_0_wr_bin_cntr
   (D,
    Q,
    O2,
    O62,
    O3,
    I1,
    I2,
    E,
    aclk,
    AR);
  output [0:0]D;
  output [3:0]Q;
  output O2;
  output [3:0]O62;
  input [2:0]O3;
  input I1;
  input [3:0]I2;
  input [0:0]E;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire [3:0]I2;
  wire O2;
  wire [2:0]O3;
  wire [3:0]O62;
  wire [3:0]Q;
  wire aclk;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad[4]_i_3 ;
  wire n_0_ram_empty_fb_i_i_4;
  wire [3:0]plusOp__2;

LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__2[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__2[1]));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(plusOp__2[2]));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gcc0.gc0.count[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(plusOp__2[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(O62[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(O62[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(O62[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(O62[3]));
(* counter = "12" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[0]),
        .PRE(AR),
        .Q(Q[0]));
(* counter = "12" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__2[1]),
        .Q(Q[1]));
(* counter = "12" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__2[2]),
        .Q(Q[2]));
(* counter = "12" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__2[3]),
        .Q(Q[3]));
LUT6 #(
    .INIT(64'hB2BB22B24D44DD4D)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1 
       (.I0(Q[2]),
        .I1(O3[1]),
        .I2(Q[1]),
        .I3(O3[0]),
        .I4(I1),
        .I5(\n_0_gdiff.gcry_1_sym.diff_pntr_pad[4]_i_3 ),
        .O(D));
LUT2 #(
    .INIT(4'h6)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_3 
       (.I0(Q[3]),
        .I1(O3[2]),
        .O(\n_0_gdiff.gcry_1_sym.diff_pntr_pad[4]_i_3 ));
LUT5 #(
    .INIT(32'h00009009)) 
     ram_empty_fb_i_i_2__0
       (.I0(I2[1]),
        .I1(O62[1]),
        .I2(I2[0]),
        .I3(O62[0]),
        .I4(n_0_ram_empty_fb_i_i_4),
        .O(O2));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_empty_fb_i_i_4
       (.I0(O62[3]),
        .I1(I2[3]),
        .I2(O62[2]),
        .I3(I2[2]),
        .O(n_0_ram_empty_fb_i_i_4));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_vfifo_ctrl_0_wr_bin_cntr_158
   (D,
    Q,
    O3,
    O6,
    O2,
    O1,
    m_axi_awvalid_i,
    I3,
    I5,
    E,
    aclk,
    AR);
  output [0:0]D;
  output [3:0]Q;
  output O3;
  output [3:0]O6;
  input [2:0]O2;
  input O1;
  input m_axi_awvalid_i;
  input I3;
  input [3:0]I5;
  input [0:0]E;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]D;
  wire [0:0]E;
  wire I3;
  wire [3:0]I5;
  wire O1;
  wire [2:0]O2;
  wire O3;
  wire [3:0]O6;
  wire [3:0]Q;
  wire aclk;
  wire m_axi_awvalid_i;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__1 ;
  wire n_0_ram_empty_fb_i_i_5__2;
  wire [3:0]plusOp__0;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1__2 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[2]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(plusOp__0[2]));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gcc0.gc0.count[3]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp__0[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(O6[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(O6[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(O6[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(O6[3]));
(* counter = "18" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .PRE(AR),
        .Q(Q[0]));
(* counter = "18" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[1]),
        .Q(Q[1]));
(* counter = "18" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[2]),
        .Q(Q[2]));
(* counter = "18" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[3]),
        .Q(Q[3]));
LUT5 #(
    .INIT(32'h4DB2B24D)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__0 
       (.I0(Q[1]),
        .I1(O2[1]),
        .I2(\n_0_gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__1 ),
        .I3(O2[2]),
        .I4(Q[2]),
        .O(D));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT5 #(
    .INIT(32'h22222B22)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__1 
       (.I0(Q[0]),
        .I1(O2[0]),
        .I2(O1),
        .I3(m_axi_awvalid_i),
        .I4(I3),
        .O(\n_0_gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__1 ));
LUT6 #(
    .INIT(64'h8A00008A00000000)) 
     ram_empty_fb_i_i_3__1
       (.I0(n_0_ram_empty_fb_i_i_5__2),
        .I1(O1),
        .I2(m_axi_awvalid_i),
        .I3(O6[2]),
        .I4(I5[2]),
        .I5(I3),
        .O(O3));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_empty_fb_i_i_5__2
       (.I0(O6[0]),
        .I1(I5[0]),
        .I2(I5[1]),
        .I3(O6[1]),
        .I4(I5[3]),
        .I5(O6[3]),
        .O(n_0_ram_empty_fb_i_i_5__2));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_vfifo_ctrl_0_wr_bin_cntr_173
   (D,
    Q,
    O4,
    I2,
    m_axi_arvalid_i,
    O1,
    I3,
    I1,
    aclk,
    AR);
  output [0:0]D;
  output [3:0]Q;
  output [3:0]O4;
  input [2:0]I2;
  input m_axi_arvalid_i;
  input O1;
  input I3;
  input [0:0]I1;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]D;
  wire [0:0]I1;
  wire [2:0]I2;
  wire I3;
  wire O1;
  wire [3:0]O4;
  wire [3:0]Q;
  wire aclk;
  wire m_axi_arvalid_i;
  wire \n_0_gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__2 ;
  wire [3:0]plusOp__2;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1__4 
       (.I0(Q[0]),
        .O(plusOp__2[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__2[1]));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[2]_i_1__4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(plusOp__2[2]));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gcc0.gc0.count[3]_i_1__4 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp__2[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(I1),
        .CLR(AR),
        .D(Q[0]),
        .Q(O4[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(I1),
        .CLR(AR),
        .D(Q[1]),
        .Q(O4[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(I1),
        .CLR(AR),
        .D(Q[2]),
        .Q(O4[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(I1),
        .CLR(AR),
        .D(Q[3]),
        .Q(O4[3]));
(* counter = "20" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(I1),
        .D(plusOp__2[0]),
        .PRE(AR),
        .Q(Q[0]));
(* counter = "20" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(I1),
        .CLR(AR),
        .D(plusOp__2[1]),
        .Q(Q[1]));
(* counter = "20" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(I1),
        .CLR(AR),
        .D(plusOp__2[2]),
        .Q(Q[2]));
(* counter = "20" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(I1),
        .CLR(AR),
        .D(plusOp__2[3]),
        .Q(Q[3]));
LUT5 #(
    .INIT(32'h4DB2B24D)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__1 
       (.I0(Q[1]),
        .I1(I2[1]),
        .I2(\n_0_gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__2 ),
        .I3(I2[2]),
        .I4(Q[2]),
        .O(D));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT5 #(
    .INIT(32'h222222B2)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__2 
       (.I0(Q[0]),
        .I1(I2[0]),
        .I2(m_axi_arvalid_i),
        .I3(O1),
        .I4(I3),
        .O(\n_0_gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__2 ));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_vfifo_ctrl_0_wr_bin_cntr__parameterized0
   (O3,
    Q,
    O1,
    O2,
    I3,
    O5,
    I2,
    S,
    ram_full_comb,
    v1_reg,
    O4,
    m_axi_wvalid_i,
    comp1,
    comp0,
    I1,
    rst_full_gen_i,
    I4,
    I5,
    I6,
    aclk,
    AR);
  output O3;
  output [8:0]Q;
  output O1;
  output O2;
  output [1:0]I3;
  output [7:0]O5;
  output [3:0]I2;
  output [2:0]S;
  output ram_full_comb;
  output [3:0]v1_reg;
  input [8:0]O4;
  input m_axi_wvalid_i;
  input comp1;
  input comp0;
  input I1;
  input rst_full_gen_i;
  input I4;
  input [7:0]I5;
  input [0:0]I6;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire I1;
  wire [3:0]I2;
  wire [1:0]I3;
  wire I4;
  wire [7:0]I5;
  wire [0:0]I6;
  wire O1;
  wire O2;
  wire O3;
  wire [8:0]O4;
  wire [7:0]O5;
  wire [8:0]Q;
  wire [2:0]S;
  wire aclk;
  wire comp0;
  wire comp1;
  wire m_axi_wvalid_i;
  wire \n_0_gcc0.gc0.count[8]_i_2__0 ;
  wire [8:8]p_8_out;
  wire [8:0]plusOp__1;
  wire ram_full_comb;
  wire rst_full_gen_i;
  wire [3:0]v1_reg;

LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1__3 
       (.I0(O5[0]),
        .O(plusOp__1[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1__3 
       (.I0(O5[0]),
        .I1(O5[1]),
        .O(plusOp__1[1]));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[2]_i_1__3 
       (.I0(O5[2]),
        .I1(O5[0]),
        .I2(O5[1]),
        .O(plusOp__1[2]));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc0.count[3]_i_1__3 
       (.I0(O5[1]),
        .I1(O5[0]),
        .I2(O5[2]),
        .I3(O5[3]),
        .O(plusOp__1[3]));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gcc0.gc0.count[4]_i_1__1 
       (.I0(O5[4]),
        .I1(O5[1]),
        .I2(O5[0]),
        .I3(O5[2]),
        .I4(O5[3]),
        .O(plusOp__1[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gcc0.gc0.count[5]_i_1__1 
       (.I0(O5[5]),
        .I1(O5[3]),
        .I2(O5[2]),
        .I3(O5[0]),
        .I4(O5[1]),
        .I5(O5[4]),
        .O(plusOp__1[5]));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gcc0.gc0.count[6]_i_1__0 
       (.I0(O5[6]),
        .I1(O5[4]),
        .I2(\n_0_gcc0.gc0.count[8]_i_2__0 ),
        .I3(O5[5]),
        .O(plusOp__1[6]));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gcc0.gc0.count[7]_i_1__0 
       (.I0(O5[7]),
        .I1(O5[5]),
        .I2(\n_0_gcc0.gc0.count[8]_i_2__0 ),
        .I3(O5[4]),
        .I4(O5[6]),
        .O(plusOp__1[7]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gcc0.gc0.count[8]_i_1__0 
       (.I0(p_8_out),
        .I1(O5[6]),
        .I2(O5[4]),
        .I3(\n_0_gcc0.gc0.count[8]_i_2__0 ),
        .I4(O5[5]),
        .I5(O5[7]),
        .O(plusOp__1[8]));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \gcc0.gc0.count[8]_i_2__0 
       (.I0(O5[3]),
        .I1(O5[2]),
        .I2(O5[0]),
        .I3(O5[1]),
        .O(\n_0_gcc0.gc0.count[8]_i_2__0 ));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(I6),
        .CLR(AR),
        .D(O5[0]),
        .Q(Q[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(I6),
        .CLR(AR),
        .D(O5[1]),
        .Q(Q[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(I6),
        .CLR(AR),
        .D(O5[2]),
        .Q(Q[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(I6),
        .CLR(AR),
        .D(O5[3]),
        .Q(Q[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(I6),
        .CLR(AR),
        .D(O5[4]),
        .Q(Q[4]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(I6),
        .CLR(AR),
        .D(O5[5]),
        .Q(Q[5]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(I6),
        .CLR(AR),
        .D(O5[6]),
        .Q(Q[6]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(I6),
        .CLR(AR),
        .D(O5[7]),
        .Q(Q[7]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(I6),
        .CLR(AR),
        .D(p_8_out),
        .Q(Q[8]));
(* counter = "19" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(I6),
        .D(plusOp__1[0]),
        .PRE(AR),
        .Q(O5[0]));
(* counter = "19" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(I6),
        .CLR(AR),
        .D(plusOp__1[1]),
        .Q(O5[1]));
(* counter = "19" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(I6),
        .CLR(AR),
        .D(plusOp__1[2]),
        .Q(O5[2]));
(* counter = "19" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(I6),
        .CLR(AR),
        .D(plusOp__1[3]),
        .Q(O5[3]));
(* counter = "19" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(I6),
        .CLR(AR),
        .D(plusOp__1[4]),
        .Q(O5[4]));
(* counter = "19" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(I6),
        .CLR(AR),
        .D(plusOp__1[5]),
        .Q(O5[5]));
(* counter = "19" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[6] 
       (.C(aclk),
        .CE(I6),
        .CLR(AR),
        .D(plusOp__1[6]),
        .Q(O5[6]));
(* counter = "19" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[7] 
       (.C(aclk),
        .CE(I6),
        .CLR(AR),
        .D(plusOp__1[7]),
        .Q(O5[7]));
(* counter = "19" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[8] 
       (.C(aclk),
        .CE(I6),
        .CLR(AR),
        .D(plusOp__1[8]),
        .Q(p_8_out));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_3__1 
       (.I0(O5[2]),
        .I1(O4[2]),
        .O(S[2]));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_4__1 
       (.I0(O5[1]),
        .I1(O4[1]),
        .O(S[1]));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_5__1 
       (.I0(O5[0]),
        .I1(O4[0]),
        .O(S[0]));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_2__0 
       (.I0(O5[6]),
        .I1(O4[6]),
        .O(I2[3]));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_3__0 
       (.I0(O5[5]),
        .I1(O4[5]),
        .O(I2[2]));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_4__0 
       (.I0(O5[4]),
        .I1(O4[4]),
        .O(I2[1]));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_5__0 
       (.I0(O5[3]),
        .I1(O4[3]),
        .O(I2[0]));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[9]_i_2__0 
       (.I0(p_8_out),
        .I1(O4[8]),
        .O(I3[1]));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[9]_i_3__0 
       (.I0(O5[7]),
        .I1(O4[7]),
        .O(I3[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__6 
       (.I0(Q[1]),
        .I1(I5[1]),
        .I2(Q[0]),
        .I3(I5[0]),
        .O(v1_reg[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__6 
       (.I0(Q[3]),
        .I1(I5[3]),
        .I2(Q[2]),
        .I3(I5[2]),
        .O(v1_reg[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__6 
       (.I0(Q[5]),
        .I1(I5[5]),
        .I2(Q[4]),
        .I3(I5[4]),
        .O(v1_reg[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__6 
       (.I0(Q[7]),
        .I1(I5[7]),
        .I2(Q[6]),
        .I3(I5[6]),
        .O(v1_reg[3]));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__4 
       (.I0(Q[8]),
        .I1(O4[8]),
        .O(O3));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__5 
       (.I0(Q[8]),
        .I1(O4[8]),
        .O(O1));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__6 
       (.I0(p_8_out),
        .I1(O4[8]),
        .O(O2));
LUT6 #(
    .INIT(64'h0000FF0F88008800)) 
     ram_full_fb_i_i_1__4
       (.I0(m_axi_wvalid_i),
        .I1(comp1),
        .I2(comp0),
        .I3(I1),
        .I4(rst_full_gen_i),
        .I5(I4),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_vfifo_ctrl_0_wr_bin_cntr__parameterized0_9
   (Q,
    ram_full_comb,
    O2,
    v1_reg,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    S,
    E,
    comp1_0,
    I1,
    comp0_1,
    I2,
    p_18_out,
    comp0,
    comp1,
    O1,
    argen_to_tdf_tvalid,
    I3,
    I4,
    aclk,
    AR);
  output [7:0]Q;
  output ram_full_comb;
  output O2;
  output [3:0]v1_reg;
  output [8:0]O3;
  output O4;
  output O5;
  output O6;
  output [1:0]O7;
  output [3:0]O8;
  output [2:0]S;
  input [0:0]E;
  input comp1_0;
  input I1;
  input comp0_1;
  input I2;
  input p_18_out;
  input comp0;
  input comp1;
  input O1;
  input argen_to_tdf_tvalid;
  input [7:0]I3;
  input [8:0]I4;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [7:0]I3;
  wire [8:0]I4;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire O4;
  wire O5;
  wire O6;
  wire [1:0]O7;
  wire [3:0]O8;
  wire [7:0]Q;
  wire [2:0]S;
  wire aclk;
  wire argen_to_tdf_tvalid;
  wire comp0;
  wire comp0_1;
  wire comp1;
  wire comp1_0;
  wire \n_0_gcc0.gc0.count[8]_i_2 ;
  wire p_18_out;
  wire [8:8]p_8_out;
  wire [8:0]plusOp__4;
  wire ram_full_comb;
  wire [3:0]v1_reg;

LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__4[0]));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__4[1]));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(plusOp__4[2]));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gcc0.gc0.count[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp__4[3]));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gcc0.gc0.count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(plusOp__4[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gcc0.gc0.count[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__4[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[6]_i_1 
       (.I0(Q[6]),
        .I1(\n_0_gcc0.gc0.count[8]_i_2 ),
        .O(plusOp__4[6]));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[7]_i_1 
       (.I0(Q[7]),
        .I1(\n_0_gcc0.gc0.count[8]_i_2 ),
        .I2(Q[6]),
        .O(plusOp__4[7]));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gcc0.gc0.count[8]_i_1 
       (.I0(p_8_out),
        .I1(Q[6]),
        .I2(\n_0_gcc0.gc0.count[8]_i_2 ),
        .I3(Q[7]),
        .O(plusOp__4[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gcc0.gc0.count[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_gcc0.gc0.count[8]_i_2 ));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(O3[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(O3[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(O3[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(O3[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(O3[4]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[5]),
        .Q(O3[5]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[6]),
        .Q(O3[6]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[7]),
        .Q(O3[7]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(p_8_out),
        .Q(O3[8]));
(* counter = "14" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[0]),
        .PRE(AR),
        .Q(Q[0]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[1]),
        .Q(Q[1]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[2]),
        .Q(Q[2]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[3]),
        .Q(Q[3]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[4]),
        .Q(Q[4]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[5]),
        .Q(Q[5]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[6]),
        .Q(Q[6]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[7]),
        .Q(Q[7]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[8]),
        .Q(p_8_out));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_3 
       (.I0(Q[2]),
        .I1(I4[2]),
        .O(S[2]));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_4 
       (.I0(Q[1]),
        .I1(I4[1]),
        .O(S[1]));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_5 
       (.I0(Q[0]),
        .I1(I4[0]),
        .O(S[0]));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_2 
       (.I0(Q[6]),
        .I1(I4[6]),
        .O(O8[3]));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_3 
       (.I0(Q[5]),
        .I1(I4[5]),
        .O(O8[2]));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_4 
       (.I0(Q[4]),
        .I1(I4[4]),
        .O(O8[1]));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_5 
       (.I0(Q[3]),
        .I1(I4[3]),
        .O(O8[0]));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[9]_i_2 
       (.I0(p_8_out),
        .I1(I4[8]),
        .O(O7[1]));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[9]_i_3 
       (.I0(Q[7]),
        .I1(I4[7]),
        .O(O7[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(O3[1]),
        .I1(I3[1]),
        .I2(O3[0]),
        .I3(I3[0]),
        .O(v1_reg[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__2 
       (.I0(O3[3]),
        .I1(I3[3]),
        .I2(O3[2]),
        .I3(I3[2]),
        .O(v1_reg[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__2 
       (.I0(O3[5]),
        .I1(I3[5]),
        .I2(O3[4]),
        .I3(I3[4]),
        .O(v1_reg[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__2 
       (.I0(O3[7]),
        .I1(I3[7]),
        .I2(O3[6]),
        .I3(I3[6]),
        .O(v1_reg[3]));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__0 
       (.I0(O3[8]),
        .I1(I4[8]),
        .O(O4));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__1 
       (.I0(O3[8]),
        .I1(I4[8]),
        .O(O5));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__2 
       (.I0(p_8_out),
        .I1(I4[8]),
        .O(O6));
LUT6 #(
    .INIT(64'hCFCC4444CFCCCFCC)) 
     ram_empty_fb_i_i_1__1
       (.I0(comp0),
        .I1(p_18_out),
        .I2(I2),
        .I3(comp1),
        .I4(O1),
        .I5(argen_to_tdf_tvalid),
        .O(O2));
LUT6 #(
    .INIT(64'h8F8F8F8F8F8F000F)) 
     ram_full_fb_i_i_1__1
       (.I0(E),
        .I1(comp1_0),
        .I2(I1),
        .I3(comp0_1),
        .I4(I2),
        .I5(p_18_out),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_vfifo_ctrl_0_wr_bin_cntr__parameterized1
   (Q,
    O1,
    O3,
    I2,
    S,
    O65,
    O2,
    I1,
    aclk,
    AR);
  output [4:0]Q;
  output O1;
  output O3;
  output [2:0]I2;
  output [2:0]S;
  output [5:0]O65;
  input [5:0]O2;
  input I1;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire I1;
  wire [2:0]I2;
  wire O1;
  wire [5:0]O2;
  wire O3;
  wire [5:0]O65;
  wire [4:0]Q;
  wire [2:0]S;
  wire aclk;
  wire [5:5]p_8_out;
  wire [5:0]plusOp__6;

LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1__1 
       (.I0(Q[0]),
        .O(plusOp__6[0]));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__6[1]));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(plusOp__6[2]));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gcc0.gc0.count[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp__6[3]));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gcc0.gc0.count[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(plusOp__6[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gcc0.gc0.count[5]_i_1__0 
       (.I0(p_8_out),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__6[5]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(I1),
        .CLR(AR),
        .D(Q[0]),
        .Q(O65[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(I1),
        .CLR(AR),
        .D(Q[1]),
        .Q(O65[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(I1),
        .CLR(AR),
        .D(Q[2]),
        .Q(O65[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(I1),
        .CLR(AR),
        .D(Q[3]),
        .Q(O65[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(I1),
        .CLR(AR),
        .D(Q[4]),
        .Q(O65[4]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(I1),
        .CLR(AR),
        .D(p_8_out),
        .Q(O65[5]));
(* counter = "16" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(I1),
        .D(plusOp__6[0]),
        .PRE(AR),
        .Q(Q[0]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(I1),
        .CLR(AR),
        .D(plusOp__6[1]),
        .Q(Q[1]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(I1),
        .CLR(AR),
        .D(plusOp__6[2]),
        .Q(Q[2]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(I1),
        .CLR(AR),
        .D(plusOp__6[3]),
        .Q(Q[3]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(I1),
        .CLR(AR),
        .D(plusOp__6[4]),
        .Q(Q[4]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(I1),
        .CLR(AR),
        .D(plusOp__6[5]),
        .Q(p_8_out));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_3__0 
       (.I0(Q[2]),
        .I1(O2[2]),
        .O(S[2]));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_4__0 
       (.I0(Q[1]),
        .I1(O2[1]),
        .O(S[1]));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_5__0 
       (.I0(Q[0]),
        .I1(O2[0]),
        .O(S[0]));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[6]_i_2 
       (.I0(p_8_out),
        .I1(O2[5]),
        .O(I2[2]));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[6]_i_3 
       (.I0(Q[4]),
        .I1(O2[4]),
        .O(I2[1]));
LUT2 #(
    .INIT(4'h9)) 
     \gdiff.gcry_1_sym.diff_pntr_pad[6]_i_4 
       (.I0(Q[3]),
        .I1(O2[3]),
        .O(I2[0]));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_full_fb_i_i_2__4
       (.I0(Q[3]),
        .I1(O2[3]),
        .I2(p_8_out),
        .I3(O2[5]),
        .I4(O2[4]),
        .I5(Q[4]),
        .O(O3));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_full_fb_i_i_3__2
       (.I0(Q[2]),
        .I1(O2[2]),
        .I2(Q[0]),
        .I3(O2[0]),
        .I4(O2[1]),
        .I5(Q[1]),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_vfifo_ctrl_0_wr_logic
   (O1,
    ram_rd_en_i,
    ram_wr_en_i,
    O7,
    Q,
    O2,
    O62,
    O63,
    O43,
    ram_full_comb,
    aclk,
    rst_d2,
    O8,
    AR,
    E,
    I33,
    O3,
    I1,
    I2,
    I40,
    I3,
    D);
  output O1;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output O7;
  output [3:0]Q;
  output O2;
  output [3:0]O62;
  output O63;
  output O43;
  input ram_full_comb;
  input aclk;
  input rst_d2;
  input [0:0]O8;
  input [0:0]AR;
  input [0:0]E;
  input I33;
  input [2:0]O3;
  input I1;
  input [3:0]I2;
  input I40;
  input I3;
  input [2:0]D;

  wire [0:0]AR;
  wire [2:0]D;
  wire [0:0]E;
  wire I1;
  wire [3:0]I2;
  wire I3;
  wire I33;
  wire I40;
  wire O1;
  wire O2;
  wire [2:0]O3;
  wire O43;
  wire [3:0]O62;
  wire O63;
  wire O7;
  wire [0:0]O8;
  wire [3:0]Q;
  wire aclk;
  wire n_0_wpntr;
  wire ram_full_comb;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_d2;

axi_vfifo_ctrl_0_fifo_generator_v12_0_wr_pf_ss \gwss.gpf.wrpf 
       (.AR(AR),
        .D({n_0_wpntr,D}),
        .E(E),
        .I3(I3),
        .I33(I33),
        .I40(I40),
        .O43(O43),
        .O63(O63),
        .O7(O7),
        .O8(O8),
        .aclk(aclk),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_d2(rst_d2));
axi_vfifo_ctrl_0_wr_status_flags_ss \gwss.wsts 
       (.O1(O1),
        .aclk(aclk),
        .ram_full_comb(ram_full_comb),
        .rst_d2(rst_d2));
axi_vfifo_ctrl_0_wr_bin_cntr wpntr
       (.AR(AR),
        .D(n_0_wpntr),
        .E(E),
        .I1(I1),
        .I2(I2),
        .O2(O2),
        .O3(O3),
        .O62(O62),
        .Q(Q),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_vfifo_ctrl_0_wr_logic_154
   (O1,
    Q,
    O4,
    O5,
    O6,
    ram_full_comb,
    aclk,
    I1,
    O3,
    AR,
    E,
    rst_full_gen_i,
    O2,
    I2,
    prog_full_i,
    m_axi_awvalid_i,
    I3,
    I4,
    p_18_out,
    I5,
    D);
  output O1;
  output [3:0]Q;
  output O4;
  output O5;
  output [3:0]O6;
  input ram_full_comb;
  input aclk;
  input I1;
  input [0:0]O3;
  input [0:0]AR;
  input [0:0]E;
  input rst_full_gen_i;
  input [2:0]O2;
  input I2;
  input prog_full_i;
  input m_axi_awvalid_i;
  input I3;
  input I4;
  input p_18_out;
  input [3:0]I5;
  input [2:0]D;

  wire [0:0]AR;
  wire [2:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [3:0]I5;
  wire O1;
  wire [2:0]O2;
  wire [0:0]O3;
  wire O4;
  wire O5;
  wire [3:0]O6;
  wire [3:0]Q;
  wire aclk;
  wire m_axi_awvalid_i;
  wire n_0_wpntr;
  wire n_5_wpntr;
  wire p_18_out;
  wire prog_full_i;
  wire ram_full_comb;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_fifo_generator_v12_0_wr_pf_ss_156 \gwss.gpf.wrpf 
       (.AR(AR),
        .D({D[2],n_0_wpntr,D[1:0]}),
        .E(E),
        .I1(I1),
        .I2(I2),
        .O3(O3),
        .O4(O4),
        .aclk(aclk),
        .prog_full_i(prog_full_i),
        .rst_full_gen_i(rst_full_gen_i));
axi_vfifo_ctrl_0_wr_status_flags_ss_157 \gwss.wsts 
       (.I1(I1),
        .I2(n_5_wpntr),
        .I4(I4),
        .O1(O1),
        .O5(O5),
        .aclk(aclk),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .p_18_out(p_18_out),
        .ram_full_comb(ram_full_comb));
axi_vfifo_ctrl_0_wr_bin_cntr_158 wpntr
       (.AR(AR),
        .D(n_0_wpntr),
        .E(E),
        .I3(I3),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(n_5_wpntr),
        .O6(O6),
        .Q(Q),
        .aclk(aclk),
        .m_axi_awvalid_i(m_axi_awvalid_i));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_vfifo_ctrl_0_wr_logic_167
   (O1,
    O2,
    Q,
    O3,
    O4,
    ram_full_comb,
    aclk,
    rst_d2,
    E,
    AR,
    I1,
    rst_full_gen_i,
    I2,
    prog_full_i,
    m_axi_arvalid_i,
    I3,
    D);
  output O1;
  output O2;
  output [3:0]Q;
  output O3;
  output [3:0]O4;
  input ram_full_comb;
  input aclk;
  input rst_d2;
  input [0:0]E;
  input [0:0]AR;
  input [0:0]I1;
  input rst_full_gen_i;
  input [2:0]I2;
  input prog_full_i;
  input m_axi_arvalid_i;
  input I3;
  input [2:0]D;

  wire [0:0]AR;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]I1;
  wire [2:0]I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire [3:0]O4;
  wire [3:0]Q;
  wire aclk;
  wire m_axi_arvalid_i;
  wire n_0_wpntr;
  wire prog_full_i;
  wire ram_full_comb;
  wire rst_d2;
  wire rst_full_gen_i;

axi_vfifo_ctrl_0_fifo_generator_v12_0_wr_pf_ss_171 \gwss.gpf.wrpf 
       (.AR(AR),
        .D({D[2],n_0_wpntr,D[1:0]}),
        .E(E),
        .I1(I1),
        .O2(O2),
        .O3(O3),
        .aclk(aclk),
        .prog_full_i(prog_full_i),
        .rst_d2(rst_d2),
        .rst_full_gen_i(rst_full_gen_i));
axi_vfifo_ctrl_0_wr_status_flags_ss_172 \gwss.wsts 
       (.O1(O1),
        .aclk(aclk),
        .ram_full_comb(ram_full_comb),
        .rst_d2(rst_d2));
axi_vfifo_ctrl_0_wr_bin_cntr_173 wpntr
       (.AR(AR),
        .D(n_0_wpntr),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(O1),
        .O4(O4),
        .Q(Q),
        .aclk(aclk),
        .m_axi_arvalid_i(m_axi_arvalid_i));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_vfifo_ctrl_0_wr_logic__parameterized0
   (O1,
    O2,
    O3,
    Q,
    O5,
    v1_reg,
    v1_reg_0,
    v1_reg_1,
    aclk,
    rst_d2,
    E,
    AR,
    I1,
    rst_full_gen_i,
    O4,
    m_axi_wvalid_i,
    I2,
    I3,
    wr_pntr_plus1_pad);
  output O1;
  output O2;
  output O3;
  output [8:0]Q;
  output [7:0]O5;
  output [3:0]v1_reg;
  input [3:0]v1_reg_0;
  input [3:0]v1_reg_1;
  input aclk;
  input rst_d2;
  input [0:0]E;
  input [0:0]AR;
  input [0:0]I1;
  input rst_full_gen_i;
  input [8:0]O4;
  input m_axi_wvalid_i;
  input I2;
  input [7:0]I3;
  input [0:0]wr_pntr_plus1_pad;

  wire [0:0]AR;
  wire [0:0]E;
  wire [0:0]I1;
  wire I2;
  wire [7:0]I3;
  wire O1;
  wire O2;
  wire O3;
  wire [8:0]O4;
  wire [7:0]O5;
  wire [8:0]Q;
  wire aclk;
  wire comp0;
  wire comp1;
  wire m_axi_wvalid_i;
  wire n_10_wpntr;
  wire n_11_wpntr;
  wire n_12_wpntr;
  wire n_13_wpntr;
  wire n_22_wpntr;
  wire n_23_wpntr;
  wire n_24_wpntr;
  wire n_25_wpntr;
  wire n_26_wpntr;
  wire n_27_wpntr;
  wire n_28_wpntr;
  wire ram_full_comb;
  wire rst_d2;
  wire rst_full_gen_i;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire [0:0]wr_pntr_plus1_pad;

axi_vfifo_ctrl_0_fifo_generator_v12_0_wr_pf_ss__parameterized0 \gwss.gpf.wrpf 
       (.AR(AR),
        .E(E),
        .I1(I1),
        .I2({n_22_wpntr,n_23_wpntr,n_24_wpntr,n_25_wpntr}),
        .I3({n_12_wpntr,n_13_wpntr}),
        .O2(O2),
        .S({n_26_wpntr,n_27_wpntr,n_28_wpntr}),
        .aclk(aclk),
        .rst_d2(rst_d2),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_pntr_plus1_pad({O5,wr_pntr_plus1_pad}));
axi_vfifo_ctrl_0_wr_status_flags_ss__parameterized0 \gwss.wsts 
       (.I1(n_10_wpntr),
        .I2(n_11_wpntr),
        .O1(O1),
        .aclk(aclk),
        .comp0(comp0),
        .comp1(comp1),
        .ram_full_comb(ram_full_comb),
        .rst_d2(rst_d2),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(v1_reg_1));
axi_vfifo_ctrl_0_wr_bin_cntr__parameterized0 wpntr
       (.AR(AR),
        .I1(I2),
        .I2({n_22_wpntr,n_23_wpntr,n_24_wpntr,n_25_wpntr}),
        .I3({n_12_wpntr,n_13_wpntr}),
        .I4(O1),
        .I5(I3),
        .I6(I1),
        .O1(n_10_wpntr),
        .O2(n_11_wpntr),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .Q(Q),
        .S({n_26_wpntr,n_27_wpntr,n_28_wpntr}),
        .aclk(aclk),
        .comp0(comp0),
        .comp1(comp1),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_full_comb(ram_full_comb),
        .rst_full_gen_i(rst_full_gen_i),
        .v1_reg(v1_reg));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_vfifo_ctrl_0_wr_logic__parameterized1
   (O1,
    ram_rd_en_i_4,
    ram_wr_en_i_5,
    prog_full_i_14,
    Q,
    O2,
    v1_reg,
    O3,
    O4,
    O73,
    v1_reg_0,
    v1_reg_1,
    aclk,
    rst_d2,
    O5,
    AR,
    E,
    I34,
    I1,
    I2,
    p_18_out,
    comp0,
    comp1,
    argen_to_tdf_tvalid,
    I3,
    I4,
    wr_pntr_plus1_pad);
  output O1;
  output ram_rd_en_i_4;
  output ram_wr_en_i_5;
  output prog_full_i_14;
  output [7:0]Q;
  output O2;
  output [3:0]v1_reg;
  output [8:0]O3;
  output O4;
  output O73;
  input [3:0]v1_reg_0;
  input [3:0]v1_reg_1;
  input aclk;
  input rst_d2;
  input [0:0]O5;
  input [0:0]AR;
  input [0:0]E;
  input I34;
  input I1;
  input I2;
  input p_18_out;
  input comp0;
  input comp1;
  input argen_to_tdf_tvalid;
  input [7:0]I3;
  input [8:0]I4;
  input [0:0]wr_pntr_plus1_pad;

  wire [0:0]AR;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [7:0]I3;
  wire I34;
  wire [8:0]I4;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire O4;
  wire [0:0]O5;
  wire O73;
  wire [7:0]Q;
  wire aclk;
  wire argen_to_tdf_tvalid;
  wire comp0;
  wire comp0_1;
  wire comp1;
  wire comp1_0;
  wire n_24_wpntr;
  wire n_25_wpntr;
  wire n_26_wpntr;
  wire n_27_wpntr;
  wire n_28_wpntr;
  wire n_29_wpntr;
  wire n_30_wpntr;
  wire n_31_wpntr;
  wire n_32_wpntr;
  wire n_33_wpntr;
  wire n_34_wpntr;
  wire p_18_out;
  wire prog_full_i_14;
  wire ram_full_comb;
  wire ram_rd_en_i_4;
  wire ram_wr_en_i_5;
  wire rst_d2;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire [0:0]wr_pntr_plus1_pad;

axi_vfifo_ctrl_0_fifo_generator_v12_0_wr_pf_ss__parameterized1 \gwss.gpf.wrpf 
       (.AR(AR),
        .E(E),
        .I1({n_28_wpntr,n_29_wpntr,n_30_wpntr,n_31_wpntr}),
        .I2({n_26_wpntr,n_27_wpntr}),
        .I34(I34),
        .O5(O5),
        .O73(O73),
        .S({n_32_wpntr,n_33_wpntr,n_34_wpntr}),
        .aclk(aclk),
        .prog_full_i_14(prog_full_i_14),
        .ram_rd_en_i_4(ram_rd_en_i_4),
        .ram_wr_en_i_5(ram_wr_en_i_5),
        .rst_d2(rst_d2),
        .wr_pntr_plus1_pad({Q,wr_pntr_plus1_pad}));
axi_vfifo_ctrl_0_wr_status_flags_ss__parameterized0_8 \gwss.wsts 
       (.I1(n_24_wpntr),
        .I2(n_25_wpntr),
        .O1(O1),
        .aclk(aclk),
        .comp0(comp0_1),
        .comp1(comp1_0),
        .ram_full_comb(ram_full_comb),
        .rst_d2(rst_d2),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(v1_reg_1));
axi_vfifo_ctrl_0_wr_bin_cntr__parameterized0_9 wpntr
       (.AR(AR),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(n_24_wpntr),
        .O6(n_25_wpntr),
        .O7({n_26_wpntr,n_27_wpntr}),
        .O8({n_28_wpntr,n_29_wpntr,n_30_wpntr,n_31_wpntr}),
        .Q(Q),
        .S({n_32_wpntr,n_33_wpntr,n_34_wpntr}),
        .aclk(aclk),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .comp0(comp0),
        .comp0_1(comp0_1),
        .comp1(comp1),
        .comp1_0(comp1_0),
        .p_18_out(p_18_out),
        .ram_full_comb(ram_full_comb),
        .v1_reg(v1_reg));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_vfifo_ctrl_0_wr_logic__parameterized2
   (p_2_out,
    ram_rd_en_i_9,
    ram_wr_en_i_10,
    prog_full_i_16,
    O67,
    O1,
    O3,
    O65,
    ram_full_comb,
    aclk,
    rst_d2,
    E,
    AR,
    I1,
    I38,
    O2,
    wr_pntr_plus1_pad);
  output p_2_out;
  output ram_rd_en_i_9;
  output ram_wr_en_i_10;
  output prog_full_i_16;
  output O67;
  output O1;
  output O3;
  output [5:0]O65;
  input ram_full_comb;
  input aclk;
  input rst_d2;
  input [0:0]E;
  input [0:0]AR;
  input I1;
  input I38;
  input [5:0]O2;
  input [0:0]wr_pntr_plus1_pad;

  wire [0:0]AR;
  wire [0:0]E;
  wire I1;
  wire I38;
  wire O1;
  wire [5:0]O2;
  wire O3;
  wire [5:0]O65;
  wire O67;
  wire aclk;
  wire n_10_wpntr;
  wire n_11_wpntr;
  wire n_12_wpntr;
  wire n_7_wpntr;
  wire n_8_wpntr;
  wire n_9_wpntr;
  wire p_2_out;
  wire [4:0]p_8_out;
  wire prog_full_i_16;
  wire ram_full_comb;
  wire ram_rd_en_i_9;
  wire ram_wr_en_i_10;
  wire rst_d2;
  wire [0:0]wr_pntr_plus1_pad;

axi_vfifo_ctrl_0_fifo_generator_v12_0_wr_pf_ss__parameterized2 \gwss.gpf.wrpf 
       (.AR(AR),
        .E(E),
        .I1(I1),
        .I2({n_7_wpntr,n_8_wpntr,n_9_wpntr}),
        .I38(I38),
        .O67(O67),
        .Q(p_8_out),
        .S({n_10_wpntr,n_11_wpntr,n_12_wpntr}),
        .aclk(aclk),
        .prog_full_i_16(prog_full_i_16),
        .ram_rd_en_i_9(ram_rd_en_i_9),
        .ram_wr_en_i_10(ram_wr_en_i_10),
        .rst_d2(rst_d2),
        .wr_pntr_plus1_pad(wr_pntr_plus1_pad));
axi_vfifo_ctrl_0_wr_status_flags_ss__parameterized1 \gwss.wsts 
       (.aclk(aclk),
        .p_2_out(p_2_out),
        .ram_full_comb(ram_full_comb),
        .rst_d2(rst_d2));
axi_vfifo_ctrl_0_wr_bin_cntr__parameterized1 wpntr
       (.AR(AR),
        .I1(I1),
        .I2({n_7_wpntr,n_8_wpntr,n_9_wpntr}),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O65(O65),
        .Q(p_8_out),
        .S({n_10_wpntr,n_11_wpntr,n_12_wpntr}),
        .aclk(aclk));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_vfifo_ctrl_0_wr_status_flags_ss
   (O1,
    ram_full_comb,
    aclk,
    rst_d2);
  output O1;
  input ram_full_comb;
  input aclk;
  input rst_d2;

  wire O1;
  wire aclk;
  wire ram_full_comb;
  wire rst_d2;

(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_d2),
        .Q(O1));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_vfifo_ctrl_0_wr_status_flags_ss_157
   (O1,
    O5,
    ram_full_comb,
    aclk,
    I1,
    m_axi_awvalid_i,
    I4,
    p_18_out,
    I2);
  output O1;
  output O5;
  input ram_full_comb;
  input aclk;
  input I1;
  input m_axi_awvalid_i;
  input I4;
  input p_18_out;
  input I2;

  wire I1;
  wire I2;
  wire I4;
  wire O1;
  wire O5;
  wire aclk;
  wire m_axi_awvalid_i;
  wire p_18_out;
  wire ram_full_comb;

LUT5 #(
    .INIT(32'hFFFFFB00)) 
     ram_empty_fb_i_i_1__2
       (.I0(O1),
        .I1(m_axi_awvalid_i),
        .I2(I4),
        .I3(p_18_out),
        .I4(I2),
        .O(O5));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(I1),
        .Q(O1));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_vfifo_ctrl_0_wr_status_flags_ss_172
   (O1,
    ram_full_comb,
    aclk,
    rst_d2);
  output O1;
  input ram_full_comb;
  input aclk;
  input rst_d2;

  wire O1;
  wire aclk;
  wire ram_full_comb;
  wire rst_d2;

(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_d2),
        .Q(O1));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_vfifo_ctrl_0_wr_status_flags_ss__parameterized0
   (comp0,
    comp1,
    O1,
    v1_reg_0,
    I1,
    v1_reg_1,
    I2,
    ram_full_comb,
    aclk,
    rst_d2);
  output comp0;
  output comp1;
  output O1;
  input [3:0]v1_reg_0;
  input I1;
  input [3:0]v1_reg_1;
  input I2;
  input ram_full_comb;
  input aclk;
  input rst_d2;

  wire I1;
  wire I2;
  wire O1;
  wire aclk;
  wire comp0;
  wire comp1;
  wire ram_full_comb;
  wire rst_d2;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;

axi_vfifo_ctrl_0_fifo_generator_v12_0_compare__parameterized0 c0
       (.I1(I1),
        .comp0(comp0),
        .v1_reg_0(v1_reg_0));
axi_vfifo_ctrl_0_fifo_generator_v12_0_compare__parameterized0_1 c1
       (.I2(I2),
        .comp1(comp1),
        .v1_reg_1(v1_reg_1));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_d2),
        .Q(O1));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_vfifo_ctrl_0_wr_status_flags_ss__parameterized0_8
   (comp0,
    comp1,
    O1,
    v1_reg_0,
    I1,
    v1_reg_1,
    I2,
    ram_full_comb,
    aclk,
    rst_d2);
  output comp0;
  output comp1;
  output O1;
  input [3:0]v1_reg_0;
  input I1;
  input [3:0]v1_reg_1;
  input I2;
  input ram_full_comb;
  input aclk;
  input rst_d2;

  wire I1;
  wire I2;
  wire O1;
  wire aclk;
  wire comp0;
  wire comp1;
  wire ram_full_comb;
  wire rst_d2;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;

axi_vfifo_ctrl_0_fifo_generator_v12_0_compare__parameterized0_10 c0
       (.I1(I1),
        .comp0(comp0),
        .v1_reg_0(v1_reg_0));
axi_vfifo_ctrl_0_fifo_generator_v12_0_compare__parameterized0_11 c1
       (.I2(I2),
        .comp1(comp1),
        .v1_reg_1(v1_reg_1));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_d2),
        .Q(O1));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_vfifo_ctrl_0_wr_status_flags_ss__parameterized1
   (p_2_out,
    ram_full_comb,
    aclk,
    rst_d2);
  output p_2_out;
  input ram_full_comb;
  input aclk;
  input rst_d2;

  wire aclk;
  wire p_2_out;
  wire ram_full_comb;
  wire rst_d2;

(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_d2),
        .Q(p_2_out));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`pragma protect key_block
Fmx4dIIaTGloYt85GaJyQz8jzXVspgWlKF2o/TueOyXpklaTlVIgrfSbLNUIMOp/XcPxJlzfQ7ug
QV4/05mtOg==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
Dh8zBOlPCju+QcHT4zAJroDB9mk8sgzcXolToG64oky8RNU2+RGy50HnX/2mRqNt+3nX0x2GfKNO
OFaiB6jcvvYXKkLZokLqexZBOKlMXwuqgfjgUiF06WetaIXYQVIfX/HIpPC4K7CGW2WrU5A3RzTP
Ra2timh3TOBO/r3LTPM=


`pragma protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
BsEGJ1qrOFWQS/torLntvyQm0h3NdPkvf6nzRFshcTOjuUzbDLlUb0ZkE5LMoXTdePNoxwbijwrL
SRn6YqINBqTGVy4rGNBqfEXlOGZ3pBfkSIRL6F1oyDzrdGzQ4t659lbFD2z95Qbq5OAXOzsX1t7F
MVUCxsoAWIpZ7c5fu3qGTsXlIige1gLcwDbhlBnPbw1RAHUfhk2ol15y5e+fn4A06dYPNPujUkhd
MdFTMN4YD6FjKLUqVCxcmjpqsvtvDWU9cn/nG7dd90uvKTD05uZFWce/YacvZZuuTvzHDY1SuYkP
G+2T1LdMHZxXM7OFoHjlqs6MW8CobKiq9bGJPA==


`pragma protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
J5t+n1l7hxPUlJGbT8Qw6N2s9CrmqMa9SST78zoaIhvFwUjR52ZFrASZsjHgVmW/YV3RovFnbGa7
ZYRBoOyxy/F//qfqzgLSHfJYtnan+3n57hdoKND6rc5X0X49SPDK/oWh2jvYf5NaMwXYFLWXCwpa
fP1/Hc1j4gHJzJOgSS0=


`pragma protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
J+i19Ae+ljLBlW4K9gts393KcYWnBDRWNc+dWNnPzMFw+URc8VOsrqll+j+kWTI3+iW7Jt6SzBKm
feDmVMNcOUMzGyDcMG7KbZ3B2wb68ndLGmiAUVtWUiOKHFARwgTvYLWwDbnvU+zRE2rz8z/3cKZX
yOHS77UVG1ppw2evXi7yjGeRjj3SG/qkBSRNLBr7DeVPtrgm3Fb6hvhfjQDYyGj5rbLUFJHvGvM9
PTHV7TAE7+fb0Gu7N4xKKr3RMBSzy8pDNDBRHWLm3MXMt9ltvjhf/pufuFrTfyHO8zaL375Ag7NN
8n+1jWKiOdbxALY9jb4hjgqKWG7hHBoJZoaiDQ==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
q43Ti5Gok/AlgHaZ/e+biW4huQsdWtrVmXfMrupT+2Qvp1qvatouHyXVr0cpAadHA46Bw52+EZg+fzFENQ2xcR2FB2Ptwc8Isvb/pX2s50jd5TDu5e8xYyqBX7sTxmKR+agtgUIHdhFH2Q/0ql5NJ8pSQbrN+yoJ/OmI7PGBBwwbbGKl4f/z8XIovHAvHrTOWS4plUYXPHZW1FTGuY29y2iXi/VVpWpMkrmVtr+BOEBrfoGjMKkyGysODcur+XtCNlLMFRoS8bzVTQ1GL9mzdb6tHs3X6KqBKrFf8zm01XfaVri9RpFTFKyL9lQylrb4BFPbYHDMPUqghKCIhOsQfw==


`pragma protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 64, bytes = 128)
`pragma protect key_block
f4Y2/jDy0Eqp3dBCdSQTObRFsB6guDl3a4B5EmZg1CuqxTDuVXQVcAAux6tML5NkvVzXR1wKy01VG2uOeEhYwbQIeLaKgXKPumBjqspGHA++BJl0AX6+1wkj3C55c4lNr1XV8XMrfxbgftRASczJ82cWeVldIqFuTjuoxJ5wykbv+Yr4wfGI0gPGnPz08rT4QeJmMleP/az5FcKR8SH2AxiqnCgo/uQfAwJIVcubdt6kRt8FXNVJpWeVGwdUHTWNtdjLQhVV3JbUHRx9VLMFf7aIjF9pKPLG6Kzzu0p7Ugp0sUASWZQt522/2kQXWTR7nsFs3DjIgaWk9MUcbvq0cQ==


`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 64, bytes = 8848)
`pragma protect data_block
eMhiO0DhSNS7mgD5IrUNt7sqzrIrQr7FfKaxFfdQwiDKtemBeNipt+V+vcqcQZ9Wro4FTlvenzD3
vQgqIr4QnahRW5+b2J6A2sx9nFxiPJfP6+zzbGT5Ig3rTx8kcK1yIznf1HrMwzAtXnVtcPocPa8L
G4GgxI6S4UrGcvsYzEAtNfcY32h2ur3RoxU+SzvHVHtQl38Chlw724o1GchzySm3aVst3lFxc3hk
1xTFsjkCQV56unDg3uW82f8yqQWpC26z9tVi5CrMViGcAm45V3iAG9poSBqxVQT+wD3QEsR2T0vu
uOf44YB7nxPqPvlWQ0PzRn9XtmuHRESWoC2hGIJ5a7L76et43lZ7fi1g2kGV5rS5VXchY/8C9X9F
dhpvUfq9DJ6w9o4i71gM9C8ziZMsjDDtdGuBp8I4/xI5h/giblR64fYRWxCUPTbYRm2Uz9GMg6D1
6YkDzdRe2YKC+rPIwRXRsU0kxkeLVy7fNGI18j1WHj+031+v8DEdH6xAUQraY6wJgCP4El0XGRYF
fDatHBUorPEQhtnHh33aFTvmMKL0slT7XZrawefOBGyP0aToEAdvRcwUjQS+/QKo7Gu8cWA71Pzh
0vDmKi8NvrPbx2wQHe7rx1RJMYvjNB2upnhfsbmHXHXi/u+eeY4K3izfmwbkEkXMI0hjMXvltnRE
C6Dd2SQ+GPusCQUf1vtXmrm6kAEDyXyh36IwbLsSxFlkdehnm6xlGJSdetQ2VPi98PG/7KgUtDoD
Ko09FvayDU2MntheT6VzburVTf++GRkThVL/Utr5gAtwUTa8uPT8RV7BJ8hD82DWiO+dWYiSHD4C
SaxB8dM4oHePdJzCHqaC3qogxdzzeNHVqBVIQp6ImolRNNX68PPq8IVjqkseIFj49WajgEJafuyW
ZOFkwW1iL58g1xSleOU+1xU91kdvL5R9LT7FtnjOW6D2UyfkSJRdXeDfmDkJYaG8TQjVMjkpMMUz
F7QE7OY56o6Dv1NzEuYmnJA/X0HWD7AI23cIRtaZbFRdJdJo1a1XXSwVb4Iqf974f+El2iztT5Jf
3byd/DgAU9uU7BXs5nS4qJqMNw83kTVsZbmUACt25g01amOKQpRpo7ehOx2419IRHIdbJzQhKNOI
GynwEPOt+R+r39RBSnQCTArystdjAQ4cLQoI48DVnr8e/qRdGvY16KCYKxpXeI+B3e84FFZDFkan
a4pyk2CF4hYbdFacOiNFeK65J7OA6d87H+okHdd1I5umc7nI7d+Q9yqG0DprLGTBNd0GuhDtHKj3
pW0MUsFEppvoAENFYOD4BxrTJIDeene8vqsJGFj4cOoomPPE3C3193LmH7Udg4DtSpJ34pCfyoRa
XPZQIQSkLpV6iWshYTEoSsltYPU5kWFOBsXSZPqgYrj6bxaTh1VapC9pjsq9HchDFJufnz3MS+Kq
H//fW3Oq/ctPFsVmKXWRO93kq8l7oHod6H/tGXyTH87740RNlf2pH85LZJx5RKGalrm/NGQi9jsl
4NGmZTc/XOxRi/cyGdOdrKND10BdOAZKfgE3bO2vLot1+DooMpACqYksYQzZ4ucSW8evWVZ+3cRC
0Q87OIIOXCBxN8PKmZX2AViwUfWyGoI0Dbr2oz3cd5fQdHZiuB5hlAPMvROxr6CfcvlIDulXoq75
QGbWKvCSh4BazRqv8lYaUVrt6zIu8X5HNnkSwn23NMKmHF5h1riT9+tfKlvDyAX2DwtvAn4pnBed
0FUe8JCIr0VJ++YCq3tSClcKy6NhhThz4ABMt+LxgJdM8ojAwC2LqT09PQ4EwHu08Egt3K3TJNrL
fJTrROmUoSEWTXPozhE/Z83zwAZOhUPvGrSI/iIh2DrtgaAnfPtIUDyQYEiUh8ljBygCpKR4ptSw
YdppNp8wmFWGpjX3hskG+cs/VmWw6lld1moXwmUfS6iVM7cLfOlFF5rotbQDcPEzHJo5FuP/rQas
HztUBulAMCHFXGPygP4+LW8Xi7oyQNyP5ypLW6vkpFuXdp1RdkCDUiIz8wCtRT7VhWiIgYCG1lTB
b9NpJBAyLA/d6ACrZVdThoXSHsrw+CXZvgUvIP2nRm1FqIN/9bt3aESM89/ORB+hD+af+dwzeXW6
/NgtLMaE8hJvQCTBSVF1bSpAbq3cVQsu9bqLK/Yk94jEMW2iBBK0QMkKQLAXEsymEdE4tgN+ZhIO
S+c0L0tOOvIyj4FmPs1geIxrJty4ruCI/FnsdbfsMIKE0eClCGO6JBwghwaPT/Q+MKqiBbXhPQ6i
UqvKqaKul68l0nEoXv+xXnMNQVgcFDBjZJszbn2IaOrZ0J6Qt4i9IzZb/M10d59RwFSiW7LzECHn
44ndEHBotx1x/orUdSs4OXNv3yqvdnIb5iJsKYvhfT9VMyoRdXbauLTtM7K4746aktzuUtinU5ZH
2z5nwdZ/l5Ww8IRVKlZSGiUFdWYxQ4oyt0yXreGX6CR/1Iqzj1C8xTppW6h/CGODB7p000MS1iMW
kmZSd7o6zCSAY1P6t647tVnrj/cSbjujJeFnly4SaHs1Gv9W1YYyHebOAq0LUJ3dXfSk+jr4UqbT
hIaYcEypX7b4mUPcc2ilhs2sZQ910RkveWB8I2v20pamlRJyUTjWCNm8h1BhgIJXMuWjGe3UUcoO
FLQXKnP4GH31/9eOxWAlu0gaLPx30znYts7eYmVvGRs26HrWDvd+ethn0O6P3r/pD2QdLnd0rTjy
3Uw679iags6yxbFePJVPhRprbReSZev7oZst36l5XtqwSczwhd7uBBRM5EBF/EGArN6B86dMJjQ5
N5bLL7XkLMxME76DtMDAkAsF8VB+7NJsVSUYU7lA9kCzGdd4tXsJE9fDLXKTXsuSZfQ0oz/1wzxE
g4I7v2Xn556pVkpKguaT/p9VuY8KJYPBERy1ET+n/UqBTetzRXIbFVj61smmQhyw+0VhOuKbJAJH
wcjmhLfpFBlK/hxhZGwwuuIFanMs8iNJoNP/fkvAXx2w1xd9BcHtMud5Tz2szs2+wM9675jDUvC0
mIM2O/suj7RiTE2NGOkhm19YowwXMMTZlevCdymSUqbhzXengNOc17UtJ+azvvkYE8wbMQmHrXTq
CxnJ2ZW1Il4BDevyzmtJCAaJjT6CSUcVbWqTE9kVWonZeGQvzIkdzP2EI8o0r/FiNweXvNN9sN69
AukNDJu0iOdOG3DoZSxJAynfZU0NbobTKKr3oNufxkdn2Pk7E0Hy+2sYUYaP9hOG7wfhB/eLdE6/
/UWO+3acuzGQDJhCSiXAp8VEZhrCaPYo1IsN9ciy4FgfOY0grLyMj5jUu+NSvo9+ckKRbIMmArPX
wqf3p2Vh+Moz63jzezYQzO2qlt+3vhvLXMYXKu+QMVNdc3c/Ajhc1RWBxhFOMPelzVbaT4zW32VN
1sHXBoxV8rzGxcd8uHc0QZKVyilCNnuaTlAS07RQlhegACe+1Wyu8DY62zJ/alUP6fHiUXHk6uN8
ki+UobRX78eEGXiD6ZVR35tJOnlrG8OI1zwLnzfhQiVwFG1+pFG3WJRt1oC4pWvRjnemQpXpP9de
TSHh4N2K72s0iB+vhdy8pyJYcCp1fFG6ZMhYkyEmtBsv9iK01w9u7QLyp4bUmAR1he1pMkXBiQQf
KwS23fRS29SQGvFr11Ws3FFxR3DuQcuLRTDCNi/GIlu7w4eqyj0YUSepQwkWR+tlfkBixmvNVng1
185+MbFDhiSFyFg+uPDzeS9wAMbdLrsD9rMVA1oD/gDj1eqQ9GZlUZ6B5XsUu6iPdxnkIWHRFcow
pDuzu5Y2zUEvDYP22SSTqUEDPkdklhbBK9myegem6Dz8yao3TyGEtUW4j/Z3ZRjHQl2vHtIsijiD
iSXrGmuQ/G07fwCg96JTFnYiJX3ho70J1snUPL6Wtps6k68hIcLLDv0y3OkeZ9GKioFtCgWXqVZl
Ld7HIwWL7DRYmILhntZ2+xwqxIcSg+xGvW9cB+cw1Bn/fZZdn7s5RPT7xhBqC86Y/eKljYMiv43x
/9obeRIdUpq44NC5v8nNUBOC77nt0fZBMb4Pa6BxgWcsENE4RbsQ7NpAyUWY8hhxZ5qSEcrKNbpY
ZmEtdtZIkaCYMbmv14QMweNvMwc2BYKhexwIa9aghyAAWY7yPrkZxGYEbcfGMcD5PLMwWgKqo+ao
fQHqvXhy83HGfV5hOdN+P+D2sgQUAv5rH6OOAyFwv8Jf9aTiOEidL88z3ahc4ameOY5GjJXEQERA
4VuDviz71WyT6L/d0YrzxX/kIn0R/dirQ4LbJ2i9SmFCUQIJqefM5iSmqF6uo6ajogmUdP8RZi9D
D/9/7XVJxzhPgdtYzGSea+YYcoiEXbCli/4nQwjsyXYmhl6oKaT5vAwMU79oYERXQf1vVd6hhjIy
PP3DEcWl4GcqQfR61dD5mYWR4hxKsHMo2rIUan7NeY/8614kUN2W5M6nyqaXBE90r4+DVMdaDx1A
03G+aEdDLP1PeVVcL2RgeZjZjk2dbVCyB/zUgD2RU/ZziEUc6ff40VFMN+X8GX2nMQcL5IQIEMzC
UFoawaxOpTDOuMk0I1QM/FRjb8HuZbyN/bd+i5Oxep4KGhxr6fTo2mqtEbw6vtvTddCq3wJsRgJA
AbBiR4zpGpyBWbbeCWfaPYU8I6A9WMl7Slks+ELU7zOLtcXUs0CfLmn6UCaCyzcItKbuchBi72tS
PtGzvKX/Vx4KNeAHkx1JY3mRoQ/S8ozdsTIx7AH5LYUIXjaUXz7FOv7NtVyk9OZXkT/ge9oCTJI4
RSzUgCeJFfOqXtE9NIdtWP4HUh/gdn15lGJ2o7VxRivwH9tp2vxMTXH2u8hS07LpCd/mfXE0mnkl
dc7rGoDG0hQMnJgx8A03BwjjY6jxI6mHSXkl15KvZmHCg8nu7g0A2t91WIj0YKk86b7HUivXfeUs
Ym5/mth2EPnSj2DhyT5FwxzlLQL4QlwyBRuxwQTYVm7fgAVsetjuzlyljRgQPYPT4sYLbo6p/HzP
QDEaoq3SACFUZ08XExz1unZMffAVePWvtCnzPekQZqW6TBZXNue3i/XdK/e3gvRQdnWY2w6DErvY
R0KOhqnn5zaRixxyoyeuPlJXVZ4lLekIitlygvd2WSOiJdnb62GBFhHnt0O9AaF/rIs/jSqj4Avv
WKjVEk280TF0WN70SK1ousiTZ+efvvGIUU8Q4Y9+XwqxCnSYrujXkVw85kpklEG/BQQG2cexOoah
cgtbG1CQmCm7F8/QfxSqq+r9bFG3B7C3FK6fe1FyxNbSm2aFFLFfDTIvlGwk87YzNMSJRx3JPjg7
VyVv0ZLLKFJFedSPjLEVMHbXBw1AbC1zn/yH1EEEkHYzwRApHc1B2M8wo7V4mgARbtL/m7ElkLeF
ewjOQ5Es7+2+fj/jPJjziKmRTRMRYsDnhfsPHnf+ZGuDuqf4eZEdL/uR0MuZvXscbZrhMDvceleL
lWXJeExDysMyXIWlwCnPnL53O1gfyj6ZxQHPtBkbMChPSXVXZYzt7nSwClrRehnswKRr86dYdYCi
uNHiyZOhN2m62O21hZZ9HrQI6FqZkbkb+OxX38sRqb0eCqXJBTtpFLpD/qJOtt2bPYputNTbn6h4
6cyCCSVSQJsNqBbuoiuLP3UiTVS/Ye9vLa1uBtUAOTFU0Ju4cc1N6qWCbbdDHSvmSiFuyqW/oXOB
y7qn9QHhidh780QvLB6R/yggvzX3dYVgS5ie7BvZXgLM3318zE8bWfjvzfU4vHXunkQ2CwKXDT/H
N479k+5oafVbo4sSCZ/sYed8HnQw4XqdB+VcG93jAJFzrsNEqWsaYUX75IAsWtCk16zQlIa4AfBF
ovZseSkpEMIlq3nXtC9gabWLYEy6kcjUBy/tr/4GMZ6pOtCmvBM/aTSBLPB3+fNAQ5Fr91+wEr5W
ppMCUbT9m3yaO+9ncAdHFNhFoSd4n5cmRiZMYGGOZ8zk0lxPqQgjFnqaCpicH30DrCzFh7v091TA
q2hY2NTQF/XRxn4z0HTPXBoBOs9elfw5XqfX7e5TdSPUWnq69KGEGan3SzZXu4vBxEk7+3Ne1vwY
rSuW+EhhvP9ewiNBSy+dMA/9OId+DBmN2gch54NgB6gBOZHSUVW5oTq2FLxVEThwRXT7c+d783zN
Q8TPWst8T8MiToH7nXWfPcrlC6+DaB2MB1eygkTJ1jQezqKoyTOamomQTRs3H7qYijNWELle5s8T
QMjoM1oB/G7H/CgSL7l4Wy3+vWGMU3U/v9RfSr6cHsuhTEA/DBLM9X+FO7fElZNLHP3Rttouug4b
4N7DgO85xHzLNAEKaLFtIrnHMJ7P8JdAU2tdGN7u3YwDRQs9H3LrtM++U7BvC9bU67Ep45LWCKDS
1TXOBNaSCVDsec39NymJ+w3ncwl6cuyQqRTK0judegLJ29a/DDySVvv8+hEANaCkARdYEDCpQfq5
R/7BXyBs7Ni/BqMx/s81BKhvL4j34faKskGXmXTKX7wOhRZGcvvX28PueUYkUWVujD/XcaGiQMte
pSvRcSMCNkh5xhre0xlN10jaChOyrGu98V4DB/5wXsLZ4P/K9GeB0vQ7MyV7tiADi1hHgqRC7sNl
qyC+BAg3LntMFvP56MHmPWvmi7hECEYZCUEgrGC74/LPD4XKnTdx2geFfuu5eGWvvk9ECdsPpHvU
mxFn2BUW8ePSlUnV7jVuCWjtTMMy4h7URBsszO675rs32ECDGkGxChzqw4unaDDIlg9lAdLOpEdm
gQQbHu2mAFy15F9E1dtwd70Ghxjzcz6ONoy7kKhpfV1l+5b7l2GW0Utiijs0P3wUOjmTV+9pKX0u
vzgLMTyrizyhSsaAGsuwrxNtMyHQEcctYM/mSR4LPVCxQqHt7ZZrrqBTlPUTyArKKC14K4llhR0V
+xK8ap//MavPOWF77dYT/XiYnzCNDOzhWH73sHHMV12XALhqXSyGMV8t+KZeq+GNHhQgA78Az3gR
yR7fOkud4Oc5dYNsJTX7POjKZR9kVMevG3XJUwuyEB6sfVAV8X5afiuXvqsrowBK0pJQPtrvoQLx
YQdeFS0t152dCTjFwGRtQUHG+imr0yhbSrapzfjK9yzcVc/2GY0uVh1SGV0N7jRp9pqorvaH24Tn
yosFCifgOjlvfkK68AIHeSgJlkKlp0NGiUq4zW6wFgueluLE49K9hY+mnBcAYkLNq3GK6YJFNnHo
1Qe9j9CFxBHuuPJb2b3Ch8xgHGoggT4HeCYM/UERv8CpTnMl2W/RqmDvp2CdQyw9V2MJkr0my6Nt
F/etZGPCyzSRbkVWgJlXxDEGz+u2H6g7B6mzp9RSykAmjH7V4B8ZcfeU0HfQ1M02H6wKgOeQ/Lqh
O1BUZT6TKp2V98IokDAcWMzvl6nP+pc3faVIzFlHvEFktbd+u65ZqqWb8aGAYnH4SAuZFuBM69vj
UMC8dHHgVWi8NngvBArQSlNdSf8uY4VJzCZFPzELNU3sF//jY0FTcUeZ56jJ52jJuXBi101FbIg1
9FiD7m6JKx20oLxCfY5IMSKN6gFt7gN3hKCt1qfdoNlq1KlJGj9BJVMxujTdZK4Wfr8J3t1YN1au
HOOdHw+fRUxgGakjYeRnCTYI6U+bTS9xdu3iYntT2M83mizWU1goZQUzvguC6hYkpO3X33P2N7pm
b9Jkwtd3OLRHuSopaq53fp0k7vGh/6wm8ORrjLLoXOn7rlIwGKGvs3geVzMYLu7gYSduP2zlq/vm
sg/c0diFL933EuKAc9T6uwJR9/38jb6bsZXaoBd2eyqwaHzTCV9cb2JkHTATMU+sUl2sSQtKBdPv
sCTFVH5xxOgi99Js44i02ZOBFp2sebDjBwOJBL+Iw1ybs1y0737XGvBgwQryY0aJz/pgjv4iyvKt
ed4++2fDLGK8bwc7M0X0FPzBQzRf//jbB0sLLr5o4ilaHUbH0g6i89VwMcPJltNeS2bfm89S4aCJ
TPBaiBIwVG5nzxXwmD8AXW5K6/EFAiu8Fku1RbCpJ0MPmV9+dgJPMdZgprrMLGegXtzA9Z8GDy6J
krx+SKYOoSWRSoZ/Vumme8DkQbuTU/DtZQJnU+arr0ax20SzCEVQeI2NIDceEqUp9j0BbJ5Il4sx
s58r+lmHtI5rKW5KVOM+eMiNe1G1oBltihrmuMukgjXCG3734D9uMEqiipfLdniVuIrsMjrgrWfM
RtijeN0JyeEse0DRKk6b99ZUKWUuSC9/8Gv2mk6NYj9lNb4lbefsvn3zs41JFHiB1WAM0v0BgJYq
REFF/RTrS2vxli2eQtAg56Kg1+/NB+c5Hs6DJbY9tEZaSQJwflwCSDcxr7UdwC2de4EH/r7phR9y
/GDb1xTQsSbjBMzfDVFCfr4f959q9XCxXWkCyybboGPziiIUcu0Ugu0N3hIec3Lx8FICvDQf61KA
PS+in8ozgkhpTlOL/vLuYj01YEiGNZIFmMFCKTdyMutptNlHCuIb8lIEQYxG1vAlAW2GfdRMlfLL
b3XjBdL1mfE4fPrXaNliBGSdrUjeKrID8qBH5LgyAfKL5rTGCd+zsKtDQeI8eRFU6xsjLQS2+QTL
RUgLQAMogMZWGWFrh+gbw0PjaN9BJ+X9/gINOgf8PE07yYAmjeo5lFIQb0jrIpWvIr2p9YtZwKSP
ImKHxzrVqaWr1XV4mqbLHsOd+n8Cf0CultgKI13P7TGO7fYTe7EL9/S2rsHkg9TG4Nkp+vYR2OIX
ynEByeDKMfSsUBd0kKwA6b5UqKGiBH2ug4+unOTBaMW+Ji3N5EPpHsHqc2ktPwpClXthJTXnX4xR
/ErS/BgUXKvuzb5ak1vXSjSW9T2kXWzceYtery3hmyzbt+/jKWaE3oapXJwbn+CjCsMSK/OHjwZ2
6cY3CkId8Llxy/DPFIcbm374RVgdbB2tMFTZNjhP3vEI08gQmH0Fm3kOBLKsEpJMHjoYZpuOpHP/
31UmUjmNl2Tvb7Y/+wJ+eWtG9RLEmLCTRCKMneDqYM+G16E3Mb2Hra+HWRKDyejgf9akx2cetyT9
p4VnwU/r+Rimr0VJ5rRTRgti/weeCB9ATpebs6jJLyjLUTPaCPOCg82Urb+XYQRzVroP2+IPIvrE
XebkeLFHtDEyNRvrCGBnBAQgGFImw+2cCURJ0IPD4MCLzFFFa3SAPFxuMmeKaEzVADo+aZmlns0R
zfHbafK/wAgzsC3DZpmJKQ8byjtOPkEUAaiMxIT5sWSvw6j5mqci4BlT+sK8ljdbLvoeVAbQkYpb
98k7HSR03w3g8JIJNOLnEcninm+JBE6KxQMEmqujWN0FD3X9a7bxFZMpMg0y3DZJsAt09R4GDB3h
IYUFxlTTVcAUHlmu1gAAfMrFvce/Sp9TQUpW1O7cJkqcW6wl0R8/PW2m1/MhK8zeFpmhqn8ca1cV
WCqs6K7fBEBAiPFkn6x1Wrwy7K2kmjCVR1ZJWUP1/NVjmozFrDNI6w81QDPZZy0gUNlP0DPNyxyL
I7/6o8BpJCDqNj16HD6g5TagnORTGnEZmPJZrQMXiepwrlpiIy+mnX1onVBC4THyf6WEl0nqO+Uf
doD+PPm71WQePxmP7T3N7c/yAErW+F42krpTefoR6VOFoGw9IIrR7kCh2Wj6zT/0bmI8X+zi1aNM
DZ78lsNLRFslNi5FxkwMWCsAY8vuYzivjlavwwKwrhJYAyj2NLg2OWbRCn00Snn7Y+zeSRfedCF1
16KjSpjITT9hHqI/iZX9hRRzS9uwBDbpsZriLq+moFyuAXhhunjk8S/Ca5ClnnVPMFE5UcaQQnIF
+pdkXR/lL1Dsq+l2qjSzqqtTIsr+cXYDL4TK4GEcsIy/Dq2G3U7+MsXCi0qIwuWz3SPLuO0xLoHF
U+sNSvQgOQYfVFzYDTTA83YMngz5FomcwiAYjTGS2dhmiUrASkCXL8fRzfZYwhH9s0opJlNEk+KZ
Tk0qarNLWfjB9yoc/LsdOvENeB4UfTqVgLr9KGzckcCDLx7qifR+dNOCbwTJWzvvs3Sj+QFWBo5l
A5Mn/mToKAiLLBewCl5huwY9GCwVhTmuf0pwPcWIyO8jAYz8HbEqXBz++SzNi1sQro93+mGiZzdU
j7Jvr2YE6gmeDt57tWuaEelVsTDSJTC5bDmxLPfz2EbqUyw8WhiXge5FhzJTf016TgOUrfXSp4wg
h7BKvA97h+sKIBkYyjxL9QZE7+UIcxZ4T5pHnJMNinMdUfzr1H8XE3bAvorqhCI0at7cZBxb1mJX
weCHhRq0fuILmLrweRJLPlOG4lvuTFdFVDioZ7Vta37T+0GkHLF6zwUFd6FSa9BqlgDmfB8F6NMq
YPzfDio06sxgUn7IoqAyZ9Ajq+1/m2C9skzk/6i/RD+Nax7xpeJZWbZEI+8CeJ20Bm/s0AB2KE+9
OeX4TgzN3RPKRqvtgZcfriJ9ud6bq1sB9v2JSAssS6Q/N3aQQtBMlZra4HfQfCUTNQeodF9GJmLW
jullN2xwNwwL0F0SakbOk4ZDH3GvAYGAub2zHw6fnKTWvQB2ZNnfNmscwzTevCBHLqgQR38qDLox
a84HxUSvRDCdpRNXET7KNQ9ASYMwjyRJx/ylvWJpmadtGOfNVDoFGhUzbJ6upMYy2OdyqDs16qYQ
CDiTpe4O6Yu8lMqDhWmR6T4A+1EHIIll6h0LmlOMcK8Zt27Bo6gqn3k51iQKEOJRiaDjj5CsWY9R
5GgeY2QTxlS0Ym2t0/8OrU+A1rLVtQEl+xT+ZzHbJ+w5b2GSIPdFF7zlP7rX5afRjZwAMXtwvDs6
jLlmClQtByrnvEZKcPPxY28+UaJufnnlaQVvjEtAywYLc71LKNk73CRj+oVphKtGSjlhSOSXi3eE
R0CscEZ9OoN2J3sxunAgmNus42AbekPLqlvEudJut7SFhGArPnacA9RPFj1SZfgDHeryjzK+284V
G/hbdS37N9RLt6WLjZ7gf5wYGBi9DWDuzOzZuzVWTSR7tYbWAwUMEwDyudWJB12s2RIV9IdYKFad
H9W7hs17KmmLKKA/DiriO68DHqiY/fDBACIPjl6VEvAaVMsH7DHBkPXcor1iywUTzZkOHC2BN5TJ
tJBLr08KeCSMr0SvLOfM834ikTJbcd5LeRUEsDYaJeZGE+y6fB+K09mRHjDCSALCWlm1QMiG3Hh/
3GRId0GsJ1RC9SbNycMGEKG6BbFuTwz6CWGVqgga35RpptYaG1p8JrJb/SAJpinTLx4CIA1QaUfq
jkXh01EznstedjJ5cEORk6CFbq4APR3hby9aUUcXvEWgbEghfu8toeslJPeNHYBkoWXAJVTgDcN2
rcv5hQwXNiQ7AZDMSJi3uxaLBQuZtUenx2ITdszWFac0zQHs6Sk3sLrtL13pXSDosVQVL5Ep7aKd
ZB++0v38NPmdOoBJgDdmj3KSM6LhQPgTnuZsSgEga/iFaaT2bPzAPZFCX/SDaQvP+XLOHiz1Ents
IeLfdsi0AA+dh4QCiSJbjgAR0cs//yPIZQNlR3jF5nx1ntNB1UuYGYw086HqXhBkCbvAQu5YkI76
I1Skhn9WnfHJ0fkLE33TUczhqghV0cogBkvt1sHz3dtsFGn26HmT6E2R4G2sTo7/hj/Aj9LhwVCK
4pTzG6jJ1aEQoSI7KWNt+G72NYRUXt3+kGrutcc9UMnbmScuJmLmco+G1BdvFY4E3t5Y1o0Cka06
cj1ilPOXstVhsL+50kSlGgWYu7wSpIAdD8B7rEkuC9EHCScdrwRT52iKnnWgS02L935vWyqEuyuJ
RvdXHuj0q120BZNeGw==
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`pragma protect key_block
Fmx4dIIaTGloYt85GaJyQz8jzXVspgWlKF2o/TueOyXpklaTlVIgrfSbLNUIMOp/XcPxJlzfQ7ug
QV4/05mtOg==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
Dh8zBOlPCju+QcHT4zAJroDB9mk8sgzcXolToG64oky8RNU2+RGy50HnX/2mRqNt+3nX0x2GfKNO
OFaiB6jcvvYXKkLZokLqexZBOKlMXwuqgfjgUiF06WetaIXYQVIfX/HIpPC4K7CGW2WrU5A3RzTP
Ra2timh3TOBO/r3LTPM=


`pragma protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
BsEGJ1qrOFWQS/torLntvyQm0h3NdPkvf6nzRFshcTOjuUzbDLlUb0ZkE5LMoXTdePNoxwbijwrL
SRn6YqINBqTGVy4rGNBqfEXlOGZ3pBfkSIRL6F1oyDzrdGzQ4t659lbFD2z95Qbq5OAXOzsX1t7F
MVUCxsoAWIpZ7c5fu3qGTsXlIige1gLcwDbhlBnPbw1RAHUfhk2ol15y5e+fn4A06dYPNPujUkhd
MdFTMN4YD6FjKLUqVCxcmjpqsvtvDWU9cn/nG7dd90uvKTD05uZFWce/YacvZZuuTvzHDY1SuYkP
G+2T1LdMHZxXM7OFoHjlqs6MW8CobKiq9bGJPA==


`pragma protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
J5t+n1l7hxPUlJGbT8Qw6N2s9CrmqMa9SST78zoaIhvFwUjR52ZFrASZsjHgVmW/YV3RovFnbGa7
ZYRBoOyxy/F//qfqzgLSHfJYtnan+3n57hdoKND6rc5X0X49SPDK/oWh2jvYf5NaMwXYFLWXCwpa
fP1/Hc1j4gHJzJOgSS0=


`pragma protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
J+i19Ae+ljLBlW4K9gts393KcYWnBDRWNc+dWNnPzMFw+URc8VOsrqll+j+kWTI3+iW7Jt6SzBKm
feDmVMNcOUMzGyDcMG7KbZ3B2wb68ndLGmiAUVtWUiOKHFARwgTvYLWwDbnvU+zRE2rz8z/3cKZX
yOHS77UVG1ppw2evXi7yjGeRjj3SG/qkBSRNLBr7DeVPtrgm3Fb6hvhfjQDYyGj5rbLUFJHvGvM9
PTHV7TAE7+fb0Gu7N4xKKr3RMBSzy8pDNDBRHWLm3MXMt9ltvjhf/pufuFrTfyHO8zaL375Ag7NN
8n+1jWKiOdbxALY9jb4hjgqKWG7hHBoJZoaiDQ==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
q43Ti5Gok/AlgHaZ/e+biW4huQsdWtrVmXfMrupT+2Qvp1qvatouHyXVr0cpAadHA46Bw52+EZg+fzFENQ2xcR2FB2Ptwc8Isvb/pX2s50jd5TDu5e8xYyqBX7sTxmKR+agtgUIHdhFH2Q/0ql5NJ8pSQbrN+yoJ/OmI7PGBBwwbbGKl4f/z8XIovHAvHrTOWS4plUYXPHZW1FTGuY29y2iXi/VVpWpMkrmVtr+BOEBrfoGjMKkyGysODcur+XtCNlLMFRoS8bzVTQ1GL9mzdb6tHs3X6KqBKrFf8zm01XfaVri9RpFTFKyL9lQylrb4BFPbYHDMPUqghKCIhOsQfw==


`pragma protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 64, bytes = 128)
`pragma protect key_block
f4Y2/jDy0Eqp3dBCdSQTObRFsB6guDl3a4B5EmZg1CuqxTDuVXQVcAAux6tML5NkvVzXR1wKy01VG2uOeEhYwbQIeLaKgXKPumBjqspGHA++BJl0AX6+1wkj3C55c4lNr1XV8XMrfxbgftRASczJ82cWeVldIqFuTjuoxJ5wykbv+Yr4wfGI0gPGnPz08rT4QeJmMleP/az5FcKR8SH2AxiqnCgo/uQfAwJIVcubdt6kRt8FXNVJpWeVGwdUHTWNtdjLQhVV3JbUHRx9VLMFf7aIjF9pKPLG6Kzzu0p7Ugp0sUASWZQt522/2kQXWTR7nsFs3DjIgaWk9MUcbvq0cQ==


`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 64, bytes = 8864)
`pragma protect data_block
UbBiNy+Jp1UJQqzMMn4h3Tf1Yj7warT/zUqz9dvmVmTZYywCz1Pt2ONo8fjRhoGd9nXW2sP83aBn
Hn/e0w6qRX7On2xo0Yb0eFGQWK+r/lRWdavh4xV4sdBR64umFp4KIUx03pjbll3IbmWpbIT6F10M
r9bm88N8obxEDWWPBmjHuicjarA7XIj4XzWpEmu4o0VxTHevw+UKrGnD9v4KrfzpgDpXDgEJlEad
Ku539tViaDLcs0ht9VyV9JoQ+8ETfagDRC13kWs9mpnooygWBTrbMMHdJYe6i+Ef7AF7tt+Hyc57
p+PeGo1Emp6n81SuwNCho0ChQowFTh5H4j/5ts1BTQDoaLwvEM0+zTOQwtb9mScdKuu0R+xtwg2K
teUXjJhq4t57UzezUholxIAYllioNYs/GAaMDwJHTfCH9XKC1WusmmxKwTC+HVU8ugb9fyDVEvDc
wlZKaHjAYlJbLgN4HxzD0yXc5HRRUtHSkixxX3iEFTgAHz92VDDadSiDOpupukXCloF3Ib8ovoqJ
7M4Y2wX4yK5HBsxNQ5g6/xaJrfXMkUboUCmkbOkcKi16ZrWju3EZYgdnFZVI2fOsS13L3pvTwtAj
ZzcEXlPjIWM05y6qoTmvpb5CvFLXW0ToDtInqiNCeRjeG/eKVmjSPMgSToRAkZXpfyi9NpUdvoRO
F25Bv4kl2frULGEOo+tlxzvnOROmdICX8cdGe3UQMpGlFBJ2MqLT/0E4PCVdwAsPtHwrvdrsZyHV
wH3RHLZIq+XLbOm9sC7UEdgjN88PCOnwUXr/fJs5ddhl1ptA/i1EGCWoBSL5U2bY8bUkxXxRA3P0
PNmdVJahhZtlCeFmcAel6ujIJqPbPetXW7kfHxPwa0mUkN8kmiqSK4zGJQoo3cbUUSKG7GMM8+q+
guQDXdq55F9k23e5BwttmJ8lPHIo4Ec4yLqSx3yBi3AsFpRWL1Y8Ha/hShj5ZYJwYry+Db655+YH
j0Xx0ifvbWHtLRlG2WFCnoxv86g6oSqYSqCEKcik1TCAWw2aVa3KbXw09Cks0OsZDj1fDB1NwVdw
xMr6OpQd02hDiP/8GGp63MslE7o/Zn3lOlH/43QFa5B1WmApD2kC6vbj+ymflfjji6CN16Qcc89L
9jfVYE4sYLc2vJbel7jTxkTrsYglYIGfDsQVIASCiYM1dMQUb0K0dkgmuM/0/8/Ak1ni3wZHtX1A
0K6NW6Yvx2t/uNNLIsmCeuWerub4POefcxTayUkirc1oQMoPFAOGttI5mN7ftTn8gs5DA/Ftkn38
2h6p7WwuQCX1lfVaKrvd3tRqCvIX8hCYE6ieM4QlqTQXcb5iwvJvfsOlKdYfCbzp/jbuQQ/EJIsR
nm9AOpjD2OEkFDzi6zZGHzzO0XpyjZ1KpJxymvO18LX4l6qiKgtpBy7QvB91ylD+i/hmYnOe+9uK
gMZ47o3nKavtyCsKZY5FBON2LowprDtiRkIuVfBaU1Q5YuCW0BEIeQdgUh7kr+NdWJ3uuXQmAoHx
0OjCyS4kx2WTSnQYddqpoUlORB/bq7MYvQBNtHacM6n6wG0bz9mGwgg2Ki7T98StdIigdfUN2xJW
LulgM/YcLZT27Ii+Jg7DeVJYZ8foT+H8Vr723CDSYIc3uolcALqamz5yQM2SNukHVdBZB7db4OgC
XvsCZM7LCyu8LLVaISzSEY/MouowTKrv58LXu3IXRXIvCyJbZkn9DbITD2QJdMW9ZYqaqyMo8r2V
E8I1xNb3cbR7hbEVp2I8T5YqFYdlfwY1hT1bSmId8o3IoV2G+e13mtsucQcsBAZ03Q9RhheUgyvy
EUC1Ktm5xrTUpLj/Hb5JMcNOPOujpfU5iFoXjwXjQIalrMu4Xxm5EG/UL8RcmWGIDDVldUx0y8BL
0V4k1j3w3lYnbVhJBXwZbKAcWqhQ2w9NmsVme4niyqDE95y0qWBJj4l1ZKTEHovN0knyOQMG3wL6
3WcYy+KoXf0JmBh85X1mY5Gc/d1kRrj1XaC5B0Ggn3jSRrfLYtcbjbjqlHG2Z/UO8X8SC11Ekezu
lXsofRGg4CYEpwQNhFUeomn/MjYqvJ5vsOrIKlqTxRBjYRKrRjdVM/lB6nssekjKnjFj5IykBgTc
7vIgrwT+iEesbXKwEQfs65MLFkAzPTCL3ap7M0uavm2Hk6y44tTT/61NqPEFihqdmt7pRJOSW8tF
TjDa4ApC6/6ICbN/zRW6HZb8a4ejuTpTGisUBF+3xNTej2ijzFjjI/AcprHeoE25WPkp6XRK+QW6
132tCTPbGVJFQnE017WH8r5oi6QnGtRONY7h3TDlH0Vpv5N+HxIdIQwC3AwOeSdU18rywEgXLtkY
Bh7meY80qSj2hvyavaZpDegSUWsjQzL/IrGi30rUE0bBJIjCTgT02rDwzgUzYr9HPobRwGjgTXGb
eOhehmvtfpc5HnxAPF/JxiJxX/hJiVm9r7g7Ms8XXvMz+f09w3Mi1iRTsRDBVKuwPeBBGLdu2m0S
oZqxAOpzw4IFZqXEcFk66gbhcieGV62mB8PhJ1sbFs1JDFKLKLr6bqTQWbTEe1hWasg3XX2XmwZ/
/tLOqsHVnbkd0j9OXkKhSRNRkusKNEHx+9Rr9KGTHAK5PJ6LLJfeOaKwl9NlVFvwUdU0p2RASu+J
AoU8owEOsa+l6IM4aMWwygJi4PZSGrZnaplaCEuJchlmJ3Ad+NiNzQkXiHSraizZWh3xnPVOxb42
FVtwCQRF9AxL0IcX5dOhdRfNkhuwBD4Kw4nUJa+vc+svmaon2Ce6E4RR+mfC9zBhJCtn55dKB9Of
vlzkwNHH3sj2A150kSjjalHnEHV5VAyU/rVG9nDOAJm4pT/2kvxpHdxSfK0Bf6oy82XwK/fAv74B
3hrZbD5QjYVxSK/l0PxmEPyJ52TNWOtw2M5uVrRJUfB6tFR0zUaiKNYktlmnAyY9hqmY87zwOKVV
LKKPrxDr3xd7kfLZDO2R+bSOmJFfBJnQHo1OPzaJdR+cha+IGM7rmrMqHZIZroV5R9iPSo/WDToc
BfhCDnbGFpwIoHlFI7ScNPkNT35SyPryTWQrx5uX3ciqLuNhLdDtrV0tfN5/x7M9ELIF6BeYdhiB
SDqhPukR566RzuGP16CqA5tp2VYL/RXFZrNiXCSs5Ij9FvnSBP84HCAh/kM8ON4lOVTqQSo++dJe
UYnRNTw1LgOu9fK8ELjPgayG2AeXNzvB4r4QDCX/npehFncU2dC90Vj3UnmErXBErsAMuqI93Y3A
OASUUNJQm0YXDCjsPmzGRU2gN74ly1PWvV9ZbtNbosTxvsw2n4dALM0h3bVRg5db0lhEzE2HHvUW
SKM8xKS42936B0npjMIhMZwrSBT3WP20qulOd9fanBsdTjMbHPL30Uyk/bjYHSH5LRYqp62+pYB8
HU4r2BnD/TCFczwE3aS8kCHwrCFyDzKM2QTS9Vg3/3a2rsk31W4C5uLK6Nj71U/MQK1qJazSIYNq
hPT09PEozBmbKsmCmK8gEXpDx/mQAJVIBawjP8hazC3N0sxECpsO9ZtklsBv1Cb9IGcQlFHycpDa
FN4Jn00wNdbA15m1IVa6vsC2XHF5WRI3A4timwfKMYkcB1/Rlb3BXFzzRyMYAvHpYkPUj8rb3W8i
cU+D2VQG66qy9GWlPNh8sTwR3JFbS+nAq+Tk23xRV1YNUCtyjgKi4h1pTmM4TIAHL4HD7VStJ/4p
V2SAK3EWfb9f7c1HWvvR3BlwaiKbDE5ZbClIkeqxDti3PBgTAI5IxF95OEA4UljH/cew5oEQKO46
NW8V6uVAeHXgwJKHCfXLOnAKIlcNP2QyVUDqE0aj7OJQz4BpeJ6xxc3/Km3G0xRBG1okk30Arqo+
DFzf4o0CcAXZbJpGmukoFa5WWqKf6LYwLFbxUl6J38AhZ2Hsux/FOCsl5Dmq7aaD7o6C81vXlh6J
s/So4jfFLJUf3xmJhP0j0hPqwyljZ54SJP+N0GJzEiFGXeJbowq1XOFkWLEErsg6c0ndp+vpuvj1
i7bmnfHDgIhWTfcUGr1Qw7KdzAQLOA/Ht3RkhM8e7GHy5acGdzN8EzjwArcUD8wo0f6Wa50MbPoZ
Q+h+jPEliMFNlGACBWOA5xmWbf1Cac/NQ+6KJUCuGUfD6pF+dgjcwtHIcHaKX+oZ6+VmddRHU3Sx
TmBgL6uqdATjJPEPDhmVxoEvBCz5usOMG773B1C/Hj/Mj5B8+rcsqGH1F7VpmtiUjXn/6mImNJO/
11vMXQl5a2WZKt9VTfOqgm1hESl1uxhHB5ZHX7eNE0vIAnMmKxwCyxaf1BRP4h4ycq8HFT89eIoW
LAt9h8RXwjYhtnzqEpz+/O/skiq7C4N4Tv2vYuVVN8vB72J0xcvKXo8DROf0nwHd5QAwyCgmD04B
YqMp6jfee2txB7vCoDwa2Yxc7z2FE5PGWUOriALJD706xyFBkRzZDcoNuIIwDR0T7dvqJ/HY3rL2
2uHgRkbKQD/AZg2hvDDXjIkox+uZjJfvv6WfUxzHpJ9H5R3/RF9hLkL4gd0ld+3UAkbqdSTHDxrk
NMeqzUpYFe1A3Y/9cq2PxwKZdJhLZJNXAQmibQgiOaiTd/lNDvrrcfncBD1GHIHi9GmAdv6yguO1
NUY6Pdbi6XJxwfpHkh/AoMSChzOMrEle/ghhRubgRJXgof6YkrLpUFv+qxdPx/78T6E5c2D+oj03
9z3vfr5t2YiR8t30odybfpyGCfmAQIL+LaHBA6y1jacWKZNnDIlIs/HCj8pwDoVIbzr2D/NBN65C
/WIAvLpAnsoTX51Wternan/0pT0/1EdD4Ycpm2BCuxQVuSentlJ85VDZzBGsEhLXPPYA7drgxs43
QoNsuVBS6jOOvKSc84r8e+x68RHc0knSIllv2FaGC5IRFBQV3EmrxC/lXaSqtaBxdKw3HV8xysiz
POZzm9KKMAwN3wb4PyGRs81iTq8pHnv0sgOygib8Z471Gwa9zRVSWMrL6CWHh/9Ps8q4qJgwD2vv
wbIxsABrEcoMghjnwfein1z0neN+xpL+6EysOTPQHUErdCc1EA9a3GHljg98LQVGU/oNT7fhkKn7
bUPnIlsu2MwqFyrkeBE2pkjNGSLSeWHG7rWy3LpTB5KUVJrctBQQXaIvAD8i+moeTuu2tQZq4Iau
zC1aFCwGP+0LwomR25sdWx1W74E+B1nWBQSQWSEe/P3wtcDPsDFM3nRaMhgte0nTESWrqS+r1Rpt
FHdYez9P7gFU3DdTiJfCqKvaM5zIOxs9FdF2VklTAQyeVBCed3FXEUN/XCej+p9TCxeyZDBoGVVd
ZD3Nj5ioNtJyjDa2/Wak8MOzGMKvAVDRfQ4wKe+jgfiTKlwp3SX7MRlyDrdIJrwKqGVaQqHuOMOe
aCYbJ3XDc7x8ReopI1AjtVyqjS21US2t689iHRpXr9StB+59sLdHiXC776+7qLl0QER+W0DT9MFV
ZVU4wgZR9jvjOKjnijGeYtAHbWPl0XSOZh01HegQrp8nhZR0+56ggCdCq3MKF7epTCywE2SbVfi8
gShNBYcIz2egjOYA81jsLDvvmuNK2bfKBMmD2/9Xn28WFr/sPlplCOw6fcA9n398NsUBVJgcxKo8
nMwnuO2ksP4LRZt+0GkU6W5PfffguiHClR6ckdn+kEJqyU6/uB1TbHfzyWzH0v7oBVYHlQZ7LSZM
InyufHUKWvTVTHV0J8+C6c3dS+8hvFCY/zAyG7w3AvYdt8e62yCa1yL3OzWLgK7p0BnYjlUIY9cn
4iEQqSPqgS19Wno0HAU2LehgU+S2BCe+mLLpVxePsPmd6dGzE2Z4SHc1zMxPVzt5Zk8tgxURsF2j
pBoYaN785nTks7MZZSdS1r8ZoOY30d93R3THruedLDRedM5p2O05fZ5IcPgDvlIEljNgwDlM1c00
DljEN3Pbs8rswgnzDM045Vj4y0faWNfLNbO1e0Op21IAqEeU4T+XxYgQLrRrmfgttr/NU3Kn9P2/
3XEPjOF0q0BnUFvBSMnJFKRSjOeknMtmw+mIPv0dQyXkP4SY2bMoe4TQk4J3ojgSy1Iv1hPIKDtI
2CWU16+tWzHt8EROEASCyH9ZN0TL91n7CpZKXwrJmEH74hnTI1qnaeMt5a3unfe2GSqvXT7JH06c
/xVY9vMMUmP+Vre7JsMS6lq7xdpebrMZIh6Zlia7A+g5+HHtXXEKtcDfNNtZm77C+B63rxdjd0n5
b21cwLbeEDW3WeHPdEDX4ec/CO+a5fQ5RldCe1PLd74/qkFEg9OXsYACBpKPIaVQok5sIlj2OArT
Peh39uvc7g912USp9wSA9DBY3tGWuqlGV2iXDbt9wsC0yAxO+iNiZRyhNvm8raw/2wLZ/0XijIp3
lvHd6trt21KFGf8Bg6iVilOlsNf9WixsNOKHm/V5TVHVMBSQ2TIQaStAc3QhuWUSJNHN4JYIgKxq
G9XLlTzMNmm9usSis63kWTRfwiRLBDPQlw6aAHtw+0Wb1qTiPIrbvKecx8SjRSVqdcSHDOdPbR7B
/V/lZ+/Ufu5p74sv7YNDNfTI8vOoKkRQREvx+koqvyli7rkKGd7lmfMJEprtVJZ4BnktDaL5aIIh
q6+KtyvbpGoktjiPQOITHvpNg2WObDq+3zUnMZnKNn+BOiyemojWdt3Htxy+QJS2YZRmMSGrDIC1
zPMuVTuY9Hf+6TXdT/IzqrnzugxWh5tVK2s9RIhd+k62jWyi3r66gjlQPH2RTYj3xjdSsKZDzeLm
Y+5ypcVBf1zKJ2ZpOVymoaZ1+xZuTtpCIU9I2DpSmTcZacEwPy/vHKvRBMCsn3TSr/gLedWaHL1u
p6d5a0mxQQ5JqC7R15KXph1SUR1Bx/0ZUyK1/v3y+5r8Sbs4FqGErrYjtmhkRWAg/HzRPvNK14/s
UY8jpZXBpefskwOgiy+XYs7fco9tyI5j+PDSPk3hQwd4rnvFK/Ua0ytpp9+8TmUeW6ABTQamdUin
qoONCyaX4LjUJIECoKk+hWw6Tc0YrE2a3M2XH+IAA7am440Ose+is/aYunuA4XtdR8B8b8OtNQYn
bQMaOB9dCiYs42lfQqlCUu1Xd8P0VgpJ1zAPtPLXK1lYH6Z4NHX2RBPuRXr8S18wMpqur8tYOYvM
d7HWzPeLVMqWGN2X6Ox4LUqfSmEEPg4jCGhzhTqg6b/6yTufDPvvfAw+XkjsWcepmJLy4lnAObu8
R8YRA3rMjvAxdzzpt2SsjYurefBN0SFtRDs1fiKVSDT7/BJ9Mmm11ndxwx5ug24WmqWvE4datZA2
P59Vdai09EBtLnyl19RVllvC+NxgMVUZ6bEEwYy+L5XgccV/9617l7l2fD61ovOMzX75C6PPOKly
5CrpzcqnRI80aH0t8VntaPFuO84+OrAFTCdf6TzCmldaE4MOxmT6d73ETV/e+45SF8gb3UX76uUJ
xaSZejsgwPJPZi94K/bD+HmWit9O+zFRWtTAFNAjLeNMJospvU/vU8dt8THp+f4HZ+HFtYHlOPz1
AOsAhvV+0C1LJu9Rpuz6554Kzr5bLU/5tisrETroS9KP3H9NU7/cA2E6I/E9CAWdJ//lASbAqxos
JPTGcE0TtX1Fxe4XkC+oB2D+HI3FCxouIITilHtBc395KH0535sqKqL+zYzKI5bsJ0pUMp5vYEo5
XTuHiaWMlSsO7yn1j1XFsJX5Y0JQ82A8PopKCz2ACGe9hFsZwau+fZxt3j5HgHpZjag8+Ma+BVCz
1/bSJefZnIdG/85n6I3mLPEKDZv+Cmo4k0U3ACOtzr6Cnwj+QKpHTyBr1u3wah+8jDcVixhNIJV5
m2vspXs08h0WsTKxq/Cw0+TGgFXnZ3ui1t2akOgVLgJaQAEV+/xYNHQZz36PLtCgV+AbPeghD4KY
uvBrZTTv1A9Wf9GpSkf9W6BwPJzl1nwICzGgjaggUYeYGMKu7pXOlLqlkZhOlqgUjAo70NC+wrBa
CJ9f+2oVPvBFla4oSyruNuBGlhM87NHnndJQ+Kp6vB8GIY3jKFnp79Yh5yaHqSDw5mZ9LNRFwbrS
GLP7i5y3KSiWAVmZzECkKKWJv6qtJyCEPvSDjui+/M6FeU3aJCzhBqEAWlNAGdK5iB1XwqC4M2Xd
3xglTrLU5tc+MDoVfUUoW8Mw9Rulmb26KMjG9ecgpenXc0LWKVJ9EiWrZPKSlq03HUXeJY9OupyL
/4NnyBWnA3Sw/20Kak1z4jI0YUee2VDrl1not6w7kBGTcBhEzNB83EokBcwApNAH6XOi6x5t3swK
qS0I/Fd8NGq0GDbIgyHjTkRj/odPgv2pqthxqd2r1tswAosNA66wMTlA28FDQ9ra/Y50ECv05WSM
xQUcv83RDhw88t7gRvH73m+bh+HY+80fCH7dzI3wrJuD/s96mKoHyZShf1HNObx6Kr/cQIIpa/wn
iiBcelAPSpH3dYnsJOtxH3EbmrrdB+IUFLNJmqQhgaaPtWWvf/AWG5jigbHltzas9KaNYAp6qgoS
UlBY1ySrqKmrM1xFErE9p6CIZRxZSrThpHikBl7tqFZw/vtnQqRhBZRKitWM/z8A6H8PF1Rq31rn
t7DMXnIc3EGyLhxvUO/DEDNQkMdvmsxCFqxIz+SFfEA2XM8zdLQa2FQ9brqJxwFj3I74SQfkLEOp
ogDvlVUPtmj/sA7+SnR0bheKZnlubVsyAl4/+Bz6xHyEQgi+ncO40Y5vZRfdsegSqle1TzPUNq1Y
gnLROdNNImfBIT/B7hRp5ifrTdBAkPEwFR+FnsBuf+RMs8AXEDnIrMJYetJ0yNb8rPkSeemDMIrC
HhmwUhNIbyT7NI6hPCeEJPqVqh4A5ns5iG+fAPhjhroMjCLzXn1XPascH+w1l5JJixTCeKz0QCVz
ONIQk27aG5AFCInGx6SC6/CrE8L6CUXrsmKxyEyRh+UlSRWXAB99aYMpWBPak7L5K3J8ziqhaL3v
76pQpu4V5PR/N/0y4RLIya0N/CEOwoiAUosv4j7g8ratxOz6ellgE5Cv4WHoLgr36PqV594vKw6A
dfHpzyUDuAhYl5mBTWgrBFK/kmNjm2enkvfR1i1+xnLXNHGNImd+ffH2w3jmH70LdsjhLjE32Yvi
zZyrl3j8MqiCoZbJVVYARzPRhLrFTmP04z5MgcHTEZt9feNWrvWRDwMo6FqurIy6BFW0+FqO/1D7
YTmEV1pFTK1y52A8yeXMl3lRk2sxDRovGcVQ4w5XSncXHQOH1c0/VnABXZvBx7Qq7d8YiagH3uEn
BgIGJJjjtVikqWvxbCwMOQlvx86ZxLYLYBQt7k6tJj8FfrwncFD7UbemBnHJiCpZH/ufxMqeCZWQ
DA1TsG+yYyaWx+8nxWpzTu4VA7POrJL8mrqguQpsSqQTn/U0eSkKos9d1wSriSTfpPY57YjyLA79
vC5/4g4+oJvlc945Tlf2VOEC+3q/gvA3sXzBNZDCcC6VFSL5TrhU2v4O0Xmf4/tD5s6QQ/r82Yv2
xrp80SS3ljMiGappLAI08trHGxce48VmQC7ftzRQNHLfGV6u55CP/TaEZijxASqF8Shdh3L5IHfa
4AHNSFC0K3AUJD/IG/I2ruu8M9LsT/yIl2LjjjmtSeeumiU2bOlKUrevnatqUjXKL1yqfGY56yRX
2Xy3sQjfVbWvRXU/slfCXQ6498GixQMOykzYvQmz2gzv/SccxfugSQ9hNIPS99n0F8bIVt1tsDVd
JjAIjBLyKCUo2VToMwPBJBHCPUemZMq9W9gGXz5vN8A/GxMuckftfbH4e6z+U16IHelJT7Pwxlpd
uJxtefY1D4FNAKmmibMn69zP8nISjj/rx6FiEGy+sx62gwlq3mAJ0EQ30m+hCRdxRdttGk+GMyTe
yTXjG9YpdIsN7QrmDnN178bAsFO3cNrGE/wxLP+DGZqs9MADQPrsFFanp/mC3wVCSStS56J8Zxd3
0bjJNDE8xvmYBMsUbip98G77Gt6OgLbYLe8BfUrT8NB97/9sRuzSn5kkTNqQPQIC3VWbz9zzQEXf
qeR18BYi9VvMBFogN11rfrD12pKFB4n3XZN6iMsZ08w3AlgwvLhGhrRyFh/YW2yoh+HvbieQw5pu
q0ZWuK32F0ckxeXJtvXeTocjqTkZld/2k/KvVhVn2SplL40N27ItIYZUfs+SW9SR3gKE7N+3y4k8
drMeqCdm7T5YnluVrY6d9koYJklFIjuNW7p74i6RrrOyqaLvijvzxurEhiTnY/jEdllC8jALyPCV
6RgjgUVk3sp1NSxB0jYoMYsoPKFwqXM9bG0opHZHrqL5svTfs/5IvNEOJKUrqmYXCqyGydTBqqzU
gtauaKsi8LLUdZi5E6RygR3PRwCOJJEszedsQnaHTfuD2R3v7MyM2IkBfcJwwFd6OYbp2yxFGn2U
poaYJu78lsfa0rEd4NZvgSZWjAlaabvgLhhKK2tRQ0quMw453snPu5sfW1H7S5o6mIbPAJoeLWC2
PVxdZ1LixHcwkZp/aF+k697ozXa5Q4rE+hGjDc6CDtoZzP42+f4g0swmiG+LFbnsf1C9aycKvzp4
0vFTXve+a8LwUQFItEPLWqEzudZnwVOJ7OLWRlttzUsT2Sqrg7WJO5CnfA9WPE2K97N+TOIZwfqw
FZ8rOogNKuWlO6PIOlfxBXPLr2NaBZy6k5/tT5U9xocNUzwNkuVt4Ph9DvqoXu1euBf5Ei1cOnaN
g9bjhY7ksMOqJ5e3/iJFAISFrnOABlRvP6gK+Ofo6zszVVqaN3dH2b7bUO7IevZI//mQBJ0uQzT0
tO2lRbS2njhEJ0V2lNp8o0hfifYouffJE0uVL9pw8BaQ20lxXhX//ydokU+QgsQ48NTiZ1UW/TEG
uLcVnFqp992sLO/87lNYjWwXkqsdScoTqIAXRUc+64RjyMmG7xbjF3qk+hUTQWTbpRMhfjPuVev9
mL5mrdKnPesBEZM8Ruz1qcRkIyOv2E9FYmtYmdXcec6u5nGP/CcA5WEsssdVxT4Wcpte4CY0lgUP
Y+kX4mocNkguFtLkFInMdDzaqvKjfuMWygUcHLMQpwBYGVM5fy/dJcTeia+6A3nsvEMMJf0O6P6o
JpvyMYX4jD24sgH3+SgrIMZV47IFAJA0SCAFs+1D3kcUynpl/U7TaRYzf7gAwgXOC09GOWfMKLqW
hGE7F/IrdD/vceg7/6PXIW327vgMiWoSrhH+aoe42BbCig6+7UtB1BddDRHg9VIg1EQdmsleMIaq
psWiBguegi2uBcv1GRnRQ+FFSFx3uNHA7B7vPUHw2BP+iOgsoLrgOENUtYNEgUAltytYoelI6mCc
psxMAjpS41+WmavTtIQtY8bTbIEHdoBbiM6rcNOCLODCGAUA65MoJdKBADMi1HeA/fUq3JbYhjr+
7GtOfjUwf6RFllcc93t1nyUCkwJMp+xlgiPEg7LS7+HUs0kycUT5fWTYrRmquqXLkQWUGCjXmltl
6WCx/0xHDRXBMjtcdryrx0+CHaGN1gNmH8cTeVysT8YvFvHeOOOJ4ClyUJSX8uQtuzFTsZegXpGH
agTx0XHyK7Qoh4ECdqcod97BBErbFBTXeup1bLqDoEjleW4SM1p5scEjwII8TOnEnw86MnFr2ODl
sWw8hW+l2Spg6ZqvKb74mDEPxmSboETuYt1MGLReutbalHlYLZIrEavO2Cgv6bfLUBxdwpAAS2Cx
j8xSqpBxcucye2y6nI72n9YFTf+UEFgtsyPOsTpIazGnw9tbQUSdD7vJkwQUA3FjumzdfcgPmI2v
0kLkWjRs4DU6QLgH1/Zf0PZmIqnhAxyP7EgP99M=
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`pragma protect key_block
Fmx4dIIaTGloYt85GaJyQz8jzXVspgWlKF2o/TueOyXpklaTlVIgrfSbLNUIMOp/XcPxJlzfQ7ug
QV4/05mtOg==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
Dh8zBOlPCju+QcHT4zAJroDB9mk8sgzcXolToG64oky8RNU2+RGy50HnX/2mRqNt+3nX0x2GfKNO
OFaiB6jcvvYXKkLZokLqexZBOKlMXwuqgfjgUiF06WetaIXYQVIfX/HIpPC4K7CGW2WrU5A3RzTP
Ra2timh3TOBO/r3LTPM=


`pragma protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
BsEGJ1qrOFWQS/torLntvyQm0h3NdPkvf6nzRFshcTOjuUzbDLlUb0ZkE5LMoXTdePNoxwbijwrL
SRn6YqINBqTGVy4rGNBqfEXlOGZ3pBfkSIRL6F1oyDzrdGzQ4t659lbFD2z95Qbq5OAXOzsX1t7F
MVUCxsoAWIpZ7c5fu3qGTsXlIige1gLcwDbhlBnPbw1RAHUfhk2ol15y5e+fn4A06dYPNPujUkhd
MdFTMN4YD6FjKLUqVCxcmjpqsvtvDWU9cn/nG7dd90uvKTD05uZFWce/YacvZZuuTvzHDY1SuYkP
G+2T1LdMHZxXM7OFoHjlqs6MW8CobKiq9bGJPA==


`pragma protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
J5t+n1l7hxPUlJGbT8Qw6N2s9CrmqMa9SST78zoaIhvFwUjR52ZFrASZsjHgVmW/YV3RovFnbGa7
ZYRBoOyxy/F//qfqzgLSHfJYtnan+3n57hdoKND6rc5X0X49SPDK/oWh2jvYf5NaMwXYFLWXCwpa
fP1/Hc1j4gHJzJOgSS0=


`pragma protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
J+i19Ae+ljLBlW4K9gts393KcYWnBDRWNc+dWNnPzMFw+URc8VOsrqll+j+kWTI3+iW7Jt6SzBKm
feDmVMNcOUMzGyDcMG7KbZ3B2wb68ndLGmiAUVtWUiOKHFARwgTvYLWwDbnvU+zRE2rz8z/3cKZX
yOHS77UVG1ppw2evXi7yjGeRjj3SG/qkBSRNLBr7DeVPtrgm3Fb6hvhfjQDYyGj5rbLUFJHvGvM9
PTHV7TAE7+fb0Gu7N4xKKr3RMBSzy8pDNDBRHWLm3MXMt9ltvjhf/pufuFrTfyHO8zaL375Ag7NN
8n+1jWKiOdbxALY9jb4hjgqKWG7hHBoJZoaiDQ==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
q43Ti5Gok/AlgHaZ/e+biW4huQsdWtrVmXfMrupT+2Qvp1qvatouHyXVr0cpAadHA46Bw52+EZg+fzFENQ2xcR2FB2Ptwc8Isvb/pX2s50jd5TDu5e8xYyqBX7sTxmKR+agtgUIHdhFH2Q/0ql5NJ8pSQbrN+yoJ/OmI7PGBBwwbbGKl4f/z8XIovHAvHrTOWS4plUYXPHZW1FTGuY29y2iXi/VVpWpMkrmVtr+BOEBrfoGjMKkyGysODcur+XtCNlLMFRoS8bzVTQ1GL9mzdb6tHs3X6KqBKrFf8zm01XfaVri9RpFTFKyL9lQylrb4BFPbYHDMPUqghKCIhOsQfw==


`pragma protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 64, bytes = 128)
`pragma protect key_block
f4Y2/jDy0Eqp3dBCdSQTObRFsB6guDl3a4B5EmZg1CuqxTDuVXQVcAAux6tML5NkvVzXR1wKy01VG2uOeEhYwbQIeLaKgXKPumBjqspGHA++BJl0AX6+1wkj3C55c4lNr1XV8XMrfxbgftRASczJ82cWeVldIqFuTjuoxJ5wykbv+Yr4wfGI0gPGnPz08rT4QeJmMleP/az5FcKR8SH2AxiqnCgo/uQfAwJIVcubdt6kRt8FXNVJpWeVGwdUHTWNtdjLQhVV3JbUHRx9VLMFf7aIjF9pKPLG6Kzzu0p7Ugp0sUASWZQt522/2kQXWTR7nsFs3DjIgaWk9MUcbvq0cQ==


`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 64, bytes = 167216)
`pragma protect data_block
MCXHAtygHHyyxEvfGtNQ6iPvGpVbaFLUfPcT1wt8MJ30WR9RlQxHEDa2TpPxJPMRE98qW2udk9/m
SsFPFUl3Xho+hm6BjDBZkQht4YNl7uwJHSC3Cp3v0V775FjhcjFxjfVwXZxOORGoRYmXc0g02IAE
2WivIGS7ErImZKcK/n99SGH0zBpRVohjTuL2E2RBfYvOj43h7qMOxv//anOz5lFKiIa4tFtvqEJ1
cCigdZYARg4vBOzKN8WTBdGQGBfBqg8hM1PLmAc3WwSh8mFbbrdtqxJ6UoyNo//LVYgsGgPchB67
I1jYEKwby55Xa6xX6ev9xDbsIhWyIalnDXy9ODEiSMlsWLNYDhgNrCx5qRj4HuSrTFQ3yIBOqiHu
8jIoIujEIuzjlBY51zEy3r4aBujz2PYth1OCi010a9CMdeqTSKv5A6dxYvaugmFlohs05VlTsaCf
znaATMyZVvl+rvgPu4Y+6Nn8w5soMTocroWT9UhUrcrqzLDrXvXw9uKk2NwK2/zyzAs7I2zhEa3s
MtXDfFS/B6mThvmilAHlRnRqY4obRnCDlDoDW0DWB86HKyMEVipuTkBklfbzYprVtWZA2WOrMxnA
bwx7uLXyMPwFrOrfXkmpPt6Dd02blh5+XSt/b7/WbWMsdKQN3vfnIP/IocIa9Y9l+5HcSCQaEXkR
0TNYH0ix6iGfzZ4MdY5Xslf+X6E9t4XdzfIZNRa17w2Dau+4SPfmrDeyB9cJNr9Z9Nt+T7Ag+Rz5
ZKWGN1n+zl9u7bFlsxWuTCYARM3qtHR6lGsIg3S/1ccpM706G1cAVdDRj7Z+F8Rg011yoVHc/BaC
9Sea5n2cOul/82Baeud4W3Uo/8lVraCoOhtkUTJb5n6sVgRvdLqTCWHyLDRQZka20WpEJgxd02Ov
JsubebBD8tGxgrtQGWyN3ubLvPpxc5exPGrSrqLX/6DaPvhjXD7S9UKUcFTrayhsocZ4p8zr3L4W
Lzp743Y/o/4rM5iMVWj4I7IDTYdRGFr/UpFyxxObJb/5Vt8+2uVh/kZ/Fas1wevzWyctEB+ixVL+
TQvi9LmsKuZ+SdH2fYOyX3FrUn34M5t9bzQ2ptLN+QJaWrWVrinjQcRx4K8y3rwbBqAR+KhVG+ia
DiVChhteBX1eN2wjKYyzq/q/ci3rVVBBGztMhzDpStk3hs8YyE52hI//gVUAfOGvCc4JMGpzqSz8
YWj7dFZkKKT4VzvfQmXpcHXkc/tOVOAmZqv3D+4FMtdp0bVxJACndfmMAdR3VWkHaGqXVf/LvgtS
TsvQDhuOKKc60aJj0oIDdtYYkgYc6RS4HpIqREu679ND9/yHv2XTCzFNmRNDs0EeHL1BaA0Lnuc4
zVosUCaVbyZk2jWZkfYJinYuR2jYWFBFhbhJLJfCdRo00mSsXVBDp7+UQHCa/9YxyBWTdX52M32d
NAkbHFunnF4FEJjLjErKnCBd7q9JiWcsPGDJ6k0Y3AVqe0mriN/aaQtZUxejJKYUaDlGj2NbaWne
+/EDsI3mhqgcsgxnQzRD5MXDRRKOEnqIMusc7cPai78DBkoV4ynb9SBPvJOpaMoCbHs0G43tCasj
vAqVQqC2dJuKhB6DufWbojDcLaXvTeo9UsQscywZNSYTT/zrakaVL2m3Gg/VuWEZVB+bIARPcDwv
/zZzLvG8AqelUPNOtCo5wi+d7FvSnUIDVMKsUVfJrHpW0Z/hRdsigpUrCjhhcxXRC8LV4wur4+yH
SJ5UIARDg4zkIUpISu8TSXdOf+omL9jm4A+MqszuV0P5YIEaRued4nTxz5D3SOkg3e8IFgui1jmc
gezb7UCyz5iuJbWqsbA1MGc+xK+4lOIvxn3x6Hfh1ZzO9uU7UjpaNYxME11iEDdSQfvq8qKsXoDT
/zn/ZrYAs5BDvIXoDJZ8ZSSWPuCIprwAxUcH0tloAtgdVpIVyPnXZScBnp5XH8RaeW+FWeKBD9PD
RmljLd0l36g0+5V1ZbPJ9V9Yj8g5nbBsvFnepNZrnzpfSeox7hmPNXiULFS26e/RJQPUffBwbwX+
SjBejubJMKRwfSdxI/dZVGnm5BRGLuKsl3I7jelLkHq8joGJ8wMGaQJEoI9N1IABl3I1M1B/jU9Y
C42OweD3IaC/8PQA3GrCox5J2/mAPe5mzfEwxG6R18+DaT91uO7kFxp/KNxSu5uSGPw5Aw+DtOsS
WF79Td8zg75t95gP4KGYSpi8U5grcdCQNzSpIfYuLQc/4yqvo9P24xaCqrI6KVOVdXz4aPCseIYr
XnbmPxKe7E7fu0sJ/zl+3aIIfeWI3osWX3BXL8xHIzFfyyE/rQ9560KNO+81nw4HhdUg2qG3VpSx
oM/GCtW83kpGVeVQwBMG/2Im+CpO616qlLQ+J+85YUBQjxwctBktTMDXOu9RnQKPgdW8KgZGRxvv
uOds3thR4rcGfgrLDp4SYvzcvqgBEfvs9N1Z4j2SnlkR6kGqfg+UldGBB+Hwsq3fxKkAMNwyghSS
8Lp5uXa5UlOHBc31QXaZmuS0jMPwbEjPMZGtQyn31h2mzbaSJzfFczPig2wcZlwFCPsrKS/pbjb1
+kWO2EKWSjJ/Kef5ATEKSB9Wz6qhM6e9TpptWnZqBccYBQYYjfyekI0xw+CQVw4rhvfHnlw0atXk
hTxETZYKheyucDYoT2GmhNnk0QY70n0FBjc4ct0xsqljx9xIMAJfsTrieWzp+EYl4yUewtwbX+UY
LqXRyqT0peHVPNO7XhLTvd6wH9OcJD9JEQdqLi4t6890h5059jDCXk3slE8Kc8N3+TtHMfB0SRzo
Sd1+Ul7WeFbIWSkI6UAO7UdS5VdL1acVRTosXaLO1y14FRZLiKOx6YEjaHvMCCSLLEDvrC8Yibbm
S4VpbWHZ3p9vj5Qj9zeFc6ndGW5PTtoiRveQlWEHxBM905dYCS9P4xl4XAVPSpLIfu/h2cZDKQCe
n6zH5EX2yrVkvZq9EZYmXYbE+9jY4xLdDL5P8B6NjDiOpXZOqdYcD/WJC/nX2WH0PSClDFKK+9nO
/Rca+ynT4EzjonN/fDyifYbH/FfKDEaFI5uusTsowzE2iVRPzWW4M8K2Rnc37tvMAEzsjTvskO7G
Sm8sunzDH5Udh+Dteq8qBfGZaswbEOEq43dCKC73y3Zzh1i52qkIuFgWKvnOMFV1B1Xy9hk3598D
F9dwO7ng+nGIscCpzPuRtQsM83QcyBwo2noM70goCaMRkGx76/ynUvazor/ZTe6A4r97/0MJBHNC
5ufgQEytCaBur/2Vz7tWbMAJ8F6wFTG5QA95r6oQG5+e/lCp5hmOSpjJ6DVeSdNGstrw8+j5LkHl
R6ed6EX6TGu5Oa3A9yFcUHtx+KAsyKhVZ5q9HznZA2HopM5iDpn+gotyM2ljluLqhnQCkjwJpKZm
yAISNhpghj4321QJeemWVGu2YI9vKhde8nE/Axypje709CSVbEKDJimJvxdPg8fr9xPH3HkRDfN1
LXIX950KTOYiMuX8WcjUHC69qf5DuMrcfJEfMXn57brA4o2CTfntHNqmuRi3CjjoMH/wS+drky6H
Bfh9jX1Ed/bnAj9UHB/l+Ryo6wWPQXj/1J2iPxscWVu0jy4sPDRkZjmyt0AGdt/VB20Q5q04ms3h
B679+Ah0eK5g2riaOHNh1S9IiT0KL7Xf2L7Dzv/EOl6q5qpbWKl1eBJddS2pOQKjn7cZx0yBdy/o
gYdWI9XD738ZRhXHy3FNjaVfomhKu+OsyQCA+QESLk0c/OUZ8RKjr0FbjiI/0BejWwbMZIw/gXNV
NVEtV/z9yYu6x53gLti/AXB6fP+WsqkAAS4yClzo0YAPX2K5yopAvm0e9x7nGSvATZ0UH1T5vTsr
nD/TJv8Z+Uc9Y/DM6+Fmq6BSaleFGDGod7jEALPUiNcXOU48f4JOANg4j8ATkwHrGfxKJ2yOxAkl
nV2IdXieMeVVJzwJjVBfgF+mQcJiQs9endGrJK0zOPFY7w8itiwWLS9rOt5JpWL8xE1VYmwE5teR
3o+bAFfXOa8IHtOMfSFW9JDanewRnG3GqinKMzsemYSKVBeO2fkVxpipnVA20pyQjH3iyMWQfJb+
Ew5/jo41IMHWiSomkpihM0qTkpgJZRGvEuFlG4zJxL+oLqL0oz0vgzyvYCcgTNRQwpIGmiehjt6H
t1RQaV/vVD0Cfiii8kg/rxD1kbJCM1SWl8V0LH4GQsIYv1T4ArlKlp7jYbwuWfukuxT0lOCsSMVk
JxmLiAxH84hQQmm5XnGI7eGGe6AORygebiI6Zlk//CGUOWdR/rLoQ6ROHP9+IxC6e+UFt4deQ5lV
95a6q74SSNgLjStz3yHeBuHAeVsX6gI3HpdhGqCK5Q21GiZebsnyPwvps7IjalkHcaZFu/rZAd1w
UxRv4L7gVdMuW43PvBn3uAw5gAH95j6tqtWdiUtjpTx4l9M8R0wwxRvgP6JnARrL55O4R1a8oLHF
aqdpaAKS3/r2xiioJ3SvRMu1rXYRK15az3iqMsSuSOJ2lNHNig5rWOE5Zf+Pa4zegVQY66etTPeC
UGczrsnHvaEE90riDCZVBjrTepp+XrNcib7noNCZsxNzrp0TAIAaBrtpgmA0XpJgYkV7Us0rpkfq
nlrx1v0N57ooTSAP7KNQ/Xyc2yyswn9sByjz+ZQEAC7kCI9Rm5AT844KTVlHZRg5eBC9qlPef1KX
1f94hSJFxzHk6+mcoQCNydBm4oJtaz87MWIwaZog4vOIJHiE6bi7rTG6RcQXkNkvzFIGrjrzGObD
54gnB7RVMeSIbm52Vh86+RTBLnWJiwse7FlFBXyj2c9Zl7fM7iPRy5W4InTOiG2WvEMWjxl3Ovd1
iqQsOZwHeK7b/pKT3Nxv3NMC8PreDxs9To5dX45FCpjCb23/cxpdCQ9qstLUgEGM/0ISZiVKKxzx
iWzVK38ravGLqarfwMMvqhml4rIRblCpdk8z9nLIVZ2mvrCRNH8ubaxWsTHmTHpAypLpeN07/n7h
gpr3vc0v/fD0gdd/Ph2yegOeqxU6VZQ1S53Wk5jCqivRQq/akgyuPUiJKBzYvkP7fgHJtaHGNwjQ
cLSkW9RiC8IWHmh0+Gm3lXBy9rkq2J0KSFj6QEndC1oCZVeRcRvqbnzOSML23irZ9b4hCeV7Brz6
Ny6af5QboY/HB76TF8fet7xpljV44SKThjTJAxSAvlLDV90pX/SBT3YA9+joIYcanSGI4zt92uZ9
G3BuJZWX2AKPUIB2ppTrzOBUraqZuEBPz1MMMFkkWLtGonMODGgfOqTuJVZztHEk/y4ZXJX2nYYm
5u17oVotr8G7jPV0fX0rRmwMkyZcAtKlZ/Gi/HIqcHM/k7kniNQ+A9Amt7kU1jQaz4p20yON08FT
OvFtT/qY45Lea6UfyBDIUac3NMMN9vp2rhbAnzlDmR2DE1rYal1ktwo3A80QIoVZmX39g0femiRI
xRFwVffU/HSRWsCrZS6BqkyHt6JE1kBwYCAx1zjs5dGyTghb3tCGx2jzPEoFliE2BOBA4oUa8EXj
j0nXHW9y4dRL69lqnt17SltHV8BG8dZqDR+SAldBqT9LY8cMPZp9rxYs359l8K9TM5P+HwC+AESk
P7INgT907oh4dVe/8jsJlFz7uvXzFvVHs9RjjWmvCeOFYiskV3TuA7MupkVqV+3KiopEnbQY7OVY
v3AdgZ+rWO/A/7axej9/PRjSrhDZuENbTxofuv7dMO+ZV15f+YvcvCjCGSxGT4MJZQwvKcluPG9I
SlQdOxog59CAbIwDm8TJ/QnrT9HhmbBKr4iRMOAiqCF9lQPAYWubCpz2/QBdnOjLItLzkxG1507W
08uJ2oqQDMOXDNhq6qMR1BEgt8xx87yRZDcjIj+vfmJwN3vTZEHbd97q+5U6rCFnOEHCPxdzHG50
L6ELswuMBgnWL3hARYuPCMyFqK8VYx4MUUzIltimqTMRLg3Oq61236MOPfLhwACFxnRcQZtQ6A0+
UomOkckiM+aw9Oa4F2HrtUT0dMfUEQFnPWRdQL+TzhGY61rX3wP21fDjfxYWRDp5jT3xVbNfU4ue
4hAJkv4j96hi6vnZg06KXqfebRdzcT0vPuyApB8Vk81bJBMSeyOPAnJI4jx3jTcumPqgH0ESC+rp
MykuAgPl3N9pNitrsoNgQgF5nRwI0pjhB2S4+peQs/1IT0K5eOzpVUI42wb4SVe0A1SqmLujq2tN
bhKMMBVuGaVDdPvWzybNYI5AOmOaPZIxXleKfH9OCyp0SPb4YEWdX2dcZHoPM2hYJ1CbhMM8yx9V
MAD0098fD/l/H4zaYos6eDejgftwciytyh/u8TEMPslQaJuNBqGfUrZhfRAy/I2bsy6foAYr4U4b
RG05XhSTGwXZH1psewyVl9nWvUBZoCWDuU8qgrq+MQy/zBFiAaA37XaswxC+VrpTgBtiJoMWqxV6
Yb3hRHe1jfeFvW+cOcdWqIaKkYAenEyJvLTJseZp2a1wsipINme9GrrgFYJ/YpDcLUuoHgKzGZ2P
GIBdqOpKQBV3Twl4Sxwr8W5xnYEwx2Tesx8F4+Vez5nlwdRcW/LKAH7oGzy469Z1nEmQJo04ND7U
oNtlOMLxiIQl9/OyQf1JocW7U/dUlF8kvp+OvJAS+T2kH0HnByEHHfdeKFPPD4DquQXGLeSndewG
uCLtkIteIKM/XhwsOfZ70daravDd8jancu95ykETcKZj6AF/PWj+LKNHneKAsa/EEjD1ypIhgbf/
XZbLHsyCbBOowiq7qYGnaZ7fdiOi1BoVJhpMw7V41mFSdK4TezlbRZPD7bIH1GYBWlOUA2mSCqAa
++DGWcuES7JIkj1iBEhDRd8tKx50rpOzdJGOGSszgaHoccwq88hF0hr28+iOjE7NvIkoVFD7qz/g
N/CoA3uTmpRO+0i8CMHiXiDqoQ4ztwYsHS44fw8eXoeUsi6o9+sMIQ+t0XgJll+RKkPiDfWvFtUI
RWg8/kXiYYozJoLVVIHJOJMdpJrsf7iZJMtek30e8+HwoE0c0AshV1fx4175E2PQ+cbJmeWyBVxK
lc/+9OqK9ERHAZby8ukePjgVTL98rt0nmfgEPz3LDeE2OIGJ1LD0P5BcjiWDBhz2zCHqPdQjL3+v
IZtqlu1lfwMGUauUPEm1ZciEXGau4XBXBvwia1VvgOYK6RxR/AhVm6RRzYWAAzgZ7WJ2s1WdVa2j
NCygaByr/mF3+szpKjTrVVy8pkv3dlAFlEdvI9e9mJBN41dta/VOcUr4pdVf05SmcabEhxUtE87v
EjdfT4bVGDgiRISDbXhY5/50/+wXrXV/6Nmv0ykDyx12tNw+SveNIaKXX6rNzlxYCgkKDXX6rQ6/
tfUyHpt6coq66Pa6UXwPmgjn2KX8G1X0+ZNnMw8UP82VuVe7ufwymwKIta7lFfZ8F1MBCo5M1Gw0
5z4lL213a/oVKz+1X+vc+HMASpyqcT/MA3FXzSX2+iV9tWFy14hff0h6qYFojb33SGj3WvrCp5XE
2RlDrlMUOZmJyrsalk2bJypumZKmJnr8in80r2r+DXWcdr+BFrQJHHsvdFFoiEpG76iFx+iZD2I1
XdDE+DzDn9S1u5N5SaOuwhCfK4jAbHzK+49+dL4tlgYqvo6SZTw+IvuM+DmhvDFu6/RjGHQPoiEt
ukfJbTvfH+UiB/HVCXBT4bOyfzhnKc9GEAeCoaglaKZpO/s6zVcpIhzh6p28sSoIMtCsHoj0soFR
5X0mMWbmWJygvcz5XuaSLp3FzBhuPJSal7q49brg6w5y4BMDUBe7vKOA3O55NQ2479HBKTkWM5s4
akJmGMhbWNdMOrGD3fQpMMnqQTKr0CA/hQLimjNQBI2X/VFQSIX0OvCd2Zyo6JJjV7Iqd6rTQTOf
8TyvQYk0zeD3kKM6Zn01AZotEuylK+/kGlfh4snawpYiP/ppVbNreg2W5BEbxNct0dMg5XrhsJbc
wR4hIRyfp/rA4yR2UKJUaTbcscuYIhNcRKvm/REKoV9tmYs6+9k3FRL17DIkXhS40woLIKXWXh5t
AeCEnPAwPUWsK7gG6Sh/+DxQAvpvLPSc3m6DQY9G/7IJQ8ru3UIgNvPxNOSyEEJf1hcgkwbrcznz
gzQJnhLiPPVm29p9kZA0HHF3t4q6hxRobMlHH0F7ZqDXdM1hVQlUwv3+qNgGuHr6VvhSlcXaOUDT
TzMJp3EXpQDbW2asdLIeUPQStF77P4gbpmpwATrihhFRAPePVkJNke/odZAxPbmAmHxfKNlg6cZf
dVU2L35DbKFRvUuCT8rOlpsA9Hen9SbewhNEgmKtlwPU2bEphYO1bJF7jAR5I9qTTv+Ya/qhp/UQ
LzwlLmkVJlf2N8+mpIX/OQn3m9asvFQo8vUxfIQrY27D9zf6rEYhbsDYu3Az6wa8yY8UnxRzMWVS
lohtfVfa4bAeoXFHTMBPrFX4r2vi5jLh9iSbPs1gVA94fJumY9TxN6bvodDxT4IEuwq2HokH3gWK
BikMVC4IfZgdf4chpgGXRcsdq+nhkBcdPiqwWSpPK8aH2PR0srqg9zMO+/rG2s5NKA2hM1Bo54N/
z5P8y0LKnPE4+7IdnR2mD6+O2xiwOvzCYulBiv2BuXjMITRNrwIfn1FqgS+T0noaDaoKjwq8c8Q4
qbopECHLUcIWyBOj6MPScHtHQUHJOUVMlZ4nt6C9B5C4is1kEaV1lmBIKUP9/n+RNOOpqXEfjJ+T
92bKAqZjrxKn2dS2vNpfGGi8R9sdaswkHgVYvNrzPUGWBa++G/9LsbHWxXqIcLkdmggk/9YC8m86
OT5/SgGcvqTTSMVOphL8MJM+Z/pWIuOH6/WuRLHxAA5pCy2nZGbrg1Z+Zbe1Atmqhob56EXChy2a
EHNeYBPslEKcCmLLyxN7VsqE/2CQONiEDrDdAwkN1S8C0UG3gmPOHPcZPAAvi5NrInhkX1UGP2iy
DA9yApX0kiOkMNC/dLi2C5eLvWFSw52KuMrQOSkEauNUkCoVYfKIjO7zjYT6zIxI4ej2KZ4J/x4g
tuezpEebSYTkINWEJ3OjsDVCoNkroLOjLPIrRqO1QqC7Czz3qz6yJO2QJSvTbJEWPVN4uss91Zfu
/UwBILtn79fscWp/mTyTTDDw32blybncopU0ZLg3HlgO3oxdKKbsb5INFo7ws4MzhFhKPsanTSaM
YnIwNjc99dORrQf/Hh+vDAQ0M3vKjsCzJMD5hc+EU7aKmC6zf8C5SLxGG8MeETGGgTTS7N2/e/us
nfBpuQgPMb0zr3nyPfELIanFUSAtW2nCUtGX8nFBSkrUZop/vD8x+RPZEw1VvrYQdBJVkeNJRTU6
/+ZGP64xAIsFugb/no5MH9Iu88fRuQ6+PSuxEfy4Fcliby99WofpKKsf5trH21E/w25OJ7gzvOiO
rma0vL76wBbdgfcAzr2rJVy0JO8Hi9qM7D5+KLzo+nwVQVXdPO2QTDtBY6/wShQ5RxqLw6jvdWa5
m/TpdT4nDaB+67Hql9lAOtTPgJ6C40Qa/7wFM1bVUKxI6Aeh3zS3ULMcUH2oUwGi5UCuuEO2Cuou
CbOApsew8spQKuDmnZJCUDijP7jrkCQOmw6bcayUpS4h9UikF/8TQwkXKIJ6+nQFtpRMKEsdTziW
IMtk4QlyffW7wOiz9o1PawIc626KKtil4yQkPV6wEx2yo5C/hhlBB45Hes8EcuUwgTw98cmDsrbL
A1jSBwOwhZUJyT6PZRkUYl2h1faQqcc/RR3S5QNHF27/AaxC/T9anByapLEdvln8yxLDZZNZzKmV
jFtwlpcNc/fOSbTwBs0pVZsqr5rqOm8mTHNJyrsW0LoLbDf8Emfsus9UWCM2c+gAF6kllOQlXSmy
PSHolOIVeOy4FyaAqJyzTe31+gbSFoVMfQC3g5pjFxmQ1gifM92TwQq2cXuM072COJGfqTLFEZy0
eBTZdKXx9ybuw9my6qD76c+TkExJhFJIfVvqjvzORSy9rbimaMlc8WQIaU1eKjQ+Iv/D+n095JeP
g209aR02CgbAZCTSLFhCEe38GFGYTb/4g1WrEYutPy3D1RePE2w+JfApjsDmE2Pq5Cb5P1S/ZgWz
3tZC1+0Z9lt7ura8lsLhP3S4GGNtl/jsRwLmkbd+pNBMoLXg31R/brjOLnTi/6duB9gCAVvWZlG+
Ggj3RZn7N8QBbuwUOMVChMWfvDO8uKAo20EyioNOs2MdGM+ZO2T2lpTQ/B25nmH5UeJ1spUQx92Z
rOKmPwfnYnG75G2mQC9mErKi4qbn14hWtmVzdjfHDs3wKIdeuk+Jgl8SezAPtknZ6UCWTv5JlpUD
oSvUTApxyQVR62vCo6bkF9QHZr0ledHfMsq47yjSx0hQtu3OfXt8KbBLQPfh14Mp67mqZZSuGy56
KX1JlBaVyvqzN/gOEp8c+HJFmQzB6p9/IqPiI1Lf/9YzUKFMG2axXOk4d+v7HPML/0G1eJ/JBodl
Kqm80NYJCzoYMqTtoSO18gPXILxkCFvTreamZcnu8+tb62drsfGxqL2XlydotzIzOIoxX6AClkw2
IlkLUrvIlOsCjg3Rl984PfGSHQNOZT8Gcdek0gLCKM+NWh2IVakMmEnMl6VaLrwRV44PULsPuYZy
hkfeN9Phf6mIhXgdClvPB12QyLUPXqJHWeqSUQJ8CA75KwhMqOklx44ioBkUp4Udxuj00o32MMkg
Y4ezwab2A040CTBTInS26t+P+sqAhdvM07nxz/7Bas38ASioOtiZFuR32jNEOAkxRsvXCqkY+l+2
am0rXvAhHgvFKG05Fdqy1S1OA+lBtF76pdGJ9ZJcVfxOvrsZbYhCs++iY1r5xIpuoVgptc1Jpv3i
Ff4Ht6m72nmsV1sGyI0aFsC19sYM9++xBpIikXHOpSJUQvJY9fRAAGePz+hiAgMcSAtjJAm/UhGk
PRm17dXPcPJTAyaQLuRkUHhYpPQENwOOiBT4chhssU33X/lFJAy7k1+CWUxa1NyLhqF5jaMJTA4M
Qh/ltAZrIJlJidYiJfn3peJwOVyQbYTOUhmKlX/ST+NJZqbaDyA/9bAR/McA+za5+1pIom/rYlz5
iaESXsmun2PzJO2CarMmJM6zBQ357m0A4k2A97+YGMgDPpfvZFhLmChVwh3NbOVLWE8RjwNC92gM
ElbsmeArO25k+esoYaJKi0ajU2bWJkkuf7vF5T0mbjr+RdjznBy7BSwJs+QcymWPwAHFnOpMPr8J
djMc8QRaEgeLtOD5feZvoYp6se+3Ayp4hHiFwQokAkYjMmdeJHbiwN4RttDQSKuDgTQknbNQVW3I
mKn4N+Sx7obZYHGyNlWragyKAPXWc8K5e/O+1Tho1yDIcPiyW0Vq5OEZs99678RcO/uvnABJal0B
5AahYKE9E66lAVmJHlRl/j0Llr7szpTT5EWz+geu/aCOXzg+7IfncTsTAQqAgKo7ggcVuZO6TyfW
vwwLYZjiX0LJTyFHrDgQe1yHuyhX0SHpsJBZTcxQ9K3Td1v2SY/J1TOpMrC8k+bSIlN/Zcbl233A
Pe1GtB7SpE6K2y9eYGQVY6d1huoXOCngjHbc04lYwsFz8Qnv1I6oZw8j7MCfkJf/bfD+fXxaAPTL
mTFyeHCt1+ElkDbCyV9nf73RB5vwixIFkNf2p4JEyQ+U5zptfNeUvhZlyIjai1l+HP/0lbselrFj
p3YoIIn2LOd3pW0x96FfKnFbjg8jnW6GZbSfY4UCFn/TRj3zaCYhmcxi7jziCVaol4kW7f/e56oK
g0N7wdj3CDJe1hxVQ1JGtXsY4tIPfu7dTrVty+jbTV3Sc51YGQR/uikeb77vlLVzP+FrnWKAVDy7
nT5HmQCXyPePJAFX1F0Sd6uzru9dz54XSWH7UKR+JeRt0kbXePa/iZA3jUXk/Q29V5CD7ZZGAKjR
KQbqfBpAjsAEpSDVyjwM4hzU9FObjhK8CAgk1R419kNr1wY4NhWAVzvmsq78dic9iwxesWhRVXEx
G6yKy3foG6KhUltRKS1HEcLAlXmje9E3DD0ro+A2nmPoMY+bCyTKU3P5alDlFCAiG6n5Akn50+IL
RFTvyZ58c8sZEppvTvpPd9GndKBRa5ipKairbRpqC1eMugKhkWNPqUgz/r/n2pwt6b8m6APb1WfL
UARcLi99jQooh8ve63CvOBBVdRggGnwZQfFjdgd0E5H0InqWSv4XgyzTm3AeII8ESLZEYkIZnCdc
6+D7k8Ioj9LIooYMvoOcePR1GIdGElx/dQp3aVZM3hVz83xPQPIdjQcST6mlskt6nhrPYsnl8zED
vU/qPSj6Vr3Zps2aeDtxPF065zyIhUuwXyFzFqGjC9KoZpTTqJJumTYLrevt4N/0wLb8yWO1m6Rd
OQzfzIBuo2FtcR98aqw1Ug8ZHpO9bzJkrj4ZdCiDZ52D51nsaCjwORfnPpl2Sjcj8b6xpbGcjNey
hewUMO9Ffc16NTPiIM2/V00dG0XGFPdTkwS4eJaT+s/IHqDXhAknEmDxJpbOM9nmq7n7bASdPGaE
1I3vL+bovObsdb2fAM8LPnzlw4fjsDxEVf3NBt+OC7m/a0dSQidh9KXy9B2QUiXZqQ3gWGzwpWJH
nCq2FalZfhaY8pMCUqe8Cy95k5KwMIyDjHY80IMNvmrUxWvV4bsc6xtvY0An5ivErEO1lw3INoEO
6FSYv37c8/lSMF2FTgGQrIEklIWn6xi8FQV7bouB2Hn4MOtSzGuq3PkhyiVRHNB/X6eXH41uPLDH
D6O/ySMgjAKimz17Sn1esXgp+1EM7pMN462ZYeyTXSBsogAGsfrJfT/mE0EspSpg9sVpKG7j6STh
d0btN9gwxTGIjWLrN5YX+sOzoPnWEVOaxuy7zOLI1pVsN+Mf314pxWnmQTyJiJEg8gcNbtyDsQ8N
loWQzYcZgWVFoh91KTG7GSijeMmOyWh8szxbLszVmE9ETfVjGtpnT4GiNu1EOwASvhvvnIihfoRP
KbtNwgtBsIdXTRYMiuIzIb33cURkTEeyZasGEBxCGU1BKKIg5w7wJF+X2YmAuu1X7DwrjVLqpoie
sB8gv/3NqW+stZek6+GwRuIBUEtn0U9skGlBQeEBeDDksK/pX50V80kjlNKqG8A186yF6p+VuUkc
f1AfGZrVP4cLNQ5Q8G0HR4mdceckwIcEJRwyk+abpSbsp3faFMdGQ1Ar7WUMsGAIjFClNOXjvvPb
7Et4Dk3XXoquZ1PeWKwBp4EReFmEblVB1iUkVzEcuiYO2mDhNym2HIM8OlldLYWio0jeysH6pTr3
ikVvu9vJQp7ua7Tx8AXCNefZYhjC8ikkWQpjPHzSXidPSZBTLF3Q9GxS9nWEnOBLBrRMwugMXwMM
c3tiHwEhDq1o1qzb17f0DHaV1yDfUCr7Ww0yMQBk/zS5IkstCZm5rlySgIhXBcePBfvrEtPWafY4
jRO5/AEuizOC2lFcL0uu2mW5cULXfmhYp9jypzkdvL4fsT4fWhY5D9cto9ilnOwttB//Qb8kt42a
Yhz9OGEKSFLGlRVyOIIu+zL2aC2+ZJJAQS2kemkzyAiYS+cVM/ATRIBkYUjwTt86UKtpfVUMkgQ1
ts+ABOeVVFcVBHyXfeIbm+VBjMweUyyc7rwn9rrOrQx83kXpmrTGjHqHIcgivebOHyD4BhqAkx3h
wYVpai6Z8iOYtYAqRCbc3UxxVy2BE3bdjZxvP3PWnhMgtRmcnRij7D81B9++TeBATOQtFAGqPoz/
v6ebznMgJMTI9UHOmR72T2gCTD7KIO51F4xZl1PKPlxdNYEnfsvtDGogUQveb6ylaqj7lgyAshSe
QoCCmC2pukAetW/QK2+pGODzdKz3rR/yYa6DKYhhy3WKY/B8dDfpkYnabi/Xvwo+WYdnf8R/8+nt
c1DllCmkIjbFGsPXkK1i5TTSc1I7vUdhPjfzdV29f2+rQ1FukDlJLGrfCA0cl3PIWnZefYSUo27U
/9QFNzzgW0VPw87nupumMCkf5XYmBMfecHcrWPMirt3XkRFR/kP2r1joUKz5pxmVBOB7ZLw59Uu7
Z7YaSwIevECtWYb2fzctAD0cf/7VZ/1e1LN8WePtfYZhndlhgzCtttlyNVXudvgVF6qqqTUrSQJm
xcxMoYwf+0TiCeeHzIBpWVxb0GXRT4cf/xDUW2nwo++kOQgB8Jl3cWk3QV7HTlmsSFuQQEgHdpUG
y3sSzZLwxCDXkHtg9yBc4VEL48UdkyO2Hx6AKVEue7bCm4viyVYPFocM38ewINy/1Gq1V3ooON2r
Rz1rpnkvFgEpQDasOA5WMWNNSvp61pzVgD6Qbl/yGKk4Ym2ZYjJmwQGGO8uG4d4ctSnLt4oa5L8k
nkTyPxRShAj9ddi2zhibPRuNtow80BpzrX4Z9XQSYSR3CxoEyoqyhfOtxch+Kwpv9iWlEALjoF9q
GrVPvJZDzYSKeOikgWYAkCVf5x3GUtVj3kxoJXjApCylBzcAnUdP18AZyx72Vov2DXaKPi2jUG0A
h+1AIT0nlLpfdzjGL9g4XOuto6laaCzqIBwHJRkZ/fovskaOTWC4dTcUM6s4ZSQ4/LbEz9E+xK0Y
irEXjYSudj++0wl7vxDN+iA40R7AovZ0+UmseiYEOE7z5L2xQWrd9oop3CQvuA+RrJmUbz80/yJO
ICAA/Ur9Jm+gDTjp33t2M6w3jm4DOyHr+Vzcl/s+HuL4V9b+74LhDS0dgJDWZ4hXvhNDiRl4K4m3
atqGSmBw8PsIg2+cVDEvUFPcgyAZF4jH3xe1gqXsRZpPuhMkugr8RPBv98y5qVbS7uNX8NBrhWb0
5n+tX3WuuBajJG18n2ORDwUwlLJTIvn3L7C671ff8kh73qwcT/LDwtbQWwXv001fuOZTBejZ+8hB
TaqTRSMneWpNeaaAU7TJhV7wlP+YsyOow/fFgzxGLBHS9zlFZp5XLytqKm20ZaXfyQmsF8E6zqTq
+MVz780XlMw3UQVbGpw3HOGRBO/YiSDgIYzGTTO/RkYbeah21W9JU2OfpapkJGDp/E6iKyt2NQRx
BK1trE8BnS0v8/Jitxp8b0aVXZgheZG+xb+WngKFYk1eml9uZNcQnc5uC4e21Ye2QaqWrU4gCcmZ
N28tCgfndURgFe4hJYPNgp6asUaiq1Vo87nrD4qiPy3+d2gQ5WEMJywuEGYCPe6Dy8pBAHH+t8yv
3dEOITyxggir5fVz/dE5M+U+IXPR001/l7T2gTNXxu3qe8fBfQWl4Ev7kQpvClnlyPPNaD/sdQwE
jSCDqfml53/kTCv4k1q7vAEM4P10sgzQNZeJzzDYZ0Tn0fIdWtEnikqIFLdMF+hlca8R/rtlnRQL
x7t2NPGftZWj11Rt5naregBngoM1GlA6Vjhl8piJBVkk/Wq0bpudGkrBEwFq13Bp93e2ev+1h3WT
n508kWP85bam1KJr8Y9MlvenVlE8xhkoFTfcAzO4VTl5p0BosjMxCTSech90ngtCSei1m2Sk1bSQ
lk6UbguEOJRneEtB63zUgIFaKqSiPeTK6rv41YWBW0AfmB/jw36bYquh4hX2ULnuUIz+/tLidC1G
czztokStQKA7P1gzMqkIlwpArs1+Qc3r7P3SPcH29XToy6EJIbvgf4DtsIui7ACuZcrKGiiQnWF8
rSole7+c64epqgnNYIDQOCd7Vn7x5O3Z+BBgx3pu+zZWTEzmhojACOIF4upUVZlkIXop440jRbsz
VlIx3HaFe96Yz3xbER64y5Gq8GVtsSb+EnNpNJ4dYiIqeQmKos6Z/Y4NYrpLy602Gjqy1Zps1MU1
a6DEe+xHVc+nC1vM+xchsDZW/iYMnv3FHZQuH2tkRpVEnFzIOSomFLGLo1AADUEfzwFYxIIc91Zl
yTW1Vl/PCsf+GWSLcpt0ztHFXVeKn+kDxzuzchM+7kkpI6abhM6U+UHzBXpUmdxj0ndyt2wNJHIy
w0g746mecgum6+JSvo8wqpbOV1G6aSXufLgAVgjDn6qEAKb4UALfIpKi4gR+k4RQ2bgiZmdBvpf1
B2a3I8VWxmzHMBhO4k+YJJxksqNlT80sm5a8OftNeoKbN08q0+wOdpOiGXLNRSjUlLGb1qukb22O
qzERSZIDFHVo3p1QGMo+1mn+H7xFgnte1PQ7hwTY/OBCJ3kYTDZH4BcZkElTP/Qs0OjvlibFQDpx
H8B2+KMt/shJx51gbVJAa8/oWI1+kZROmFymqZkvju0pUH5uvCO2i2mZsFgPXiZyoYTuM/UqK3Tf
3bQ3ONqnlHI1Hzaggki8v+R02Mzn4om2StJZJ1093/FfZfH8q4Pm6gy8kvW5q/874vj31D3ctbmj
FZZYAvTufCjf/E0vgQf4FvdWZrv1gK+hkdVICYYKoCcnKuYcGRiANc8UWXaZFtNYCqtjQ/0gtVvu
hF+9yc2hsbQBRCP9g5aPETi+Aet8XC2uExZmLCft7M4qySCyiNyCionGoEuE6ys3iYmJ0mvp58xY
C4FVwyDxTDS2Kd6M7G8FBEDNku5bHp5re+mIALqB7lEC6U0jssC5J6XSUjiP8l613jAKZefJ22Bn
rGQlvQ9ebHrlM7w4bUAUaHZJnfxILuR3B5hAHcuGXDJ33wbu86Is2ZNW3PeI9xIBnCPeuq3eDZMf
X0Ix7ylWf3qtmLShticlmPqNCVWo7nnaO58AEi2/s1LL7GB+oso9RRhGgiBh859T3wYUEKR6Hw4U
UdzKZjhv7TkDXFS/H1kikkP15WrRoQ6fDoerhhxopnjcxU5jaKf6KFP6y0FOH0Tx6LogRvtTOBL7
mj7Ze6zKjM1+qjQ1E00XQ6aYCyOjtv88oUl1BFmPqHm+VnHpwsa6PNTuWIki/u1YFF2jN03nk/hP
vysZa70py9XQ9kwMlxJrwyzN+KaG5Pg75AvpKQLVgPY5ZdzKolUztEEeXBeqyrlYJdSYwQD2YgYW
iXNEgJKG/ckwg2M21zBgfkQkZzbyg1vJnDaUvFxQD69VTMcpuy9f39cJkm36fgR3rTPqQC8pMpa0
fADHAGKkmwaUoKxaeLuszRdnVwdqndYpMRT1/W5qZhh+vx7GH74QrK2LMTkFrG6Qrhs64KVCfTWu
WZL7jbat/zvVeyR98j/1wM+U0q/fThbST4boQXIBZ3Q216X5HBluRemplZlzZxvmRGzMAPZ322fD
iKKpN1d1PqYjewtSpGcfFv9hXw1r3NJCsjOGJdo7ktwADc1b4eAWC44/J7CU4KUQGpg197OA2ZWr
YK87bwETPYLnpyzmsBY1NJEsSw07gKeNX7DXfULrVK/GaUBGSjCenCCzhPSEmx20NznU+aXaZL6L
tn2cHY1r0REMls2t+mY1lfes0Oe9RHanoBjKk5lEVbhy8d4CdMzzk5R4ogwOT+NkAxZKti3JSnHu
Lw0W7XwmXYgFKlvTINT0reaFq4fa8Y5HNShZHEDM95jTlxdwNJjieieRv5w5b3r/5oUa91V6Yq3Q
QDaoRcLFCowAFhAA12OhsTsCih8ZGjxcM0N1WloNyZZT1jeggaOidkOuAWU7b3hHgDXq8s7GSeOg
Q+TeWpesoCW69tJb+dpY+ZM4BEbAd9peSLcjNxIQDcPv0j/bYU9X9lTvqyljDR+iH9CX7DMs9aHM
Auu3K9ZCc/9cqalKJom7Hfmk+tChPX7yQqERzgcKU3FXXxslaxKrN+acobJf6m1NjOt7Q0CldBMd
LTOBbbabPs83/PAd883cpPjlXM1Y2hSjxksBCwNYQAIpHCdVbPJIqX/SgrqmaVvGeLSQ5nkwgC1x
J8V0z8lKKWHhQ71TdBUqlJgAqcyE/pTYTlUNt/U0BPfHXTrsSgSna2M6S0i+B07Ggh1ZgqG0STSy
LrYxjwSW3UZS991k6xUpUvHmTFuwhwHTWW/h30LgTIv6clRUw7HwfX4g1Ewx0JjAbrXRlFpY9sQQ
ny4vNjmaMNWzj0rDyzZbxtkRMmeAlj7C1KPQlD54uOvbslaLdqgzWaKEWLLgvyNUKGu+2Vr222rV
e7DajDYBy8dTXEauoCPb2TGdAOWUEZwR2sa48O8h+qr99ZprUEwz3ycLArnPOF7GSszalDvn77a6
55VpWM/aBh3qubsraoIOjFoQpcb/uy20N0FJNShmdizgaKWSXO/jmS7SUNaWbEPUKFI93iIuQ+X5
y7tVdu9ixwZtF+or+j7J+/A2isCfZ8v2HUQQMT330Bm2I/gAUvbItk2M5j9I9uR9lvPAE8NPACmZ
qwPG8mwrFGYJ+uNuBhlm8XMCs26IJohwDby+iYFog1ZZCFm56u/Tva9KvMorZoAKUbJzUobcMg3q
+rAaUr7ShYneCNHyINjE/bb9LSXBM0QGCzBWwNlFOmVOyzJbWkxyBXOjqc/4qHd8Kgau827f67YX
AvqAuJbeP/zS9AKqbq/Co7J2pAO5dVz7qrP+DomwrAA/XauA3UTV5pMQVnSjtzQtlulScP2cXez+
C5If19UsxnOhIeF4DnoeQosh2vM9MUWWYdmW+Z7P5NyNjl73rSYz50zqy6BvApulOBVDeN4hTcW6
D/1BSUV7aqs4Sh1zZSvo4kZFBns7mizPYm1KXzsP2wHQAYIBDBCqLaYU6eWSuE6rMmCkkVTIS7RG
xj5EVZqhJnijWxtgAZFO8FXXgNMGwWVt8kfyt28cLdt2IdJiSl4/eOBYPscT+7+nCGksAdDbEyCB
ghi2H9Ss1li+q7AAtgKQPH9Uz6QRNsZgTJX42imr8YZ/wGMdMZKUw7JjViUxUS02y7Bej1matERZ
0Eof7zCNl3TlzyjUesxSPd7O35QYn95xHrzYO2/uIC/BmvMG0tq1aP5Q/gOJryN1x4qrRvKxejKY
54FQ/Q8F54/bbzVHRDUKIlYk8/6iGnsJXcPRP4NNdO6ydNS9Kb2/Ojh0TrPqV/B+fr24mAezGglL
fSXwTUPVJtVXiJPOBlZ70mnf1ljY+vb9jhf91aJQq3dYTH+ug62Dt0wI0Xv44lL3yIWHl2rY4Wy4
MyvAz46nAaHVRO0c5Xnf7ZqNRFOvbEq/h77qQkxGPfCHUQtGR9XWtAJbDz+M7Y6gauhTG76svR7g
mWB3SMWsUwAwtF6j3F0WnuKVjn4BdRZyIDGUh3K5U0QBVxI/0dcrk2REVIdW5hNUCaj1RvWGsK8D
y+YZ8w8mW5dfbNd/vHQ7URAHd4LpJW+Bkshl7qtWTjcf7H1EHw5z8LpULiZ1a7lT3L450d6B65Zq
zxSMNy3oeLFwab+P3JGxmttaMXtonkS/5foiUr26BJk9BFrYLxUhlBg1AXA7XwgVr38YKEMocRNr
RrAatWB/jONSLKGxfzE2nmYRllr11fD0lMKdKp36qyqOPk1iVb9sb3vNmMiC3F7uExFand3HNe9V
rL2acxwRAxc5VbCJ5HFeIMae7djqyGTdUWqxx/Wy96OH7Yd++bfmUfYSdC2SlAvTMVY6d7zNgXp9
5XLmp6dBbAtO4GgFQ1QvRJHgN8jYzcKd6wuElHmSAL/fANjrovR9nDRNhnrL1+OgKlXQuaI+5bLe
I3FRvNRuRm7N1ipezCFqDBIEdsOx7dOzA7kC1j6JElLgz0dKh0sdpNdP6+HSk4enBpVnkFoLQ8Q3
SzRuuQjvqiSX3i5dhxT8RPbUU4Ak8A7fuBXA5brTF5NNaEX0etoRN5qi+dAos8app8dnuD44ia1n
6nmOWJ1FV08r6ZfysYYcpDSzFg2LEnMa1zmWA+MJ3It5L1bv2Gc2rhRbhnDZRS/2u0tbqtJxg723
1d0fmFDrzLLqgHokbgjeAf9Tz9UquS+yvKwbLa5SoxDt3F/QSzEDWklD95BannDh+uJWm9aK2q02
iQpAf0Nscgz/klb9SyuanpGQmdKKU11HsSZUPJdVFdUJt7KYcZC3wZgpuDfpxqIXcVvxvFXMybGl
99Bi7MuoHkYom7nNeTWSE/Nt42+3JDdX8K6tRPYL9FaO47uXEqvWYCAJUlHzcY6zHyRQ/gQ+qV/8
+sRneD3E8aBkwIDqRU41YXHBMJ4v7h8gNFxa4TWrsdQdt2ySufpymhco0slgJ8mpo3tT02y6j/Ml
G/FeqPCoIjFpB2Zc3oYW6QqYTGT928sgiKPhqN8CoBemQht2XfwXzFZ6HMa8aQg24Xk6A9QNi/n8
1OqzG3x4+JcSzaTs9BVmuKYINUD49QAOTnQghz5CMPXlzwYI0oKRWdcsvHLKO6X4FuKX6mx0Y52n
50XvPf6r7YjekKoubahKlWAQEwwY7VpGJS7PEc/zt9HJQvqPlhoG/KXYdg/heJRf0+q1ik4it+Zh
eld7ixUaZstouPLo78cahbRyZRxweitRLMN/du43B9q13PizLltL2382VwThUZQxpguwB+k0efBk
Lw50LID1wDkus0Aqm9pi/Dw6hFyObFqONjZbHGHPl5265ZsXPF2aOSRo/a0eGT2cZtHMhSJIpKC8
YDNFctgGf611HETfxz1nP587m3SQvYDhf9CtCAeERWUcBqB/pgVrsagYAyEggiLETjtaRf5jSFFB
uL6xZId1pSc/JsR9UodCGzgGyJC3ujqqpwdnFAIgEdpHZvUbD1y9IH1TKl1Lek6NVsC5HVvNIPDj
6ybmGM6ZHfWIg/Iceh+RvBg1oRXjkdb+6ZMZyC74nIOLIMAp2Tpno8XLUp0jE0+aysbX76kQcXm0
0v5mR8ZeO7ttwCGIvj8h2/1ZLZJ+7QI76Nht2OiA4NnF+MewM9OsfEEkBNVCfOqvfrzx5XGJ/q34
Se92e81mhYAl50GVA4kBnDorQmx+bzuIEZZsSs1AnH+4o4iHHs0Tw8hkBSXgoYqPQzxWvJuGfE9z
R1pqLj2VBbR+toNuL7LQxtgDm1Af7mYlVCrvvu0lDROcTJaHgKP3KuAihC5DZXHAPioLe7lVtLfN
Ey4fP8NS+TDxarAEttcAbTBdrnw0kbSt400bxAHga/R87kLKMwDmmlFdoIi/Q5XgzP/jdva9KDNV
SZLhYIa+w15AnSc98YQ1pDI/8yVA+ylYQGb5LR4Shm3/kZ2p6izac8811BCt8+72mCWRCL8pn4TU
WORbOM64W5edXLHH7YIp9JS+KRsNhXpWLqn/K8vNZQkpwxmb1w4Wfrad0J41/WMJ9m+vq15d1Cbb
UTZV5sDB2lVzAfsQDJryB3gye4NMtKNxEPR77W35MVqmnFl1HTv2Z5npSVAiuMPsVoW4CUHgYEai
CTbIeaiWgnb78JBDzIU6xMZFjy3NgTjWe0qhU24/4aCYpclTlG6YYdy6QZCuOovzwBQhwmqUdkmM
FYT2xACiaf5hzfCliATVYXLc4GrCYAiva67JVYKlAg3kmP9jZv2K+ogCG887orjlpTDTG+10psnF
sz5s+fgPbg+SnTAi9lXhG06p7a8ezlXYgeUew6JR51piXy5Q+vbFFslIFiZ0a7NAE+35LO0+H+R4
XTvgWYADxHM/CsSIb5Xya9Qz7oMtEX55QWF1QmGCOQjYR3PUuIykYOdNgoQvI0BNGyGiMpDKzvt6
OiKT0rKbdVWnDYgwagjOH5/th3iJzdbRbT12ZFaiQ5mko3+EYTqoWDS8Uo+5VtfaJj4YLLoAwWDp
PN1QWglX7DofdraEX4qL3cbjOiUgTn41ehRm8QU3gBoZ5Gy7yeEIik8B+oqwOMRvwxcqKhoqIeUS
2pdEAgFkRuQWQmnDVarYWzyXIX51reozqOiC4UsXxpoul9uf2XVi28suZ0gJTOB9ia9xlV+/2u16
hVCb5xjuvmuZHIlkZWMg0vpELLRuT+/L43f6aPeRv6dN+e0XF+eiqpMmPYMXQxm0kI/1iBn0FRBp
bNiPD83rcDFiY7ADRxDfFZ+epEVso7QzhJVWiphO6c9ymDT7T+sEcKiZxxuexxFWgv+EXBiF9zuZ
E/U6tpkB5gjCQjSRhvPG77iYEFfJLQ37x4IRIJ53FhqEH8vbgRWu9R+FZ5AwDLFvWJ0xsMhlAZli
d9ZqKUC9eQPYU+Kdnzu/iZNTB8ThVCFmy52iALR0jDyXUfjJwPzoWRs5hog7gqGQHc8+7Dl3qI5y
bAC1dxqjzz2Jk6wlfxLoHfIzULvLWcMW/RcWSrnMUWP8Y8ZDxA21XWiceeZXB6rclaUXJzWy1Jkr
31GiLD5IsDPf9ZAkiHznoixNBzSv+HjKqzyqkoKkY6xC3Te+4Wk0zMmM+dPCVnr/rAj7Y2Z3qvmm
rKE0TkRJxI5C5M3akJgXhDFfywV8ekSHV8IG8vkLiXILVdJ1jRpiE2Yr6jUeuqa7Vi6/nr0R/Xtb
PDA3aNZUPjqW7Yvt9jwJTnkY0Q0pSfK4U0hmcXFOL8Un1Z039ZsvR1WQqt9Sx4NUWA5flQb7Nfvj
b+mVTk0sBqg6HnkVXmQDToN6Iw8RcOQxWUF9L34DiNElHg/sWacyJhOxPhK2fd1aarP5a7tktWmP
UTZ/D6njWKqppR+RW96DQPIZQcn7OOLJ9JDMSf0SUUsC+4XK+w4sUkZCo/d0iIeba6c78Rpgtz+t
YbYZibbJd0ytLpkLCEZ+F46T+f6dgsYbvahorH9k1elV66lZFAlQoLBtbZxc4uqR6v0tO34ig4RJ
NpQW99hN+BeoZncdA7Kg++LxU9Euu3z2z6VlofHMgtJEWlCUJ2bblUS8YTSXk/wWoX8v8urK3Ami
StqpuJ140kz8vXs9bSP8R0C8HiRKIIkpA2fC8VLy++q1HIZ92PyCDbHLploV+JEeBJnbmwtg1F3r
vUp4qFVScygfZOQsKdaIPcjs9S2guP2PS4K3tC16cNP0Ne6E+Ds2gnFWZyf/BUlHOSbmoVJirHVk
GAtgh1llM8Jf0sm9UsXuIE/gImaQ64HWTkc3VTk+qgSkPBF9ohQguv/nQdRzWa0OEkjMV5JEvWYw
J7j7EvlHYQpBwNex+HH+f7ZB3XPDoUWSXXoFitmGW57t8PEwjLXaZJDl/iyMKkxz8mcswctIX73Q
5mdn4NQYdlPUIIrDYhZRfT5C4Yijsb2QuVxKePuhglpI3rsC0B0sGJqhlZgydx9PC3W0evcA4NKE
9Tp1WJDVeSlf6H+Ltt30Hapdl0eKxYQJCzr7VVS9DDt78v9M8wPNpuGuRDGQvVCTTG8TyKabV+Jn
YO8/TclAJ22rd8+wwWMMytRNX/6tqRdRP3i3mqhNanKIhDn6ULTETu80bmXYYSHxQ0HMuWs5PBII
cCyv5yHjrKcDwhwrNgIVEyWF7jl//qN1UR7d0FzSS0gzTEERGqkqOTf+gnePoG1geauH7WjL6dQ4
c2YVPNwB4ccl9H8CLjbsBz78YBjDAQVSyjgBMgICnJPZCPpX9b/QwbVqIWkTzCwhM22XRvy2dAqE
D+KzZ3UpetUriNV98in9Sgk2QT/iCO03NGPM1d5cRPB/jVSuChGaSdlVqq7aibsODTZ9WZ/VGhKU
xBaytrOqeBMuyrSQGVb5VzkInw0nGxbvKxHWWZrE0E6yDXE73POktyp6Xn6rr8k1DKInDhfKKSbC
VpPZ4KCu45oyW9PQd8lvcvWlJu0uw5HXj4RwIQ7A22xRkXvkHMrZnpk2x/rtnWszPgodblVg1csX
jx/jZSPw7ISXcHP989fRoPGpq8dTLB2mqAc7WIcFPU44Xacosfwyi7v3Rvop4WFSN/XiqSy/k6u9
zb8JPg9pom+kGrkDaq6ngLV8AKagOFcN8/22liZQAv5POljvNwqxmFWeXFDIofUrYRD9/RTd3Wxr
6vr2M6vqfAyH/rwHFGwMQb0g5e2ze8opN3trUNHemZ5rUWtjQIir3U91gHOOCudrrV+3kcVpYJN7
hu8KoNBX5nXPkipOq4Zpg86sLl0SY1K2XO8q/h6UN228e/Y2fnuvi6gz/aoXHtBvweGd8P5THvdq
p9dOsfMSdmL91UxV1OALiKa+scuy4TmxI1Udu7Z0m3C7+1Zu3T4TDtJzgJZ22BHGyBzc26lLxypM
2oGPt7n2t7N2pBafu+yXXqEcyHTH61Vga2JHb7cHX0jnMp5EJPyQM4vnFN7tpOBQJRlqQVgohZcH
JCr0bWQfGiS2lDyUIyGvrhDWE+oc9HM476p2FNfqp1E+L4qSQ2VWeyHsWv4VI7D1iQpSVCWv9iZO
bosGcBG7nRPVDFowUSqCjBUAqCBOcSHN3GAluGtY25k8b0Lwm7NZ8rrcLmCLX3m85g1QzWWAG+56
H34e83msU4wH0t25FEzs+bjTh5/Ma1wl+gIHNdq9+o6K5GRhG4waRwlfq149jh/QnPyk6W9yNILz
W+tgvza8zQmEvJuydb2bObaEyhCzbEQksyic0iQ974M98kkBrzVkQyzYx/uS7FzSPLTK4j316t8a
YLq7BwF2MsOH+/R0OwCYlqnnoyzQdZPrsRQKGkLiorqUSJDXlAEuMzHUDFTpGGfqtu3FGuqWsDTB
B3iRMmgIqFfHgtdzxfJ/su88RWIrMas9ZA+8JgPQjMGwzmGJJQCrCyhKJ7LspVQQY5iS5GPG06zS
HgqvrXKcK83HfesvlrcjF7N5jo3FZdA58qX9cHAXg/DFtz7qo4rw/ZW5JOYi5gIk0+KsnqFNH+Y5
BRiIo3gPcAjuvSfnVeD7Yjl2WrE3dpkKlQqTitN3LtzOacbrNztzn2WYH4+H9EG2B5cF8FB0DxwO
1jLQ3w1TkhBbGs8V8GVP9du4iqpSCpG/F2IXnzvNLn2cymNUipBCXhlcanFnisyxSjsScQB1onHD
VhNW/9SMymSPZXwXaeCdBvqsqO5qWzBTTIVpiW0zjqHj6IG16DmxDhBPlQMGtmE9cFStO48n4xFn
dEwWCyPELCBYALRBXx9kkNCY/nlWk/dn4poeP9UX+4Llg9cMRHr/PyEjClkeLcNqL7RQwco/0mjs
7HvcpLtEeRCNFclDwBqlMflpkX/+XRWLbIkRHicL3YcvcAxVKTKwkSVWSXMlC5ROGy+MRv1nheLQ
RIS0g1DbnQSBxQmyagU0Pr94Fsz58djkuOn95ym9bpvP4JR4O/05jYrW9bz4Tnhxx+AcvnhWv/Zk
hD5D7chGKCaTED/Ifq/AVKlgzsOTnY4ANdtAmzpMDWU4zr0eSCEEiugqcIIyRFGcvmcZvuZ2ENn3
4IO6e9XGdUoqe22tkEpVXaEgqbdJRR/lWuvoKKJbQqe/PHUbv8pPR7SuDVDAEB/41QmIs8T0yN9B
hggmFZBZ1Ox+LccjHwclUsELrZk8sXqPX2VlX7HX6YI8/zF733O3aI5RDR+Sy7CrqIlcWBJpNMmh
Q423HluIQh0iEFMinOsli2FPDIpE7oO92HxN9zcZPhtv7LOv+U7RKM+ffXElyBSywpr5TSUM1Y7l
80DOUz4V+woJVTOnFEKK0tQgvbpvfo4PV+YJfP//WRvGafauJ5pQjudkFb7/Qwp2mE58Pg3Vec/N
c+9AuwUY0VuzV963YCd9432Aux2k8HFhWHjn46b6SsHTconFUfswM8OHuL07jqthxls/1Jwds3eI
DrYLhnT0NPug2DJKbOAS68lVTqxphxzG10x1sscAvgIt2IvZXvJYtmtD/t1uhDShKMf/KLMVqdPw
nFcOtRgCNTV5sF/U3QusWD2m0+3vTfkWNOeOHaw1dtS3hk/MQVfWfvAZWMfOj5wevo1hcEZuDRKJ
0fQcg87E+pyaF0ZkD366jzYSHuIC+aBcXjsCUr7/8x3cGGJCwCXX3rpJxUdtumMy/wDHb6e/UJfB
JGF9xuCiyAIKH+adzU/Y4okXsq4HYxApFA8qD0dmP7EFIvNXPHhnAYiGgmrBvcI22/MlLlrhSmIX
F06g2M+6v+ucU4PgW1qTLmuL7YR46C46ze/Fa5yq4ZVnOGyGkEbkCgrNtjFCSYOzCKGAXpNAtOfh
sKFt7d6McakELXMRE9TC2XVNlkRqwg5vXJendno6QF74iJztLO2H00xUGee8qg80TdL3YlElQnr9
MZmxRb8EmrC/qyaAnQbg7336/CxZnYiCIxOq9pkqNxgjOlLQFLQBdUTnajiD1Zx9luUKbRD6oZtE
rwJMygmi27zdSz2B2ntigdBoniWYLx35IUVXzaN7q5vB65ZIZQWS16lFbA2yHEZSzuoRNei593g8
ExZF8LoGqvJTYUd5iXwGdp5GSrM4g2Z7nUD/HTAOKQyobffUcAuma4UbnTzHMV9NelRMUHtmCefR
gcr9nuiTJpJzKb1y76xKY4E2fkzMV9Xgfa9SxmiitL6u2mzDoqWWxHqHWl+lNS+WOrVWzeFCSKaU
MbQUlF5MPWMiUMC+wDBUPYbGut1ihaiPMsGe6tG+uOs5RXbdM2sJ2ZCpTb0v77zri4DnqNjf/oyi
pe07f3EUo+rUxKa9DN9mTFqgxc9gfbclTZ3/O2wiVe6NzP5JyvbDYsksJiv6UBfDH7neve0wkwvW
vwgjlmXOtghj6Vle224EjVq1Jshq3YeLi2BF/k5nZfUTqxhOSX78Rz6e2G0rUOdIv6aaFsd1cqU7
NC2s2tGWhPSusw+ZxSoAAXsWSagGMdeNO72aB6d2tIOhgrS3MtTgMH4fswbj/Km55HzCHUIYPC/1
s7uL+8HJXdgaNKNh2N38CrFnHKm018Jrltn7L9SnUNFTJouDcbmSPKJNdqUly+O7bL241tCXiBhg
A3SJyKMael15WTAN0zhMLLwQvlhXb13IQJH0hGubPFAxSFd4uDSNAvhj9pYoVxOCd+3OG/V9qakc
a8UnIR7OuOcJpv5/LKCTp0PvWQADGtAiatoSTZF4RxZqq/ALPbmOa4ARTjnkPHyTYpkRvbqsic1A
oLEcgZJGlW9JaEmimN9BURIKbGywIKY17uhZdSRwMvTF5d8GKrFEZnz8zFDq60MDuRzwFEVIZacB
1xL9UPiT1aXGAYCNgjLYZygRjFHADx7IKMs9M5Uncn7sQF+7FLXUezc6CaAZhmfOtIrft/d8f1LQ
nRkWK9VuBSBd79pfn654VD09BOBPV33/L+iTUKHYsHR/P9KJe4mmvqEL+0qkb4SNmb9BabaV/z8W
qkfdJ/WXQG4R94KLPIl9ZVsjBz7qfFwsk8ZQZ4nUvbZS4r+ZnGXvHR8QwVhLg2S8YYBA6C4V57rr
SeioD1/TDeYJhz7Bafk/m5E+4C5/x9kRxFiucy+CsukABH6sPD93Ca1DM6QPbg6or19DZ+TY4dNS
UW7SP44cEWGtPfyFRhXlbCvEoV6byalAsM8FPLsVqERfS7/AMqxhBNFnDRAwZHEloGWYzdUNiwy3
61xx6C81B+2m6C/X8a7fg0zU8FvIH38FRjHRQGtldZQhq1e8wqqaOqWLgwQnUo0A5hoAOgG9lWzG
1si2Nh8BQTyOBqBiZe7g3NQv7ZG/EmD7ZWvSBjuwldXERXz96ZLsxgCUYDu9DRggxfsJzS+mJb3B
+NEhZCE4cvrzBgUKHmWCxER381sjcRpMRfFVncNy+m+EfkgZSztb+S4qs4CYr8V6IxteLKXdX3G0
uSSDvoQgnE+QzOQS+eHRBren8vazyRqVTdymLDnqcVjl/avMWhpkhZvqLsib6GMK9L3QZlM4eTCU
cZj+EKlv2AeCZLCzEMzfzntW32tpWnqs2Fq/X2RTDrMmw7N5lPkK7//35RRBWP97KUk0E1xXml9P
ucm+dSEG9VyJW6Ljgu1NJSkEmrneRai39gKIqAMtQQvSN9xn2ZElp9H11aYoXrrrYOvbc/otUHmG
1FeZBT9ctsEq6NigFOEhZXE4X9XMumbh7hjfim6sQYZgRhD6uk9uM7kDjTS+U0OeiZoVu7e5t/AF
HbpIj7amT49paZCuXPZJUYm+qLL+EO1YpsNUDdU8uOYFcA7TmUNSZasK0cRukE1jmkARPm9aEa0D
V0y0gxTv5O4ku/I6ci9SGBZB1BsPrS0XoBDG140pJY9SPhN+CCN1PoEguwyQ1e32vkzzMaX8Dfjr
pyDpGgNYM7dK0ZHvowGO+9yFsv0pP2ivN6eb9WFd0wZBvOATiTZc4idf8/tNh88k9NFpFABiRAu8
rGGki1YETEXZpDMg0wCKR+tm32KZOvAgBXiKuD1s1yMLO0UjrD2KcR8Ird0YUg7gmFnJ6ihtWI1W
f4Dh9v9qQDUOF+ar0dafmRW9ygA0V2sMdl6vRPv/gvuAoxr5AXzePWRJgzYW0lEUMnuIodTyrdOw
zfMFDqPgZxKD0UJjM/tQdAUEVM73Ft4An/H+jUq68Ld2GrYBsN9+jOL4BpmcCpg/ODOGv7gXFyLW
ADhp12FuJMk6lbtjQ69+xW6vCnF7mwPmBk3xqu5Kb2QnvLLzhetneo5Aum4Zvbbyxr6NR6xgsdlA
jZPW3YTmVJ2HXBh8z8qnYKl1d3+4O0NUI+TBe37wZCK99eIgyv2ytYh60tw3162I3GNTM3otNMs9
MO/wkaCY8aM6V5vpZGBRyB7i5nUejJIb9ey0FY8+E0rjLk3vbK/NkDvgONPCJMe8bqXtUCZ7UPAt
H85Jm7tyLJNM1yVNuw+2HYDhgVhzeCyvppmlcLt6fCbQoI9baOYMdbimo8L8We1zgBM0ropraER/
ZTuN5pLZ80uCHb1mfcTbO+JEqiiNwShI4ankX4XwBm3pgGvpb6H8URge0/VWQBrb60dAW8sroi8W
9J6SZWtREoLjVKTgfwvxT4HyZ/QXtKoPUiJG3vb59NZfCQmKuvzvD2LO0Kqtzu9BbtJNc1W4M1LW
R4mkxtr0bi01iAChU+taaW/QzLyBcU/sQLn9KZB+zyPLifre0XVGHI1TzuccWCBU1fVWS2UFBNBS
3g9AUlTAcevsgpT/oEeyjgn48MLPAj+DycxnQpG1LB4DLFsZGaWSUNxqjmgXJo3uGQ+IdKRKgOqv
BjpzCdmEn9SylPPwB/MAxkvaz+GvL1yN8tK46hffrYZIH15DxIQPCscrUylioSKZd4tzypTwGZs3
Qh8oIxomEwjHWHfQX9CGFtpvcQvPmUtqI2Zn+HY/SaMiF955/eOwBRhjqpACqy5vlbnvhUwNeh/4
GL0kj5weSugMB9WtWZSfcVazpMXoLHRMKQAADmHdrNjzQ4avZ8g4TTfpV+U2jG1hGnnILWihjAmz
EPYDNCF3JSMo8P1zZzL03SsL6lX5DQRx3I0ixu9TyZwle+h1rYEZCHzsAs92vIhKpStCxe933DY+
azfwZcCe50/6wP+2HaFpiOJPq75x9kxFTq+ER3S9LgRQlG0DrGno/jWvRj23GJtTUrGaK0AuENB0
fgsYKE0qdEyCYahXKOUdvWdJ/Jt/YbBzA2GGjuAHKd8KhFpA5XwR4aAlQmvKPobjGrofRw/VDqwj
2tr4mRnVd5GJZl+3KYBMYHj84f3xhRs2oDDVKdCTMiND1A3dsnkHOHCZtRJQ6cE3bW0RxbH16Qi+
P5aQvqb9EdbGMhXsY9kpcE9OmkDdc/I1VXq+KwZI23i1+YgXo5Wnj0hULp6x0qR0MvlgkG64IFF2
sz5iQy4qQCAEJO6ZP/yKy++R3DCKz6+2MB3MZyPwDtrsrFKYxa+E+jPqyK7B06z2Cg1UtXDFTybz
JAcPKe1r6U20E45LXiICnwl396Cn6bSC1jzfhFYaiGGLOtj4wdts83+jd36NTgT9DFye2/s0fgoR
Sko/UgIi1eqWx8I4dnt2mWEXbSnFqV2McUw6DAdrDONlNAUUtFQ6a4D9/ODO0NwhYN4HLheLWQnL
uRD+JBf24nAuMmTBmBqJlcmCFA885u5jLeALYWeQwaPPOtEMtiQvpYt3XwsIGsmh8EqLv/cL1ZqO
8Z7ftHaH/qWO3/Wx+jOVi+j+cmuvd4gRflbq+UyOZnzgCLSWUCVQ/XNrgzA0fEhjfNXbZTrcAZJU
BeEKTGCbkH1TGImD375qAEKiZHfzIuWpmgmYfA6vEGHcrDQ4QeCWg1b1Olp75n3PdfvT2zAj0C7h
47fwg3lVjpz6XxraUWIa/mDXl24ONEhl0xWu8GlQ+uZYQLb0KKwsr7ExgB3AO0sKJJ4BmMSWIiY+
YlZrwAPPLsxS6tJwnNm4sZ7XYU7lGjrd4rUA+r4iMd56i7E+ZktUMXvj7cpu1PDZTb4hA7woxmkE
eOSN9YP91L0yv0baRKYRyJC1yCQroXPPhVL6m73UDekT/6u/U3U7J7iCB6B6jb4H7i9pHNI7Oi9e
/D91vgyqvuYJSAcl3Rc6OI127OXxGAxEBNzpi5SBRF15NrqD88aLUUb4qzM6Bn7szpYxLSmxAbTb
7yp1oUYAfovHeuH8nCx5sujAmnO8cYEjhET7TmjamDqjlxuepOlobnzbtmLlBORy8pyv877djvH8
daMXBYd+He6XY73Uxsj/TGfp/qkoQHKtHwmrBeq0BG2Fr/zunw/s4j5kUpe4yRGXFYKuAlHYlVhy
5E0RBUgsGAgwjYHsArCM9ATYrmosEM+hIUz1erRp3+kvzPE+ecgrtoV3ZVJFbKHJIWRuiKcE8GbL
kCrUWP3uJ3Trt+lMVW2czh9Qbib/QHsiziOGGwzjCMljeEdw1XR4zlKk9ia+yC1wCuqwM5bxjgAC
v/bFlSWyxXoi6OU3vDjqWGBSu92nwX6YmQYFbea0PdZNnjF+kXURk+GDvG3/J6k8CiVtWgI5xveW
qy5N8okZQOlBivP2DvaMyfOQFIFaAPKHHe1eDBLxhmCImYXk1wII6W7Wzyy8vtWQNIge7Lzi8SOW
1ggZZCXtZ7kFvIVO3vfHkeREO+cqYTYn70rIf2deRcpzh1PPJlwvEX5XLE0m5pnoFXvHpL9NjYKw
fG6LZgxwT8qs+R+GKppvX20H/Urzno82xicYZ6jjQkgCGrciGE60319XfwNj4nxwkU+YnyfjnA9X
qxIqLm7ZTfVqYfGdXLsTBiIhrprinvmdmcO6OyGfogCo+zJ0leiC9Gc8j4hPGsMtbX3mKUUjnyXW
EskdZM9bpLiy1dveoGr4TZy19AMtdZtzjyAxUGcgGcnN57wOLg4kWSU9WqvNt2IX4yJ0RyL9j2ig
UZjTeccdfBbRmJlF08do3t70R92hCQAfDmRXYvaWYTXka4RFTaZCUKXjCuN8VYqUrydH+8J9obwv
tzFpe1N+sRFi65SKhtxkuEPXnydmRTu71uSGH4Dnl2yWGRzGvGnA4lDN7drO63RMJ0OiDM8AgYkD
ZWbmAAQHx0mKCNKkl/qQ45rL7JdfYK2ic1MLCxrBCR46wVGj0TaQ/RSZhY0okGXZQuGkPIbt6nG0
pQjqyLpe3VwJPTIVQVJzCaxqEIlT7/t2zaE9933vyyivmHN1VNQM1B9iP+tLYhvvx1zuiwLlChz7
+1iSfPQIScV3qgaoLuZJb30wtPe2Pli0CHXMEafoPE/1kTzbYThk5ZV5H0OB/itOlysoZvhcFdeq
vFaBKweCL8Tc85MuzCcuf8COsdhtrSD9vkSZn9A1pGtyiuSx0vxXKWZPTkmmJ33VJAufQJ44dLP5
5YiAa0q5FwohWH9uimL6CtiFPMbfpC/tP1x9gFj3X7QPGHoQk/fzPCQnyfSoY2dMvIe4uCz0qrdq
42q85068yva1SZOTnNfuBvY2emQlBGT8Rt1tS0z99sQpVWb5UkwMEcjlFe2e8FInkqPSdsZ5P6r5
In+dM8NUAW/v/LffUdrJIfNHQuyCAzQk518xIKtwACaQ4HyhzVRLFaLFYXRj41FLyjUUuU8qNxZs
VUy+jTGaplnDIJ/VHtqkVHV+wWGSJduMEdU7evjqvU93+Z+M2pdu6Y2cm40GV7QP7CW8cvD/hqBf
XxEz8PmLs5UuRbDphhCKjRp5c0nYolo6FE3hpxQYApdK+8coGKSIaBOtzriFyvDqs1Fmur5zUd7z
1bAD9hHoTltZzSF3JZw2YJMiIDCpTofuBo2ouE4y/oDLJ6Fr4po6DAG8du9KDVO2y9xguJQLbmal
UWoL5WstiLdqQhv2t0G/yqndWbt/hEPFufxMKjwgisuD1LRdzVvUkbPcJi60bnLgRvMQeNbN57x0
3aAx0Bq8/06g4rHuK/vNJJnnfIyHqasXaNIoGoN3EKZhfCaGXhZWAV9eriRJqh/inZe+LWP/Eq7v
jGgc7E/OUOIeKXd8KwuiLyJ9ULKAmCmRTFt/7n6H+FPv7WdWLOfFbcQI2Otgxe/5RhLzmIHWWjfH
/FGZhVFcy5lXlg/2whc0XJUOB6noDbAPejPMVq2KwTkprfwvqQWxtpO3I2I4Nlv++p6Veq9gYW88
wwgzFx8rnxqORvfGiOGjlnscycTEUMPsdxW+1Cz2pOJLi8WA2++ZHGYGXwHHoSc7SM+HukoRYITm
RPtVgYydjXhZ5ESdrkrwB4CrRY+VJsTyeVeDwlCClkBX86rbQixET/4O+3nFtkX1wMKktmfyN6eS
6jdM48Ix53+dmrSnriail7abWaeCMf/fn8sfHL8dpqnJyv0hqWzCy4mYZra3D/ivBdeokR5iVXAG
mC4GuTaWvWpYDmV4mmWftQKLsh3P4CQ0cKGPrf95ufaVtyotkXGtyiXfKH+LDI6OBFy1W9qM9JiM
4ryXn1GZAVp6eNOBh6hi7RC934xPBxOTGV2ubqmZ5MqsETUB4VnYhd9JlS3j8KDXbTD7Uf5TpU04
oxCd9c95gt0qXsrM4qLbbd4PIT3X4JUlbjiyNJVx1aMQm8TgukLsJyMrCLSBiYSJix7iWED0dS4Q
Na1BEr/5YRs9219DnSGEX3ekMhQC7fDOUpn3p1uuNgq6BR6AR85Fw+QLPVUwjsyr3cbddz5yxcT1
p7vTljjc9XmV2EG93jOuuG+hgzv/MJxEKdLMkVUqA3XbOQwSvUV9MC16aoHHLXY+rFi405zAV/kC
MfPFbnEAqCrdRBon4FyNjZsxkaFqa/kwrwCdWZ+QC9wrZdvuXy6ZvXFcUNL1qh6A5765HYj8ZEYe
ge6jARfXzheuIR6laDhaEXPeyfrW2g/KBluxKLQsowSp/UYl0dKFv/lfudhTJnFbc/wvrP4TLszm
kPHe5iCW7kQAyh+U3FJv4OA7LJ4m7UFVQGUh7bJCQ9VmegOe5Lupg3h3uxl4gB3od+Xw5JVvDtRL
q/rTAdx7irfBq+9C5lzOmcgB+L51/zYPKYesE2QtKx1pXaDGMifn5zqh0mCMydTd+dCIB22onh54
pB61faMCdD7Np5TkNeo7Yet1wbOoCVm3gafDytI5w5Qob51aYvngCYaRKexkYV25rmOE6tcRXN2L
WgsRUzP+Y/gI0hLZEEtk6d6+YxW6pZb+hXg8vFqwF3EogL8cBh4r1ch0USkPMx5dpiXQnzNI59n1
dMFq2mXofsjqKKJlbQTjN6wuTsbLSuff0/4jdiXS6fGQ3QwMOveREepsd/p5KtUl/ljfuAZ9oRgm
PHew+SI7J2iMY8luv2BmUKKWzvGCohVtUMlnw5t/OHOChhsJuuEXcjGzXb2K4HP1X8E7O5CQu0L3
2LezMmKyIOplQvYaPjmFUAQyNCoXCw1LkspogwkGrwS1l9UtFfQjQsnkr7AdPgP66JGCRCsiw/YZ
EFlp+bhkXWLcyIpkny393LV1rIT4TSbiTrykdLsK1iT16hn0N/yLL74RD4QD4rtvsz7KMz8TnuRD
LzV2bHR5NojnqUwHlU9c7NKh908fnBhZNhCfhMsZBZVzQIraLD/2LekBIZjfHiZ5GftWOYKoAoJa
U5qEO0WdZ41XZYjGXbhIbY3c3MXSryxsI0p+WlsaAXdZiDR9lzYmRXjRdS0buJ7RJmZZ2M5SJ/Ha
XPA5HjOKTtp26QA3bxPoQdQDLjpaeBMf2RmZFzO9PTtKiq8qDxRipJpWJhSgFnGmGHtyYmHtAZEB
0eHlzskl9dWVznCkPcOAwS5kj88vKaGa7xfH95zDioM6wKPgAHzQ22ZWqmVBw+UEB5JIwtJQ0ASC
fAkktBLiqUHwgWC6GDU2xx/wLqdXNnknO/M6w5kG5LHsw2Gv3+MjqkutZkliQscXomQ5bum5SDAf
IGYe0MVsri+hHL+rynq6Nd0nym2WIInshQof2WNrcSW2NsJnLyjjNoiSGIRt0+/AQds+j8EYiCm7
8ZRHoidUfppyNnH8ZG5mo7qK7sHp9xYhIOc4CdpOzTcyPVw615njLbLcUTPToe4ADd32F8LGOE49
DWQhd+HGffRaKFtV6DbQwIzUZttR+DriG8i6wu1+6drygkGoYalnxmH4ejnLjxzvcc7kv1GSDnyT
Wrr6W36Z1G34IAZW78WPSf/iMyrl9qz6nfWNzk6R+TPu/0kkiayxFlmffLx63tHpHYgo5nMHo1p7
EpSjoUNJNiWmlKzAHQHRaafoLtb4wFZJ16g3bBoqHO9NFhKXkng59cyv9O+Srl4csdkc5j/A4xJv
LKxedb8SkbEudiO2WVKBELO+vzgp0dWwvW62b4/4oBIYRpzI5BWmHXQ+iZwPLT/k2RciFaTNVd4t
FgE4KbzGEgdDPRLJrmCnPi8zhpT56DBIVzxnIIK/ogiK5b7CZGCBTjF1RQOwg1/qGYmypu72u8m9
7zmiU7GKuyU1C9tJMJG0fdJSj9ludCxUuxIC8ClO9qoa1OerlC7krWrr6k2l5narrqC0DZKwDdje
eKrzSJgfl+v60CcFigz9L3/WfvZ56g8VyMlywc7CkAZ4AlESon7118XSq4U8RSxblQVp7HdH2+W+
A1b8RiGfO8sFAs6yPIXsusA4v8aOglzZZAKBerW3/tkeRHiVLa9d2riWqeTBOihCSbQ6+fmN3pgI
F0GrCEYGSBM9+sFG5+DgpdzdMr3K2WJSSe1SMdVxi6VPYhT1FpZlsLtc2VTHPG3nc2r/Vu0tQjBs
jmTGzoZVEbhGmo9xpdFIt7tSvCscKPMSSRTaF4mGt5Yu4/ME7JwnPURuCR7Fy2IOAx1esu6QHe4r
vdg32fPgWz0EJr8olmHhBuDhqE47Nswws/QRICE7hKN9TrJRGeDdw4fTVRb1oPsk0SFndCd6wmue
0w7XCN58EeOAKEs7QemJ/hXJuBuCFKilMhuGcDJiNfxUHRk5SpoYjKLEtpapDhEoEH18BIuJGzon
6m0wV2MEyICI2jNKWfuZ43yYOoZq++RbBDS36fcNlZr+kpFIob0eimjUsV2/VTBHg2XfBciw8FMG
72dlE86Py9m0CpRhzRfnbHZdsfXnQPJdUliAL/8THf0P/E01YRkJn89nAnn0MwNdfdaCBh7uS+WY
UPDi2PdBarCVlcy/MiQMs4r4nl0JYzbF/BVXtRAkTJJPi8Q8F5OsgjWBNAwpRjpimIrORx/43eO/
AvJKc0E03rVxFR0raK8N3lSz1NRwNNgiTuBxZuq/smX1xx19MZF6LVi2PjW+thrsxaRcr0unkLOr
9DvSXhurRrB20kagfKyJOXWDtE53OdoPk3fDyzLHrN/GHGreZIrw69otfuvV5ZLAxHFArxp6wBLF
cDDI8Xsr2F/wxRG9okjJuOBm73Y1AxzKlqM5N/+ZKLXpDV+O3UFlvWfDVMxCQu0W6lyde/Y/lI0Y
8btSKkTaYeH8Tg/fHqGXBLiXlHVmQPkRQxxtO2CzcHpOAJ4Ui3N9UYFfoKEuYRCrQZxyDzWrCA9N
cQWnrSI07u+qiHtsk03qc67USfN4Msu8mQPPjj+sfSGvIz9jl7kpZAz0syCheXy8h6pb5J4U7b+F
fe6lMoQFkOQsBvQjtD8U74LuGw9Iegua6YMtKoV1e18/ABVZP0LNP663Rz0DQKoNiXxHoNlSZITL
eLXUyLwwrMFe/4vDs6deiC9VSMkthgUlD8UJ2Yr2bvtrut/Pl4lIs7a8ugl7MV8fXX74davOajJ+
rIToftkwWDATz7IZlaKhzedpO8bi1QQAf6qbTc2kRmCnogm6BlnzBJokKLZRbKNovweM6U3mIb50
B3O5zKWcz//9BdgMXpAzzP15KgH6KL/SSdLGmsXkYkE8gdz3f1Nv23kkPV1S4hKty079dmD+kvkl
8PdgE0SU5xIZDAuqOKcgZZyAc8peoqB3/aeWFZJJMsWIKvb28XZh9dg7ARiF0c1Oq2uYpvxqEjke
lG+xskS+3p6IWuRWeXGFLs+8GYfd2qTobt45iDdGADM7ycdTEcP6BsNpFF+/3kkC7bnJ7UXsnTgf
va5xFI3/Mn597BJhsah5h9wTuW/NPzJ4VPDF8cyfuzy+omNdVm8At1uUOHGPPoA1O7HxkeKjU+GF
LH+T8neUg5PWZSP7Ke+HQXQes4UWi1/jXRSbIow7WonrIT2aAXCy1MF5Hj4uWX1prgc4Dxr6LbF6
IJvJburAqzPI8dTA833ZDbHy2crXgNrOPuFzdYzPUMPmgY9Ubh2wAepH4OvWjWeNheWz0XlajL0I
fPcmQxZkr+x97BdB9bIUDejm0jppNPD2aRsGcHXLuKVNYzZOek0JGJIygwp8sVrB5w/g8/vRyNlB
YjFTHJ93qlc4FCcW31L0HFKi0B/riBoZmbgf+vroppnUGTEvYKGnKPZYO37tmiQhQ9svjqV5SVEY
5I1hBjgjBmWw2sNBe7WlVlA26ecgkCQxM96a6c4oZVFjulVNlOcykltKIp/VeKXMLm3vFrJQutbt
HVsT3uJFhD3LejiLLOTfPw/j6pPugSSN1Y7pfVFqn6vyrOjSMrVgKXZrk4B5/5b277sUMDQQKLbG
QJBL/LCag017JqFTe3tOxbVv1H/uZaGF3tZpAcanpOj52FcZr0JvbeEnE0f2+s4qg+i5CnrUgzpx
sQwUjVd5C4WspEEeEUEWxRQx/G5d/ZNLaVa1h4cooA6HQtK2Utg1Jx8LnICL3jUyQx6daCZl31Qv
5sFXhPmze4cgqPIm1ilm1ij/COUm86xjcWFnO4ZrAW6cdxK2EVU4bGIDCFUhMCxCskEX3VYWLyEM
hufxDMq/Cpjp+GNzE033heqXJ7Ve0gXQUKN2OMyVRvl2QtW/Z4eAKjZjhx3jKAZAxscGcLB3dBLN
8IIuk7aPa/1gG1QBSzvGFVNgrCp5hauM4PkKo2VeOJkGgfCCpA/VD8159HVewIImXY7l1Dho7zsg
5MxupYhMBXS8CelintmtvCh5TPIV91lN8xqreupnSi2vp2GcnGGeYg8VE47mRIw9ox9bd5f5ZKMw
uMsempnQZtZBgeDKOa01s1wnkure4HEFPynjlvbd/eLQawerOYX/8bGJkuulWXX0eSAmoUjZhMlD
rZCVCXJon1ZdP0eJl/F5o08UfadiCv9MpsszfQzlIe5JuMdGYa4IFOiM6khzHM0s1Fu8ALMu8LE3
P0rFop+6rLJsXYwfIxGAY/Ii6H8s+r6e1Cn94MWoRsviQYP2dJBq3lBbpvu9H6Gfk2KCbdJeZaPN
r0xQuBdKc69i5qM3o+fKgbCMe+pzxKE6JYxJ1IMN0MkzRDxiPyodJ0fcB0PZZVVKttz9yZpSk9rX
XT6TlP5VZuDmNTOa49SxiW5jgxHTn6o3XzDyJuOB+Ws36dYLbOL8+retvpNQjkStQIx52ttxMRlH
whhABKrfXaip4pkuqJCpGoYE7qAX5GgucAqvxErVd2XZX6YKibHB0Ef3IiS9PLtYjaSgacbf/e2x
8pMghtwirs3hiISxosIp/nTTNezWJMuB32H+7R63aBFBBpdWRCxTSAm3Ytb3+NxEQdBGHTpCdhBt
SIZcvubT4mVpAsH00ZB/nUfIyg7fuOg0Rjm6vKosx6rwyebM6jY9GJasq3I0B/kV7A4i+qBRB41N
EtB5zid7rGanCViE2ISdSWfkMpNOUqF1Mx7r5eHIcFmwz52nkwB+N8Ef7edfUuek/WH61xEnzJRr
azv7Vdc/T+XRhibWzqMCrwn3PqXA72UAD+zSWvXR+vEST6+dbh0mX2dxsLr8HgEq1jhou4IaDAcI
ZqbyL7Bd9YETEf+chAXRR1RthDsqAuwHcdMeAgrZGacy5e0FbNh6vBe7ZFHq48tw3xBDa9dan1gS
t4HhcddFFj21LeyIVJNnfBEQlk/uPQDobKXaXf3QSSqD8x8Q3yolTFTokAx+95G4QnxYnYjQrlrD
akpi6MkW80CcsdAvp5RbhggzNa8ZvL0ls1UZWxYEN5WaPdcYhMX/3AsPXuNvqe0xeQB1amoH2iAY
kpxtJIKBwop0QNYTmIEXjNAdehREeY1qECe2BT3EkyVqdBjnQiK76W6mkUbe6/5fD9ntuNtJtDMP
t/h+duAYARLr0AUHDCuKXlz2/QxZHKdN4PVMb4GD7oB6Tr7cjzRx1X+jgepV5v1OLI0jXRgk06hf
GcYO/AyBsNyCgRg4210+vOMB+7TBYu9x7oD22/BIEQy6+QpA+c1zGbai2LmvTrLTEJCRHp/0Ptg+
v482HwClDvcGPQ/BvT0LFgA4+x9R2ZLEeaUqlAJs6/RoKo0ZPiLNLy5+wCiVxF3F0YFhf8OGe5l9
d5cHLEeQpXAoALstAw0n1nU1XGOu+CRqzVXkHmMKyPtFXRgq0JFI6fKjK+FUF4pM9GkocqitUHal
GTZipiMNx/xp+16Tb/0QSLbGaC7HqSFhKuHiEZ8fkp7K1DncDNsGK8H52m/qbBjkwvdkzCl7AW4f
OQhmCAA0UJufMm9I92eMDWDP8X5eMxz6RY/tgkZfzgCkwaVpHZzX3OIuA9GgygU3ABLQqDg7OUvf
R/yR1fqw6JiWIivdn/0dEHY0Yw2mLvqJJS+UuWRmKDjcAbEj4LU0rJZdd03/zGQbZgvmy493aZWK
64y+YHaHTIS81OWIymT1QK8EBsGA9/PIK3bxcTD2dPe1mb8xL0zpbjVA4GZmPZDxU5cSOgKhib18
P6czzMjmh3RUHLc+OXyCZDEhKAEFXl2U/K4/nIvgLv1AxXMpDcX0nFWc+vSteLs2P4VLO3ACloS/
c6JqdP8PFFaaPRNlSvdwUP6Bz86YH1ADsDaZ2VLtKWBzclfiN5bsbpoOwnywKn8qx1DUlrLMqZlo
Qs19j+BgV85gAsKH9l+wvo9RRNm1j1cMOMmwfFeMJKyWyReJdxo77NEQlI1JSryEy09QVdyVXiPE
aeXVJYC41IlAXp2YrZetyEmcmC8/vzlDx/STqqL/bpcTUtCk6KzwrXDCVaenDUlKYTGWc0tdzyk1
+UMScnGfqM4LZ+PdedL/6VZSdYrZGFH58unEWeoCIExJCJyWf7PSvp4hX7LIlOUJem8du3vp5RKL
PTZbbSP0V6hW+0Uw/ZrxQXEw23OgyBrtUwV9FLtHeh2WTTeR79bVpvuWmEeoYYRHiH4nY01wOqPa
5dkZdLHg5H4QAjn2CykKpkIT7KY7MQyeoIJne2GW+l8vCC8rD80tShixj48HDurpgx0NTDDZKUxr
s6OrWjN7z/ywPNon76bw31DkxOk/S0Ked5eTFVLTD7A9lQXHpSVAQYL9867SxTdfY5C5iojOuv3p
J6hNE2IocVSYspNOJd/hhaRQofsgfkVJIi/wT1FAgZ4JrXvAu5kR8uUZWe9nW+3QuZhl5ZlJXCad
juUCYjjSbztWwIRNtDgRPv3Un6+kC3uNv0udqBAGhbvhp5gogUOYPqLsGQMyk2yCR13TWH0hZHib
Epv5vxDAooeOWxqIewhNV+TFFke3UaJQpeZj9z8Q6QKYnn+Rnq1tXo4dmhLgjy2hrnKfFMo2i5qK
zPUN0jTgD6riz/gdG5GmNuD4SwaiBOZDJBmolG80AHk5Jfe/SLucTrZm4k3ePoxHQUD8psGda6vQ
WZS1dXjZjKuWUJNQWuOD6IM+rk2W8rqAygSMtxjinkr6wCpBxZqCRiwa1IcV5HXAht4EL2U3onwh
IEaqApsro7cqwb6I8W0SrXMsvmOoSAmgy1JMXoEVJvN67Dx9LFF7Ok711gYLw7ZhJZrHLvfQWMht
E+EvTC7wCgb3eQaJ7m9Hj1KxZDs4Xnk6bXiLrpKD+WGF5jMoTgSFNcU/T+ZcFsiJVRCCcivX720A
JMmakyRkpV8lqS3lfRwObHW75MVFN1x4XlvocqpYb7lzTtvO8tlWnKhYzjbkPplnmAZ7uYx2yFFV
T8ZxEUWXm2EEOZqmQuI8CQ09Eh8HxSrsQIphjY1PiQmZ+MU+Yko4AEbxEvE0iSwGXvEoLVkjgnpy
ONsL6ISl1ZJd3GOSR/NQ1K0ZL6mB8A3HVvSCqdxeXUgQ/cyGuwBEMJuN6y4o5fi+oiiyfX6rbv+T
aLcyEJBE1AlWEFdFzvEA6OxSjhh+BDjwZW7dgRZhq1W5NwHN4WeNdGST7LdiFs3WO9o5r6vEF1pB
LzkXYlUub8eox09xmXxFHnQe09mIpCa1pHJvSuJYTk3q3eqYD752RTvzzMzsV6Ps05SVz1EV/zBr
jYqeSeEzEXr6yIkDvHUd6pV5cVAI97BD3eds/s5sLI8H+J2Np9mkBvUVBJzWU64LLYQSrY5ccSp4
4+ZKad/hGlfZU5mGHtvkUTbel9Mur5C+7/+S/pAulqEeH6m2boqU+oZ6Nc35DpXTaUwYFtoOIoEK
rVew7iCkpgEyFrqg0X+4D8nnK8qq8yCD6RUeOfKLBv20GAoc0RI/+OYL6U0BIQaeX0XgLzv1FcOZ
Fy5V3Cr/tXgRewaIzFIzVxjRw7+kdhBPpwbPgBAuhVFwG6cvmfc/rxgH1I6JCDzlituOqf9tfTio
jMFvA0UUKt4IlEH+pVMYlD8JoENxGNggFghVPmDcuVSQkDjm9cF8XxPDWFnHUfVWl2Hh46bDxVKf
4wpT2FSFrJp2UazahPlsEiO8sUutJ6CSCCC3yLQ8LE0Et/gP4k6i/D1jYBaCJWBbuzfjCYTSN/Y8
84e4YEmQLEmLkCW9SEbtOjp2+nDEf/+rWr5/QfIAREtZVa9YtvbMjjaYiFOGy/T4oB1w3pOy+i0+
4gPF3oTSlrMaEHH6ti9DdiBvcz0hsGfAtLP39mT3bMloQ9Ey9k1/hSASmfiEFKD+ik4IzqDo7fn0
ui7/pY1K1IdOmo+SlNWMCW7BsxCfb6De5WyuOqPONDKdlY3wurfXgQzmvHJ1+V2H3lbdVojODRvc
RvLz9q88UAgi1eHbhVSyBBWzX1gmuA4qiauxI3LMvpmLo+6yCRVGjYSWnL+6udAixTBlmGvARSdW
K1kkkHiHPrV12kF0PB4IKzayEzJWj6Hfi4z5MNulfgBGS21mdMhd6YZBERUmCM7KnWsdQjkrBRzK
+a9cW//d3RD0roDjvDK52ltpE5+viQsQVS5htbYhva0Y95KRkT6c4xsyIGz01PwyQdiEaaSHQ5qT
y3ZKHmi83gl4txOkaaU2aO9pa4Le1dd1qcgjbq4rbKl2Csy2Pn+J25e02YLJ5Yp7dkuSbxtuIKdo
Q5oC3m4nHRsNSk5O27cawMLg11fQBwSYtMX8b+8dXHyDma86/CN+nq/iEE5CmKEydDYMPq2HHpZ/
KXHraufckTIHDfzmS/wtKtfs1N2T/jlgUP9FViRNaiyDbNwULWO37F/FpPwWQ8bHvvkh0DmSYbRA
IyhbzXPKVyPs0npKhrPg3uU6OIHKCHf2Bdn5tDP6t+Tj0pE7FTMmO9qrGUYYyhohqWxgtsGN07uf
jViVkZLCdKILUdfu8hTh1GSEBQN1Hmq8ppqT2oXsfRQTgsmlJ51DM0WtaZAAJbh1gIHXab5LLTfl
Z8rfkxQ1dnl9eTf9ZXAphoGUIMpTT95yzrGp1eScJ1mhmhxRvXJcbz2eVAHJ2CgU2ZX9kO1+TsMy
WAK7b8WhmFvboURJu1pv+TPMlrCDWHrLjEsC9m33iRYrzbpWbR8t9MQ5seZzbvSbi3Q8eU7uEngA
kwwQmuyU+bxnersQNRfJaEkXAbG4a9tpOQ31CdwqfYiU9cpXLApLzsnys5IrOc8sHx6NcsrWeNRV
OQ24pBRx+E4y/3A8OupZbElqNJ1c0Er/4XXguY0DvoYQZsk2Zhvm7dYTFgh6cbmzCgx5v1+9qVn0
99CI0Jw12LlnvBwfZg0LEtWyj5uq9tkph+JqMRm+dDbw5TSNwW1VCgeZKt5XI00N47F7T9vqqVc+
UO9UGhp80MieSE/cB/Qw0WEzTP2cphHlkjKifTEqcGvLxxtubBsQQJ8Ma2pBHbPseWajv91WkR6k
J09moazNEC17gaHVX36e3+JQdcCHjHOLuukBgZM7w3I18XsA63FDNTwUmGh37TbKaqTXhAYPoEwZ
fvSw7HXJlqEkk57AApijE+fsCZ6Ej/39Wfn9YEg164GGw05NFORzyFEhe5CrMpJWDDFkiKDtgfAs
au/1ODQvTnQni9VvEUpv9hLw4jQbGU/h26WZgR4b0zAs3UGewoA+U/LXeRMAIZYj4FByQ8M2QKnw
WpiTdXkez3HFPVazoZAAAEQm58wvXP74YDguHfu0I1TUaOTH1LKjdXqPNy6b6KRe6fbJRtIWyscy
/yIJGf9eEcP5Q3RNbQCiDNppUQOkxYPdWemD5a/1mmGkuIbU5iUWdKcStlGOJOnzarBs3QvDHG9N
ZBu9Vq1zfwT9lAacaTwFwrtOo/UZhg1B9UIJKYwjVBFlTaf+/mcRX8ZGGu0E+a9SXeZYWqu7K8hK
Mrx960R9zixoSdO86ygk6WM2aOQxfzuefBTSUvWaTZoi6tr6CsCIunaiP4TK9fiX4aRG/Y497utr
7nojfXeuNQ4nW97533qLFo0CjbAu+3Q+yp3ktJ2T4GwXtfR4iUob9wgiCpNfbfMPJ/5ZmrD9uWtj
4u8Hq1DsQ5opAlR24Ew8NZT6DJqDWtWuYgNJB1/gL57yuBviiN/Cba2jmKrjOH1zo0OV/46nUcli
wLbgLM6MOyum1SeWVQVHfZPUQKlj2H8HRm/vT8ff27T3cGa6bAhojLhul4jiJ1ub17pZFIE8ieQQ
XZOUISrz0sPbaDLD9Q1bQyUq8jTga/Upo4bcqPUAZpPI7nxogtdqsUZ4E6fiDW8y5Rbs+B3I1cK3
dV5ND+CL2Rmxh6OX+vK6mnbI90DpkeYVvK4QIIc1GSNuLmmsxWKatEDtyHTsDVy9MF9T36iUtXWN
hlnZ0ct60A8SJwneP2hHaPA3LEddgXhlbFjcBA4+KDgYqFMe58IQI5E+tx+YoufGVkxhOd/vF7IN
MLvS5o9lFw3UFCw4EfLl7dulMQ9fJE7Li56nTHxaj1+ROAY0S7zuqbnowgkBA+WKEBXGCcGuR+cI
aIp3z/a0FMQ5Ii9K7W/eFOPKhNUzVnRps3h0odLuqPBxHz7LUOLJlzI98cafmmKaazXC0qAzhBzj
WDw50f0MLhH+LS6NJluvU30WvscVSclO3J0phhAyhrm+tX86mwWiNsz/T+mFnJBHntksyQeWksHb
iTaiiOfC+ezaP3XhpYWclY3S8z1i4eqeCel6E1BEp4aY8iFrqMbcPdN84oN8G9yk49sU8L2r/NPQ
d+Cpe35loSizp5JzarNmlgB26TVat8gVM9oBSPdf+EXyJj2fr/5iRpf/S6kBibQMTPKp2oiefdOy
aDfVu2zaEWjsw6UTfSYvynsYGsZ5m0NMjUnYeKcJZtlHHmqZs35hfltpKabH+95VdKAMgfxgkr6t
f8tzNlPKga8AZzhXCuOBeVB3h3OpVAxF16ToGYJg506bD3y88OF0/3rXKVyCLi0noKZHCoL811X1
AhKY3cKgj1E1puEK1juGhKZXV+XT+43GnmTARyztbPQ7DkjDLloCUGrFEWzht7yIcuIYTUk4oIKx
xL3wapv5W1brk8z6l4X53FHlSAItLvK0K42d2X8EvgsxMytkjziF2HFUSarq3pykZSelTRX2t0OA
iBJdbqJ84qX1CDE6j2fkYVU8CPj0FzNVsnFaFnGxlqkrnTmJ6U2iibInRftEK2jZQDXMqkRnWTuP
C+TM+nPEcarcw6t9sZ/ixq+0kW2K29cxuQajgEyPKFYDtXHNF25JHe//18C8KJQyPT75PLgDmL0X
hrFo9vl+44LGoD/BArgVQQlgTkJ1zRYcvNM83FKfbdH2bur7jUk40grhChwCUVycFXTqIvN5cgdP
Th+W2aZYzfJl6GJEoqQ5wmsuBQ3s7LbMObaC/eY3hB9B/9SHDSvZu+UaQfe6TYGgskSMTNmf5GEt
2+3Ni2N0z4dSVIDoVgEH0M75OuJD5gu8OGzdZZ60inl/znI0jTFUVhhj7+nV6BLF2X19/I6POHV2
ogB3ABwbbvaVhDvi+szkY7cw0b60ka2aIAR7C2x7ViIGd8HugAXAx1IWCkdimLW2/JsgSV7FCcAc
NToVxhaXb7NAaR578ayHyNAIFWeNzYub6ctbMLOoHmC34lkMRo2yybqIyVXdYD+gBLn1OelvUbeU
dK+5ACWkVMvefoFw4E+M987yuAUq5XY9BIxTtkfQFN2EW3TfOrXlpCm9qSgUL8jIaIUJ8CgGnqzD
j2fe+IKmOwu7zOnYbN/gzmAguU8nD8OvHe5m0UpqOnikEKJe62yrsphunRSLzPOYKGOkhd9ghzLC
iV9EWyVtPxtKCfrj8lfjrw9ZSmZ9yXTHqPtSjzTYmBrB48bjeywMEdYLD0kSVg/ktH6u0cGry9+V
qqHiqEv+2uQL6fF9/zWoEMIDNBbi4TuXbUSTf2KmrebSPDU4akSh3SK+7FHjbGfTgjYCa7wo0sQV
RMEDB7n4DDogaHxV296enxcxkJMPiDcH3Wb3niVv4FH42vVuVX2zC7zvuPSmZH653DfMQ3jOvgyk
g/C39axIPn3RHK4mqyltIsQuZnMc+3Ad0caSMcg0Cyqr5AqrlYzqEXKVYqLvwzSSxVw8fDCEyBqs
yX8g2bnd5ooOzN/DUiUmry9PZ6xzfq1I+kXkdr3FNsbGzDDZkB4poy8wnBY3xSv5zCBTJg7NFRF9
JYGx0smnpjHTdF0LdoxXNZt5KPWR0Dr/hVt2UFah1N0MQXLg3HYfeJWQMROtVirthouij6SIyTaS
Eqomfdw2LModmTfJkP7QanHTSip7gDAInIkTCipKb2fOT+2obLIhhOxlmV9jLuwqjSF7L4nQQCY7
uzkR6Q+Ah9oU9mESRswCWuBgafMUT5CH13mWPd/9ASqhZEZuNkWo17YTETTNibsZghvhc6mPuDeg
Vs7mQ03WlXmmuvNO/qpQNEl6EgTlAj7yWzgYGkwXgu91nnVAfK0T4OalfOkeRkSE+B7hvksPNAtJ
w7dem8+XlDDER1C19fnPJl9OnU07cZHa/od6VQJzi6SX83vYLVwMA7BUlmgURASVzv7O3xgCRsHN
5/LujGNxDrBmv7WbXP/dCngxrAf5S0/vuYEZhCaCPMOS8AXAlc7Z3dSzpuec/XBMG/tbqlPuImtM
uciG15cZ4LoDpRq3RlkSgPO0S2YaoN8rerr0NV8/3TQwv9NZXvNVBAOTsRpjaYt+UCKgO6ODqI0r
maQx76pAfe9GBZZ/SvK5lhWQ9LkNn45oPTB3imW4Dbe8g3EBwZN6Dvj1vCn7aIm9xwksCKV+koaB
leYBK1H/bn/NDaa8vc09/VialTKAjCK6/nnZtnUphTgrEtHFSatFYN6FLtCHUKbja5ia7gPNjO8d
LgQINgIlB8gEgdh7rDvp0EjBwK3PxI+Cmd7+hi21uiMVG09YYMmZrgky9TF9GfYLeHyuAexSNj4d
3h9rnv/lSS+HCX04qME0vnqMunwVA+3Lo3ZDronpIFLopJl0jJbH2IH7T+863gOcT4KwHu8Dq01T
m40mN718w4/BDOTnnH5ENQZhFRIsjRQChQ7ZYh1gCufReLerqPT4fmSIQss47xdupvUVIpKmcrFE
6hsoJvxH39WDXgyY/vlFxzojsULs0myjP9VeAXvtIerfMtKSRN5EWi3ufs+TW0qVSmC2H+C5cmZT
jgdReDn49VWZUlpjk1zTTtkWvbhLLboByO1fNEUC6q5oMK+qRXXF5PWynsSwAk8qmQLbhvCi132W
08GQZiQffAVvsCHCKm4BGWXbJYnSTuN2YEv7K4O2IdU2tn51hoYgPMSLlzt9/A4qDqRTF5VEmLWT
H7qgjxL75O+MC2Fd0D+USEm//1mLhNFr0EVU5GvwnGO2fVknqDclkw4eL8XgWeNVEnPWreIePXYa
vMjQck5vujWiUZ2pL9Apxx/Hm9S7xqwDGfTlQmzSSYJMyNDQgm4cqQ8+BHJZhREJkCR9sxO5DAGH
V4hPaI+Xzt1P1gfcT0BCozVbCZNHRbDHNtxU5aPGvvpyx9gjHYgz0+7lirb1HcfqXSc8OWtfJpXg
JqTpb/s/Kbk62wOxZpF3C8pR1/jupf9uDleYs76mZT54acTFDfk8Ul7ii6Qa+fRJRyq4phl7Lm+A
Y1nIR/1mgKNs/L19++BWf1gbjO0rKvnbqrT8GYWMpwE8oQ8I+wjK1zxAMTa3rsMty+KmU1qfEP3G
JwfDhXQ/DA2Lr886WbrCxvnX1aFCgtLz7rHz3aPSdjY2Erssor02wxSVORYxgftb3J2EoWlO9HCW
gNDWot3O5OhNn0g+fYUhY5ylj1FGmacG7wmvtxZKUvZRYNu37yzQLeZKEft4W2ctp7iJf7ENQiCB
jLRcMtM1kA21b5FgbDD3oKASsskUIUQHfQcIL9steDWPeU/Zru1GsaUbhgeRE3kqMb9gVIFedDjN
5qSiyI8/9izdSNRWZliqdUyh/iLfsKWDJlgXxCg+msIReKGjF+LdYX3Vb02B06eQAdZavos7oAW0
+ylffNBO+3QEvkLbqNk6SKRTmqTnAjJhBU78pszxozKWqg4n6bN5kLMhclG8LO3gZbsOcn3EjGUN
DJkaxdtMGkEXeYU2c4GWhTtMejQ6+PS6zqJzYKmmaknEN7SBauajVtMSzi5SmTdxy35KenVGNjBU
oDKygA0/jn36yeyZI7vSJu5UYhQSFXJwAYSq0Ia5eQdFosH4VP5wjm7t7O/w+gMZ9K4+ImGVavIp
Zv+VPs1gQHjal/Og/TgkYn9i7zWOlDqH1UlHXhTQA3p3EQPewpIEHbxltJ2MER1fLA55lI1hTKk3
wlnVH9IpXeUqwOaKvxgw8VN1XndzRPv01y9sr3cbkT23mP4twJ3jtRA5cEzVUEy8ZWChuN9dkNLS
KC7m6BUUu3GQSp4mfxZFvFuVYbwA51ftbgRWXn2SHn0KwqRd7t5ne+ffYUWaJdGdLiWOLwX5l6XM
PCuw2ajHFA/hClh+yY4jP8sFG64rhQvK3q8/9bvTjbaV2TnjOpi8drFGCrP5gNKFcnjA+BmrigfT
xeC0/UmDgI3nnlU656CfgBtkJx6cOirEkuOYNKRqstnxl7POakfx/kA2beigUV4kP0mbO3OQm/d5
YcpKX48bOdQpd5pU4KKYWBgaCm2Acfi771tA7jLJH9rdxLcMCZI6Orqekw3GXuNTtpOfIRwHsBxX
wX8vP2nA7wgtjH8o6achQmYDrhsM249PTBkgIRZhBOhEVwKz5NesdzmFzkx+HLzgulUQol7ALPxB
B2PvuiEtSLxMNHIW46GmfUZZ9ZeANxry/LYGc6YsleqOCCFU6NiMLhqm3PqmudgWXOxew8hxT84v
egcKTFgmgnwZHq5zj+gDyuW2aV0Ihhqf8lIaLmagNjZuxBx4yr4BEAdDXHC5ecLsSa6/io7kNDDQ
aqYSbEqza3ZdaeRh4rlTNPtPkhg1aWuEA7hdpzhEFK+BFU8ucS5NH9txppVbMa7ujqBZKMWjNtfN
dtXLDwczllhqFhDNxXIr9lGa1j+y+0SKtSQY4YPpxI4a0phH7/p3sQSCpG52FDkyS74ILBFalyqn
zvCCR/9qHPCh4lTEgMZUyW7fUzc5VZinchrY4StbtBoU4YoB9jxcqMd5PYrBAHWM4rliNJkAzo7p
BRTyuYp3DNX50dkB7NQ2RV1BTWQsO4psrep9MPSayQihoRRBf+ul4sUgbh5tU8oZLuKwDaofMBDL
Az7ig3MMFD7Ez0wlozWVwK/9013HF0RDTJ+25eK+6XN8O89b4q/AGzAgI6iIxFo/Q/jVylN89n4P
App85FA3tTK/KtKwPPr4xn8omIDguQsF3BfBXDBB7p7ZQ8EpmSBXrEhqdLjsLQF3lEBITXDq118/
fH7Om0Tt7Sxdy+YqChIQBZlswE7KGePfclsFfImMx9+eoCpNO4ysNW65MHCM+bgEPOV+gs00bSc4
7zkvzQ5GgsIRNrFy5RkoOk+cejjRlgMteYSnF8v0+5FfW3hvgRbBrNtYalSK9LWTujr4DAC/+GHG
upOBuqeB/mkjER0qQeOTa5QVDGODsEGUGS5jTkuvlfNknDFV+LTvWTRc/hWCVf7RYzl6sdFZ64Q0
NIQ+HRc3/jc8MPjlWoO5G8nQMFAqLxrXZJduww1OJT+/dpPmHwO2G81reGSzV/3jPA0tjXLTtaJk
+eXe01OqOYYxxwG97RWVDhoL5relWV+qcENr3CeAY9QUMWBl0SU7KCfoCgOBSZ7Xqfk0hGY9w7jP
Uu8z7mfoNp4ydTbxg3CrjrGrg0azsDbPFwnrUxRlKVjZTJ7bK/SqtIEH+ITIp1Zn6MeSdkwuSmVt
3pr0FyUKb2/ko+jccvpOFJlAp1ChcLelY0KExzaT0YOPPe9IGKShFZwPgZApat1UUGxqF1qjAeWz
9LkSgJI1NyOG6aNIRD49eo1PbFRTTWHgG3fnW+y1i/yYfl8Ww5vVxTY0rmA1r0A1Zf4EkGC/oNof
CwgL8++zkg2zJJITRhjnqXHhm23mb9k/UDAW0ixVZj4OPLGKvBCZbAMErr9FyNA6UDLYS+cgH51V
yPdr86fIhJzMMZImjGMkY3j0yM7xld18dh+Yxogm0SHN8Hy53uBO+HBexPRlS7N47o7IyMArtbTg
ADeYHMh940vJFRKG49fl9GEbgF1wMnnicHX4+RYVpf/H8CtXf49wvRwr5OBWSZkJb/cNpFaGbS1V
JAuQ4/pbwIFQtoc+RZit2wvH6i2aPAGV7M2SX7Em08kyZ1ey5VjLZdCTthOIhMe5Y8vHrAG3+Sug
PuQi0B6Fl4VpudXZ0Z/ZUD+xvKLfervLLloPMQOzIRLD5nX0ZVe5pAggtPLmLw6PrFBarpLStnPk
npv49VjgvdZAkFUIDiIFcLlJNtwHgERcLfBDBe6/c5XiHy+pWWoPMr18SahFqaqRql8ySvxYGNPj
RfbJT/dsca2OozaRbhQwMxDhj/JTyGplt0GVkh0QmeLZCJQZlYEFXsghst0OZ7Du0uWApSR+cT5l
OYyM+PZN0vRh45IohDeMPmAYTZveZT82OM/ENVIF/hkXeN3aExeFs80RG1nPeXf0Vv92SxIycxG/
DOqlDJIYTzWngSi8bNC9K/88IEDsbG7WWvgADfrdIXAAP7SAMLsbchFU7uJCtmAYxcPn7WO45dRI
fnFuUpdy1ADFd+NaIIy4rQwa+gd2d/V1iQNF0INA1TUC31BJ9PL0GxJthxU0PwxY/ipbZDaIrFHN
qBZoV4U3V8Uxfa4C5dMngqtVoV9ubJwgv4+gxEiCdIK1wuQhiXrZbUM+Zl2j5tg2xIDxH5NAPoLv
QNdnnVuylyeP7OlUn+qexKAcyjW7Ee+6WSEGj4Z59wIueccavfHY8xtW5V6U0D/2utgcw0Hx6UYm
SK94nGzn4/NQZvpmjcOJQrVcSwgx1HoOcjq61e7nK5jGAkhMDhLWL+5QKv4jc7/AbpkKrhyYVnvQ
ZtVDCuOGsWoWbsAin2/XWkZTzOSeRMGv5+Rs90RTvUdoc/5vklj6Z89vY6aBQTrJpmxfz7uX+ORK
NIPYqWZ/e0rrYMiq1EhtuilQ3KrSLvS+cJpw7reqh+m101K1il7jQDBLVfIdmj6iE0/FyyGGHNDc
USkLei+3EiGvtn3YNadVRqkphciC8W6P2L8W2kCoOFEQpvemCzo0AajQvBHA6WAgsmi+wcHlyJFT
Th8ZNyDgNslor6Q/qyAyrgYFvoSTFskjso48/FsE94a7rLD1GvI2WcdSQZ6VkXu/xA08r8EAwg3g
VvJghPY32ko5OqJhf0v2/QQySqSYZXrm6f9ojR6wXpLHnrt+TqTBbrZ1CqNUhFQB+pRzex6S/Xcq
a9mnw8G+EflqNb4cbofqfeATTL9UdccZ1VUq9UwxHwGqX7BPa9uz9XkcjcbTD+QQQLRdCkCYnvCf
A2bsv9/aMVri9Yw5NL2OmlXGIz5M6K22G2Yu21KY+pgGWJrLJShNzprKNL0ECA+hb2/5AlM+Qk5L
VhqQ61W+WsqSKolfRuiEhNB8Vbm0k0d588O+FJjyvYtskHh7TEYX+9gWw0Jyq8yLzR6F1badiXVC
v0RMQn5SMhzgFdv602RT3uYxMSEQcPKQe1g1ZxBbCoSKSoHl5jGKKSoKeZQGGtcDLifQoYcnf181
B+lD70pBeEQ582Jwu2OGtCjB+BBD6RjHmQPwC8h+dMkxac8WZvoIKNEqHOfu88sYnCWFx+6qy69m
a3vMTqlHP3jc0hAnkFnvm/3izfcZBlHRS3LdDCxvFlxkKW+KQm4GTWutGd1Hb6C2RQl9jTbvcNE2
xmoi7sw2fvfNIoIvDauU23YzOME70SfDAthW5CmWLuvldX/+2QO7FvmvCXR9nA523cfgWa6uMddk
4wD10vOXosBn2kab0Ecm3mrZuWKoPejrfHtZnLW64s+a9vjPWSUQ3804IEwRz3ZFW/qEE2e5MbTo
zjH003ZP0u5wrRddqHqj+5yJGCpPMuhNw3E6Gh+o/7mKInwweebLpgWLPVyvylCGStASrjD+tZZa
gbhgPqOMOJs+I27FuSw04g9gQsoNb6pTSfbSsWNebwjj1F2NkhrmhDvheAJDw1We1ZiraNI9gx0u
xdnO0R+2MU0pLvdhGj95BvWG8ubV2dwZifZ5JVtuTlTRvvmJTC2X42lGXjK9+TY30TmYcvfvpsvD
mvNab3PajyMdEgejq3EHMA8LB6Ap7ksH9AqUnAwPITXw3Bppxr80SqFUD8SA0dYr5+K/WRMhnnD0
1Ts4Xvq+lVjoDBxjIOlSGr5MGgSgUtsvjf/yLsrxbHmhbKWWR/fDE9m0G7NFdVX/vP63L88FAGHb
wpXM7norK1OYKoIo/yGktOHEUT7IFusTvU9T65ZXTNmCNA3Ibrj0B34BHVMZasPPi2JOpRqBwYaj
fDLBC7uuYUWAUMtGVAn7sQQl5v/kJHVW2wgNDrz/Mym1TSTwBzLqGD7h0FuQ8rElItsHn+rdx357
7EQMLwyeeH3W9GljBe+7+nefVZeE8jBfpAf/1RZjrEclzv916eDXNeTCzwg7ah6eMohoKqDHDtUT
R4ASm/iziDeB1ywiKmK3volSBFsw8ziPcfzIuCm6O3pRnCv2WkXIKbZKiep91+THLnjJaqzxCiNw
YAwmplrYittiGh0SRB8TKoNcSCaKSRcQ+EgH+2rvEMoBurG1Em2DsDjjWIeXwXqy2KNqFmCDAgWe
nJM97W9Qmj3vVcokYrizCVq1qbZf6KqMKbEdzmtMWI7lva2kNobaJdaVoUY5eG8730f8AqhFisqP
aKntlaVBTejWXFPOlOpjQJ2gYy9F7b4S1X5Ava0vOP//l196yIydU4l74LQYzQDImtU6pMNgUIPr
WI7DUB00fWYVQv/UbWGTZ0AjNjkJYd71m7Hcgeh7ZxVJG15rHvm4e7BWEXmrZapyXkF6bGTpi9ya
J88jxRFrx9mHdCwbzDIzh91lt3Dzn+fdW2EPHXQsYv82kB/PSh4FcBkTEOhPEJH6LPBBwnELtUMh
YFXjEhtzj2sVwUQnYHd078SyaGhSEkUquhmbqdU+FqOHDGnUuYsyHiIH4ztXO60r6+vTSthEd8I3
4aqz4wya4HXrK0AJhRc6/MSDZfYrKjsUFAa7jwOXi4YKepLHUvGTTUhM4hnhxDSqe21C9Ngu4kVc
1Y5wethss8dqTRaaEDOZMMjdejpyH7u71FUfVfC2II2qY4T3l2db8UoWfxv6vqO9xh4ZVM9PI7DZ
D2b4N8yaT69HXIS8nZkKtMo+QREchovC6Q/oJR2N2P+qBNfB74+FVriWfJHSZ6okxOec7OTpXd7B
vKyjVEnEAUBYrAv8bbuBNePT7YbBoqovODLTJVbwtkffGikDARpBgLQLIzyGRmgcLtDwN9R5WVBG
GzsxG/qeNw9f5W1ymm7yU+3R3+VcS2oBMtMvsxyHr63G1DAZ23txFrrChMwZkGQoPxj2mm3pxGbV
y8SYNflltVkKfDNpqwBaehX24YIY+D3/mfwVW0X98OfhTNebtI/ypGIFjtdIJitv2Vqbjv7KDI+h
HRq7ePKYj1Xfq3ZAReLSMtGrqdkFLusl4HVX5ZqueC/2octpPurlvwQXjKFsMs+16XJYS1z8ZNaA
P/CeDwTWeaiIG4SJJn8TMb/P4oFvrjyvn/vIaEFahQ5Bnt8fLyOdWE5otuRXU8KzHySDFic4NpIV
raHORBxX3CyWQTIb/hC7lzekF/0tvA2AcWWqZPUQazPGYUH4s3Tp6z3bCCK4/+MKXsyf3agqf6p9
gBTCTDGucOGd8yGC/9JYWAuFMdz3unR3DFNbv/90yF2D1EC7b8M7NfOGDd8DEa9Sqvt90ltb6QrU
VM+Mc3tkA/GMh+xgt0oTl4/8WEh7EyS8wJdzz7PGc8HEGOPajjiWZDjVuDOIqHxKcnYmdfIwgUZJ
WlQ4Ihj4Fr+om+CciUQNNsEJUdTM3OkTnUkZAhOfyS8hBXXZ+VfpytYYGBWfflEiJczykGJqiNLx
WsNIvvSAB3kwvGt5QgQswjos+w7BkefV9r+GcT1UY+GvmjR9+hIP+P9oBwxns0DLBRO03LRVVEHY
mvRXj8jd8OXRZGn7jVGS+uLbxB5TfYnJdV6IjDQUOAI3saMLHO/cTfYX46UMCcHW6tb1h4vzWLk5
ns3Tve4jmGR2xya0yenoQ6Hw8ej8TRODQjAlHSYSbzQleaahmKV0h4Qo1Y8wyqb9LbCK8GtXKykU
hiOR9YJwplX+5pejBHMfVC46aeMqGQOyPjvnMg394UtYdLC+oOeWlRU4IF8ELaUzd4eMu5gs+zxI
t+97UxaWnjojdpo33Kmy9lpNGA7ACtw4uadIC2A6sRq1n+0OwFPtgj9lUC3idUVO/wn1wj7jWoNd
W+Ie0Tlcfef/6Ag/a0/H5iVc+wyDVHkPvvqEkKAnpGxgbvir+d7p1i4j/HbNR7jNZJCxi1zVcsyb
QTw8UGJmyKOUM4LcGLlvlb20PYGDG9HsOelF51/HgfLgK3GFMWBtUb7j4g9TUucxuxy/bHB43RS4
fd6nqhBK/2LXP5PXcZJ8Ei12NHwTPdJCi/Pnwo2B2aOQ3tgjqJaPjM4NqqFgQsWw0Pw1YwVgj58i
w3cbkR8p/Fc+hUKnAANsU0yw0M8ueajHx4zLGZNzZ5mTIjn9tvIvpZkupBJv9EPGdD5pgtjs412q
n6rzEeXcRogBLsBVc+dqb1mnxg9xmAWtlmsqFVFGBvr9pLGuR+S26rmo9Lams+piiL1Dc7M5EjGD
b/uCaYOOEqI7+a1uWkms72tTwAtYcPGPaaFFGsNdx1lr2j9HfumRi+bIR0hrXV5I44i2Z+YK5qyl
n4s6EWpf6nzS76yqvG7R+EC1Y06QX8yH+eW2in2H2n/CNSUKy4690xo050A6n87ny4Wi6aXXD6hY
fJxnLteuim0SFV68JNYmP9yiLiAyFmqBYc5g41qjXCLXUy3zOYT8wdWrowhsxtNa096+Du+9XP56
fkZ67omlE+RdjNJC9/rlCJDSbVQX6mChgxoXTyL8Mn3ijuvB5YAK1kDe0L6Jv715Wim9MgszuCnd
u2atzOqYS6RjDWRO7+VC234fAVGPA8qthBuirPfzqH8lm4SaT2pcV9qDBrZQbGP7a69CKEsZqgnk
IR1Q2kxI5XN0AaZbhKKJUWnCLBraqtjY3/ynLv07fm7YqYO0dWT44Z2Q9hGuH/UINqMFDoViPB3Z
Lxwmx92xDm/b0pVkyX/RpSftWvokQ+M5KG4F2br+lBahuaKBKsgQbJknpjnR3sk/e0+Sl34dzbqd
hTS37aVpOMfAfgceoIg53U7AcF0s4YQjWNGuLrDc0bpO0w8+nLF08v5BlzhS7vJs4IyrKX9shUM0
CQ1g+2ve4w9SsYWh3YGbHn9LEC/wesr95HH4PjOFMjMNucyZbPICsDHdpNjlZwX1zKSj1IpYJKgh
nu4kRSG4j21zyOVkvMhqS0zxDh0GA/sOAAFUH0/bpE/YIJ3tM87/UyKTWMH6ldqxuElG8EIewHMP
PAVL45kQQqmpTfi+NLo2d6JgE8IIeU2aajadg758fmAkVfwRbpHzoqo4/I1Zc3j16TJBGLDcIg9L
hV51TOkzgN9/sB/PHE8G1VYQ8xA5N54aJMK6RX7yc2SbynatXQMX/BwcdoqqLxcQymAFfj/QPRmR
xSNYidRj0/LqzK3jkgZRytjCS0IUwxV2FHukXzrpChRglITX8kKevTg4rDAe+myEDS5KQ1YRZT03
mr2N8gAF9m3gKV2/uR4OEYVd3WC/PQTY3BuDbH8KJvcW84XkExv47u+IFeovT5gmgwnyWJz5HuVz
LXIKhgPdh5vj7eYg1E76z4oZA5dMlFoC8raNQCcOPf9X8Q4LcCHQDbbkeTCq+Hf50+YXjjoipzBe
4TYG1cJVbTgjFt6X7QefMoebObKUsH10JL0hs3mXvc3bqo2usw0QVl6K6qrwmTxkVPAmVPh2y9X3
iHXd9+8mnKIJ7zRSnFqgbZtMs771jUh+KPNdZmqgdiAI4bAtM2lf5sFF8ndnD7Av9Uk/MOImVQCc
0GxitpN9t2w05kViNLhrZi+9MKEgWWTC4MAaI9ZHcKA4OJwocamg4WoAXOnzFjdElSKnm9obZIHF
VBoQlxD6pr5VFQO1Aqe5WS5+ZP7/eXcR7eAV37QgjQa8F64zSDmx4JXwnGa6+ScHOHNgvrlU+2YS
Oo6FXn3uboP9adTww1oGG8stTVUzEzPE2fZQsoIwENG5eQJOWLb6/kI1WjD8stDqS/8MBOhOfJ9y
XN6ozE3YT+ETiGt9N55opZpQpmYRLaPBvt34IQ25nrh2ofHsBmE9Zn6eNcY2ZjpzzXcaX43YluzI
ezZQDhSFREmHJ49x/Si5klFik7GGwHHaN/jefkf8Z9TTzI2NegwAiYaJkjjTpilKM5nlGWfkkpQi
H05O6O9iXPPZrJu4QVcMHdFSREX5ip8mJzt1q+vDqyw2NBlcxMUTVkE7yA90GXf2mIRbWhILBOwL
J7lRLM4w+E41NORcTdFwUhiJfEVMxJ2eqsmRL+5v5mYkZC1LGDkIE7whtMkFmPzNMjKpQowrNxUr
CEM++86lQNyL80NLLZtP6Y5qVKlJqLKdI/Ujs92Jx7tf7OdoPKnStgqdR12K8uDs3UN1yMzqxDMu
GB/BsrVGA6k16jZxUinstDhrn8/LMRUH8zjfHFSIP3R/iTcvLRhNAfbXgu/X5FQiFHO9NOkzSIwh
0ZLZTsa/KE6r6s9z7iz0Qyff6y9mC7bz52sh/PmFxKiOpnVDyusDe0dorIDdAsvgiSiQ6okdRF6a
O4zSPsbJAhzisKbRA9VUy7b7WaiV7fC27To98POU05nX3tFb/EAwj/Lj6tFbcFo0TPCq9NoVgQtE
392BjRpbm5bnYcNYhpEUE9WsST5zrjo4jNC0vXwRH4ogHXNU35NKRytU0sroXPWSz4tZ6phf6dBA
67HpnARl23X5C3qa+c25TiN5JtFaHhkZYqa7DTFATx43ZISU2RsSOTGXRR9oxNC1ph/rO7k2ZOdc
CGJhqyHAdg0Pwke2NbXPVNpCUH5W3dtUJQ99GpJK0/SwdFZZlWhQWNuAylDv4o2bLNM2egwwxv0E
eNCe9AcFWuDq7ojy/aSQcfeEXgNEzVwuB5gjhhtVFbpAzltgS/d0yrT8C9UMxusLANfKPgqSlQAo
rDL1t3tRkLcqehThy8rEmkKNXZ+cMT7TYUtgpjzhMkEqAZ/GMKMsB6AiPpN5YMcgsEJvg3aaB0O1
liYjgmRDraKJpLbSAaOf4nvouHsuo6q5zSD6RbOI8khGL4FO7c2iU3SNzZgg/YKKJGS116JA7c4x
sr89Fm9mPaCjpcMwLWJgKhxANTkip+14CiUjvJRjJLMQkCdfj6u4hAITY+Mutg0IEK8xKYuZd+qA
TkqS+i0ABfUl4VOvDD30ecnVBNbmoLgZmyGk5fMiL61Ii3BNbQ2FRvLOkC+U/WECx+NBxVR2j92j
l33tOuMAnqhMrSFsmO8oOAI77pNNwsTBmjNZNR1O2kBUc1MFAPhJC3p3/6O1t3+lEdr63FsB1Yil
U5ojoZ2w4Oa8unxWcoDNtir18Jzr+X7GxU/oIK7oDUKWD1f/L/S17Tp0UIbhfqIDC6gKayjd47fY
uuKAK2R51px1v0HbYq2EdWTeozhMYKIl2q3ZjbMap/QO0Q4DzbsCBHG8aU9jRYX6kvpkbyp879gA
7+xzbhfUiUnW2Rp/OOSC2THIZcyaCVlUgRxG4PgiPG4D0Eyoi6/gX69GDwoJS4LNrkxamtsojtt5
qPo6CAVJr1EMfrwAcwCYinAMO9re9Wfxnkhe7JA44PbTH0n8jxiNnhHiHT5MCIsPUsGwLveb2hFU
2V+C7T1jbBzKOjwg0zlcfkKhS0l5VvyM/u92vWxBluBTTnPTBmIBkGtDBDR+N1fTBpzwBbGqKfy2
d2Yybt4aRDW/unSFNCIS7zYRJVDc9x1swsa8nrj0+/Gl5DZA8Ohw5r6EjjKeI5KdnFfcX5irKdDh
vIH8A0hrI9dRRN4ImwVRGXa/j1cBP1asGT9HZEW+o5SnhekLrjxtL5ySrtHqk/chKkirpieAZqgJ
roI0urf6G7hiByF9E03gpp/YyNMKCnqVhzDeW8FMQd8cUQiyjXJ39cNEEEIrRYWGV3SJR91n4rQv
TI5oHXE7uh+ic4eGvv3ql4lswPzk/pk35lZO2bQ+MhiZzvl1w+17PMvT/XSg+x9RzVL8LMm5w8bW
LLX99xHSdnWzKELPJWfxMs/ASWIit7fyvgJ1A8M7HokhsR1u8hpvAzNHDUHjiSpHdOGmmC1kKrst
n2dmEjtGtAajZIfaNRGdjZs9IfOVWxAXe6kTy76BVAH9b+ZbKNyrxC8XmzZav5Z2JRFkI5R8w+jG
b8Bq/S/GfG79oC/LIHhLYU+3DLM1WT/D9iZhRvFEa95oW6Tiqrmi2XeXy33SfyynUE1Zh4O0XFVx
UPjF89GEhiqiJBkNbA5drFlKh4tMp5KqseUKJtImRJwf5PS2ZSo3qLu1l3yiMxS34fpvl4CiCkvd
282zAgOABfZsEnVYyiebbSEr1oP0jOokAxGhuF8o5COqy2dDhVz4YosiHC3SZKy3L6N5ndTm5zF0
Tbfr7mJi+NWhFYVwwB8a0NYceMLl+4uOr+YyamExJzsAWlWDrF0zgUFGR4cdRGQQlH8k+skWbz0H
mqU5rCR4H+EsFYOGfzN8lBXjwd6uSzKmmobpAFftZKT/vioYt3FS0ywytRETMHYRsozc0lezAbqk
fZ/UxDatS16kAJfGbzMMwdILqMhb1k5rLwkU6bfXxPeT4UgxhvhVjVNTH53Xw2zBstMHmvMni539
8bNetQxuxv4dqcyUsjgysXKjG1a7Kagtcqdx1Fqhao3XE7PkNckT4IW3i1Uzqi/bd89NgH/+t/Sy
E6CLGNnVx/oK6JteeOU6kvOWsagPdtQQPDHbe80r4JxKo4si/ppsb9LS3kMb+yZxR2D9hRPCbSrn
m29kq7ZDWwa7aPPF/3FfgMs3pMPQM5hKky7enoVo8uZY7XPvCmZE4kKAa6VBmpB8WixtTQ3zW/kY
hwSd6sv8bb3BfpWN1WQnJBa0fmCoLwaH8UvScrsz3kzc9rzCTVcB9DjUCIvZasSCZVY3mfHg0lWV
+Q7qYBCyqtchRz3xpmjZ3HETgKZ/s0MG7luRzq4XVuQ7MwA5BVQzaGIz/k7D9AE/y0Ue6HRdJR2e
AXhos8GPmDgLtG13m9zSD6Y6EIe9+QH4cVVRk5ZfR1fXNeAF+IoMovxaqy+ExEOp9rUD5DbmQNqQ
gLBPAxbt+wNyhMgDOi7dGPU5EPmXRAT6VJfcKmtJdIMm1LMY+7QDsTsS9qMTYRo7tWSNQNXipfqf
qRd2Q72sJXzajx5cD1c854FG8zgqJWNwRGllCYqyO0G4R2LG8b7sr4ZMgMflDNOCt/CvKzEKJXgk
88XHKX/NT6fJ0Ba/jgnk73LWak4reQcguogvsuDzl74SpoYlXr7keOqdoWwbF7wc1iTR0rEfLQ6M
VMSTtwUTQnP2Gb9BTCOIsk7pzKuvz+6SkkO2BdQjaCv6poEZLLlwqJaMcyGd3BC80Lii8aR3v/Db
jSyn9Me8ugtvhFBR26h5J/B/YvnlDp//8p0LyhwLA/9WUIhrPVVO/u6cx4zxOvEsuxdCDfqHjmYx
mqdwQ3fEVu2dXkujnxv3psSMVo0m1ddvelHn2DC1bvZi6fph58+J/gTJ/2Kjv0CaAj3AVCHSCITn
kKIrm0t0B8gVAUFGnIcboc35lpdEmd23B9RVm3IPw0wERRLS5WGL+aDod+yVSsZg/CCsb/cwb1od
LI1Zzh99xU1uhEm6ifysWE+rX22ChIFYMjsDmamFtlFaQ8b1GxJdFdgFeFTjlR66CGXcaItq12oW
PrA2cPeBtIbs7BMmMMZze07dnGrl+6YO2rI9HfXImNQVEZsajX7mg4hYgkzCrfoEwxqkAU6Ie+El
86sb0ajfkLRnUQg424zYEV2u0Fn2T15YZ/B8Mt/nR4wiXmwjUD7LkhAynkqgUYrOZcaTWWsOKgnk
RHA5CUZUO2HtjMWLRxE3Y92pImRNsZOKrMa6i7qMDWhQRYoUpvinhSrgRJH/QM6CIRCfiDguOu7k
RWpM9SYOUR4/sxX7eezN1k7ZmAjMF84LPvZZVILsTdKWUEnmY8mda5FzxgeeOlzengUrhMuOkluL
Z7qWxzINPxuAONkSi/qdt0rOG5EmpxfvsU4p/B5ksCyEnKbEGSVX4CBuU5Bo4SVgtnBzlU3g2w8O
duwYyzH6IQseq1GJKkh+asICnbY7b9DugksNzTBclDLu0x77m/a1QUC7iy2vE7n4Lv6vLp3cYirL
n7HC2+2hxaCHsVsXQ0ZRzl/XLU/0c7b6Is5L36n+Bz4ZvjFb1dsx3AVEeaTz+GwhDdd1/VLdTHR8
IiXLWlXXhHiXdhUAU+Mgj334SBCKkKbR0XmZTxYKd+Zbqikt/SCOfewHFjn3zNCOwuILHpKtnq3a
4HVhMeZ+e9usjHY4Xe4uJ3PepKj5rlB4+KUYr+X/aP9+ugeRQ4wXLPvGaAipRCnznH5Izr0KjyKQ
ixrklsrxzqaAsY7/T0Ud4j9mzAHEnB4esEo3toeWcf8miaXKkTcECms916hLqobONTIVxzMOC5Dp
gdO2HV+yEHRpImhQP3+4/B9JnD+eGYgeVHAFyuFQbU99oJkKyVgjsZJt7jng9WG0U0wh3qdlJvls
miFSv13KentqD0LTTtsuPCjO+gUF26mqb+LeZ0jf5Z4DbjolIwVgXHsBpDIdom8L1CWp/Go9rLsf
+YtE/1h4E+j+mF7XMe0dQBSKBvemP0WRNXTYoQrLdNVouI77/ce0sJnNHpiD1eZZ9iBn2Y7Q9AAK
8Pn1G7+0yRjNLlSMB1dJ/XJ+eQnjBHtRtwe49uaMBLkQZ0vaEpjpd6+9EKCz6Cq49T152JaCITDQ
YJGPhYW6O1Y2k7a/sadYxyY2UNj0TxmXcAaJEtOwNAZ1q+VteB7UUwOnvI7EVdgm9ChfyHbY+PSN
zmwczbvD8yskDT7xdAQa6l6y1cQHw76IPVZv3b9G/+C0o/cIdCYP1SK1TZYXNww0qzbqf6c3293M
DcxcvXvZmJ7bOUY2Zt5r6J0LljnfNFKco59GuCbrQh4eSVqsWouPzndaZ1EOWbvP43zvhQuvqsxI
ComSlEKLh8qCIGxQFWgxjmRRjCZVLvZ16+YZ1NByoRmwMNt6OyOt26P0PgKMxiBfsayypUihbGxr
O2hp3Ejajg2OVPSnurqnZs22BQRryRj109g8EzUdR6YA3Fk8PaE4DGlG8CN2qA3qv6J/YMwIs+wB
BfPn5nq6CROUsrNy8m1SpEFuIFHwFn9RmBSi9ERNPVSPzos2MJtuTW4JRVE8kZZ42nQvBehxhUSY
kQcGjaS5sy0pVbj0ezn4eEwI65avRS6S6Qs9fRTHxw0Kbvu+XG2SSP9S2m/JLc/igo8SPpdb5dFF
2FETw2x2qVIpj6owrFrxfQV1ad/GNkiyDjo6FF6y0qvd1dQy3b6OMGAThH5JyUKP8CkUbEWAArf0
8bGajdnTkKSrlYLpR3b6nSdBgNThnHDA2NH4NATnUizGC2t52hMptjs5BxZ/OO+oA/C33A1+f8B/
bRLZFykHfs5ydFDnvzUQCB3XXDXuxvll36zXPTQHF9emrfwbbfxGMmkAzePTswgRanCk5Yf4h4At
nVJBx7izFQDC6N/ICURXsPfo/O3WNwceE+ENBhZCoyLgjM6U1dL3mxpdefpHUqH4tezscm2hFoxt
REQ7995v8pgQJxD8qjtc9U5O6VA3ZTrrNUYq5g6YUYVaKMCfzR45d3ARun6ty3pDVg6ciPYzPZTx
29Jzs1o2F4YnvVyF2jA9NBXm08YW1FKzMXCE6fDoku7RykVJskrW2OBvWuO6x27PKciTRe+9rv0M
UaNXs+pmrVwzKx69U+14hKKi5AdnkmbLsOWmVArmdYghiJQGPIOThPpIxt4mnIebh/2lnCvubxlM
uow6LgJFAazlwvC1DpDiFtOYbTistYyHs2nGWv3F+1QlbTpSncFJT4aFnchDKZCO4+xCFfj/mles
cUnybOhzgZQSoKH3w4k3cDcnZWHEIiBkSl7TsrCvroRgEmzu6k5RAFdMRmMeNiSo7ABEcMu55qvD
Xhz/x97kq30/es9BCG4tXE04gtZjEqdrlNtXMusafDFZh9aI5djaqrgEbZYPoM06hrvJBJ1JzXHq
hnH+Xq4ldbXdYhMz5nTgjpvFPlMChK5MprZK+ZG3pWgYOvefcdomQcB9W8iG9joAL9VdRIK+m/kY
zZR925XV8p9kKmYvRIRmCyNPuP+1WBh7jf9+ms9utDZaELDkB7XUmRgWvLRm6c50Io5etGmmudiH
zhW56Ydtay74g8KYFeeRMQItbabqaNyVJb1LIjFWTp0wwsYUj7gH2gQYvlNNaoQKUkpEMVHQk4tQ
jOX09696zN/XCc3TaLIsZ6UDZFXISd1bFkKTZdLxfcTm6cVbd+td/EBf5ouRx8q3q0N0fd1Hzs40
QTGnouL3osDZdXNd/3K5V5hwFd2H7dMRCoMgwd7+y686uRHCLu0OWnjaTl/ScpMfr2la3FNPiGFT
rtAzHsMAmCkNEo6vVfM32BUHc4xbUvSrFC96vxiAVGSgmplUhrW8FQ+/WiE0cvuq93HRiFmTpjjv
PJTY/sa1wz9n4iCEADfhRZ321/h30o+i3lnKi7+bVzzDj3ysiZIIVh/p97ZeDwHeBs7oluKDWtII
PJQFS7AN8eHFAB6T08HqoAYly0wFpBwdNl0UA+xxqdsVy6UUcb1rfXhCFN2nMJAQNK2Z3nIutU6Q
uRBSHySHYyTEEZFpOc9GxNTaSb4BiOxW3PRuDlPni1aLy42k/6DnZ6jDMb0962qq2IJV+Il28aZg
2FLOzCqUFp7QqyDYhmwe9sT7ozqMCawM886zafG5xMJy/XhUE9Jvq9FxLMv3l/nDljo7tEmPrrw2
E9pBqevIyJQgCrGYTqibLWA35pMKPM3Ka4JuS6fpJN+WyH6XUGCtX2LWHwTO+H0runETlNJOWnA4
L9R8gJdo02BA9qqRNnHcYg4hDxlidXQG1igqpMvcijjmEv2RxL4VWZGLINyalv8srFfDwhKwAaMu
kKVgQDhVI/q3n4HVVgycZHrdBBg8+2bZIlN2ViMkPmzKem/I+eaLR43oxZ7Emviq58nxcZbjfGD5
tjIY3QtB1VbltGWWutQ9QZfeR8bs85OhGYJEvzGnxlFTM2apVulVxaOdMXg3e8CwkoOdFswfaA1s
Yyc8+s9miUmZ82MJDYgUwCGoXVJEngeJTL++V7zc8wiWBaqfegcT3psHF5Rvl3qKFCdweN3Zel7r
bzHH3039M3Hs7IqEA+lDkRcqXqMVm5kG75DC7yO7ldaeb4WQNDfSWlBhGfJEofQ5plNAlMSumo86
9kF0UXHOqQYH2qfc3XOxxGE+CoV4zEScEXOzrtoqt1sqWOVkosm9pVeZ6sY3lWKSQ1khSnLZAMPG
PJVqPaN39NmhX1I9o6w539v0tJnX/MKZRQscodnRnbFI2jCAMZbK+VR7cgC+aQxLZdVgUws+Mdst
T8mOYZKJ+unK+mFsdJLz06MKWhT/OBmcae7Ir8A5iM5hUcbblakUw9u3caXGXMlhRZcbtS4aW6FZ
RrEOxuEMxyipmChflaIDg12jvaYsEf6dftItg3fvMX3l1epgQIs9HYx91bMwN82/K9vwdBNbLH+R
ygg7Qno/L8oYOgF2bClaT1Eq/d9L3XdRTQ+/qslBf10gBhF3EOJhKn8qPyvwG18vHqihRrygE/Rm
hWL9o0STRd4xSG01bpuZCW6verK/DY10p1Jg4+cPK/b7w7ZE9+j8EGFwXGBQwaDDDY4iPcMyLIZt
+Na6bE7kvLcsDH6Gi7eKWj7gMBuHraqIbueezMhgDm2i8xtIpETyscuOaEYp9oYgLZZFAsOjjNI9
Yp/ic2dVOnq/wmZuU/TnKVkcQqbDzdN0OCKNlF68GQGbKbeG2J60oRrM7rHW4impX4SkBUFn6QVn
ociZi2dvQAhAGHsU0hiKPFkYKzS81KNLJpS6Cc47f+osgWRm0bxcD4mvQdfz2TxFSWkH+9umS3eE
KDxkB+tV4NSPHhYNvCQdO2QvCMs6bwTD0ZD0pblGSTnUpH/hBy0pDURsozzvdNzaMQDUFhhRFVLp
TOFbwedknjfo3rPKnhW+xECgr6/Ir7EtTeqytYT/TFBfOyUcECNiWr99I1ZDV1sV++XF3y120abw
vRVeFHvckkFaktdcPP/a6ffBg8cdHL7DpLX8C3Ofun23owrU0Lm7eRSavIYutctHFGgYHXD7xHUw
iebtZksAX6V6mHYalpyUPXXovheOT0UV/fBTJ/g4GjQcSJjC6zDDAGk7nmXIikok1EURB7WOuHUM
SCGAVTiRAdkfMCkUxhF1zSpCb479Iv7umCQMEv4lu55DH+AjPmDlntA/YYTpgoJHzhFScmZ+9Uxc
9CAKrgWOcedDVWdFb3VvbVxe7Is5qdT5JI087PHyWESrAhci2Y9clajKrVwdKYFNVRqBt/AaE8Pr
uY+a2vtapxBvh/hXgJzasUO7UfP7uAiESMiP55hud0hhZImB7lODexFImGUKPPpxQy3y0o7Y7NEU
p2n7jgaOY5FfmZzoccucRlu0qVhUjBUXyYyzhDhVT0mWI32lRir0bqYnaBXAksca+E+OwgmTX2/t
/tJUkFeYuuCieqnCjw4vNFweaPviHdbAvtSG6igse+55NIb54J9IkwwY1VGU+sPmHkgsXrD5esLe
Lqg7D74VIFCJ43Q8K1vwHmH6QIhoSVVxjX6efzdXr9lwa10ClBQrCn4RBf7m9M28+ypieqEhlGAT
gXJJVk0/o4OXwTNCbKCrLrcl954mZ67w8btUk7Rg0DuvWtZFu/wKj8rBJHwe6vJqpOi/3sh3AM/9
PWXGg5KP6424HL8TUTEypuQQN83NWJODPXbgSdVPLNO0cJLPpU6s4bRHazIdkA9u0Nu0OrcF0F8G
GWGho/NzgwyTjRh4s7tF5rJy1SflMF6jQ2Azb8r75Q5gLnvCiCGy9xLh2vreMi+11rkEs+ewIgYQ
qluwA66R/iTwEl8hYuwLzsqBXZhzO4SaywrTJmujz7SOnyytNd8Cwg0fM5ToScNLminhe2Ju9FvT
oqfrTs6qiUXBwaPWv6PxGafhhG4NOd8ppZS1G6n3SWKOlVcnAgz0ej1tsVYFhNCWxr6xppRkv8yE
3i/kC6pxgn2yZlz7b9aUz4lUOR/V0yHvC0cUMZ4bcRYESqw2YH4r2C2GEDEIRwoyH0r8LZxtVvbs
fyNZQKaFOHmHMpx7nimMjUpT9/nXPb5rlbJ/vNh8SBvQ6U60EYeRGmvaaRgDk2tUfXAYbBQbUjYZ
hO7EFBCncb3hzaiNL7p14kI4BNwfZnmxDDhChuHYn0aeiT82h5iQNH5u8HhiKSz61VsDCJBx0qy3
AzqeWZBLFQchwP1n4uZO0yIMMfhowRlHs2k492Ou+G6uUOIglTAdu2TpI675PwY/5lhEhdHx6eOP
N/+p7uhjHJdWWEf2A2fovjKbXDQZyBnD6QKWyrSWIeGqW9TFK55h/Sof/6QQ2GU3CGyRAI+f8iUf
Efm77FoAGOmcC5rblNHZ/Rx6EYMkuafJNNMVezaUAmQ6/LQFP5OT9bK0ZCiMyQb/LdqCHcn+Nc2c
Z7MwxQvFZl4gHOxUOWUntR1if0gzRq05DgWssMq2fUhv9toVsYBxIPZAiyL2BUdQGnQMF4IAHn3b
6emyOVdoyaJJbcMEJzjgensWS6XW4Bya08KonoNQNT57nXBrYfEdNaoM12bQEO2KGz6zpZdqoiCd
rLat8iw4GAdOhbWlA6qvy5Br6C28t5sJClYiquDgzZHa5lqWMuEK4RC1khnvPp2b9R18dB8HD2Ag
ZTLNFjuW4UG/nUeLr9jXsQzWv/4KJF6xy3yyCqPDjmzAA0r2k7qOME+milu4E41M9Yo1S2FVWSxm
bncEqTCg1uOY/oQouDYSGhNbHZj/c7UJaa0GcHBbMVuscpu8bueGpBVNWtEVijF4fZgc5QCJmhGJ
G9U8mE45WDKp7R0saNWNF2avdI3wueHETB71nvuWU+n2L8iDeYDHsV8L4dCBtKvhzhaQ2YmWbVSh
yx8ckrPPwPeMdq47mXar59a8DBvjHDF0g5pzm9nzjvy+x98JCXz+bonESkPhoGXfpa2yHVyxC9In
T6D9y4mykQprFGwaTgzqX4jwjIeERC6xWyTCwKst+CJr1K/BHv5tACF5F98jFNU19jfMYu1yspGo
bZ56oxT/rQhYW69owItO+5n6vpDEOYEuRj/LTTr1Bp8CH2WtKCJvQ4ZZGS1zjXwbdcFr90Gf3LfG
ln+Ik4yV0GrHfChHobGucNW/u2CshROd5fV0z0zq2vVvpIVbJMFKrJio1ZmfmaqJYbW/2pSa4Yet
uxG+jfEgSsrdKADUXgfMWKdxwLsG2Qu4UWLKOz0LeN/EtezD//jXoGUH/sqt2C6ULswuAyiLAxZz
lMlVK+7wgORzw39IWq/0jq6eFVyZN7+cz1y1MjBzZGoEPT+PYeFFovvgFPQYoujDCpIN1P7Sbrbf
Vnnyg26zFK/B6IQHRBfnls2UQEK9AROpFrRlZJooJo1dFajjpSvaQhYJcZIaFXIYfpbM+SIEusq0
XJZszpjbUySpD2Bu+SI48CYPnk8+PYpw/5fnFFlC92PopKrBEOmfVPiYJ05eRwwTUlDoYrzdnvpQ
UAVbjUFsgXW0zIyTZ8RRgyiiyCVIcr8Q90i69Jd7f57GzkO7V4q1sNPbvM8BHPxU8Gq+KfEFmg+g
VEEgrGCiOySfhfwv43b+2ojrfc7WgdUv4gtLyl6LT7oPEyHB+9vX6rEO2ie0zIsLy0JzjTSQpSJk
xjxyCJ0hUG+r97WDdSIAaqBRbQgbf4234GamyrbqaWxFwttiHrlYanO/SrUVZZOpU2UG6ZRProwG
XZWLA5e23iDkoUJZ0oGtHjUg4+RadKUltrKmHSWfXRXSvEjiwwyQ0cVO1r9hT5/n9utwJLFoNl0U
dAnfBLwtlE2mFopnx4so8YesZaRU2/jr+33+RCoapef+2Ce4kV1k4md4QaGtNe2USgZPfpKmPPGb
A0QTLdLT7uZiMRjg2a2hEOtpKqienQQ8WVGffC5gytHSyAVhIWYZlj4YH9Wh6ikzI8tzcRPmBCuf
ORJdYP76PqHcaMd0l3u6uDWQOo9lAsOey9CST6I2cFRHWniNDTlaIMJpPleuCTCudyL41sFlxCc4
KpPhgw4Gj9s2lCyxVLVVBeDJ/4EPfPZXlvgyJcyKFIsWP/RG/6NYoia76q46hf7dSEd5mWd/znSO
JekSjELrfEyMtairAyvd3Gpxi8BlFHiepnMY1RjMu0Jzz5pp7NpiX5rLJFvujQs78JbMYwLOfy+n
ZHvRad3oVmc2UGw2QuTwcH9nAksZeTR1pEFJNI+k8V2JGSd+oGoVXoAqyf9x3m3setVd4Zgq9so9
Cc/OKiF9CP4C2/cQsQXarO7che+nZj7oUXj7vvjaL0u6LXGVfoheHOrYMNLbZxBlFQXNTBM2Yft8
BkSTPSfcyEGdYxf6VRuEtm+DaCDzOeTvi8H+8iw2Un5yo5czMXETz7X4xw5RYAdm/1C2o8hpdbon
QPhR9AlQz3DSpWhHQftL+x/+3mHiK0fu3oPnCbroLqAUR5bM9KR/+AU2YZbI2Qjo/kFb+kKsnjNE
oURxJSAGwlUIKdki/JpEI0q7sRs7EMTRPDqy/fPkd6JDkx6iFPlwKBIZmiEhDinmkWfCRXxyAOfI
ZNuIbpZdWo7LxVPRNXc+bhWOkHLiJ003I+r3zXQWVxOXSxVh3olHwU2MOwL4jAxkWJBBSGIsIePG
sponP/NvU3S4k6SLqptPX+Tu+l2OVgR60N6SHjKvo2hM0HeK/KnG3E2a6VOVeWSjFUPqJz8ImKBu
dzejq9Ic7KEd7oxvY7WbvzDPEoiFbke7CHJq5AZAohvVh5iOgwUZS8dduuURfyjcvUQNWCugwa7y
evIPpSsm7Q5CqnOyQckK9Rx/0N7MN76pui1YyV4XugUb+r/klJLNIBIyYEPDx6OKw3eSQbzCdmnn
zUiPs4nDAh+JttV871no5Rl8iq2A8VF4OICY1o3rz2uVKLI8MhMHbVTCgh81ZlqYIhHFl9rMGDeM
wtJRpbE25CfgTp6MeVE1sF2gfeVId6wH3c4Yl9kBPfKQxSS2vsUWdg18owp5B82vBxy3AfnwVnBm
Ffq0Hn8iZSlSV5/Zw40NC61l2jLUTHsv5e/ps+JMr9iezdvJ4P8Q6wKm0WDpaZxmnBcP3ARXQgrl
sreSIj+lCqgra4J/LTxhClzsGAHzPitPbZnoLzmVkDCIeW9kxRKw6Ku/MYusyiMRgCtNnwT2Mv0d
wLS7ipoxSI+/m9fsr6wFrIBJME/mSl493t0mn2I8NL/qfLN06wrkzuL5DA/PPbtW7a+6jKwo3rGX
XXJfIIIvhcdcv/cqzVBfX2M3Jszet36Ao/mpKmZFQVqZA4/Db3Z0Jp+zo7WW4fJhXaVkeF9Ixy5c
MzRd3AemqIcwlCAFH0/Rs/RMMlf0AQ5lSHH2MKOYZTXvFHB8y0GMyNGyowkTsuOxxvz3P6Cz1rsA
HqE17uJAFSiRG0Ifmwqo4rOrGB8f7OovQ9757f2/yuG4mukQu3dwe34SJ4XTuT+/MI5DQG9T9ccW
fu+OTEgrtg+1YawCGZVOvWHLEMD123du3c9C6uknzZFQYFh29KaWocgC+UzqEZlfhTMboL/5wlPu
qZYDe8XmxGW51tLVdZEKvFoJ4uRMNa4JZ7Qa1kK/aBgAVmGPcainCiL3MxvmzKPj2lrs4EXlkol5
WyrdrLtYWVeA2SKmLx/iDy4+wmMjpq3eyC5XQpkUZ4U1KdHo3hLUl9RFIM+prXMypbTwCU7C/Zm0
4CQx8pKLPTuJu27Dny6mcFaoQZQrrWQTrc12dqfOAW/Vd99IrKyn6BXoWCqC6zPwQW9+0iCifdWi
y0j1lkvUiQYBzSxBRs3baGUeV16KgOIZgREFVYiRkn1jpnYw1sKH/o5/r8c0BQ3r8Y/H1357/zVW
pTIsfnsoHV+2cPX/e6R+TroCoTGuIblaaav2D2tUCHiUg/3/9zKKTVohW/JWXvBn/aR8ji46aHpW
i51GfEdL6V1L3v+s68fYyZ7zjGIKoqrXFAQpnf/p3Na1muHArp5QIdp7XGB7M34CAXyK3TmFs8yq
XNvJ8bMmcK8jza1Rmq41KXTkjNI9tfjkM23Wz936lxU4shdhit9qsh886eXFOIxXnK3iA1WymwkZ
Sa5RBzvBHdNCOtwDaMC5XXDAmzxRz0VcGMX9A6pxd8fB1imeWrkVWzD4An3qSVi1l0zPDWE2bcwd
rCKsuIT1Tmop2oebZatOXUnEtZuwwAt51rBpiWYCqw669T4TR/ly0OE/FYhceAGeSvLFe0HDG/Bw
ggfpsT7lj09QkyE+aJXl/SzvMaOPvxzTgT98svUbI6ooJNovsB7nWX6TaymT5tMpGuhoQtBMyLec
dLby5+02uxl7RRCROypyvybcn1ZIdeqS6fCaT6rehe+d6Pv94YgbFZTTPzCmZQ+ir7NfCDMKYGtg
eNDU673FMiWti5yEBpOe5HipHG+FdaSsoVQ2VBQvN3lTwZRT/du5PwQtd497XAZY1WmjWNVJhVvy
EgZtF2h27U4YatLQg9OWaJRANOpXTQDk80YlNiqhnCe2+p5D7hyYV6A4lLOkFrTJWmZglFAcybBH
6aQsyQAv+dBFQaA/buohJWejdaN/SadgH5wZGCkAQnuAkSntxf2cuHQ2nNthL4Nla6GhZB/UXhFS
91HDsCJsEmtdfBDSn/oL9NEfBNsHLmL75aZkqTnEfax1p0IuBs2wXzNpKWwh7qhwWG7dDf/VpJ/x
aye+UtEGPwSrD5eFy2PwCdg6z+29IbB1QzbKyCFe6mQ3mK6Ys0IzWV4jeq889fq61/QHOAFXi5OG
o3BTBM8YTLgNj8AKb4KcbWzuxhmK+S8X+XGQyUpuz8fLfVyIHv+BFXMacUFD5U4q+HxH1IswUm0d
9qeKfklLfzED0AamflF3auTCHiqlSAwbYvhj9DZ5LHwfprYICeUWr6B5ubb8HZ694ymLJi1LmXn1
s1xsytU/lhKhu4Hyi0lhbpAH14jQKkluN5w4HOnEuVg92DwLyJu5he32uRs4TqRF8dNY8dOPrhEm
IYQif66nlSW8LnO4fC7DrkK5DAJTIU4im6c0JC6jTOF7t3hXHsPG4Kfr2/a+0whjFbkQ8Mz3YIbH
njNqPyE2lfUbz6ug+yyth9+mILMNYgcw0Kup9XWww9yZ4r8d70fFZEAvL7PYY2LJ2jsCyVvIS5Fu
aW4M/fdKcydsgFsIP9+i5D08C2eJ8XzC+LfC3YfPRfTIcFjm3pdRNvoNdlV4R8DMUqLMvrzCq0Gr
aDLciGV3XWzEIreBPnR1hrmXqi/JdYdQ7ANdQHRcX7KEFXjnlewMI2CSOS9PfxywGu8ENellwb3U
QdzPfX+tX05tuU+HDAVC4yF/fQ1RR1j9/MzSbXtYurG0HHulM0sGchJ2xdSr0NtnHoy5PD4atrFs
UcHy/z8CwHJMioyzmEF0lbKk4KyuY+CCAlq/je5GXuxDAJzENMIJhMJK2hNQyNoyrPGS6abFxoV+
YhrOHiXnrjLRiITJwK8ptFxw98w8LDSVDkOt43/2Qndq+po0T9YDMGiTOTQAxCrfF9Yvm8FVdS23
deN+8LIzaRaON7H7JvEu7pRiTyNAJyyQ8xswxWerQFOgLvkJIh4QmiQKcEeegLyGWvFz6rQ3tBUU
+93bM2zNAomLGKqkQKK4O/v8azTWhUaB+2LQ/8t9+NXjxZNjVrJC5h/g+5zVj/UvcmAp52e3XnOb
hsiMNlUSZJ1QEAdg/xlLJiOeGERcU4PraMhaEQ0pvdq+bty0SPh5MM61tXfgrJMvjrB+sIsgWN5B
d7iCFooPU8TSSlXTrWnRdQGsb563uLOPfytOPlpsrM34MXwtfTZxplaIRZBgkP5lCFBRfAhr+2AP
Gd3xwmMyxaWNpbQUYGf23RK/hc/uYXDSu+yYdRZQHnqcy2QG8jq3DV2CHolIqaQYcf5qtb+AKyuR
FpGIwezXxUonI9rsRW02y7VoYLeHDWWuV0kCo7CHi/hwBcZnVfkn7uDX5cxjcqJOn7qC/wejGlfo
6zCY+ijuYahJsSarpIS/B+pgxe6TvaUC5FFFHH6y3/eAALWMPxlTC5AZ/RTCovV1YBWlBgj9Vu+c
bzO2qRjGqr86QkbPALJpprBtyujSxSGqrtDsoFFDi+zEGNlD0yGI1V0kbd0aTbr32AyczS/GlprS
4koEfbQVXedCGlufadVrUEJso196GcLoH8O2UpR59whmH+EQfq8biIHypzBK5K4LqsYXFeF0blZj
G4aJHB3okd6l8OhPp660h6ywcPPd8hLe//MYE7ld6opwfCDoF5sWChdbZqCfDQ1ILk7vfG5rfRC0
VJ5tL7ArIXx6TQXpIW1sh8WVlJfBSPP2gENAnJnBai7dzyYqO2+hiSeo35s52T6Sv9pu/yO6W0bG
yHMWCD0rgskCfzNThsyD/z/4csx9l1qbP9M6UrtibXU48ngC6S5FUeBUbx4WuraQFmKffvoEXs6x
GOg2PK7SVP6xCU/bID1F/+AvxTmaEVZp9Kk4F/7HS0tvPSg/4w6GuWfZ+JLGgi4tMFueT9p5ANJI
JzCWvLvu4VdhLIG09+n9zAvFkApY5qxvR+toz4d6mSMRRFnAEYU6Fcjy9VV+vVhTVidz8mA9Alql
V7f32axVlNThebo0mT2VKibXR+PVAD5UQM8igusCA67lKe4iQ0d5zNuyziPazcI/BMt/RYK1mlLr
Lo0Kee9347KoVHzk0591liOtN2ZCwJre+Mz0TVo6Al1Ab1J8GVZ3+vOx9YUuLAdqiNU5k9ya4b+T
vJ9jZLwNAh3jsRHR9DG+lZMqCRhGEb1l7yeJtpZJ4LuZ/DLgOHSSVvTAFjt4j7Py/q9agmNdeUWV
wRkVNxmSvB/7QCHn+Wtq2g+4SutUTu+CUVbhppigqBU/D3LZQtEMwVb8ifv7EnjEtgWXJG1MS+hn
oNj+3M190w56bbZAmWFem0cmeqt8ReQq84p/JlTpRiu9JZJs1E8BpjCc3xdx/wy3zrKSX8yx8dHd
dT0Ew01GqJ0FjLetWLbnD0/I37aHCdzm/K0+szAKpep68BQnYbdc47tlUZ1ZtI/T9PwuQ1CtVBr6
WU96/BcyDtfc5dqQkKOeEgnFk2t4zHDu/VOvn45/OilD1h/PyZB1QkFiOEguExfhpNytT7oiMObG
ajY6dL5Sw8pFbDh5VFc5KpDdp+eVoXEWI46h10fhVW7XmG/CLZc1wcwou6e+f2zCmBCkP2pntUi5
H44QkvTYcAXrAie7f4GAZSQR74jZ/pA3CSjRhsLRrnjyk8dUnOJbDGyKEUJTnW9QYqLJfX/RNTjV
PGm8TZ66kbkc64oyvs0F/EZJHaZUKtAm5ipLHO/q2FFXJJlHFoEJlpvUrhwN1G22LQvmagghx2e8
rBOzTvwoy/heMAsBnrXn7emy67Lg150hI47rfL6SGt0cmPOFvw7yQxcCRP56HPJ4iJGOtVdluHkK
/mnT2T4J8z755DJJChU4Sg9omtAHah5yVIs0Q8bWDBIO+8kB4rorHMbuSvnIOiSbWzkI5/mRZklc
sPSE6gWYuPXf3sRHWQVF7BdiEkCMNKT2OWhh/JQu+BLyQlenv/+VxDpp5QfsOu3q9IiCQQU5P9OX
j0pIyN4bKCIQbiqL9eIhrHwihbdbqXN7wVghttze3UCs3MhHB4JDL7Uc6hGwkpz75zNYbHttgbSS
j+74skbk5cMtQI39tcdRa0bmf6FpYksJrkwrUncJpL36CWVoshoEkT2zkR/zwX0nDeQtOIhmfLF8
lt5U+i0vcsYFeDdPgrGTPbcneSp5kNxgibBYnon4GH7S71yVDc4MH9Dv7Vao4aqxeAn9jKaIgX0n
NZWJoELXhnDCU9mY8ZEmUN+/hGERMbyPDDoz4ihFT3YLpHzqLl9BYrr+d/54TxStc9tEUAD8YQ2K
7BcgWZ547gnRR1CxrCF5Y+qlrpXdzGBWushpBRjFUCvP4+QSl3UZeCebw5vMkQ06+Rido7WdClCE
332cCm6TMNIkgUilB/X/JclyV148/nygzAwa4mSTXZS9Iuc6tht/SDvGbSwO9waR46nyC43I8fcy
YCIdIdxFBj8mARzDvgQn7P8VZKeydws8dGzfpzOIdpI+aUey/MvbGcrFV+Fn97KvPHrNwWV8O0CU
+w0A32bp75T/4t1/0tsVS6vzsxO0y0fy+ra+a2z0wt3iO9OK4mE8b86b+dBbe6bc1OYA3DBEx/vg
7U7+qxjib7xUkqJplojClpnXcEbHFndJjqpcJIB7GjmasyVRnCskR7GhJuE8o9nta3iFyZ7gSvf5
bSmoispepCLilpat+FnKD2mGmDwM39EX6BRNLqPvRFnvPdOiUWKQTrhtLwUI1MILexO6xgIvAWTO
BErJRyNhDLOTh/SIqWzopXK2qU1VBEfla8jYHXxLVZs8wFWSTaIE0iRnmD9giTBo+DYFPZRcenYN
Npyggzhg8aCOW3tYysZUoHfQvmuh96ZbvjrAIMFdqVihVg0uFUcchEYfhArLWP1mW2U3KlEraD9b
5Yq9e0GFQ9K5QSIHiH4g8cg6k6Bz0qBG1E/JP/E6cQaOvQf5gqqGS17jjBVn/4Ma8wC0vY+BZhtn
QNzqsV3GzxmZmlg1O305O7KZuWYrepAptdexcEl2gPLxKaKu78cM/FqEX6k+41P7naV/MNJEXV1i
EHW1TjEC5e53IcNDfAic0b1+CFgIpbNCjOCdxeASZfsdwvWJRfi7Pgv6z1TUhHTX5DuPsK0k858K
9054Mvg6bpEwS5c1342IAQ92OvF8BS7FE8Z5ee/dUD5ccMG/aowIqZd5OrkhcAzWbJBdw9nTGivg
cj0jPxGsHNKYmCH2/u+5fJ7Ek16zlgRt+NCllTkF2BlL+IwRe0iWVcgs8x0dIBz2ovr9oa0Au3da
YVpWOdYRtsku2iftPYpWC8c7MHid8Gp2HnD+ZDYo3lxNT2Gw1RfIAz4LQuau+Lz7v1LcQGY/gxaT
HMCglHi82zv3IwrXJEhDIVTo6ZMPobPWVlxopySq1niUgn5QGcCVbjFtwLMSO3tSF/CJQvb+4jL7
x4rYYtoA9eMG2BoKEIubkV24fnRPw8tWsxodlg8QwaEA2RaszoKBGkVCx49fN5Z+0hz0ScWhtlSP
KiPsjWIigW+lHJY5oAbBAMR3sDAZQQgtRA7GOWzYxrwMSq4idO4iOaKzTOVSB1w6Gx9/ByPA8OCG
fiRBO3427OPPAuwAP5r/JDY9UzqJuMmD3sLuDJF/jusJ2fJM3rhbwwZ7sKTbZCR8N1Aa/Ux0GbM3
rXejdNsueqjGGzVMep6IujpdlqV+79mk/Su0VI//HY8Qc1NdIYceTgGnrdqUA7vsBeMogABOx70K
gT5H4Ogmo2W/aB/hgtlegXW9oEa4nCqrWWWBPHUgVwV+0/qOgnLVO3CrS4AXpDF/FWluOskdOmQD
HfOxqHejushf1Ba6YS0VBa/QZfTtWVb1n00VFWLnjFTH0/YyN4kF+HhPz7yB63THrhDufdJJt5Mw
ckrlAD88+wMm2zfyM6J3r/pIwRwG5qR6ZF96o6uKVLDdAH2KlyUKRqFXvxwkIZW/qMpMCtkDSPTz
puna3VzMBZ51/hjXvaK0BV9yd+caqjqEM/lXmWTL5XGG6Cy+je6lIt/EDwTOeaiCtOT7Pm6xdBND
pdLTw5phoa8rPYPjfCfKI5Bi+TeYPxVN27bIVxLDFWU4hXLMnLvFZt97JLfCAt8fjsS7nGS7pEFf
WT5K9fZwfPxGx0iVSFNSvXklP0kPEo4RrGZ9UntsU6i1UZy+Cv4kx/j4T2psYT9BMllMq/Uekbyz
/okSUtIXx/aAe1Yue944WJqsbp61INznNwKzdDv7PoEKdRB2Mei1GnJKPzrOROnbqdk4YrmYX9pm
GKxSZe3JleqDKH0IeH0gCn88mpLvozvMpeSml5JKYmzYb9eoGxdKpbUTJ9LryTZAHMWJXJTYT472
62OIGcj3U58b+pcAMW0qoN5GsPzb1wGRX8q6ksXDlcGis47QiU1Q0aJeTBcb3s776n2exTvC5pUW
+eWDO+7N/gLZGPUM/eZETNKpWYmjAY2py+ax52UK5Y0xVm8/YsZDAMZwgfBYuwhIMWDvU/YFdpKf
AyKw8/JGYXizNmB4SgThWNdgk8OqE5u/9nLy1XyDC1qn/VztzX1+z3GYHM3r6PynbUUs674SLgvr
PimEHvSxoqc5oejsfl8fJYioq2i8P/omI9XQbmFGrX/FryC6ABZVjxu78sP9kmkTwHNZljs5RgSy
egAMqdIfWj5bmNV9XF+/c7L34wtpU1HwEAeuGRpeUJWvguxgUFu4avZFs5JHGqdzajTwGnwjcZ0+
FDQLj7DjEJOV4bJKUXMmeA9wIKEZtxTDmjKUQwpr3vmgzIVwudEfTddE7aYGHVJrjdLEEVnEnS6j
UbCfISlUWIAPMF/sYwUuftxYIGcWLue2R8EDeZbMv1DAXbc8iYHIZaSVfCG6avnRfRQNXs50TD37
6xBWxzI5fPndEVwS0JOPZGPVt6WPeraPms5fBrBT8laQUomTS82SvgZE5qvgtodOtkLnvWaQlHbH
UG8vBGu7/En5/Cjhegwd6TXgK31PLpo098ij1sa89KiEe+RHoMhW5Cg7FisWDnMv78cLAJENNMaQ
jiiDYOMADmNKVpRSrNwaBGU2i+1Q8K+1ulqkPY7SFvR3ApyFWwr1pzmDfaIoBCoDXWS9Vt/QCFR2
8WDDT7axoFBx0CmHg3GHfI0i+ajvKZdJr39vsaLlhasvLfhZCG9rZP5wRgZTPGeipj6Fq1ShqIbZ
TzJssNq8jlCfJnRkrFN8aVQf6bn9LCGozXb1uM4PRIxWy/FmjbwBcbl5CHHks1baZ+/xBjFSy5xy
4qHYfd5V1WC6rcfoGVU3unu4SpHJWKiRDXT0VHw2ENWzk26+onKmK5qQHSwYZfU0sW0X0PJUz/Ab
jXPJyVMEagfcm+GVE634GjWbT2jFW7KINEua7af/1fR09Ckqh3oQbBOa8lgIc5jikLSa5hGRML9j
XjpXYu6U0EmlKZ/f4ZQdjk08tBjMj8QsPME66dQaLm5u/kZjfj8z3ijYaA37dtv+bS80SJ8mbq/s
JhAW1VSKyvfuFARS9X7zHrc6pvotCDuIhGLcXIwClmIup8nlPoId19Qbp3u25Y9r2R1o1YZxbVAR
z+OtHCrCbQHACZR/QVduj2E0iJ0hvJYciXs7EckHKInJZ16lpbUsdKXU48JGN4eZSu/oOxtP6GqD
wOnRSfA0gG7Wn42ot/Df+BJ7J9Wte29P0G/sxoiyz3Tv3wZARSyWgU6i7tBAjcYSXoAvvs2O5fQS
j31TjZ4s0ZgO/sPOFomxZTdP0ySVMTQMhG8xqjYJtL9ubWSTY7pL3907MXV1C5NLgpAlzaNRiuYg
TV15WY+o3k/Ti4LnO5TmJvDlTuOo+njoQvCsGAGcrisrr6Mr/RAm4OWBNDrx3dz0GbJFNiMjWiXA
Z4vVxrF0JLXZim22z0IXsDMICt1CPCMmVDdA6TZ1ta/rBWgh2t86+qrYBUQXOKC+plWfq1c+9Zr1
OJInSRTY7sg/kSgkLEhEHr+W8wcQ7kW7O204p9uv6fDjnGC8fOs+KB9SbJ/04xYDiGYlU1sJRDBa
Gqr2utKdsxHqYTVlkadHjPyr1a/bDHN42qc0/W3U/XwPG99TRakH8A23XrrKoIDZXx6hURH2zDw/
Cllfs395vaZF3RwUJPfyxWe9FKIri8azvsyNROGCt62Jph8gYmajJplcySCguoHZjvBaCAWgn8Ku
qqxG87wkotR1RJovqCTcDQPDWsTPM/8J/YRzbsatrLJq+pEfIpLoJB63b8+bNtZgnzgv4sGlljJw
m3jMTAw4LVwuGbCgd0VaG/UoD+iKlVyHvypeByKu0kTUcp6B/JE5umMzgbgZqQiE3xDGxJump5O8
0j/5jxA6I2N7nt11cD505V9rqiB+3/0K3PGVedO/Pk6S7HKtnANAKpTVzuim313XhiIknvCCdhGY
ZLiWvexLNP6eKGOba4xl04Tu7aXN5AXTFY6chzhdR4i9ruuTDMioOIYWTzdBM5XDo7Urmd/Qeh1z
MKdsCzeAw0qgYnAyD1QL+vhd1eJbGckHZURSPT4QkbUiXI0UULn9Ll33YqUVwRbokTsPefZi/yab
0gKsddpbmXtBBtqwYcsDWqf66gEBXzIHaCZh+JM9/ti4+YqttstbIeEHIAXsG+mRuk8qfia18Xku
yc4I9Yc/hV3daVUQrqR6kVg/F8qFwTrejmwFROqHZZ1UuWlTHLlE9exIPfOe8PqHKt4BiVfMLcMF
j/OfPPihrOqVWbTM7EBCSj67+BzIAzTxQU3ilh562HkgYw3eRDqMEseZYdP4vMXohnmAadl9MZ+N
JWfnUFG5FIOoyu8NIiNGIM0keTOqc5N7SJkENDpDAkhI2Zkx8gIzeLFcDLFgzGiCki4h/ULFOvCf
BsaLQjmiCWOC9Rv89pNI4A+KVz4xsYpg22KgUpA7qRmDJd72bZ+pUtRm4ClootSEP/5Zzz7dJc4l
t6nB3CFDp7fPCG36y8TCeUVRvrnxMapLtYL6O+zQ5eDgGJZDsBNanCi6KXViyYtnm9iReTKpcmid
vaTFwiNInC92rQqNGOm1tSmwI47eclp7TGtmtycP26HkvGYOjHrNatXrfN2b09kSbF+mV2r+KVxz
bClG+MOzowfgDk4T0waOqnSO78Ep0fPxpIDpuWP4/wpmP/2a5HjQY+yBjqv8P6euf0cR+qHbLi6/
h8nY1qVZBI4GGo3feQWVlElHrY16Ei/7h+s+kWAf6PQCKJcMS7+l1TBkh4Qw9PmB6xNj46itIrrQ
OhDGwSspDtdAwGoBHrriVmUAZcs73g+DzO+B8IFQO4smQzelAjk/dgSwP2wvT/P7FdEiYcmE04nX
xcX0Tvzbey9gQvSPtfk5oPQNtlKZcLWiZoqCce8DjYkYOTnHpSWjFpH9YXvrJG4JfKNJ4iS002rL
XrErAzbnvPVcMnMT1ACCVxghMShmm/EtHR9xxi68kZhcmnGmmEXS8BpaQLdqZjoOaIoIPp97Kg3f
QDkTPyLisTPjlwAiztIfwlZkzWbMLthDsS9Z+h2ZbDBhQ+YjGO1IzkKl+VWT7BzvpLvnOFxVUMMI
d+5QPjU1xmVQD+NDnl8iHEdDhu8fTsZlgiHAq+oyzvCEGiAc3S28wWeuT/to0da7EIZ+/RFMAsoV
6jvjINY8TROqKVOacC4+tCtAW/Crxdc1kVt20B+zUovJCHiwqnBJeOVGiWRTKAlQI+qi4aaLI1U5
XNHCUtYbEEY4LdGiW3ronwcx4SQLk6KemhdFJlhb9tz6QjEdDU6gRxlgJ2LtDCxUB3gLHDc5t8yI
8AF5H9Q5eG0vdUpd987oYBs0dfjh3ksMCtEX5xuDEcm7Kry8nKwBQn36Fqs3RacnDFldlBLx1i0d
Zipeg/mQS7mcNNnWR46jpov9qgfL/lwVy1nNYkjGLAT2r5VmJJLw+nykHx7Dm189XwFj0d+b0Gnu
AaEAdrKxW06V2L14TtrG5iq+pPf3i0/ost1y2upiyBdlmEF9gKGlqdL/Jr64SscTC0q3GDfm1KZG
Zt0usfQbziep4Bk8n5YNPDFBPAuXy2OSvOzEMnj+pz80DiuVKKwMGBzOU0gEqB5E2qIne3e4qCTz
gyJQTy5ViBEgsbYv52/feCDPhwM2fFROgZZinUHH5Iv9dLExCBxY5BODgijafjeN0RrBMc6sITiR
w+GOAxFBWNHjjpEXguoOCkL7/qpRMY7XfGX20I4O2paGwqK+sX6+2rRd+m63WKss9Lo2UPvY33FY
yyAH+xWzpmwkWXb6fUDjCuFoa/+gMFFW3XVYBIaDdiSoS2XNAz6h0a56zLRIt0zX5hcQFmag4yr2
9iuwsO1MkojY1mDZxVudoojjpwGir5IqvIeaszOe9EaG+GhVoIPlTw0pVMP4ZnYG6/adNtt1aCr4
+65eEzvSGljoJjLHUdaxXN37azzhqmTLZ2zf/VQCdelRWvJHaN+vK7cuHN4vkglpHGhg79I9u6wJ
P4K73HGrFvRgoWa3iGpBQT3Z8k1gsrvqNBTuC1Q1xZ4DN1h8vBBe+K59xWLJH2tnFdQR+/FR66Nz
cr9BgqB+1gVBXuf/804Mj6NzWcDpKho/4S8s7J9Zt0OPgh3ulG4yQZYrzdQJ/4vlCeoK8WAfD0k+
SJ0RgZhdW12ldZi5c9xK8O85PEr0kYEdZ6Gvqe5doGBgXWpVBRe3ZWuWbl1MUh5tEiOjdcDoWR3W
1JpHI6IwMKYhGY6uueGg6l4QxWmCdFdW4+mU1/XpSZeFdlSz8rN6hMz+UnXVQP3EG/zOK3dWw4F4
roBBibBsxWVjuklKt/BMrG4Y9w6O7r80IWEo/J9KQWlo2GLyjzFKLFc6MZ228aXIRDcOlEuB6Zik
9Vdx2N/nGkV+ycWnOGBt6vXx54MoxKEmtEhZoRU5w2JL2+EagsOqm/GlD5V/IG9sbHwpU1P66Cz9
e3oIVPwKdMJvFZdS0G2Y5gBj0thirppsfwOk7seK2hjIh6PNC3GBRNENbxBIOSeNGjPvuuo7nvj1
BOP5oDMWDKNqoiZenM3zQ6AdwIYx4A+phFJW6qt5RFSDzak5wDCOnOqm+ez3UZf2WZSHLd7pKCyj
UK4v33k5FoC1xmsQDghhV6wD+BmUa2kiy+9ggX7VI1ydmYPUIqrx1V1g4E+2j4frIukscQPjfJJ/
xcZheVSxI+vLbk6Xcac0tLX1XMP0hP3T2dQp9Nqj8ybqivciiGwB5SvBiuQ7iJNb7gjuT18HPdk3
PfoFPyEQTM2BPoV4ErqNYighA620DRm2o9/fVIMUAA/UlmG2wqZDkNQ51UobuwNFkXobqVTdIySS
5MSgVOZr0vK1SqU55lJSadwxBwPqz6xUFiq4AqDzD2bggPz8eIm3yoWYWvA8+Ugfq4rZgkXFOVDq
jRrPPa4zFg9IU5qy1Vv/SAAqjFLfhFK0MnCh2dCyvqxKx237tGwIq7+6voqcYLwjeJPr09ZO0Ymh
MHqP1aQ8vHgKW8Nw3dZLhmrYA8fPfxjOmU4clfCswaBcj7/HSDHrsCwcELNqoA0ygDozhpV9csZZ
Dj5M93DtRSuVgqj+o7j6Tx25Ew0MHkjD+tUheUcx62ttagvn5+oJcHyhPM55K6jWjmRmFUg/Qtq1
imwFYP8drDsrcriPLNiNq34t/Tmrjag3BjVsXQPe5gXoeHm480uxsvp5wLoxBIQG91J1EEk0D9B7
Lv+E0I3l9zVYOzQQJFefhYYpllLbk08jswnWusCZZyQ1iMx0xGxfdBrzbNopO8RSpQ97jT9kZPv8
ehVnarVFVWHD4aNFi6hsRQrOmyaP8lICr9S6jVet3JP3q28yqwjyZEXbWLijF1800Kp0KTjIBtXh
uE72OiigACNToQOLF203A9NIq3quEcw8mvw8eiULTav7kBtx14FQSmRFL/Xf2mbnpag1kS35NlR4
wRatQXtDDtfczUJ42eH6EkXxc3WPA4/LNdXxquIjTdRdeCs0xCV299/Zkih9N+OJNkz2ED2Ekz2R
kXTrFoXnRMwxZpJbfbewW0SMva5ofrDh7X7cpi0VNSMW6Vk22Dt68a/L9Y0eFpCxM106Fr9+QCO7
W0aAhvHzP23cRm6S3FlAAtQtU0GH9XMCLzUKtku1MN63Qbbuy5DkcONMZM7lkQzuy1Y1JsJHVIKY
zLq1zD67KQ8/tOESPCvay2tlMBs69S85W2j2OgDtOzr+lNPdasHJd661/JCUVacW1Ki9AauVkrqn
7+aJ0JfX/Cizwlsl6QnQDMnKWshXSRcelHEVywV2QwBEczhWS1d0Q4pptmkQJnt9kdei7skXycaK
thn+ANGCPY0/HA0ry3t5SEYZzd51+KBiPwxyhXBS3t6qEiNEHFAKpk0/cAS9OakFgQ+TVy9BabOb
TQRLVyahBPBvLd5blOnSipKWaf2YUopSgBpqcCAjsjxWP0Vi+lBWOVBVlIaY80/DG4oO73KhxYTL
OXSxMiDAPyUi8vadHyLuYd9KJUUe3BrCtHwvGwmBdDKa7pMSL9auAGwizdJ7Re7lR2FuupHm7QEc
vtRBx6GYvtyS0/t1dobJSdXBkS3UQ/sL4UAacc4UCSPXYdga5kWZSJbHUo48ntiu8VpUfUIfTEv9
8TzoqAo5zhtbtzX0gYaesOqZK8tExYhB2nnYAL6t0+h5q72gsnjKYyD01e8rpxUCOVsT6Xvec1QX
KEw3sdcCyz9hSUQRerN9QIgsd0dS7B2b78G8u7hL/0Lml+F6EPcT35SWAY8OBmFlT44JmZ+vhIrF
LF+h7PjOleLlvTyQvpqaXgcvmabnCdCQiluW3X/DpjxzPIEKyWlA/c14vjfxA30CCeawcz3fYQyU
GcIC49ATRjp1tmDfFlCHM91TBb99itNBR+ZPidonGC+WXmU67pQT9jf5P/XdDraLQV+FD0/n14KI
T3ae/b2v5hOAEN+3rlOB++2dLDLbbw/BabBeTg+2PXcbeqWNZWGok02Ly43J+9a9Bu8fjWJx4aIq
9ZrLbHuGtNwq0K2LuAHMooBp66MaawgaSJy0Uz8wSF2Y7ZGw13Y2grewb0mFPwVpPS/dkJ5BZDWH
V+LVHALNiAHkbnseCWdMyaxQfED6XyvovtDR21C4Ty/ljY+xbqVhnvajvZNWw/HT8VYtdErDc/kr
yo+IthHCl+Sx5Jx74Z7xR827xONXMXyIuSUdGq4MOoxs+sfezvdGvK7J8VtpVQbmzPxLTij7MVar
BYmXI+9yEFtQhVO7CTrMEVAeIoP2yhivGYQhgjetVPACsJWuvReb0xu7/zAzZfS1QWz3QbbgcX9R
kaZRtTM4OsRSrbbRJb0mg0mUx7MmpmZ1WOZk5EqsZAlIzT4JAq7OpF+EiqrxVp/Hs3Rkh7Sz3BI4
TPxcSNNkDm2qXEDtMvRgZA6su65lsBya3xC3h+bqroLh4AFPamHDmWSCCB78LykP0iBwfl87Hd8k
5KolLU0C6Fzl41EDS0SJIZ0CcHoQGGzD7y0NEpzxPd3N4hJjfuB2bqWBsHZaWywSy3ZkPZA98Hu6
x8KhRevGHAsf1lcRWPevZ0lw47X3CmqzifV95M9tq9PyPMhYDxg0mdTg59NO2woyF/I1LtE86kB7
s7wFcVzXfUsIGorIkCezRW7oX9poSenPqPujMDfqZ43+CEuR6pjYM8jzjRQixBA6/ouu7qosgneN
EpJCf+8/OQZsMELeTONZtZ5eP0RcHqKoigbIuhRFJ1i87sDE0ML+2YS0ON/E3TvOCZ20fegwsdij
yr8qYQGl5cYUbPvRVlWwjCZJ0yGwlLjFbqy8kR75b/wWP7sFOW2VOVq68TCNi/0967IesVZh+I+G
ZYPORwbEGdjelEqPUBq769lKqRO0p/oNysIUPs3RkrA6yuOOIFRqrXjaJocYkI6K4AjdARdk/WMe
UFM18Km2WdEN5tBNY/WvqL844F2tq+FP9nJgMeNJNfBJyhIHFGLvSnx3GC4yBZandmp/q1n1mcW1
UdlWJa+KFbnwHyJbX1RC+CIS9idaHBtUI0Zhl4Q6kn3F3O6OU30CIMtk9Qi0eo2IyGsu/BIL3R3E
f2K89HEmKDjjV80pkeflBdNIfcdHtA7MyRN3puNvra7NlaJLE9fwzIodna5qaRPX3JAcPP7Kwmib
XiAYwFEGS7t/1mTeZpo+hIM+Sfejt4eU+3bN6Mo6nyljuHoLOnN0kEc7/8V7pBUwwly4iqtVPJPG
JC44pTcqpgn5JZXnGOazIAuYPO9MTqU9xYe527+HDPLaT3g5KV96LSgpHvCKlzZuRNAMrx0P8upE
E2h4n44TDQraJrQ/vtTZrRD84pSeIWP6UmxP0nQdBUCLA4dFcY5pRiIFgeeNUoOlB07MXJJRR0XR
+TRDjJUDqDWVdXqizSwaO8drxxIBX0+t+XXJ/boQLGV3wRHOc+yRIWLphNpk9x4ixX304AqjiAtU
KC4VLb9B+uERN+cFhqVz3qTvFDJxrH1bsRwmasQO0+JtTuf7vfG+qU6zZJBSrWQmDGprpPIycrO9
7u+/+liB0F2aTSGU9tXOBBZceWjFzMIxsyDLWzvP4hq1zSy2dXJV8aKoQ9PPIpHDd0S+2Q6wqg23
WBa0rvjFVIpAsBFnN/qH9Btnv+Mt6Kc65WZP5HNsyvVpjU4qDnmMmQfuu4qBld+6KdTZIS5QwCOA
B9OzrG6m39XnD5AquRUAA3ai3r82Fx8bnaiBPFDOyhjGKTGRqwXzvITz0akeWN/W7HaH7hDY177i
x204UiKWvsOuvvYWbc2Dvsx1bqhO/KG0v576kj8dZeVboPlOiqkYuywTKAzA4yFe0uDjHowY73Fs
wWS+KSnBuC+1bEVXP/ubKE4sNMo2uzN8WcEdpJo7xKCZND3r28L3l1gxuYKciiTRNp1DlQNTddtU
RXFGe9ymYHsbJ808GkFjnV9ZYFUoI21xpu7PJSo+tmT782wZH2bflcjsE0fosuPF9gy5hfcaDdO5
tlOE5r+gtBTNLtEJzXwD3BA5tzYYm2xefvl2lt7qlSfrZ8xFduj6H2wn1BXymvRvLma687dH9Gd6
wLmm2GvRoiC8kSL+9aiMNilhZrhHj8+8bpbRpB/4fvlI4aoh/sAduISd0Lpj2h3/cD7kBJXB2Baw
nnt0j99HhjKCnu1bfWs8M0vVJBF4g+eOgTmSznTDZzv2YwC7y676zWCHFaDvdKb/LpTT9zrTgW6J
yCzBxg2eFobx2zI3mxu4HR7Tt7z6qxRvyaqrH0anopI2xfPd1HumIIotQKQKgBcugc8WMEop3Pyj
kbnggHX/8puHbf8dlsxy4lgGuhcemhdZdCeW89oPhN/Fa1LvhEDWZOEnBezkGzZdM7wu+8AZDgfo
a99eT/yyVTzG+dH+OZZZGxDmQCjLjj1TAtfQgt1JYNvJjtfS7jeX9Zhfrwb5wSUTJrfq/gfKFw98
7W4v8I2dQm/z7aC9Zih+uajPv0uuaXVRpMaBPMhx/YDNdwNA1aeNj+1c7KDHETpQFlI7curZwuHz
CNIQrYDehVPMSH/BhuuTS1q5C2VToMHELBvjih/26hT+4WZCDZlrEwNhrXijH8vuCtNoYXE46N0z
Q+mP+4aLgKBPBh1iZ+F+EY4LGz0Lkr9oiy+8SGRBRtXZxD7DjxomlXJVM+K+zMdA4J8lJw01y//1
Td91KWDlui9kOQ+7xNaYr07LGZM7hKLOfMf6DaDktCeAuQfXsN7CM4cUBjbVEA3LxgPGTmEJON1V
H+395cPEftaBF2WVLt65WnriBlbyeamwOGl87yPIIz5ET2zdjhi3Ls/JoWJrqy+wu3b7cd8wChRT
pm9QTG4/BMPzS3I6RPTORCTtF2E6hugRUGsKTdX876g1a4+8eRSHad7VkSJwygCdOVEnifkYrJER
I6D690lDskj1RZy+XgtbReM4fbqs3WDoEq7LfeaaKpK+/2GqNyIYHfcPExL9ShhR/x4vhC3sRLAO
qh2aBGzYqevieDEVcSw5e++GwxDMRnAnbdMu0WT74V86XGL8fhKylA0vYlTopqSjfu263vq3Zk8J
Drzjh6Jx6f6Eko9SX3YyLkCYBl6mmqh+dW2oE6LeBbo4Ug3I9CaJw2as79bZRCGPMFmlzL0AXCxb
bntcpgvY/Ma1oAKwwh4d3vc7PVLHW1EMVwKWrxTyMHesg7FrDpQufPoUTekMFs/BFajHHL54gkeZ
rJgS/vHiy91tLwRC0lA4T9P+2dyzVu4GkhExd9OUaVXWLIIwvtt4zAALBct/LH/jQHMu1juf0Jym
Tsaewt2kmNu3Q/OY8Y4m5n5M8zPC1rhOb8mhNPcxOmbfU4LYqZyrOjwmU1aexz+HcMQRa/w6xM7F
E0B1J5ibcl0jf0/2x10vGl+kjhmQDX7Qp9xfvy+O1xghlNieyZbTDjGRe18UCIoqsVqIrtN6GkEt
Ye9Yj80bfAq/HQKBNcLWNXaWZE7QBkXc9xVtURK1mVgkdldbiObAtdFMdupk93rmo/DfVIKXUHOp
cgg1e73kfcsbZTxzz7ldEt+0bzx5Z7g+uhkP8peWlp9EnQoA7JEDIFJyGrB9XzlsazVNRglAz+Hr
OW3sMs7Nax5H586voMutkwaENAjyRfsu+I/hMRdO7LLAqvp/HRHuKrG8NSe2ttSXfmvrgteHLx/K
oUoxfjQgdihvHfuieogHjLqFqSrIUeWXttTvo7xcKlzBMB+wKahfHBRFyYXVLh9fgRV6YesGgSaU
R8JoCARj4avyxO0+wmcRpAx7078AShHpFxMsWEaFMYb0di+Pg8639q2LG3+6Egj6CStBQU+mC0iV
/zFE+IWjdJ2jiT8TSnLlgq+w6hQgxn2AUHbePrrPK1guyPqgesmrk+yx08GaWVIOJLecS8Wv/Afg
yIgmtQaxSEQbB4hCMmzQSDOSmNEF1HxuKFK7h8BoVDMnM1hx9eWz3VIAk5iCCIgwnbNIc4yOwzoq
leAabbbVWTzbtiUIOFKLre3w1eFT8K8WI83HB4evKeHA+1QCIJnU9XB8NqM8UbQ35yaJ5HHxtBiR
KtFZWqIPRAQueEhq9v1hshtF08XAscRD8wD+23XWIRIzP9EnTUCBLsyjck9oR8GLcmP7OWnAAsiv
84O+g4r0+zP6QPI+fdQ2L6+4VJoDL6/lE6CwMv5OdSbB7ULMQ+M2391qysQMyBbeY5ctWP9utFU7
8Wl8y4aij3SVxqCYJ2XtpufzHLXjYBPeIyq+kktGalXeMssgIJjdTKDyyGZzXWvzww3nnmUSr9Yn
IwQUTr2bpz6PvhPBRF0hNBrG0ZbUrj0DapOeY/BaHs4U9TwGr6rofbtWcAZa4eWb5FsJRR+tEbNv
vvArO/JXXJke+29ZEAKAuj32Wt7L1ayM4SCZOlx+M9OuwTWzEGAcMOWznnQjnLqX9lXNGDcCPY4Y
ZBXLwElftzuSonEo1RoFjNyJ34k62j9Z9wnkGE6k81so7LQmTjeVOuhn2tbirgC7kkn94uxCQC4H
XjkefYwWMCd7GWybUpS4SDCJ3OWCGsONQsG/8+mM03o+XYz33EjqXr9cPKLXmUkH03dDfiDyWHA4
m397X8sfIz80uDbuGWEdeX42IrmfoSdcgwgyErREuV8/QbWiZYaBZW3Y3OkCuLJJeLFw/YeGx1u9
E2Yz11pRpWZVtu8uNd88vIO7vyTES1jzNyYKFcc/FQ9IauMVtz33DpWsRCO/gZvdmiBwNvYtyJwf
E6ObeUBrZKmi6X7DV9CGcWMk36YTwowSZrv13TMyn+KizrAdVbkrZUUwM0gZZvL7vLsu5cCO0UNF
k/A8SjF5N10QdFuqc15MqOIUVlSNJtPrgvALYJ7DPva5sFcaazMWBA4kTQTlTB9ooP2sklFcu+Iu
NuYGEQ+rPLFpVoSC8mrkGVLVpa5V/e4Id44vj9bQCwPzdtR40BIOjP5OTaRP3dAl1gq/dutBiA0y
TGIT682zwF3FvsOOh0qX6w60SI8m++3MtSkFBjn5OaIo60T03mWDdALWmrXSupCXcCLycc3zR3ye
GhgVezezB5xs/TwnRIZqdLZ7X6BxvBKG/V2V84uDk9xuFoyz1qwQ5RXyEJkB5aR6QGNZTrFGeIHh
BVf0hhmHc6rpWkB/LgphfAaEmqDri2h8vlR/7fHzP4SzMr4K5ucxHjbdlsiIjZVs+WrlwaBjxLcV
F48MI/XIoxiXY1y8krXawrtZv9/Bd2hL7FpxGd+ubtAa//TfZ8wz7inYlgqDq34kAmlkpR+FUpZ0
Zh322FAX+fKIyG8V6VvLDJArQkfKqA2Mqm8BhWjLwxbjH9HcPq5Pa7HEoD41TNE6dlX+AaWI0odY
lAgWJZtGiFAMsI4niT56hUz4L6iGUzLnDBCQ2PtJzym0y1Nvhqb8XgYCsi6pwpRskhRI1tGgiOKY
Ngv21IJ/PmLYhFDHyFVUi9jnY0PaY04eLwosJFnRy43VNeI8cuirKzTbfHsJT/pnemz1HD+dTrr3
cghDJ6USDvudEarqZBP5OYL6mbPh4jNF+yZq065pdAuytYiDtdJp3vQaQir1MwV8nJAZOnklDwkp
aqZZtspNI5RtYKNW/jtDPtRvXZ7NYTSrnBE/nagLi6Uc4Z+5n59qh1elxgZujucqjRBbCPmA9rHY
kISrXI3ILk1rE5ujsoLbGTrwjLzPsRmqa9EkyIN33ixGNIc6+PVAUUMZd3XqjPX96ubSMpNKkYsO
LgS13wzCgdOs0nNFuzoo4QHrKwyuwMULCAcakx+fz0zFcLYlxA6I+XxSPj5IYQgXZi2cPpCoLm9z
vNIUzbbydiVk/04dQL1JqBeOKSNHZ07leFmp4QjDcE7CpM07XizkHv7+yr0e8Y34072W0nhWzhON
3vmnQu3wz0a9fuAktWOhGvrziYHmAji49qWH4bOjFHWxss8vGOd62zPo8lJZy0lTCtr69nKFmB91
c9N9w9Js/iZVQzJFeA7Vh/zBlQAg8Rn/Ma8bu7C7BclwsMojtcxFBRt2zKA1Oa3z+2wzCKH1pHJv
xpEMc23E5iviogNbJiqbXSpSX+P4tWGuKCwkcDSzTMo98K9dpjNp+9iHb9PejZz1RIOs98CspgJt
OZTDhPZGS/+In8knlkN722P1J4Ss7/eYowapS+EnLAIyYOEvC9QVMcNCcDOD7ggGyA48CgQ1LjQM
+K2J7UNTBgj8/evq9epMHfxJSHFG0WCsMXoj07Y0JSzn/uL1UQ8HuynNFUrU+Dh7hOaBeXfZAg3I
h1i4y28+2R+iK7HVA+rN4QTLYLf2XXI+OutnlW7Efx3hG4z/649f4GtD0G7GQmCrLNo+vz6lQ2Le
+X9lMUsRbdkCIpDPSsfKYbhdgCvI7T4jeSpHs+ffsOUemx8nKIwClk5wkwMdkQNAOxqjI217DCnv
kS9qbIl8jLumlOMgF5s684Q8P+j7qlbZGiSxfFHu/L4Fo1ZJtlYIoYGY/1jM1ab/ZqeApoOqn9Bo
XYfecj5K7sMEir4nf6blxznTQ6S0VEtk+itn8iv7TqqFk6qNqt7ecd4tn1LRKXV5AwOysARfupXV
7JQACTot0g/drzB/QtTPxt7IGsNwq6tzoFsq4Eh2nyXPngw1O5Hk/oc7uAOVg5reY4YoXKS0rsbH
ev494EFGNB0cgJON0gVpG5Q6+RxXxq5iwzYLx5sVGJl8Ko3BsPJpbI+KqbZCjoryfXjl9lsldTmR
we4xeEJ0r44l5BlxRdJy0sZVTQWlbOq13tWrHHieQLQvBWAZ44RQxprKR2xdCKwJNezqOo3scQ2l
QB7IsWraTN9SGbR6biWP6FN04Z97PJhsikaTAK4Va+YHZ3V40jF/IBd6gIrhO83hwFeTcnMOQ26p
+9XH//nl2baVbeGMg9DfwyZqeI/Az0mv16v/04kVyrgaWmdyUaKxJQu59DaYNjUrJu/ML+JBnfEf
torONRos9tiqg6ZDDyYoV5fkzf+zlfpu5Ds2fXez8lyMw8ec9NjSRN2jZSlOvn5/KSXKPgBC3XiN
oCQ6Rx636td94Zd/IBxknHnIRBYEMlR8yCCjRHwD9AkJyXfyE+CmfogrylN4TH1U3tJVUKm2pm9V
JL9alONpJN2OJan2vqkPB3XYauB/HH1sfIVmogM17peWAEdyYIqhe6T6coiWH5wbva62aRZvuwOq
UlP3t64frOSYy2UWDjhUbsY7C7vf3c4R5boDHHCaCs8jEka3QCupKk5z0royLBqOOd3LCwX7aUgH
rLFRXLtQNb8fofr8l6wopnwxBFqiC6YHCYPcHnDFHNJ2Qt81DHQJC7T/xIxpmR5BuwJ+3FV3CY7q
px6FPwt0qp0zJ/PlS1JfogUC8ZCoIx5ZT02P7vZvelItvO/0zKqARItUoY6Biby73HmN8anE4JeY
bZm8wQbDyjNh5eCKaz33AwAWg8BYayCJpgDjhChZG9YkdsweDBY/6jzjTAzozcX33Dtl+pIhyGK6
zLD7u/teO3/G5reADql5SrwAWwLkorXUwLcdtvOoiY+9U9AofCwaR4UOKA8hZgiDhCqeOU4DIv+B
TRaKV7QWg+Lv3tu7P9UxvWS+E2bcNX2+yCQz62FGRTGA77Lswqnm+1xhy3PuyavNie8yrsTHjf+k
wPPwk4ClrewJhdAtn/jTwS8a25QLnJyzZNg/L0/l8ZbOqfX9dDggPlG19RdHfjL+MdMQzKEcoX1x
6bJu0A0bkgXdTIxGS7TmrPXBBK/XYk9jJzXHp18EL4JI4bonk+ZJ1Dx8/l7MIG1R09mOZ37HNCOb
STmTBvfxmJZSLtdGQHUzA4MBoxCt6c/+fBkZswMdn3twP3Kwg/Cvq2iFqkHkOJVRDzquJEZyPl2y
h7qzwmMbZ/8nPKAclxXY6rdn6+gcg04ffSWkb7wo4jxZsP/V83aJlyazYTX+Qq9+cCRu/h2jbOby
snu02mHPamGOJ0QtsC2h0qXpBh9QsnQvXAuKzWXW5OmLUHq1NyXyKNA1UFyI1gVQi1t1P6qO+o76
SQPEclL7c0rXuc8jvq2X15UlODPBrhH6xBaYU/AJNK9dXmKgFDWup2UH4anJusE/eeYLyeBPTP6x
R931tPJEpPlOnN2lYJF3pD/buA99w+qnhOCgvl4uoP9h6Nlb6Pdjbv7TZVhRkIjId2+H4qFqLN5P
YDaYF0gYrlP2aw+P7cZCu2XH7kjc26/mwxTM3i/b3zWe9eICKVdknzJjws+I6fDvCwLxxopMW/KA
C6B1yFtkrW3E33azcaxSgzf8XwERFRSlIBSAf8h57cvEk7n9gzl0Ey+MSDQNguOIFinu6BdUnFpL
mIF5ZB1402ZUSM/azOERt8vXeDY2OHAyeX3uylQyYGQKZBPcQYdUw0L4fr+bZZ/Veb0bX2tSDher
tUwNUmvBGpimHF8wPa3/Rcns/UrENs1pq9mf1NNe53RV1LTedX/eFOfOfadKm27jug6zv4diTq4X
zUI6wL3dgs9XdPkKP4qWthtsksinOLVcbqEb86y1mKXDHuNz62CwGP7ECRh8unzlNjJeyoRp/ikH
/ozmHfLdXrJJJCil8HFDPpDSy5KT7PJueBEacEy5RbmwdVfynuUiPKpPfV3Lepd4C7fC9D4K/UZt
nW8RcITGjC4Vmv/ImpC1b84xs6ym9yJqK0DaVe1JHxJetG9Qa1c4mZFUpu0LtjkLAki3xtAxjS8D
D6rP0pIMdKuetUj0saV20OMQxnogcxzKusiqNMghl94rGmBxh4QWFTqVHi+/ZYW5Qui3IfB5tBC+
sQYz4iVW/rMzXtzmr42iNc2ZwapobbP1xizqCMIsWIjGK5G6WuJcGD6IMKkETFGmptx166gINiWM
e57C276Cjven3YgUxlogJqaAfmhs3Txa4+kF8jYcRQ51iji/FqXx4L0/Mc3i3GtTJmK8GwsS3IoM
TO+ln8GZnCc2/upd97TbEJk6DubgFcWyiL2yHvF4o4Jgy65IoRSjR778H7c+sSRGxA062CmFJaxD
VqOgC4h25Y1QbFP0yFL4HYqQyimW4xoDt0BLMEVB0no59BygUyEyDZAEfVNWP3ecmrMrSjacUc/I
SWq3DQUTMhWROGrSoPxHqtaPbt7sKJayIYZTNFeOqNiDa0Ahgfc1O7cqWw9SO7ZNYs6pTStWBQ3f
LZo4TgvgSuQiuYZo/62Bpf7GoRwsV/GeVfny1ZtVlWmmvKNmeZT9RTTpQoJN2KooaUQUUKxP7K1/
mJRo+UHPL/IfgwvuCoPkpYKbVKQVvs19cf/4GB0JgrdNN+RP+FUhSYM7NS+XtuCrc1LXArzdCOwa
hYrB6usTXWpJ8RBKEaX5NZ84ruZ8eGExQHt0pz0pxpnA1pi9yB0+8ulSvoMAFHuxRu7mdrUYJ94P
PMh4oxkuimEtdPDN3pjgl47LNTd5kiJ4nzboOb1Kz+cIW/KiEah6gRhMwPsJJSW4UHP6+hKVmVQF
ES3aMnPkzF9nwplrAdBNA8JX77R4H3iGpbKpdCCMP+Knm+H/17MrZBg10U5VBEPwGdlUO6g05klX
h3jkrewhGlhP0CpOWLwa2SYDb4DWTGLwpP+R0GICE/B3C3soNHszTjl6BNzSWGa7XkJr2Cas4v/6
NMbNDqfUwIV58eoJczp3vZ4z+n2zP3/QTaKikv4V6svEyq6+4cEBIZPa7DBeCn4OxEdO0Od0w4LR
HBcR58lgQ1qUqDEaKMQfsmhnHKIAGLMkaAdBQrcyHAlxwfZUv9O5EhAERVx7F7DQmGRsZERNqtbg
LUErlx3Cb+IRiB7iKd+4n6+N49tMLxv5sbo40EGjREZPNAn9x0yNB/PbhdghwSf1AcWcWGBq+ZA7
KLXXyLV4BNh3dtrpcZLwJomyE/jQd1MylxOo9PILyuCaECQz51dbaL0NxfACiEWr/NPc5vaIMHBu
fXlxz8FK/OKCLZE1ow+RamVLvOKwOd5ja6W8d+4iiyKcFWr83qiKycFjNOzo8zSBhPDGSkTf0pwj
cU2We24CoSFBHzpEa+iowOZGjNp3S5mQGUVE8Gf3JvUyCjhskh1kJN9CSN0L/XPEn2nvOOw1Gx7K
83MXFa24oKYUCqJN+RSeGMdhaSqFmvIMsVjX3iKwUb6csXQqAavB27202o/KPHeTHKSH1J4W+5qE
K67/Ykd9Q4vROvIO1v/IxuSJOTBKwaXUSquQMehl5x6kzkucxMYivVouw/Q6TIjFAWDxE25rXaxl
gDGyuP/IS+uDNkwUhI+iygyvkqgEutTTRDIJ2CUbAvzAEOm35sG4Rvvrg2jGvZGM9MTm4YQXpSwU
krdk73KZHxkgGcsCQ6HEsshmH0OcOf3IZHDRMW9hit5tR2ju/MsxZ9kTdM5S3hTKKX90btHvE2Ww
L9Qin3HT5NomMrxiiolIlm08IhGAuTttMHl3P/a3Jm8LJALr6OY9CVl9sUbOfjDvEn2vFwfENwiU
fyRyM6f1q4B1CiXkq+jrRfDkA78bflefdRflGaaYXvXFPnwbr+SaZat3NzdbljaKBILO78RBJ2SO
wgF+55sJAehy9PNfOoijF2uCzxnBcOB75c45p0uR5COHh/W9h7IP0WG1uouuX41Gw3MwL7pcuxp6
TwfzMD37R4r0GtFUl2Vq/VRa6dA3A8ebbOHRbTjlhqOgozLn6pfr9/0LiKZM5CVADvzT8Bh6Lqgh
pu3cyH+zRVGbBSWX1UjMTVQ7R4yw6dy5H1IkLzxcnM9B9gPfG0tPuorMf5CnjKFa2NydqjctsHod
Vai2ewy3x3aWyW+l4O/LE5IN9P8NRlp+MKtY9PI6d5/VO02CtUgemr6HW2l1tlMPTTFzHFu5a+Z3
SliyKT4QnSysoXvSX+KvkTzs/y8+H/NgHeo50zVq/34E6H68Frfkxz1swTrLv5KY+Wh2ggBV7/TC
oDX82cpMCK0XGKsas7m5dKjr51uBrsciCebum7IJvzSoUXAsYw3soBeuzlwlBVSlukSITz/wMqIc
SvYxl+D3eMbTz/9xutJv/xjPZxXkHjNaMhsrBkMeYAGpFlAWUVNwL/tsak7yQLdEsYcYMFy5Ql2U
riNZBUO0BkC6aRiBcgSbcbN4GTQ5pooUJKX/MoDb+43VKy8rpDee7esGFP/TevybTzQIFuSsyYiH
Sd+80t28UDN/75Sw2gNRooJwgS1U2FfPJLgjQPyQKDDByRlmvg9f+3uGVvx2ZQLMuXjgtUBHvtAz
EOH0zPeuFZ4oXCHJvNbM/J3o8c4kzt0TNY/YiE0NM7UOMbnBrgdoAcsSSqzYgk687ESpI0BlDf/T
N2F00iqPNizBJLVpJgGFVqOy4jklvxdh7LtrQs8lyzDKWUqoihfgpmwyDHoRlpRoYi7XL22Xi6kA
BbdhdbpO8onNrgxyQa1rRYCRvPDQnGpewmiEZ0yYVhR3C6+GEckVjuI6XjU6WO+FNvKGDjgev664
wfP9aIo1c96ci++AJIgyWij2ID6/FsXj/34kcmxv7maT/ssTB7keSLwEigXd+t3THScDbQmzwHgg
AE26kxXmYTe0jAYxLKzYC5KvDXKuv5BWHS/y2no1vl3rrpanr98j56288wF1AwRhIKCKXP+XJ2Dy
hYbhQHjWF7YN4O4WrQ0U2GxXABSoTMraqyynWulq71ucbf4pY4DMHOzAcusKgonIOicoeC23+RB1
6EkEQi4goci4BwbRSLaSvzWLkURCrPW+PQAaIuebhESePUnGeS7PFMX9hj2rNw4k+tbS0eW+q0Qr
6hzGX3QxL9eip/EX4jKGt5mWPWVOMhhyyXwsUA/PoQFDeChvaCTu2dkhYEbDvlMxI56CiscPa11h
lbEJzkwUIWAC6t2BnA/ffUJFFKyj7c7ndmN+qAwn5HnX5o/maRUdMfhs+0/nXsL5q8G7n035rgDR
qqEhXbswXbttbO0b0OEhTeS5a98OBtxA2PB5aLD1JfpnRL9j+L8PZjb/PtHo80gi9ZeYueb5OnP8
vPwDmlWUwIz/4uf9V6rzFiigLLTgu8gmoXdoJLeWVBiTnxsnkyRIr1cuMYvPuvsVNqoNGINGR4nI
c/LbmicJdQ1sP/NONMkZNnTocgoLBijg7CPxSr5QUNpYD6nE2qL5tFY1KwPVgiD6bb7HD/kog96z
9omn1v4mePXC06GuIXScDuaJe0qk+1C66NXC4VAe1cbyoQq12eaaUWV0GGxydq+JJZYJfZpGRXS4
wmpAySwrML/kYglquXjOzJghFJgdh9LgjorRL1/r0Ah/5xj2Cs7wGhZZ5WupYSbAZgPgBSrKPgxr
k4CXPdIbaidCF79k6bFYoFBJ92609EG30DEFaTN5VX1LGozCuWRlcOX37u4jC6noc0RryT4U3kM2
d2uCh0uo74HTBRCczP3SNVpWAcarZbZz4b4NsxAYY+dOOazjXG0+sKY1wFT+pXdg50dmcmPhPkM1
ofcq9JALtO8yuIdhfFbo3UbRejUBogHloA73lkUxB6iDzRscAtscNkFDGQAwE0rTQe6r76Yepvpu
6OK2VeOl+Rl0TMtg2JeCXpU96dp0BZSPHWKOfmTuDTGNFzfqc6YGoaKbz6zjQfAdAFTaL84alrHT
nhKivPOD0gpgJIXL+zryGioZHNtZoZvOb9Xdotrim+yP8pb6S3cFt616u/8shjm2NreLcZzD7Uib
eVIQJcmX0S/ZOQqNyt/zD4EFfyq/GX9BMEAWls/5HKkSzgk5Pw+WnsCkd7uYGk0pD/++fSMceko5
zbSuj5s+qqIBEzgXXe/IwTfLSQ9BY2YjYZBIAOLgv0GTbgNX9N9WYzPXmc/gWYBCstnp09T7r46g
ltGmN22kTovwwSoha7bF9OunWtlVU7z6rk+DglXhJgS/URCQuhoKY1zxlVncuORuiZizDE9fubhh
FDOYlG9zB8MpF44cDeLq5wJzUcJlKX86jvYrgzdHBLLN3u7dDq5kPb8aMTcvd6IhMHzgCDvEMRcA
rGg3MgxWUP6lSxMkt7fgmRmInh+LATwi/2uZTv85Jq6TWnfiFCBQqenqjVwX5Xn4TCVzrPF0H3n2
S2s1X37AzX9B2rN7aTgRZXwaEVpthUwmp97/QPJp2B8XN+X6DyuVdSQiAo/mpS7g8yU+QiohtO2w
+YEtqkhpMHz00W7UJkEboja+xRGt+18g/Y+MshHUxOFQpum4jcpzCcp2cIEVge18aJQYu/mSwEHS
EXZgqb4KfKSb43/v62MmIS0yU+CcuImMOXdeCGh8hEBIlUYzbPFGqTQugbMz6JxxOcPVcKFwHAx9
OaVeyaGOqYmkJBB1uKw1bt5sMfqBuOFnbodX5gw58+TVEMp/byXd2DPVPHauSFaHWdLRgWv1Nipa
wp11N/ZSLPjP6tv6Na3vMDvqML7Zx/u/WCzL26scS38cCXGmwLsiTghGxLe1hq5ug/U8fmcsPbvt
E01muAJ4UrItFCDegjwwcXtOfH1SUknynu3FdsaQtT7phkrolIFWdWAzLI5fQP+zS9HJ/z8GvMOI
nzNAXw4RqxbO5SlNciVSXLcWEyCSo6/8874JRnYxdKVyJfplNedcq9RPCV8kDmg0A8SnSSdtCc6m
wxIhOxEki5+1Y2GksegLTgxeZm96Zb9WsaYdH7FLjKIQ5Yp74P+ROjWxaNQGs7sbAC4l2yPq9b2w
KLm0QUNRy/S2hyL2diwk5Ec4GpDyUfZ7hDqYfmaPrYilGB6TB1ht5TFXB20EvrlLM5IQ8XnrowL8
YX82MwmP6e6B/eDaI+BJ9zlMjVsRuJgK3og2Vn7S1HWgYLf1gYRgW8qAGaw0oTslBs7S23kZt9gD
e1S3Yr3c+nj0la47hY3kX0oklPxsS6UDIQgL+5YPA8e0J6dTp+tksONYvUmJGO90539q1uLMQlFE
/2VRW9ZBr9MU0B0QpS0uazwl4gbdMpOTGXMTT9v8WsEjADBj7YrMhQCoN/5CMMsr9dxHL6WDszoh
IrJ8LaX6mPkIUGwe/UVBaISJZa9AFqqGqzOt9sbSYXOK1c3rYyTPoujHgzo2Kd3imIm7C540lAQR
qu3ymBJS5TYQY677GrRid9dXg3WFSOeZXs29oWMxzD9E/SKtQeQZruq1Zn3pbWutbIOdpEoA39ne
JMzVl/WkS7IJQUgn+huGCIBcNbTynuvQLnUbAOmQdIPDug+xC0XxlM2HC6DeMFtO0WyNl3l4M2Fe
syxyt4fTGEBSrM876l0gGtGbnTOSUOtK+ywzo2zl/aewtwqM82hZPVoUQotFsby+lWWbmPw4Hb6M
vAUGcYLIMi6C4StRBIAiQ0RPXzTyuCGWl3OhTcz9451hUxCFK/2SqZ6Fm4dd5cwpvGJ+M9WfYB5V
mSlAIgnJNSDLHZZIZuQ41o/U1GGH9zcNCARXD1O5TO9cNpxDXW+iS/3AS8XOqQmGBdHwMIn0wa+D
Udb3kOpeUaIQmm45ToJxAzE+2NFg8s6dIPBZvKxkBUUezEDfQy9hVfZNP+EfCrHAsgW5qlEKuULg
AA9wAB5vsq/IpoKB+egqEKstPH1Y74uv0oNN53u9JDDYvALS6EZZs+7n9+cyzouvMYEuplaDobKk
1gQ9ThjnsfGTQdwGOMHAE8Fe2WL1Re84LqwwSQ28+3o9JGai9Q6SIJbmYL4Hfg7u0qDPMnOa9PW3
6YOMKSjBmL0umnWsttsBaSuN9JVMF2yLmRtVQ6SwA+ZYpHPbRqFeSSMm+2X5EGwLtJbkvFIGyT19
VYCLeLdVIy9RkGWKaEPgQM21KUG1nQnVguC+j6MgTakERF1K471eIZRFAwm5PzqATAtJxkqPCzSR
ghr/dxoVxht+jE7TbGh6md2alMHNnp11v4NUqGftn7uSN5Kv6PFZCdMgMr9VyIWv4PpIDAgXCAT4
+bL+muFp7c5A3gHyf0Y4QyI1MpIPJ8007faPB0X6BQEh8/wQtA/H45myQ0Gbi6D+o31JARBfs5zL
Gaffd8RU61ut4fr+UMeYEh3sbwdLX/hZVUw/LAW+0bNguanepVQwCw5WdClM62+EQKqtOeZr+yvw
hmTAScDljXhtxS3Nt5IqwghrdXQiuibVpwy7m0bvioCdoUq7V65/nIcWwqQ91nM1ENcr/tZY2Izq
xaxmnjLI6n79rSNh5gkc6qJX2p1Wak1W9XRL5KnxlMLGmtnN5yKM0pyPHB0FrY3sXCm8t6fEPVIz
0T54X5rZbw7CcRXv6wUfxU3vcU8rytKLIO7VHDc5bMx6yfpMavPzvvRXb2VMbw2yJtLTl6KnxyYr
WiEDM04YouSRRT8C75wO6uOybK8xosCLHfg4JNeYs95qthgV7kZhFCEuxnjokDuFQC/Iz4wj3cRW
qc2uyJ5FyWyl3b3t6ohr4nsFc6aQO8+WYqjXhg9ZbJPgWLLgU2BI7SySVbUM3x6XRZDmIe8DA3jy
LMCGJjYv0MQx3SW8beZnjUugCHhuIIbQLRqe3jAiixFxRnXIf58p56l+qYrrhVVYtAvfxpHgQTY2
JM5pkVm67L6XBWIjOqUeUAkUeqrTXvtV1O82VYxEwaId4MjIHpacAQiHdf5X+wlpMSjNvHw3xZVc
y2xqcMLvj1Ljg182aCpFc/DG4zO+s6Pa6+p0plQdafCmdEKtIavwpGZkpL7ezXrIACeRKgNq9bPH
nI9TUZdFJGIK76MxdQGfkPtBT1whMhYITzZ2u2L4TtGSm2eTEg87se2W01QBcoJXrJx3VDW5LghC
+TGT13MWiCvuIEsvZaDRsd5dwZC1eLFcr+zMKP8pBfYxwjC+GYjSTXotwytYFHlSC2TyJ6BtA7bu
iQF0DdHz2CyfAF3a4/lTYjnYUXEliuhPWlHEbNsbCqJMqmkS0HMor1++Ddw/h3dl+H+scI47VXrV
qcCUkOrJYWQC4i1oTBhKh2x+RycTh2Lz+VWLK1X8hBoiQJ2OsmrhoVWvF+ISmHqmcOUhgO6APnDw
NRnPlNQTghcyycCTnsIeWFxt+jksnTKL3IosBtAgCizmESKcZyOT4ngxffRSBMqWaINWLtJYB8ko
4wbalDm7U6McTm+DYQMwRyByuUosBCLl5+aifC0IAo3OHEeWDhX6Q142qe0xZN1CqYtO0Y6UdH5m
VCes193J0JtHdk1Tdpd5sESKxgK+DVc5d3HcNkg/l/ZMgpEY42xzmJEgQxWGEM6Jcjz84muoTll0
sTTXeAmWa9A5BQOfo/fyCnG9/CLti2SNzBITEG4/kl1Fcc2n/NtkiYlm2ZZ/liW4jMe2k6Xtw7N8
Jextfw34rGcxtj86Xrqwx74H+RRLip/tXs/zXTCfosxLu35mGSr6L8UnZq+I5HZAKq2UMJWRSVKl
8mUMDe2c3+pDG5n02i6fjO8tqW+Y+3vO/OctndJXh3tFZZSDWnAcPuyHEERt0lfs22Y1sRnY29vz
vaZ+YKap7tN+fA9CqE+kWn3c+QSPrL9pG7p70qmhOvz6qKB61DVc0Rk67SJstf6ep3G74o1qH0LA
c4xV7/EBsK8zkSVyBC6wcRHIt2vOykNm+A5pcVvrmhIpZQFecVjG7f6Uo5/0CtVJsb380QBTla8L
g8alqgsmJFb9RpmtPJnp8u12ktwBCbMo83zHUbbSJ+6W0SK9wkK6ZSgO/NTEHRvugD1aQmsaP/Cv
BDMazObxyQEDiXdh/j6bUkDHoUj1cEw859OzB++C20NyzDlgZ7yG3cwP+U3LKatkdYrfIiMdEeyR
KaVmnjzVIqDzYGTXcix6Fm12aSxg6vvbTXYv6TFTKbymInXyc2fSl5tnwisrGxSS2q/c6HqQDKb4
x8oCLLsmkfC7epcKyxbDUX0jUnO2+tIFWdc0tDjRh3wcoDdc8xIMqI56B48+cA54scshJUPw63Jt
xtz5Sfoqq7gZtw1xs4ecJJfea2N66MVgGekD09aMMWiGhTesrEDOb1gHlCZWRWOD6vXsxAxrFRyF
KjFxMDahN1yvtnLBdspSjDyun/XM0n7dJcfVFWh0uwgbEGICWlr4O3PFIRx7EsrRzd1bg9VhChmL
xdbEZ5w7lBLjr1lT9SUfRo3U3kVazdPik0ct6p6Vf/dMCKohrTTOwKMrQV70KmUOgMTiBy4dtA8n
M8vUo9m8x6ksXse9ok3Ni4rerBpMODPA7ty5x207Lt6R/02Lb8vSdpPExnWRwxvas43ucxxVGjsU
KM+Si8ufIff1qjdI2/lsLxHYFtP/BIpEVMdkNo1Kea1LRpR8ozTurb1tMyYo5UnNqHByQ08lcvi3
kBnbqYg08aToFgMSjnz9zTtinfG0q3uVXqMhBhdWd25rsuBz2bPs36aFbVPvuX7Z72Zd5nJycuJK
Aac+u63C5gpdk4zjWM3KNSUiB4z0c1dt7prJDfx1YKYjuvG8JmE+u7GTBxnXvHE8VM9cLoeq+LVP
apzXoGApKaS1oSelPWcyRhXKLMklkQkQFUU7IXecH2D8f+VfM5fQL3V5BkZtuGb9jiE5HndPtmL8
qmIxiG/MhEkgLA8WIHVQFdIFRSivuQezJCEdBPAaKM8vZlODGxsgDQVnqogNCZ1HX8NgYpDo6o7e
rZra98cQDszExo85Pa1IAapUq+ppqGMId994pHzPoWlARIfsyhplebA7zcfKZRyoAiRSAXPO2SLd
90bXT9jFdRPZ00ChJpHrBJZtJVPZghS0/zZb5SKI9weyBTyhRcuH57zvQ9mkEJ3AeI3she8Qghy+
4p9fQCvHidw3KFJA4bkmYTWNxcfck2QgRmiO75wfkGDElOB9IhPXfKB1cZ7z9u+5GdIgBi6nQt7C
02C8OKS+zJsjfG09CaPrypFtYC1L0HYCXDWz9exWfUiqeZjEUQmybibI6OJN8YCP4EhTG45ekwiX
Cx85U8xw0ybssp0at9P2MaqI7KpgSM2cMEL1ZVi9eR/dEDz55g3g1uifKaxx2FFXFbHOatEhpyp2
/ZKIcEpu+gxfTfgf+mBXUoeOBuE/Prb3d/up87g/RWdL+BgRQRi5Qp2swN04AN3I8SNjqoTLUpKs
clIlzSqjHmnNidCPQrY5v5ZIT9z9NOhv6PE8qPm4oSdaVQcVk3MVep4Td++0wZci6JfTjawFsWAy
L8cIK5o507O0s8kFm91ci2d1w+xTKFXYs77rBZ3TXe1cbah6EfKqrJqS7NB+jv0ZkzwN3BkLJXfe
i0gCzO6YS02tgnvdhSLUdkH98Ktn9nn36UyMEfEBV4PaSIztn0rlLGJi8PdCrEykHCZy4l2JPQu4
R2r6XeMYgag/PBAbO0/2w0UHi8a/bh3G/on3bdzJ+0Hc65X33KqaQIWHBSMd6q4T745BUH2bU0JB
euYxqttBuFZfSxC3gJaEEwH3cIRxsTcuZ99KzzNpdwAr239RbFXbXoDW0NGqNjV8pDhrr+nToPLF
j2nEfHjd6ZiWWSrWPrjfOoSreM1ziVjifcGPmXlIWWkC/TTm0q1weX3WJZbjZ+DnAIclt6nO9bZk
OLNumB3q+Ybej9rDEcPrtVxkocVmK2NTR5Km4Qsn14FHzGkObPVeiDbepptSKQrVlBu8TjekOySP
53UChLWxN0NDWXwIl0oB4dOcz/eLqDpMAkpLG1e7q0pYC1M3WXz6skGNcTh04mfxK7iUcDV0xm6t
uxKv/HWAr2jooDsEdHyybnkS5AOS95Vqga6/CO06e4akQMgFpVgV7H68EYwbVpmWxvZSZz/skplp
kep8EE373Sf4Elm6DbI+/CrcfkG34Xb1WZcz3xsG6nRF73xDxgjaM/27D4pVfT5CZhoaaXW1pmu4
4e1wuntFSM86o0/GWdnrZYgZ6UYcXYY7uzW/z4frUVxyx6icqe3aBBXyS0dKGoez1uo/aBO6zW0h
IMTvzy+9fDTSvJuZoDXsnB/D8ibiykY9MJTM051ECUoYlTFVTtM3JtCQwLNNYAmhxPDUQg9Tu+ac
V6L67TM7ezz8uvA6ViY9bpD2CDVcrjqsqDScXZb9xEtm1p8BYYWQI5S8boFbGgySq6oZOmbK0ICK
q7w42v6K705xwnkeEe7Sg9Rpyz4b5Z+HX15AI+e88YQt1UUiAgHQvra6ddIENSlIzGHVcr5jS9PV
KaDsnt3Mh7HYHMzFp+izqSC+EDTM9Zi3urQRR/DPuAopTgAhk2Urddnu25QqKMwuSCIIE8mDEum6
JGH60s81vSSlIkmbRWJpTa5Ik0KtnUlG8yfWgIPVfoT6sx//1yhSrsbLahhw8xEe3whocesxIlQ7
3r9I9Q/L0tvLaKPHk00/VM8MDkp/0GlWvGdd7g4lbPQZvxemHeElQXaVU8XWgH9BJQFKWAZxHTur
fANplqtwSW7BfwZt+MbwcbeoBfwMYwHyYCvWXhmmqf+Wt4yB6vHIilRhA6dNQuZYYQNthL0jmEoj
GRIlWJiS0r58JmDmvNKDuusZHEaU5VI40iZGhrcWpEYAlIm/Fii45z/olOK2cPKzdGs7sGCXUAb2
DyRXqspkOZ9GQfJVKom48IqZ3iARGFI3F5f1jwK+SFbSc8+vpJzvGkbez/cT2XV67stxFxxuHRQ0
2T0rBOFB18UjQ3RJt2/g1Lc+d0vQEkYZljK52eeJwPJ/mHTkHoSdwKes3OUMg9XBaKmc7ow6e+GP
ZGYacIdsa0fSfGMDXlH/9u/TtO3Wv9NjWTjCGrmi0SyQbRnpSA9N7Nq6Qoc8A7H0w/QSrIlNRJOE
55oWjP56bD/9kaWhpWACq+fi7pBcmN7yVKpXN4HDY3m86Rrc6svK6WEks/Tp5FrQOHDIodmabYqN
Wm5ydKDnLRJREwRXII038VL3BlLe8oS03vP7gCm4CrPfmF6kW+v4cGnquaTsUiDqwCrhy/wE2Uu/
dJBdZZJb47lQa3hisv0SA1hDw+sD5v2AFXWoj62k++kIxQCoMjyfxmTJrF1FH3EQxaiSuDoSUzs4
qxyIXZei52EolTgLP7HjstbhpnyjasHB2h5ppy79+jyovsxqD833aL9tPVrupDig5VRivYy2iEqm
Yf4JRdAJvqSmbhXTAI6V7ll0lwu2JUOFUqbK+gZStuR/bkLXleIFPi8NPBPFUIKoHpyOqjXMhdkj
Rbrb+seIoxKikCSgpgD5lrQMP0P/8xe1T1FACcB6odOT/wiVMmbKQBN+CPst6rLQ7TE8BjFOpV7Y
cJu+PFAvWtLX8/PWdTza6hOQL+rRjS63p1cN9zDD+LGHckYlKvT89SGCVIE/vmOxx2ndYfMCTu7Y
OQ1sHAI0K1rkdE2ccJLf9FS8Ug2HIFT9zXedpbJXyadflp8Kg3+ag6vqHZhbD8uCDw+PjTJIqsU2
oxsVaQdVb/VB1DhTuqurC8mbzFaMJaEEmkwRuSKCxq2dc/1XT7cHltFtRi9/0OjWFDUUXPUdzEXG
jL7Fo4Cl3VVueVKW4XWm3MxIKPoYvPp2zqp3qZF+eEZhdOlfrA3IdyQM0fMiSntLO4RmTeMPeD1F
AVSzKSX9u8ip9xkiCs4T2uwWp1+wU9SWFqo19gJ7wIezLRv2G5sa6VF+zKZNJHFW64VjnNX4h4Pn
AcUMCfX/CPhBInk0k543thA1LEPPonS004WxAOjl3/8QEOHqR+Nc6h63Tj0tYj3Lf2FItVHDibRJ
6J+flSWsYoWflZ3qS9v6KARPb/kkxCL0OVPnX58y1+uXjj5Umke4sWDJIBx81DWpVy3LDYY/iokA
LZmXltfg0xhmvyzVDnd/XV41UwdREShMcJuliszv4F07+fx2Byj5DcQpbHPLRO5BEzlBDA7YO0td
RXpzkBbv8TKg2e7SnCdMAF+MK/NyEDuKNritaDM4QFknLKfZqmkmFGewWKjF8UGQRC7acfqrK+Nv
OOFTrAp7TqAaTSHYS4nbihmRDanWmAHSo7frCu8hQ/Fnkp48aZuNVgXxGQO7URCBUy1UVlVRV8Yi
v7aMUs3ZV2o6aU9GzYKhSwv/oLpTD+1y+gPYavkjT6tgVscfZN8qB0JKFq4WgQw7A2FTkSW54dOV
KzIqpoWzq3HFcPTAFYZnobNFA80bBbaExwjv0yxgTZVONAJKFgqTjlIpmtsPFOmshN6sp8iUB0rZ
8CQrJvFjCrEVOss1CTEADThQQPb/l9M0k65Q3qNZBccoJH7ee1kALWMy3+GsCPb7XLWMgvbN4Tdi
Zkvlm4DLkYEPYZlzRJNCEYEQtY86n8Zw2gPGliPn7ZMaxfjicCqAZFG4cJ1MqT0hLnhYVj+kjVl4
NE8sj5sewjkpYRZ2v3qV0f6PnmZHQFN8SVtS8NewQAn46k6kKbYTSx/cBv39qPwHe6xf2H/JzELc
7grwsIJ21yvMsl++zxLqsvt/+5lv9V8Wu7BivkorENfuziwNUe7+XxwUTkXr7l8PTaesm9ePi5yn
KkSyO/3xn4Id57cEBEgiZddYbbBgiYb/dZEpJRM8gOEt8hMw9GS5wHg9IQeJzBdCG+bZyY5tlYJj
HPeLYLQ1iZT1outJ9Ztw9rlXOH7llnVA+Xs15uJoTQJl8gS4+H32zb7yME9/6skVK9pZwg4fQ/6Q
Yo7car/LINCl4ocp3yenVFxhws2BhVGSw7+xq3/m51mEcRFHL6Hr5L58FwG2yqh2eN3naPA2FSHC
AhW8s//gsnTxDgK5fW7yUZjotLpnHr4QE9ePYveFOlGSA91/mgdQ5zmiLzeTFG7j7kS8ykrIvTNi
OaMHET62BbSfrWuj4Y17En+V6YSsgoxbRF6B5MWidq3MwljY4nexisalqLkcH2B9nL/VV60IvEmH
DK78es5tbVJ21iO4m3/jZwU9OvxV4EWIPtNMfIG8VdH+PnbNO9jEIdq+QUhDyzNNy6OF6MH/lRxV
AbEKGDgf94GniO+oSe5nVy/EkMUbExXjOIEkMaontqyHbw3ELzVjTiVwBId992TB7J5bgrqewzv2
4wIUN7zx4WwRNfxm5hXUdvCmLCSQJpEeR4SHwr7qdE6Aq4n2WuDJXu9KXT7nWnxkeXyL3v73ba72
5Tkp2xEwr+uKtwHvSHuOlNNlXsOYi25NBhjEyDyBJVaLBCZqMEo/35dzLQPYgDYM8h1Gq9uGCJjl
PDkm4ycNK+hb/f+iun89f9YIrr4eLKkkiyddG13Bu2ulNpDlIcPwWVV25EBAecXeN68jxHZQWHBg
cj5raJ2MzSLHf7Y096F6dgtZxSNR/OetUBKk8yQtvovVqZS5WBLK7rnqgaQqkZ7a7BoL9zc93uRX
s33u9jXWq3R48Qmf4NwjLxp5+T2pfty+KZNATGnPHZ4DDZRdP30GaegaU4wU1U1ocNcCl91ijvCs
OsLGPtEXdyTjVm8MbI09INZjviLgrEvIQ9uttHWqxZ8bhTsgyHiIkBXb85XIVlUVNEKv3k8y9+VD
jddg7IpR6J7m3Uyu2+4RywM/L0unHlre0oB9xIulT1q9iuTrYQkJr9C+Cxctw7+2U5C/ZCbvbCXb
HTPIsT1HK+U5rJNcRnwPc66O3MBNhSf/vxxLur3WqdUNZ+14Iox8NfN++D+YDmSyD5H9HVqgHn2L
wnvvau0EdsFahhP5vp4T0hp4POj911qtNYYg4LRVqITJdFphCqUe/aeoJ9IOrx0xmz9KHyjZOjUc
j0iHZ1+9HKsMaUHjUWKVufimk1FrSSs/NWC8/DqH7r9K7QD2kqhi/+P54gyIVhiMhGd4eUUnPdWZ
NNs4Oc4JqGSU3wrRCy1+M6Ldl+J+jC2/HjuHKJX56y4nFQJLRghtAQaVWEP8+xAG7p+xHLQyC7iF
TXfU3t6LDvTFOAcJ4Efq9tohuyUbcVsWoiRJJgXyPqdycQWDaLNS50SLcp1UWDhvMGigUZX8BOX/
sdJn8TJgIeEvTQLxeyYduEPIRyRUMY6ZamBZL1XCDcDkCt+UbhIENPdcmmMWAm2Ib3ztme8L8Gti
E90RmAUlZ3TN8r7MbC63IEiPU+98Cfk/v64aSkVfw9LFPaJVgBbM8ZD0N5fn25NapjTp81aF9sVj
++m9aC76puDZxl1xDS9eI3gEi6q0EHM1lg8BNh7M55Db0kzqVvqgs/xIkyvP45zFqtoj6a15EtCO
UarF8jz7gj0Bh1dM+WAULQRUccsBUonKma7VcL66aFAVUOrJzlUV02JRKeek8FI/KFyXMVEf37lN
I90KGTkyUMb9E7PNAEhy7Wsv6V7eMkFCSRk6befUcHD77EWgKGE0LAoOiiSSNmREZ/BAfGKKWiiU
L0dsXFPitF63dg2lH2xWp18NMhMeIqgFC5RX/kbb5j4GN0Wxxzqvbs8jMuUSWlfaO13buleymBvf
nFRKiJGJ/4vztR58PCJpro3XUW9DaDDG2AlgPJQuK5KJ3PTdAMsfb7SmT0DKnr3tQg0av7sQl2/r
C4y1a6WqpBdX6KdWV6NT8e84V6WTtaFnscBNxMD7aJoRhhJyik1gKtMCZWj+fV32u8RVIiMXCSnc
hULl6z/QK9HEAgmCnSM2oNLN4KjAiSznXgcd8403miRu4jYX4ivZzhtFJldIYM3kr+sGnR43plOe
CEaNvgFObLreOAOSSzTc7z75hG19wSpj9OzwgTXnsh6+ARJA911qnWACO90Yq2z49jshYyL5WBI2
ed21FRuutYokR3966L/pPIttuL6jxCZNm+bZfpHVhFG5p+N5J+TjgAkgmajaAsC2UsAA/xpWs9a/
I73Y6hzbX9IURv1TqMDx9RFPUR9I9UXOw97Sq+monDY1dS/PaNC/Y9cA9YtYgaNBkQMkyH3rYNiF
L7mWzjlMsVxkyoSrWiF+9LvxGbQdY4qelfBdbdli06YYvfv4ALD0pYhppUTsqWT+QYPSrrEf3gYG
8iZs638emMipfH+XNLisFuRldVY+C6stjDdGrJMWVxHj5Z+YC3V+cVSGs5rcrchRI9MFjGkijsMx
OX6YwyjhMH1tKv3IiCnj/FKV4UbC7V6w6SACyMv8EEgA4Upee639Mcau4VjTDP79PRFYvvIdrnRk
smnpYaxvY//L8yhkntoxGocP1KXB+jP3NJLLPKd/P7llZ49GpbN7u8Wy69qeDzpr83+GyUpMILON
BRiFRTRBn6mBw4Ci/aU3ZYlZftjLykZxGCnxKqhTjbxE9rxihgJeKlmrcoZkQ5nGFZ+WZ2c9dnsY
EE8aO22qyRhLZgFy4Rv9CYH6mEkE3AUAk6iCVMqvhlz4gcyWIlajTSasx5tVdoYQ3EwoEvLPTNRS
mKLuyGUY6XMf69LS4+TQNNiqRwCtGuGSQMsKyCyggxGH5lmQ42Tu8icRXQ3Vb8egGHcLFlVKDum1
vTvvfEupRIPxBS42UW1AHZdCJUnW6ZaPmqws8HpAeEsvb4nPyaCDNvUJWWyHMON4IFMX7LxvrxA3
g5yyThLeN4ZTaQgsPu6W7qdp5ej+gFMp0OAmTvk2uJPQf052eZQOWQ5WyvOmWnawsi1M71EJ+qqd
CUEpfWUrLj1URth4NQopfAVxBGEoRPa2VKclA8jRyVmz/8ff3Pm0e1OcfbbH0Ci/JDkHY16rsjTs
eE1VGGoa70j13EIiB7ih7RaD7j/WNxBfBLgICd7MRFYR3k4wqM79HJ8PMLQ8P5OT9koyhOwYNoM+
bp7+VjaLqyEXg2cTOsC82sRjIMTjiaghjphoIQZmp2jOMECWUONOKxF9hODEEz0Pcif9Xnw+B8Uy
ENZfYUan1YrBGo7KcT9nE2yXv8YyUo8htN7uRWSQo3t9iyWfLOuNG7Ru8JQ7rUqrTzuAMph2DUMd
Q25fsbHelwgggXtwd0eLabm+vbXzVZB6vcd83YJvH0/DrArW+m/egFot7W7bS3B4oJMEnd0fO/6t
Vh58PvT12d3hMbC6AlurHak7/H2CjhRmAftXWJq4mfGC7pyG6AXY8ZWO1fxWLBKp3Je+vny90k00
sdcuNN726NJTDmXCPUv1Jg8ka/YNAmr2Gl29lsCSwYCmJHKcNTAbjDDrx+ANtWvQSN48mx2xP84p
ekVcVZx1JnhQ7smkG89z/DKGQKZVZ6Oq2SNCxB7hZcae+LwQahXXSS0TLVWDkollh/ca8TMkSIbO
MtBTM6aQl3uj9FLdS7vKM/Rp8Y9xqvNP3yMtC0rM9LoWy3NGrApHvyba/8tSwwA1ICR3da66rOz6
nqWTwO6u/tEiRhmdp2GHUhfhyfaO2aBjBVr/1urXkTXY/4hYFttaqxfPiiXBD9TM8jtMucc6r9jp
AIqFDFx9o84QK6jtRk571hlc3+0RW1Ib8OeKquzYRKEa9s9AgYn+1xM5wuq5JWe9uSnuGVZNNLXF
KaRMqWNPd52trfuts9ySgZnmAKav7sPr3xdxtX6aWEc0/YYDrw85+B9NFGla7OCUhUl98HM0kEvZ
crCfsVl7TKRUz5L6uNXl0i8C882VNQ3HppFgHCMJRtKZX5Ke3859WJnZldr2oqtclRgNO1HeMjMA
Eh7l7jBfWWSFLRIfyawbyC/d7diTMe53RD/3QDiqJC+tB2MM6hlGfkLel86xfaG0INR4g6SmeSb2
lGOBGu9ltQCx6gV4nObuFRUL1oJOUsbBWZw3WKk/eDHgkVJJvfKW+XcgstlQtrQtVJ/IfauSxOJw
vOFtr+k7VOn8sOJexf119rlbWNamvTzAnK6EwOFgKdPzwA/2EGD1EGI934QnDFkqnHi3j+R2NL7N
DldriM57E1w4nYbmmOpnI7vegPrmYTLLikNWLMeibETrYa+L6iu94SAa1ZfsJbGEAdTonfCXHP0D
a9s5oxbHiMTWxnNwb2yG877+KpYtVIrW2ULOfHEOWjW5M8a0h7LozBD9Wct3olWZz0RxgTbVGv8o
pFl0IOPftZ6C52Q9Abl/HW3vjbweFtDg4V8vyqkcb4AibGfKFbtN+kcDliWdDGhsTauzvI/f+vbQ
9MzI4Rh8L8V/gjSYELOhiKfrh38/aFYhT1Kpv2WNJRsAnhoytBcEIJn3JJYyWufxU3+6JUH+e4sr
cdJBXzkl0UsiX9ZnvS8sM7enar0DJoDE0wlpnPq1UTiXjxEakh8qDu19nANU5GpLsc3nbTM0VGrU
KS0odMasI7glFNs4G38LII9LrL9bPCjVE4nnzK9udozK3gQ1vFVM47r34cv1vnnMa8ud2UxyR0Te
SH7iZKZ30JjwZDDSoW3/FXlBf9lTrQhALoy7C3nUvx2B1djtq52T/YoxDnXckTq449TUweL5ahtu
SHX9/mt0udxcvAeS5FFiYBXAwdLarjaIiZxLt2d3AJ1dEoZ0C1OGwpGv4nlGzxzlCFAL93RhGTA1
QGbg5Hr4lfjtcPvyK5WwWpIQY4D/WXxRMXRXA7tV9j47BJiH2uoc6pJ7vGrDVIvAH80ti9naMWdd
whdrRa8dvfzg1nxm0bExuFIZh90OQbw0LThN7gMJBxBZicI4Ye5Q3s2W2m9agdIhefAKaCmHXDm1
E/CLIfUAjBafFB6cgRCdGMEutSpp4ooYzRu6kPQDY7oDMVyVz3HUaopF2x4v2IE6w9+Kssb11xyi
qcRggs3n9CXs9PI7efDIaaFhOTG0+nwWEZqEu9q4135QdWrLmW0HHLg6e4CtodZ5fJtFpnWv9vPW
zyCxTA6GvWcjVDNXO63C5hJIvnJT6zW6FkI0NXRfmsyt2R3Yf2FzYLTiC4DXku8OL7mABc+QdMgO
yVXvOM8h1gOjqulYnS6KxiHtjt+FvvmH1TDzGXZAScNFc8wqsIPklgGWFLx4C+RHbnjgoT45OQmQ
PTJZKnuVM7cVyx/FQgCbgNOlciwGf3SrEYHLjEdadN3zyUIkFD+52NzAkjoa8ypzgG9uS4S6QfPh
bhdEZBzTHeuqRIhY/V464ffOheO+ccknpU+lWdgw6yG7EG2AgbraKTn/DnCDfCAaOc+pPY03Fzyg
eyJFjK/NICHkn7F3+/AvqMmrJASK5XwBzYeB1KwafgCXdVVSJZ5ZaTE1/L2ju7qqFbZvGUEk5AN8
lPwkG60uuhwQmr846S0jolYnZYM37tcvLQca/9W26QWFTZJTj2kNMsMrkJpwEISZyPI5/y5z0QpX
+dxfCu8nU97bP1lkz/lhCoFNtt9ho6R8RCoreLv1T7VYt/GxY5g89d9n5eMxEIefqSBndLguHG9w
VyCfuDU/AcgXkpY21gnKNC6DIKuehJcIPxkD4TTipSvt8X53lHq/G9gAJnI3IzU44N96oEMho1Ww
AXxcAEH61u776+OStyFrIZ43rNjGcaBzmC8YhutMp1GfN57plcOhIBphxs3y/tl2lE9/RxaVmJhg
RynusgJwtoD3DWs7bJAnN1iX+2k5JtBBOr1N5+WM3+le4xyUJY4nWariZZxDIVi9w5Ws4Fxncz2D
VJ1dabOikAAOH34AnCoVT2Gl7uc0ruNIymTwLULJ9ybuM38iIpYFI0y4ioOKMH5UMBbLgPO0gKec
T6ZQUCUhNqlZZi7uxDwp1TBJm4+VhDcF2sbGlynpWoqIgpSBwNSxdXzRPqDyZbo11YyIiM4bTaZP
HUzPvTAwzuJw1ush0jN9YhE1Z9lRSL1s2BqhOu9J/z6Yn5Hi9lAzwxkWXh6Cb7xxAMdIpzagj4o1
0op0VKG9yo3O2XSz3DfYo++sog+8BQhpjHmsDwNurJYNmFirP9XLm2O57WjLSzRY42zvgzegxlw2
tZFd8TOEfI9OpeNRQOGsZLqG/R+2HaSwso0AydK+PQsqOXRS86eILdQcC3GUzkWS/vRBspPhdkjL
yS+XrvABX9J94JG+qOqz7a1M65LMO2b/ivbm02/ZbEXfjhaw02rOQR/+sQ7JpbnfOVuS4HZVpIw/
cDrYoxWrd6zyiqRlv4IqiI+9SYW/G5mA68iwZpYxSA5lUbEKIVvpD6oUixZPxuq66iyalO3hEdv8
3dmLzww4Z0kfC87kKSpl2nkENfWIHOR1XERlQbgHpwePzhr27JN1j98d9eOkLeMWTBHPfcn3SJcC
zd/GcICTqg4SxUYeseHzGalCkbP+zTrE2pjl8YQp2uPpz8TWPyaDGxvkuxv0rQ5cFirqlb7ZMUfv
5DOCpJok4xDCD7v3OxbVjolNYOOA7vlYeva4k7Xpx1JtfvSrM/60+A01yEp/GQuM21tmqidn9uka
D8H0SxwEqqJiFeXNrh/fijj/qHCZo0tmAmwfsG0qg+Ayl/g9uvIxb/Vk6esDh7YSlwLHa75xABWU
cHfftzE3KppTLfBhbs479IYZy+SwvG3pSEriaPMv4yzt7WmX4R2rL4pk8vXQI9TiEgSaMUh6SF8k
FDnbRzU7jKDjdKZtmLkgaJpw79CIB9EL9lAAIIbc8Vc7rT/v4AYbXjuyrpVLaCUH/RsaLqPfcjeU
O9Ygn7211XcJpEn25FeujSEY7LqR4FR4I6O1s1KDKNg4jbx8NxRzdrQkqVcJb2G9MFxYxI/B//5a
22Qazfxyq+oqOXMg1ScfJRn7rUbMYtr+umM+KYfi5HZqUsZLJCGR+57yMysECTPIzFG2W2lvJV1h
kaU/qFiYLjCRmo/WzvWD4lc6Ol3TEBrAdy6sqF6a/45M57F4GT9VHC09xIROo2/F4771sz1+UVk4
xKp6QsDAdf77gONtrtWw39Jnx/gCXVn4HorMVBkdFKhsUMFOdHflHXDoMhHweLZmWGJuYsmUiJ0c
XcnBP/C74nN7XEL+NvGJ3nbqCiKFWNClJmBzmoEuOQvl7agz1Z2EhnML9OO5eDAb5NMIU26pY9hS
VnMaxl+TXVisv0lAo1GxRR9LkKF2snkaHpJCMsXq54Dmkpoj00CD14QFjYHObkzZWyhvCfwSAvMo
n7UC5+75zPAhKkZCGUhoEOqjdBzfPPmDG6SlskMPPtehTUmIPwxLh6ajJeLm7yq2IsdqDqSkAoT9
l4c7hWGDNB74brYxn4sBVtod0/nyMQ+b21uK8zI3YIkLyuUPQDZBpfvfmMh0kGfeBmO8p3RhUaUF
rmruMCsgjF8JY48kYcfPJfd+cU+r3i6bZ531D/fP1hB0A0fuSlPdmSvshDZzYwss5v22/QPi/nq6
LyPFMm+jkVxPxdBj2h2os88r8fOvtxWfBtoVgtNSKAkm5R8gy32CEHncn/3CG+PyYrS4jggURhCG
xOm/3UeTpBoXs+onL96+OdDAEN+HisappaDSAhzhTesByz/uQSlGwEZoPCZJ1emINWkjutyonTTj
BBhzdR7JWwBr+kpkjMY8HVR1Gkswl9EH5g/h0FIpAb7Mk9+ECLf9MwehmU2PBLvdQcB0XpG3Elvv
9MSyQGbCetHu/ZwRVX8gVpXMdR5CMjeL0CSoXvUQy9ZjHdPAl8f2sfro5H+4B8vlRt2wl+VF5RO4
he3/WI/EjPG0OlHX6GjG9TZZtod25Wp3xytnyvtaMr/ZAVjrDLBSFYWlCjb0GS8f+FX7DcZ0XVmL
3v99OC6eJNSY3UfvFS5/4NvcZqJj+uvnsd3d6ZW1D9InDgvNsN0nYYcBeB/GTUIuarjRQ3cgutMi
nBzSYcPdm+9Hl8N7uZNkwXwfRRkCtAKPKFl5/o2M4at4yUfDDSmPdHM7t+58Fdxvp+oFPbIVKgBG
fcrf8l+RMjsOowCP2rYUaxuyTMNPp9jaXlAPIfwM0I22AmnxcYjRfjwd0sGVxpdpoGM4iYHhfC58
utaC756Fx2f9hI6RteqEBUZr+axZUh30d9AhuMT73i7l1z3Fb0x4L6gumCd8lduYAC6sFgguXHzl
w+iV0pMZLPsodCIKp3V/rOajam9XpsoBENEqIjMcSvAPqPWoLWP5PoEEuFcejIPhs2ri4hKB7kEJ
OmPxPxXWdu0Xl4Cm58NKByG394mURl8jKuI25o0WM5z9iP58kb6hlurdZZpWuyM+70rAjOOPy9n9
gwsj6BOUNmaroD0OcCuGAfFpg7u5D13eCz7GHmAfQCv5lUmpF5iUMt2QUnmGQlDU5h2Emi2U9TVx
rBZpAHHJ4kuhJYUhjAajBqTSB/av1I1BEj1V650vLEJQi1b9pdUN2bxerqLBbVORNO+LMt/KyotB
Ik27CSd7jTkyT5eEIaDOC93HHFYLdc7+PYPBlDq9xcIEi3XpncrUQgV1GqL7wYto9YtXvYKCDGTD
KkSsoohOwaoPfzLeijiRU6Pff+5iU1gc/o+26JMeJeqoVcJYHShI4DW7PldkNtiObHrpBb6WCAp9
jqBCURYnkyMyed+kTgPm/G2D2UKMILsT1Zr13TnHQ9vA0kVw4FodlNyXGs/1KYrybU2QCapc0exe
gswyWb5jPrI+MImhCNasQgmkDF9foXlss5oUVb7imHjEfew0G5ZUWb9yMR71ldO48UD0WZDtAiUB
Mj4B3LIvjCI2IzPOzDYT9leJAWKim5kxSLuN/Eb6LyyQ6198MfiML+gmJGIVHuHhb9qvmBAQhEQn
IUtxrhJS5QI/R63loEhAvKnbrhM0WDdpA1aK+ip2YqQojM2yDsvzFujrZdKRjpSyu0HkqtOs/kRF
8BIcmssmmW+pZOQj2XE5J+wE++v008ceqRNc2cXrHBEM8adC0FAqmNf5lcGgR+RbOjvlBA71FXOz
9A8dmvLhrAKAdvnoXRks7TTMiQJ2R6hE3MKuWd9jzWyZt6pfQDwd7SfxVrveXL/gh/kDKZ/Dn6l9
K4zlej2HvBPz63pyxzAjGbWBb8PM6Vm0dZHGrrfvL+Ifxb2lb079b0sgvz2vOYgT/fcYE19AJOOj
U5NZXFbnPBQ7J7oDBSIh+UtbExtyV3UWgaa3rXzt7/b2UzlbO1EbBYv0yEkQzTwvj1BBwm5aUMso
dyWG6LrKLj5JWsq+QgxEHyfnhaXe0MuL0zxMTgAARjqq0IBkt2c1RynZj6hlk6K5+zRz6oIqOaJy
szVcpYsEblikmmp3goURRL7rU7nwnqrAP+HIKgSTcuoZ3gpzxMhyAqDQQFtwt6QLZu/zYNHwcNy7
qNEC1Hcx/w8EA6OzUdA5kvzWJ2i1gQT0z3pbfEZBB3fG9uyNszQF1KIk9b/nsAlJ9f7kuS8UObwI
+94i34GlJs966iGeaQO8T1QXS8mnsnS+aBo01cQtM6IdPT2qoy7hYgd8GaW2rF65toDc/kj5w1yk
+MGP5Ez4qajiNdy8k8pJNR8FUkKXQyG1sSYnW6dLi6w6L2zUznZDr6pDHhNwkCGErLbOaNnPPLmd
WSVVzcTl6x+Cg+fZClw95lnxjFW4rGRLSyBiCOwP5QpH4R88SfdRak+M+r+RfSmTIUGm8Gj6/4g5
RmFSEKMGqqNVDlTDSpXKB3H/t6V+JFt81EkV6kFp+8jDHvvNqGko/D91gEOs6DHUoaFDmscGvvTc
xVYFCAd+pmEmE68s/eBQdA1UoRdE82i8gAGjcDTWqBWwIfa34BlwA9cEgmBaWSYQuV/dZiNIDTTW
Z7hV1O9+1wmnRR73+VjYdBqQBApvDwYBcgokEXQS4lAr8zJI0YUZ8TvnLsFwmmJ0naXmyZ9Win/z
i3iDi+NiEKh3Z/CDPbwdVagkQrcgpBGci53+BR1JqDNchjIp5nacm6SmSu+we5UVgQ8ClnVyyodg
dIdxmNYTUvzZz8yMK3URDJwgqs0JQRoBsKf++F7Dr2nC9Baxn7x4deTTOElhIH0wdOceTS+tihZh
jqGWKB5TVBSgjAh03rAL33XoNWswant7lsXmxODJfxKxN+c2uNEOCo57DlTV/KP+qop/DEvRu9Kl
ake8B904UevspuxAsbe8+DaaMj7SRowNnXxMSMtL0Ma85CwI6JrwP6RNRYIv9+SRIud3D+XQ1yWj
f1vUqtkoMjLF8hG4jsZpda6pTm+j4ImbLaAW2Om6Gk9Ha10YwcTCgSSpCUovv587jS8ePH+6w1u0
ahYaXr9CxEY4a+hAE5NH/w/jg5vZGEc94jtb+CHx2vU3FMArncIUX25ydhFkodVP5RJmELpFMZs3
fqDvxk3CVCYGjpJ10KUBAkyxx7BCmlDZ/atrd+Qdbuf3fiTwHEOrwZkIhlg27tAQ9zIb/WAAA+LZ
a2PCnTotUvP4LMAtxmAwG9TpZJgYumveG1EhEQ5Js/LW49qsuprbahM0B271sTXWzQ92ykzGa2tr
xlhkyMXMBwEj6ZgsUX0M1e7qoTe7rbsV+UvXaTjaoN/DmWtjgyAHIxWDfywgqsDo0/T8TAlVjUB1
HHFWEexvDb/uuhFt6+gF9+R/OnVtWS8Y6I5ki3Nfo7BDqOB8SiIs5MqA3ZQE44o4svTtBXYppe2K
91+NAvvxBM56J6Qkh+sZqDRHEPYki8FQXtvX14l/OP73NG43I1CSVA+/P0js7HlM2+va4m3/4/oN
3GwWMn8hMchqfz0cfy0hztWSCKiY5wSubR/sqeSPQqtmUwDMTOD/WoW/08PbFnrRsve7RHvHNyb1
/mXZRvRYOX/xW2p2gpbqd1Nj0PHn+JiOBfQuRK6DaUAREuNkmrfuDjDDF7QQ1BKLTh9kiyqe3w1y
izE4l+ezNSiRCRHiWE7k5JNrc1DeyZQZ+P/u7jQ3QZEpncl/hd8Dk4tLV3w6taX64J0/XiKX/RVc
7rUMq+ncIJ56UjpcPW2kVKt10gAK+JkPz5AcrTwvpBfQnXaPr4GJcOkrZi6OYYULaJkL4B4A8HuY
GzFbxA6ycCq/qO7awUQpL4onOV8FFF3ZcsbCgDTKRcFtCPB3n21ZjLYOLhCtMue4p/8ur3QAeGm7
3+S5BUF+0fBSSTSN1gEVslkZV58UlzJvqXlvwUf0Zkkm2nDGMBoTR8Jx39DnUbCEryrfXpUO63p0
5PqS4rCY9sQjoMO5E8UgX81voimmDjK53nfEPKLmpTkTgtnOKEL/IwQHIpPmQLkB7/AUk/9e+8Ef
9/MWJYysr6pox7sQ3hWCVR5mVmvfeIMf+yJcbEdijF5DFqHxAz1mkQ3D35Fsh+eXoAP8c1UGCtQc
oia8/pb4DVh+CeLk3d+FVD9jzOlf5YkE96gUNQrWLdGy/Ft2wP7fjC9Wm2eYnOnD1TfXEmCb0d+T
2+B6ZeEUDmi4Lhqg10A1diZBoHFRt1YsZFT72SAg0mAeMwcDuqLXyIGSubwGQkdJV2mgQTCvZ8bo
JSUgGaGRTplS3oJnN069MtsphkRZ1YUzMDW7gsPlpgDLmPwWzS60pMB+m/JALWHIRIeqeDo5rmux
WZ+Yz3zDuT6Cg0jm7w9e1z1psnsStrgVGBQ7l14BsbuUH6dw5TOUMG/HMdls+13G331eSNK/ytNk
7V8BJDjC3hVpX7Ru9EfyxLit7xyVepueFb18ClQ49JxJyLLs+YElrrxTvR5sD0O7gtlfkSQ1odnS
uVGBfdD/ouUi9k6VWnhoN0NBsm8qthltiyMlQ2UEd0zshOnmqFqu8oPYtLK4CmjEV2YyTFAoK84I
eOa+3OMFPXNjMhVUytL/TlhiOL1izGpqU0p73fT50J5Rtd8JqRsNUFIpRDJYXOanhMzV5HqSJeD7
ZJ7nF3laE+GT8zySJTzbfbjl2LrJVKByWMx8V0/r1Nq8Bix6CfeUzvSGdeWQpiPLJBw6Ko4u3ELm
qcyFZXSYwX6+2bzoRTb98wzXCbOZPJqgEywQ95yhNzSnjE1JsT3e5iexTXDyX+DwzMPIHTrPsYxb
3kVGQePmkjr6T43f1tewgvPAwzfjVTRNFzv2QDJd/KPfzmipz4CRsMVIgqzLar6XnbeNzpHDm9T3
TCPSAcc0ggwN19Z8CvmXeLeZIbmtZAdSRHunG4ud8S4ApLMoEWpyAIEgHQy/WCPhOlK77EwULtU4
aeuVaSDnCOI9ytNsLm5K890UA+kWZ4EBmCSmjy7nrZbzLtIV5esWI7T2yaRxQ0IQWDdDzMjehXrA
r25c3wScwtOVEoQ6NALWc4L+EGbjuZdAPo2+tSsK8JoFW2yZfj0u5iqLfvBpR6PfjDQPbwdrPnWi
T9wj/67np7vMCZ/omf+bDaGV7aYgRBPx9Bo0+JR/3zh+rx6YzzNqZdbLCoCpmUKHF04jOAK9P9eH
JQcSs/sIEVcTUUe1JefTuOXt5YDs5FzzPaiCA4Wm97QXk+SF7Z9tCIrF4bOEeylCKMTzV7LUNOtT
FYIa5k3pmBQXBXnJMtMW5zwlOulHgbGcWP2T5Yhw/l+amqwla4Cy8hqviMkkkdUoZNbvZXXoiWRP
MRD9vDCtUdj02G+mTELoryF1+TFtLzrId8XILS+Be392yI065dILyh+UT+F+5Aaj/ppEdB5Akdgw
xRp/BBGXT497PA+lnfXTbpf6nsPIrCvSm5vvwgxzHAFWQqilZLtbR1XU2e6v0RJipyE3C26/TLPx
bok+2l6hw2F+1fHxcQuTueX4HvFjDpsQTmB2uC3a4QtsdZs0gVZmADyt8rR98JmQ/NUkzZmPeUgp
BEiFmxUUKiEO1GhW7y6MOzWHBaKUPziPioDvpxlA0B195i3b0e4jJqJ4QnRGYY+rTLGlp84WDLxv
L532e7Wph7V2s4SC8eEt6aq0bF2pyHkZrh2gjEozh0GomxIXu/I+V+3fH8kxQPJBX8aVoAF9re2O
EQ8GnMUXRCxxpyp+g5x2Zk8YF6S4XXsOH4Fym2itJVzTn/gmJTrt3Yu5oPbV7gZClx0DErZNXjYG
+ZyRCFPeuvCdkQnZKUGMuNyPdKrBoJWTPxbq5gDZ3e9Rgx1OUTh6zrQMb7l7U7QphcHZwH82Lu/V
tq4+QMWV8V+nJ5fF9hOzRtM6/O3kotWbSDzvti3nwBG7IyF0r7go3qmKaO0I6/XgUpnscPvk8jv5
CYfAt0SnvJ2PZQjVLq2BTZh+zXVX14OEcY1HDkuFcYYDlGVpNA3UPlleQ6d4LXu5X+vRszxoUt4P
iSR/W9xDvDSVJ3eUZw++RlozPkplwPST02uc323lAtOsOOgYR5aExhsa2fKsUbpFX3E8+zLOA8gg
T0Bi4AlpQQI2htkNfE53VvAZnUhHAdRWGUaN9u43NxxzJrJKFgYxHCQn0mcFMgqdDgHNozt28TPD
6FJX1rtGhs8wc3GVuxSLfA79Inibzbe7gy7yEQ4lg01s72g/FQ+vzQuxg2PPNZOChwKelhL9W66J
EaBx6RaU0nT9iH01tQbTpe/pxMCoXdwg8aR/cAp6x2mj9ykeSMVkWTK4sPtMZd74iUb6Seu06d5n
RMUzIyfhza2tEdhuG8ARvZT9b95Wgf17iKU+gQcmlCF2euvR8+I5wLBxgyG6wNTQF4XHUk+p3t33
TUP5aSZmMkaBhG3TOY9IxiNdxdwFvzS6D0uxO1x6O586y0SOvuob1WFT3kHqJBK+uqXgdh1uJ+BK
2kEik2AzW0mZ6cuMxZB2TBr1edzNHgTUnO1KwpnN0tk9BsRYo2Ap2rUw6a4uYLQowL/VaUgdzmZf
PsPfPqQheiEZiX7bhvqf4WCVfzHaPMnb4bzerLCsfuggG1F5V1LRYIcoXu6V4JYAgY/xRREDZfN3
JUbUayJjI4iskYptREDkBXjdkVQBvrdKqJUuYQPq2/wFRh7egGDyhDgeads+dNRQRALVDHqmnaW2
3HWycLsyUiUcb5qxU0kimfVcmZq8usbAHAG5wwYewfBcXHDiJ8hJVMemUorShkiBZWroDBm67Sok
BZH0TVQZPhswB3XODhFTpG76WlDzEXwjJGIOW+hFhnEFtLla0AMNQtPKW7Qma3UC11RvJB3JXrVF
QKWlqgFq4c0kl0KPT+R+smhccfCGNGkoji79NobX2RFHUsPGfAHQonJHvR4pcKK7AxjxIGquQIzz
McdlQt1O6mNoHgWv5RFEACpM755/+nckbIzN4hQEAER3UaU7OVYbVzIcG2qw2xg+Cu0RNMEwvULT
3dzDuahrClzW8N9BoyOqWwEM0NqoSxvOGsRUbyzUDoHAnbPs8IZ8pyvdllv8RuPBP5k67Pas95L0
eLI0o1f2Uohe+Xu9/F0s23T5wojGoBbA0bHFFDPEbgTqWTQHSjydB8EzlK/GYjXwRQFwEMNsEVmV
vAOjd/I8l+XElm3Gz+7oF0L1r1MwSczje8gDEJwmngPq6/N5by9ZFzeoc5b1rwuGcgMNCWX6NGKG
lgovyTTTqrVX99ihK+Qe9ZMpFmhnHQAwZw8gHuPwzYm6NOg6wqmE6DoBW4LdrGlDXdOebKzbeSe9
0W3qzD8tiqzbjgtoL/TJI1e0JSb/Tw8ujHYCSJQH68HqKIu2lrKBFhvsFRjiQR6NxZMMO73OFTNW
bUIr0aoOZJXY6TH6R8Tj51gYnBlIHAtJq8aRWOLDTTa1Q3+aa2ad5/aRuM0dNm6lTI6XvXSNZejj
dO2Sq7FHADyC50sgztpSfWlzdm4cBASTJdMvv8gjYuF6htsuQB7o2lJ9kqCbyfV/BnGuDzd5Ea7D
OWSqT4o0u10VFh68DSDTPwb5LEzltQnPkijEow5up6JALTGvqA53kp00M/gFeJrBmudN9sfJQFB3
q6g76bInoLu4o/qvxd+Rskeqf4EvyyaICTbXPB0TIB7xYfZBcgXPgyUxRpt2ZfOscfxXsKZm60Lp
dk8GLBwXEMf2VYVOs/TPraC0as5jRCJGMG8QD15oGvspHaIaM3K16zExQEV6DXg3qeRR5DWiAm9u
0OTpjM+03vI4l58S18HbHNalmrwrL9UUZ/pKynzBURMREHqj5+hE5J5nfPDKGHgbZFETPvL1F44o
At3hyhGg/15r1C3PO+QyTobeMOV3NDOox8fMaDE1Iq3LqloQ/WKfTAWteaJ7W3MDdJCtjgGV719F
/JLFG2tdgm/fiFjDQzwC1SNU6qb4X7QG/VERoRr6uFtaFGB8GEvo9I37A+Wgb+zSGaoeI2N1C+gJ
WpB4E9mf1Z/2XfLPGLqhzTGJXQc2WedD93Dq4hiTP0OcMT4cyrEZGinZVI8Ea8+lO98ohhOFiyD6
osbbn2+IyajQ2Ep2BicvRa5zx2vg3gxEDU67XWDgSaCMWLk0fb9SlFgSyVRzu1TfxU8URRvWjJs9
DV8tRmgUIvuIDtfQoJ2YPfNceawzC202fxh1gb74454pnhXFGueSnmONLTscQ9iXn2AfXWljA5og
Gm/PSelWw6GXIBXXUGNLYmXXk3JOg32+QAkzpjV5dCIN7BlBkL9e+cPGEhNwsidWZbXNyrFSVs7N
RsyZh+cJRyOy4hX1WLxi52dg/D9bFToCPYRfDm2sEG30hXj3P4rWmqLP5ZFPHBAzcEWFV4YQ6Wnw
lZeHp1ucME8HhkgApNjFMbQ3apLb4sVzPFooTuVXX1Z1gL2FCfezEF0YwshCEfpukcLXND7cVCOP
jcnFCVfh/qH8jW8F3aK9ecChgaFR2IwOx0FuCzviQB48G5JAYVoah50hsIhf7buHPYNO9W9u9bYp
Wt+KDLrsHS2cxxUCYH7bmaIoFSN5qutTNZfg9iN84KulDEOXJK05bc+JA3moDDqKLycCM5g/unbG
DSYZJGbGsMP4TOrWevBizJV5vW2u3fAsSQOFt8EH8ETCBvHf3CNx3bO4Gjk0loQK8OzFONa0lXrq
eWlb6Q1O/ARhsuR1XNllEZBj7BTPwXBap2c2mCUVLdhRRmbtKAuFDO71/ihmN53socd7P82GIYRt
eM0Xmv2HamRZaGR4ELcuqBK+6iS+KhFhQ3Mje6jd2Piap7q9k550WalK/zMhnbKj6tnJqCv3Ehyc
h3Sm3pc5z/7Ko8uqp5Q7WSvTVxBJvGPewd+pV3OhVksOoEpRL8R/E/tqR+4cMOsEyV1hntCipDef
ZHamYG72ugswJQEmh9seR/1Z7NxvNmZBvL+zbuWzlQCfsnmTgtStFeEtE6Gd0U1azCEwOUPya+Gb
Er2IhAjBuvpuZxmZeBfOSGZ+xZnzz5jnisZstnq0Sg63apaYZHYclFG2gO3//y61V9/tQK0EkLo9
E9hmsUidAuhQBzcMtIc5fsuptZ+XseO4nCb3k+gtDJQ4TGrDdaDdRfZlE4NlcoUtmIuJU6G/XXoo
ILGKYzI2OYHWhFO94xkPp7vksTZBCpcMBcKrkCb4UlCBzjmuxJImLiNONETVGetexJZzQwDZtQjC
ugMi2fMYvhVkcM4SzeuBP/lPuBNtLR2dl8fHRxqlAB30Tak2pWRUm5yWh7NvzP4vFB27wwUCl4ui
R1ei23AzYNjIR/Gh5G9S7UQddPHTYkDMNSUsJu2WJipnWYZXOVCR5Tzg8qmMWA9++cKRbFnFpQDj
yoo0pRd2TouFZIqVLglMUxRK0eoRHx9W06JSRk/8x72Sbw9oODAmYkuLPWyoCRBd2LImegU7b2ZO
qo3KDtzd47HrhBsRccl0lZeFLNqKmlwIt25RAjTgH0bar0oYjzFbW1+Po23fDZ5p80cDxBcVYPEi
lxlXb9DDdiaoftbjAE5PHDzVMVJowAauhN+z2VwztB8y+lOWsz2qVg1Grn43X3BcmpnFdOI717gN
h8cfH+QQyVEgdVOJt+Kmp51CGbfDBZHjD2XpWnS6N0QWEGxG8WoVM566apXQ5MkKBLdmnMSMUc2t
sDJhcFqh3fNfjy4/jASyZckjUaWElp3mln8Ieu6HV5lOF6C1clHk2+JN1dTgWnw45Lj7HU2fFLid
+9CDNuVxQe9rbEoQ+27NoJwh/tnoK17SvlRxG2p7QAgyZ8IqzEX35PjUnUBGAk0gHM2aR4aixfBg
0/mCq08wlQTvtA07QeJPid73v0emnt5YbXJXAy5dZObwM7gcuZbZN4EVOe6pO7yjIZiQGbaeCGr7
Yk4gZcDav1+PlyEE/DBEgFB9UDv2n/rh2STdCKWek0KR4hItcxHOQRO6DBzdL1oMgF4IBftGimZU
QrFtqugFcXiZLag3Bl8TJRI/o1bRKuwTvYS2DNvSSn0mjX/Lg3b/w3jUyoUrV6Yud7h8sgK3SyYL
zYobVxdbVLLUZzC8rfs+0S3uBtuhjBIeNY+0PY4D5a8z+y0qkddDQQcVNpBPOAunJWwqmPLK6vVZ
qj8REZPEKecNgRslHn1ol1YMtEPQt4VRHSa1uRmDVEOdSa7GZLtq9zpV5Drp1JoMCb6NApzxqLzE
xaGzyk/wnfXykthKjIjDfCLtaDeksCkEGlPoONphCeRrwPn8QSZxlBbVEs+Lcm5P+Jaugz1HtCGG
1KnYggyV2gjkz85VOfLcTa5J/tMbP8T3fv0H+JtFnzAbKSProZJrk48gELovyxGDal+nFaxjYycE
vQ6sRrZp9XGiU4pjRxMz1ELXDg4Mj5xW6KVW+pLjYaM0dVbmIYTPDs3Efb3gAfQz6BHt6XVfD+AC
oM5R6E1mhVbIph9Dmq8KpkE61wpuShEME0cKRvSbdNGmkZIw1z9vNI68qyb9WaE0mRUvcSIjQd8V
rVDqbajZjdu7uIw1rozI/iurhEWT2QjDrkp2FQgpnqqMlBC3714Hjgb7dPyHdbK6mCT9wSRlyntt
/XUnyDdkZWpWxk6Jn/iT69KQOIUFe7OOURP/6wD/pjRX3yAW9rsAULk3j8u9ZEwb20zjQ9omnppM
NMO39xXi9qhy5iHYFDFLzpy7ZOa0cuQMRyuWPFXBoUaPOl8B8hoQlFAH5NQuEziRljFoK+rLmbj5
UzMv2N1txfft/fDovszmhe27J+MyPrMPdhiZYH4b99gUtrfVSnPgb2d+N4wSz2xAbT+XRn6G/Y48
KXwwISx9+HiSKHPzUyV/cNGvn+C0YGRvp8bAPqBhfdCkmZzgGyUyN7OFPS2fZELvceanSk/U++mB
m5Ix1DGDnI7rMyZp8KDMkjDZjAeckLqmWjyFnHTNs6+f5ROLfiTrPP/W4OYq3O9qsFIQ2tWI5/40
CFZq/7KtNJyY4fscQag87P4Qazinfv54a+ik6USDFXRElmXsmSRVmnEaLDCGzRI9E2E4cMZzTe6A
ARUHxWc7x6YQkgE7D0bHB2X2OGuN4+5cv7EmUTY4tEG5A93l/fAF0OSxvD78nW9IhaoVE94CmyJ2
90NDCRVxEkjCi38Y6ewCEkyKLJ942qltz5AGfaFnMVlY6SUf2f6rLAyU6IMdxEJL4D/RdTcCNEJH
ATZMP8VpVE8Iaiqe92kLuAOfaZkq8CbX3mikt02JHZjKWHyORrFKtOdDFVOnz+SIy6G4niv2EpSd
ZDR1oAqSlAtsX2a0sXN73HOtetRbMSjU1icrUFc001kSSdiXMQCe3cXvYOdyCBLu67bVqT1jlfUr
e7XRKRrOvxpZhsewa12mMwYVH5T6o2We+KDcaJcdz3npTTDq30MVytgF+vYIZs4AnVj+SMv/qshH
bk2P8CPlpo3bBPixaUMSkYtZSjIbGKCWU4kJtZpRr1asXmkdu25gC2Dherd6HEubpiCJywXjP229
2fMf2Mq1I/EIKivWQDDxoYJB+dbFCNMOMZ9PYwExvIC/c5AQVTGZmeNx3u9kiygpNX3eOU+NaaYQ
QlXBQXOYQ517F1tPuOKjQ1rkl7wI5YIYjYE0a31Jokmn9Tys8vwA7hYcZCU86jBF3GiXMQrwJTfW
GuGPBrM3WZwe2x5nDo7fWjhFV45eUrG4M6LIYLZd0oRn7kkcOZCJJNxiXwlatIrM1SN1t93MnhZq
QRxnXCRxeHtk0zvbTR7Qkds9WRXdOO24pwI4kqXp99hM8h3SHWRJdldE23CGvgmjPXcGgmk4NFYw
+QGnT+m5e8w+oFYKcQWxnD0Hg+msHxnNU7SjwnuWjwigi8PEVj1sVZE8o3S1KygaZParHu/ZrJfN
mr4sVWZjfAW9wL+3TCTpnFcoSOvYGsqDZ+Mvo6uR1R1c0Jxml12WIYG5cpfTgng2wKsAJ19OjaFn
OdX9vcdKVEM5lViZ3moXkew0S91pG/kHzjw4MRtOrWMz5iBpKy7BZ5hvJ8vcxBN/VFWxr1wVrynC
RrBKIsOGi/kIh2vu5VZ+hpdvD2WDnsykBNBfdutDLYnDBenXnNBgaV8+4tVx/O5y+cVT0BP4uX8s
rxorvHgUEXbCR0/huWDTKBxlFkF6yg6hITbTrhpw2ZPgSoBq62cBWZOjgVMQV6l2+wJsrA3AtdaW
GoeniMslhwFhjL9lGkSt08z9Md53xjspqS3+3XECrNLuda4IDwubTqHBZ42Vem8GhY14RhM17f7z
HGhyQxai3SVIFLdIlAncJfWwY7YJaw6PhpIyhFm8fHsKWAyFkESnUPBaPjzCP17Y5oHeyqSc4h0K
ZjMaqxP2REGjoLdqEFmb8FP48SIdWYygRctGPjKmUM+O9rONiIXwFLpTQmk5PP5H2PfKcmq6ny+x
NO/nFEKfiaXBR6Fvrv408XZWkD8qd/kHoecCukhyu/RdWKBj1gB11Dnl7rm9Mraab4HybylBvmhF
YvlKJBUPDY6OSOiCbu5wuG/xnlcPK4Pr5xscMHtyDP9Yz8Bbq5a0IxGnbkkOjxGEpc8rWP1HCEbI
w71+ZbdHa2qnGILytkZD/OBEx5N3ZF8x8FCHnwOJrSwmyhSa7Az1MJOtyUIpPD6B1MGANKlrpkNk
KwmF1DgcJ1Ysr8d7poYiFpfJDoyp5BKJPJcIMQRVtLcd44lFc0+Ds9b+V9V0/jKtA/NEdOkTgwg4
qy7PZYa6JxgMPWJenROC38d7kxd5f70N5zEvEjviCGkoQ/nkkoocSHQbOBZEB4cMRRJDCWTwd4CP
a45cz7m7eMp3M2czh/r/mTln09WnrojFOXX2+BwAa4VAjNTfkOQMSUTXs+VOieR2MnlzprR9vonO
/rkRDnLgKPDZSh9eOuce3tLOhsHmPHedUMDLKnqYk9tka1cYcXEnhzJxy/BAhROPef4iA6rMM/jE
gvX6F/BmE2/ehp6hWXuFNO44boi/4k4v/i4hsYu4qPwRG9JiCwsqUi561ufFuMrf2gTfvryh5PdO
fB56cbrls0Dz5q7DXoVrqIS2pdR8uksK/gB4YlRFKwAG+idOeHp2tsxha+CvFR/Evcet6BbEa3Bu
NI//WRNGQqTf2hVtNIPjPYNsE7c+3NcgBY3rQTkBhlk4TTMv26HdD3AHTQHM+XSdnGoyYonYzRjd
WCjg4/nOJdWiPL60noG/gdlXSbMVJu5Rg4R2Wul3L3UOq+GUTkeaOeDpwjMfX1ugSv9bBfAGZAOS
NxT3uYD+qaEkZI14mRtM9qNp8UUumOiyEpQsjvQ305sHYondBjGJeM3h/c4ULxZcI9wk5cHoFYGt
zOc4SRkMQ5tQyAMPFUJ6ge3t5OO/LuDvudLGnHq6EzA1icp6evc+6Znu2QkyDreI7Ruolvu3+zHW
7Xc12cjaMyep9M+t+6j+5f8AFNR4LTRYgOeWietbdGAzjiD77u4BYTOtF0fbUpfsFJnnH5SiA3qG
yF1QAuej0tmmDRBWwPgs+TLM9d1S/mWiOazmbAuHnzkrETc7WCmT8I17HyWkpdL4ot2cuUgm8TNF
00Yzx/Xnvyapi72R08KV861Lv12tPPgeKm3rDkYf9l4WruLafuO3nS4NuuzbIfSZnkDhX1s37duK
Fbz1JLVtfoZsGcWx4GLTwZi5wNWI9lSPQsfqQY/li2ya5dthVGj6KBkdAMHzjgVk68vCH3hZJTYm
cWWPmqGYpHX2Osl0BIGN7NXTp/oIyzS4QlLrHxc5YVvWrKA3Xl9TVc8IjBQpGhuspyxQ1jCT9ill
GeGfAfKbV+a3kmF0rwcDdDhQQW+EIrV9S6b1ruNSyI2fWwbI6E6mKaelGPw9UFlzfsYaE2RB+CLO
/L/KqdAE8ehwLjpUfv9g4Xxzgnz7Lkk8D77YhRXqTfFaybwt5PXnreD3NRyao5EYpR1J7t6gAV2F
MjvA9GVWO9/OEttowUrsBAvh6HyuUtOAQlHB+rlu2J+900tYFi3mQP9JT5/E0OmoFQchIMMcWoMO
1n8y5LU18teYZK6PwGLLYAWUZx8xrBKlKvN5Vighfc077sTBytgGpn3k9K909M3xh4oJaLywZXjx
xUPwNcQag0DMPScWaIgDLhy5NMSQDk792xJa3ABs/IttNPZH+gayA8tfA0ai+nSw7vU/97cGPUDy
lBluiqqZ7vT25TP2Khhv3mgF1jKhBnppxIk+yxj3+9TITdJQSrSQLh2fjxq7/yj9Z84YrYZ3PcIu
1tVDSlsNWGtD7sjdOsmGu6wd/OnSJnoyOzxQ/ri+Bc9UgzXp1dbLBGJd5JAXE2hM/sBbG2FevBsp
dKZqQe8cD5bDTXFYvSmRC0tXBMAYszo57pKQ5DBCJhCoJRzJaawC4SLNbanZ5TfgplMunTM0aCbE
PN6pBb3EmafXEl15m9sHDykw+SrhD38y7p/6hfO7FMVFh1tpMDOprfE8ozt3gclkpcAsupnRcZm8
brQbCrG/HwEDHDQosOwnIXESF1UOtUr5kkBmjm9bCW3fEvqQv8rdY4JKf22s0kEfknJw49+I84Ka
HAxIh6PqfpuUyisx/fF6zEExroUsLe/zfSrO5JT4egDTYCN31Y83IOcqchXeBcoiYPUEoWqZxAmm
+dljfWGRwI4Jg21LqIRsJKEHIe7iRbclpDokCaDYbhyiU2F4eg2W907zsmNDPzpcAByYL39L5UCq
zhouA3bRVom4oH+l4yXAVm9+n+6+G7mggyZR8ZShSQBBOrZr/imSgMf4tXX5qnQOgXBBZG9cNZw4
IjmPpMPz2tlHQftCPvAXKnVyLgWTHfatbkl+2ux10ww52hfyU/ZxH0JLZUK5yYLK+RPP/z5Bl0I6
YBSnRSngM1YyUS1i+fuyeeMqvNdoLm4rmYUSJA+9jfu1941dr+xakUiVI97E4DHPy3RI2Sj+KRfN
5yZAGDC2gLBib+RyY90ZtuBWFvcgTGZEIy9Y5F+EqCu0fChihfuqBMXSwvgyG07nb67w/rRrG/IM
HflFuCWAUsIDRqmFWoxHhhT7BMKh+TSVQqAZ8BSWe7ZTz056ibAxy+8A9SdAp1aOsRzcvnqTt8Kp
yfjIQG0p4H5M7Q60+eZeEBSN6vAZstUJTMmApUeeJH/P2F5Dw2uKNEzOHh24ys+8KpLva14NobPU
MXXNKL1O6NbAHOZj8BKiRRoV0h6LZCPpXKwMmhsSCJ8skpOljS/n8zWhUKDe/6k5Dwn+Km3oLKuR
Aoeo2E5pRbRKLj0QPoI97nxTSgxHDjVV6kRBkYr1NCeifMv7EhSdwcRFQ1IrJB5rJR8rZnNV7VCP
lh3wPLyrNsKPd4JDOD06AbU55G/VR02osrjSNgeqv+abINFvgRVWunDmC9WDrEYtxqX7tyW18zEA
+AEc7LrOgI8hMGxps6fG0jLcHxC9AdtyZYkTmRUFf60oAQEwLhQyRARyuluj1iDFmM2sWQmx62HM
ObkdOtqPCLiaxE9sfZ/kW+XkCxUwK5jgLtT2I3zfAt3VKO3d3vttOedFDmpqMpJOBrNwgnzaprKD
0tI25Si7AS1aJLLU+UDV+bAiK4T04MyrAfQT2ZIQs6DOliHmahpquEde3hDox7qQ79U+b77HgkOc
2QCBHXu0U1dCJXgyQRTlF6oDOnLfBy+fm/RzQxAyStlTh5UtilJ++B9XzvTsBimN7l642Ipkoy+i
9qj4f+PIpxSCxcLW9tdtehVTHVFPvmiqi9r3xZd6/r9Vx3igX2gAPZx1TOvr7Nae0ypiUDMfD5ax
1Bp0Uzj/JWpYFqstJ764PeVvj138bxmjNfWqQ+8JHAYYRnkhYbwoizDBQoGHNGhFvKoS7aF6lP4b
yp+0lBBjm+npDPvZfK1kno98JyCUtXaQ7lKmKmzHhby7uK3S8xzSkklBTCN9ON5B+At42/SN/2Ml
auBRWk0ywncHAioSTUeCdrXyYoYrzrncYrvrDV9IBy2FeYq2If5yHg8fO8uxmRbbCBznYRWFWblI
xu/mc8ZgOaNhDTQlGaGGqiGT+iMbNffTm49NtmJ3W03D2F9ZD2lj7oj7wD6KpZuJpUKKa4OMBfjI
GT0BM2epK67Hgs6/4bDgA87DQojYzzWyRHJK6KyGsai8yhzCAEP7nHCTQ8swdb/2CQ17TQpnKzqs
5abY1SjHsHlBtCjfhrcqQZ/yQ2clU5AWa2JS+HQIH61bYTekGLd+nYAfIlMadvnlU2aEXUstn9kF
e57ADpyxFKcSui80xID1s4aiVDhiYXzM8fyY1Rv9RZ8O834FeYs7wkTe5p056H32kenLqbMq8TOK
6K1HmhrW7Jyh8vKMJnW9fb5UZ+3dd6KnMnbXbi+8ECZS8ImGLwNheHCGUOYoYpTkEMe+2GV4qqu4
CqNy58mtRSYTWQnOFAEYdHJC3KsTKT96rfaUwLOWPNEiGiM68LjGCNWm6RlMC91nNSaNOOIGyRAB
ibBdcmdDDU6Pp5R4NFLlZ7Y81X7KXtKbwGl5ZXuM2ABg/aB0Hf9+bWUF477ylI60vD98Bch6ysIm
Vhtpz2fSR+ump5sTsAHGrMfl8/QyKeSWG4UdeF8A1UnyZSxR16+yHrAyRLRZwy0DEmSqqB4Ko0SA
sg0Y02FiabRRPjXkRyPO9MpEPctEYOnK6kyKq5N4EMhzHsT4M6mhzMteE4a6tsexwiNAeOyoFYhM
2gtUXwxG5axLUbXfMW58Y2Mb2JTPT8QvURmfqzXZx5w7l+1NxCgQiiX9SUFyaC1K7JspZCzYXNS6
LEUpOTlKc5yBEM8S/PnA7xegKEiyXfM+aioWxytqcG7gkeeHf2N1Qv+11QKRqX5tPBNQKtZ66p2r
NOCQlxCOrPzodBUKF8WlM24eHuGCeKeBLzoSXaQBSMS0qQHjUmFgORH6V74epv1Wef5idflWzEv0
7+VOXX7S5+t+0W+JN+n7O5P1Z0scSZnJqq1S65wKf+GX27YFMvmmu+tvrZRdfKBMk1Lz/pzjhdUB
qC7UHsP+YRFtdXewMb0aR+o/8O+5OTStYZq6T8/Hr5YQERTXBkA6mg63jatVmxv8j3pKeVMm4Wyk
L1oVAMLimPpQVHW3sEDhiDV3VYs2B8Lm+9048Qcfapk21VQ3Lr+yVDWcDjtz7o7MxvBuy64xcKb3
2rdftG8IHm3mIcH+YVsmjvkUwDgCqMFeur7IHXoXV3kldremxHsELyZKZOJ7janJnPw8R5xWi8Uw
TX5KYRNdyx77wdX54db+meyyxHHXiqBZinitSFTXGfjnbHAyYXnzS+d6CZh2sDkp3Ej3C8X91Bs0
9xlcrO2fb81M9u374FKRqOpglA0Gz9ytIweJplOoLjDdZx8kpgw50YUhpPP7wsmDX4HzPQQVBsK8
GHSnQQGfOTlAIDdNMX5yZZcnqpZMYzOX6fwGt9Y6kbd+896AT/5S5uiQpwRDSqjncTX3X2BKkIdo
GWr1jdxEejNeLMM7qbjjaJL3wGOnpWNJxSPv66XPpI28isvOOB12vp69Uw/m7cJB2atTI3fNXvru
Nt7RPl+rEJKYiGG9AUsqOdaVpmzR79yEPO35dF0HlWxmbuNApHb9kG89ugASwb6s+g1DmQRwZGSQ
VY4IOof5FKcEYsS94X7GMxJ1ercKbu6qTQJk9pbyfvyUaDedg8sd/uD4a+AVTXQEi5bkoAZuIRWU
hztYb3sCkUoMrkAqyM7WzCtlt/Xg+miGKLpZw9iPwM1IrLcRbtsl90dJPK6nw22YVUCrrH+4jYiV
mxGU7h8PrzK6Lmr46KPTYThZD1ed3LAjkKmRdXqx/es40USzArQAC0Thm305GlZyrru75lFQDLHf
Kpf5U+qc0sHQklh8lsFHrWueJlMz5UAiTeEFNM96sxBMKehbU/lsDiZcnnaFYSI2+kBohv+p8mTE
oPKlIlc+KJ7fueYEFLQ8p4Rm0M9oqc4Qq9RKUFKRwxMRQcMGLulzmx4JQGWGM9bzh6Iz948yVvQd
zUYGY1b9V2cH6oowTj+bbNfxfCPPLZnB2/eZwbspPqsKICzSAUSePelbtyFOS99rTzwL0B0pSnsm
Jt73ydw0gK+PLBTyrx/F1MNaj3Y9ZSBQ7FXajBm/OVU3qVJDFTPPRxwAFyztoCasiUDCd4Q00Qvt
Uig6dSYE9mI2bTH3PTZDVbp5d1Ncb/E+48nxgag2iMlbY6tV8d9Y8V4MmWMnXNSZMP8l6GC2rFwU
G7GlvA2BdnMOq2ZRSoe4NoXUDIeNBZXatLXWKtdHgV18XOWlCfVhT95Aq+xrjWWMEd4Gw0MitzAW
psaR94l+6oUOiHJfaqFpBfrs2AgU8nVbINTYNCKzrNKqC2SO689Zj6UiFzuIEXsfkcpinYzveXT4
Ka4HT4kaLzGIKU1f5y8bhmvx2CuexuRjO9bRd45AHO+bLsXa1yXZ+bP1VDIsUNPQJAXuCm27xdlQ
pfdi6WY2pYZx3ekyjKYnAuQpVym3Qb4ZbAwTGS341OvN8DtZYYqvKppZLUTHHIuj2kbUcTzR6dW2
lDDorqRA+7O0mS2O2CqA6EIK3IfPAF/+9vyrOoaKVNyHqxPJ2eLE2WrS6sMqZirQKb4o2EF5Yb3B
bml1tKz6cvXMcD3ZSQTpQd9IgR3XMnRaqK4/5685qLlA3e+3hJ4ij/hjbfp9g+v5TZCFQhsm4pU/
MeEPlFEJ0ZXbWwvB2uIVr6AlpwQEgtevPsGFBcFA3eCYM/JINomLTsr+g25KdRFBJNzS7qjdOr+N
wqUZtvOTScwM13+RhCzLcPPxc65qEUeYeuBNrfjkLijF89zzik+BaprI63/AkO9H48TPyKQ5nF/T
LdoaE3UngeQoVxy7M4j4xjC7gniOvh7ji0bzkxtnMS12kDIXQT1pv1ZP7WJd5XldzStEd0zdA2yi
a9UpfwFL3flGj8PdDpXSLVpk0bB/WJmi3+LPjRr416FMB73mk8MbtHzuoUGxrprcRw9Bl5quX8xh
XKVSIt8AOkQ9D52ElM4dfhtQOX1vKQRw//5MF6ZZeVgMV1n1OqLa3oBh61NugxGA66M+p2vVDqZ4
FQebNh5cdEP+19mkguJyYtV40kdfHCpjwf6LmQxrFmLpVoMMBFs7fYdW+772EVOgbcddtw/mLQAV
xPkK6C3KdGZnY2CrWyAFwLUYoYyBcDiy0sVby+9E3jddRAXNeDCZDGXsOd60FySxULrrhOeIFoQM
jEmCVrJ/EeNEWnsVDv+2BBEBFrytLycUrjKQ+geL7Zc570SDcSTmqmsOm+g7dsSgvhZZ0ltVzaV7
uOBu3Ug2FIr9J29dwbb4gx+9mQzlzYssYIQwiDI/Q6xTk7sZVO+Bx/+gWQJjZ68YwLrO4RmBJ8xn
jEXuYaZNUUCV2ifTsB9rDuvrHBbx+yobzoBt3ZkjJdPl40h/5883BzOZZlnO+BvHjbHZOG4Kz1BR
U1YYze7HL/N4zGoYQ0D7iq8WQWxTndmkRHdV5C0av8bbyjkAbfXjnZevKRdz+BtsNe3OC7TTSwpg
SUNK+j5dnut9RdQIN4jn98JppgSacmJUmsj4pbwcZ7xJbb47tUWMO8JzHcQdYDJbfq6eatr4cnbf
9HyZNsLbjlAzEJo0BqFcCAQDc05bKGr2250nJfubSOHGbaU2lk7kXSfGPKMnh1HKcryjboFLIWM0
hOnxiDTR3SjQEHpJF23JtDFPvmI3rTQsmeACBoyAjxIVgjDuK4sZ/AIW+xyYKlGD4umJeH/+6FAL
zh+t6+dVjWTajJFwMsjT4pmQGubWYO5iFFi8Fk4N9XEbYGIECI3WKVaVyvNX7ulslI67cug+RQCa
Ui01W+Pjcs+896YlWHMk9VFXda5bp3FxgbKEv+PjQ0Bp9EUQobP9Y65xBeTLVMIwvum+QdYbT+DL
JeehPllYrof3dgzL3ak5IX3U1tpSNZKrysLZP4Lb7JeMldIYJlG5CxWvbYed6me95ZHIpo7CSFI6
YjfxIUzMx3ZP9RK9hkcaw2E9eIjlfjSgg4/iS4tqlBsPTHRs+NYB11NENwUhKon/BehsV4iRf3KW
oboxMw2MRdovHetMTjNhix/BfCQYF1c8trVjClnkJ3hrKz8CFuiA9rAf8YxZuwoLRVMFGyhpiGv8
TAUozFycaRdrks221AIqZYQRIe0a/Wd6ZJqVwfuq33fFe5HtoVVTi1V3SFMeUYmRaqUIW1jJTOMu
MHE374aY6N/zZafRuf15tVBDrLe/X3bnliipS56Sjh62iDmSzDpn6vJXQisr6s8ixzVDZlNJVbFY
6U7hHxCtYiKHuE8jL9wOmbfQWCgFk7t73DQfMlMzH/UwRTAu2sDxAUIO+w/NWEd/tPREeaxTF7Mh
5Xlo7QPlQHwCna4OyrxGvlxl2zHkCp5IBq8YJ0kK6I7WJsj1uTK95N4K+PZNZKENgAUFHtltYpjt
uWuch2nF54XZokFYI7+9AJI39sD3Z7O3ogMYbDISBsDoD/qe5Yc32MxoDovniMqzjralAcGAu2Sn
OtJqps34VJrboj201ZRNByCEytRhVAinUOr7b0c5trcsjgsCO2Zxa4ThTvE0uHwK5VEbJ2dd+H9g
Th7El5nPiKXs1fKgb9zRca48P+FDJ23W4gXSaEa87XIG8y2iLWBPGqv2cFOCgnCjzUKeoA3N9Ey9
zc9v4iQkSLowsGmmh4lD5XXhZfe7ow4ArK8HI0YXgmtBTPv2rkEpibTulDjRKqu1VvxQsZIUujlq
nE0iKZTvYcCK7R8iuTEE1kCh48gjxeJJAGa/c0+sQ3lJx5NsIVaS7u9q1BTyJ5U6u/MrSyAq9PPm
Jl1zrpkUt+rQkIMGw1P/CVQmoUCNMARigvthCBqNsHHyEgCWKTW9WSffQa4YkdlZ1mRS2CefMR5o
2HKOLiD8Rq5WY/JmVnFXDHveLpkf9MTjPm1ZcJX//obUIWZVF/Dk3ydBXe6kKdADQW+g7H9lI4oL
hFbnnU4y8U3ukH31bltEzAXNd9/14fM0FuYRv2VmDh0thiww0w+zPfFrUdRMRJQRHvN2TUoNW3Z3
OUQDfcJhkTar4eOed8881u/JSPnAGVLWQpb1g8AwaYAkq9Z2KWTMSq3TJOhCUUhlyIRc18nRjqem
LXvjRVJXOcVTAdMy9G6v51iEygNdxKHjun96L5/pHKW0qgnKvg7sbbmA1WY6jfC3tSw/HzDF1rQu
ydZ+VqD6f5b4ZXh11zAIkff4ttaq0b2xAsMaQGXlmrTZGETLV/VP3p4/6/9aSP8oyiNY8+PtCO8n
I13M7LXdR1AAY/ld6mP6WzG0gvBO2I2ojUmjVjOvP7eBOB1qanrmBiqnpBkDnPtwiThOMRD2Psgr
ZOiqbMbIebY4XoBuaHv5UCKHZ1eZgbWTX2DgsL/Ak052QnXN+BzPGda1NXroiiA6ez09XAu44wq3
0MXzswxPjNrPyRanEJSmC6M1fz+Izuh+Qz+o6Bkc+11NDcE3o1Zw1TkZlb7R4fHpePOJQSb6REqG
oHXOrs4xTbr6IW0FF2PnVKLwXdnp2sxaFInNw8dkhtpvzwAtMWi8LCtnS8j8NMMO2hkSEivtxxnn
y/edP1+qA8lebdtBWR6LLA6+cHXfbKxk2YIPz8omWTBi2GGONSYFkGb5bsbwSfOVweLZpBEqv7Yo
s7J07cpe1jtpAyDwjfZZNazqtEUSz8slQkILlJC+OHVPkBmu0/1vk6ymiDp/BXPzdN9h7bSR1wK3
/8BTHcED8NvJVIYKg4GCORZwE9Zj2FTkKPFOTXgXxkLU2g7k9BIM/IllduTKO1LF9Kp7OXzfBdDa
Yje21Af2lCTDKenTxkMiYMyEE5XdWnJgyc8+OCUxjvt/CbShaXvFFNyc1gn5xHixXCdS09w/V09p
br9LjrAHYUFqbH9UaW3lgyYR5StjT8kC8XyuiDt1A+zc9xH2bpAIzbgHSzXzxB72cWSsi/2oIsqJ
v0sTKUmpGvwwmimFAHCIQGy9HI9rNHoA3UluIUr3l+4QrfUEbKN9P1xdE9IAGgx3vbIXy6pJEFCV
sQh/NmNP5kEEBSMlXcHEqcHJG0yaTaHBKgNZa8Wctg6fN/bOPPSwdLANuz9+kcp3ubu4mmHO4/M+
D5krmEltWgEZTuqDSINyMXbEzfuXbRDg+1VDEwiC1v1zsCxKIYUy+dojuMf+gIcAWjyNvIi8U8tM
pQJOIFQbuLLS4LbfT0TTlT2XBcKoSKEPlgbU2PPEJ0Zpp+RhtUWbKLzLxpamcuzPiHOViPGdeGEB
DQF2mPZYESSfclJVSWGvxratuAPgiddPDEroU0HarUZGcDDqSj7p6N1rc/D72yUvOztMCVWXEPXm
VXWNntUiBIi9IrTVued9p6ak5nbti29tVSDaxq6y3XKurVQUeUg7LLTsdTa+Y8vHnAi4ZImim3VR
Kq2ipaIfJx5pIIFJOvppx66LTV0Ex7mujsI2GjDpISTyuXCVUED1vqnghk/tXBbWjcxceJThU7Mn
OqsWO4QO4iKfX69V99itB67TpZOU/EZOrbQyT6sgcT6J88pQE6RbBCHZe/WMShAi/Kv+4dAkYTHc
g2sNds5BBWlIHskmEJHXBwF/N7mpF67iyK0rmOihwdojckIMqEBTFmHuJkjiA/IUHZrOqJgpBO9K
d/RQ6Yt+fI3NWMtehrTWVTeE8zusvMu2TIrn0l92b0y8R9CzdTV+NrQiPigBXaCBrTxdEeFQHgsZ
rVZhKJrtNYQoH50AfSZrinJkvdevcWc+em040owMv1LvxkOViRMymtUCqbO8THsTIPrMzrozxW58
DeHOZGrI9Wwiq0y3pVB60x0ZzRcY++UCU9NhaPWfJj888PJnav8666YzkT5ticPJjhQAjUxGACz3
E2vpzVSAIOFRlzTujXjcCZ0XWs4ompX+1yR3xr/UbnBemSNeV8OjK9Lb4ZAzVWYJU/RkH59VXJs6
9GnoCHn0cyD8zM+iLIEPvbxhTAL9Y4pUwFmhW508DsMgRrIvro5/W/FXUWMs/gWkbqxIo1Q7SXzq
Kmg6/emQzFFymj+HCG0rpzsPOiF1DtR1vnqfwwpkmYEuV0svMhDj03JBa0oC4EBr2IrfEecGYlsa
B720XF4HKLn2ADzcxLDMyhqjD6qnJf4Z3KoBXc2nFFn3MkFZq7O+UyJiDo+PdCqM8xRz3kjiMriI
gPGDf67lHTpWWpVofhuspPbjM0TiJfCxaBlD8NF8M6TTsp0hUxyGMNWkAHJ6EK1mJVbgE95comMi
YLFhibQQsfJfs/7E23sWzSNXzy+vx3uQ0Cn+mKQgeSxGuob4rZJgGlxj7Uyxvdqrs6p5KMBAlzRh
jmcWJ0XULNMumb/0HPz7FxTm6tSuea5vcpLH7VLukWMnARW2ofrTgy/PbgMif2bJhZSzUpS6eJgh
Acq/w/rHNmgH80yffiNnSVN6V1ewVUkM/dUrKNI/xqslHIYj8xjfLukqc2zPsQWbtNXhFxf5yyyk
umdCP7xFVPb1JtqwMIJQMmehRFu8YEediVfGkVPhE5aMX6rvRp4CFtcGlc2PSO6rPpRbwX4wXQn0
diUu4W6ts6aYPgivxDFi0MoKSfhZ4Cop5vZX+iqpil7/DSIYbuusM88KkG0xmwnYJqevZTsfda28
7kYZ90w6v2OaLtT/jZnnc7SiVL4uwDoSnXL4CQkF6JGkrF2EZC6op2pGNBui8dldMwVDIwMx2dPU
m5AlhPyJhFPX2OHF980zJoAkeics4Cg14Zi4hPRquBbDKCbGg7AY9AqlKO0WdeS/YQkCcxPnB4HX
xJNLbHcY3H3G4LPqy9/yQbHLiSJDQrEfM6gJ0pS1fy1w1EY8FfobaV4SO/xfcLKBCWdZr0+xSd6K
GIZumFM31NqYRGatYK4RZTcewWi/w8dpy3uvbP9NIpWTwaSjI7WWaFzQ/GOE7uMcCoSh35/h1Q8G
aNhUTWJw42KmtqZ7WTXGt487Aai4B5nXJAfWCHNcEw3LddTMU2Cf/gtkuZ2gBhWAnBaqMVLxOJ5K
Qe6VqKEdernUZ28uW98HVm+REctgtJ1moBiXimxWiSyYu6h2w1Ya6rkk5hQ5jIkJG/gO68s6w8KX
ZGNtmxQON9u94GwUsgmTn8q3xkaBrWx7t7icGyWgQ5pM4gbjSGTrQKLany/M6Qj0I2HINNdpfHZp
ZrNiF19sW0hXCAiGJW/l5zai1vNDo3A9PXIVULAPdib4gze7OAdO+dxHe+E0JeRgt/36eCENd6+9
RWNrUvtbyC0dNHB/Pf7pCMSJeDnPbIbIs04zso8gLcVBAGvvOEu3mrxmF3r+fOleaUoifXWfttGP
rFTExSQ6wuGALv6UxxFu+SiNae/HmjuL4/3oIIqJWENkai+besQ04i+6+SD92hBB7kmaMhyf3bC4
1o2U/wY/JcFOvCuCyccsTLRs/jWVWj9bfM7DY7wYdDJoivzZQRDTYjJ5G2Nb5aKnmRyA2gaQ25nj
9QKMRrko/a/PWDGChqWZORgMhgestg11NwbUmCCgHioc2qcwia8V9guTElFm2FiZm2mdB13Anj2x
utcqX9fZK5nOyRiXLDUwbRPI2EhRQZkf/93keF5RB3Qxswh58yrsrzRJ3McEHlObS0p4wp7zYtyO
d+14Pd7QbmzC2iOt5tI1sA8KatFXlcCieUeORLKPMiAJH8+yP0O3oYkj89rLvmq8/9iIjJH/Z+17
ijXOubVJfOULVdKgohjV7nzASUXXBlnaCPbS0dOT73FSclm7hXp7Di59jykNCTHUFxvPciCISyDr
MEXpqRi/8C06W0KDe8ZEk/71cwxXjGKMr1fUytQIUVfiawSp7vQWhTsTd1dRh0e6CKnnYBlXgfP5
YxoQTXBfN0DIs/x8yHzPNIF+ptpZKSK4i+sGcrH71q2B5b9ZyLk6U5SSLDLbuZgRF9/B0gJsI6wh
WgSjla05OtakZ59sbVpd3F3SDM7mk/0XWy8DtQeIvdkEQ506v3cluWpa3pZu2/vr2rwv3d9q/WRr
eGFHvF1xGBAoatcRHJwUjhUEUN4kxi4kZagRy+xVMvRstwCAqpHuxqgD8D60KtHohJbeRAZIrPyP
ybrNRRTbnxTQtDKF+QHK3eNNueIjRiaRixbx6jxgczkU9R6UkJwji1RalX4OBY30uTnhYOV4yk4Z
bjRHdJ8ylFCcJUaiB8nxGgkVI0o0dVklXYwuKfVQk6UjmPkwMKtNwsO7jPsLUNOjiBW/fl//ZOpD
Sx06pzCE/aEnkeY8psSw7DmXB8s3FkVXu/dHgF3pZUiadI7Ku0gvE7pwx6wb2JrQBkcbpm0qaK0x
YZQ4rBtI2BPDK0CptQ3leL4N7srd6JVYeTkk7HtxnEYTXZpHaOQoEI6RD54USoFLKwJ1k+eDgPpb
n1XFj9lhuuDd0alR/LAFsyMNfDSrjLF/nH9AQct2aqiIT3Ygl1vIjuUwopxzCw/IXK+F/F1P7sSc
QVQv1ofBPB1d6qSIuX15hOUGVrK2y+Apwd29K4a4a4rGrSfJZWkpprp+z2i+oSVepTfathV3rlOo
7EEi6jN+3GUei9IERzy280WIysHaSRvg8CyfsOSVslP8H55YDdIkxScGgOFMTmwZP4rWRyG2SLxg
/cvg9eoxQbSXxMbfxcLMY9l1I7KfFH+A4UGH/e+JNY0XSfWeeXG4t+SaLy5shMGk733NpgSuMakZ
ZYIBFtccTgW95Um6MMTt+jw9iQCk9cCYA5eDkW5rMW8ptDWB9INWIW50E3kTw+LP6E6DAeLG+Yhj
ECxc+VnTJHP676fzv7x24BHhI45/j5XD3bzOlqdvBhEEII2myZXzhyrwPibsPTtEt7bXos0M6m44
uTM1ivzJ3VCxxPNiAfPHaMWoma2tXCDr+o6vJ0yRTjt53EIhhrfiLD3qeK0aShVUVE5RIC3bugDy
CmuWQI3ntKRsb1VqzsmlshkZzWoPDD3Se9HmnSPUz99JegF5dLkxgAeWi8DACJn72PgPdRWMRf2b
fFI2wVYCYTYi7CHE5OwClE7cb7GN00pxmXN87PTmVSCN91hyhGc3aS4rujEvz98mOwRdasNfj2rX
IwT36w4HGzQbKvW9iyMO0iqGKmWmMD7cFYX8l7K6A130J5t010P4i9U8QxxYdQAcSqTwbZvOagq5
XJ7aR1MgO9dvY5bCHCth1hZFoC7XOBAbHv08Vbq0Qt2844BpHKj4ZPOGI/lVBFVpW7YA6+5pveGq
CKe6Mmc1rS5biEIaDMij1j+jQjFHA+qsJAVcPKrnue0K2gI9O/oxQdZnoyb5XfE32UlG+qKsU5ZQ
4f8fPP4IWVPD6Xjs71XRCKmUD+Wkvsgwku6znREfko5FtyCEDTC3JQHqZ8/YYexTDU2iOXmnsuUB
67DXFWJyeJJIb2enQS6fknFrHZGuN9CT0wGDk0yjTSgNHipBVkfOGAHVk6tVtcdiIXQi00z+IpEp
W7a0ZwijQ3QL631PDGRGVdqMEvLa8OjKyLRF2qnhKReLRD5+alqZwTSoB1O3h8p/QjF1YjpGuBHY
D6RebQMBnsW4xY0nQb5zSdYBq6I+SRfw+xowyjj3RLCoRW6/Pqr3MuCJWpCE0NCV1pnqZqr0o1SY
9DzbKSnTSzCx1Qv52M0afeSqugfgTYj6HbTds6iBlq+6z+n/PBROMZak+OCaPJ2c9mm+X6k9xlul
E1G0Kzdi9HUS5kJipP/jRiC0nfytatqFdLP/gF6NE9Ec1dqyuZ9VDQnjrMsjHIjl4UTdwMNmkbz/
+ltsR0Oadi6if9FI+Q+2VZdjLuiH4499FYMXBo+I0x2balv0eElsvus7orvwzz/Y+sFetpZyJ099
ocTmOZY0g8jiJhEQuVBGkmwfhjjljKr3QOQwrzb7taTZ0GBRUZB7HCo97mMKIvO5zC0+OnNDDaw8
muRGaRty5tI+/s+yJ/SCDp7z+0Y1DBtykLN+zFjajfSxWEyxz/D6CAKspdzbC56XVjamLSMrD50e
FWy1jiuuTF07FHAOM8P4pkP8bDe/kyC5fhpyXuXjC7q1Hw2OlVkNszrF6LRdHQMGPJgbkRUEAgPE
ITlLDfHTs9EGg/xMJUYWbj14fyTR2yzP6JjA1Z5ikgpktpL0Rd7NoNgZJ36vM6XGGOdY9v9uhOqm
amth+4LsgyID8TMii0Q6lxQR0fqGTxzCZo1aLOFhIWZcQMIyyXZZp9aFQL3kCVR6MXyRfBr9e/TH
CUfo99EHTojEJFS/DMBXblsaSETscmGv0HPURV9PMKTDp+hqwfRi8YDj3SfyT9/ptjKFpka9dlgE
g6/u5E9XH5WDtDN+97mqIuCrmSval+KiZEFRGXytwtIW1w/Dr+mwa5zqtjGog0zctscwMgbAX/XU
a4F1pcY4eVu2RyosOzrp1wNKsEV4GMMCggASS2bCzPK6N1+xQV+ki4yvh9UGPEafOiAbOqIkZbmM
ZaW+C3k3+N0dtp7NrpuxdHUhFPM1m9zmQgqs6kmcz4Xw3l/quCqgOmsiNf4CnKclE2taisJJCfIx
UkPnhyFcxuy8zG16Mq3uloLyllyy5ECyb8XCcuva/FAld58aNy3ceOHZNamOwzLi0ylbB4S9RKeb
qUHOp0cnJiq+usMUkWFZw7QEmBouxNG4xr8WiEaHEA5g+2VQ0q8EYrP5M8YR0Le4kf8eql8XpMyT
fn3XLDi6RqJfSfoWXxnZivZy4XfahGCIRA51Y+o56Dql0DSFdjlXARSvM5VdpeInhzHmYRcHIP30
QuSCt3PALGlviEZTPq/A6q45k6Po99c1r+lTvOy7IYtKI1fPHXf4JTH4rcBvlDdhgzIjIVT32eYj
SztCyIjNu6iCb6gc+JZ/F+5ClR70nJBgYydWIoENSEDrg0JQXNpmqVlcFd9sQH8ZLBiQujmY1Qna
7/aRk4xyrmRs6bF/LrpFGDPcZEppELe67NxpfoLhQ67sFoUQb4RX9RB45MbU82ojdk3NKRP1r8Ms
AlC+Km/3Z7MyArGxEJspqXzKeYEPfuUMEJH5DEGCMbhhN39fkq+bHRg/0qgbCyJEwu+9YsV5p1Hz
YhIP18UG5zdKEzM8gog/gvf3BqOGJtRr1tfwIGwAUFawI8QZn9SCbuFJvd/usjxBSmPwFGzKYjuw
Kk/iXp7ZfXSq6Pj3X88VCoXAUjKgItgFmczYAWrcZUINwRJvLVmKTWujTcj3Rjgm2nX1xNrlOcH5
DxUUGwahWIPFe8ufgGWEVjTDlwJUp0xglSkb/k+KjM7vAXypC7EfvJquxMtKKKexq1P2TyFfuI4T
RpRlqrnON+EJ1/sm4ixTmJmep0j0rnqFHu8cvnySmPmkkVU4rP4YR4oS3Fr6orKutcIOJ8E26R0K
bV9n+5Kcsln7VY6dKZJsHKVGZ9y1+U41nYctJewC/pEDGD/JKhpr6oJPxnEjcmdMX15hw3PBJHfN
esNQ9eeJvxIyneIOV1Ew+V48TZ3o8shQLemlQRRojcERswEmcfMwBlLS7h7zJ21w+BI4OZmaJg8K
3LMA1OkInJLPMHbLKYw0/Oih8NYrZ52ZKsVeqsXdHGNeRirCBvum+TWJejcyasi3vCXB646bYfbK
pstQkTHQ6KA6Hxa3F88UDg7r9XT+7aL6F3bdfypfEygJB3xFUGzib3TSeCVqxhMBEXUUHHb04k4d
5YF5QLCxEcuAaRTBfVEyCGwjoVlsBI3RTPE26qBJGknyuNoUEpTxa87L6ceGfAsoJvzK7z8a4r8L
8LJGKVk+lbDti5fmZTRiwLqiOEEE0ZR9xTDsFNBAtoQzQ3/0ugkMMKH3mHyDUh/K5sgeU8eML7cp
/1uL2loXA0OmYQkUrPYsRif1aYd/eJNzyCu2/SmGhk4R71/YGXF+/5kmSC84SfwQ1x0f2LjJxBIC
Gd+aP9Z9VvLEiEfvcjOli22XYGaFrvhSV2Cwq0zQNcwl4RM3aSAXfk1sceh4bKi40FBOA8be6Fpp
kR3/EEn2NjIHAl7gEBYANeB3omaWras9yVlEqhVtZfKEr4fVmUa1i6BBZurhGGfa1FCAqCqMWkKF
GJa5rpEh2kd/J5/HGoJPgvjWSPLLLkhjr38GnaNE2Oj252SLFx+YPuA6cHP8ynp96rp+EGvDndMH
Z9AcwFCcKk/EWRa7eoc/G8UKSV3GKvMUEMdkRlT878RCUy42c9JG2yycy5Hj+0TELBw+foMXpHpc
lc9IATBAudgg14a4abJqsp043W9ZbaeFfwFlFrocp8i4lvm69jijkbbTQHiiVV+ucWYN2WlXK6n6
huWOxjxxnsDVzvV2LIPR4adZkTgfK/9ZuG3VaX7bctHdz/3hLJJhZf/FNOnDwmyKIWdX6I5eUyzj
8qCANWW0S2sMLlCYW5xU06+757n0U96TmT4tgfWracR4BEgST7nCMmJ3AWsBeEbBizSTIOZ41Jk0
v3bDP/11jvbPBirzanQsDK/eiRPKjnwT+GiiE3X2MBzb+miGyToWzMxKkUiklVi989mjRBUgbvw1
1OwhZjmcvKEOTmMx4r/8pruVYn9oJ+6R9PqsLwH6HeCLZLf3/rMX83jx7r7SQjd2Lia4W0NQ10YV
zMOCmY1fX69Juz8mXl+BETWOW8Gg4lAicpIFDWpOl/rsZzLydtr+xwR5g/xy6u8MIj8vSUzfWDvc
KFG6huI+PaDod5xI+rSFZgIXqo/BuHbgRwUXml61Fs+AcbplNNCw2n8ZpkFpuxeaJY6wum9b2g/N
P/JxtVG723rmW/BG8jTjoVkrvpsgxkdhonEN6oXHINlc09wIHk4HBQtCnt8rZ1fhdPsOykzea6y1
t5H2+BSgFFD2Pba77hX0VP6xInCbAOZKFZkAx7ZE3Dq8KfmXkfOa+TGnVEm/wCzFLULUNkZPhd+/
K4AMSD7psATaa7vKki84OpybB1yThtOq1R2mNbcdIKterfWsYFRh62Xa7lP7fMYyxljC5gkF3u3t
7N9ysQhdWQDpWj+V0iuv/LspGvimanRZwVUX2pqzA1hYI+X+WxXPYpMTxZFQB6w223OB1Xdp6KoN
vRvRXJzvypcoHGJbTWdqhNiLIpCaTzB5f5C0uYFyHC7xR5KmKaVnjW7VWvCbksxfdXa5UBrD0hg0
oJDTNskmWkLbe8zdH6Y2YSytKDw2jyNvOTL7YMZ54HlxLwWxogcUxXEkYYcOcFJeLZSrVjrRpTm8
eJly4NcXFSVqCY+rgtV+IX8yGrj5fm0TxoiYvzu/vykuXIei99AEECcJ74tT+iIpaLzEWWm2KTtU
F2W19J3fbH5wH3NBbV4V9JeN51ABVvQQNBlvFAxgC2jtKBf2dqgFrOzQ/sV44m1WOd1jqgeUnPnn
XyZumAAmE2GZff+SBzvNWEiS0vzM09wcn7XbqP5hmGgoSwERT6QpMSL70mPFFNWmisrAX4lqFpGJ
AliT3mkJXM7vJ2z8ftI5JaIGLCXirLpbh4n0xTdcl4A3rbCpgYOp9c1UlGL869kX0Z+wCKbHkiXs
4s6AYPPmgSptsdNUU+lMdBhYcP8Fy0qWK/HBRd426UON3Ua22yDNrPjtEY7NVWt7mfHKJMU28QEX
JgOiCnuZCooXVkiwzS9+6tIfpsNeV+ZwNNSGab2w8lEoVIBvYN6JB3gTIaRS6SF/Jh7D3YIEg6Tg
LRBkmjUbkuo4iK+vXOv8nXoRUFlCrorgu475tKYEuTt4Dbqh6wxMLiLBE2CwPYH1N5az0IX5Our1
Y5pbOk5kwOEQyvwdi81tmSyHDHxTU10Ypfy8Ag7ui3nMOyqP0MEExcMsYHMiCbRmRPxdBSS2EJHW
tsIoZAXrxXfYSJgK2LMUxz56IWn07Mnj7Or3YKw+NgSKyAd4Smj4YeWSgjLH0kQAwpabmC1WsA22
1sJJkXi6MOxcWox0Bvptz7FZwqfy5+jZJKD7VfCUTII7EZrNBvB9fjBwCD76clO++tTUOhOmNNWP
qMM42fuVlvUNhpms7dVhmFjHBhFfubZt2iJmDMOlVwE2/47f+Zk5vrUU6jPUwNiJrtxpg3vCDjcr
riyaoXCGW7IOAwTiW1mC2i789xiviye67F78+jyJ0i+b9aiykHT1gLkgeIxeQL5yW1pku1Xj/pVO
4FCCrL6ZsZp3CSFCxG79pUmPKGJKR+lwaDsMroZOenkRvrKzva5JDwJu90fsZLKNmu9SNCCKz9x6
ulQa7UH8L2yM4oFHYwhVHB9Q1cIp5acDoveHFLFv447GYeg+ukJfwRyOx+MmT/diQK75rTwplT10
Wfupbe5rsctzQORp2sWRnNHJSBn7y5BGCGlMiYFmK7YMH8zoRuj/dAUnRRU4+OLQT0vga5Xt78rF
TWpbqKlzok7b4rkddsouVDA91kyi6A5eUhvX3yLVfCR0hNkwd8K10jJQ7+k/PGC0MAuchCyMKkHm
1L4f9YIyAKPeHZV0mfChbyhBTauzGyDnU2+BCwFC095XmKzdshMxiKHoaB23UhWZseVkwAXUFsVX
gn0qxMmOAjW3YyVD1qe1ismOe2eYdrKDAH3oVl3wtq2Wtosy7uNJe7sYTJI96CQjID+37wRMnjbC
/2A9gi+EDJAhZ8i1FQvBbn4tzIADMW4732sFq2/kmnPNZcGYzypVr0rUnjtt6s6sfklgqJ84cZWY
Qjjuf33nYR/l0Vu/2frzmd/QFXViOFxXNWXRK85YQ5CnuH2lh28JqXucrorFofUxNFUl/2ggwf67
atlG4hkd2rv7p7y9KZZ2TkOJXYYy1w/zImShLHrXcEHJd4/cW5tXudygTWJYL+T95vvchrt03fl0
g7cd658F3Xyq5leuIjbihOoX+nl4Ux3RoM/iOpk2bRdiSZEMo6qjh2TIYXDuiSpYusfne+kvYNbN
iy9Pm+oUYdLijXdqYUGCk4oRoJMVCg0r6QXFcR/9Jrklg1HKdCqwfh5t1x7DOr9101tSfycxCzz+
C5APbRhAZJ+Kx7w9kHt93SNgQ0ghVi4fjsP4M0YdJbI5u2l+tKoiKtGFFAW9cWIKYXo3E7eIdAUR
ETzUU6QJr3cXUZZ+bTeMtPShhXXuunWrZ36cCvxw2O44S8ObGnSspB6aKRAbe+9GJJZOQM7XMUx2
NFdq+qMeTUxTPy7BXV3WxcEqPhQmKTlX1nRiQTHPraf/bZP0wbsurYwkpLlq0nt4trD91lOAp4OZ
vedr0cnW3NGX8COaviTUhBENTvNE4IsTbUoWvs8alQtWkLwAZFspaUp7gn/m3nBSg3AbsoE+2vzH
Tn15xZao84LoH8sKphywTrpyhWgzdTwS74CrVog/QgCElHJQQ+qSu0ByiWDo8OISB3hAu3w5ynkn
xFKdwObPrpDU2wnFM0+7tSQZbtbVi0VvGHy9DSJ8e0jasuuIGouE4oBrFWc8hrwVHYovBaoRKm4w
qTqKskfVxLZJNxMnoM1UOCPnr1bkjBIQp4LuRZPi9fzY+HzxqornGd3p5k+1iEjXVh5jkZtQPM/5
OO6/AN5UwECovi9lUCJbtLImBUeuMC9Un5LMU7co1RSv4EBNgMMXuSEYD+ReEUW7a0LGmOLNBHxF
dupsxclxMCZENHRMDHJJu7ur99Vf8IOL0yB2kQPBrbdlJS9Z7TKmuNbW61EUtzcotcfAoB5pAmp/
er/6jPPTCiaU4DsYE6GBBZYvsLWa6iCCKAgp/x8EJU0CV1cz8Z6cWeN4FD8g8W1ty7flJswEUy9y
OKCmloafb2BjUQyXa/TJkITAhNicWGwxSbD7IZCkpovRgfc/ADJ6leHH3M8E77BSfySK72WrqoIT
ReLZzLXmpKzEh1pth69rOnckMT1Qh2mzOox93PwipU4dL6aAen1ZX1spamxSC9dHcbH0p3aFf0Pt
EfLnj0r7gkKEgILzMrYJdaprlrhg3QCGPe9+RcJ1DaciI3LnsRHUGL45vjxGv3rpytGKACzsNQUP
30LI35CQYv/q++XJHyupMhNBeZCPWj+wdCdyvqEO/O6SLFDAEAq7W3gbSKv76D12u84biNZcWuDw
mxg4CxSv+rYXYrQzsCkU1BVzeHT/QB5YkEVbqLn6sg2vMFIexZhev7SYEDrSR2La+jsgy4TpRpFs
KTgBvmuAraCtCIfknrwvUfN9hpDudJnPU7O+aOjopm7C8FxixzIUlNjsvEaRYJ2Rsb+VNOCuqoe2
mPeDVkAwKE2DKD+22yjZcixo1Ddwb69yvSAkSJpzSB2l6gxpn6AjeRWIMR3DMAy0dvbP2VUXlzl/
P4aqO/XjfHKYgbT9GssP2lPr/A9LdFspF249RRXVWnfdA1Y+WmSDxlEX6T+Bfzy71W+ENXH0jlin
ulyEe1PqjscpkgOTvQ0oOtNK6GCfProi7pnAnFchjqA25WIyrFuJQsRNn9rfXT6ZgXN6T0hJ27XE
bfYbT2s7FMNzF6L3YjAuol5BOdaxSNNQlXuJNrOx9b8dTbKpSg8wRoZcqRGkZe7j7G3tKlPox5Ni
SIY0M9YBY9ZMK9NDShq04sCNtjnlnRRH16czIEqDs6ulfGo7Lq9c0mc/WqAFutEGbbd1nPBu1TI0
Lj0LSGvXScQ64/+hiJexLOGxhiTld+xFymkcLDHYS/cDPyOse+Y/AO8BnEqC/pCtio+K0USdK0ex
ap4mS+rF2atGj9laDIWw8roMmHkG7LGdGVUv2Y3qMjgXIwazbTUcfwGgNNJzrsqD12snDDamQvFy
pktpFHtXxzdT2TSJOBCr6EzDQWXVhVs5ZOX0g2lvOG5ZnPEOYcnPftLO8gpKJoxAwWJfeKEO7B6a
YCGjwajZSb9bmUjSCYnNhGmNlhvK2ydFQgGzeUILHkbo/v6i8F5HrzHKf0kmkJAa+H2r7+vdxrH1
xuoxxuMM8yUgym0M1XaBlNQznrTWO+JosdyKE6Gwd5noFGtl+hFqNyYfZLkdYs3fuw5P42TD3bGy
MyURolMsrV0prOV2IinDmQI2hIx+xOug0MjeMdb9f9yieMTK1RBRzdEsYQk0Hd5LA36u6EUWsHTA
1g67TqsIVv4UjXDtmLeostZzQAVEiO7L1XJ02bAqsuBYLZkZ3d5BCy/JCzJtcJ7hOiUjU/Spx3oU
fdkFJGBsq00r8elATh0tC7PLsTubCX+CutR+cN+VOUu7PkE4rVdzmSWaknDj7PsN+KRXrw4tyq01
L4KUIYqALOPSvBXAcNP+qdFiI3MnL6lqC0po4OpWeByifDVjir0yscYdJWKT4ykTd00zkGnkIwJH
1PeM7wfofFIKQzZJy6QSDwX9Of4HPc6c8pW5Xy78USkLfABiqH4AoygIAslSg1OUwcDQl2PQjsOW
tMs4VbaS5rsxNihh2nshez0UfB4xB6rQ3sDNerdRmW0N9Cr1unzQkgNF5ppdD9M4Am6nRow9Y2eO
sFsgwVP6K7nQ8+q1hHINnkZPf0FYUjoq15Qoyfc16EYDaZOxZMqsvaWXa5R2D5gMlxaykzKLLfSb
qpKYdJWwX/HNOxvR45mvFAnsUV/0dK0x+AU1vp13u6n+13G3EwbgNHS4rWLoucF1g2XijK2EH9Ni
kbSsdpf2rcCZhaziDHy9nTR5UfX3SjcbA9njwKxopqwhQOiuI162fBwEzH21xdOm2iq0fDmyTXkM
IuvlKZCSjt4cIEWVltC9xma3HO0ohhDB2E/WkJr/BZI8WLzy/YgupNgU6H+Laxf7IdELcZ91SRdX
q9TkitblyFzj4fco9xlJRTr+D4xrMnmcpNRv+Yc0P3kk1sT16mEYkT5xJzkQlzsB+GNVSqYobY/y
XC09tJDlQO9p0NEBUG1qrYqvPotyotHZzXGfWpdTjtSNexu61Hch8ARrbO5VQzizfdpcYlhvKSG4
fcA9hwap93JR3gJfk7lgVz/0lWH2TpPXDB+BOhzW9uQgGso8mJ5PB/UrzMi+ffi1jL7rLGMtV7R+
TeJdTdArmGyZ/gtQvtxcFmcmBC79pD75mFBQIZwVNeL3N4RIiIZF58cBIDYivZWOTh4rhJCvOqMb
8hHhRBNpBWrXAT+sl+Qo8BxKsYekJ0bsxTqVSwxmNMLgzhxfQiP/0fiplXFRGZ0Dfvzj78YgejsL
A+Y1fuhGbw2OtLlkbDJNyZCyd/nhE2Sp3vxQLc7JBk9ilyXo6QtDFryyjYTlmTR7QXbPl43Orlm/
0rLM7a9SolVr4fwNBcHEf0LAh7BMpi4OJld9aPx8ySXu2X6Aw4ZUwXq22Sdqr1L4YeZMmnUt0n29
QN7wCbsV/Bq8isXoOZ0VpDhXwTMTjWJI3RFSD5ScOYhzT8M427DAT2I/5LjXtqOH1FQnSYDS3ruf
Aa72liSGp7d6pkqjS3JzA+2UotB07jnud1MLDvO/Y3vbMxqiagsZnObBxTVbW5Sklrprm4qHZX5M
4vFG7N5aWZ6LQXwlcHrg3+Tn56lxP71YkIJ3hiVcaxr9Z/EhDCR41C1yc7Wn3MzXIS1Manq63JqS
6OFacZQVDV6t9l1tgzZ8KflsL80ZJYgM0vc1T7h/WhQOzWSDFGEhdL00RkB6smWhZcBOc6HRvam/
A6FyR4mx5rkxAa7UidmZDK2P6jAZ+22V1CjMsx/lHLAplnz07bG+1aEDuW4gM1w4saLPgs0RXmlL
jDdG2CIBEIIYoiUzdyHW6NjN7KxvEWzAoGdWS8a+LD5vvrmnurmv4Hjsa28kXj7quAWW3H65Cj29
lRda2TNIQCT4ads0/RvDtdJzcL0b6WKnQdw4lMownwKWdBejpMev+kGunA05xPV1fmwFr1I6njBG
IHiWdGKotbNFrUWmgEFsruvjxlh5u6rBfmH+NCJXe8nbIqoLorxQMYCCaiiQ3XeofvFAQdLlhZrh
1cJFVD8rmz/PF56TCXFhqDtsoKEbp5C9ca5ivCgOBeD5rz/VYWsgaS2tVSKJfGybxtumJxvzysAM
+FKbFOzn4QtFYNHhB6lvOocGKOIeeDpplkR4eUKJUNcMKyZeEV3mAFQPzzaSPSsRxHeyYHrMr5uZ
SCJVCuoFioXGXlO+XoYFU49rufm/CMBZmlkOa4yocNB7IArSXDXm8TpwNKFIRymB00gl3NXUMF+n
1HaVVGqHOgUcgjjgiJfvnRUtMzlB1en/X4MTMdQD02T5ZoTUCWePD23gMxatnuGtfrygGmIxv6jv
YOey9Lh0VirvMDzxYk8aEb5TJ4brH4nXi5F4FJ/E0+zc6onkoSMnRfRdaIyY3GuM4sz4Cj1sM/Ij
MLt4LNmoZMrBN5+2gYJk17qQoRNbpHxtbUCpC8LKxQLPtkolnnjWgp4g32fyIpTu4fgeuRsOm4f6
dRvPoIR8T8RzNXRmU9GxCnhYNm0QvAenxFyo8NzzWmCAjft8+LHci1S4vqRCy/T2eras+Fh49KpN
CoYucBapDo2/CcdrFl0Ec40invoak4V05EgqaBYVpRvv8gJBMrSP/sWglv6Zt13iaHJir+1pyxE6
PPcpNveV1vbi1uuI5PvUsJH8iV0AlmZ30tDgbUTgNB+PgFQl+leU38PakPyvqVE8DHzsm9IVkQkK
z8fWq3UEHlr7Dp0s0vYpziNldhndyE0YtJoqZ4mcXXObj4i/TMJPIo4q2OKj4ew2MabW7wGX/spz
ar4L7GiSzT4wpZA04Wy7ncFL8TsGb8DzIRUW6HpRIXNoF6fK1JArA7c62R/QFiTe4wl5CvgfMygH
DAc0pkQ5IMN5zBGPyimVNrHf0IE4djvwaN38oUWFcNhaL5FqEaHwpHgXQyYfzz+aDHlWaQEEDKQ/
o76S4uD693DLxyAc2Zxj+pmm72M95iG7WNoi8+JlMR93bciY63M8GmXqed31EnwUBCaX2AyYEfls
DHc6Ghgv7rZ8k3FNk/CA9rFoT7a22tM0mOzegzduVZZsqeYp2EZoSn8KBz8XhVE40XkKMZjx1oFS
fBzwYed3WJ3CPnXNfGKQ3tXBbAZow7X22YYG4aUhVVtEgVzp4Js/zZK8UW9SI7EBp7CWOER88vyX
Fatb/1BlxCzMkdIVi7pGa0rbrr1vUZuylPXmRxQ1bws9aXldXfMAu4k1eAwihoQKbyNXW2ZtTxOQ
8iYUTI0DCSQhKhlt+RRs9wcOVWvcFBUFurCdfEGiFPSqX9Xl9xYc9J4Wn+wmpdrB+v+xqbm6ZZRQ
XgETeklWpJHyIcqUpeBP8Mclnubi7ycgCqwZpF0QPAnofBh7hXx1uqN0twcR/MVjh5K8eFeIMm4c
v4zyOkUzY3LyOmkSpPUTvMpw7htthIkyEgbQelQmzoqxED4Ze9PorWmITgWiQlCBoq8aXsZqLd6K
6D1BFqbA4Q8s/hiZ8x6CchRdmcBf1Jsrt59YC+YERRaRyHIkH9SgcX3A1+vAGbeQspG9Gd/9EAMX
sr9NsYPuyO9EuK0niCuwnlf1Ie/vcVQpTYGPPfz4WBtvVeLaw42jk5+kVFHIeQeHN8U29Iblhim7
li2PTm8YhVssKOi1UzbPo2PTs4Sl0pLgMX/h7rgfpnVySoE4wtv075qqbI8ifuJqLGP4wh7diZiN
laYWjHOJLQm0b1/Msy703sm7GIL2Z5ajZ5Z9bR9PyCc+nqPGvHFWsCsvjZLcUsBxdzEKECJyB90U
7rLeDuvSR4P+1IbduAdnTUHBYhaNYfQie9/wJykWttFVJyowFMbpIehZJLoFMWbRAdtvlfIGFAbX
5sQZFW1CWvLWvGi7b+32IhFb5Przx8+a8sGVezuptjm8+SKhzGjzZKWsG2pSEyCUUwO2hcSURAQK
XBLayxh2zOlEc2jM7Q8B8Kn20tEzTRfcxl9PSvS1+XRz8JH6Gd8Nlk3TbnkcF8lVRe00/QEHrKh1
QxXV3Ty3lmyjrOwHjp7ECUvXoqm11i0RGCWun0mCQXXrZW1dbg04B2c3rzVhQURVl4fUsuf1CLK/
K1hE2d/C96z12jY3Csqqbft925+u6XwPuNQn252Jq7/wp5sb9jjkbQBiiaD9MvKH8oais0x0b//d
tMaS5/Z0/VpRY7laMgMyG06jqaBRHW5XiQiXAPicfOJV9z/GioKgGXz/jz962p+6buM5+U9OfzJ1
6EYV+aCwq8eThvu1UFrEuC4p8+Oon4pvglq7fG/2UNXSphRgvI0PhFhElYpAwH12WB5kLgkb5AEE
t21Y9Urtrrdn44TUyA4wy4RksbsPGYAvQD3zmi2klFirMhDaPKC1v1ceNtWVLdL6cwZAEPXOI+Fv
wN2Nxn2MBZIbBPKreQH2LvcuwB97eDQK8kO/CI44++dOJtFy+Vz9k5Qir3pASx/+SAWNUcNCJYE0
aMCXtAhsqld3CnbSQ/i3OfiLaqJydXscTmAKH+CriW6pWYDryCai839ScWSeiNskSip7ZjA594bz
vFpyGx8uV5uS1HMIDBIJTT26IBypwLGjoN/TMye5dXha4tWN8lDiO082IZpcqoKNvTJg0ACWCEbf
OxF5RfaDyIJTfkkuESk965EwmL4adZZzX/6KEkbyrZfHrYVXnomaEEnXg1iGG/wkYLOHTAs1rH0M
rv4CGWCcXW4cwnMsObLRmOnauuAd9GFmOmcZr+75zDDK25anhkyw4foxtQrcNc5zYWD5Gn1LMbdc
yOniEFHvPZJXn9HOOnJIAjEtif50YwflHnPmQUfRbmIHSrvCUrM5s5nC0OLckfJ3R36MmoztXyZN
LviLlwAGH97qK+8Al+Zx0SH7myH70+MeZqj1lyx8bpYjB94MVHB8zW5xpak6LlXr7w1X+XHGxKw7
9E+Ml7TxCy3kuBgq1s/lZem4I83b+uUXuNmTwrfP5qu517F3Ose+T50LYS9e0FZo34PnL8uFoHix
kPeM6e2OzpWXj2mB3AmYjWb9NTlPiv0gshcs+KnTgzhwbX4XnqEgIMIn/M5UmtxJNlYP1GfVaK/t
YQMCsIlRwD0OF6tCyqXf9q0C9iR22SCZbom/PK20KFbDsIoLiCaa+Qy0juocbjc36IZ+MESy508T
CchlUhHIALGD17jWtemhTfFQvYwW+mTAaoKEMIibcMjXVJ5uAZUi6RUVUI6ImH5hu8DOFEJs41md
39PJtpYqF5rFxJe79Q68eXPn1almC6RGwZ6/VmgfVfK9BxeoXqBHohcZTwLdE3Zt6Ay2CwIEZeDK
gBZU+a/yO2bWfR53icZwPJhGKay9+awBVBUBGIGp7U3keMiMdPK1neHm8b2TKM/8ExJnAk2VJze4
q0mQeHhEkrtthJzBuVQwLz2ut3fyJVDGE8G8h34W9cAz1M9RCRoHL4K8Y9RZw+ZLmbsjAnnuT4Eb
Pud8MR8NMzrpDJmjKavebULg2w+MCaOST7HifV2AkSyk6mppPWugHtw3VEyzaNusV9tLhoTt5898
7j1Qqx99QoVkuElR31ZwRkPvhPXsVDcNtg3chlt46Q5HYQoNny/2fp8n9R5SHTcnBO/pSbwqxxxH
BjUPGUzPGWI22ioDnATZW/WtOr3dCB061Wv3c3ZqQ5oqMYwwNyy+DbfXRbSsK5MEKJ7VMVV1EoOt
7siWTxt1PdKSkxItJT3wpQaU3JP1dKBt9pupeqRlmxxfuVZJ+efuxfqvytH/JGc/GFfoCIhbgUF3
+jPpQty3rvZ+rqDK75X4B4hGDxIO+rnQvz16HFGWg5BF2pjvz5qWNywAU2tTN0UM6VdZGDzqi924
LSDUZIcJ4+GPu8qoEkvIw5Lz7lU5/ys3rC7Ngi9AkiGSxNxuWLAQoeIzCwwj/We2UE/RkTZahruH
U691OXT9OVgRzrqWFAD2s/N8GRHQaCxb+EYd8+JrocUG1R48fDkBIl76gE7ZitVf6IL8sAHrfTJQ
y2Cp1UxbCFszG/DcngiuKnSfRdKXQ1Gni0ybUS6BAyud3lULkH/b+LOw4CLswhrGUZC9eGWdvBoH
ooCEUUGFSzvwVDe8I5W9ofbo5C+FIqzUSKH24QvbQEpT7Ymac4wxPJzHP+755zgEFB/CKzbqmRHi
o1TGYP4aDpX2Cd9jdqVQxZrm/GcGSYI7Sv7BlZeMw0QTSRaPuCSlwwJ5jDM17eHzxiQJ/l1M/rQp
2ZfyGSq2BXMHXOLyXs6CAlAm/ugurVEkYwBzo1ka5U4paYNN1gTlTVCHU/AZNm0beLDYvuNze61P
vzx5EPrCXAEWlW8fqtGfmMXbZeKcu4w07d1niQZzR7kK2yT4sKqvlBYutnkl1zOTjfJl6fEPm2TE
aBl41tkQI3Wtxjk/lhOMd7O3TtPjknBpKJeUVUxHik/zPuajB9+sxI+5kIQ7YF2tShKl80jLTeRF
pXkcSPuVT9ea6/nqF377wVS0rWtYcML5NI1zQro13yPbMMdxr5vPQbECDto/cytxnMOOS0iHx0ts
jmoZyIw7dSULluszu+ADW2jeMhqs1QT/LZKxOibvu67aTzDTo5emO2+CVv2HzyZ1BQEB7gG9LDi5
krMP+VsuYYbtM8Jc2Fltf1j579CQNLP+uJ/OYtCOo0X35TOB/I9l2jqQp3X/EHJfSpyTOmOIMZaa
Doh9IYWShhBjSMDFnc0c9OKR5bwjPUir5/jo4pKemPZX8NJzQ99cqKIT7FAzu9z97Nk7dw0QEu7s
HVjtyqknXwFxSbqHpjhOjSKZ7i1kErKDO8JlO7elblAinzIXorkWIDeWn/wWNBwOycBYj8kdJEHA
TicMuZJ5nhOZVvBs0qhUPoNjegux7TwkgVdO+argXyhUrJ4JsnAfnQ3c6mAXBSkTskU7Rua5CEio
5Up0/5Lb1srIlc5r/Bsl9skcLNoSjjeERv2OnjEJPlSK3gX2Zzh5sQYCF0ogGKhVcnE4mVaxIzfu
rsKbEpMd8wxYYJlGZ3u+kGdLwugZl7Wa3jTdnDAmD1Fpyqw2VK2jgO9LsE5jpW6rUaNjHUf3iKqI
1SEb6/JGoWc/YrQGvPGxbScOgAftVN5Siehc4jZl15L2HTKZFVBkjNC4Va3aA0QTLBnpfdmPo2t4
jtmGtNBCEPjWPk18ovMtdd2z/UCB3rnrxGczImhBt6H4eP35/FckXiIEFSif9gbDcd2/HrxhbM1+
1uwpiW65T3J4lKqhkcOhSwnUxvrxxuP4devCRCsOjM87Ha6tyyStPqlwFL2TlOoh+v015h2Hmc52
g2YyWF1qyzatToLQLxR5jXRXztCoNbYEBvyTW3Pin7baza0/NS4UbEkhxHjgluuSnG79k3w4Cr0q
xq6HR4PFH1507gZgt965In4zwejDOYVrgWLzV7isqh2Y4+u44fRoAl+HDwnFqDCnvbiCEmmEkf3j
YOTqPvM8PjaYXNbv9q2BDcKDm/QROupTtY4AdnJJlj+Hl5NyRvqrO0W0Go6m5xR04EzxygQlP0B4
divLyL1pr4BFS0cZ+hgMiZGURKoIiG6xJqxZIhyqe1x4WEEAEj6ECVhJSogLkEI5+xU+1IBMAqpU
Tew+cGTHFyv2WO1O+wzxw0VmHgcW2utDf+1JeCz6aHGkxo6SyhH4qJ/JdUwR0dYyMSc944XhZley
UNkmIJ7l/NAZkK6wKciFUmhbF9FRXC14y+3tm3Rq55mShE0dpMnmm/gEqeiCy7vp3JXpOuvqBG0A
9Vw3O54H+zlSlfco3CzpjcSjMtTiSdRbrcmLDnsgkq0FZg56Egh/e7Gcws6ouXY04l84BhbFuFWM
t2LI9mGmVe+sAfIZRBdxi6HTbx5Zzujh46OGI6CFsDR+y4zRrPrIS886JxfN7bg8aGgW7uVwtND9
utDcZoeD2pFF9rpNLavrifJWJC74pD5XovBjsbGBPv91y0GcijI+ouXthJ8+ukPrF62W4MooF1So
zd6cxsl52M7GQtfQpZHFe7dpaKPcqndTK6+vV+INbJu7GjKOqEfYJhdA5XhjIAf/kOB4R4FUcPrW
J8Ez7ePV3KmS2pSP3vhQht+RbANghhlZjfYWDhpmO6CexoJn2Mt/LKt/wrILyG97V3enYIBslrG3
pHU7oKLguvU3coTJh61/enJ7DDECOafASOFVcKU1rPvhxrYE/56R8uMPmH1gQ1x4b6nSgcNkgSwR
+2TRuDtgeqAzeeZT/AMkszx3ibgtH7KjFTXTCWtH9i5v4fqzxgRI/a+pNqMvA0IZf5F+8HPYm8lt
1u1Seh8IAxebHkg9nbxmE6AJu4HXdZViZYHGJ+Kxs7QyZU4mBJXQ7R03vqgJobxEnJ2uuez7VNdJ
N0d9yOgHhqVUsir+YfGhLpgy96L73fZqVkZMfQxYjQdGHeBNti8gI6J8pQaK+BRbasaE03iIWXmz
wEQD4+33hy9RwEFO5jkWJDVa64mEsrTvPvzFOHVLWnhrC6jV8SjZMYOGy55rrP2NmqiTn36oRNAf
2+jnycVTMVNneXT+6XSAymDpZ8JGa5Qeag21Am82U9ZBmspjW9WqsQhOw2yC3L/BAxuTlLFwfKX4
ffQzg7XiL4pBkXNqwRw6AoCOj68p8YezQEiQSOaNAsmPbMDjEFC1DF4obqPl1AB+zwXiZEJo6s3P
5fPF8wIgie/rOAf85mowFKHps4A3KsTxAYG7Vyrob/dNs3X679/L3OOm74fz97rcC4azfWcSJyKj
XYnCGBzrCGeOkMUnwbJUErcXxqqxs3g2LwwEiGzIOU47Z80tUO+Q9yfocKxLVM//OP+DoF1uRBIN
jsAv8OwUohWIsch5Q0acvGPVJzlmmFPfbEP5cqlFmGepm1CU4EOr6+yA6S+FR6msQlBw6jRCQcB5
57IJnQZHj5b2moyUYn6PUIkI6EUolpbvd+VY1RIZDi7+FAr9/B31YtumYzl67R81lD0ghpl/VslJ
eQIvm1j1IzE4+WVyJgE94EibtWjCWfS19nCTjZ16JJBQwj+fQskDoz5bowiKo3yP82ahuKRuB+lm
FLd3JdytKOhCvw8AikW5pWqjHtxrrr0W9OBo9/pxNdCjxSW2KavCrEET371uo8IcrzTJ6KqYqf3T
smvDUqCogKLt60S4UGZNsDhSpNXRmVIoCZ+7VmeaQunihdjWmeTfBL/zrzpTUEb6ts0vzx9roJ4M
uPh8DLsdOJ8z7RDj9eOSkWge7BUoQZqb4+spcV4GwkUsSlOC/5cbtpecK2aYR/b/cLWpIzbvJHve
+dDrTKBb5riSPlsaQa8SjZ/3w/H9wpMqFdkk9EPT43cldYqN13IAHzMa3mnADze4lhRcKSttUnox
JzW+ZtCALnR6/fNcxKdBP61rbA8gDpZuTUIV69j59WeJWlCEV3debZ16ieI/Gz5sXOuyVqqbKt1h
chT4InIJ72Le2t/aHy1skZtqp/TSW4b43bwrHdMhKzTSaDhtPxijb/NQdm/IaxNBOt0qbBFCKf5K
Ayt3XA/61gdYaCgmiTrQSBNPFaaXdrC3BO/m/Zrh7AK7TCAdhP3o6XieUGq9QycC49BD5GkJ1RJ2
jXZDmmUC26cBFh1FB0QFOCDF42W4oaPlcSOpvQg7kr9DHaUHBOyz3l+lZsfEeFW4I/BF7K1ugAry
s/MpqNLLdEcL+XXMJvHfhS6RNk81fhbxstzzWz/18WQrfgIHH6SlFdBAT8SKjXf6W/E/nNC0FbCc
FoqoJK0gZ0SbsjD1eqmsjMn1SE7IiXi2R2OZhr+2k7ua+ZpoBCYK3vt0FNPlgdeP41vxvj2gF7ye
rDN6ymC55RoOMYGUPgIkokdeTTuXaLmckVhWv1ca2yf91oFP/2oBGyZkpnjM39701zy+NnVKo+ms
bmpqkjxf8O2+4k5A5/VI0Q0xIV7wWW1iL57vYBdnWYqMAmb32j5zDB6maoenqZ2e7N8tCtbOuZ8e
5w6Y+qtf0XeRSXWFRBo54wBvspxQ1tbX7LuqOqhWZ16Z48ytGB5SmGUjZw/BSc0jSN/8d4p9se6K
1ZJjupRTl/sXRO8ZB6BMvPjf+hIUfhGqwK2aCFwA6zgNwMhcjBUYzZgnBqsEn27RfhWng6dfypVX
SCQwPMgfGCZTl3qhmJTv1V8Vwd+CFwDk5+C92XQW9tDBkeMJ7kSvFj1OH/XEa9+M88lNYpIjQBVN
PMBqwz/83Q9Xd+wtwRja+FSrVx0haK1Qnrt017kVisKJLgY4NLz3J8y6ubGRsXJxt0Me69Ot5w8H
Vxq0YvJWZcgXxauCF8Br2R7JXK4bB835MMreKkS/LILoRM7Epd9iDyEZhotOfK7MvHiU8rtnXPo1
gGpgRdGKVD0RbDQIiueTkxu7BXXyczph6Snqx7V9LLVeKUEJZY+dysKEpnSEWpHzvmSROACWxj4R
6SjosrvnEmPfjrtPDYdzIFjbuWAFJDg00UQODDb2aAIP1Khk3XNMI3epTcASxJFDkKlrPuEL80JK
tWvxmr7BxrFwOfG5ROIkkopKhD+pOhJtnrwSLD+7H5YLfIZMvNdyLbX4SDA4l/vSBhwIKyppMnw5
dgOQYn7dAd4lNdgswuDkSLSah18ALkXvOZnB+SIAVQQXMEbBycs7oaaa2JQzoZjzJEOJx6Dj6hZO
d4fwdTC7GkHxRY9W8Z+6zYFDWoJFtMxwsTdNdJrrIhlExLDIuTkbSxbChFPpgljQSQKQxBwopOOy
9abPyDGvyIV90CV+uWAphctwJ4bUGpMOYzIUi8px9zpHDP003xEHYGfqtisccSzs+GT2a8UAbSdO
lVVOdpUsyblUUsePbmy6wkQbnsKdqPuur5uk1hdDqBaZYI91rq/Kqs+6E+NosDjOonu0zXUsD6vJ
F1QhWhv+ffFnsQFWsWeyehaluZfPq3jJsCLFD23oBDSk2XirnzIJ9UCKmryJUHrsQdQ1C1IZfILB
9Yt922Yba1DM+11CKP3jbOWVNJLUBBkeNF3vnnrwithZvU74x2qmi9rKFzHYFLEDe9aeNBjbNPXw
nvFAfCulxmz6j2koCui4FjHj9JonnEpsvkcdmoFHTMO+LcJB2ZNVLo9tF0WMZZY/1xCiMRcGPf2D
LpBmRzfoyCEIwNt3vuKy0+tnMbp+V6zu9y9YFRV/eFuQMXsq7QxIi6g8IJKZItcty2Cdp18qO6aW
28ihHF78VdNH2MXZ4RYZyebXZZZHUS1OZdb7NT19JDrRg4bkxVpbMW3tPBesNzk90y4Druu57dvh
GLwyqpva3HVTghqSD/+B/UDYH/e2X2VSwPcymbzQT2RwrcWTYN8FeDWBqF5k+YtVgbbj7bJn7GmV
NThAhJLZp/A05RPnU023LYXVSKm5+i2zIdxGzLVOKW7/ie0PC7y0+3Lf41gwgT03uVwuaE+fhY7k
yCTAaskMJy1c4n8EabQpIE0jD238up0gnVWbsYsS6I4RI8+oCJTnOi/XQBjues9XnFUIuwTTigYM
huVdg7c9Jx3FPaOBZ7psQePAISE5BzMizbJJQpltfcTYBF1agVnOC5DWa7dWna47CHP2R0jDFxxn
GXNoOdIP7E7tlTpaPZ0x30uFRfOSwl5G8G85xq10o9wwtGbp2cYZz5RqnNlKekIJflHRm7U+kS9A
aRJ538F6ac3Wk6GYDbAJU7Z4QwFNNqF4iNz9IVzWmLfG8z+HlOXtn7tCkRi0ybXqOaFpvDO9TmHM
wFSMye1rCgADC102IyCk75kltT2piQJC2UUOg0GujLZGJXHzHSk4unu4EBdWCLVq9OsjplH6K71M
4wKuu/yYX16AikExgopNXc2DEiApbX+ej8J2XPElZX7hL+cz9/G1he9C/8AX3wGV6qdsLXgi6XNU
HC+7J7Nis46uJkoNcWevcFvm9ZuZlu28JO7bOriSHYsNMN6Ba1YvCHVJ2Q5IGz1LXvV4/ej6Ldzd
q5uoglist6LYUrQyJHBN744yCzsOUR2n89nt4jiufPHdHAVeBoJexLAMFz+YnJTH/6fMgDxzeUjT
gl1jSU/JFvX8Wqi3AmOCzqnqSdLpvyKoYXDjPqsOJMbH5Ezu/JP9ZFKlaHIx6LOmymHpN+d9PWjU
s0hq6axEda8b9T1ie+ALMPzWqpEJoFJnUwYinpHTxwSf1YJOrHv7qCx32IeieniL3PhZe0MmAaXs
3GRdpmBo9BXQfoaJtmqM6tZOMYOCFrC/nPjOmtrRm/+mArnGZTcDR8om/yX0hncE/eGg8SrG8GXr
qSnU51o1ewewiRXiNPi9CUoVxQmvLoTYJQoGMqFmUbTXOAlvJQbCxUgsbg/uug0SKwnQPlv4eFFF
Belftl1REE/jXk+ulVHvqLpTWXGc4FjSen1W69fGDhZ2kKv98MUNBvPtETo+PZkyboFix4JePwLv
zazDd+nNLGYJdw7I/XPO9eYNxg5C1FRstlGUcWjZNaiy177Y0i/TaUsW0SOsA8Eki0u9IblbUx3Z
eLv1aKhEbWw6N50zEXbQOm8C9iLSd4pNGH/7X21eJyCh8DDXtTsykVz5Q/E2rOpAh6w0F78cyyTU
exxC0UoZokxVRGT0k7DBRcBBA+ZKw+rkP562XMjaGzTIdkAFByBOHYwSAoHMWt3x24uZxygIHqKC
HFWqxabXpVgNE+oX6a5y9UsoKrDP0ud1EMRF7/454fshwecYNp0Z8I3neZD9eVAj05CP4Aj5ldwe
yDVW1jFRbDWG6Yu+hLYL6lverQ2HnwqztF/yM1GvbvphcimDw5XdVVczKUz8iKlpwZcuqxXDncYg
/Uq4MqkZq+4O2rf0uv/n85zRfisJAHg8+uqTveWsGR2jumaDCBrwPs9fWqy8WJYJPBZGyb6XYIlG
a2Dbs8BGbSxjw29xJoFNcRTDv2C9kr0EF9obwaEQUo/H+GjKbsUR557hfm6QFyN7r3LRClaqxNOX
IAgYT3HEfZzeIzsjUnmllQPJek0zaykJ5rR1vVAsw0Whaj/2X/bD2MK1XRATFNdR2/Q1IA3w+dhd
Z2/x3zq5tDDVimuK8nq3Ftnf8ZPq8CB8psdHcu53pL+9A2f6KIWFaFxKNbsZvfMOvuNvnBitc0Bn
cyVuF5AeFgQ52rAP9R/68fp7rA/aBStY/n0u8rNerUZPd/3xW3tfVPmZ0HVj1xN352KdVCWW9bKo
XNRUiljx6YyznGkJ1X/aOjLr2A+GAihRwaCkdHJLp0OBlwrH1Qe+f8CIyg+D+iyuYGO+c82VD/SG
SD+kVnk6FB24yd1jCLD92NcdlEPqdTpXSP6KyCbzqaDHpVzBuyyvM0j2nQLXwaI9vKjAeZQfuz3X
x80UtXKgXjhT+EEWXyT5AAYwv3v3jxihl/v/oKEydqG98thWFQkMOg+n3Jk86FBc2/KCgqmxqO5+
XMdWR2Xvy/hVQuTL8TCWxng7kkR2PqhSHhLqt0t13jQmEWpw3eUgvIl4UvmADu2mc6jkfFyKammQ
5KHED1GrhLKnpokh6YYaY6TIZdIVFhDPWuwuGUgaND2oJ0FERD5tvMRTg1qJnJPzG7a930aj3zm2
0cIL9jo+a31l+yfGK74AS+8vfY0jdy9sUnY6i6eyc7/LiuOU8P6cIVqbfMR6J3OFoupDdNHaQiPT
tUFQ9HClFDTh0OnLyIvQYwUDTVyw/1Vkjte9jEtNhpuyJ3rRZte/4XCadgjXgw1eLxLoLhqgtDUn
JqWju3xk6EV4l6NtldjUNiIxRZ0lCtIwgVA9xbwwfPTE/lC5iE2oltbqIRlvi6EuaXf8Lc69nN3F
7LTHNzIBohoG1TCAP0zKBqAx8lHs7aJegG0Fgb3FCs/oPel8mQBpiiG/hEpevR/XHj5FyhmvxQly
Dx6wFds6yxbXWVOSaBsEccBQc/rgy401sb5dSXB1THNX2mS+aqsZDs8vNyM/pylu89OYqFBKBQcM
mpZpFEMfb2nI/9Vsz9wxw5pMr14UP5k1Seae3VXNXDYGczc84+QbmquggYtBmlzr8uuL5Kkh00qE
wr1imWO1XXyWAUi+KuRHjp0I+G5SJyxpE1KjxERhQ/BTVwBaKplWOqev5YsEq1v83uBsJGKqc1ft
dzbDs34elbpEeHmqF/Ow6SYho9Hbkakxe27OfsrO6FBoVw/GTc0m85g9856IZWYK45GcmTPYRKTl
aVn5i4hD4DfxOkmegIGiusIj5fiiygwFyXrb82vUqZNOYTRTPfWNWjQRHAcmkqO8oCqfyckhcVNy
1MJQVpJUfXdzuc8hLjQq+0NN9ZVXFOQMHv9S898D1ndGwGrmUfDXqhP0pHEhIpnYKkEQU3YLwc+M
TV6HRj9c+El9cUa6mdbwCxOtPf15oB9v81JZYuyXB2uCos3WdWygVeNunz7lBmP6bdCgRi4hMeXD
QwAwi+nHcN7JsXs6BvExjDXW3zUoVzRKk8/fss7QN4+x7Omg1TBla7Q077E42MHJhc+Se5XjKCHn
MElSPdW4cONcXxNhNXFnIrrHPUX5XzqwhPbufaW0iSbpMDYWM2CveVmwUYBgCRLSP9x19BUxsiN6
yb2m5zgE5GNST/Uhxeva1ZYd5wVX9kOqHCp0k/HNG6GStprrE4OZfplv98sprDN8ZUIj9qSb3Opp
qLJHlRXbV2alfBVsBIrkCUSWRBeWUiPxn3Z+4fzngGZDTaAPVpMzZXqqdSQJw6dYDKyG2JbDoHCW
qCGSC5JUE9TxQ7jNEmJIK/0bfzPeMwc1flDaAeO0ZiX4O1vUIWlmchhmapHisjCB4cBxSlyZpItt
kqtP1M/g3Q/fsv0BvpIw0wSInUMgeMZxLIxpQ1v7hLWPrxumcUGdTnVm2VTA9Lett73kCaMrE8/v
3kvktzxPe9oNMe+amEyroemcDG9t5mU7cJ89elKr8447d84KnCzz2utuBwxOyZAWfn3AQIMuczSC
3oz436DinKVA/mhpgIgyMs21UAJRmozsBxOu7tE5pKGKDIFPUn4QY5sTIwk9C1XbWyYwgATkfPHq
gyA5RRTULcQcFMzXbRiOzAltvNARp1fGkN06SYzsSkORO+V+14np2GO4w0izI4l9hBaH4KrHYBOT
DKB75dNHE62bY3WYvKwwVAQpBx20cHDNgfpD/4tPQhMs+8VC+KKkHVhD236bLG/x8wGSBQwXz+QO
L/2tmoSvTlpmTORvT0/GoPnNO5eqC1IdW6/n8tvCea2E/sR0F/10TZePAErAYFhXIsdsogYlxwxB
7tSwZK/7Y5t3jDXqqISYYtL56sgiw36174YAtOWA5D58Xz/uraCZo0xKC0n2Scl76hrEpN918hL8
koGvvtQV4Qzq3WWOIz3ErpzZerjvnyiaO1c4cUdbDGGvE5b4GkhpIE0JMxy5q4JLfEdzmEg4tLJ/
OvUIr1qb9kiAtRxPVmJ/voZCcjDNZ1Pk970iWWx74lNwDNdUlO37oydLpiVp6YT32GeAYt1X17ON
PRCcJsoHItqjimAvurVkPF17ybuGj3ByqVXvVqbCwZ3vjEGNpFEcaB7nLTEazhm9PteFItek9tdP
CE4153LrjDe4ipyCI9T2XHdYmGmT3C5mqm7zL5ANNj19LSOOENrNBw3UJomU7Eg0o4KH8MCNVCe3
Yb5CJEd2sff8fDKqYX3vEYxRRPA8tOhiK5mw86z79k+qc0elAcwg9CMPna8gZJaUPoqMUSLLizaG
aj5/uWvjpD5qRMlhNWnXt1xwxHe8Xma++N0cUa8w0j9425CEOOYlE0UUAbMS3FsGc1gVHxkCeyJi
V3btD0yZ/DOmeyGkjjJr81yDTcCYtS5uX+DHnQsUPctTpn2wcHeJtd3E9HUva87KIYB6e3C8e2xl
gICXizGdKpz2ucvu3NMX/SIWSeoKFGOXyXfZQ+1y7ViN7N+Rl3m98oKsPbcSd91x7WpPrVWXwqJg
eDjqQ3nRkGE8J5vrfBa1h/ZKafq0VJC89IKM73x0v12B+aDvJ++p/NKYznR8/b2mJ6PdyPoAzN4H
s/UAUbjEKwISHjuDvtrPZxFLk8cntV5lgN79y4oZhhQePCdbf7khsFGJ25RxDD2Se/rgPh/AWISS
w4S1xRum7H56tOM7lRTdfMTKyC2Qf4Nm+IWj+t1k+BbQzZb2LBZ3SQVTBS64j4wE+xXogp5u6Xee
NnHSTDiev8zl1Cg3bP9+MxHeiW+vJuroAS82IG1lInEm6yzs49eMNKkuWb8cnyZpeqcuq3jmTeC0
BzUbJhOQPrYtie+nnufQgi2KwcljpSqYt9VcHenkSXUauefDwlrAi1GWxcV1UYomBx/o/X/Qex4h
2nsIc4a0iPZG1RLSkkMV1LOOQ2Ls15b5eS9p6SIbsA4cR7tgL35rGQooxyyw7/24r5Yx/+w6sXTx
lxHwOEeOAIQwhUEe7I0HKOcbU7RUyrAPKbAcv+CZJJyEy2zQYePKf3kLoM5/f0Gu3PwhVVBOnaaV
gjZFWRlLH7m9OOlIZxIFW492Wwjw6mPMBddNIz4W68Vqwe3xZ0vzi5NSJPdK4DwPaJ9lAd6MM5o5
zKM7Sg+SDVf7rb707wioFZ21iZuMrBuu40Jbxr0rqFN3sikhzxOsDzairICoLnXPDizZSLR+gKjc
7YaQ4RwRoQ1g9bH/pD4Ya9BJZgqaDj/trieTZ/pfTunoJp3nSuYms8o72gAaF3WCTRMcJ8YKwRQO
sA9lD1pLi91fnYAPzBoHwK9j5qUCtxw5JZHvTK/J+cjPuRrIJuR2jIMrTyKqwyEuHMnG5WMB9Bqc
WV6dk0bsZWCNSSGNuVhIjKn27pWusOMqgkw2s4fcmDSy88xub6rc3sMN6ZXIKHcmbcDb/IHji90q
h05bVnm61Pv48hm0mfJb5VViuuyud4qUxPcc8eY1y3qQPF6QZ0eh9lWJnrSuQq4VdirbgxK+G5QJ
8WwSSgG/DuLNUuZtYD3gMYrU/KJblgxAz80pCSFC5gC7Fz+mugl1+ukgEFn+mFIC1aHJebg/+14z
Q49Mz631yeqKOk4wjVbeu6zaNeaSvWj/iBG9nHGq/7CRUVBxyZlgqRdcLVS/TsOJ9rwL5pgjnptn
6M4CZYVFzngr5ZeEEWsUf6QRiDCA4tpbcrrVSxpVohtA7aNJUXQ7j+BaczTgUwvob87qW8tSjQVo
+3L/sty2oHr61UVROoVkGUg703Hi5A4sSvuflxNM1CWC8GKs4hQ3r6IhDrsNlW1R79rSv29Dbjml
a8b4NSccIAf8GoGT9Qs0NcIyd1Ch0KfPwhrD6L9bSLEXwTVXD6UdOh/csAl+LC2ntBrkrc9AUTe7
qrBvcYX62jF4rL4LFZn9FgXPhDXtTL55v8iqzIrhL0BIC7p8HQdW+1FurGXcIt0E8T9XP6VgqQx+
edVAOaPeOSJgiFuhLzO211N1HdGWVdX6F8tWqgLqIEzdTWUG3XADrHNN5ROKj3ajOwfLCK+cILiB
VwbMan0+tAev4W+cGZuNwfNgQ+4LFXoPmzk1ehWrEttezAL+82ptLdFB4UTBxSzCBWE/DJtYLMTL
v7m5mNq2M1g6iBVqFd5tqmfVqGHYXvzV2zIY78JGYTsR3f+lf6nY2SLTUsa52cMAyMKLtV85vVBU
u+V1yerrs0x6IZKAM73FBC3xlBQLqKXReyhrR7X4NOTXXbFWjxlG2xVE73yf6wUCvA0KAV61QoyC
iRnHeg5KhNXLhY5o/Oat9/sRyg+PyZmjXLgKAahkfromNm4QxCEhD9gp5SVDOK9EfgBNV4to6afD
hG7BUhKI3/phrTvUhm5LY2Iq4EkYdTS6ujsW/C6IZ+nMADlN7Sv2kLyfuvECwo2m5nXCV3EVEe2l
/CJuEdLCmavNFgFDCexQinUdBKg4ynvwL3GO4fyrhgWNSNR7bn9908uP0YYY/+alKdNr2sC/v+7+
7uuv5pesdJXVOI7xSqqHE9jGcEIyZbB/wuXv4gJr3yomwkDqR+e6Kgr5HcxV00ujKM7dBIMkiZ+X
qst0iFOVnuafyAAg6ze2pXHmCgqUSnJFTyD9VmEscZAc16LdMMsibNty7TyPYILIajtjSGh3s+pH
fNNHqJ3HRnTrTVRPRq8b3+GRT2+TTQqMD1lDuD85qeGn8FQ02RqjvIA90ndz6NPPevrCLqce7dX/
70IY5dp1qYjzH992QyF6bSnn9LjfY3c8BjIWaKd/qscPg2wpMQK7pYmnUDxhb4XfZaEy8B3hQtps
PIcSRPcVgxbi5SNKauLgvG6hugs9fyO71BX1gcf1QYz7YygxhCYPTLIFLfFbjY2jbBxyTxGM2bSg
B4/A+jya67uGahm78AC7ooDuDOGow3f1jxP9jBBb+nqrafB0VzygY/VKT1cJW4mfZnsNc5S3+CHW
Z0hXTWpfXWwZ8jMG8G6EkGal0hqoernU86tTxhk+tnkb1qRB0YHjgtB5gm/PlKx4bDH+Toa1z8P9
BQDlDIOyzdkUWRq+1Y/t1k0P/XmX5X9ee5S9KrQKbVUfMY0Vp2dns/9i/W3NTFrK6FapU0mwTt+m
yag4TSJR4AKVzcisLtvK0IdkuXr40EOTfSpfkPCkrh+lNFYPEyK7SnNpfwwbVzimMZKY5Hfnn7G6
CbCsptg2AUiYVSJcX3UNRhoJsUWsTD6ngnNu1HYkm7lRQUI1B6rm07lgfXKzba3QmbiecO8C2q8y
xhp5b5es9JxYWx8swBSzPRsC9Faf5OgZkv4qR/abTBqn57H2ST3JWTKxu3tTjmPq9/XydKLngo2e
EbINnmkkEayJ8ZTlT6a5eD3eBUaUUTMPTbT8w7QXISFPG/VgvjH35xQ9scN0Xl/gaBD95tQ9SKb8
NjoDwo2u6kAW4YfkrmXzordAbitofyOywWQUwjexyKq8jJBQPUVdpX4caZv3XzLQjsk8btOoJVnK
Rer7U7jSw/ZiuqVGAI1zTaUw+9yZVDk4RwRSTDqpScQyzlS6CTE5K1G9pTyZayEFvukE1/jT7AhT
m02bU6eoCC2XuI8bd1CxZkdx5jTdG0mHzpi/9j3s2MhM/2hKke8rPUHFh2WhIASzuwB9NFZ8KIim
pd+r3kTZ4c7fkgbXoN0w07GPno8xKMw8z66x3fqAyYqwRJIu1s0HfCfdWvYymv5WRDUg8J9Rx59f
os5FkBisQernutN462I4nEubu2vZIaZfE0dXUxQPKu7yy+Dux10dF/fpyeqlrLbhR8OAdzuJX7+H
NVkAR3REW8zp401Gp2tXBpbyk2mioCe7WPXp1/LvtQAKhPZcnVMU9u3/+hO5MlWl3PjRvEZyJ8zU
2/v9XfGiGWQYA388SRP5UHuVOO9wavFDjIo8eF/r05XKVPqF96dEFviRJCRZc56gyJGzzCpkZKGF
4vGwIDU1WuiRri8OIiabRutxNdiKX2MahPcYtJ/17meWaf+CrnusJOjT7AmPKCeAsV88zblEH57c
KqK+0wdbF/2aoWLAOa0VlYAYqHLky/rtGtQ/r5e32tLyrIL9tVPFNznfZZuYU/FZ1YDU9WmgliW6
0oJ9Xt3YZ8u6Jmb2fx9qK3cO4z2T937RMrFU6D7L1CmFggwQ5vcK305Y4zwQfJewm6SZyxpkWAM7
tcRsz6S5U8UREGkrvTTIJGE6NV3KBjIAIyD4znTESduqb5V8QzMfGEz13wUtvKnVQV7BgjjaKdDv
IukimegUn86SRoDBJpreZc3b1EltS5qRsHoG1cvPBwEmlo2Zuo956blM1CjSaWXHGDUr4kUg0F2a
FERzXFJatmNao8WMrWQ++1jipTrXwDnl2hdSTz22iSKGzOUOebnNOEOe8u8JqxU1bG5u3W7vY/UC
b6c9sXhJ4uvKh3ScjhwGutfWGBJV7s/JgjD9mqrSABiM5BWsj1kVIp03hI1jQtpChBYr3jKND4V/
UltI9SMgpu34vh9YAX/sY4OneBWglTqnTsYTMSjcm3GbRpxNyrrrTy3sFNMKTf2xDi3qFeC3nvd/
g64JIyNrQhdBn3SE2V+8VquOzGO0hf5s36rk6VmoRkOc+05EAe2sWt+Qb76aUWre2PeA7EM4oMJl
qz6fdp3/8gcDmmeBbMSMM4m6k43l8beqqH15Q2tVNyjro7qXtksVk116n090HeUGS2/IdiylgIly
W/EQEsFblp1AkpAPcXLCS2TlUZ/VB6w2wubtlLumhItt2wQTmKcpPr77HhTRlfv+HJSldPwKDGeJ
jn1Jsaq/0Lo6rOEcpq1aq7YJartONHGJUHWekDTwyUMFykQnjINwtElyYBZVEye24bwEBgnFiFdz
gx0MkuMwIHMrRYaknEjXcVQJYMR1v5Os4trNLlXu96t30xk0W31lDfiaOG35pcskrpjSO6S3Iy5q
kdWsVDywOx5dUKWQ6jP8bG9afnzPoJ09mIh5W56BBt4D+Qi5YAu8kE4N/Kp5cgKumCf9+y6y+cHt
FjZoaQmTe/MXWyy4gOrSfjuggxvzxuJNWuYrVebZ/egkmsckw5hBGPxY8etwKSuBcAcUlKvEFWVC
FNH247RGSbrMenO3H8rxZj/kDD/k2YJgcyPyO3MXMRBmc2+OsXR4lBs/wFhgerJAzF1X5DSy3qBF
DI1VcbTr394UGdxGwruRQ3daFXCDvukzPJ5sLNxmF21i/krLOMUAKXB8GbVK6WLNxfAjGpv1j8Gp
1fqQGdL4VKCpFRuSI0AqUe9fHuBQxjt1U3DyZDzx7SAXWSntVuoFcKAYPeR9mnrMAs5WFLpUOcZS
2eoLk/654mdTT6QNHx4ajiX/ElKmyq75Z8IOJ8bh6T7WXvVmo5ZmlQj0sT9+e2RizberqLCtpMyy
UPvEA0QcYWSVHDg09LZ/qNvBBUP5yjQ7OUqCp8KL6M3c6SWMdo8Wtf834/wGdthdgSiWkmpFit1g
xwxPES7zh3klsDzV9kfGwQZYKb5oIh9Ms9T45Qaery9KKOCQ/SE7nb6AB5i46wGlzGw66TrzvMKK
W0IrKfwMKUAWSI3DJgRgMB7USSCpEDZxAw8x7vNP5Fc5LMA3ZFmdWfgBDF2cFhzN5BKUkR4HOu4F
mLeHELLoXrODxg4fVO8eNro1JQbiSeluxmwQD7FCZAglh55g+napSmJ9xJvnHP8KdS8i1e8ZyFzT
j3zOG6dVd5Fx0STYJH8KXEJ3S5DRhdVWVX7+uTgnmHMpVxIFfmbQzkOUIorL/HvciK9btBgm5fBC
j6qZh9TcS3dgFjhQFrHQe4KopuC2Hxi6hM3E61JBr0J62ohaIJ4Dsyyg3drHh74+dRHvBP6xL9mb
+ccXgEZ9oRn4UJxfRdqXcbTnHG5zIctQnVNa7uqsv6EffZyi2puTmVUHhIevPg+u4metyD31RDTG
2lQa+NYf3jSp25/F0A9lt5Gxo13UiswfTpRFeuQtKw3ijDfGNdUtUZoAegYo1snUU2aYvU9VDDaC
irnjqadHuQOK/9Dcj2/vanTljyIfM+PQSCAW37z8DF1ZVpYAwGDClSCnWQSjzMroPmVER3fWKI3I
iDJGTQBnQ51sAf5vdRmwgXBOyqQcl5w4Mv4L6oFRYL1W2uLyn6gn6d4pUedNwLbQ5CTgHp+eL8gJ
PEgQ1RQuIsRvR1vj6cNuL4MWwoJ9RMdgwhw+VrMfAYcT7dRqRDW2lLBdjQX9uQMi1NTYx4lRzPdu
fJNjQPUPG50TxugUcmCr5q6oDvsmUqf3q6GbHA0pJJZigmjElnWzOdeYRC+f4ehM+sqie8hAIAk6
R/dm35xvDUyEzjX182ylevU0yAwq607y8U+k3TAdAMKNlfhbN3hl5NI0KfS7TLy1kJTW2nGI7G5q
oE9c/yS/20VSLS5Se9OxombGxNvzgRiGcTbXPHp34VBPhSfPuhZ6LX+DkkAHVyFEPyLUkr4XsZSh
YB4ocuyq7PFTavnER4pjVkvNImHMLsOjgO+ZuBNQLJCcuivHtBFOib53N9x1U2FRUXrPcfEILuOg
u8XAdfgJdwMmgw2Imi6nVEdT3Fa/ZTdqrLKQUiS/kHz/01OU+zcpL/kLKnHSomXu1vtyF93i1XUx
Kpgbu++aUdjOAQu/jVYXFrYIQtDYuZK7o7n2JCYiLJmCKA0bmcjq+DhG198DmWhQtN8DrkCNX9vp
o2DKaGNRSfBe2Y9nMDOQi4LM8t5gop1onxksCNL5fZ/y5Q2zaybmElbAaYZggwI6T1U7HHnRsT3E
ZJDz8QFrO578rvuCdvAS9qJIUGA7S8MSw9Ck9O6dLce7jYEneeBlowXiGh9bTqAL6AGxD7kRDeEL
brqDM134GxD+WfspImj1/wnHcTvFd1dJPZlQv9iqFyQ+z4+sSGqgytRvbDyQb63GN6SnEibZpoEk
4idpZELGoNQ4qNGXHCcZB2Q4U9JUXoKKBbm+LUoTbKgyAhRsN4CkGKPMFTObbSDIRY5Cj4jyapFl
ARvWBsGgB+NbkLk1bjGEeqM2MIXCkPutJtBEnsX2d+oKTOia5LUzsEjmhd0+EdmMmMqAJ3Pon+eJ
5foEugQ8UKlHyVb54w+NgfjkcI3Ag4KNZg2QN4EXc+ZLinvRkhLwUVMuEw1+zAUXQ9hrpcKHhgEO
SMOe+07ZvOQjFGef9HKUuexXH62OuKC+Zm1kM41WxWNCT3WxhQ4FWDE42b3bBMXHfMtH/gN9klzg
OWfSjH0/ap1EPk5BcSNCFuG9ks/QrwxFJCYLXf/a+TmDsQhwgEILrn10X3UPWEYKyL91kFR6bToh
Hs9jC0nY0SrUj74ePKEJmK/uDHWhYIz6SdQa/JtZ9RfUG40WAmSwEVOZ38n5P9CgszRpmImANX8n
r1Ph+jCplxKDdHAj+NZNPSAWkFJGyW+UOsMB3qadbvPJmY6556JvDlZvuAvxk6Dx6tsdmU9bA1oU
FHRTDcqNkScPtDiVSOrZELEHecQmtYe1tFjXTZjQ21fKaB6xHVNKxICMY2UNgbI6R+CLtv/oHGaf
T9JATTsY+iYno/3nmOAlZqhut5SK6yCUrUBbCvd1hbk4kTFWlkkHjaCxC0v9EtLBk6AyG6P9yXmK
AUh/4FE+VEbOE/GcRjn4tk/NhML0RsKlFjwLOMUAeB9XcOFbS80tijLoJQmx8GeAGs7u00ZWdiRN
RIuCyyUgbrjGs25WJP79aC0HjFC1CBo+m26XH+gC0cPepnMjglAW8GP5l8oeopZbdIHoW8Deiusl
W7FQCSN6aC/5oo/1XLaVSio8e5AxmpUHFRAyTWotAE0TfjzhINvymcC1GZWZhQl9UAWi+RfxouUx
CYQd/2K4C0pueRJvK98ZgH34QGj0QpPeBt6np3AG9kMi34poITylYyOo/TiIYOlhO8ig0Jlt4r6z
b3jOmIYO4H4qQBki9Cvxj7c1DlP8IAsDB+BPVi37uX6mLTel0jzuS/jFX6VdMGb7xeqvk/G4Vxkp
+At0mcPhxOK6yasGOyTG77zx/ke6PDJlmBOmmpF0plfYgyHQAld0yhjXrqscqeDdHF8KK8vwIs8z
FsXEVNSv6xTJ1AgST2MHeX+nhADozgzzXAxFwroKAcSONbmq/+uLESHHU/JNiWOFFJL+/tc1syrr
WGBDSYRqyLpJW14yDut5zeSctkpZyHRUcsQxwN1awIMyenm6/NgkUwYMFq5r7Z7CAIFpvpVce5hx
8QQ71tg2rWyaOjaHxCk3EXVxZO6a9j0lXLo0ZmDiq0r/JigPlm73bXxvxupOZXHVmDO1ZAAq29v3
MvxIwnt2rAf5Uim0fDIJ5zdcRfWC8Urs9Tshmiv/lT+QE7LQHL0oP/yBTN3EtlQTGmY8uuDZmOUH
6aQaGpzczRyaVE0WYvvDqMdMXpyNXw7iu7vtvjVX6zPES+Qz0VHcT20JAQ49Xb4IcGJaKnT0uhQ0
LY1TR/yLVO6X/fQOcLX9JP+FhNEN6U8RaMO0Tr98ojU+oGNAubctYoYQpQdZNLQj3ct+yhqft3wE
E+L/KCs2MlSIohG7fw9XCBJAPh9ItpoTL51gaXWV8WkUQ6dt3AxE31BPgXyrQC0esbXn9rE3CcFR
zayEwdliyrxDhj3jszOtXzcUGmBEc1K8zeag/U8LcH7pLtGH71DI9/cvjV6nAmulXgqdsx9dS2ly
1hgqj+hkpDIUvM6dOF+TmIunWy9Klk806JIYF7lld9r4wQlD/0MJMFotnqGZuLi7+XaaSnndBAkk
EnzgrROAom7H8pPlNLRxTun971RivJTzKfico3g9C9Hl4XZl1b7E9YrdRCxPinvQwgQA8E/yc+fD
4NJ7Vkx2Lvt8zBaRHqz5j6jZmGcT/TfLtdg4J56PTF7bHUdH1z0YcUKAWLXE/lfLmyNsr4ylxixj
t2+MLplTQ2eEITZ2OsJZCZMWTKuZPihuo61k6zcMQGNcCNkvRmsGMJMMHVjON8CVyctpWkrvYUL+
1r322b9Snx8wNJdQ3MLa7DY7few1hhFOk+tuB9eNptq0XZZljbwg82FOMJ8xkh3QdNVTtpq7PLub
L6kwWm4M/BDxHEw7pqCHO+M7FdO0dqzBU07L8uMlddqaDsEhnQjDTSUOvKu5h7d9xXrW9zPmCnqa
SFFjzeLRrd/bk5FbBNFAstXX3DXrWjm86Olr4g/T/XMJfxwdujABx8ks7B/1ejGNqRvDgvAdEY1M
Syh8b3JMD5UTk+yOWyPOCQd+k2am4C0uyCyjX3oEGlXoZ2RXl1+n988HHS/zX86D4/5UKHyai6cf
eJdN/Fb8YNoNyXYDyYVsA6d6ILptUsNFgvNeb4M92IrjPflpGpgQhAIoEK+ZdOw4YrJSaL32GjV8
Nv1A4LL6O3Wf24+G8C+UGQ/698/7QLJqSaOusPs1wsXik4vTO680qiaKRukH0wjiASRK87oQTUon
3whbjP51AF89P+KfN3LLr1Ct9DON1yXzT0RYHiBQYGudmnpR9x25JYujenpMww58tTieefSo7BYX
vdmXiUz5KNjao2j0vUwjjbiSJdZKp39R1J4uUufVdNw4QgCrNdrrj/QI3Rqm7NCi4KGlQtb/TcwM
4fgHCs52AbJHvgGUgNIf0Op+MJsZsbSewsKnt/tE5+8T9Y1XCtTqATydc/Utx0VDhBLuv3RvRh42
dEEbZ3IDqR4/WAfzUIUS8+9Y0ykbMgImBjRouLV97TGY0fptrtYcx85eGZyqorJhEG49+fF9JdoT
H/q5zmYo0TrhkfbHI7h+VYErW2/bfPH+DKf1tLYSvxL0NbUntDrH4/b9ZOxIujMxevr3LstGW3cp
VKvRn0qx+tHRmA2YakF/bQOnTk5q/ITYpLKpZRzDqfkBb/12LWUDR+MLsGE8S2DuVzJTiVIsvgZf
uV4YQ3O0jcI9bvMw8FVgVkPlzTAv4ZahlZvkIFxojjhm8GRZWxGBmMGM/Z98UOthArQ8PDzul1Vw
IvEvtruoHv2J6vzTbRiBwCQ4CrIlv+rDfajq+5Aaqq58Win3JVPs4zTKcZvF3IC0DEWHOjZ8zeXR
jFRVBE9RCa1WftRBiZ2bXdQqWaXoH1J2xAgksuqephxPfZvXj70h6d7/w41ZkJOWFyFZGGTJhxgZ
Ty3lQiFYPfD+adkpxjBxcQy0pvdIeTxmz6pB2L8ZYTvAMStMHWzpAQso+PRs7i8pBWJabzsAeV8I
4tr0vFa+4tKI6ZbwSvU4DHO5l0nIdo89ApaN7TLNvu8/1Xy6R4NZVt5sEDEFRKPZ7SOht82GJzWY
jHGATGjil180VJqiv4NvfEE1HA9vsajVZm4fI8n95RcMbJ15Clmfh2VOPxPRDUgC1mRXdfNxV9r6
KxUpb1i08PBS87Memh+4KTeg1T+OtEssvU5Y268kSSese7Pasmdm2aRo3ZnLKMrYs6wIBemepo2f
jFzgSfcUDWiDTIptWcbHAhUuxLo7n5a3Ta0DF40C3R7ihmVM7/NUbxTosXXqRJXoWJlxsk/qbw9m
1Zoj+i8ymulLgusQHRDEEnIXH7ypAhhZFdJTrq1b47NrX7GTQWqfFDOnJcgd6YbOu1k+OPk/8S5e
3DVfcP7azZMwK8NTRh4bZtw5eSxZZGLmIOMDZ+yvHEdGYNoMlbxJjevs700eORbrzulpx99gyK5Z
0qRi2dzNKDre4ffDC0QiHJVdro0pP7gGRYpFylMBqHjkmWyXCmP6X+7d++1jUlLyVlG8cIi95VHk
WzpY0+Xa5xQpugHr5ZLDrdpFRVVQj6J35EyLKBsNzAq/uyVHrHzZ/IsVQJCO02rDEssPs6Ax7VHq
w2FRnbPg4CVjXgXEG9OgZitPEbA6foByNwpcraa8JD60P+t5FxVZ9mkfYi/PF8p/OnlVhfV1y5dr
4IDjuwE8jKQ0oObwGAJCf9Rxx8pbH/Kaw8xiI5nwFzTHAWLBBNueWSxIzHDDx563SYFJE29b3hG9
sJoQqccQz+UPi8ojmnIYaEyGFgvVkQaIMA5BRxJLlwubACkfObbgraHsKrRjw8giVbmiw+RwG+0n
5E1I4ozDb1/NX/Nsf46uvpQnS1dPwHkMNGsAabpxsDKhT1Zr1Wd/akKzXQ9EByz4ON8OFeBdiHCe
WiXR2I3W6yCnFw1PxZcwEx4aB2XNayGPyYq0Qrf3Ia488qKNo8awu/o4yIn/XrKqgTTX2FYv3fTW
0ynsYomd5A7RYIeUTsS6qnuMsjvMa2mgv9u6X0xlWQWe9rn9qmXUbX7KW1rcs4Cux36fV+Ci7VMI
PKsgLCOWzACXbk2TevRSXn2d9JJvGo5CQSgb+V5+NqoLT43JooVUUtcxv9z5vC0svt73B7W7vsw7
+1ZofHxB0iFCD3iPMUptWKYrPPAc7zFume59+SkVGm8UFBf03x1/kRpNPgRJXOm6wVrMjIlJroo+
iGL15AipX+S/o4cvK7HbAUhJhiEnyiW0rrZBgaHUe5D//xCxxCNiVLxgjfwX10n7saAan19op8TT
J8xorPVXxtSzXjlVOAf3eKa1xpuG4Io7bwQu82mq2eIxxf2Bm4nttYsundFkm1+wju3xj4i0cZ8K
8v2I1Mr+tubgvq5aqeV04O3gvYJ+xcQ5HTr1nC2vGLO2xm/DGHDoi92RT323LQJ68XKnJyQtPaX5
MLIUro8IUwbR4vvecH9UeAxdpi7cOO7T+bXqOEpBFLNUnJjioN4zhf/EYV1jd7SkOeE1IRyiLW2x
4BmmzdnzsDksZ6MMgE5t1xtWVzr/C4AzI3QNbAubUc+xkG4k3/mur7Dzohc8LqThpS/CRgGZ8yID
VTH9KHbOkgX7IZscMRjqneaOf4D1SoeY27vI06CH2UNI9wJ4nE/wqZ/OflEXZyKNmBFCNPF+g4Is
g4j3GD15Vc/jDK/0VWZiJmYuDrkJnAWRnYcDP+k0wSf6eBbXVuRH3Lc8IHFcURv5YWB1isRH3zoo
Q0fYj0/fe3WPiCk5evA2ubeoJmXt1BWpcFgfCU3KPRLocDogYcqug3PWPVfn5kYAtsykGfgtn1ID
yG2uwsWw3uk8UYbZoxOVyrUn1pKNeN+2leDUkkL4MSSSPKeyTtqoZdyEA6Q+XI/IuPvbbhktPZGE
RZOy5PFX8Uk+IuGqAo08sW5blCo/064qwVUB+jsn0qjdw7TwwJs4jGlism19qLGb00Of4KEzsuxp
Cd8TZdClQtu9appchiNeJTaA7zxstz5r0yCPPQZvraAVKJVzn07dK286TKLw949HB44bWK8MVMuK
WfmtcjG4CGANc0CtAi9tWK4nnYTFMvuGOqrV7gynUz1CTmBNDTFvJesqZWTJ1LFP1CA7OPT1eiig
RLcl0Ir9BNxG/yH/JCubXuWLz9fOUVwe0YJq2o60HfhTca9As1xXnPFrBnGvzBp3ETTfA7OZaf92
ToliA4NF007EKIObDpcwJ8rcMYqXt/wTfvU4bWaHYc07eoTtRayQVRqKg3V6yHYnQsUlpuc8gZbr
DI5GlpGMhtNevP4aSVJkMY7ql82Ft2Z5mJhOzcnlj7hB8x310fe0zR0B/NqsKl6mb3CG5RZt2jZe
UtVb+1yYLrkuq2fnK6+m55Oe0Gno4o8kGG6OFS9UMbXKdYG+AYO3kTs+7o1MbOgCueipHZleuyKW
XPPj4dxmM9Dl8rocNv+BIHP6YcYcI4FTMiBB8DDvw3MmVTy+XjdiDh7rig1jai6tMiwN7hLvEyec
sM1EN7y7WANHtdMZjG9LKfNrid4YTvqDYpuoR63G2DUn/4/gPNoIX14RcZAg+mVhMQrLOoCMtkz6
btD5FjNXhMUSlV2LvGWQyFKkg3lPs+yATgtHu4U1CkD7pdQ05UhhTn8QPMGQONPWjW4Qi2qXP3Wx
j/1v/f9v5gvh2sNzREqz73Wund0dkqbUxy8ArIGCx75hv5XVeRIIy4dT3pKuydbBbOUrUFMath66
RHrtADkid0ZlWaNzLeqY6hFDARHzT91KdwZ0lkTntW/ynDo+gMyrbA8SlfsRQLtlaPjpGW3jj4XB
zvuPuuWgQiJKmABewRklggbPHKg9PbcBvzZ3aXRsHsNEFtDMbVvE8gBVOPt3i4lMLp+HpTxQ9KEU
P8/Z/yrlk4NrGCLXByEYuohw0Oi3aoIVPiDwnwxBm9Rg4j15RbQ/MRkYMCgTMcz3wLulDB1VKW1n
3cPQb5JdfoL28qc/gMwNgK1eli87oUCfFYLKUqmigxUcIH7tkALA05AxY+LL5KlGEjpN+70SPXlC
i/4z24jbZMpAm/fSvpLPYVbVwfjrEJseNcXYhRNOLxiJ88HJ3GpyV/ODE8OsUkdJ/ZWz6z05KSUn
5XhS78Gaq+0wIst4zakFEXp25U8ED7rXmhtOP5zsWqggsZS9NKNgftD0IACFxDJGz4eYjoQAsKFw
uHIaoujlqM7OOK9CBV++vKCFKk3eDNQYmuOr5lB/i3513SUDdYnwYgv5waojXABmgpZDthUztV/S
1iKqj/CleJyd62LA/ghEwImgG/aOeIL+P+VdtNQ097abvokBezMjj0Jh96TuBT1zWcp08PJaOkva
PH21NFu4MmRhUk7p+Vncz9i1JqQFdZt6kZz/YCCPHbYuPt4Yj5xvTQ9p9iLLI/OwlSPmrhJkEaoH
MBN1k9ThTkyxzPa1hzdc4IiJP2Pln96h0NsuNUKf7GILLBW3Wc04Nxqu+ptRJSSySYygfjWeU2P4
SIp/s0kxyXkk5LVgeDbHhPQGlVxZ4pZrPxHx5Mn0wb/4ggPnI0rksLA8SEHi1JBEuIuRf4SH/9DJ
eL/vcEhpAVrdzooiE7jBKh1jg7j0ur1nbIKlHwrWfM/cMajLR19e6V+FJ5QKoa6+L3Uq4TMQ33nI
t71iTvLWZD+fA0e6yIKA+N90u6NNt8UDNuFfGIz8FA/jfE+pd7NeIcSu1Qg7H14z1hzko56N1Ltf
1Ou9wwzwH9EdYahKvrKvVkGqr7PmfRzZ7ME1SW/xclMKToipnunk9WFJwtL5zBMLgBATjc/ao6X4
OOiGdh1lZ5+zVP0puUjv0jcDwtVZNtt78Dor2KPia6/Ye+Rwr+G2Rj2pnCOAHpSY9xEmkaNKrDcG
NvSIHR+yoAVwHW9pYK9uNOlBBaFtWRWXQjVhy5i9wwGJO4E+AOca7GxnAyYc55sAcFdYt4rBrYDi
lIawpmjlFRwOnSqoaSW8vomUfpceftORVLM5WMbMwV99OlcIH6dI352BWHFcII/SPfv63S19fxph
+QsmWvd6p/IJPcsxe04CnOi63Gz6yMGzh0tlLZtNo2OgIZ4JZxxxz94y7qUZsolr6p5ef7USxVSf
rwjQENKtu7SHKjitFWUecRW4shPDwb+y204rebrp5FvvbJ86M9rSe+xL3fh9aT91QphcT5i8go5H
g6ydwlau7gYGpQTSTbhebcelEAf1BmkfdalIpU2DpI4+LtttaMLcLAK19/nw7iON7x1nwqEONjEA
E2RTszRefCJSdrG8tz6BxAanyF4uPWmwujMluYENNot9/r6gBF8aySR2M2iZMy+pzjjU1dXVps8W
q66idZzz0twoUFUZwVN0wkFlXgoZ/dLLaEuaCOQNR2M3aTquCrtiShTig8qLFwTHY1ip7Fzot3Nv
8vEiFnt/ZE3cVY9WYHjFXg29pr2jvy7c/xLFKyuHj+XMeTnf5jrn8NzCSXh/aaYyKhR0aVbfC3hI
Q4cSnOacisdmtQTD0UhxkRITdDqRD94PcteK0ecNhZWVfw00mdVGsp4WGA+Aw+TJcgfq7sYqEB8X
lNe9x/p/aeuPSVKDbqFiIwTP/PlTRfNd+MQUyDZqqT14tCahM7cekQkmDWDSRbgntwgPtlCCPVn0
nNtNHlWWASrt4a8J/AF7ikGJW73xNBpf7HUBayzWbcWxCDmSRl8SCrhA8rQ4MrVlJrK8QKAQXpKi
WSPnhjZTP4GRQPV1k8lrUqQaTcJESH8DFQnM2/sw76aQP2zlNnQfOc0oWljIKns57Zk35S2rR+zs
+FVqBGcJt9i6EKxCOn7ilW0kOPMGsPp9/LUFf/qxYURNBE4sKUGtMJfGNjpgIjiZIgIwAjoRIHv2
Pr+shDhNIfU52oBGOf8qiM1fxjTPIo2DSiKNJtEoAPMTqDrBzUA1h+00fER2vWmCoQ1YRW+a9SUw
1SCKe699J0c+F4mvJczxIZWjXgTBmEkC3x4CGDiyAA/CsINVCqPrVAqYINHRSTdhFoikAzXnQSyp
aCCvMGpZn1tn7zXpAsUrxV65xeLSYH8mKlhhm58aim4UtXmYKH+GW7Ht0+3e7AyCeLXcx/8JA/Ap
vso3IksACGky+L1CWjq7LcXpljvnFOaNqCC1ORsxcYN5xDyHxI2Bz/+IU7X97NKjYWANKc+DNTIP
FuhP6hfJUlnCnk0OoiNEY6+G7bIo/f/xo1NS1Ibim55MXeei2nESlwLicJqaQIx0U6Ec1Eir6Nk6
uEWqnVmup++hC23lIRUkuvQocVrEHFCVqA6ssVC9/qRUWK1c271NxL9MVwszN33V3URGRmh80Kph
x0Desc/yktDAHg/zN95BDiBmXUNReA5VIaoCPeISd69mt01Kzp/XNulb5eAMuWsWsrjbB+bji8tC
Q22Lkcic0obBv/34Y3y1J+JV1LfYmvsFqG0FfsycMwlqNt7Fu8TJmyzCUSqbAStISW5/sgltaSYy
uKkJyTsZFJUaHl+Ks4sahpP+6M4+VcjJlPGuGc1Y3dihrMTKcYpM+3bvax2ETi0jyidfgG7VXB+t
VGcFIsJJQokiCb6VAP81yE0T1B3ft65A86Zym9GLm3GcIsdQQlNiXV2AAXE3xP4Ye9CfX3GuuMZI
37HqUIRufUMByFsNcWAjVNnnzIoH9YVU+FKUtmV5xY3pwDrAw8Ygl9HOmTQjRvY7iLqIlX00rBk3
GPww9G5w+NfmR/xGCP+SWDx9TJ6tc46xtJ6mr1JPmWAuSVZIUp8sFlpt062TtO4KXyPJmCiRAT1R
+l5BpAMWGhw+1NrSbVnq9iVN3F2p9nb6cWjiw40bvIhPNcCSfFo3H6PE5aLDbLYjW0OzRg3D++WA
0NeVH+UjHPty7pLBQTNzSwTEDRELgCSk2TNcIFbwgG0/YE0Fwh7uBwsf6Hi72xEB4QygiQxt8tSu
pPdGYhcPYFGkBRIcuwswscdI973XcFuuTcuN4IIwmZ8fRYiHZZV33bFUS8W5GNr0ld5ZLmJGCAtj
qdD3Z2B1WiAxL3v8vojmwWKVEz2wJawu18Ilg5CsJkPDm7E+9xIIgWI1epVsxmIzgUxAQtUlp0LG
6t33FJtjOU0HRPHYbnmLztoB3CUXOnQKicrmCjCHqgt0z2rcwS13jE1PVCdSpAt6ncDUjhtG5Iz7
luCVWmBxo8/ijwcoBxHD8RcNUSk5cxWGR9cCfuI1lzZ6zNO0mr6e9UYMpEiVfePCJ+m6aY1DLDZP
tRSyoVLTRBnjMaPcRrmubvnnJIIF7FQD67uyQShZYnkgwQJmyoUjPmX8ARj7bhE90PJMSuJdSaLA
fvYEPMa9JhWqTNjYKjBbVQl2Rz4ElPFVDguwy840WVNqRj3OwryBfFhNZo8WhJS3ertXghyIB2d0
ex+oDgn1oWV4Tf3tpQoXhalaffctDRJmVOWvTCOTqCX7CBWEoGwALSI/KNGQ7wO0Cw49Kcxuh+5L
4AdUmiesW1V3oLy1+LiYNSZ12dC3kql12JBxJSek2nM6IGZJfIS+iBhQ/xFIz/u9adpvjV/Iiy7H
qXxpxHt5laW+LVWZNs24CoF7zs3Lprb+UWaMxQNhSaHFay79UI3ohvybC855Sp21iwJx0r2Mep0z
U3ponfoG1UsZsluBDWO3kvzujZbUtXRnLgOqalpmdNmzzQDE69rRqOiIy+GJKwW+YUZ1zCaQc44u
1/FrJ38JrTMSaUuBynZJXKn59yAe9HClPgEkRo4sZmz4yBpRUEqXs+E2Sc91aUrr2d7KLiFikDBI
+XUh39ha6vUkS3W50kAr9N8WsdX+/x1j0Xuizm/Azu48KcKReneLQdBhCLV4Yd7oUGMPIIpV/o96
u1bUcBg7vhpxJJZ1X2ayFmLdkXX1iiB4YfF/QI7u3bgdrWpHeqbmVs4PuVCSLMNhZc9Nw36jiPZX
CzSV5EG7s+7MAbChquA4I8k5aarAmjrRRxlfP+1LuletHzJdfxelU9sAUJaNRHQhTpgJQcYGg7fi
MYciqMFLAtPKQU9ZFGFCi/jjDfxBYngV0AArTZ7xrTyms/feu0QJ6t9s53vNv9jwDA9OUE5yghZI
z7TgfoiRUClhUP+7freHzN/CY+GvefQV2zvTLwWy1LCzqMozDWB1yYLF3x5za3q9rQ8BYSnsZSp+
RXVX4CqmBBDf2SfGkeD50jHZjX5FponLbPelssXVF7B3gxK97i4HEI6KghybP1RxvElt2lvViaQ2
crv/Zd9l2rSCEr+GvxomsWlAKwPF8TODpWdOp2PK4RzLvTGBcv8R129QrB8BubvbhuDqhdYa4PzK
lUdgvYJ6m7inVnhvMwbTKI9ASgJKezyQq2RhLYvjvVPskWIlx2mCD1I8QragXYxlkukFAT2SY9hM
GO6jvEjFqNwKF8mk2ApjHOT0Afe2/QEP5r313uoiFZUDhBdKb24F6r/WzNiLNmOOYqM8utZOe65c
hUATtbiDatNeiJu8eLTEd/iKBMjTYcEgjfmLuVuExikIp34pwegMzkm6f8hWH5XMZb+xiiULhwXP
+17klNdGlZp0LE0qp19di68f/XCFb9X2xolsao25e3nyEnPoNXWtx6EDAIms7CbAhLUEUT0ttEoU
ZRv/EEsHE/0sWbJ3/6cTWdZ2CCFPPqEzOqe5znUNxJlKPa4W6JVnGyPUqNDUC3rw0aWj2/MHqMMm
ZbyW1GnHG5MBOSVXuqWXex6ZCw9K6cibd5Pyg32sm4QNIXyRaCI6ZgN72mF/o6aAW5Qfvy+mjsyJ
iT6zc5tNBAN8MhZLREQDXBHdpifV2kOSEO8a3rchGph0GQyE6UzlRedCH2jvfQdlnRLxsEWU8EJG
Ifj3QcFhLN0yHC+4X3PeUvB6U+VK3t+HxEEb8UYrLqCf4VC2As1YxdYdF3nxonCaJ17P36nthV/P
vjH/iZE7VuAJcFl/dUeuLA2DfcW9yuEUZEetmiB7cpSS0c6+PmfedTMQJYvDXoF+yoY4lxschp2+
XVbWEdJVqZcXtr/PJ4FPJBaVMH7vHXKDq6gbKyUg7I9zJOQCOlYv2ewoPZ9XQwlNujkNtN0OJpia
hZGL/8Kz8XG84RpibMv5YGjVwIVhSfCLEWRHfkEkDZViVzSUIB9OzLSBlmil+0XDBF+gD21gr47o
Dh1uh6cQ0UQfcueSnp4p3B30vcZHxyHVW+9Gc11GXsCDINtfYDlI+RAi0Wyb9jZNNpkzToF9qJMw
ay3oWAfMxcrBQ7whTDFx4uTa/0uJmTFFiTkVxwjVb23uUCFRL7NUrL/8GqNwuNrSFeDkUVqkrKCp
fwruCLwJVlYKf3PfrUAGAFwR82dpkhwsZLogXGN5y5+lzHiGNo64dNFt1+5CZ0Lxy1gzx/krWhEU
ZtE57SaCPXWLSppMXYiVx4xYt+SkH/Lgg0hpArbQfusaCkRMd+eJec37GLy8x04iiTgfvmyx7VnO
4fzb9wvxzKlB8yYmJRXkXypQBwlPhqQEtXako0bamF6KoPoJlRKamTdiYjsdy9IG5v1zldXYI5Xn
pvHOuOrf78zV1EJNngBDcNmyjUa3neAfR38VxCtXmi1G4bVxDGjOwO3B//tMmJI/3QUDc3kk84xW
JvQG2Fx3qBf4MpIlUay7GFVvrMJydt1n9dBZLJeF4w7vH18ZymaPl9bWhRtByL+f6U7lhz68aMmq
EyAzXOq3N6CSrFgC+I7ntsU3N/kMD678iUk3lDF/iMgk6qCtVQcpArqQg1d4YObpraH4GILo2F2e
9ODVkg/TshZTjQW9zMVATt/cMpOgtYmWeB3cQdfh3UwY5iMqlzRjZis0fy93mPIL/ACVhHITuiXj
1NY+8RF4p/gFaMwfOY2IAzNxzU20SMpTsJRV570aPqMLwV9+bOl2hJz9chb2jz1KHnbFlHpOvXTd
J8y9+rk9QQe1fHo6kyrZKfmnLWIN0KKENurySOERxlpsIRWO/OiF20KpUS35+5S61MLvccPbe1r3
LZSxn381erXTVKUJ4o0e7dzISnlHF8t/DfQnPPsVddI59HNAEiqyuDZYeB64MYq06v4Ev9xKQFQo
EDmA+YbPAuz0jac7cmSdKrQWvaXllJyVgnIDf09RjuASNNgRy5x0WNFGICJbDj/qjfOh53LzRpZT
ci7os+ST0PIq4PbRTfL4OO32pCWdPUob4H//eJfmhokEozjvT8sUkfjOxqYr01qVKCbjXuSx2EG9
7883skfMyLniPCbnPi5VpcYMw2H1ztym5RE0sgl0mw1uVwCttAC2uVfEJxYsGqQLV+rrzC3QZFCm
Nh3AGve6O4nVmN6V1HpWCviun2ODaY+6d+QDF113hRSawDmIVjZXy+whh5a/IV5L1gu03ALIFGDn
0Q05b1mQmCqHZDFQ+aRWzOTsmL5AodMMVG19RlKlShOxxq+kk81gWOneitHMA7x9hMOIhYkdZfMt
O8F+MHr3bpbfvWV/JENqd8x+nMKZHB/JJdxEtnQEz1DbM66Ir8INxEmO4vMqB+cunjsTOjegAeDt
+2Lb1PS5yFTFGcOyJJEZ/1urPsVMzHnDtZ86DAZptUhxNF1xn1sSzPrx4Tl3LlWbOggBHa6c6XUF
+NX+XtG1hg/womyIe6qBTCQ0G3Sftstoj6pBqE4/FsUIhWp1QOIQRZuxxGwdTxpRan6UtB9XCMkc
/h7q/7vWyBP5JwUrtTVCmWW0O2n6YNTp2o1x5Fst8CngF0QW5o+NC2jszpiUrfn1jFr7qadovUx6
/MwGfk3rAZrYnal06oRfSPVE/mekPdYOPMg44tSGyutInQq79uc/03wc4qQTl9EWHrQ6/QfxowXg
bsOiwYlWU2zjqhe1lkqOaZpQS1K/eNEuDdcU5wSTYYFYAcoh/aBKfsxcucA2s6wcxnZsXByfmtAs
TJsGaARDXu2mmTq4VKVV8gSoaQbGNXcYko1Sw34dnK0FdnXzzL1fF3+g7CwSneabgFLas25E9jUO
LsjZ9c75sfGAAzpA2YWCKjE5xw+cW/iCZxNEeKeRDYn8sJxI79hoBj6PvMWnNRgB5zKae7mqel8m
DlGytn5VkZg7N42m58NRdRCA8PgiC1HzDhJPhPzFYLXWxOPCnvaSr0F5gx56cK/7BrgRthP7YuXO
0+gPLzLIsXuq96BjpPUApinxPCQ12Qsl+B8RL3E8owaXCyuk9Qn9QUQPDrEyz5+2ycsrrZ5vFdp8
WRQAJoZ0zXkCEWvhCOZzrWFHzWTNxwYuQ1lHGW89a1MBjN1pZKUfeqG8ifto0yKaAQAnQ9aRVns4
tDDPWZ9YJ1lKd+7RVtHqsWk6i2kTR5zkVKpEPxtgAvtpqRUeELgU2r1mv97vGnB0Fon6DrjqIM0t
n2DtpFRz6PD1iZehrTAtBuAgHjfRTmjJv5wE0FiiS3t6ay0+xxGHSCeObEWQaM7FRqL5ZMq1GtcK
BwEkLjy2tL/ohKNgB23v++IZTPvbeM8vbSGXV5uTQZ9pSc66vyJG5YXZe1IgXGt359P/w4R6+B62
v2RhPHsEfM0IsI68vz5pUpHGxoPCnz6NLL16ntq8py1Z9xZ+PpZwV1R9MXvmAWnC+UMikcz+PbXI
1AkYQZO/5OIiqBNNHHTLNU4NBJ7LixdnR/k7AHd9ErqFKqxxcrie+cpVGK86x8UxnOioI2FAHeB/
tgsAcBx7xnwmn+QtO0OVcb7e90tQA4zBa9mVE4c0X7iRWbCs9moFz/X36bgEiJCZ6A6GR2MDwad+
5c0YIIC8BuqLVNU9rS6Lb++RWuuVOveM5ynSRr0WvwLtcJSsHqKVFpdPybAb0nIOQXHs9reGxn/u
BWSe/iLSrbt40TetsBumJid95tnIih9rgImBhFXsBNmYKb0Kp+/2wiJsjXKFnMXvaRZVuJUDQH1k
EUUKAwqBL2DewtnsYXAPpGs/v5Zfl0h51QjduNDJvZj8ApI/ys2imC605Qvb0k8KOJJIS3iw+Cah
MInU8VMe5JpyP7T5T18Oucd31G9slHLBBBKyDAsvtFtxi7ZHznNHPLasvMsPD9LBpBYARkGVwosG
QeyqsgVEp1r/mw3SWmuflo869jh/URmx2gERv36e8NlqA+OuEIymfPeSiTs1joGrBVYFxfvU/q+2
Nee7SxmEZkUkzEAlpCdCx7JCgon/uaER5VcEigePqTi+PBw+RPF6VghqEmocoge46tbU0NGijWCh
WPbYAphMqEE0HmW7iDjiKrwsFZLQccZXoObC8+G0Xzd/y1ZldpESCkUpt18cZkrvGQKbctN6K0rs
Y0uZqqXZqG7EMPUyvBgTTpTe0XmgMW24GOAFyqfAFoz9cgYM3teFM3fyJf63Ipgry8dVHnEylG+t
tAaXjPjtrGmNdWL3XoWB0WDSM6nGvkIEB0otYnv9EgTpgcLnU3T70+yIekQAl0ZE0oBB1cRTvGzd
b+Pxcv21kcnpy3JYiL+m/k2XCKx2LC+mds6rwxT+DPJCMJ/mVU9Z7AOruGAbwJcy/rDVBL+8r6wV
0AcRRFX88AlMgPGo81AG7qZj0tRjcfy1N/gWMUB/fbWcT09HwMU4oqZezFo/wVg3B0PqHg8yS7M/
T1kQF4y7BoOlGGkycfkHLyMNzIy6zWgg1fkpLX3pkga7i1QaFswd5eosNHzzTs1fng+FzvoMcJJU
vAh/Y1JecfbMxL92PoNgIasIUiPrwgu5LYY8gMaFqgjkJshHPq2GaJfacPU2cSblyz7ZkbA4vHFb
xKWFsQ3mb/j16xVXw5JyCcdQtxtNYsbTJkl+Ik5WJJy5DARy3s1BUNVdluN5AA4Ty4/4mF6Ll0PD
KenAd1Dp6/XJVbxav7ZTg7n6dIxjL8dBTEjEU8XT0HLS8cwG98g5/umCWM1/njhSyzxtWMJ2E9Vb
BvAQerXiYqy6f6PiB+QHZo9M501dgBUYyyUlPS0mkID+pcicEJfqJE1SpHdpTXws3chmvjwwLIx9
j7/OISGgqIYpiLKGFCqZV5+rs3vFzkWJXLDT4am7l6xsVr2Oa2yobTC+LyTtyNBkn2u8+VuYsEyy
RwQY29Bb21vHrwKgUheNn5SKvvI5mp9CRXT4jOv1AYX+3WsL3oBdUSEFNtj6YZPGMUrgnpjaszW4
S+4y3g+yC7ay8HpY5OtEXmdfxPmZ0//0nfp36ly7oepEMMrg4CJHi8cU8PGDGwcFXCR1SeFENnKI
lQSoUyhb2AwhVliy7A48LX3CtBWwMlOLAmxKyfSB4i5r438mnLF2vPEwCb43tephwbZn9E7v+kPx
dkifn85GZGwX0o113qNO5pJZ4jX9BiiiAbF5lg5Tx0oLc7sXDIXSaczCGmzbHb+v65UoVH4PSw2Y
liw2OoDrnFf7CSxd6NF0A+il6nrSvj1I0kXRxtcKiCvR9eWqRwd+0dCNnx8PM4pVVW218BNfHEoY
inDI1jXZGAjAcSNfF6LlbbehMtWhnGUTtFuZHQ/vbqtu/+HyUYYswIta6Xk+XV28m9Qzl721MaNg
lm7lTR3dHZhHDGFQiPK/+tQQIXJsWcCnpnFtKSOH7Bg2jUZ+LSZJWJIL+WLXzhyR1zZjv0ZumjVK
XjkB4gYQMeXfj4QRzD4qqihZUvOEXkDHtwbU3sp9KwLX8TGyYro4ZICi+dMmEDRe+um0nX+S6bSq
j8ejdoraXGm5imAbCAgZRnYYkjHr1cBGNn+L+Df1Gy7uAgBpM+ZN9qccscEHAVV2BRl+F0nnNyfX
MrB+Hm6TFFySzObEH0T0B12PRurqobJDCxd/Cy0cLFv1vq4uQ4UwVWklc2S6Dx+HUgnLhO0rGtco
vkOPbXvnD7xoS9/7+VXqsUB9DsLZCunhvaXM10BbdR6G1ltn0kX773N8t0X618/978wmHfcHBKxn
djjKGjmykTIiDamR1YdqdNi2flELQdIvbhyq1O87JKN19PQn0TVFe50FyLdSlJPXWkGDa1tYjlN1
cGkmVf5R3b5wBAcu9LqHn1jFp5aOFu3ayuA9OFJ+kJw2sRXS8/TVgAfyHgiOklYU/rGAKf5fW/Zi
Bynco6Fmd9JxVETvYjSlgzi50bq0eh46cEkZ4BcmYud+Xfx9EDQPgMv7qiVGzvqzre4yvimM5UTZ
uoziJX7u067Tybf3uS5eDFjvcSBd2Xno22MW9fZDraeSU6ihcOXFZsSMJ/tWi2ZTer1/iM8cWYrV
/kG5aWcjutdgaG3jm1I6QREgwvFpUptQTCSG9LaZpLRn28jZoHlOwUcuKjb+v6kFO2gUFvOj2RNq
gNq/ggLzEn/skfQVaVQK73sOlg7JJ2NJpkeVMn+LHiPphyQpA5sXYUUKQRy3EtVQjkmDz//TDsdy
rpM/JDaFOQHpu5IiKq+ilSuVwkBTXS7h6s0CQjvMgnzY2l2IO8TObHKRY9/w/JAq4AUgwzRUKr0U
UZ1anQgMt1g+cttomgCtp0CSbNrGVIfzSljgOxjN5s+Zi5AnSAOYsMn3+sfYYa1thcvF6CbCCOY/
1CAzcOAvqclkZma8PK19+CuD7kPNNoV8Iivax3cXTgvXfP22/eX2X/c+Gqw+51rUaMiz8+kxhZEh
egj88YSaFuVzk8rkLSNhD/4A0AgtDeip7ggrizNgwa8gK3rIy6Vzeko1LyJpkSyEgPsb5Qfyn6Gf
Gn0l/DJRLAhLCElJg7ZXuszjSiMz82z9TMCV1AazRovRlUwO739XBE2ffvnP+emqok2WNjXyDsjC
zB7ANLksDxnI9ltSsl0dSuGn4idQRpgx2Y8E2qy5EeusR1b8bJbDTdy53LdNJiKsfeC4JHZ6Xeht
BX5UE1b2q4VJIG0mBwXxEBQnUb2efaY7Mt5tK7NHyVxNb+0ksU4WsCCZosmSGmi5lo8wHumz+q+C
UwHeZetMP44hizt1nutRtFzq34Kuh7ieQc5zUVjMN5VvqCt0VJXfsHhElCPYFGjW//rBT41hrQed
VYWo6RgZZ/NwDrW1OkJSv4yjWLkSq0MBvezTNpGvpkpNZdwMt2FOWNZzngB3A+X14eWsApnADvC3
HIgf48XvKvh+au3DwOL8e6S/0AmHDEBuRz9Hmh28xfDq1EQmQAgyIRDnXJHdhK2UznHveNRAz2Ei
8G0vRfKx6Z9CRSb36DKELTYFn+N1xDQHTloEP4CDd6PnfFZh4RZtuFyLQJZCZMCbOK6+7UQGfEo5
c4aR8/5sGBIRBM9zkq0lH/EHhoGqfi4BISft74Ui4E+fkV1uPvjcYIPIovzpBLI88yk0VHCx69ZF
RKzTz9EoKfVAwGteU4MnapQ+lvaTX1EgEHHXZpYijRrZSbcyn9o9oLFxqjOfM9fJ28lk1Fv6qZy4
tzZ2l6g8t1Mj0huCVzPZGIi1uw9AS4/rFJEme6mIxe9L8Oy8U/j1lz2hVZ99PbxpV6HTaXB/3h20
vekT/f1LHtOLsWoqTaQU/RR9PN9Sdxu6m8rm5sH5cbaO2x8TVggEyaVRjEn2/88h3zu+baq8DrwU
lUNSv1zc21gHp3LEJM6oV4wG3MxbnrGmeMgWUpdAVfoFwUVpMeFUlSztDXCPD3qbT3F5qDr6oQ6O
yjPVD+BJDETzwvJ39wtCKmhqmkgBDxAg+ZrhCr4mlC6TgXLYnezNey1whsoQIjf3lUOEhgLzdRAD
ThJVHrzqn02wHeZ+yIh2VJ0u71jM49hR1Zd1IcfcAHtRuNexOXKm8uVvWAUanU7tR2esO++yVsrT
/YdC4xwYD2I2am7pwhM6jha/9OzKCwxnXJbLtQYdxscsp1yp7/+YZ0Z27oBaCZYRWeCogDKcZhdV
YRv32nqCccoGndAEIwNXFUY+u0yDe8N8GTuPNPacnjTA3cLvA6BY5KeCpKVz5RA8WfMZ/aWDNNRV
1QRMOPQdt9EUtMWH6D+uSe/7LfJtlbJHrgA7WURXY9mgedIm86RAknhb4I71K0pedKVKTXf9RLdN
2DsEujWnKE4AIWo9tSVL14SNiS+mpcoSLxSKIvqpby5kf8r/LUUTIdFtYvSXe9sm2iQSlu3eFLgA
eu+VOxtB+mR6WxwycOC2fKTSHc9KhmaIfOWVzUa8nFzrSEGwuapyNi0Zs/TrUPKM/7Owj4LAfOVf
ijhaaYI2kGELCJmidoxeDG8v93m4GmLDPWhFwLdJJZlLIRlDOCgTlc5ukRI3iAMgo8Mdq5Jwv5qX
jKIGuX4s9qrY0RgRIn/l+NReKG3V/FDKHcGCgZ435DqGZp0ADxyfLbMQdnrNixyvWfknNa61Qd3U
aZBYNi9P6DKpxkN4mT+ESLwliitRm+vc186p1JUPz975sShTHUdE0iysezwG5ZKq1QtYxtYdnTzU
NtoCxoLNXC0lYwxPTgbFPrrTUSBUxb596IXDSVK+xqFCXBNx/F+ZU9yqHXzm3MvARMiHW17Pyrit
IKbropOpk4YbG0ctv/0pqvjDlNLV259KJQRn96Gk4gw239IOUyNfPW5Hrx31KErWcK19vHtsgste
8MLkATW40csqdlMf8leVthxmUsgp5v19ADngG8+S00XwiUeYFjFsLSU8+PFOOmzCcU1+Kewdvv9E
zQ4Ly5aTrzFojAVaGemHJkXe/DRo17ZMvhldA2Tg8NGrnqEs0R2t/nQUK7NCfBEXxIN/iZAeEeGX
Yg4RFPDFoBzKRMZwT01AjOtUO2sL4GGYIc1criS1gyBw43tZxATO10szHe2NJCY9CWTGfpTMlgp6
WBj4j9kOB/7qfj+xcJkdwkeeEzWDULeSKWD57XTx2Pkf3krgn6by/82CWAzChg8eRdwCsCh8GLEA
UldSkpfYn39SHo5vP4s37NLZTjpidRG1aGFhFomUE2EhGpN+zVllgpnyOgJ/mOItKF/13A2fNn5D
/fi0u852gr4PdUQuTxGVt5IWyoCkt1QqsCsg+qLK9WiFYOM7ceLYGrv0uuBREmla4o+NYVYzTUcm
qu+wU5gUWI/tXPrYlRNlowPFM45LywtbNKCI5XRFmJuBM4A73PE9TvBpojhC0PXX3QKeHALT2eoi
A0ksYrmZpMo77MfNuHzGbcpKqr/Fe9IX0F9pjV/gU3OI5AW/BPnbEWHrgmYASmw4AhskRLua9/kG
ZNnTpVWblGw2hLtfTbLlFwTvkRBlaZa2Ku6SxNGU6QeqdkXev7rWfsScq9XjhnrSOGy3TGywCnm4
76hA35kaoKC5hSiufjtGaLinzhfp0OrxMz1hpdAA1v5B27aVcJLYr5Na64O5w4gxRm0i3+hR15Ea
kaEVtfT0XyNkuZ7RsS+EVmqSg+G7dXAtQUDBjfpmVPq0c6jOHFb2KxOULuB97k7KPrAtM2F/ck2W
S+KPfoO4F9KOrw065l1ubb77vUvdnmiuv1ayOyHz5ytqJEGWvTv1ubSB60oZ83Fcyu0R89V4sG9e
FjrlZGfeDamexlis5ddjFT7j+lGf3x9KfXUK/CnKi6Zos8HpsSZEVSkb5ShvaeqICkpFEHpBRsMt
7mHlYyNrRhQQTq87Jc356M5bqmFSqZpOGf5+eRmO+clCssQ2/bW5X6dNj4ppIq167XeiNGWoKIxn
X5319cyN/hH1E5bNOGKNnoEkuZTBvjw9bs8s10EzBQmgkcqkGYABSJP0Ur5UIGeX6Wz5BqERn6KK
ceFV+hbQj+SP1Hyd1d+Xr6L3jVUfXUlbxmQwG0jqxgK58E3S8ViF1jLkbjL8pGuK0C8AJgOYGV2e
KXZkRGsSJZk7hj0XpI8soLgDM6wEHDd2d84pBfeVmCzBgvSnoHxVh1LwEJgugoB6yJNnD2qVOmEy
zHJlh1iq9cQIo7lbt2hmH7RasxWCBPgE3rNp/gE5pS4eIEEChEYvL2cOL/1R+QgwpyjKCdLMdyPD
mbitsRzqZzctfKAQrgiECt+kgH40w5QtITqTKInLaDRS+lh0rYJsX3JaZcomxltFQCjcJmSegor+
WmRFQbcaKlgqnxxohIia8uLhK9cce2ssLxFiA6X9Y8APMXjinKw0dPa4eyogF++eyhWe13JOFphH
+yGphoZGPOxqLkBV34G6P2ly4NRbEJNSPCbEU7AB0P1mvwVPMU3d0ZZOjKBFHvsI57haDcTv3d4j
X1FxuPXrnVZntbK5oAEdydGAVqaOiV2KNozfwD3lH5+VxIQAWOE2/C+8acty31R+cP40ZtgYTSCC
Zb6f1vp6xqMaaflrteh8OKXp4ExZoZCuYG0kX8Uy0yM8SYHOkrFIJGKDdOpFQSQ8nATcUx+25sQp
yW5IbGdHpyC3RSupmPQ8qvekYXicCu2NmQnsrXBn3jyFvAfKfvdh5FPeOl94+Sd2eHMMHL6MRGfd
AWTvlZ7XEkM9GMTYNvrlOcBhX1cm7z5ZEE+I4xnZi4Ln0eaCDtN9aa8xkDqCdRObj5FYngVu/mEv
mnNmaJRZEIo0+xhDxYuSqVGsRHR0SH1HGPmE9fYL8Z+F71ojymR2JIQM36ADjo9STP6m57h75GOK
fMFEPrDWBjVE1MU8Y6IAEWvMhrGXHALXZBa38YIIxStVQ/1aZIPzTPBo1Kh+U7JV88BKntFXYS3p
HJprBP8Kr/1ubLW/0QxcRJqgFAH3eHoa70Og+wD90MERorqwNLBPF5tU6UP6rbwoM5QVgfPdlmHR
ZUFeHLBkwo6sssv681eo/eKtcUZONuAZUrHNYQyoM9esvL7djoK8+JL3pces1O8n5kOGAXPgevsf
6uOQ0Xx3jNPDa275NZxnTNazy0ElsjFQ3cCwepgkHAd9grBYUrlVIzbcyVhp6xZ4qGrVK+hxeZbF
KYS6eEoL6RVMjaTy5TSseKiorGB3r7C4RUa9kkzJVNb0Y08j1667AmuWhPTAZpRfOpvzTThAbk5m
QiAq2pWe23D35f/HcFkoiwNiiDjycGAUVPuNmcg/V/bFYOKaoS/INJm9tZzBHJgW6/aFFtkXmKga
KD8Vr2Qj9wxMEjFAs+3AGSuSG6oC1ltTOQ6q1EBxiY+Dw/MUdGv53bXPu2itPNjv1GwYE8W/xaS1
ctsLXkWV9i/wFG5um0ATrSrInjf8OQbQYY9/ftFzPU9sHBdz8zSJgwBqI20yCk6+FIX97UkkxViz
gZXQT+i6YrFsSCxCk2SH5UQZ/h4SnS3iKqX20vhdF8sh8/8b4wDWv9sb0Zwk5IHLz/cvLLg/awJ0
uywvbnapOhjxemc/SZzKsQpOoyfdxwESVn5hCKHB7NYrMC5IomALEaOg0igdG77+YqfkYiWzuOQm
0jAqU8PXuv+77ah5EOWY6sKmovAzp7txK/90ud0H80CeNLA/H2hwjK81JxCHfJjq7iQlSF5NhPec
ryDdMcTXQd+T6iX/CzvSWl9lTvH6z+LR7fjuZ8ovJE7yF53nI3Qy6NsiSYD0jR3+ZatLUO7Kee0b
v5Q7oQqF7kYN5ihSKWNMzdgnhwfQfW3myomAl3ira01b752YOSXX1MzH/nbTa20DOljMIyAvDSvo
MHrL9KvW0dPjiNOvN9K8MGnumeiH/aNlyMpSj1VTzsA5h/KTJD/DgZz7kYDlngBcv2qcxtOkHVyh
CmtkkXuvEUtrUxCNGGaB8IS+FOmbis2zrkIxNckkItzxw0HJI/61gBFZsv+uCvMkaQzZAh4e9aHA
e0wbhJrVxY8NKHIjDOAlocfQn7xKpWfmqtgiUo6fiNleAhF27u2dU4/aKXxAihIDmtyj6cd8giG4
CFgWUR6++YycftoS5hw0bl5W1azLI57IXc+mb2PjNSeMcs0/NWYuQsfUHToZInknglU7PfmJ/3sn
O4dw2y9V6n4XnOIobkBq8Kr+TvDUsmKlRobxaJi641vgemNZWOnYiquEhAI01hkYeZQTFLfRep4T
IQLJgcKJGyLhZYJvMPeEUkl12XpryWtdNHUTXuvL3W/ScYH67mm29KxjSIwDE685DN385P1YkKju
R2GIjBr290vbyxMd7SbdL6QMMfvApcOcDrcK7kK2iGlFAVTBol66rMaezMwh3adyAWVI5Y+o9Fzn
wqIdykoMTR6UbyRseVrw9CR8fGqBhit0mP5Dr3m8QfXpbS30nQz19s9XXxZ9NLlBcRE8c+kHtQnb
E57lTrB8rituuZ3dhShhn6Rb7lKIdqC/kXOveKu3kMnU5zgs9NOstfK6sqM90yBPxijpWlBv7Bac
nJsbLFCDQLLXR2A91o6JShHt1jKhkh9OQVjIK+bJpXSQhOM09Uob1wHARdcjAD1DyfNBaFXp9dOL
o38xzT1zSm+S8I+BM3HIAy19Q5NDj1clSCpHg1UcVHbOQJTdASz+JKaMD7Dzf/G5/Oksnjilm4r4
mEcdDXaqw3IEaakOOA8D2fMRBug8R9rRZitpCd/fUJf4pzXgoVfbfkSXVa+HWmV92Od96DD+9Vqg
ryJntT+L4RXK92Efziu+VwGvzsi9TPR5YJK9yHRYCT29jCspttDAuAxWWqxcPL/sdOHAxLjraNEs
uitP0DZuwFMA+p8TocFq6YR6UT08iaFvyz8EgShBCwIigXsX2PJXlE5Ulhg2xcPYdbNuZ9WILPC0
iZ2yIpkERRVQbwfFJVfReInkfpjtUAJ71tLD3jNJEKsVIt81YP4wJ/oaQrQc4Jw8yMcWBd0dsH7u
CI4AxpUN0fkC0/9XR/mTmFgoSJXmsS8EE3mdsqwUDs//+NZSfOR8/txOcVJ36cNVH5uFZnAugDmi
fb3aiqcxFe7Oq65/l4YfTEbC9e0MKH8YUOJ7LgJg7unC/0c2hkVppo1mh5UlLXP9gz4TAWH3cd1i
RNTfHzdTo6tgVnoxZO8YClVrH+WiEZNXitvG8VInSKGrDijydZ+Xh6JBTHvKIgmZ8lXyQ81Ue59L
Z2RXsM6qLng3vsW1+Vl0vUcyQVhjFuae/CkLlGrozR2angIT6PshIs0DACXoskWvgaVJJ7ekvAPu
prjLOUIvQpWhhqWC+VwIIoGMc1+M1GGHhEo+72ZukKoAv5Zr5UDrQl0ndnJt4LJ0v/rJeFx+6q0D
bjUS+C6eChJalSWq90cGCTQt6tmljy+v7z3i7gy9D7vw81Xs2WUvBkQX14iptAAtXuE/p4nQFRmg
DJFWFwRY9v+D3rm3IftNrN+tI6/cN0/n2F4U4mJN+FE8RK054182sr2PT9FPL/I1IVHTjgIxtqoZ
/hVVWhaimbdEyAMlALQbHKjqg/Q8iT14oaYO4NbdJj8IxMaSDE5qQuAP1CcmPF7RIeYOJFCcL0Cn
fzYLjc5xtjdUnjwzATnnHRqmuh6tn8vPpO9s+UTm6xicKUYxQrLKU2LFBgom2S2iA9W6oa7nCrBp
turXehjek7sajrL+mr6LafH5t11ZlkgQWEQhGtJUDEF+kvnEjr0VXe4gjT5ah32Sw6CQQPZtA8Wp
QGiRGlK6SeaHfK9LJOa5gR1PbSzTBWPBv0MqZ5LUFp5YgMruhnPOzvflx3i7n3gjGXHAB1MPRXfq
I1JFodAJMuDHwVck77QLBvghMRJVUQRUDTMnxh3G99a98bMjt2l8bEv55Ianl0KRCSGzWbA45f3x
9QVTw/DKFWzfpgxuOgdpq3q9Telk5YOJdw1angjbZW/YYV3TzXcW0xfpT6ckmQ+e3bbi6JF0RFYu
bCd2+gZrC/4qJVXRwSx0slO7HNuI/OgoobzalzvjgtyAkHH50mxCj8W4Gz8k0BTTV9IkvLknOn5t
1sIzgnPUpjBLV/a9CuLFXfFgGlfGa7Ex/dQd6x3KzoR0X5iKdbs/bMQGM1bilXr6J+GjYxB7wjCH
v7Lt+SAqpEWjxEWVZa7j+A8GlIO5R4SvrWO+P6xUEDLlohfPU9WlCX+u4mrsgk4mFxT+8gGM7plL
AP9Imog3lAo/H8na7PBzfKJ5JSSno8K5DD8CpB+u3F2YjOlFt+g9GlHDDA7HTlh7V+6ZsF+FQhkO
tOHkwEInt7B4/Y2Wrr17LnDieWcYI0QMAdy2RQnQbjnAjyMIm0ey7q6nrCgb/LSIpjJKhoDe416s
n1xHeCJqqJKS4rBLB4mFB+O6OPb5NEkA/nPeS+mxcLn967mCvI1TQ7lwNfwALIFmBpmKcFwXzyBZ
gLe5wPqLoQwpDXNZbeZGPWXvXsisnc+bU+EDw5wVYGyc1rs4ASNP83PLj5RbeG46m8XN+34SuL3i
rgGUjxAokO/lJ7jFEF/yzGf/WEmgf2H4nlV8TYs7lOwnlEVXSoXJRFRIMhLSrPqxBNCpvMaFpVcd
xxKOgqca56KKC4dHwSNJ7mYweqt2V+jYZ9C53cRSmXooVMrS+P/MzI9gJOvWRv1EQvlmUMDo24cS
QKi2AQT3XAYLBMTnmn08PiSxCujz1+rvdhwMhlMcieAdO62BCy1Ah79Vnbipm3ecZAunxkpH1rUc
lkkRIxUuvER/K23G/oR6o1zMsHMVMzp8IUJ405jOc8EadiuEjjwJn9V2UcWgxHmshLKhLBzmQnG2
NZDPfX6W0+pjDBjQBe6155VHcu+mHCehmX+C+JUJTYeKSzBcEIO+2N2lbeyB+/QneSwhdY6T21wA
QJkhE3bzZHoVxSOZs8YBEB8WPfX28/CANXhjFDFwClMAF3hF+EO7ghkQWcczVtjqOe85Unt3Ynk3
bg1R8t2xoTn61CX6fJAmxkscmqoygyDjiloImRquBeTMZlvpFvbP5QF1GCOeYCs565lpEwIVZCJs
LxE0RctdVoP0mBMQGu9O7Jul5vONyTRoAEwycT0YzyLul1C6SVqfX809D60Au0kgdqeegRCJ+xTr
FN/XocY/v7IEwVVtzuG7fLEwkzT5aMohvJTASgqDFkd+GeBtDQd793u6GNcgnA5+gT32zDWi1tuH
uJSwnqBQwm/y5qbSplSVq6DOGjPgAYgCRgkHvuTTJMUZRJYDAkpVFea5b1IXgOI/BT3nFtRdljFz
FHD7ydVcVNpkAnYI4RgeeI8Q+LcA6KVYV+WiiHYvlBqwsXRAxSJg8ev5XqbPqVaK19wivncUrWSF
Om71MPBWHzEA5a4/edyQbNUZ6kruRwRwNv+xY2OhWI2lj2lTr8npG/JZpRIXe/6t6hOSaV1vqzyr
zdi+PYVZHTQqmkJ5wYZnfUjCMr8XxbsMXhXnjKmUJXA45Ep4t136O5oxkl7l32xfDrUsFcg2RQPk
NgDRfIlkNwr84bY1uTb0vGqr9wUSlVVQv6OCj2kIj048xP3gRASsCd6x7oI1J7EzpG8rAGUvx8uD
27hTBP7LynXRiUWJTnCeWOrQ+w+VhuMEQ/NxKEMdSy4CI8aalmps4Ht43Agkra207hkCmjO4LujR
4ajCSVK47QN2iO/uK0EWuX9H9cM2cUNJc+jd7a7Zv8YrgnoJAoyKRpDJlMBN+edzy8nJf6fs/Sa0
Zhap2PlEGfbn34Dmea7V+AteKkcYLOHbNm7ck0Np9ZMUiShD95i9z/g6ryfNupvgxjGdNdzmO07l
RNrD/WTwpUo4KZyaeO0AIqDg4iXExOHqlaTRRZnFHe3V/W6R6rM0VbiZEdcbKMPkYIJXzjcOgp4N
Px1l7rXtFstYlMNbEpAWVAv8IbOH+bxRMU3bzc+COQzRDLGP33QBqjzKLTJcbh6Q4ufrLpY8qmPy
OW69flYTNzw49PPQ7aHOxhWbpdXdRpUPJ0esgZjMXN5mneVOoF5lRhJ2Gc/N5c7qQ9fpNFKQogwW
+d4rio2fw/ma+YiN/4ysqJR3wSg5ay2aWLUdVHJKXGalXzw3+uqsNmisx5a+TR0iRHCA9UOwfzM1
v60KG6zxfYkTujTiv/JLCXV0rARHseWcaEc1CKXC8p/kxWK2n03d0otFTO7iWJmgon4YqhuQUM7O
R8o7zmTgYxCE+fa2vDXqnRGMvGORrmsurA8OQ5YVQmR99eo3Us8YBGGzDclCoKpHMDcQ8zIyyF+x
NoTd1YI2Fb0QAHL8qfRPek+HABf0FW8eUfbD4qbe36frOMctG+c+U7adFBC07RGJsBEx3yocnZxX
pVrsU/1knFi5FtuMBNk/VnpE77PtaD+UFgfrIG6liZrl5ndPgq2nmuPMCkERwV+oJ2NkRAYWdupd
7U1Ju2QoTtL2TsJN+veQ+fj3AsCimNmCAnQPdj9IpM4TZxSpKyEfxTFY9Ej+vRJKcYqDwEFjYIEx
XVuBJfrnxn3y/6e8J4+jJl3w6umavHV+WD75XiJquSm4ehsjbrOmuV+LgSMWSF+0wg1jrIbPf8XL
PaaC3FFU3dMZOFh4CFs2PmYbo+s6LLEjuKd5djOlgWsLZvG8ojk4+IkA4BeU/X4ITc0M321cEaah
5bOBMpIriqlzNoHZU3o4mQVTwX4Ldg5eHhyvBARbEoFQhVpEhiXnupFNXyH8UAVkQpPtzWzQIOrq
MrwR5WRsGaBq381HAOXfH7IJHgPvqgEnb5HUnx5hilitrcIOtno1G8skAnBa+ML9jUnVwnDGtkxa
5r8Y98ixcKgB4iCJNTkUbcgfKHnw52WDAQEIePcHGUBh94zo1WfvbCnjDzeMV8X2VqJWXFSXpwZe
RIMUzorrHNr0MdvMELVRsol9ye89jmD6abz33HqXW9T4jKP1GhLpvhJbXYgaq23kg9kRzaWeUaXq
lRlk1sCPcZ719MLFqOhSTBeRsF4CBi/b5Hv6WGdnxdmbEiiJt3KV8g63uO820Lf/P0tI01rF3bJd
bsdN4zBF5cQET4JKSAWgS2Wu3fmt7YemBO9Wrx9bYMbx/YKnqkq+VA02YA4LZvL9bk+hDj9l42BB
WlELY2XnxcuxB5HvARBw53u9gQNVyEX4GOrf3L+U0lcsWrwc68oCayxQGZaxOhyxD6ImD3/qUjfT
QcI9G+Z58K1nQyefBooEPf7misByQUgwYuvf441GVH/W7USNCisqK4n+AC1zCoM/hOsdxgrlaiSw
hIkB0AL/YxGDgRjnoB6a39JNJFZN9bDmNbg4HlFiWfrRXA3/KR/5g+rC70HlKhArPjxGP58Em9RH
GxxBsGxhkENPeTwmXq7u1ryZDPlh0Laum8NspEsdhwY1DRlW/ChIfpIRPwbUSKAQ7i0RYHRG02rH
W7TWbFMYl077fzlvQAkAX6ClSyMGBihYvy/d9sVPMRLphN1sdS53FbudtOtNz7TI/dTPEE5naCkH
nC+ULf4LoM8m2m2vrJV8dy0V2ZrOIiB3Gki/o/SbQHYLixWzdmoAV7YzwFhwtftLWPEsC6rgTzgf
njA4gb5q+kCi9nVQS9s/bFGIIADZia57w9lXuHu4pmhUU4d95G10Ysv405WreZic2hSHHROoyKKJ
kHN/uEeCzNPduWnWZmGXPmM01O0YTs7aOleAmg/L18E2GiEgJ7YAtFx8wblGDRbtsRr2jLogM+A7
CM4p67aGsYSgcguFPxHO7tBUiAsJE9IA8inzry+HxByaXGGyI/y+r4zUT+HMBnZliT1mq86Fej/a
lJ2VH5GehnU79MH65H0E3E+ocHq5wXAXdoM/zI3S1IOg8ZrhqFbYu6Fwq4XeDzjw5LQvDbuLpZgO
oiNdvau1gd2HwwfVj5rlSA8RyhMKjV6FGppySg+Cv+E1nlwBNvfRi6247HxSP5vmCgmfY9oyJXCf
V2kkmzJ4ZyzteCKU95Dn4Ug6WXZS0UBVrWrI5jaaLa0MG6O72Dgb5eYMntygdOPQhYgRvxZ9Kj3k
pICiPRjFQw8P+NwuZvBJYuRstss4mW3kyx9fPgKywMTYq4T1OTUUPzED1MMMdP9Tph2noa3gQ8OM
aRfx7rKhAiXTwvK7bTFJtazZZmlCd3v/ISm/qeFS6d9VvaW9AyHYjU1IBQVZGF5NGEGHL7Df5kUG
EU7J0ERr8fxCM7LVCzsihW3lJCKxp9yaKGLrID6CjED1Fjs4gEi+frHnS0V4KrDp8xWrCa4MN/uB
5KNX8heCrKjur+I9n7NPXt2uFGAqKsYvqQgcTVcsUkexiKesNTzboFFXohYAVkhUNI0Z0cknnAe2
j6PjM5XqH6fAoEapTo4Fd9GBmzn/qOyh0+cykZhDGyB7oxN7SrSJ7QHWDR9rGd++c66KnlMv2HdO
9SDpLFQNHudt70lmxLDIGGSz2dXaJ83cLV/LwAhLkkz8EaEddjLeZxq99nLlkyODd/6N+lcyQaCe
/Fzk01nSPE2vhK/LOzTnzOf2oxEKq3AfYSDIhB4WOCZp1D7VI57Opm3AB1i+QXFQqIa/Q/f4B1dv
YQaeJh3sEum+mFy+w6SqbBZGM9DOGsKiip2vH8vTvmiRG21AdRnfKiuBXpZ3u+T/aVwJ19wmbn+l
iPKYTKZDyxCjMfVuubweXaK6vMwRJRQBbar4Jd2T0dUU4Q9NjozY2sBPEVC0JHybwxcoNQSqaT/r
z/LNyHHXDF4OuKwHynYwEzX8aVh/ksY6gdpeRCN3JSHjmBAfVsoln+5pBxOdRFq8FNjrn34tzwca
S1wjVJdzL8i0NvitoRucNSROwnAIWeONS+L6Grl891M0PMwSLvTXzbvMxX+Vr8Ecsr73RApWExuQ
RTDPyibT0YXIzMvUzQqeecP6QiVZvW0nYHmEQ+u+UiPrpoMx6Zn1pPv02CYB0sBftTg6XUnkYmAb
SRy7ANBfIv5V2oZKm/QpoMTBVW8Uj/GavPajeE44WFF9x+ffGKzq4Y4NNXNw9w1SzR7hYb1Vr6uv
V1g798BUmkREVxfw/PBSdDz5X4lZQfkEKrjvROO0BMC8AcQbOkZt83DkbZHq2TpTe/mgRKIJ2jGa
uEHoG09Sbyr263fZ7zEinINoD930557nUDDuNieRmWt2crqt6aKJIy5a6n6iW7VlrayN3DPRgf6Q
jR+4ek9Nn1xSklOlzRTlPUv3yTFaYuO5noWWl9tazhQeEdu5vB6kbJHD4dWMuiQor+gezNn2jI9g
B+NN+WYi33hUM/bAKZXDJLdSuFYBQCUf61+gweNkPkyzl+E12UUJmF17h//3GBTuexD6L5LYPm4n
bMWkJqRx0SwQOVryTS7epVcDApUatcMyP6AEQg5QYjqOLSkZAf8GA3t7+yr3M9C5R7MjsH5QxSMJ
5Zrj3uvDt+W/0dYYmC+mLtyNq5KkwBWgoCSkCHlXQIqmF5YgYzR3WwrKsK11iHSGQX84labZLEnc
2KvRoJ7720gW/JKCF46gHNbFj9HbAf/4xWUgRxWqxt/GQxxGGany/9DbpcN5jn+vetuLXYX5WDsq
4TxgMl0Of3KUDbIMZC7PeTO61AXYLpyCnGBBUjETE7XwvcjuynLKuuKyyGMh8vQefnW3ScdU0N6p
r/PEw4s6QiBvIafeEcJI9OhcRoZk6Kiw5mJj03iAtZxjS9XYxAbYnPvsqFk/bzOr74rSY5FBBLZ5
sAkkF8fq+htmIBybTHF1vC+ivM8FHEz0OctNglgwCtP3HaCE7/LLrZZnamqplsm0SI9BGuLA2czF
7ll2QSpPBdzemFD5B9lBOPrMR6NVy7csL8al2r5h2qFQSpcqAwjUbmYGaN61ArgVuAthiOFH5Gw5
UoOI9tijk9sxRTOKGKlrB5MxTBZBeaAOg8wvshc/OKEIG+I5kMpOJWz1/kqjNVoK3Y2K0qbzUFyD
ROXO/x+udlMwouWbmcfHpf+tMKg7eMe1ZTK0CRKMFgXe+Zs0VwPR9Wt9M30QhrCkYhZ+gulvCwYu
k24J0OAXMllFxpsYHVeYfVXSSmI4k6cCuxl86XwIqaf7IzTCmCvBGtjBqEOQslmERs9LDpaZT/dA
FuysDxP4Ochs4B1fObzDxzeMuFjP7uzltl8X4VU/KJPzsTMLnbzlGcvck4EsCYXM/L6P0uHeJRG4
fAI2u8e8nfArybTqw8JWqJ7oZzxpD4VYun0vaY4FcrOYZThnfHA2SMuHZqeLxiEtN9f+P7KGCYgk
vqfcWhV/y+qes0GQpfMr6dgaWTwEFkISpGePDikiPtouxORDfZR59ABZOoEkmJ0pu8tX+UIO3WGe
Dv3Rk5Fu1tsWf8myx+y6yqZHPx5VDo3TsxbIiFhwqMvJaq21UjENQz4LCMtfN1dWFQ6FWAWPAoQY
oS/JRUT3aVPJ9Mf9Q/TPkgqIQu5X+doX8xC8x6VyvTxIbZ4nuQkBtpgz8bOyob5qapKRqzNcuuPD
Fy24WSDuMFBjtiqv/6VD2qGe9/RlP/a30YR0d8XO3QLrp8d/AgkhNdfv4s3/kMO213wbQi/J1OT8
15mTjX3np6c9An5oKMp92SZJFn+rEo1GXM7sdwgxDaH9D1Q8wzPg/6+AbrgJIpAcMITQEM1s6I/O
K/DHVmbtlT2hU+zAOCBK5gmxpKhmZessTfsiUHVzoWKaSJGOH0TFgsON39XkwEbl4QiFTn8J8bcd
6QWMGF6TbzpdYFcOYp3lEyGrd8GjO1UxjlWbdvXY9Z+kyPxK34ilQY17j9U3h559BEuQwEItT/09
tRmDAKfFEJnRHa+74FaFKaOEeiBkoNY+WVhjFgxekD/fpb3ZEX8XXfIpINc/inC4zKLR6rYtIT3k
O5ghiif9rsEsFEYJ4N5odyihY5+xNLvgTcsUNHnrdjZ1nZHtlMFls8SC/VYjbmlmqwQaHtms6CrN
bniidgdz59U+PWU1QJX7+xTiGT+Df2Mkhz0HyxO7UtnwsEvVELwSr/I+3aKmlIsBz/kYUHNRunfN
vknxIOsy0VL1DevECFOnnCOpfuxCjfqBam42nFOOHHNltaVcrgENud8T7HN+gD1buGZEILgHEF5z
UfZTDZ4L73LA+HZCfWoIWIH5iukYP+Hu+P3tyXGjV2XkSEeIcaryltdMSCA2aHyoNBNRUxgI5Juk
8Gq5d3zOIM10evG4QBkUZ+lC24904lIOgvCBYxRWm+8oQhF5EJfMEhyOhSTNC7bU/xoOMyx+DewK
06J5d9Xnr679Cj4vaaBT+X211ILlqYEHSwFC0gyiNmrvpe7WtSMlQVOFl7XnBwOcICT4efp9Ofi2
5w4voevlQBrlMwcAzk7Q1A4jmObUo7Wox2xWn6+gobr9QN8NGzTsNu669SbhZ5uzznIBr4nzXlAh
2n86hlN+9EUNEzNNdyL84V3cZ1fl6QJAx8Dkm3fDg7aseNHmzwUxLwmZ2JirXwKwHN/Un37OVMUe
hbDZIEJCUTtiys7zfir5GI1/5mJfp6BONlD011ZM6NNh4QceMIwUWAEhFgWfUa8N3wNzwTbbXVSx
/VbUvVXbp0BZeHITgEkyLAl62unziHonb1GsEo/2+tzBVsM2NkYcymRJHM8Fq0VGUxlAP0Wox6+e
DZ4J2txmn/fDCwJbyTkkYyZ1R+rGoXFbMRy0G/WBGZvS5ndrvGUUbfz9W2WI52eIbz76oL91ek/V
lmADBj2kktK6X+BAtGJAydKT+0N0rVYL3hE1HeNOie9hhu2IsYciuOh7ASALNaS5QQeOAO59Xrsk
907s4QUYu+CwnupNCKR0NamtAsLnh8aqNqD+0Rr+V3ryX9SnkxZOV4LygIGXFDzhxPoINLnxbAIy
e1zluKuAp3dHNcjY3DE8oOK9ESy6XG8DBl12Xx/ACMEjY2F2FF/xj55BnIVUNvk/W7JbLJ2cXbO0
65g5boZwmWOqgjRXS8XOD2m2kBuCiTur8De/TT6CjosQGD13sct6mt0gJNXOoCEp0rb6dTwIEps2
eDT6kioIkXz9nkGT6QvYgUA0dIjT5V+6Qdq3nJWsqdi63RcnTWa3LP2nh1msm/LvJTlzmi59YFrx
0a4CK0FQbBxLkCYLOzZi7cRSoXEZRMtrudpOQDNnpfdADaUmsQnq6LGL7A+Y/oDYaqLQruPaHtf6
q8fzGeHcovCOKvJGnCbYcRMthf19/q5cp51UU5DOOfa7NPxAgr6SXB3IqHXb5ex7zlZpJsuGMjYZ
r6QGpBSLgO8jg7hdJfYkPqVmn61i7a/hjkVgyFnnovu4C3EUH0d8I9wkRTDVylRhtK3LUWnsGrPQ
DrlQu6NNk7aCRINnb5PaVlmbGZtiIYRmJrYzFAlzlLAowcKxS/XeaNSPFRwQvCcUTNGPyvjIQ61g
DbPf8uv6AXADvKwFkJJsMI/1KF7HQzOSKCF+EXV002FzeDWtof6xfFHaob33+qZ5SkMsYMlaJois
VgE/WTftZAd6o5M8w/K+1R1nGGmkYNx0zBcT9f5KFAzSSoK7ytC7z9EdGicX81oKFoklHTuCErVj
jieBLXm8g9v45YyErKXu8jQER9JAXgvmq1DlL7Lim787i1yD3et7eob/rOEUKK2Ya8h7QuucCKld
MIU6papstUc04ZvcxW7wW+autom1fUw1k7rre3Ffp4fmqInFjvKPFTz8dC1C92KCX3GljwWP0agH
wG86xLHknIP7ozq4DOi6nZRHF85R93apgF5/P5tCBhNOIVhgWNZsDEWGJKu84RhbGpaq+hIneYfy
ItakQark+ht+p9N5mad5Xywofq3uer18Cy6hiRPdMOvZ4baw7ZDdZhCG65Un4023SNGsSitmroCc
6gCrqr1GFwNkBIVUTyrbYjTnE4036eiGB+Ykvh6GESNE2V+ipqprue1DWhiA3UsOjwgjXUFSNyqk
1gPtDK1uluZTz/tZtyFgy32JcuK6wkg8hipl0Gks9hvEAOlXAzeovG/QkXE48xgiBL6EIy8QII6g
MlsHXvwyEohTVTmE89dZubTpDO8K9qOGJdFX+sGVQctKcUa30Qaav0Hj0UCxJrRQcRpe3VOT2t0c
VLhcMN1DErxunvTDF9bNA0LcaLMjlWprZFeiDaphK7D6lYH2A/FD2hOiOCHeyCkfOb80CS7/kLUd
WPQdwax9nZkl5Q6UejoqBzVe3wgY0ShCQ7SrZB57lwpwLFL+XwLdpPbWkUg88Cz5GPkQE64J56sS
hCeDDNHi6/PWSulUkrVsKz7wBlL2LSj4V0UpCyVfMebaWK//EGmN90SQZ+iOpr/iax2Ge3TYO1+S
xr+kvQpneoyYGnWXLbQCokJCy9TSsIK52iMyvPeeohpmzKnfrYI0bZtZZxz+erx0cCPr91owYCf/
U+rshiUL5Yc3muYalGi33xhIhdbOr5M6zxMOgezKsjbRswTI3MjgM187rq4+W1IY6IoTppf0D7vn
pbJbGowQxvuS1yi3kn5YF4MRAta/iDHSofsRB/0v2xjfkiWD0xBR0pkbzXWGqwDE9kZ1YpDS90+r
U0ub4dYE+E3LNKjWuld+gPSyDXJKT3+2KM4gF4+eLFcr2LG2sPtXRjd874+gLCHj/pIFLUkqhD9p
t/ZZqpDQXiOedagQ12Op7nz7Ts+kfxZmR8Vads3hu1wrtM0dp2jBI8fZeXjCTvJvmIeTlsY2DPQX
oxJoTz+/Fz27WF1xHGJUD1/SlV+dJt7lSzJdkwXR1+oEwT1pPJKi2gN9rAvvUM5MK96QskWsyKpa
FyDsCNdbXjYfkdmR9/S40vIce0i3kJxjsPQ0B32g5FnDWeU7r7mjLJ+6dmYXgoPPTCQSBFy+WXt7
biOzTtU/nmye6NVLRuedJLSXo0lk60vJi0NnjHpBzGP5S8Pm94AX2ugRIu3gf4TpYw/B7xsVo1Y2
lozV78QqitCfD/gPHW2caSGnqjKw7bX4FrDZoxMxADQiotrt4D+kmERV3Z0DiSLNP2KVbqBFg8vS
Rrd5OWyGsiT0cClh0Jf1dU5cmyHO506RfkT5pcsE6tA9GFCiHDCDN+2cnHG1qyv+JVb0dbfnuQsS
0uWEWaeZyXVTiqs/p5DW84VffS9B3SX0prJn92iYwxvrqiiptFwRuLsVuCuaJ7HMvXR3G/SxHf8y
m7KWg++FBgxmLfFcDHTNDkXabKJ7caps9CUwDTZijChhmEJDBTzqj/GryZib6lL3kmux9SmZ99/A
J3nn8hgHw6tR6Hjsj5J6WIsAmr1z9UwpkGMIGSRwjPxCO9PN4xFPkVhqRabyX9XcjyZUrjpC8BIi
PC/y2TEK2Ormre3JY25JaBZlsc5FFOsAHhIXj+iaamH4AxtyClYfPwwqMM4+VT9rDxuNVO5Yjs1V
y+fOKtLoSEBuqpRUIM7nKo6WirGJedTAV69DwCF0QBoIKCEYXLa2PLHG3KW+PmnjlRiKMV1aVCmq
cf3jIIP4HCiN0oGgtPQVrZrfm9SkTFyqtZsq+cj1/THJ2J1TxMFzKcMUHRT3dr/BRCZoVXviSMrc
ijCWJUzP6ANVw91QO0YjbUihXTCiYjYF2+6/PUQYZJs5QqRCZ8C2Y4ycGlnJyCHmQDF1fGdZ68Lh
scztJ4OFKS1RQvhkQSeog+gY0wXfwQ3t9euEPSW1uPVqz5AkWFzwfySuJDkN1pxQ324muMAc0vCX
5KiL00BvG+N5WRHnLGOjKH/FY1IvXdZvspSsmeVbXVCFk3Bm6G0r3HNlCS2ahiRejNoVDx7b/UC3
B3vXdoecUMUmGooVRSSmyB9ldPQv942HpYh+zM7LZP0Qcn7oLOP373EwDG88hvCJditUcDw4pkgI
z/9tFAsvjAjSREtvImBR0yJkso5Cf8sjDOtBm1jNtFd01c0WK4vefDVB1yNXetaQ4ZEOj0jjPpF8
n0ER8yz5PjMBevYjO1EGXknl5AN8BaeDQhEp10xu/+TK2j3ccBoY/qKSEGrfAzZrwkBUb7Y7Rv4A
5A9A+90FptH3oZgIOBAExRsuGymRfCvaGswfmkiggJOCkrAVhZ+ZWYPT1eT5em2Neoy7jEGJyz7C
sFahloFDnyhSo1zCoiqW01q5TTtWGFrn4xMU5aPKiXXfDW1t5kLKipwdsQpj8uAbm0AfRby9E4qt
gEOt9NO7x2PBwiwv4pAtAqb83Z1tYrvdgRyWpRmRbb4Qra/SDUAvspCoauKMecHg9CAsoIQUvtg+
WSrUsQX5l+HhYsPDcpugBGLGOkl3q4nM7x7Nj1GVGBC4Vdf2+qbTlpuEsakBEnW3On7izGP7fhKj
tjKJwt4PW7uEVypEv2qj3giFAt/t6ezL/i+J90mEeHEQEzee/uHtpThW6LZt+qCF9E77uo3dy6a8
F1HtqH5z8nQbF02R9rbGLnGhmVQtiFtJShHOkD/1QVqgEUV1ir9IfOKsFtn/XmIkk+Ng3K7R03U2
XjvMam7O8GK8kR6IP/pACrIzD1FwC76pb8AVqLLVMPOkG1P/OosftgjtAKJ4ME3I8MIOMYANdiin
ltOVvztUNSmag+nttaK2We+LAh3R4G7QaWY3nqdODtmF09EsyYx6FT1ypoG4h7qdxdNH0Ic5R4Bv
zaBmU1+0kFK7Vt9XRlWBF5i6YWVyTSLV0pMVOo4A3V2Xe9XGfvC8Oj0oDhDrLmF+FJevT9g4UfI/
AJVzn1hcLuLN3Dkv50cfN/7Zgbp0vL44azoP0fZReXhJB93mBPdIl1S5tD22jL7sxMZMl9JebCdH
ASUru65cefWAroo6bze4VBvkw8L2aLYeG8WJeEoYznDAlSLAuZQ5WU4qSWXyFLjTrDimshZO+0Eu
JqeNWAvrjLSiLNVxlpyo49/T9sbDpA/mqpiG28C7WO44mGbP3yCCPDULd9SDfe5obuiNm+suThcU
NfT9ySCAtuEZGxZeF9O2dAPjuXTDxxPqzY9HpxTh1HrlpU8w+RnwlIwDj2vv84B1TjYdETE6SZdL
+McljdDidYsSyORZ5Siyu45ZypT0roJkYuoEbeLn6bt7fnkrMDf3EZKRIelvPsbM2fpCWR3JpLSn
xdrGZOur3av1+TyFIb7SJXZ632SGQQSCZehoXA49LlZTGbTNP1o4081Vkm98FOSAYePVKtAi2vYM
kSivP7Rsve1KmbzHTNtxGgea2MpbQS9/q6TWajepf2qRngd25vA6jm+PS52QMdcZSesgxqMpI3Tw
SfArpZxalTwg6p/LHqEqYD82jmIrLp+FPQK2vmyXnrg0czXYz9UCWKbVagEKWolOtW4MBtoBSmT8
+y3jnHpBx0gr2UbJm4oeZ1uac9lECyzTEOYv3FcWipvu3y0KTCoixAe92j8gJ3DvaKJPt3tVo0sl
LwlCG6lBEMKCZ2W4EN9C6p/Fj/Jqne4iOPHI0NCIjox/XHRqcoAO/qHp+a4zTw05dL6stZTWqCdK
MMDeyau7BLNULqIHClueRSk0L1/Y0/QWkcmT39eZCympq6iBb/WFHvfBSx62U0Uzky+k9fTvcLwg
8KDHYQfz2lWIfX5dFPkVWbjdlxuPQrs6gSyuzhruXmn56wp2ZzqdGBTFbGH2CRHTrZV8uLsJZjkl
lwtJqFxi6RTdGKBQGFLBJXCYnvvHqWkwxouVrS56xEEESzzZNGTEk1x5/YuvgJNDTw7pl3YHhdtD
Qt9fgKa8K5n6eoGyjEdNWBRyfj8pQh2RBT4W0rP9dQ9v3s1AiXwE583nQr+EC9h6CUej7ZtldA0B
YJXjShDydS1Wi+iSp0goPM9EcznGj/hqR7CeTGI7KwCPnBMv9y/SnKHbS8XWQDzRRqRj/XN8Arli
Il1sSaWyuBF2LE8XRRk5iJsTCnqY4aTCn4cIYnzSBIjejwqIuaULWeWNLRCob80ZGS+cl6SHURVi
kiD6l2fWDVkVcGrUIHEtrP8FDBCnFa0aVkT5DL46DKcAluVT2lv1SeFD1P/ymYiGjqIMAvtqbJLQ
gmKoNUphT/UBNgJYiMYHuLSlVmOclv+gHxdXtYs5meJv11wTRQ22gdYFeiVp+3mPdh+ad0cGnEGV
V5mXt5lUIB85FHeflk+Rmv/P/0DJl6E9ybPbiZJgR9DGYjGaTFjSiuap94kpK+HDfIW8nIl5KVOV
90zLJikoe3tL724nIQe66Wu4/1cEVSR6Vjqk29w5JJYtBEyJqQnGYWDKUZ1iunyhMSK+QO5Fo0Cv
2n+jULCkwW0ZJi02Z3IW4eLlrhKzytb9HHiht6QwSCx0XrD01iBO8uhWPppmwHJKD9yF7Qd7qcFG
KWuvEd+ElMOulzFl0TRM629fI0QOzDgy68b5cC/gP5sAQjcho+/DNwecr2R4ZISX+NzpdWQsxBSU
rUatzAiFJcwZ8j1jXc8irK2Q3+y6MTieTZ4VS9hv32gc/Wn/P2JWbKjMqpS6QIMEe0eIl4DHmg93
O5rOwyYTbAyWVAJ41gS5iL2nquaxt/fjDk60e8wFGqHqxZk9jizD3leJgH2i6cQprv7bf6UqAH6S
5bCu32d7er2zJ2ynULSpRlbRU/pWC9ASBWCw8I5/Hc/MzPyo5Qo6z2TcFjxpg7eCNhmfJyIn63Jb
hRnYI/+SzOhtmF02CF1bUEcULbUEM+iEhAwWmuzEVOJGczH8PcPvUNWY2ResfofD/F/AnVM2fe3j
WQFPL+ii+Gck0/gfHWiPgZ/90MzSCIFYUH0Q1Jo5+omDbMQP9FdO/1i1Lb3qlrLPreIIRrLXsJ2c
6rwnevSMHYX+e6FTBu3Wn5XE1dZBCr6AzKFIr7mQ6W9nZtLSgf8S3eBVAy7fqEXoiMSIHJRge04p
A2cEJJMONrPgqraQCNnOc4xSCmQ4Q3dxhQEDpy4cYfvbqAuoVp368zQ+Izr+ShgwMJsJCnz2fh40
Pb4vRKnnyOpOcHfWp6IXRPaHSfg1qP2FsF57E9a2QdtNPL2OH++m8/pJuj9kLBSfFCCnCM+EebGw
nr7dUMyHMRIgXuv6iCK4AjJTIKUD+tfCIEZBbTaGxuxb+BH2rahCS7rHFFgwAGS2dJgu16J8DjGI
yyxlMAV+zldICJCW1r9nfMjnwwykxcUf5uEf7MxGIdWrLJxkeOn7W8TY7L8Mx5W9Flwm8ZugODTs
AtovdCHS1NZbjm3j/Z7eOHHjV5BWxF481J//QEuQfuDcuSwZ21RkyBiMThNHs9dJQYTWwY+aT9pc
R1do5kjoRakhwpkuiyOgEKcs1UMKrWtYLhf5KJn2shuhc6jJAMSUQTkaGz5xrstYgbsqjrOI5Lvz
7FKzHF6kgTPMa7mt+PGUfNDApXKTnoUxNSAYkRzbtb0tbgi54Rp3tZjv6yMxbFzHVE6ck1uZaBnc
cUqPAihhVRMZyt06tg2xPh73DkLjaglhlAJVb96SV2vKM5kA129k+tDQYCzN50q8v3aWKuoLOXaY
2ZPO2xAcC7IJXY34EG+Tc+NFKw2MzzsYA45lc3qTCag4OtBnnOT0rdzzjbccNdT44aP/ObzQX0T6
8m6m1hkwCpqFI1nPZxyXBDQDJH2MZ0DgXHlJbjZqLqOljYii3kaMLFZw/YcU0kLAXREHYqCOYgmX
TeaVsJ0Nmq7qzGxxlHE6enInLsPvZYIm+rz+jUCsAzwYkGXLd270LknxCz4UidxeS3jvk6KP4yAJ
nBhF7JFhqHfM2U9DJpRU5B6PayUUqtkjTS2ugQVGZTRDnLqHQDsGo8c1RQoYQQmfGMMrto8L8PTw
aha2zqTRwrVYOBBnAYGl4I0TiCH73KDq9zT7T1gdqnUqoz//3FHv/P2B8tTorVkB62fV+hFDP1sU
EVtu4J67DdcZyl13KvhBtYA2ytTdlszEonkPbwYGEOhIUFOe/uB8vd+Jr/+BdeHGxBG8tA484Uub
4NMNfEPBjEJet7nrpDcr3NmjHeNFbc8cgl1dxXLm+4UEWLT0aTxDDqDnsNgqBzqhwnaBqKkWzqX/
qWCZGOQ2/Bectb0aYNBGRkZoqVDLiq4ZZA6bA2Omq2uovrOpw/C4Gv/19UZM+PJTQgTfqggWrDbv
iA8g6T64Bxq1ASZcrO3/2MuI5oTVRgH1vf7SqNFNWoLBICi3BOJtutmNofoBr4Zcld6tV0nNjd04
MnZLOCa9VBNkSky2ZmQbCr9/r/JlJzXKJQT4cEFOJi7vJup/hYuvTC951M4RAY8dC08dxotdynIu
b8vlFsGgCwQM10ekrUyRaYPzJNUqv+GsjmpiikjW7hrt+gLptf5LnvTffyHoLF1E2CR9yXdQHCGo
QO7GBLo40UFbYFMZ+uy3TeKbiNftksCu7DKG0NVUpoBdUsuICbKHO7KLIMHLw1lsWXfHvs0P799H
8WpGEuifllWtKJtPH6Ru4iW0xDPgwD4UxCIeDROgJ9rS6wBxIzHtKbu0BPqWldiWnXuM55bmRT4m
nmkckpeuS8Aje8OfLnTPN/2nmKo3ux6HqqcPXUbdr0YOklr/Dp/sRlI8JyCgiBTZfxXeZMWPBIH9
Hsniiba8RUAJN6e40p9j+Y+XQlJz/zzV1szt5CPMWIJMDs3/0SjFaVaUGNrgw53eEi1U1aHxlrMR
CSZ5FqvF/63P5v+bxR2RYClXFQZy8PyripBDYDpV1KiShDPjDUPGbXf5WOL7vLm8OeIfx4p4nhaT
GQ+ctKT3pyU/DBicwa3pZ+4b/UVRjxIxTixoYttJpwHNxe3tdwBSr4pJquv5XiWhlkKkoAYJwBoI
M+RxfXyqL9fXIevS9c01cMyMWL2YlnO/JrupYmrwlh4vuI3io2UZLX0JzYtR7rAx8Y+xPR/TiJ9p
xAJaISx88gQJ/WDTQgVRvGf5nJvS1Q8LOJU/+lBEuyAwbzgmZKh5r9Nu9Lw8LgTi+jG0t2Q8Bdzs
yh073+MLc5ZIXgyy1vHQGNrOABmKVd09nN7wcrWD6FoT5rI6ZM5AdW4w6woUuJKQuSaoo8PMEVPi
wSH+vuQxbJz3V+6FDL799CXsjXfFf8gx21pxfyUZO6mcpeZNP9d2rscz6ejABkE6aoHCM9US78QN
HzXmV/jTBcdBhQYGqKJcYAAvKo4owQYHbiFr79clhCjzL0TcC5cqDkxftdgNFK24n5D8LvopBYMT
LxKpE+56sfkVrvWVSwmWmRIEUtWKdTbsPkoGKIktz4zhVQk6RniQ8BzEbAC+b0djUgXfiDZhE88R
xz0sZ3r5D95dXeM/Y6e6J5QYje775dgJm53u3/EeWnSm+D0CsdKZASsMOGadHUy5KncBkyaDBTpf
2ZztY467/RUMvlNF+mYPT/zCWWUb0h8JLByRdCKgy1hz5Otekf+Pr6OFUWDtxsoclRnmAbpyIUH7
IlNofmz80+Vr6NpZPhny1fejVp7QgYz9TOJRZAehz8XR4vNuedtJjgWYdxkt0b0XS/dw7/G8xnCh
NSx+qyv5X2j4HM5n5ZdmLRIJuyR7Squ2adcrmQvQPfoPS59GQEXpT310m5CVcsve/LL9g2WNeSq4
NvpcJkGlNqqxa7JiiF2aFawIXPZP72VRISC2MqpXdozdnizcY7QQvEwFBu/mIkDFdrEYmRax+65T
xRa+P8jWZt5EezvOQUaCkigvg16hH83exd65el2ZdW2SCAKAbUeEbBkOI5OnpKrihvFyOeNVKH1T
THlNOIZlRh/DVGH4NoewRTy+W84gMUssvP2O7DVZ2U3qO7p2qC0DpNpsxmx9Lz9Rox7INCUgns41
6smtchy8r7a4Tg/f4gO8mYY70IDSE4Mw+W2BGSVXPd4KSAh16kVM5w0hKYznJbVutuKVapAEcTLh
07QErty/03GNjyO+BQVyFLFYQQLyBgUdgxuStjXt/fynn2ssrHMbZlCz6rqYauiNGpa3Zjhqu75n
k/Li4u7K7BItxIIF96b8ivhEXOmwG2JVwjLTkuHl3GXvr6m87TtOT3KkJ+IizvPFE8b7WKZ+t1Uf
vv1jE0BEOvrRU3h5gqmoHxFj6jK0M2KyA+u+oY5WvJTRknRjHBf9U7Elb/ko5lN+XsaLyt3ef+F2
+TXs3Ls7sgCNCEhvIKtJ40WxjcxrfgSMEbeKam5+pF0m98HbYFFhGWkdK9F2jLsrmUWANJF7xyNA
iWWj9n8yFELKNTvBDfLus53VvVHH8S67wlbttv/Q2+xt09p82c7atngPDPT5OP+rJcHDouyYbOA2
8zjwqCXf6JRKX0YMGmDB02EGRrHgkWcPIGFWXioi2CIeWgMr9Ja4ActSd3p+43ZIEHziGW07eBfm
02AEMknT7idj45NW6htisNdIguKZcJP6OEGgHV0wyxjcjDls4RI1NhKVUujMYQ6T835o+ebwtIEI
yqUG4NkNS1Jmrn09R5SzENMVvh1N/uG0bnQACm78AXUbodpSzY6VA/F3hnYmSSvlpfq9cR+CSMTu
TH0DpR02mQEKRFRYbmgfGBxqh+I8X6/PcacGkOP3gWTGUjT+VpFFDZsqXWimXCb8s+eHx/HmcX2O
yaJeRQQ7cOGGJZhGJdCZ0nT770N0e9Z7sESEXChLx4bS2TbnXPZgMPiw6tSopQRXO6nnlk5W2wSI
55nV7tVwdNSF5ZmWOfT2fuoorMazldOucdxteEkUw8J1E2FtZ7i/38wjIvAo1f4p+lNdFFTehSGV
iMnBpXmjWXWdM8b5T63xWgEOMceeWv8te0RXaA22cX3qWhN730WE6py9OtQKuMF2mYjLsit0VBQM
VHiczng4DkGiwe547cFOD+GVfDodkiNZZsiNuUxW/gUw84swnXmONpFS2eJ2Vjq6jaKHYYCbnt7m
J4D6DI5obmhVckxr3J2PkNb/x/KYIFGPlZM5gWLCXYH3UDLfjQQHLH7rWPjDXUAmjWvTknjGEmYn
vPWJuGs+t4ESabs5sglBjfQfadz+JZbqvk+qvYd+RbYnImZJTBs7WFGBOogH6dMVEvdaijquJ3if
d7pd93tpceAppoEmRMeBIxKv1odk1tYwqQBBbPR2E6PvkhXYADVkRQNm47Gw4tG/VGt1kpYacwN7
ZhZCxnSPxc3Z39KF3tAXrKUEwWyMe7eHZrejJTX81FkFeqZwX+tXvq18pyprzUb+JVzkDqW0y5J9
myS0KrvclWlob1tTUCpl2nurxx24plu7wDmNJ0e2ZfyF2Zo0GLP+ZE9C4EfnezJGAUW0JzZpqvvu
1D/tBqmpd75OlfeYXjtsQQAhiRhfig+ukQ78uEVk5PxsC2jeTodq0G9pO0s27EdlNx/xzCXdeswB
9g/PwIp1stZx01qVDxA9osjMomiJn8YDrsck1UoYk770wlk9T5goIc1aQoZnD/ppKUu5ReO4fw/f
iHi9T7kY/ScpsiJ99+/qYky4ksPGlbP0DBIr8U4jcGqAGvsStj8cKpX/07p7a+xbkKKCO0YIi2Z1
BApAHPUYbxkjeQT7sOY5Qchy9ovHBPjiWM2aNzR8/jfgHsEJwxLHxwd4btrTANLm0LLhyVyWtlEa
M85Tp9u3ey/ka+K+lXcZOHjEORZkLKQst7cYuZwCFMxQQoN0ZPKyNusaFG1/rTx9doBJUr4se925
/8JSH33RZEvZrdBW+sCVDYfOhju2ysCyyX38Xzu579zSLejPu3j7rqSYoUJdEsgPS5B2TJJZrTU3
CYwpkB0twC8BFLJ62zijxagVTZYMtchUbS59TGLHR5896HJAV1AuGwzqSOMGPiav1qfwyCzGTD9A
ONuGd0lF1ZXCrSnLPWnUZS1HPNjo5cii6710QLqcU3lC9KswpHxHI+lj/P0Hc8ddaUHXJU/g1C2A
4Sypztm7EVw8CJys7Zsu7d6NhcxxtsP8NhyZMUeaFbF0Cb4rcBHVeYHZqjevurY8X9FA9oy8xPGo
n6RjVbC8f1YfHLJJhnAwAn+FULJQWpIJp2y8tmFKu2LMi5fpknwssOAmQcizPVyQ1fCYUxclY77A
jsYu4QGUdGUbLjlkuo1g6ARjt2Dq5C+f59e7UKWUj4KC/xkP1cN3COg3qYgBnoL6aDqPEOC9cNp9
hAb0XR7bxbI+pRbmX5BSfPG0ZK+DRy0LR4EVleYZewdUhsy/7M84VxbAgYeDJuM1yZeXs63HvWo3
DefkI7dHszQ+fyUpdsUEi4H3ECbFA1ksZIsOJuzl5usPdlz2Ac0Qs5rqbkfcgm3sYPJwx/pchV9K
DBPdbvyObxuZVHMAvhl6GrDtf+N9G4kMfqMCl986epYaJ8UD7f1U7liWlx/Mow8jwGgfqT2U0YsR
VpsMG5wf/0i+3vcqmFboT9EyZtMmMxy65GL5yBvNYBAULuWnzHhSWPq0hq0DOfsu6/SYaU406x3P
V1aBVJ75/mJcNpL6JZqyN1eSpcMvWc29DLbpO0tKBeYA1B1hYX96Bt3CPBTpYVPoUz2j/Zw7Hyaa
nDTMzwC8VairrSN0u2YYPxccWWJoExGDAT2P8oud9r6wwTnsLWQZBlXhZ/F767OIaVYrnpboGGNL
xwzGbkq1+OUEJul9LYzBiM/8SAJOQ2sIrHE+y293S48Ta5YS/9eUX7eIBAMC0qo6vyPZ35XuumRT
SX/LWEpup50uSs4M7MIGjJc9AFLhXkvgaU0fO4oCR7b2v1zWlzzL64v9s/PQElMsvVE+G3CwHFHj
ikCKWomJ64gSNVA/UV+Hj6qJP7GlTbaPzRdiQ9uzjBMUFPlQWPouQe3slR4dzAG1tNFuRPHKoDAR
2/515hli/m1sb7G5GMpgC9YbTvxiBjkRlxhXi5PSTBiB7a7Q/m3/L3fi68XLgX4cYKxQmRvVhNza
ga0ZVj/u4aSTeviqqvxUty46BupVh2w8ZsPXSm85lKGQlVTxM3wkJCFEBezZNDyPn78av0S4Uazv
SyNwlYcsVHVbnIxigWjNbfBSwA3TMb6rkPtEKoG+WEPy+zVbCjrxnDqIJFN21JicdK8Zx/1CVMg/
AGmt+FpxoCW3/ZnVgOyUaj9Vqo/uP5XFsKjdcybZgt/3qGmYf4MY4DGe864oLM9nPUhCRAJ2WH2/
C3/WSUDE+IkCeZ3RLFTFcFHH93iPJIZXwBLkQv38hmZgpHFbglspA57+mIWqTtcS9eVtM5Ws/3as
JsP/rCPiDee4+0y1DxGCDMvtyv9UVq1x3/LRJvvjwc9qem6ka7tbvUkhB8kUkVSLio0FA/TtiHgG
mTF7GVoZJppGQte2yzZ3CLjxt9P3AAyyJO5P1VR0R1cY+LeDYebrK5qjgg3nSPI/I+tnltTLK81c
slspl5f3VrDOWZTor9BbeayXbBGNwrH4nq1WK9Wqg7fWfZpkyEOvhrbzyiDtL4ttC5dBMKW3TQT9
Q/MYYMbmZ0RjqzMBzIpPo4SHPxFcod00psb0tRqupJ+hpnL5oGZ/CfHn2cn4CYkxzh3xgl8ATPqQ
r7drqAkTUEN0E2l6kco/1FD/Dfw7HOp2NFjvXIjThFiGw6SkueUdRgQY6h2yMtq0FlbEfGqkrSUl
84Cwo8XQzW8pCbeEWdXqoHhYB6gSLz57Emzs3DTAXyM1eRvK90Lpl73J+9UVluXGQLFYrf1WsKU6
JlF4RpO5vdd5jId2C5GZaEL6gD/YrrU8Sb+CGZ2CUCNam45i17P2eGgtEbNaH1Wl67+tysVVz4lC
epIG7C8aRdKbdz2mrtTCc5MtPnNKyesyrwNBCp+YvfnMIP1J/Hs627+RaoofogGbeq9QGil0m3gs
b/ap5MEahP0NCAZsR4bD3M3YovE8RUm8yabPDjYCVbcYClJQi1aHsqWJT/0Lv0l03MybncL2Hgxz
Wr4Y5yRmgCWa/vxRwTftfRPvh0ncB3jlvZE8ujV2OfF8EojL+cNeP07sHG2Tq6fVzllbnMJIl2RW
mAKP1FGCCJ5KZHTtXYi+9UQ3kXr0pQdbLihOtb7tDZYukQ/SjzQa2nNrHvNlRISI6560mqOieG9U
zWa7WRYJQLKnoTOOYNEhglSKVuvjGldCprDpoj3Q34PT7ZfMJwH/jt+2s88l/OLyiULjtjUCHv4r
lSuXhxz2sPCFxAobu8QhHh7oQ/CZo1bmDPMEavFSCi++fVLFVEhnLDyd5GGkAh4HRG9K8ADNkDvs
O2dCmqbd/k17Prgk5ia4oF8zlIlWXLRd+B4im0iR4Sv1wrtpmHwrv7LFz/5NpbMR8Uib8h3t9b0f
xtmewfQfj30zmrkk2K86wNbx4HkqczbuseUBOpQFmsKl5+EuP7oUGTWIll9KUx5pE4PU/KFAEh+v
BpeW3Rn0BbecvR5R/rmh9CglaJeMWDntXBXXs18negWs9qwO1grCuhH927ugtaQGE1h3wQft5s5U
U6m3rl5u0yu3xt9sh6CjpKLeiwfOuoXAOVO1kl4Kqsb9lwSYZJ+QuezcipUbmN//kv36zkmHdgg/
4bT9iNM38g6R3noxsbV6EjHgleNF5IKUU4LRo3RT9HIp9KsYvqHxLJxyaAND2ZMOc76ItLcoAQm9
oywmcKqT5bZBxOG9k0GAg20D+NNdSPhW3YnEB54/dgNaigR+VToI3TbU4cgoi0Dacvg48gy3ztxk
BuLZ4mR6wOd7BxNo1obLNxhyNV4S37+U4ldmttXJdJ5rWpX7vxOmPBf7x2x9lV/4/zghMXwK97Nd
q9u7tkiBjHYTEJqTfz05QzNbHhlSmfAENnlydgUfH3loRYH0HM+xd9wxyb4VWmJKBYww8eC2IQjk
p+ihMAUHJdBvMdiV6LWj0pIrf/9Wjsj3QOZfQB/DL5qHvFdG0FHN45rKjn42lmkWME2TnOrKrFWj
x2LArApXJhsvQhP4juMS39z+rKlUcu5zp35q2G0ef7gHuHPp+zHz6S8BGps5Wuxqcw7e/5PiYHY7
np5Ynd6njV1ucKaBAFgGxDqpCuuwAhO4pTPvVFJq1hl+6a5Jyp4FrUBJ84pMT8xiSxMKpL9XPD4H
850nlykmG/g1yvX64H7HJBuplQJV0K0CKJNlu8rmkGGn1UDBs1oaJJtFZstSYR9Bq65aEUHHzySS
10FnK+kjQ797Vl4Rg7S6v6wwyIjmMx6kdljlyg4I2XbPdtvrIf161EmVDsluTlXrtaPYDXPxR58H
ywDHDIHTs9aZ4Ck9iAWKJppsnylSHQFgWjU69DDTrcLQbJqxfcgbCj7i++dJFdRsu82WzzQfyZal
hbNt2/9724XAWOqQtrNaMUZEOwsAh+P1nEQDk9HJV9UYCWzmsqBAl1KyzjQbbNbix0WWio8n4kJm
0EoR9zPkHR3MUqdBNDyF37L52eoU1KmSxey4zelyx2JhCnSS1z5+2dIf1K+hiO+Nk94PMSaE1Prv
9KTM98xOAnO232BsOC/G10ObrffKmZMbErY1L6kbwSuRpCR3IxfafQ1xunDTw12EB33mOFoieern
Nlp379M2LyPs8IHa60grrEDNIc4IYcZhhGV9yL2bKsweYOqdELcZ08zexoTCcNaCon53YbzJ4uhq
8zj7+hHHz2k73SeroYulzx2lNURrc+mJR87fPGGoPezlO22xSjQqKbuYUcOj/beeDrgGHI37jYSh
V3xHA+1n7iPGQLxkkMHwJ9Jt8PuTX7C/b5zB90kg5uIL7d0sYSL2EiP3bU0E8lwRVI+fUiebGz74
O2XI4Dj2ratQ1K2yRrc3QPnXq1r1TLi2lfejzlGhOBl8ZXgH8EX79LVKk3PvgGIUzQsSeZ80w7kD
jKurNSrfBUNZ5KHK4SjDcuwr1zWu2Xuwz8xqNbBxOrtwADfZefqnaroloiqqvEY689dX3O/2gHsB
RW1v1mIEYZt862SsFkXREgZh07SL/XN7gZyyZkzOlzp28QA2WKbG1Gz1s8VqbjXdV4ZNZW4mHjM2
aEonmzZU84SBh6dD8X3F+yi8wZaaGStzD+2ouVfV9VFOaOls6kMguTsO0oJKnnunp1Jrbe5oKEZF
Ez/3b5o66imuoq5G6sa2jHlfpJEzSGDbywBobefYuXs960ax5Tj6guUWcIAKgj7usjGzOyPNDIOE
esbNDF1fg8biZezqLW/ht+FQ483gv/PqOz68SM//vNgZKsI0lT0ItcrLhAj3AdWtCtXDml+8efAx
5Y+sNo4MSAmJkDX/Qy6xXJPhFm3M7MztDIXqxDvF2mmmxq2b/OKcHAkq8hDCqBlKRLfkvZwTFfL3
kaOyUGEKKQ8RCugQ0+rF4QxwhOI4lAG3drppaKTtQCx0p3tqT1DZf+crXHo7AVaGdpYETvi1Bms2
JUMuWutCspFZaH58EgpXGDqOkLkevF0QOacqlqD4x92UCj8nmak3GZqSWB1mW6nOkqNZFHAlUmwo
zdESHWlQQj1vwn3x1bfa1VoeHVXxW5rSpxyh+qokF0XTfB9ZK3ChWBIaqogaZuqHOT+arD2rG8qD
8dNA2d4B35r1XKm8OQOb5MEJq84sDvMGGWhM3UsXG/lf7ATNx5HUdn4ImSYHPL8oB/TNOOJ1t2Xi
43JqeDGoA3YWSXes0QNudmSg6kbpmBRD5m0xAxx/3QMYWUQ+ojvNeKH3ERJjab1DWhFAsCFXRatM
8rbw0T7rOkJ/D5tlzXX326Pyh4VHYsbHCCNVjRBCgt0MQS+JUAVOb/tpflTSIR2ZfPBUgP3d6eot
nMko1cI18FAqhLdZp4m6oIUnwcFc/HC9BUVuEyz0INA2UAzNVjqssowmvr+kZbbJ4BpOXgfts9F6
VXeDRlZSKd1DCkB27Iqgag6kckFtbwZdgIMQUAE1nYQMYPgwMTVx2Ks9NXJfY7edhgfSsBi54kkC
KYP4mrgZB+GghdeoZPBteYndQOuNiYoyhO7P9fK+/LKZjD9AxtohBORITaDtbdsDF8dqsar8emOo
N4PW+UcfiNg9u/iZwiAeinj2qq0MTWHN9jX84V3UjQJOzfZyjanAsbxgQ2eGSN/RcGL5t/4euvzz
zFyFtNHAweC69tS7zjFL44ngM7CAk/IumW4IBJ+UPNVeybCX7qSYJa5Ev2JbnKMBCE2wU4x4oXLt
cuY/mHhIVeqDd+UOTAnrZ5TPVoAcCkbpqpSYEO31ygSBQHrT7ZckFI8oEJzbxlc3oWBwCyW9YyWQ
VIijpDfypBuzZCiiYtMgs/WrjTeMWUWjanlSI9g/6crule2uqFgd8J3SLkuZ7u/EnU5LdylY1J3P
eSF8E9zQw6//35GdCSCaCqNutSbwmp85WzneE2+VC1lm4wPplbMVvJDmOScu2MNmdmB6vFKNKsiA
pldFJdbaM1+ju2blHgPkxWmb5ic4DeVPC6QIC/5y34IKJLq+Iy/n0kPc8w9GCq2bNYTYbGTpCEfm
VM4wTGmOMhUt2vHvtzbxIRHZwEbO0y+bUY6mO71vmPDB0QUQtCo3f3+Lynw6xBlPsUZlvUouJx2g
EFaE64i8UOGzCxLI19ChfU5CRaMqYr0Abp5aw9YHqQTouZhfnTkJLaR3uyP9p8ba1YUQrn6d4o7t
zCbexYjc5MK5qOMPSLnd+BycA/doOavz2yUthkB+10ue5bYzS1VzcUzZk+nYhy22XlWpf7Ou5Hc+
lj+qho1BAmCHlOf+KHI01dZ69o1U8Wjwrk2TiWxieQumsDRQNV9EAG/XoAfVukyo5it12EbcJTHx
TE6oJXisO0cFoz8WmgR9Ct3gShcf6lrMQ/PJnNtpMw7yeaOTVY917ESfVVmVb9I9zcn/vtqZDc+t
aSp7YFvpQkWYQXJ5F9yncbO1ZlIcrcHC0w5Di9VC4IGvGdngZHie9CDGejB+uc4sl2pfKtAH2Abf
N7hc2vXwhsKqQ0OlQzAMDcpPwOyJXweSXh+ud0ViBloemMdaaKdI2rgO1xnn+VmOwZENXjFZkMEP
m1Yvw4lQBJqYLVRlVwrwadNyagtHCJj5CVFBvd8Rmn0dQ6abyb1D45rshMBZWKPH6y5JlL3W9ZS7
teUv8d8dvTSzy8jewH6kIkmDzsDtWa/Q8kOwOznq62Fce+xRzJEHHtAo0olYcJ0faWNFxbHzU8yk
BsqFk6THNKBF8AT2xlFQNxcj7V4SWoH4+w0u3yad4ENDWQWL/9GWH323oxw/fL4yt0dkx9crrTFr
ZY1SUvWgTeuY9AnrkNepd9JtwuilHPwqbJjfmgCHOtjs4y7HmN/qnyVqhmWQNiYER9E+5aqBLJZC
b4+4I/YHvsfPyZk02eprhLNJGHYWWBFNqq9kYcXDaHw0SrrgD/s8/lgfRGG2zdVBR6K/5gPJ1H8K
bY27xOY/FLtSnCSVtwRByiKPgJJtpRLyVGLmnIO0XqYx7WgS8WjViTvFqE0BbViVtXYs6peQSnPH
SKNfFAqPcWzmcYl2r1Iit805HrxWEsYCJnBUQxODlKpPd7iEK1Cjtacqf6nAkG7ykT6ghLt32cpY
3MrCOIqGK6cOBn4ORAesBmVb7zVAvLon/4/wJ0A7Ud9URjGok3VmK3wRLPLmPgcBDuSnWH8m+L2H
pchGpInjx8YMq6ixZNP9ID6bMDyUpnHGDbkHIIUGElhBkR8OTEtgbsOl1gDOMZRCAgpCnhgvcba4
o1DSPot7hHsQKuMIb9zJxmecvPjNkEQOaepH1e6ojmRj+W5vqLpdQ5TqhBGh1ETpvtYtV0Q/xeA1
rYs0bsx0xvnxUl0j/mFTNmIilL8dm2V/l/+7mVCoeSe4VFt0d6A/lvSJy/z9xopnkg+cGMJCNjvn
SLTicVN3Z3HyeFmWiCEv+8zKZeB+BUqkaGuX3wT+UIXXZdDykD57ne3JUNn4n/Ok6B2Rnp/WZ7xT
AYWw8LU4lfSpVO1FoWd0nO+jn7TSGltDxUKJCuQ06rgk4jzp7X1j2jSL61J8Wi7XmEpmO4sWMYuR
qfcF49ch+3ddxZNOWuUXMw5JdGJY01fL1iPemzjAs7BdiGsT8J0Oon1i8o5VQ2cqYKtspZ/zlIWi
hY+mkDn3ZEHNlZJ9tm8tdaKJGEggPsAwDjrd6urb0GGxkYERFI+Dkw5l25CImmpCb45MWAykWlhz
2pJgHhPvSwp1p5IOjOVEDsxQHcdUCRTL4bhS/RP74ri+uIhgpXwihdDJI04EZYa5SPqpsk7xeZ3M
Ti/QGY5HCtbIgv4xExw5TnrzfwWwXoHEAGFuMvPOZzS5yez5Zkm9L1o1CECzrztxlMxlc2821sVn
2NgQ+oZLjGbNq2OPGbrXG/udhff+I5jz8cImO04tzF+i9xa4oHhgyPNPXUVEec0328kLA+fErdlR
dJspeOl9oQuJGsUeX5TH1O/COGYW4Fk8BMxdPf26d4fnLcpugtWzqZz4n0KqonkK0DhD9I+DXCM1
4wpzeXDxuKL0Tqms9BWt4BlzZQST8nWHM5NXzmsQCMDeCjs/7uw5pbWSWugdRs9Y8MIV+prPcOnq
jThyhsn94tcdnsCNkj6mstHMNT0NRkK9iQNGrPHXHbZUZuTU6z8yzC+oXbX2Oew/ZJz7VbgiHADu
RwpPUNrZ8qLQTNHumTxYnZN7gFhdk6nAE/T+3f404yzQ/mrdjHcGwtUGDHF378XAr7gjKhXoH/vJ
ILKIfnT/XMVuYJp7F31FmXnTLghCmx6WV8N8KV+2aLl2JCx/2fPYT8r3xRJaId1eo4TE9RJa5h8U
iPWYmZTK2AQN0hLgwqMGmRL+zc/VT7i2ELFFOaZaM6uVLnDY+8czQ3wWvyRpy+yxySKcv/auMvV2
FQBzUGtnAVwYnae2BPDFfkdzZTxb8YEsOtCSxSj9a7g4vaAO03IRyn2eq5QISUaRapCK23OYC81L
32DCgtuUHH7iNCMF0x1Ekkspt3yWZry06tPQB4sXfXK+YW+WzCSOcamCu747KOxcsfU5bO5vdKQK
9zwR8tzszP8ToNVhRQE0eOHIQeQyZUPXrx3vEw+SpQC3eb9XE/XTGOPziOFICu6MVfMNYoScn0L9
8oD+q+lGuJy9mS5SLXcjbm+BOiHWb+qcSrKWPGQ9Onh1X0w8AmCkhQ1ZLoFpRQ3mBG19d3l8oBfM
GUy58KNn64IVG3UfJJy4yJhNMBAYr6BWafcR6ZY4M8wKSRmSuEJPNSRUiMWYL1XEwRGW0CteRaCC
js1H9p/lERq5b8rIRA+KYAFsLDFiv/z4fROikAsKe35lm5xQXuAv4bYNUYKIZglq5OndVXhT5wPr
rQ/ONous6cL5wVGQ527IIkOV+OkUIpn46cp98mp41l+aeTcqIQqR99X0JHl/pPiDjeMapj2FWJBY
FlmOVo4UsPkpA9wfiJpKXN4/XzR5A4k5EkbzUiVmyCYVvjSl+9cL00aGsQHfaVz/V9UPFPpc72bw
h7ZrJU28G4z3uBP6xyY2gkD+ZPh4Wx3uiZnzxlzB422p7NqKYRpGRsrAjCxie9uimgRgLCKmJXoF
2gYeRIBOFOhcRgZjE4gYA2mbA+OfZDbGWtmQw1CVgR3N4XnbnpK/k0NMFIgh04CU/0mNUqUmE2Zb
mAlvmkKJjOnzQru1y7GJ6GMUYPMU1xOeGipjTgTBwjurml46PX3eJJ67qKZ75q9McmAi5ZI/7bxC
zdDGzk7HhwM59WZfI0Xwc1k1M1K5c9R5xO33ySXTxO0+rWiPTKUNAkaynTKwsiFWuz0omJP+vIy4
ka7cEPsTUgBeJpw+/7/y7NG8FeDBfoIThI+jw8axTqjC5TMRGiKiH2GdW/a7NxRmYiVX2KndbpWl
vQbfZ8XmmS1i1jcF911YCwTfDHQxnee0D0mYaSVZiISGuOWFwcdqCBy+sIB3jyivsK8YRZGMk+vm
B2tHoR5ZpDEyesoW4pNboOycbnd5pQzAzQq5Fv3fo8ZbQ6qm+nVJSqJBN9cHKVVKIJ3LKGnf2QlU
jzmeEt4IlUOrETJFOd1dmhm1td6epBFf+Ulms4xd//cvv3p3mCuGCuCmg31H5oa+FxMYlYbkD9vi
WzHn43N96XuqCE/zBRNLRdQG6tjrInw3sSHNPRIXgGvHrZLe4LkGvHWlJYhDQLCJUGnrlUErN+u2
WhTbDus5aE+ULqQqZaevqDz9tyl1ns5RAarUn9o8+MaoHVshlSXhdh7vXYSeh+oJRF8vZmsRkIMV
k2OngHmWF6pOCu4zOEZaA1vQxyEv/rh6tE+0+Mm35vFk8gowb+psklbrn/acoDOwwcU+orsGPucG
mGNH5/qb+Y6KKVnXnkRxgnfBIUAkd5knzfpXF3F8B1vQoP/bO1vrHeq3Ox/uRfla9eW/JwZuBWfB
IQ8ze9pwka1Uxbj/wo1nrf8UszDuM1SPSujlwx9AimfT8sNUsIW8PQl7oVd6BN9fU1UxtOpyXSte
PMSEGRJWbAiceDDzg1DAYXBqCI2u9gEG8Knd+j7JGY8tJ3bAt3KqlhCH9E+jCRGzbShBJEiWmgE+
zgpa2a+m7wDgA7qeXvBj367VDZHuiTBShTWrlZg0TaBBERoUUC5FQoT0Pacuu9LvVz8ge1IXJwCu
Kqjg0ycYk2a7Gc6IxCcxPpBISejIEideDfETmvLBb9FQM5LC6xWQaG0NYhE/GmPGqAmq01hMxbHt
sxHQRrBisFD1almbMr+N4VwpHy9aLaCf9RzekJHe8hv62CPVsenKZGUQwpn7auD5FTZobwRdbcaV
b+30jF97T2qoGexxy89smN8H4eQgbVOrGvfxBsTQDRu7dkQRoV5PoAjjQ/jTPpM08ZtVvAWkJ8+a
UDcxZ4EljF50XKWVpHtp8o8frq+JiE9abyYgk9Ml6AswlXh+6ux7SqydXZs2zRVs2VpUB2QG6es1
zpfGMKJV7c4gCzmATg2e3tCb45teppLawG7zCKbvIdef1F8b2+uQp4TdaawAd4xIRvHgFjubwmDt
Wjt4jaerxo/9pKZjzEUmLT3vYTktDyGJfavEj3slao72YSh9bB8BxyxyXAlUkIo/PNLn7LWsSkh1
dqjNiJApiKNZEjhYjruxEeuRUy8h3mVa1pkOnUYV7NvjftBNTsb9QJrGQJC+/HYypSEaEPdfTbfB
NY4GEuyHXMLh8QlfusWQFJkOViciV/tVnvy8FZ8fYngjAvKIGW+XHXNw8WS4+xGYogu4su1Tsrc3
6wA9Yxy9QSSNB4qfDjkjUG5gBuBagCqB5GyFoQHcCnd4j4Egb0+MQecl9GpT7mli1GaeoaFqHYPO
sOnOHjYHfdXhvhf9vfZKAWXKxjRflgBv21MW5v8yNPKpxJE4w2r3TfEkbFL6lKElnBN+KEtSypKo
BZOzqugqU+f2oFmYOzfZ0WvyeUZArPL6kwJ1FU8yMq48AXFkzxkPn7AvhPc4o8fFCORqC0LnL/1J
uXm27KRDhTcscoiLl7uTYTRfeJGgAMtLoCL6F3w+JhUOIJ5sotEJPeRitcQKW2eAsF2DbDFeOGaX
fNvH8/gtnFxa5zm2pXH/03Mt1qGJGcOqNgQ4KQdrp1pVwYRKDnLl8FDdlGAMH/UaywYgyWGk/fW2
jG+DzW+vxwU/aOF7eQLoWyRW7XItfobaS5G6IvTf/JtP5iObC8qbsdrRdxpHm4AfBKasX7qkkG9g
qhpRsr2iGrvOXPu46jDy31FKp7tk8WsFBFkb09EbcmfmGAPWf4eCWJUfdyptTg3W48gNe7jc5sx1
7bJ1Eth19mQBvPwNfM9/xKa4zfOFCFEaCrIcOJHlXsp+Xe4Zz0pD1y5kZ/pPBBNeMeH4Vaxnc50u
EkgUh2nHQ7Gaeay5tdqAYHkFBdt/yZ6T5a/WS8+Mtk8zIR7rruV8HQ7qfUpAIeaIEk/dAsVrDUWG
06QJq+8/srz8s8ruyYpN+BHx0S67VphfnlrEy2Ht9iRg0WUC4qFQpGturxOMygnViCMOVgdXaJwv
K9vfMq20VNhlzBLl7imC/NoLkIBcU2jV3GvR5SFdVPsQ/BKfz1oUmKvUASHPevdbjgw/te3Czv2E
h79KloxiPPHmMzVyvuz2rNyCWs/sO8X0BodXnDH1lFTTAaAFz5fsenEnPVdX9Q2ebeezwZSBWjrX
nbQrdYF4REppIuyHICZQmv6zbI1uCCgSbE5iXebO3fZkS1YeYG3mkzKFiCm6gIBPsfIw/K5icmwC
jYjN8tv6AkQLH5ZfvNj6yZ9VuK34E6JdRdyMI0zTtK80AHYjC5ddDdc81jNoLcIQmethOE1aiiRa
DQBLA/c74XnVrY7OlzYs0WUnOd8IYN+uC1jNdqAvOVSY+YYmaCxOO0VXOHZBVG4gTBBW4LmyFqL6
KPu9q5ixOjlW39ETYj85r0vUlGH6i6augMBR4kvswjq/WQ774f9m1NGdVcyudEWVF5gk8MVWTckW
0EpOBioBEMSR5oq41gej/4ViIZw692Qfye1DGFnaNwKtfAUipSgC4sY8a8O6hKycuCIreYMP7n4D
hOoRK21mXIB57GAH5UDsVAUaRK/RAMxv2834sL2sUO7NLC/4iJP+/3NtzvXBgzaKt2UmNNEXMYly
TFZStM4/s+0UCEH+PxO8F5etTZwgGImyvCcWsNvuik5ztYOTG3AuAKUa0Iu0M6fj+XKmuCJ/iAME
OIQdjh/ZDC3JsOFpCKGtWZxEjMw6O5PWcBY/axnm/0+Ex9ELlfNMo/rrZ6LBN49N22w6QJ0g71qj
mywN8ogwwhdo2+igvuMl8OUPISbW4uIeccXbZU84IuLxncCHiT4LSvzfn4ft7YT9dc1zHqH3RHdv
1qkXej0PjwsVVfZbbneZScQObG4vMKiaEUtr7m6EMWbOtnR0G/vkzBxarbK6HBSwju/iERsBgvMw
vqfBUihY4N6KEJIzlxRNQ8Pfq1QXNoZDfBBSo2xEECG0V+3YTTuNfe2qKAiXCXTK6wLz5lSvpjQu
kefeULSPqTmZWxzCwTQtTCxwYmsD+onmQRzjaENv9j5XSKPSvHBL/1FEUozlBDxhzBtDUCZBDvIm
ovNx2DRtNViB/d9Fwr81oyc5EyIqY8mXLf8Lj5GpvQgCwR2p0te6ClAYT/gPvB71PLsJrVMwTMr/
0gIeQ7MjEBJoqMtzG8k7Xtano1mEXR09l58n0F4Tf6PX1yF1No87eq2gJUfklMzEhbsdvSBq9pfA
6HD3Bxz/9p8VIVspLl0LqnF4u6u7KUFy4w1yBCtZuQlnG4l+6TQ4/firTHkcK9A0Y6TmfSrAHWb6
P9bgosL6stvET+Wz4WkT5AfsXwN/rzlgDTGcXIqjtGHG6ujk/Rvp4Es2V6BxDfbmu6JFkEfWFZFK
B9Hjx7pmDBoQq4zBohpCVyuJsnwambzux6lHSyhgOIkLUpfNjLTDs+E5g61GSMNWMHTFi1mTeznJ
NI5KMWA3x6laXjWqn1hYakBarbDkkxzYJaXjnacqRbgb5kRgH9MDMTIZbCui+phcsPdHooNbnVD3
4LLsAMGSrrrnlCuWOqcLV2wYrxtH4fbJFdxnk0OACS/+BWtNGuVHX0dF0P9QHnzajDH2aEhvIfAS
srOeR96Q/rQWG5W5vnj+5EVcfHwlkqIMt++SY015F9MBAKNsB9GWoUo7RehneksJBk8yGsM0rmc/
RIY4SpqApEeVRf35kY/EoTUisZQ3v+8CaIfEiPluuBf3kYynWlVTfMAxgX/fIPTjtGNvWISMGoI7
QpvJasRzClXw1pTNIB2Zee0ZvfuO7LRNLI24bEZlIST/v2ILTIUAAJCmcz5tYHP2Yih9fwvXLNNf
pU/EvDFaCMTWvn7qPp9sCR5wlUlP7pJdRDjSCT6ZWC1UqefB4sdIqsuWyOEVufVjGS3s4vMQRMzD
4eZStz3xxpilcEIM844bCVTANr6RmKcqzOdGQ/BPgv/K6H6yYWo+Qj1KWJjaszZ+U/LBAO25J81H
vSbHTjU1HeZibTWEU3ZV4WJ43jdCPzB4YrWi86Eo0bF68WPVZYC1iQD2J+bpqFEWcZCZUTz2zgd5
w0//fF1EUDmWwn/D5lFljYaz22zlb/9HUu1XKKFkQj1KvKep+VKn/wTRl16f7clbVTNpODtMmuxD
xfc5CZaubmkHnGTq1YyYUVI0uhkkapX921GXchOqbHfvPP5b/huxesrvehV0G1cESyyulWFPIQHh
nmQdou75czdeXpW2ZDRHnaBt18ePNz7ma53eWw6nCLewns1qAeI4u2pFVbgTkGjdUsiOdWbB0sFK
YA5cGxtnjjeXEBp/bUa8Xo3cJk3yohyQaTOPiUpwSzmCano7OHt0UiPVlUy/gkAWKsed8TEEGCyt
izhz9qfEaBNg6+XrujzGM1oxQ+JIQjGda8hK0xVji6Ygp3bvHQGsBTXvsj5MsWsYXKkEKfKs5FEA
Sp7OT89aExZUubbFQSs+bBv2k8SwS8bmHQBUTYBuuUiV/dF25nXe2eJouSTD/q6hIcdIoQBz+CSw
2BL1P28WkSyPnAiQtxbskuPlb96s5b3yYC02e71cAOsK1FIY4OAQ7908TS3lCQ2SD9uhi+S1mym2
NGxAA+AhdyOzdxKjLwDYISQrEYpYFqNIgG+354EPBuK0Ll6V/Ue2+nV0BnuZIx+tpo0Y7EFwJr99
xXXBi5rNz5GJ4RBZbEaiYy3KvWB69jxxDZxWHc8elg1BvddQTwuZtA+jAKS3hkLTkGErZ+M0kZZw
mwrGoGwyl5dFlTRpLAi9JVkhF3rsWTQzRaHAGWeh0svH3J551AbxU0LZRFLTTNli2/KFVIAJvynf
ZY1avzPzgYAhfZxwlzcnx4YXwWacSqhMGbHmtGfvlKGknBbHq0jxC1/040bD/icTU2ltcWad306K
DJYfB3IHIGFtt/RWY4M24gwLbrkb+nV5XE+RiujwPMrdY8a2HJf2ugTf/lIRCqGAimY65u+WGa39
Gta48BHsYKf3m4UHb1yiqr6nF4zGW2xVIcogtiMKWLqksYpHTawzS2kugypTWQhN++lSh6+GLDxH
PNiB7+XDQEnS1V60jy44qsxoVTS8cVWFOj4tCowoUJv6N/XFxbAbFkPq/J/gl/aRMUOBIzPhOQ6X
0iohMJeqUpu1LdfwJ1LFFqUWKItm+aBnscZ6amb4SEwkPzjd6tCihyoqemrOHk6bSpwKvZeOdqPI
N4CXR5sBxOH0EBWqspOXW+U5QqmUDHmQOV7r+aXNQDy8sqkGKr5R+syVn4oY0+zbo0DizQChYhzr
DnzTh1awf/2W2LB2/8hnOQYMdmd61CS9CSOSD0Dd9udrfiMVKEZL2kJ3PTPczaGypmO2jZj0yWxE
klIBg6o1v9vS3t26Emn67u+s+bUn0DGRBOchiOhHBOrMM3UzkDpW62nI6ZG8YEuqnxLkx5uZ/2Y3
jI6S4fyOUlm2VzUwATUeZQ4tNg//X5PS/YYeIuzvY2YY5WI9cy9HUaeVNqHLATzyQotKnD/2BDoT
YRQLorwipDPMgYl9VoGfntSltGGyC1yqWgSg1VK2/D/RJDVHhbZMd+P2dwnW0v4c8nOJsQCRBLhZ
lLS1sIOe+JX6m8ACJmthOvrMk/q+tq9UHb4MYBmFUBFk1R1X4KqDgoW2sTWcCzqeW1pqh2secBAj
ebnyx3UFcap4cSYh9QSbE/XUIwSIztSNJaen8zXQYg2niF+PeVfy9PkYvty5hMZyUebM7cNXm3Gk
vX936qAnAzKjV15+gWtbtlBA6uCdcz2qnra2Exx2sgWlPK0q9zlo2CMrcvCSKezhUBayrAenTEpC
3a/bTlV5xFj2kb21ZQZN0ijbZdYA6QPyzjVbbPsFtkexmf1mAiPf4Qdv2bqJcTbKamdlI77GUyL9
Aj/Rp+8AxtGvgg0hlEkDXC5el50O/apQm5qNH3KL00+dACsml9DXvEBrMcyRTqrAg1hWgzCo00b8
OXu+bcX4uDC06EgDjhHGUY8Ur7V54qYiaeLw1a/5oh52/ReQtYgNkt2ODK8ld6KtnOS2A0JjRoj7
rqEk+Sg8Ksa+yL1GlBdy5A4dszTVJeNTo5zytaRVYVSAr7w/2fC6/sESNfO/36dhqOE/kNCOaKxC
Sym8KMpTwlAJ/NCEA2yIrDlhN952mccXGDlulAhSngOz2aL4r08mxYU6utxZ+G0VOY1TzzNetYZA
oFQ1sgeXA7fxHWfms7Qqhp/7Y38b+45NaFyRj93HlZww86SCRULpVVOYI7qHfHR41tKYdJnfEJsm
EVi2AKnRmcA2fs8QIYG+3zdR5BuIfejOVRmtMq/oW4UjqdsVoluue8aHFgmCcJYhVFiPYfi+eNZE
eD1Wt655NbMyWtZhE20+bHMXFX+OnOiCRWsmK1IdfSHm+Nt1nm94j6ORHNjw9msyaijwsr5GuJe7
lcmtFd8QYQ9jJ51P5SQO/t8Xbs3utbUHeIi1Tprruvz1Y7tEiciW9JpNe+ClTzubBaf0udxc8bYB
H+fHhW3XJl/xdNsPAnSTvM8NZaoYMxPQ0plsedpKaDmdpUI=
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`pragma protect key_block
Fmx4dIIaTGloYt85GaJyQz8jzXVspgWlKF2o/TueOyXpklaTlVIgrfSbLNUIMOp/XcPxJlzfQ7ug
QV4/05mtOg==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
Dh8zBOlPCju+QcHT4zAJroDB9mk8sgzcXolToG64oky8RNU2+RGy50HnX/2mRqNt+3nX0x2GfKNO
OFaiB6jcvvYXKkLZokLqexZBOKlMXwuqgfjgUiF06WetaIXYQVIfX/HIpPC4K7CGW2WrU5A3RzTP
Ra2timh3TOBO/r3LTPM=


`pragma protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
BsEGJ1qrOFWQS/torLntvyQm0h3NdPkvf6nzRFshcTOjuUzbDLlUb0ZkE5LMoXTdePNoxwbijwrL
SRn6YqINBqTGVy4rGNBqfEXlOGZ3pBfkSIRL6F1oyDzrdGzQ4t659lbFD2z95Qbq5OAXOzsX1t7F
MVUCxsoAWIpZ7c5fu3qGTsXlIige1gLcwDbhlBnPbw1RAHUfhk2ol15y5e+fn4A06dYPNPujUkhd
MdFTMN4YD6FjKLUqVCxcmjpqsvtvDWU9cn/nG7dd90uvKTD05uZFWce/YacvZZuuTvzHDY1SuYkP
G+2T1LdMHZxXM7OFoHjlqs6MW8CobKiq9bGJPA==


`pragma protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
J5t+n1l7hxPUlJGbT8Qw6N2s9CrmqMa9SST78zoaIhvFwUjR52ZFrASZsjHgVmW/YV3RovFnbGa7
ZYRBoOyxy/F//qfqzgLSHfJYtnan+3n57hdoKND6rc5X0X49SPDK/oWh2jvYf5NaMwXYFLWXCwpa
fP1/Hc1j4gHJzJOgSS0=


`pragma protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
J+i19Ae+ljLBlW4K9gts393KcYWnBDRWNc+dWNnPzMFw+URc8VOsrqll+j+kWTI3+iW7Jt6SzBKm
feDmVMNcOUMzGyDcMG7KbZ3B2wb68ndLGmiAUVtWUiOKHFARwgTvYLWwDbnvU+zRE2rz8z/3cKZX
yOHS77UVG1ppw2evXi7yjGeRjj3SG/qkBSRNLBr7DeVPtrgm3Fb6hvhfjQDYyGj5rbLUFJHvGvM9
PTHV7TAE7+fb0Gu7N4xKKr3RMBSzy8pDNDBRHWLm3MXMt9ltvjhf/pufuFrTfyHO8zaL375Ag7NN
8n+1jWKiOdbxALY9jb4hjgqKWG7hHBoJZoaiDQ==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
q43Ti5Gok/AlgHaZ/e+biW4huQsdWtrVmXfMrupT+2Qvp1qvatouHyXVr0cpAadHA46Bw52+EZg+fzFENQ2xcR2FB2Ptwc8Isvb/pX2s50jd5TDu5e8xYyqBX7sTxmKR+agtgUIHdhFH2Q/0ql5NJ8pSQbrN+yoJ/OmI7PGBBwwbbGKl4f/z8XIovHAvHrTOWS4plUYXPHZW1FTGuY29y2iXi/VVpWpMkrmVtr+BOEBrfoGjMKkyGysODcur+XtCNlLMFRoS8bzVTQ1GL9mzdb6tHs3X6KqBKrFf8zm01XfaVri9RpFTFKyL9lQylrb4BFPbYHDMPUqghKCIhOsQfw==


`pragma protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 64, bytes = 128)
`pragma protect key_block
f4Y2/jDy0Eqp3dBCdSQTObRFsB6guDl3a4B5EmZg1CuqxTDuVXQVcAAux6tML5NkvVzXR1wKy01VG2uOeEhYwbQIeLaKgXKPumBjqspGHA++BJl0AX6+1wkj3C55c4lNr1XV8XMrfxbgftRASczJ82cWeVldIqFuTjuoxJ5wykbv+Yr4wfGI0gPGnPz08rT4QeJmMleP/az5FcKR8SH2AxiqnCgo/uQfAwJIVcubdt6kRt8FXNVJpWeVGwdUHTWNtdjLQhVV3JbUHRx9VLMFf7aIjF9pKPLG6Kzzu0p7Ugp0sUASWZQt522/2kQXWTR7nsFs3DjIgaWk9MUcbvq0cQ==


`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 64, bytes = 9120)
`pragma protect data_block
3EaoaHtc8RpFkxyfkvC6z1N8noHVeUE6OU1557nSBagGo0IJU0uXvUYMyND6JpIoc/tav0tR45TL
D7+Rtb3UGKqyz19E/K3oR/C3A5mEG44FhKaDNHK+jbB3Z4MN0LLAGiB1z8WEagBBg2PC3UUuZuuj
3dtog97x39bL9Q8ehcPDnxiv3joqIhC7M4HGNIFa8x6J16e0ZS3rzqXNcUh6HSmS6HHRCHsFzkp3
2zvZqmIaqIwOU61WOMxp1QbvLXO1xS988qd4Hpv/rEUnz/QQQJ5dC3d5ncWChOMN2HPG+uerjEoj
LC7tTw4Wkc2dWmnLF9W5C/LuzyWXVqFNa0cdzn83RR/aPGX43L567Olwq3iUDjdk+RUV8vG9TLZI
r9LuvI+LL+cvp7zDHnln4mhVCTGAxic9NdZppSMhjorpIUER2xOXa/CSjTUhSD12nVk9yGWjKm+h
OpsntvZ5YvOvqb1ZrPaLl0gKonTvwQYG0+dwWeWdCkclvyJQyGsfkgx5JvL1vcmeV+tEHgp2q0aC
PdUNz8BtZjRQV3smlwFp/nLudTiSF1Y7dlVfBcwIPNdkH9Kpg+m60s/vNM6IfBkOMCTsHu2lNZXV
/BOktdWvUYiXHj10okOXbQTzLnUz++naAFsZc6jKqfDU/2RWNZ7DbFuBeGjEpLj0izBQH0ecvKUd
xWAsA6e8kRE0nMT5qP6+9QbyGbihMLcs0X3v2alzT2dlNPTfrVF/BVr303VyjZeN1yhsax6ikbVt
erAVJSOfcor8MUBSPdpIxD5mJEdvKfkmNXomA/Z5rTHM8GwVv6XEOvZs5bt//N0i3Nmd1BoolGvm
npeGh08TqZl0vjtUmwRws18gYxlOlitbtxW39vy07ohGiytifp9xym1vIxSYMB0D9XX92oQwzxr9
xaG686XUpDBzqCPngiaK0yositZiG4bmZzY/lhqZUY8v/kTryNJWi+HSlHFSskiQThue12enz/7/
M9N9demwvq5etzekhKQn+kmis1HpUzmAe/+2teKuv2K9RnqeDOvJ+rbXNqpKZ8ExgwzDBJ3dXCiw
tYJRb4vDCIAlAe6lbl9i13UCUB4cUF5m5g9pK9M19+npNaqMVwnEZhsfXmF+EmW2lt65Hv5xtPDa
sVmAedgOBS2FrSlU8F35QHp6neRgaMEyqcXMgXqoPsSRkD3wmZp2y40t/sOekJ6LSNuj3FCpZI7r
GMp490yyXtN9CvZrsHwG8ZyxLe1V9h6ZXU2XMqbeJrDzK2dcftKPjACjVWIaau/1s5Isi4ZWiHVF
AfIFIv/SWd2ZnwStWUMYOqZyEL0eAiIphooiW5ZcIQUH/kY5d+LzvUHtg2v7/k/rr8cJElgdH9cw
QCZ/0IJVLW62W8jGxs0xrHZD+jBkThrxgmgoYeGlG5KQ7M8SHQ/t0jhgr939Q1CJx3M8UqrKbb8l
7DLPsgPVLsSRT4Q/4jKsMqerl4//13rvmIKmyIiLAAMIN1gBTpz1mzbYdDJxH/Y2ywJ589VZg19k
3I/3tUaRhSh0uSNT+LFFZUC1OTYXQfjDRMCIn5BmMOlRixA5pNMWxXPLixogaCHY864aVc6iLO8a
IKhpuOhktRpCRLuzbEdfOhQ/NKnhBjG6li6oUoKbuZ2Lllij41GNtrK/jcELK6pifWeUY7hlTXVg
rYZS2Lf4TGV6gdpkV9YNytRgFLIxyl6/ZE3WScWFTL7SBMl4au/j3k/SbD4yiMRjZnjJiQ2vgPHr
RGBx4s7FXb8qOC6L7ZdaCGtXAiKhF3Fe1EvMBYs8fiqpY1iN60QxSbKt4rFyWpeVdE2NulcrZfjv
GErNcyYtxcq6MWT74D9Cxw3vtGEG7QxzlPJtU2Qwdibm8xvjEnbIT/Q7yBBN+pIhPGrXI66DE8xW
iUaPm/i/uCdsc+TXpoBpaZ/1tzqej2HCkf2xg5mvR3tmzJqrKZCIGOZGiRQQIPUUsv+CBf/Ylqbz
ykDNVKCgaAxVjDDnYSQJfDkxCJmc8hatTypcIH86EPnmFos4KFha26/eahYZfDsxepyJ98iZ3X8p
Y96AuokKHsXRdqLdr8HLZBorZ9nOCMvhQN6H7Hj0LicwUs3Cto9/tf3NADxn2C+P+orbKgYXlPjj
2x4OKwL7mRKNSJAx+KoJjqdkn2pit1pAVbqAA/a7Tkd/u5ivZ/XDEm5gCL+gPXU4GCQQbZtbIrw1
r41vMEQYtDPjMCztfGV0lY6fwl2RiX321+GXYD93Du4PHyn/YfTV3eDr+zf1rwoQKb8pF6p85bb1
PZnM+1S7Fqz6VV952gYWBbfodpsrV4LZemuvvJmu6gYDGarBtW2Oc4K34jSmsOVLl6oMJuzB7fLD
SwpMPuPi/2nd9D3zOrUxk4/RI0+eLqSJOe46gLFWs5vo/xnJ+JsYrO7b0z5aL447AdB8Ku32RcPy
d3zpnlT4VUdDxh+hAOscMzIFhc+LS385oMJoi5X34L3p66lytl4V8ACeWGR+wHxGkn1ERpYFxdrV
iZq/vWZ68n4vcw7WooYikGq+qJKs4lezCROiQAJcO7+gyjQfiZMmoMpFUSZEnF6O9CM/8PTmJvYf
FjZA4pHAiBNQSuHRj0GC/FTTrLYia0qOB4RIJjkT/K9qD5GrHIoq6ygRapu5xq7DuVzQsT3+xc+Z
y6ituf4D/Ppw1q2xr5YOnh99ipF1PJZ+wqjR5b6QFuqJRETyx5nWNHpegF9Pmkz8YUOJo/u9iaV4
M2p4u3EcjvYuiH0URmBIjApQe7yQey4NaO0WRPo6OkPqmdcxexE566BFITqse2idMfs2kPJeZ6Yn
EUtZHvqEknoX/kZ4Emnun0XjzgLuf3dv3RVCGnw7qYvxMoFi+iasaPLN7KbNUGDd+V6UH1x5xGzd
Fk3zC0yO0cglCNR7bLb8Hwg+1gqCL1YmuYXVvqMck6PG70hvjyG0fluP/X4UfZ2k63ZncHBKfBVA
5SwT8iMkihAJWLJ4tSV6r7UBEgJbGWzOQhSQRIFd78Wgoq8oQI5aIH+EEkfifggWDOi8VPTIEEE2
I7dpOEAxl+26T6nEmhBJiDSGPeicoZwKwSnUvP/NAvnEbMRiuuu01J//Ue+bYfzt+4NnrfNHtBrp
XiIgtA2iCmI9nFFcQj2vFSoEajDkCsyCLsWNWbAcP0ZJZ8ZEkDTW11iv+2snnlVndHiSSSEbGFgc
7m9Il8DnJd4cYkXSaLkDsY0dtHpSPy9w+45ApriEoc2WkBFP6zb45lz4XDpJ3c6Sy+qYWZCBH+r8
TCbFu0OerPTkwjyM6U4tnOFtGpbU2hg7ai7NKqznVCfCjvW8icdKRba1CQGiiPKVJvT2yB2yJ/Lt
S/kdA/pS9OGcRjXLMJ7skdQncm6HYIWIyRqM7QKrhEgR/Xsokmt+t+3vrlULHlk9CB70yeDvCD3u
iOcw6xxyTaPUbNykXgkYrc1biqDtJ25+MJUeEAVH4LAZdagtDePBFoVrH9lOfgiwLaQZvqNgcZ+7
embuA9he79EaEOW5/G3lUbixcG/ajfg6vd7AV+ecKaIKVUtyhSvwUuCzf4kLs5cOQTnE1HY7U4Qn
ZzmKnG5WcA2xWS/e8oQPzoh82WBiNh0k90X9eTYA4rCdHh7+zpSBHIxKI0s5u/ylSknhtoV6pMLG
8y4wk1o6Q/NcKvoFBeamrZ7KMNeVeluIW7unsHXxx0FFIfc+auPeISSs/OqBGfzbZmokibUL2QGt
cC14y2a7ZMUE/QEw5eosG7/BNGSmuOWN25ZyNHfLLTGO91qmV8jtHvonxSBc0629l5sedfbjNCi8
Dx1lawNptRI/emwBPpKXyQP3Y1GiBq6pSzkaPD590p1ceh41TNIaDjPA9x7MLtRW9s5PRrLMTPik
6hyHoUMCI+/dPilm0Da/fS4986QwM5vDFA2vPcjJs959lQwgB5sYYODxm2PEb6MFI58qRyeDOd3O
TCmUsYQQwtBPEtAXFag7DgfGTRkMhJfvEG0bbbzWODAIxlZJbvgw1J9WNcreSObzcBrdhuGTc4w0
jvLH6IuHr838nbxtz9xphsbaBiJGyfV/9LURgAfanSbVL6ud4HkPGt5QPcUpbGkiXmywTo5h+bCa
ZpoVQdS98cEOMfmgKTotag0i8z/C9gG8vPqEaw/b/v8gF9GoakyTvQTl3JyTOMJL6JnUCYVsS9Dz
RswZgnKsQ+wN2LFG6yZroktGN8ok66W0jxd3vzAp/A+zac1YOEZ1KnMISTP0RDBpuNCSFhMBRIWX
vpny0sCz+Yfpd9m8yNQORce8rp3M/E3TWOSR4akuWmIVkevgmC759qeZ9U6j2dWWtz8OsgFhyO+e
wk0NaMRrJgfF3DCaCNh+HnpSt//rgdEN/VX5NR4ZutSMj4+NlXD3Sf5Gd6syYzpsy4cpHovGg350
4hUEDRm13V+Xqk5RGbuxY+QuwqGhEhoSYU+8A08p3fp0P+M8tvHWFC1u2z0scB6wrnD4fW357ETQ
K7hpN6WyeDx1lEE/bIjX8eMqFW6+jyLm6bGm7/MfFQ0ZtluJkTuebAE1Q2KtpmQMSuaZtyc2TShV
dywqGMaWufUc3hyFM4uLQBzrPFFo3R0UKVAdKxOn8O7xWB5umAFxBX0ta8TDbslL7ydYcX1Ta294
Nxt4keOOidUWXFF8tcVn88rEB1dqn2viBYcc4mqkEhpk9L8NJ5ILJ62FDuK6D31QM0GiEbjcaIvE
Lb7k0ZtSiCqYMTZNQjdIDwLT+L/D9KVvOel5ZBtJdck5CE/uj2Ds0R2UDhLewAz81Y9cHyFv9N23
tmufs3Qn4WvoeXG2fb9iEDpSYfmd9loFw/bJPifQ71XfwdlzJTaPM4kyi2ELN6qSA/xu6kZOhFn7
iKXDIBdNGdJnRARjvHGwEJHBuf0SE8Jre8qUEQyvw4hJptUZ+dBkP/8T14Jw1K6x7qo0aRiXAVh9
8C1vhA3OqmmqRnHtUNYa+Wl5U2vWJNiqODJjCwCO8c8rQSz9bQEAiKug7/gYTIsJycg8EDRFcHEd
3hCTnkNj+YYvM+m9B+SkMDAnibbVjwXLkc3R8f0k7IcWCWU7xPjETn0oaIDAc6YySZwSRFl9AgDz
xol+nq8KCFGwRwf2BzYEJNrJiT5cTp+7YPhPKcvKJ7ceOIBKvcGsjzkzII9D9w8kUVWkxw0rA967
x2R5O/hgpDaVZv5sEE7V92QmG0PPBoMUr1KIJ6x2NyAvp6ijGqKzsTeaRoDHEBp9AeqIIexRRWcp
WqDrlLuT2GJOal6t49BGh63Eh8RRzNLx/oU2V9kUA+GcakypH6mMnpQBzAd1HH+fv14B6UJhQwJp
IntW5Fz8mzXc3kTIOlZrGqsKqXSggh2kpZcRcH2EQ4cy+ceQzZs3dKZwGV5xHjcrbYIIozXAwsCI
CP5SDLrPqqWuL3526GBlC1sQrz13EEDXoUDNyFZKZhXvjU1zEwJmNNselo9mGyqnRgP3xxOkfw6s
LaAnNHtw7pwMnYO97PPvVpWxjhuIVicOnpG3sHhV9lrgOrsET4/NeOdBs3Jzo2Oh+Vk8wKtUUZre
ZKjUBZ98DD6DZIWODP4bTWRIzBfBT0xhvzV46uPjhl7Ob0ycDiTYDHoW8mqgPrFUApbKQCBHUZ84
xcfuG8UYbNYifyf25KRud2X6r6xFwO/Tkxr7E4XkXN7sQ56QlRq9YxlGaNpsspUpojpzng+jhmJ1
rB+uKQXqOHduHagwj1sNc2OujsTvgzZwTXJAbMbn2H9bpEHssJXsMmIlWXW+tbUerUXDDGR5irrd
B9edoya2QXmzzZIZ2+WoL2E2kJcmRCCS9gP0Muu3vJxlOqsMur1TxXaHYHe8rOj4Ch3nnRZM5cwn
EvGOkl6hD5Qd0S6v4ABZ3ATgTqSaeo9pLtantdXF00yKZtRWet+B3Qu/5WFCvWGBTTcO3oqidS3e
+Ctln2fA8tZ5r0xboS2BX0UGDmtqgVtILviQnS14RGA7XDUWP/8CK2LCLqX8gNL7D+jROCbhQo0f
eXl6LlL+wYhz2igvtUWNrRBQ/luQD9cKL1R4fza+eq7ZsVvQvKMIPHvew+vxwoyhxWnjkfMegd9g
rVd4gSobugmSRkNxQ1X9S3lpTLAo1CFwS1Ah9IO6eeol/jf3kZ+lheVhPRLuqFZSSdFLmELElPPg
RCdeeNh9xOzwQ9cHFLmmnWS8qpx9ANwEnMB15lREZ04OVjKBe4legE0t7aag32bOImq43zO8IBIO
Icl7cn8OmgN29fXIGo7qRahTF1VHNJQx6kH7OAEayng7re1qnpbqp2rXqecT1Z2C9rbE0QPG3ngJ
TKtzo0nuFtXW77jPcMzeY05AwtPlOe9NuKq5Xih5x++pj+GarZpS4+raZiR8NCXKo3DggoqoO1nw
y0cSAt3jnAtPUhyT00UrksOytDaU0x+Lqm0eKMM+vl/jI1VArwBpfkFd7uxuNxwvYNGcEhdUAuNN
S+UgsI8NI9fV4JJ0bHkZI5MgBqBKUkNm3FGNffe0QmMMcbbABiiiwFFt9Ds4XMaHtd7uhrR/30+I
D7VU4DAjhvIzGQn52IIt7Y07FsYKZb6I24CTpsVamkOBKbPIJEXq2tq1LX4Tl/5h+yAfzfZgfEa8
VyzxB2vtFNYbQgeqRYF+ROWfbZ8pJODv+XyvDrK/d9C6gMbZuW59iav5pwwS3Al4E7Jgpwtuj9sx
OsAVXKy4cyBuWzeVjr82qzPy/8ZDRGkaKi583cPh8zU9qo++UEwuSgLWbRq8wtDHSust1NaVl+1A
dx7FxGml/9ObWNe+EmeFLKjRmP5+RqPsvW+O7aqDvDuPEPRGTJPVgl3WSrIIJCtRs2083HGavzb8
e/HCGvQBzHNx//QyloTSkcT4XfSAqJ9zzugqStsq1ZTaasQWMDam5enlQclfBUXW6jOPQIPxQRjd
wmxVDJsGN2FhXdZQqo9wWpZU2BzmvHdVAykrRHeyaUFt1MNb+NOpqaClv3slozasFIZkhTGl31Im
NvGRGGXv/7Tn6xAAZpLvS0bYRLJpcKVcJDZayMcF9R6U2LTfpxCozEtMpdApdCp7h7hAG/iGo6WG
VV38+3w3q2l45ulJp1kbyfeDhnAxrLdEVthCVv0iDdNDrqbgn05gV0HfN2vtWqtfQqVYX6wz+o3t
wYWJFrYP/hLTzeTr30c4oVqiEQnaFfnbkVPK83UsWPmVCH8z0SZTLVO2LtkDHdbV37OzcKn3dEvF
GUzAbB11BCTHJAIalI530fxz21csGg3E6VY1HXYYcM/Af6fhBMW41Bqo6U1iQ/NR14AqLRT6NX0N
qqh9hG1NSc1AukWkQH0iSb+5Yw9p0CyUiuJXjM31hTCA8Vcj8I7gUjg2np5TDYu7Zlz93HNcJG4x
huHl5qMCwwWLWZ8vDjw5tR1/B6iROG2kDjDr7cUhqHV5/BbZiFWowuZ/do6BHOvB1FzVulu+n4KC
0I3qr3IFEGimICzIMbZXC5ymlbGrW42zZjFDhE6AzltzphYUDR8RRozcoHc6EZPWTYz3nGZZJqUS
w55YhNOT2wjwhiwWJzcsSBONpE2IvEoc/FCNagabTfR7jTZWnSgRoImDFUZKB1M0VDvhCWdh7zUv
fxAn1Pp8g11+n5hImXdzEOfhbhLECYCQu3S61gRlenUtpv7WRLJF5YIy+oKrIW6SV6re6ef7tLau
eH5hOOPOps9HnQBU0FtEzUKm2k/8KQD7kJhSkYAKHBTp9OdV91xhf8ygkzMEJV5sw5LJNMIIxbLU
gZqjN+mMeVsX/VCq5zL4vxcn2JcghWYS31LEsdR0vIIG5Lovro8V1Yz2ZyaywbVj3WZ7iA6ccF8l
Y1oZiOy+84wZjpIuHn6aChnK/6W4LPocCYBYk06UeSJuDc+6F4lwg2/w7jweK+Tv9uV6s7urXJv7
bv3mlXXHx4mY8inqJQq2P5kfintUO+6jaJ9pLQo0HlzsE0MuIx34AfgJ+UPmT5mfbSoSEILzeghw
XILQ1puSHktfvYduqeNs9pVaTeHAfs7z6bqvqZDdcMI/ZPBT2n1/aJxvsohzGuPHy2pwXDChCVkX
IpU8KGDx1whUvwfvbUnaXcWpKIGnxZRhSU/lmPlgEu4KHOqPURhKxS0C1iS0FKUuf7oZk5/ivlkH
Np0xds0yagmJaN5Ze7lOTgoN6xypkxHRFWbtCjF0TE9Z6lc4wptmTDzOrUwphk+bC3q/dFkZixjK
QB0ZhinVqglfwMAgHfea/xTUe+M0wrjKKAfDInjWJd4Fu3UYNc/lpxvc++lOCsiZegnXT45MRNt6
Z0f/ynXZgRmhZ0MzoJygZhHyKyAI63qdXqG7opsr76xGRXVJLlN/XK5X1w0ZCWhdcxLkCYXY9mYf
bAKWzitT5Zac9hMsBOyNjJGheQG7qRt54sEFbove0luPHm49AjVyfVSDmasDr4wRo14We1Qthw9F
F/8AE5ahe46G7ZCtcOisjNov4ErGJTv+f9Wpqa2M33SA8KDnSOLCkHzh4QAz7PlWtv4o0dCdVOpB
ZPj2PWLxVK/QDhZ1lK8gz6V558rFz98tpEB/rJCx44TNrPyYkDDZzjJ366F/qtmS8mYfIV9Y+8za
czA6BixNXxqMXmAio6DBAiVDKdz1HlPBOt46Ufba+VVE3L38gctaH3tSqr0ZtZyfGUQq6VGqtLW2
xQGkgmrzCklgtrfSaPWT5MMnwLUHImlBj9xnuckZjrC2CcHTpHnB9qjKXIOcfiI3T1oqKyx3VUnD
LNHJd+vGBNoZXH08FPKnXiW7bkspIy7PnrkLx1bZtzWxuFJ1l7avGuueW5Wv/1kXdWNrrHqvfP5/
OY5+uNQqIjvaMFMbVA96YqOAKAh2iwmzcWomt9HDypU4KPnluBHVkaB6t737qQW/5dxW7kj2IxlH
DQL2zIxif8QCinmBJjfbQXZlYCpPqs5TwK1EShMVJ1Ysz+2WvOdQGS/oS9napEIkc4lHy54GLxYz
lrs0BI0YXqTT6uljHX+XlCer24SKHc54xNN9sP+khsa3GfYZ7M+6pXlsDKcEvqm68SDm6e6creTJ
rBrSSInERX0LKmjEADTBYjT0NiPWZ0I9Esi4QnIcj00iw9+wFaCsHwfCdG3LdhE/kVT1ljzkQ3iB
ijNX1rCZTiAZu7Sla2icf3a3E14v0dEmderSga43KChplnlfjx3x4sQ0i25uFYjRCXSpQOY0McZy
6ts6paeu6Oh0pPJDjVT2Ps+fBskG5TkbWCJg3qhzyF2ls6fDYu/bCmOeiche/T98vOrnn0lnKTjy
cjOrwSpmZSB9fwG6lqFJ0PeS9Qd7GHrC+lfUtyPp5NYJN2fTETtfx3Alk83diE0xTPZEoTEOntVs
S1l9D5nwJhziJGlAAfiukjnuiXjrpuxoFZcgUNncJN4KKgsVXnSEKzDkDV79WDMkTQ6gh5oqxZxt
NGc8J0+fXeMKQ0EsDKfPeRjjgT50wppnG8yNHSQUL5C2scEPZYvEb2Bl4U3nx38acLMq16Vh9AXb
roe9XNJfKuIV+u8riQyMXjebkn1Mn6ndporxl7Qb/6PYXMTguCYyAbUNL1cxQSqFff5QGOx9Lc8u
n0VLdHLjQ4yMahkGgScVjmA1XiqSW89hXKV/KkT5J+LUWagbR1nKU8C8ZasRPPMfQmSfR1Q8DfDk
VwTE0mwvSNiYQLaaMTiy5gvjjCo/RgSZJCZVkqod9GRr/xg0X6+Kf5EmMb9YNcABzvfbQDRxNv5c
p1HxDBui71psH06brP06lk+q8B+NsMw0YPpjTKsDUEC26qkniQYG7aeHfGA1nRKZigFg9Hy91Ab+
OoJUrvpapv68yrV1Z6yywGYU+5Qr1ZmMNGdnULESmdog91zZCVcYRTJchGHhq3vs44eUhkWcE+hO
4zPAKgpZF2R2uc49mzHQQ66rmxZLA2xSANKljtGJiidDbzpX/6xUgC09b5quiTZli2/9FGaqAxFe
2sNdXajarPAcGCvnXDVXhnaO2LXWqflRp05lJb9bcPDYtfVRj3mltaS6rYnrMFsvbHqoSIIqMIz4
CwHZ5jt5hfgp1yayM85TEyb7AJRUs7EVPqnHt20omNIA/YycGzhcQJZTWKptDqwz1CP3zqnDyYMM
32YLzTwexng0QENuJmoZSXmf8JIC8PR12QiaiKFB4E1RBblw080xrPM33jwjiLdL50oydUI2PCKh
rwL9i+fvMjUdle7AA5eHtvnV11HbzqpdqlwnEqjKxB3fuXINn4mYFUc2FHyskWo98EqUI0l09I+s
yyYTSkY86dBEpPTUvBGgmNEzga8nIuI7MTDm+M4muYgcW4FLHK9DcGg6NQ0CvFgWW06Ur7Gwgf3f
j6Tc6WygdhSRdsDiwvltt8dL488kaTuKH5jRZqxZrRW2JP0l1RV5FsIV2YMrZIdSvJbNqShr4cHu
ADCiGk5w+xJGXI4+q6Fm+R/k54hvpNOsPVhz9LnB6IUQCiescUKMSOaN0I3fe/2QaKeSzhTG+/+8
ySw1A/WD/XF+hexgqjZ8EESLrtIJ7JFUeeA0bwwkRWFNdw82dgaLSReIFu1rP9i2SIJ9wNdNo8oY
DD/ZPGCSGhG4/zgGZ2+L2vH3LWfNtozGK5cXDe5vt9gt7l31I4n36DQpF7iNtlNwI5XtR+VhmxdG
w5sgtAhs/FhAMSKjzUvzgkMZhJqBPfdwTPiQhllXwbp2+EBSNK2XiUsrhCq+23HYgLaTxo/ajqd3
/pf8faIw5PkwuB93tVNDugnMblDjIBCZ9Rdsy3pWBqHhdTjmqVVfx9sqKjtEoDXr0XFhlfzarV+J
xI7pBd+d2RNWkDiMwUemszxvZUiT6KQlgLrPRlPby4eKONkvZKuYW7O+7vpEZrbrN1zUAIc37ffh
x5DInDoq1VDZ/vtr3kN2+RIAhi0yMwu90SDxdRPFTjaPu+LxJ5cCUfO41QpUuSU7p7JzQfrmFOiB
dbbRZimeTNfLBcS3ZI1Dyu6GtVQvDV29a6mvN5DaOQsWspLmGV9H6E3AkQFQmud7F2O+a51pZOic
JiCD9tul+KGfDIHwWuJx6nkuKln+wc8t0tAGFBR/qrptQcfNBaMmCTH04nJ0nUbFgG+djXC4Pz0c
/GwMW80kbA+dKGudhQKs+7DG+DHPpCPIxKuqtlMStp7SKQq+7UsTTXTT7hwv54M11cKRRh/RvnNN
OiBEtZb5HB/AvbF/U/7u4eyURTgD66QrLG9LLR9KBchN5wyt+1UigVDFV7XRUHBppmidkMkhgKH9
qCuSwMfR5UwBa4vAQcJ8O08EaqZJTs1szXQkxvFEK0PZiR0qo4st51UgjjUY8JzrsFOvzV9mz38C
fI3emHjU4z+yV/sSHmMHr1Qmf8eq3Fg5/AiTAffKv6YjqJxRqAXSSL8le/XBFjW6G3QI4oI0L1Pe
APfxTc7KuwONDDd/ouMe5tcJ4lVPs3WbQhKD1mAKMEt3xJv14ckrvpSy+6UxsrkR45+13BvWSFQh
AG+fZkSFAHobfSyY93D+TQZhDc2pRgG/9ip/cIr9vPXerpO/tVS1tBrNKqyZZzQUaKlZpruWR8Fv
8ADGI0Y9ntO1pXF8aDHJmq7mwT/gXxuj6Z0Zfu1lPCOpfdA1F3DG5AZVkuauKyBP2D1n7c1bHMLp
Nx2+6ahRS3s0yUN6FEigDBlFcgrLZqfQ2Qpv2/TLFwE6GHDpKqm3AKh7aTgd5LibkYvK/vWDOZhM
vt8snnaB0Z8oQhhmWTwdkAQ1FGLGa0PSbX+0H6C0Triy65S8cB5lFKyimi+vxLAT1i98CnGEFzN1
RQ9PCjoLwWD/d1k7SS7QcGtfES2dgDtOXuawPGVG3wYZwYduOOQaFdFGXzmrcUbA0TWiJrz7Zu9Y
CDo3ioOKX1P/Dw4lixH2sOvpWxCnoDBw8tZKraFS6j4nBtmbvQvJlYhzyog/+JJUSFGs/8kB8Wuj
yWPsZENdcDXhPjn+M4Pg3fDyVaa0mY/ntE+DE2hW7b0GKoCZeEhO2myjp17ok4SSaG8K5MNVwcDZ
nxMCIPdpRtPpGfsrlstYkIHPxsXJvsidW91Id/OJh6bV7kCfJ7gzxE+88d7pFHnd93s5EewwXbnx
SJfXs4Rievbhx4aGWpcgN3pBGAM5pZ1sWBb1b9T6e7zRUHAHFCEZWHaBRBa0L7HiSidKtNW+4XbO
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`pragma protect key_block
Fmx4dIIaTGloYt85GaJyQz8jzXVspgWlKF2o/TueOyXpklaTlVIgrfSbLNUIMOp/XcPxJlzfQ7ug
QV4/05mtOg==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
Dh8zBOlPCju+QcHT4zAJroDB9mk8sgzcXolToG64oky8RNU2+RGy50HnX/2mRqNt+3nX0x2GfKNO
OFaiB6jcvvYXKkLZokLqexZBOKlMXwuqgfjgUiF06WetaIXYQVIfX/HIpPC4K7CGW2WrU5A3RzTP
Ra2timh3TOBO/r3LTPM=


`pragma protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
BsEGJ1qrOFWQS/torLntvyQm0h3NdPkvf6nzRFshcTOjuUzbDLlUb0ZkE5LMoXTdePNoxwbijwrL
SRn6YqINBqTGVy4rGNBqfEXlOGZ3pBfkSIRL6F1oyDzrdGzQ4t659lbFD2z95Qbq5OAXOzsX1t7F
MVUCxsoAWIpZ7c5fu3qGTsXlIige1gLcwDbhlBnPbw1RAHUfhk2ol15y5e+fn4A06dYPNPujUkhd
MdFTMN4YD6FjKLUqVCxcmjpqsvtvDWU9cn/nG7dd90uvKTD05uZFWce/YacvZZuuTvzHDY1SuYkP
G+2T1LdMHZxXM7OFoHjlqs6MW8CobKiq9bGJPA==


`pragma protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
J5t+n1l7hxPUlJGbT8Qw6N2s9CrmqMa9SST78zoaIhvFwUjR52ZFrASZsjHgVmW/YV3RovFnbGa7
ZYRBoOyxy/F//qfqzgLSHfJYtnan+3n57hdoKND6rc5X0X49SPDK/oWh2jvYf5NaMwXYFLWXCwpa
fP1/Hc1j4gHJzJOgSS0=


`pragma protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
J+i19Ae+ljLBlW4K9gts393KcYWnBDRWNc+dWNnPzMFw+URc8VOsrqll+j+kWTI3+iW7Jt6SzBKm
feDmVMNcOUMzGyDcMG7KbZ3B2wb68ndLGmiAUVtWUiOKHFARwgTvYLWwDbnvU+zRE2rz8z/3cKZX
yOHS77UVG1ppw2evXi7yjGeRjj3SG/qkBSRNLBr7DeVPtrgm3Fb6hvhfjQDYyGj5rbLUFJHvGvM9
PTHV7TAE7+fb0Gu7N4xKKr3RMBSzy8pDNDBRHWLm3MXMt9ltvjhf/pufuFrTfyHO8zaL375Ag7NN
8n+1jWKiOdbxALY9jb4hjgqKWG7hHBoJZoaiDQ==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
q43Ti5Gok/AlgHaZ/e+biW4huQsdWtrVmXfMrupT+2Qvp1qvatouHyXVr0cpAadHA46Bw52+EZg+fzFENQ2xcR2FB2Ptwc8Isvb/pX2s50jd5TDu5e8xYyqBX7sTxmKR+agtgUIHdhFH2Q/0ql5NJ8pSQbrN+yoJ/OmI7PGBBwwbbGKl4f/z8XIovHAvHrTOWS4plUYXPHZW1FTGuY29y2iXi/VVpWpMkrmVtr+BOEBrfoGjMKkyGysODcur+XtCNlLMFRoS8bzVTQ1GL9mzdb6tHs3X6KqBKrFf8zm01XfaVri9RpFTFKyL9lQylrb4BFPbYHDMPUqghKCIhOsQfw==


`pragma protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 64, bytes = 128)
`pragma protect key_block
f4Y2/jDy0Eqp3dBCdSQTObRFsB6guDl3a4B5EmZg1CuqxTDuVXQVcAAux6tML5NkvVzXR1wKy01VG2uOeEhYwbQIeLaKgXKPumBjqspGHA++BJl0AX6+1wkj3C55c4lNr1XV8XMrfxbgftRASczJ82cWeVldIqFuTjuoxJ5wykbv+Yr4wfGI0gPGnPz08rT4QeJmMleP/az5FcKR8SH2AxiqnCgo/uQfAwJIVcubdt6kRt8FXNVJpWeVGwdUHTWNtdjLQhVV3JbUHRx9VLMFf7aIjF9pKPLG6Kzzu0p7Ugp0sUASWZQt522/2kQXWTR7nsFs3DjIgaWk9MUcbvq0cQ==


`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 64, bytes = 30352)
`pragma protect data_block
UQotANiDzfpv1KjM83dD9iQ0/bR+lIK74urGTgY+lDT+Yc2xY1I7cEbdN4Y6WUy+RLPsk+vsGASb
WUSS9HkGQj9X64RJ4Jc/M5Gx13M2KSvKrCe/JYak9ib36uMOnlpv48o9HALvA1Rwwln7HlvbmgRw
aNU654ReFKU40zbtiY9FnHwFlfnKjBJL/+ks0ci83+z2GE/cxqA2uXTvbhDn8ES+/p9IS237SWwk
AM66PGmdapPYdbFUR9nDSKEUmQqtXEimNRHwY2/vw2XzJtwZEI/sI4nJaWTYrnp/y1f8YJi3PI0W
taRwev9EVArfLXDj5y/jyYy+9Bw7PFbwQkQng+2DzjvLYNZlKvJK0vww9F/4WLosDf2KwGPaY8f9
y7JBcHHMlFvXaJUFqW7KxaH00FYspmc38IyvlY9aeg47+pIlylPFQuAg51PUnEk+onfXoKPkMR9O
ctpEmk+x46yTZB6mRXdOAjykhhJKcjHX6bgOlFjIvZCEd/sHubLVpph1b2xhijQ3nw06f/qY/Mka
Z9Rxd3q3aLLc9qhSnl7jXxd+hzNK8X8/I8L8t5soG1mVZVrxRiXYQbWEiC6lu870LuKwNqIVEHwB
6nm40TKddnL+BnkBRaylsPVd9peSg4eXjhs8i0Fi+JxyWX1kiFm3p5mrWfGC0N7gKady4ZhVBx1V
kPc0Ik49Z14EhbFed2FbK9v0SyrvWnCHy1C4bnbbWc8mtNY8D3RcBztiGlstCRPBsnXQLVz1qr1V
KhIQWW7AsGYWJKSGSTrciJ+zNf8RwTGCPaMTszDcwRs5NNiwo9dqfU8CYoQ1yKFsGDF7rbhFddSW
mvpyY8HmEd5Q+dVJNIrQtICOZxE70fICYc+rwfr3jg1zoJJT5GFNbo9GcZAWrEhuYWl0ByfanItx
TTX1uYj99iAVj2NEDM2RaIN2cmeGNQ8iLVpFeJzxLEdlQAaDKNkcywZY6tyXN8nhBYKCEmyr5mE6
RkGwJZOYNeeS+i7+nqR9XThg9tpuHtDJe1qlubs3mwCXRDFWMqI7F97tJerjGsgyLappFAHah6XO
gXaW8v+oAiXAi3Fbu2EyDPvjS0UgzQwzzZTPq/9+lFx3aNVHwrtfx0q/aIDe5B04uaNg43Du/luN
APgQSCElARV4XI4EKTKS4gNWt1C8TE3gD65MmGP2tbycyjkd2YFJpTjjtvJS2RHldeepvBc6on1M
DOxi0q9H9rmno8VqWRkBu2bliepc9GBReyc0dqg6VNyxnuL2a0MsXzVeirMFqESvgOlEbbMG4Pns
T4l1TSzrUt+XpMrQIBXgQBiWDcwus8ifQbCgNI9cAGEbEEV67MUrp/Tb+jl6h+WnKeHlj0CaBi0D
5otXZJ9E6YDIgysVknLKGozFWW+sEna6b22FRIesXlQUWSdOLGA8SehQYv/wnxPzvmsyl2NitGzK
p4ZK8qXPP1roxFMjv4NPL434xG85R+d8OKHyuXMVD3EyJOcjv4txK4wAvYY+Y8E3EN4Ptt6sWSpt
XTyZxY1TKOFM03q/TKgA2tFHczS8HgXroDeo5dY1QHP/CVEZEL4hS2mVz3JJuM793jUh5vs3s48k
U+HjytFRD3RKBFIKZGOIolts9We1VRkKN428pDvx/AyYUcGUTv/IivVPUUnotJaiBQOCrSJ7XRyD
mdIYr9IcJL2g+8pQCBFbVda3H10OwpVLEEeLorIpFf7S/TAxxr2Sr7hYJi+8UGH+q0EqEycnncqx
Gt0+t+3k7IcywmyANbkEyijMA5arGowKkYn1naOebiepD+kmuZeHNEy6PlXkudVTA/a63+O0gTCd
sGN6PHXj3FOyevUVeRAkpGK1cjmF7+U4f2YHlgRq04K2FBjfc+5PqAc8DygK5WChXilmkSZgfgV6
1NC7IvlHxFkq2yM9VyFbRzrvP9sTPa7DLYMObjTTNXed5TZDaxNqZ2y/kGRsbey8VACX26qM0zGr
us2SbThBTI1//+d0t6V/XaRRMFQskK6Suv1OCoonbB8L2CGhfiK0ckT3kt5y88h4xs7nbK12xEVC
iCk8uRQS1vqySMOkdlJxRMM/3vYBHUk+zdQz58omckQe41RoZ7J68lKrVPHX6lxtYqHXRbe3Vmtp
zHIevm0lIGSaE6LKJw8kpebckxd4/ACG1kwVdFddtk4sCF3BW5at82lmWX7J8cKgg5dnzeqIyuBU
h6JdbhWurj1odFySEHj5iHQxQ7l5R5kOLsMhMtTUvzurYb0cG7GugO1TPzV2e3gd8BHZvjRV27lo
moKlVvMHuc9S+cpAxSLFJUCejd4YIyllOP9dDonTsqHsGMDlEgQ2xqdpSNzvwIYH8L5WNyg7bZLO
hCCUdrQADQWINhXiTL1hynm6FPPHun44nlSpFyVCwOa7Wzy0Rzc6xh4Ks0bdACTk5gO6mBbFbk4e
unhwLg5h++FnLQmSJydmmx4L66PWJLKtjrNrN8Ge2Uug934Lby9OYkr+HYlbA1l49VefRgnsSGO4
HtPZo66n9to1HDclKf/n29FAl+dBAcP3q3YXHvwsimL08kFvswpW+fmTB9kqeCfqoDewucBj211Q
7oyU+LjrKK5hLoEYfkqoxJs74CnyyU+RUOGH6EoxaHoalMPqQFo3BaPO2cKAJMz0L1sA4Hv2u+D/
uex2c6GjYC0X0xppafqoR/9dSZTCasJfjrpISTn5ds1fkMGpfBcuAMEIWoouFdXCcts3g62C4jh5
7gM712ek6F+ZsjbZFwgPnzIBzMF7FKKh3WCMwAPfih3xzPxfpSEFUY7Yo5mIttq3YMAI/ALZqw3d
Rojy41PxRH1TC9KD+PvdJZVy0Ia2e2NC/HszNrpxLqY4umMQTxHp10ARGfrLu0TAioHk2L1N7cvn
cZDhlwhcQKCrUVHoSZ1xPAuZ3ZwNC0zfvHgC6CZPNypcSLzRKXldsljRnlJc+RgsYuv00MAunvt5
+0QUAfOM5/wnkreoDkOVbqWEV7IYhaOFiwTMury/y5YgQDxzBVx4y/W8HuvNrxO8wKo3PYPuG+9K
EPQnPuVYM27yxm2g1N+ZHW0eUU0FsGYJ/OOlKJdQrtKwnI7lvliSd/VA1XoQmor9qjDxoW/Myrpu
Xhz6d49LyRcTZULvMDeNQ2R7e5MGG+bxBkb/nqe9fb8PPTbMHvgpgLX9m3DkwuSbmX7Rxkq7Buou
I9wE76AHNrAABDnl2A4Lp/UHRC1leXjv+SnIPczNmttV5gK/hu0MjdVPUR7IfSK6bBkt3ivwQIRU
lFPS2G4be2D8puTQGKpls3KRLbLCWSc3mMVX1IijxplfWY7bW/w7+tTlt7y2MzX0EMt0mbpd4heq
3/k36qlbutwzjCW6DrfLe9DRnreoTFT/iKrBVd8DsJM2svD+daASgljkt3LrLg8nImx1+IkrmthT
VLAkS+vaXMAwzXKzYa1gLxErbdAHqMIDk3sFvC0HQP9LoOz3eTgCWQJm7v1qlRlHoPmk6EgO6Fs2
/07AzmSz0kSWu64XL/z1lB1qiGLZ957+Fk8oVpc/AZ5e4ifpXYCEf0+6FaqJklGca4+GaLeiO+UN
2FV/FIlxw7EuQ8lMchYQ5h454HG+68WLYyACfvvk3+JyTderGRBr6dRV/K16TcdW0EH9ikVLRF/v
rzs1Xrz0O0s5qFSu0gK/nfvYeHFPWM95LriCyhYTXQy6SOYHJD8UGOEngQhFotEnDTEBXHsaeFfJ
MWzFX16S+I2PRVEFO+B2dMAPxMIqjWeaRIaPNhRohZOM24jubwJMFkIcgvPH8HuAlbgLM273Q4iu
xV4zt0SBJ6o+y1ckdn736zr1vqYn+Ez4fi+yzVwda9CMHWHHZvj5js5O5iBcTI0zGMEAhvZhJe2X
FiDp1cRxQmY/mGDttCUU77MUhcZBLp/3ILEpbFJS+KdnCDSm6wBuhL54gyygWWH/Kxb+a0Jx1t3Q
Ms1dyP1nDgpVVRp0qKVfvp4CO2bsEhANSgm5wFtynGhwhytUYvCP1UTA1kskczYoukFPJhPp0JIT
BWHnBA+wT0k+I/8AjZOlS55Migog9nI/ScbGLi97l1WSIYTRsJT8LmFKze4ndmrnshl4wJeCBtbk
fdf7e1th76r/uZwdT5Mv0CQwp17BSqZ6xrrbHhfnSd1rn4XHBtLKGAhZb/X3Jrc2ElMplmgBSWw5
evtH4yQL8MDs9y1XdS34rrnbFOQYmyoCoZiHCLt8q+4sMSW1Q08lJyssxpq4eejxtDYgmPWoczqn
ca/W7JIkF32QYfRBvUdJqWAgbEvgcx+XoN2sSkHJEQyQ2QUnBUjGq8ecyWLAjf0EuhRZ1yo7QJnB
JXm8g17IrrYqK3+ztJ1uu9zFcXKi/A3nCYQiOdtn96DCeCsNHF8HXOeSVHk/B2jqFdbYMWKpSUqC
b87TER3Pw92E/nM85HNdiaOfx8icF1TYnUCxz1onzY7C5r99lARgXxd+ikDdJ4sSxJqp3kNM4qq4
vojrvPljwVbJlzhIFkA/KO0pL1daHkkFeJs6Q8VMxcemAjvngRFMDhMoOScrXp75M+Pq4Fb4kM1/
gVi6BeffD6tih5lqmBCphQjeYPj5LQR+AeLhASYbGQdnlN0xiKriNSixvPKmVcwmwZIncGfdKCIe
0brKrN/jmhqGKKncBCSXcWeSf2GsUAeUrbYREowTJWYruLHRTUtam1iKebg19aNhOwCGORw5VClN
9bRKyOHcpO3MDS1JcxIIyoABq+7+u6W0/xHXIKTT1yqYaUT8CjHBOA/TGAquhmHpIHyJyr8IT7z0
d1Y8J+rI0ubnnNAgQLdOFxyKDgXPBsFXNpGBFR3eJsKTazQX3oG01px7ZzJW0HppdSQjlbDBtkIH
qXjpH+kuUm5xvGFuJr7k6T18LV+iWdPfa+mITVe9TcpJCaW0T9GfHFAcLHHPKKv9Pq+n9jSlIe29
wq7hEkdmI/On72A2TK8deulMitWwjN7xb+121lh1QfGogWyKeRdMyyr2RorAzsWBQMzpcxnC25L0
9cffeFnFRmywWunQgGkITkDleQ/S7sxaf+7wOAk8sXEwpQg49WrDWNvav/37XDy9zZAJVwsj3DQX
KXQMR8DRO203pyrwUuQXcQr8kCBC/b1Uxy9+ubq9t0iObO6qzSRKUGGLWAFhgfHNv+8Bzv/EUVUA
Kk8Yrx6GVGHjXDjFynahSptjV60TCnvckq4S/YFjfaaWucotp/34vJDFM9yToi47aPer+KMCs9MO
C+SjJ5NoKzlJ1z135d1nYFhBwrUKa3k7qWkOThm37DuzRIrXWnitC8B2FpaUnVTv4VgaNUT8u61x
zUNQWuNXJ81ITcjMm+gPx03+DiWqgjU1ObHtX0Agi1vGHDO9/I+OQUlMLY8vGzg6hfE71PE/GYQt
Y0rGDgSlsatJGNIGF+bpppDrXr6EWM337AYwCVvK723DK7NKYbCX+PMt6CjXuQUjQxJ6vfiMRA4d
g3ArBaq54jZIjA0j5+xRfm5O9Skmozfw5mAfskjUSAZ3Dz0IE15f33wji4EMrDn18eKhkxfRrJBJ
2bcY07YslpT+Q9z6n/9Zm4mkneYmewh4+6sQvYjqukuJ2uUSz94FVQMAe0EFv9KTbn27g3b8XVRM
zfzLSDRtSPSjc9ow4X897fLYHw9zdMq76VML3c7zmKJ2J5tclysEzuWJf00w+lHi48yp9vI7PYkr
v3gJ92ZhL6SyQ2XVPZzhNRFnb23uQgIdOb/aqJu7cUrGl3pdnCYMA1uBThkZ7ZiHNRLVuzHj2Ast
HXV4IJO8UAKtd+RC56M0vwY+PSnv4ijEvW95c8L26i53Gji51i3jVizHu1aZ5ndd8EB63adPi7UJ
P6hUeryESDJHJBjp9vjZ+XXfxpL0/Czh+1yMqx14MUGM/pZXZIHWNpDasnfKS1Ycb9oaQNUxqYgY
b/3UfVw4WSv66jD+mlQg2b3CJA56bLSg89WmELbk9epLzN1LZXtSFzi2e9wrp1WTEl9dJ9eEYR91
gqfjizwC/AG5WMkZ1ATEHCxCWAbZfymuGL/A1xsOYupzavBLs+D8ilfKxmMk93Dzbyf2ybuup3Yv
12UGbbTh8/Dw4R/CWVjDSkHZu7PbcWYFc/rhEJLYsa+C8py3nW72UMZKEKfXoIoYgh5dO9Be/7eu
R/efXbsaLiY8Ob2GL/LlHAP5IwOU5/BtVjft+JxeOqF9nK/YHlAV20t/a3yyqaIB6uLVQsBOMwsb
hf7tqSwzJkkgn57OqcV5zT12LfkdQvyXVazPwMNPsJmQkCqBV0s+tDT5Jkg3Lt2nqt6ZKrc1LwhS
pYEuIq6u097sI8Vb1ORrzbitQaJPPuO2Z4SyLan+umu3hUS7lKU5M7+7YxOe5cTapFBPcy/qWLSY
N8jhMiLhZ/2amjdigN5Bvoy/BOsZAL82Unu4BMljNFYgNQATgfqRcER9Mb0C2fkhXXeJ6rr84wYk
QdSHKjNf1G5C2k/NW1n+H/IOEd8jTfgtch3wM9BpVMFePfy20XlEMS5lmUToZNNQZlry1VuHcapC
8Q0rwGjHQ1NHy58rocZ2cWzRDaEA+8S7D3rLZ2UTFx42yGoCFFUPPJDi0ElYVwNPTUbbd+OkI/gS
4yBG9mR0jTGEUgFvVhdNZEszsT1brMtoz5niDMAWlBl0x6YrvRHVmB7Cc+oGb850S7RmJNYPHp3x
vfGJcae4WG/IKIl8KY3TNPmuMWFeDufOMLvGk86TsnSySt4DjHJefbv+Hq3b6FCMe/Snyein0IkU
qhM0GJd4VtAsBaxlhXYFeTLIasgv569/W/tvQMCahjsPsfJBV9UAXGUFZ2tCFJRlXQFP0rC++hmB
IsamXyM2oVhKUEzg5FYuifU7GXJ+AxKAdKAwchts855kxR3vvMSRPQZOv/ZQ7CIVwGwmPFox+zzI
m1BzlASvnhDgEICEeXhqm4F9+SdbpamgPjZxfHjongaUc9LwxCpSHWicDX17tZynjfWizdYkbaQb
rWOuUoP+dyKHPxk812sgFegLidFgsLeqB1DrTrFZiaYthVDuA7I2wYVo/imuyt6aFU6VS3ZA7Xiz
oo7OK/HCB4tIUUTiWQQeyKJHAyuq6mYSMNmmnKsu1EFbe9FYSB5tqF2A5eOhPCS0p4aWai2ghaB5
yCiH8y1UZfIH5b+vubOGFiW2zvH7BqxJdEmH6K2kACGYFu5fBFpFsqaJRPrzksHoh9DsWzA65zsd
hyWShL+dtaGnFQUctIQltMv2k8WjsCPVQ9EbzXKzw+3oK9MymPWDllXf/kBS8nvn16Tv+22kmHJE
rTdDheJk5IK2jndSEYZWH79QPBCxLKEfV9nlT1b2qLczg7S6rDIV+T/chzXApEB8B/IVYn1AuXuB
wNGp4hvHff8YxB1F20FkUpKSsCIT4CLTFUxpnTwgUYu/dUWpnAx9V6lEqdHp1HeFv+gXVGAKIM8w
paQN2mXKJgJw4hzWC1+dXeF+tIgWHeTYIFc6ZAENgHXwoCpgMKQR/MVrKx3wsV6ofKIwyVGkyZzW
hcwmGs0bB0uJZTaHms8pN1wxHKF7JqFgnOVsCUYooc/8t6Vv72Bo6TmpP0SarR44te5DVR/K9uBZ
Yn3rmEwNs7hR2UXvDqOOSmv+O5vk3LOw1AUakFXpEViPhl9jkYN8QxrGeQr1Tn/RlEx/Ak63fQbj
4zETTOU85LzZhNEFf8HKJUTTyi+WIycLYZMJ45JUxT9t8GyeBgTmn9Fix+y60Uzx+d1erOVWplgE
hAbQmc9GQ7YBPBWdRXywrrcsoOyG4ZUN94ySlav2rWX28j+BpGjKxL4dGSZ1JwCjSUhW7vg8d9rk
pea7r3Hn8GvLf9OKhYrjALiXm+FfIU1kWTMtSV5tfZ8VG2WHHl6GFICitzu9d5HpxA0f2iFHfBFZ
pP6WKiiYfC0cL3DyDeBoRVLo1ksDi3uxrnurUgDMfCaGlhGWR2bqkDAA3RSzDmssW5+wCoyoPGFe
UA/x5f6MkVpN8ZLAa0UzaTNmD8MaU+Q5SiuNkPpZK5j7FSjr5DPLR2UivFlLkMAkCUVptNcsdC1/
WYd/DEV+hUzgtL/7hkYdQYg/ThomQ2K4bMnLVKzY2C3A/38Ix23IjIt+urhJ5YjrJfNVhU36Oapl
6a27BCfbAMzFcpEeZz4YXzIED2Es8Bqu6TDtx+7h4X/DbCEnlh4UcpyS8RbwG2dD0nc5oXn3QS++
w/j4q+YZqqdOpKKmOsOxgbEqbYcSTnwJpesjpN0A/JF7UoX21Y2PZ7gn4I1TQ1fcDmwQJG+bmJZO
lAp+qXOV/1N3mdCgE6MKUdvxI7jsSC/Wr0XYb/mZ3ag8MxYVKaN1mVsf1JXxpCh9k1xbZoZGEeH7
m6owcrr4rjziJ6z9hPB1ADihYFfb7h2Cm3zPZuDHjXvhf5sSTS4ELUdrcOP3Vqv0ex4V14I8OV03
Yur68nxCsK8RbLXBeCKHAixxUeLnya/oifpiaDxbkdUVfI2AkYI6iVB9E/566qeawPC3y3d4+3lX
Nyz/iaEvx9uZ+sGqH6dkx84UJGcoOx+GuCh7ksmfBg5V49r3ofmv7XBcJdVxbdRm6A5JA+a8ivb4
U58mGL85x3a+T/pkoEPU4EDsNs/+8Ev6a/i8wQJih1CNOXiZCkkSL3OO5zVwKwykXC7WdJnQgNSQ
0RQ4eQIpL7csHErRprVCYC44dsNnO2sBfX4vuzY3GUYxVAw7TbDYSs7nvlVX/oDbKHL9eCFIzlfw
029CROU3+vd8zbYOkRL9dugSs4rSiVwpX+Wua9W9GpxEz4E7NYvAYlhyuv57kfzUpWTMknefzXcW
e8nurmZrWkAKAkde8uPoZXhGcjWRFzmzEZX0NoIo75hGt/UlQDu+TVBv80anW0jksYSvSCveZdEr
IobO9/nI5dUGsEitIwoCkoMEdXGwO3NP8tpEZ+nLAm0MjGBQ+UECVohbu9+vj7TEs+K2Bt3sbZeK
7u7lgA3vfyxlYVZavepvlBLUmiTZzpBRLl0wtixKSpidHLo6gFwAtL6KYBOGNQm9bohQ53wO6qTs
HmGktFvj0tSPbjLZa/8uRT8NCCJx1O//M/Gg/rh4H/Erl3sfUVe/ADj+D29+6bNxMM4yLGvc2IyW
YDZVRyVoEztwhPwDzFBAg96U/aTn7RPihgMjkt5WPPUgYHlqse7i43e/xjgGHzz8kAj+25jDRhhd
3Y86hEEr3nvVvdObUSE7cs7GtTCfQsNkHEFUp/OqhrH0pAN18RAoi62NMQltf7hlUPYcd7xmohTn
DLyQH3jOAurMvLffWt0Ok7IhZfSElVmXmC/vcE3AQFa1FNSWQE75ymWlQjw5UFKZn28ET/Jo7j27
5JWcWD1mxIffi3/gqzzcJd99ibljFT8ofFz7klKOzRnoR+OFuByG8N5RmcN2Ep6Fod8VQAhzWHTG
9PF2+JzGttbZTqmLQ/xbhUdf6LVWDDxJCn7aNMJX0LAyvZZ/h+4hRavWMmb4ZWf+q41vOU/z9W1X
1uMHuwk/soEP2g+8N7juOhIX6dWc8a0muQDXxBKvrKr4BLqHSBTCUc/MIiyebSTxSLpTZXpDkkFH
Hsn4RK7k0m9BLSmtCT1PiX8zeJ9CU65pl2GYjF+2rYKYZZCgYmmvKbZM+Ln7ggJKNdmWcb0E2TOL
2uB2XkEAHDijDSVk5YF6+9nfiTU72JQAI8O9cYHZYHiVI5OP4y5On/xwYpHrEw3/JN21blUnfcUA
uWXWaeoN168Q0HHX5/LMPIcH3OBV1iFwvvXTSnzhT9hztm5Q9A3Eeap7pOZLVa6M/vEH3Bnk9HOD
bZ0jaLSlDwljka301TaJZgCyMP+PLyv1zG71hoOHQktn1nYpZ/cwzAgvddIMufHb+H5zJuWNI3TJ
6jwCwsewPF0yUoDedveug7p2f/ffCTzk5PqXtxEIoXaH/ft5cX+PpP5pzDqlRRu9gRKpPdUIBc6k
gj9mjYweLJ3I8Fq/NRl1LsViJ1mtveauZTF8VbE5beKMAfOLSAz31kQEOcEAzs1P41RoyxixFvSr
PQK3mcQ7UX//AQjLsXzzkTv7uFDs+9K/uv2n6zGkoZOvIpTIVjYnIAtHPNILw/77N3HAeYtrmjQB
TSCTuhCqEK14nyXBMfxxj+MfuSXLnczE0ntT6B7SdEKd/RyrYJmQlU208zhL2swkhlVW+Q9KLU10
HwbF94t+u/KQSh036x6r5/Jrl3QkU+M/ailZvMI+D0sTYAC0G9GUTsTi/5PBN63TpQ3RTbAp5Rgx
WkguGsh6hXkJfAk9pDG4fXVIncI3r8epGe7BqwA0NNSsLU15TLA4OYpQD+e1Q3XxDIvuizCgFUiX
Z2S9w3qtXwe86uMTKFKfwNqSy6eTcKsu0VnpAIZHuHF42enyhDPxVsEaUHRBvPSMrgFDpKAT8ceF
C7frRcHTSwFuWvQsZUliHNa9k2TyPSqmy4SZcTW4NA/GkOIthgAUxWJv+j+AMSzQ1xRF9GNJZin4
C7EAGKKWNtQF8Yozg4lueVIg5FhjECNq6+el/GlvAjCmnQhyW4OxPBOvLlZOfzQpgOGxulYPWQiD
TH4j9PNv/dp4A1lHcbwjIatKynYgxEZTkP94HNBVUsbceDOrCgnsOj1F6DsaYi+UKYRAVRBt7Pao
dKchg1wnrj67SfKLW9LPIonFEHdWCiIVZ7VxhtlErcHWQqQgsfSlDifdzJQeFc5SPvZ+a8sMW1Bg
5yHvuZJesUCjnomBE0UyCKYhObQ0TcKjT1h8XFZF7iZ++Fhyc5vMHRFVPkp/+wdS/BVyy9I3bzI/
O1JwfAzG8zxYcpE5WFUElGb5NqeOdQascmK2Qg47TC0EydEgOdcYH7c6eWgx938zEaLVk6RATAFj
e5cIiexPzGHkDouaH8kQN8KhPvoU2CqjZuWYxnnWLC7WbDC08uO2y17EM1jgKVeS0qfScgfJtwmY
5GCeb52uikIlU+zKn5I4oaPwfnHQuPSThxi0FSQzCDAaPouLOGamHR1NxFL6CgxMj+WVw42WcEfJ
EyQ9EBz21vphDvs5Y3zlmwS0k1k2BEzAQZ2m0fc5UafzmxM1jBnMzzXeNFhsxn07LRHy8rzCrCyK
tFF8AMKSuRJID3jnwxlsMWhJv+6hqnZ+WzsFXzGvi133ufEcQZ9pNlNywYM1knff3v0+OT5cHKE0
jFpGgFbMN25+d5NvIe9b1gcEOPVBaWt2yegxpVT075vjrHS6khNKdHVFGBB03x0kPcpEvCuBuTkG
4N14nlxsVy0TIkytRbTtL/LlzTu3eWcmVm+1pI1ExO/EKZrxrOoqWXcbfVmwlJQB60O2R9KDzz3x
jGVKgru5VDgIx/+kbR9mPMwebD61YakKsKGRNRFnWHH5ah7itMZw+D5D1FwXjZHQvxGLZmRSHk4F
7Cy6bdn1f8RXO34pOt55vp+T29oB5P6OjBpGhujJ2kFP10a8jd3DqSO/iUNfPbBAtrIJyyvrRr9U
rKPEeXkr2B3tzHDwRfYyYlXFnh8Z2exz/Xndy1TufT3YMJ23WhJkl3gOy48Q0hyv6cFJIG4aqlwn
AL27KC0cMMMxmclGaGBA5SjUkHjEfBTnzqJZMFxQFfpt7ZoI3FFlp8rkK/oZtpzaoOovJAyF7aib
D0oXSO3sMZDsuP1quoWwdtj3wqwk9bRGAvHXY0GZ45RJcjm+Eye0cRxFpAb3BRyt82sW12Mwl08r
8ZaIanUg4E9O7CUkeQZbNSM2FTvA4MI5WFXTo0X072HEh1hoIsG0GyHXFa5Hr9GZGDF7fCF27Z2o
tBHMETGeFX3x+Ba9+JNIGRukKnAYKe692F8k1NgepWg1NjLvmeiZddsnQ0lCmoIaaTwoy/uEEa9F
TB9xzNVvkCmShO4+6yAuUivX9RiyHOeASG6KPi1vrHYbtKzZJrJSEymhZBTpLOnm8FxMVkdggXjP
8yE5aKz8Wzw7W7qXewBs4SCm9g3ZSmQbgespHTfKLnNLh1SSFogUxRjVj4KMdGFCvZl2OGA2aYza
LtHeyuSgwPpVmYshUWyo7lOxfvrmegrnWanlbtGr2j4qN35Be+/efVWZ75WtSuveUumKGGMQ2jRb
GZF45mCGtaflnN3POE+fluKs1/uZVezs0Gi+ZDVG6WFG4Y9C8gyJGfQdyqANurux73Nf/kpT9LJD
kDjKimppqxrLdwnEkiG1q/lgj4FBGxVDmWEN3JuGgN8SJX76yxefeXn5jlxE4fYTU/QqAmQuKO+1
NYQUnJNOgciJBwyM51peRhpEaE+cvfpZFYWYLrzXAJELkhzjMnWzJnb90T/29rKASGUMRLrpnuB/
q0gr3cBgKfd+YrjQa/bWUPOLP7UaCJHOEGh4jocFMjfJ1ILn/CtDzs8AOxrz4a/rjHRMf39MiM5L
x8NvUlH9jXSCzIHUQ3Zplxw7GNSLKlpp7AvCrCkPSFCtS5bG/MujsikdZ8E1hWoWPn/4m9l8Jexi
JStaOwAmdNbesFr3pS5CZXjqT0PBTBE9443IQG6BBxE79zXi5M4bhzcp++ROpHDVoXzU7sZuZol0
cZczBZVq1TOJy8B8WE0f7BKNl2dqUA1QZ2hZWKW18xESBTpNV9Hl4iVkFw82LqA3TXkdfnTeUpap
cB2G9AOpkohpmTlTUpZg4h43PxC53lEB1ybhMEEV4vdxwyk2aGrI3SOb4BN3WtDEzjw7/oLztT5e
rFGqHHaybkgujL14VtLiJ4CO+LjcxLwGYF3hmSwzeJ31T0WaCPvPxC5+9qgi0z3xrRLT2rzPrvCs
sxC7vLYpKcIs6Ro/2zax/NfWbfR2KrX2AYHdz6Bfp6sQklbPFOHTrmEQC9/wYJvDbW+f0yAMXW4/
9R1+VpNcTtvcOCzVC7I1JL4bFUK2v+ZD9Mw7IMJ1uR3pE4CMOK+34vpAZbWR6p8SmOoakQ3Im+I4
UKY2ki/Egqr25SFyauBRe6bdIQzrLs0aCJOLa2HaDeBJQ0TN7VB8a6Xmpj1AHVl2TDSmV29LBq+A
zJVDLwmVKVcwpm7MmhSQs82+cf49k1nypUic7Fg6YN5ohYK9Wa7n/OD2g9lldtyN1Djg0L0/6E3A
omCIjeGM3g8UrYePRq2DX6aSdw+/6g8+zMYodbsc7tE2gutsmGs+H/9KhlhVbdGvPYjDgQFxW4L4
L9D310WAFVi9zU9mVWubVLAbGOB+c9SMpq5XiFcDs2B20fljcaXZ5SVdLU4Ya8lsYwOvfYqDhTNc
qgylT5F6zGazZLkK3nWgFyKoUtm9B6HD475mEZKW3CJIR1JmPZG3joYQ/9UWq4ctr7Nh08CLMzlA
9sgEtZVKry9nnWKTyHBlmpLcYbUL3qc8BwXj7PlW23WJohMVu9UfpWHPdfN5FTujDbIIDdn1v3GH
EN7quWF2MtsJrr/vOJrQvXuxoG2ByivNAfEj7+of94edei3QdiwGzQKab7P7qWIAT6EeHCZH3JQp
jUzjUuuET3gwgN2Am6X4w1pM7paCxKU4MyU5ctZzuZ6xxA8pOeaq8TxPnio0xiWO5E2AJAsOB8ie
Pqgw+zaGPZkqhTJU2yKlsTrfD+orwM4VEIqtglGLXAPvJEhxvKUZMY9B3D2Rn4Dfsq0oAwpMoVik
6vLeSo/n/v94RlH90oIPTS4U/XnJc1LOwPbLo3vCEPJNUFynSk6hgN/9uw1Eg0wePjTy/altZE9F
xq81VjqnKbBB63+R3wBK1aQycUSfRszuUJO3cIa8IhE4HYtVeK+qbD27YYWmKkGueQp36AK2+gv+
oPRGqRW/64aSKuIHLBDUrnlbDKKpJkCIqU34zD7BvgzJ3i+1DtEz+Q8UvYFPFxRFmYBq6O21uWty
3K1lfltYwQ1EIvQs8e3gA9uPrDmbg5887pz1D1xEZQmOGYzultFenn266RyoHozzvsAKKx2FuS6x
A5ub8eQl97g+Sze0CbyV+ySIDdYEN+U2QlmI/o8S78cnXDVuz90ZKIDoBa6cfMwBMIZ6C2HDWEku
K/vzlDDRevHQUhe+8tuK6ik6lFizByKCy5XHUK1YvnhyhOLCdC45gitqSGkg9TXoGxV8kQNVG1Px
JpS8w0C6S5u9mQ3SZjSrsJIzFn7QdSOzROFsyqq89Uf6NZoSiEbcVUo9nesMSpbXucyNHYzo34uY
P7kecMJOpM5MTaY8sEZufuIx2F0h/7Lz+ylwwXiCXrrZcxm4gh0ndjl/1P7da9Al4FvO83yWjJug
nPTcTQLdFh/YbnCYS1S+58j0PYaC61raPEc9PvmERKnu7oh5eHP84uMtdfY9lMACE9oykDTQ3rsb
PACPQQGVxLuct3FB08ucv3dGrAISeUsiQSTRBKGN3yCNPI3LjQ//Q6jkBsPiYC8t5d/RV0geG7r8
4wVEh8PZCTTiIoKyQnYmVmLvd6O4k7Ql06eW7LKy9MFB4VCQZ03jfq5PBNcELJIBCKxncMHNnC3I
/1Oc3Wfw74OdM1PSUssZ1al8av6wbUHu1FHjxileEoWJ4E490+gKcESo4Jjc51de2e0oJ8RKkTpe
KPF4qSuE6PJD0wy7HgWeby1J8gTziaNEDJhfmLF59aVafpNAxVhtZychDIwdUkBv61bXVa5PCflu
0mbuf+cLjHwq49cXBF31e0CsOUm6ip6GupO8KPcRa1PIh6XLJO0c5g6quzFShiTRoqUlRoxYfN0P
dM35GS9HeoVYYvLtkivZ4VSHqK/Q98IqC1KsPNDrPCOtHz4lT2aCmk6S8WX0SVDCAFQIgohtoetF
uT+kNkW4EFDfxbS6BDAsodJKuQpXnmmptRyF2uhqZoGrs/Kje4T1zFs+lD6WkTyYkRzhvnKHgkoK
xvSHnyVYp0WXL5GZITC/x6tsAhV27MuRU3Jv80JOSPZ3IJySftfolhhr6/7DV9wCeChhPKJRzEVI
bSx/f+5Nj33SGqkdhDcwoLi63NuOtT3u8sOai7ZemTDqs8y2l33ij8yicNv5wZwSRCHZZjPhFtDE
GhRZvLCve6gV82cE3W8XhjZZit4eh6oNQHv5JiH9uDYC11neLPNuW4KZGR52ONCJvqu04u1bIoYi
+RXPZ4YbPzB1t71Nj/YwRBL51BvCgPx3tejgN43RCOyloTIOO6WNStWwuMpV+wI/rGbbKQ3dqTDb
w2rcYB4AM6wZ9uBemGQBN6r959ky9x5Nj4VoOIvrcNphz+YZ3jhgMDTLWeSYJRrPiHgt6HG5mrSG
vvz6Wi3Y193hVJbH3fMaShvjRelRzd8r6+trBZ4bKLEpT7WKdcqpZdNMOD0qnvdLPjhQoX4I/pWo
DxuyIjhyYJQnLigMTvg//Nl/9+KwhlIbBPO6u2Sts1b3Dy+OLM7ceYeO3D6NMiFbGar11ct03Hh3
Txe1XvjhEG0hVxTAzNQA+EJLqAdADsAL9mAE//AIAG9mx/C5RwvNUz/w9ftJHW6f+oJLSAVz3Hcb
OibDCZ4uvoR4iNfogJDF8plzpMFOQ/6Z+NHlJkPy+cZ1i7Yjk11eqNlCUT2I7jx7XmMRLxyZFN/I
dB20dclL1IGmR6T55HoBs/V11mNrCTI9fFRUFVIo10gx4Yy2rhut8ktj9X7pYQwaMfgsBBbnJDlU
HPbCdq7f3P45jL/30oeXVLMkQ/HZhKNTpZ/Y2Fat/fgvYqswBZecTfr+6bcUGHTFomck1Awzqx9P
5gUWXUSuotf4uTu7Fd2KzMOoSTIJS8N5CaqzrS+4ImeHo+yzWp2NUp0qjCmyIsC/xYfOrBszhseT
uRx4JeQ22jZHQQxexAiJ13UU1o0F0jM8Y0X0WeshxCeUS4i9j6AyE6eGjpS01lXMngaRFrvlrFJS
dMwcLXU1vJdqjER5qcbw6yC/USl7vybLIXKvWweWVkzTgf/OFh9EJQJa6QZGSvtuPiTG5eGMNeGn
nl1mFSGtBCpQPRDcjyIg8fi5Xxl4Pa66XplBr40xDDVL+u8Qy20qe+rqO5SUqedXCzIJ1c5YAHC5
JCna0gJsz7Wc9hv3YD93+Cw3BwUyRHkmB0/iYTX6NZv743zBBOcAymcrLdc6LWt/q5JXYNZpd7DW
hJDEjsLRSEzFR45Ed8reE1QB5zkyf7xzdOVNaYxmX3dqVkBPQF64/SJIJRnycSSyJ4AAAqRiLVnR
wLLXr4A0E4GhJsSklUNoX9NeYMw76XzANJHCrnZ23VP6H7mC9qrEHT412yw0wUUtWyCDqbsLt6be
tLqnFNhywfxFkCyeuWDTTuNy5QoRX4GwjzaKdZyRZhQtiVM6OAqJKjis6NAomR14x9kTvqhtkWUt
bSaJ1E+Fv0KcYmJwAOm19DE/tsBtDiMq01/vMqOJyymZAx6ft7mLRbZowi5eJXczN7TQyyV8c6oe
PVxI/oJsnvqlU9VBmJZPUuGgu07wCn20WHqA7S6G6DwvhbIsNd3FFVj26m1P9wkOxkBO+WNuXdwr
+XzgFkoaa1ygXMsJUdgMA0IKT1NteIfW1i+axuXecl2kLoYrjt1BVRFP2Mkv/ZnMenLPL3ZCIpDX
pwsji5RirC6NZpbT4i6mpCiJZxIycN1r1wcxrwai7LvjnOV7f6gIEw1ePJO6Xvx/ZxlVpW8Fj2/1
slP6X6OVy0l//40EY91sjGNjt5d+bFgMJXAbMM0tADVDhKuMrME+VtqgEe1kIEO+s/XlxQkdH969
8IWQPCtefPvq5MpjuDH0TnCc47xIX+ME6QoryFNel6w6XeZhBZ9TMf7RTxRWLP0ynYdMw16WCfqM
UscU0lfAHK+WUm41Ho2xfDcSY1c76etI6VMHYrT2AZZ6ImsgAA6rhNX+0f1qPIuuznJXjccAHhyY
TjiQCUYSXXK9tacRg30Mb0YtZQnG76WKoZKZJ+l40iqtLyvb3l0p0K+JmDbdd7y6jpBS38qeK5Za
Y1j2bPYn6tK5Y/wpPAG7qVE0qLyTMdoIAnR0uJhpgRNrJFL/SAPXOde4VS2lueMgDA9NXga9ND6k
MoHTZRzsPxNS06p8ztY61wEDNFk/i4Z997R9nhB4wg5SuomYRBy+iEOi6v3S3w+5TxA/ChmgFRZv
1D/fjdf3ns8mHIjMZuV5tNlFrfhtEo/68KeQ0YcFk1qTNw2lplbl0L2etymwDrGo8CuPDcR6sERi
W3WAyQm7R7K6KxGzdi0AS7s0LufvRj8UQuZDW7kbchANPea87gi9Y3JYeK0njbmjLl+gRE9/epeJ
Dv4bdheHXNEKWFMmjBy0meWf5xELXbSI0caKISVqtCWrJIJOZC2/pQ0sMEz7i8M4wRmXUtUxsXMj
wuX/fVVSM1ZS1PiT0rHotKtcHjYlp1jBfRHp9+hDQwXPynQe8BHYLErEiee5u3t8l4WhGGk3Q2nF
VIptmq7EFAV6wLK+iUH+DGYJY4JmnGxw7RqRvf2icEBmmadp0BkwOkE0dCs6Lcq3nkAhE1gBjpJN
yh01iXR+H/eNWv7gyP893WOR79XlD2py8+PnytpoLT3zw5aVE5RVjjDb3HQ3C09T/S4jCV87UKvW
rxQ4q4vaKRjqvH4Iuhmd/tLlJnt2jId1/UKlsPuGElqy565dkw+keM87GZKN2Qv+i2d4mUpABWBn
0lEfdPZkQ+hI1U1n88rXcNBvi/5F+m7GFbs2WYFqZhdHBkK5IM3Abizjyv3XR8OvppeiDB9rzEhm
ROus/PRCnMaBZpDBEYw9aIn8MMkZ3rRlyCS5WkVW8tx5D5Dqv1c+qFlpaNB01EhZ8oB8wIEU+WpY
nZh1xKV/JSGu8Y2Rsc1LEBtWr1p/l70EPnrnZpIHw+cQZjddwp8wGD08bpXB79G3n8hjaSjQTzpo
EmDcW32Sj7Z8tbbiqEf+BFNjazsajoQm1fA9FVVJMC0GHh+nrrEzzk83ZB86UKaSwGrIMyhzQkv3
rsmDUZK5o1XXB2bg/6HA9Zct9pjsWJIcWMyTBwIDTEgLOMTXGxm9NMwVyxXQLEob3wxKY9SnOQyN
mOrfZoIEhRmtjQ+kGr9tYiFW698aXGZy7XSiBwp75htC+C2N3LOzoul7vogTMReN/gYSC4UKh9ua
ZN0k9C/LUTFdBAdNy3AjIM9Gs3QvTp7gG0AnN0+mhwV15rUJSqYRGaTQR/StKFsJQD3jH/GLESTf
DAuye4uj4AN8J522VSrLPdgXBj+BEAjTu6CuW+EYCXXlzNlzP2s0nIJ+Me5o/Q9KqEA520xealOC
sB9BGL2uzF+GHCov9vdqZQOuC/K8a/nDmrFANUH50h5glnY5ikaZZs3xJ4DelhFncUh54AY9L9Fn
TwHgskE/2XmQ6d3moLFLPFYF1k2pUapPOSXVJ5DUe4LDeeWI/IuINa1WmVMMP88UoeOpQbIr5/tr
4+U1l+XR1A6bYk+eMhiCt/U+ml69CZ/Fam8oPSrxR9wTwU+Fu+GJ0ZO9v7AL7XFGUc8oEk31zhr5
RRvJpJX40HP3JiKjHmBk/1OwboI+EynJWnxzZR12Dip2NcwO/3VIL7JpZe3RBH/j0yq2ssXWdHC1
loqkd4uXStYT41jh7pv57L0Ctyzz+npcYM+pIcOdrL6KZHkxJIJPxwES/9IU8gsm6je1INuA5KOs
OrhHs47HKdxHF8TsLklbc+qHliFd4/MCIsUgIlxQajSENK91iZ7Wzr/t4olDvq7MCfxp+F7toswd
EQcsmW9UsWleNDqFTxxYLO8yWTm7MVl0oLVaq7h0fxRoxkrCfArt20CfLTYpY4CH7naviWpKG8Pj
YgKo0faV2u54BhSaJioKIACdCiDh2uKyE2E5sNnabSHRnyoYGGQdwwtGZ7Rr6RODi92qIK8IQxHa
M1QeRnFdy5UX8NxrsXLpQer28YKijKPFlZSps3IfWhrHdqgxOtPff/87gEJRfk3EqVTSP6HU7f0i
/aOk3zEwpDQIljt40Urc8N9qJQOh3PfOsg1HGexE7isji+NMrkPmFRecsympOEhpFDQJN0eHjpdP
wQNhDllmvvARkkFhFWyqqp4VVJtygMdOVi8zoQYqksZJ2nPqmmRq1qEV0l4+vlycOA5iGkfDT4bf
5EwlTpofuT9dve/wXo+Ul/nlbOSrwejwNhfWwCanu6T7hw9VNwkbgVXtvCR8bVN6MhzXuhakWjB9
OSYWKgG+PDcRHGMCSbr6WDeA41GRL1ZJRmHkttvcoH2YN31mQuBhv6YIlkKHJyuBMBmixEUCE4jV
kTh+mF3ifOye3DNbEZvf84bLt3J0J+x36vGzErVIt+yw8jmqwln8aW1ELtfj+6IcF3yeTZfXsJGa
y9vWtvsx7uNCKQzjIN84XlefVRxgnHUCR+qsZamuMNq6kVNWVL1TFt08z2n8epaNDMTiT819PbSb
XOL3XSqkx839zjeYkBX7GznsEETgPiEn02F3QMSkSChPP5YxJPyDQYK/ZjuUHH5e29TwfJNENV3m
585NcAR0eqTlyo1xTD6QWrO8bNr8HEJIrCAcBMs7UYJaoyKH0Z+F6+oJ2qAjo4DhHzfw14/MsNuB
y/Q+ODS2iNeUfXkmUB2YL7zLaxPPPs6sr3DKe498lYXJv7uASS/hgo0175D0wKndBhDPY0CXrc7a
9UAgbZW1sTpt0xZ2OEqh7jG2RAWXPD8RL2ZwViZnl51U+JCgETSklIZayYURSd/z3d8spLyGBmU2
Cnz+yTnJCEGKq8c+J8Y6LOX3gK59iPvqjz6IDpK/s4MAYTmdwTEimUAzWdiR5VnzgAIuTm5AIuYa
xp57JyU1xDDT3K+gMKpi/FQy+DG9BMvQyulgntdCH1kjCIIBtvs8NlJx+1v8vc3iGEMJIzhhy49J
I8iwDOph9LvWwPPvi+X0SZMnbg7t2QGEFUhsRQIhVG8tRjXcd6zAFoXotu/QQsxK3pmxuNuBps5C
RLa+l2ZeQCSsRvDkINnTgWAsbuHVHVjJWL4kStJ74U9H2N6qGG5YDZEedtNEB3TZUtn1qIf35A0T
hqgbgsrMJRZVltDzIdYxukAwq3VtYRyfAJu/aXJfktzfjXq1goXXNzhX6pJr00JW+ts9Bexmal+l
uA81GzMyVHd3cD+6XofemrkS9mhZs7VjBh9031a7g3iZIhlFeAyYB+EmAx+QDIycULyrSpPTGBn2
Dt43enkaZgJp2rkkgR3pgXcsvz4Pufo5u6IV9gVM7ZHWiksBf+/k85Y9FOUhNRgjcHg7Yh2ohBAF
CoBjB/XB+qEAGAKbbAGW7spg/FlzqDgVbz+ODOFrcJKfj3BFU6WxsWxUVgbdrNLRKHDQvKKJMPnM
iKqasQBbhCgGX5D0s4s5NNlMxnN3tElzt81uwaxy/J+yiPQqnPhgkadiEQa+ghUCx5jNkAmBZErB
gjws7Ta6j3BA9SIOa2rBUB3UjXQ2HjTB+RuIop3DjS5HJypwTDOS31iRbhSrXJJ8JqarPTQucvMJ
p/rLWrnWXgOewuufEKTCdRWboG0Dmw/hFAFd+oTQLTr3R6xC3llkaUYMqRf9W6bmOXD7TbPvrSEo
Itv/t5m5fBq27BcQr9uhCegZjmTHzMzi1tYwMRSPGtuqjf3klc9TeEEN2Ut4ruhEuGsjobcKBS/m
ZOa92gbFaKqkwPfw/ND29WILbaZrEDV2PtpwAAAd/dhIHx+1mvGq86DXLSA4Wp6XJVnavKObnuDt
Jert4nNr3thH25CIWIZI97lxgbnbxVazS0eTBz3EZ4GZxm1Au+Jd9memgQrUHovwpCKT64cLW2id
U8B+AHqUYidEkU4Rqyp2hQQvfSU1JyFT/oa9ufqONID9d8YOR9tdxsYigAv/5sOTKML2B1k/yKzZ
t9Jd2MXBjQyKcf3o5dcP0wL2W3zXdHcCpppeo5tksTvA8kcw7Q3r1IWmeohWLVobaxXzNEOHbB/n
/TOJAxRhmHHfavI9bSBfy4ok8aeyYYmLgaJ6wrORH3ZcsYpOC3WIFk/SDLvwq4REi7WEjhlJ7pyQ
RQmu/oPcvJbyfJYAKkhrG9x4jbVOkWLMYVWaohXluovnnzPA7lCWCFefqTrxOjoBgnEaV5h45uh2
mpahhoFkxOKh9O2cUMxKoUlOfWswypCQdjn/p3ISUgw/saTx/X9m5MnUERQ7NShCvUvnpREGrO14
jUTV6A4vMeInk6Qc33F9WUU/UqjMTbu7eHk1cyhYtVKslcvZO/Jq2Zj9n0DXGGmRYeLvtGlnEY0N
BrUlRHlvpU+bewEEGd5QPQ9/vYfHFF8GL8kjWo/6P3GrdoC47JDQ68EVvV/9BKQJ2iLjYi3W4+Vz
rODqwj79ru0dZ/mMVoL5nYwW3xxkKDZumN6eC1FGBhmCU3mLbz6y8fyZns9rLTAFXV/f5liM9xZJ
jk6c53WmFoDyfQLJnGOBpYaYgX2lPUQFkzmIVuaddmL0Lof5bNegXAWu9/oe/wJkQFiE+EWjJ7nK
IK24LB09mT739WnoNIOWCL/EhnrdcKoerKSate/H0ZkiZqLt6QHnw1A11ex866O8/1HRyEzhkYBA
UBMzQJoqbRdQ3itzSrSGy7TBUCfyotquXPdYwSshm4yxev/cfNxUiOZ7N9/0l9UceknbON24cXoU
uThBcajqMyExS7THLoIgMITIr4ha0dShn7CymtFkDJKZ4EgDMzUKqE+hDQXFcMR3SUCnKQ+7g/8U
Trrqah4LPREhAszQodyz60L5+yhogJPkLbl0l4Hz4bQhCMlZtx00uEdFbMag5D93eEvLClMP7xPA
bs7/cdfRwyObfJ/H/T5ZKoE/jMxCY+irIHou8/nupMrEKkda0hCuHRjcK+eX3OXwzS+s5cFvUKU0
NJMfdcQqlP3QgmDyUNnVkfPzb7D8cxg9Y9FOwVWgMmtLuv+jgYcDbcgc7egBe/87KBz9pAS08Plu
MYd+0ixFt8g3aftlwCQoy7+abqIz0OE4k4aYuS98NHJtRhq6uxalJuAModnjrhnz/iTNvYPOq7Th
DAQalOH/aDLAj3zD0tHuBuaxOkeu5Vs0EfyMLynFnUdTzim1R4gtGU4DGY03cC09uBiCD3mtPZPP
KYo8L9t8+ZvNM+/Spq23KeHwKLir38aXr483UXK4FN+pF01yzdWSwZcJWpVNQaCcFDTOXQvLXWLS
mSZRYAlZzSn/tIdOnNWLaJZLyu8kYRZQL3BjHr6thWYfLgtgcb42zh6OWSjBkKCl1vKXo07JUdPx
37HK0tqM3HzM8+1oopuABpTTIBqPM75i3FEmDCokGx+lWHUOi29mkKYLBn8jVUl+PbvURDTsKsY5
yuSAcxnLPpTF7bIfCoaTb+RRJq1zOuW1G6DjRe4kKKiL+Y4r6VgzAYNKJFnVBRYnz1AymZ4nonOO
ZpQRlr/zXdNpjrxrPqcHs8GO6YRud0ktd8d6ldolKLXF3Wn+z0le2SyhcUCkHfSCmZrFIsGmZ3fo
MKfLBRrBnmUTZ0b0nAIvYV7eGb7uyFWTKRg42W1i0HGEeSGB5p26jVcZliE1G0pormm/cDzCY4kC
Ry0nFDCPTGseFVwhpyucezMdAsQU2hciIIO7Y7h9RfEuBHiteH5onlc/0gog9afQLTFOOTAxOV+Q
MokGMIycRGKZ+tgYHkr1UDUdvTkmOnjohteV+X152U6CrrCzC5jshleJiP+purVsuXw9sF1j9LaI
27NL1xN71pkOTNav5fVp1hRQDaz5xPElwRt1iIKziCs5a2p8tEF+LVdoG3GtB/q0JHXu1C+rwa1s
w3BybfqILOYqN8Byp0cYuDOdcDG3EMMHoSZ9i2CgDvxKHNjRXnwxhizMEi2OZCjADW1VFuKe2pmn
BYYmZDt2HhVKX+BFJp86O8w0Xyv+jxC/F29MZHKKLLQtyTRMNoJmSOltfBYR4XBDMpTs12y7hBvo
YlAZg+sSSo9I4HiiQ6c3DWDbVZkP6ypD4oUeREdAkE4PaU7M/VFnhqBOHF6qiRM+q01U9Q9pg6Nv
T/FXYUf6dYCndHk5FH+0MpgKWqTQ6a9/kQFlR2v6EUdqxtgCQOBbZGcnx/qxxTS7bg+V0qnHzlUD
ab4H18owe5sjkz7lSDWU5XjImXEoZXyNq3lLCDhgbHCX16eHReaBjrgLQqE7Ggvu6cJ0JHlxPHXi
50ZvogBR08x9COFQgmioBf0+DFP13e0v0EXDPmujsd7gfawVm62SJNf1P24lJhDpFqM/uL00paA9
8aZ6HL2IfyFdn+JyRvO6TbpS9ZgioB98hKVn32hZkghWynkDAzX85zgWR40z2MrbstJgNvh2ykX3
j3yy9pubjvEK+hC9Rc9BJ/2tUhX4fosBzegv9XWvkoulfCbinOfPH+2oxkXCmb3IqJmv5Dj8F/fA
VpXg1CB2BZuNfGBOdqr4ydpnEOblAgCPALCb0wG3B1eyvQeLN0IswzCzb6G5PuIyIsaU84duY8Ko
CRwtht+QbesybLgGkY2+YtLKJ6bZc/rQFFvoHBpWU9FppGu9vbusDUD4p0vZ5kigNquIMiC0sgTy
nYL5IQ+0tK2eExMw2q9Nkb0xvDr3oEqTBitVOklXucexYvpTer5BXd4USOcv8LgreDZGZTKTPMyQ
Uot/iFwHXdNHOJ2uWEKJtXvNRXPg2fYumy814wUDRpsHtzWmAAM6DuBeo2nYT3ih43kjDOnyS/EQ
XFs+Z6NRz2Dnbbtbaeu9ghal1dYFRkzrQsRGu5yP16tZk+i77vU7SNuy2QZjT6NUJvk23XBH/2s5
0yXJK0MfjA756yg9ZXIEC7vPuRwU6Xn28b5yy5XPF0tdVxFj/LWmQRHBRhqscnm8nGS8fMQBuGBL
pGpU1mYdqlxNs44TKBAftUBsBmmDpjcgtXV29sASSOQcPhuAXidf/PdBRZw5HOHKpOg+bM03wniV
s27de6gwuddujZQ26gU22LP09aeCcmA4qfFom1mIM0uqufEwImzSOwSTNLC7p+4CWpu7KnuxPG1y
orMfGJWUIYCjGY0G8B8G460kJqEsKofF/+x7lcPc3DWjfdbSaw+D7ktCmp+XIXGyLyDZX3gYG4S7
yLUYl65PXP1V2dQsTQkV4Xtw6ccpHI+h93mJmLtbN9UUd9E0m2erPVhUVfmeNlU9F46SXM62KS+I
T5nQ4tpaCbKMxLBY8+2T+90oIdaQI1LMFhbmq4+Tpd2Vx5gXjP2WlpEQciMNkxUDDnhGHikGYnS5
GSXjrwV19AmqomDSOVysa4WUZRDKGT4/tbhdIDStMDqTdtHRJbDLZP5YVrGr4BOf2pe2Uv1zOstD
puBiAjoh9G8CWLlMnKqFAZd/XBBRNVKoyXIof47LexgU0A8XjoSdqI/gyRpIexaliJzmcj5t6K8z
MOvkzgScqKo0oxCZOdfczb9N5gMJOJr/UKWXRmIw15u2uAIOdLpiXDiHDO9MKCY0SWHcFMxP7rcf
S1Lgd0eQaYuCD5famHllpozUe0vZYGFaismBLO5IiE6aIDXW48MieLmONRolABFliv8MKPupcqG7
GRP3oGO7gz1/+cwFYnTQMXxSJa+/PHeTiIitFKCPF91kltYAEH0xtnHvUJDGfvEnh9FUrOMcnNcz
RS3v4IhSPww7i7mlmmkDUlzE3YRCkkq3rZ78MYfGq1170hb6BFRFwp3B941+EEVJB/zCu9t39hj4
zCjX8ErVQDDXsC2U1YXDMP3t3cXbUqqjOtBi9gLwkFggkqJUl/6BgJJHKD7eqSkwvR8T9LDZZ1s/
SDQfOZEUlZsReXYTXCCJHg9TkcKsrBgY5LIhGFNb4qFSHRK2RdWlKb70kOzdTwuhZiZduJB3Oh5Y
9vkPnrygI39cbU8qFRLVHhi53TISrW9ulGEwqdY6AQdhZT47sJoIsF509ZmRPEdzthVyezMI3U+1
CH9WMz2uHMg8ESqFxb4/NVbgkog1PUzhWXEmKf4vA8zgJLt/VZnrr2qFcIZcjlqo3Z6k2VFo69hk
8erO2z7CDirg9X64ZNPK8HYoU/GQfd3Vvs2DLyl+/X2A4/G5jDWxkPLFzYEeyp+3z1vawQuB9Uhc
jZKtTt37UWmeb7iuVLgYHKD3XnkdE9DFaUZ2DWBoYN6ZXQJbKjNzr5TFI3d2LJ2N7pqKzwBE550Z
xx9XoBUmn28v/0qPqlMfBX/YcahstgwmYFhKjhoflnAgn69YNgkFldlqZAoLMseAvm/LhIJJVqke
wwJmgFh3i1dzNZme1ley+C4bYPWs2q2ikLi/t5XsAuGyvyJEx4u3cyl8aPdSA8EV6/+7O15p0vuh
uhL2mORDCgrrzrHD5yW8Nn4PeAucrJb3jHEfFCtNoduvI+OnEGs/HlEbg16PwlpCAdMGvO+ggRXK
hnIzoEA5/11OOu9plc9BlT0G4KUBPdMGW7hons6p9XGGdUfLODK3PE3NdhYdZA4wKa5kLUbguF9U
lGUa+wXavN5XQkUAKJQdYALR1MoBL0UBG6ExsshbqJY8kgE1mVcTecdCS0HpSQyLfnQ70Qr+gHsU
7QvQh3y7Q36/wbLc3D5ccvitsthZZa0EjCJp2dh1nrR+mUGb09EMdvRg8Lroq587TobTZJho9MoA
gIbrjU+DEP1Rjl1qY+675AlfO4X/+LHDpEtWe2yJ/TVjiZCoXp3njSO5S7emnwAe2vFHALV4ksdR
qIUqWcnD+RIETB9zA3EIy7fOMccAdeQQ2yYvdjOQcJ10x8kfgkQ20VMzWQ9yBGs1DTrF7zJCly6U
/d9xvfGnr+otaxAUDboSdKT8NoOOyLKcibVpddmWTEumTW7CX8rzH9KAfZ3uWxdSx/FmxW9KMyJ7
vQVb/sSBVZJl+GEbV8uafTJ+iuNyQiHPp+rGs/sbzid5cMKcqt/5NQJcLQMaYj7Qc1PJeuIOiFWn
TBJSq3ytbiT8BgPw6SH32+UXERPTKw3MHkTFoePy7KKmLddfFjLWGI39oPtCw75xMdUxhavv1B4j
kprhKzDuB+xwKghj1Dpju85uTCo8SdylKQghiPAVsJdwdSmh5ca6cdECRXjX7awgQqiUXnVkwaa2
EQaTsG4p19BFD1SD0XevhYH/vPPrhOHc4PpA7vY1uPBs056WVG7awCg/wtYmC9o5SVy9iVn5ODFp
UWWiXXP/3K6Ks+qX1AELT5UV90phTKYrHOm/cBhI5uRsPiB7giJJVdNqsYTawIb8V9gxOLHoeKqK
zKEeTu8orWzq9jvXBw9XwpbF+RDp8+CHAtJCbiM6NDrsm/vOUa1v6JbrS4zmaHr16qcgO0c1JSlH
oO+bovWUhpJZ3tQP5wDCeTlFi5lUKPqVzgEGuX6DXa8fPSeuer8fBCREBzO17aSrmzT8Son+eyY/
7EliTKdtf75xqNgIckhZrHUTW9QTemP4YjT5Z87165QyvwQSFrkDX6K/6FWqPkRYk0hgP2YjNGS8
+1b5W5fmyRqqgvnqOk73sW6psWaqLXy3otPocb9rOMgcvpLYLGiao4c/2oOaZsH0sK2UldzaGVCN
lmyc2gZGtCEFdMhNZ+jobPZA5X5z6+h6OfmRDg6bsGm/xZTDlZ8K+6Piho9C6uw00uUpWYpZaIZf
Icuv3i8wdP8Z7lCVshOWlRLHAf4IYnQkBoQlfoC86AiVNcftaGL4avJd6LIf/vQHopiu4n+1kPZt
oMwv0rSeOqBENEWEWvLuxD2QAFQCl1bv8YH03wzOm+T++ZOtQVJMCIHPPDDqlK9opx1wMzajds0H
uTluVyMwPlpDCzzZZKVfnW+H+Y31lBwHUbJAyn7UFnmtF4V9rZOTIzaFPUhHG1XJU+ReT028tBz3
zYxEc0kw53Lylq0FErFcDTvJeQ37EiUMXeccQjmEC97AWFr/h9kXiQHuFOM8/WwPhlktnqwFB4k7
VMBM5ewNEweuuxGkPDzk5qb2fexDekFIl0NXKm1wnzsTS4LG3RWnd3NwFXt2ioA5Eebbc9yvVkrT
ns9W6YWy07qKjSCpojavJleGlDuDukAXnRPqPOu/0H2N+kY1XtpuZ8s1qmrsVlF6DySlfwpOepFk
T3sPPvI9NV+FSetDdWmphOZ5wNrPFL2p1EKdlq7QZ7OlcZ9h7NZ59jBczMMwMs3LJfT/Pzh5BgSy
p2X0hPbRVo2SYUYAZsOT08cXoDqlG0j4K9OgKxR0rt2J8oQSe+bXRXYTgXIc9dZEAU49zEKQEES3
tlVsUucRygO6dGfM8Xb3WWLiUojmtpEOIp8+H6H/9umaTD2lPr9hNt4N0LGWD2CkWKyRX9i9zCKZ
AH0KsbW7WsxWj63FIJPzg5f3aweQ8UYivvDJr9Gndkhh4x66Jlj0FYErYJSSwL97txK4p87HFFOl
faaI2kcZ6jniGqTv7aHQ9bqD1Lm5Pm0JJfQIK48cf8++nm4Ftck6X1lChGu7ZGqqYXaHg2q86aL0
G1ry8ZNVigZUKEo4uF+X2PkpFVajSVT/dwruQiux635EVdhqCRjj9UlL51msDyQEX10q3Fn3vNY4
uhrm/QbSjN94BGeZ075CY9eCYzz80ZMQwH1+ReTDm7jN76Tg2G3GA5FGuujjr2U06mxFjWuTKPPJ
gxbajDWsn1Y2NWx9Ygr3dgf4HybPfo6JrCcO97KKXte/AbjbPTV8SzxCiqcQ/On8xBp60+X6zAZj
DH0gqJtUzVCaznysCkv1fOcQw/cUUgK7ez4v0lN960KUL3Lunzb6kr/bYErH681UYz9P7ryNDGaI
N5EGaemmm9bOw7bWhjwQwCRSm+YngxkGq+HnxQMvMzXuw6GGII6IUkOYj2N5x/q5gS7OrP+aSxzJ
7K1wNxwImxhY2neiQGyFcQag1jlXHFionWFQ+CLokOL85VvlHoADXTla+aLjw4Z6kxIRtXVQU+uJ
kXrhjztSEU9PLpFTkTXVy9yiHtcFm4atS1AeLIayfWfOcuK34sn2NJYk8n21Ckr+P/JYz5ZQrLQm
t43J3EjrVvDzSj8DV5nkg1DHBzdEfNfS75EB/+uyXuAebW9vZCaDrD8JHScVGzURB9uccdEozLee
DjFEceh6GvZkwA3uwWW0s9dlUCxtcT99WkoO0ZjLk90eTNJk+u7mMYdP67eZtx4uEYWKTTisvcj7
zZuSWe9DYIQPuSoJLcJmuIpqP5Wxp3d699cVxXv4l8yERayDeCqvFUG85mogdomcKD144P3bnu25
rKk0Yfj7ikJfTZzON1OifHc1f1x3/py5J2ymrtgEQNQ3La1tFKM7rhJ0LWYx3jDhv5bTUGllJeom
CkmHXLfRXygvzPlS0Cf/vfv3ggu5Fn1IhgXXD1WQDOsiySr5BPXNXo/VkPaxALClomK1gm+45p3n
HJnr5zw6YEA6IzeMiutY4WxdZILki5A3tzqs6kk60c82YYnJYWf64t+a1WmgqkvvkS3QN2W5nIwI
DZV0Tb3UvO0pQ5q8DRFx9uZzkHluRiSBvTFanHoHYmp1Bsqx3yiMl0tzyoAVAsiU4lrOFfN0g+UA
851qgh9EeEW12ZYa0rfN02nCUpqgT56JUqc9hzboMV71WZG4002BlNmQe220LarLqQQjrG14uUw1
ugQs831yp9NZ/fBfEeCBqCKAeDm1VPmDhnUIm1Q5L2KZdno4CVBvuTmHEB/dmdL2oiniD25pLWz3
o5Nr5H5SkFT6KZO6M/4MNrw1a3spK6/VNVMuvkMWGFLMXrguYRyyA4oh/Ben1+D+k/5GRAXixHez
qFQ6fSozLXABf5Odyvyo+8W9nQATbkS64g9vWULTlLmU8nXgn+dyBR8yKmR/MtSPfW9VPXmy5pEf
xL9vhFMYAmOlrELmTDi+dhOCahIqsUYBGMvwhZcs0fWiLQLmQl073BqZ8U64TaAUxdIXqydahNA3
JgQi5JRQW3RPh+6S3oLmpBhnSnedA9Ox/p47OiVq8zdeCMzwZ6esNqjTYVB9ImvOZUwYSfC7LMw6
H8VUzthsqCeQG0Zkkcg9jF2dDT4Jg64lpIt7YrXl4w4IGZ+4OBiTV/kVpQfWt3UB5lQkhzrLyMKg
5heppZk3l3UdFlJbX7+J5+X+Yws/PP7BhgSmkepPGazdCCfFcMFYjRUwav/Ll+8WVGpULAfALdGk
Yu27x8LcRh3BJoM31nzIdkl2DSXG6SJTuKqoi7BUG+Ns6jSHzFYmx5vePTdvnaPlKkM1eRS5rjgp
OUTVvRPG1nYc/dTc7YQ39+3VOH2fJKZXOtnw7Gg7ovxPhm7+lNgJLz58AU5pjkOp1kGhxX9erdTz
GzqmrUCzAfcMkYTES1SS5cOwPvaZeJqNXt73pzf8o8BnDlWfdUuuvJ7Ms4ufY5KgcV+M6SfQ0JN+
+Q1oKJ6y5UcGYTz1naUrAHTBJRFHcjYk4+g+9Ed2NKcYZznimKgE0xgA/aSgraxakp6tZfA+jl3N
HF2kb4thorWrMomsg96y7t/899HopK7RWnlkVEarbxB8N9oaZeuteGVy3xJTI7Cm6aUe0fi7SvcR
6XbHvQmi7MoPQZEnndkpuv9Nym6OXOa7s5i/vmDHI5k+TkiBKk+LCSiiSdL3cm3V106DucRA4Ul/
1nM1C+MSTPxwyh6RnRMUDVlQb2DzYil8oztoj2QU9Jo4SbiU4azZvxrBN28UUMPBou+F6HWV0JGY
3wAKQXryLdLsgN3inmR8mU1n+NAM1TbB2sGkQucSXK0BGZpgAtF0u/w7pXCK+4hVXB5YJSP3DlTU
O/P8IN99BC+WErlxpG/1+X6HOKDl/Op08I/G3ocBtojxyabfpWiLi90D4c11B07vJu7pkzc/qO5Z
l6dU/T8T60iDupF07MQDQgK7jObk80qDLGyQwia+kZ+F97LkUjz6eE5uQDdQQQrosxvPGdDwmfBK
UeI+EJMnY1O++nrom4KTFvrlv2stdpRoMdwfpfisA3fA8r2Wsx5MeEHFdGikv/lq43oP+djFenTM
ef5liFik5B4ScGMQbxRduCdmPLdZ1G7JqVc6GNmEbedesbVtcKy37znRzMol6UZ6Pujg+aI2N1rx
8qE/+zcWdZzw6N8SSISLPBOqI7dyYfVrDFQbOw6LGupzlYs6S5SU7NcQl+C8+QOH57MaJ84z6TAW
+YLadKEFFqtfDR252bjmo8xl/iilCVrnIl3Bo3wW2Xt2L4c9qMCTbsEE8Y3dU/vCXeoBOJZ3cUN9
rP6xbL/bFsjT+ybvVBpq9xLowOayKBLMkQU6OBqzVUQRewdveQzmPq5annwPUOmBk22Lkd58paLO
/ayycUfd65CkzyeGZjd/vXw/oWT1jOt312XeYkYRPyb+ku5DBKgnGvNGQuGJCsM24spZJxZNg/o5
yOCY6h+hsoGoMmdE4AaDHm2+/MHtnmIEimQXTsM5M5pK7cV758FfcYFUbeMiBofJaGfb0YCDEQoV
uBtq68WNRtu+Wi04aJS6gFu9qiIBUjrmG5Y3pSAgfC5oyy6myTyWnNJ7cK7mfXY/uKwVCQEZGH4Y
o/S+lFMB74looEfRfP9apV3WXnumD0iGyDd6iuaTYZRWRgvVqv8QjTFmUekI/+/z/l83+WTKRuDb
Po6qUW2rOdApFpaGacIPh2E5zMaVMPAVdoEriejXjrX8Va0ukKG2BAy/T+iEuWgU8OzBanJUXhCN
wCqpgI/4YgVuN6xaP/jL0cvJofny6AY2kjtYwejCFxQXS+Wkc3eAgDS0wGN2JkauaA9GWZpdFdIP
v/+0WfSlMJjsu/FqKKropAyegT57/s30C1pBZId+z5QiQoi5jDLi6lhQU7tKWZj+cxBjpyc5lfEh
ML9ebicNk3jpiuXTRNZAq6fl29yA0itQfX0eMu0ndriXLUYr8e8Kb6pJ+AqXhT4HXlgoZtiMw2Rg
1KdT241caGsJRO/j8klp51pAZP3K2swQ+D+MsLH68PTq6U2OCmWUGDFtWN3YdSGwueluE1ed5rPW
XkbQ3gDKdhtTmh2torPQf+8xDUlaFRvG/LhPRd5aHFq0UK+salC9O4Vvmf6jlp+4p4V4ZO2On9CD
4UwYVi+I3pHFKl/1wdxiyEIRaJrpcOzttKA8XRnb6nAD3aC0MpGBUXsNc9PDDug/qD/bS9LBgLBp
IxxYf0p0K7ow0tEfG57uqoer5GP7FbEuxRuBltVYArxIRKdxAfxrbfupWmn2ejfq1laoT4zjapOX
4hvsB14/82di/HHmEcFK/YNCIVqQtTsPYvErahm3976kTIrnhed8Psqdc26D+COP9Pin9+PlCYch
DVvh1pu7KNEN3nuamUB5IUP5s1FCPT9sCbzZNYPuPXcBqchKx7D3G+XWtVIFbxi0D44L9iphZEg5
6lRW7SSPsjYbmzA4UW0zSt9XCKCgN9cAfTsFGUFCW5WlowBNKucpZZ29bS1Y7F7dwUhgVmdnh1hk
410DZ6yEp0aFA+8AWCaWJi2KmNMyWK7KCVWTo7Bza/OhGFMQagGs6eSQMLgCd8PJM8slSMtyO1aC
7CJdGwVpjFBSi2UcVVR9QFj1cOKmLAiMHq7n5/SUG0ilrVXx8xUY1SsbZDLzvpMSX7j+FDQbtf83
JhzAzkigHiYegnFTex1VxU0Ax5k4NsgNJnbrqbhHJBef8yDiTCuuyE8MRmzXgla33StNzrOIlL1/
MrOgbHxcfYukJkz2jOTDW54Et7MiAOdUBhmGRncnn4uJDjwej0r8UFXDkHnAa8qIFK5Bp240ipCP
mkRddzU1VZ6e6C0jv+na8cMCyYNvOsIEPY12PAOIDHLhF1TOVdhVnISE4n04hdpGOp+Jc2f1q4y/
0eYF9PqDvSaxZRBCXmkK72sT1IYqU1rc7ZHH5GvwhODuYU7zTQi/oCu8wxXxKdgINCib3CXJo6gU
rfG9bNzwe+Y5iHrnVme8zJv5qc1sN+iK8QuY7E+XjWLvfeiKj9rfHjhaxR6t9bOUv4NGKc1fts52
ul79uK+uD9U36geOQPAX7oCBr900Pp+ZNHkfjaknXmbVQixRjo+/2P7xG1xplSvnsAV1s64pQ10l
IyfsAuI4i5IOcy6sy5MgsMuApy3fdJ9vIh3RKxDo0vHZxxbHywmGZBqZ0fb7w8EY0me82DkJNMnx
Xkl0R29mgOPtOclimufNrLWy7wZKrm2d6dW1LW1Z62uIIN/1mEg9LiHnApFoOEvZ35jL5PUMRPm/
xT3H/k8op2yi0cH2TcCp8EFto0cG1zypuWRdrEBB5J9fnYR2mpzTKxuPsNnq72Q5x9zZC8g9dppC
zvpt/NqN5e8enUfOthv/js1hUL65oHNPzLzay8kByuHdq1nj3S+/jTj28pxBkO6x6tWlF7geRzRW
kApXl6pQZgzbkR9rwj/J58dkKLyE9y3jKs29axzXPT4/QiZvzV2MUrvnGTXYOqCqx+AGSbOaNerO
7ywSdNKnpBuSGhRB0xMJ7sBljw1+bBXp96VL0ZWNlu6E0wd91A0dfL5rMa6VviyVLreiL1LgQRCP
CgxXddWpLNraGTLAPVeTxWL5XRSszf9t3xwO7S8RrUU9twQ3OelwbrBroPisuOai1hAJYDeRehaC
fUOjuPj7L1/3SKBZ6mDQEpZOzXst+K7yJYbx/NKheCvb8bIxOsF1TvJPViHIP6XI0WSjL17e++lB
eSOGU7Yv8k65vSloZGgp/ulQhONIF1TFrSLTxL9mtmEm1G3dYbl5NxLvmjOx0BHAo7FifTlyaq9+
GrY4dGtxQb7y2yK3Xjuga58mjTXyte4zzb3+3eMoUN0f01ZsWYMz7FIfZGDGcBHvPNsKdhKej59x
wDLn2a2laDL6BU82UbVJDgGvdQZMCszNHJjDPtVdsN7idjEhO+rnmYXNuBqsfd1X1vY15ZIFxJ1T
a9XxfOlDyS8QzaoyR2ucDQaxpmw2ffpmTve6QylKgUJXFdi65oDluwIyqgtCrHo7thuq+DLjCOIQ
PWs1Vurk0K77lzuvJPH+Y64AsvSDUz5VT7p8o+VTd6kvfEQPn6Y0NiZdZN/wFxvJHJYGWCeVe6Sr
TZrBq86Dqhd5dEttBIdpdhaRi96I/iyIqWGxHoFKDaB7dQLxpT9q3qGUFV3Q01vuZ6GNahdmxapW
MrPe45ifx75Vs48uOpVSBN8I4duiTR6tzW/2n680cjhAr2Ev7fJ9uK5RsWpQ85TIcH43kbTJmnT5
OcKD0YN+BZWi+4/uFfD/+5ht2aMrOominMMMSUwkqp/Z0lcya2mKn+Hzh+Zo6pqxYvhvkC2i9Mmt
X9o6oCU/zY0GJRcd4I9pivZ5s6PgKaW8a3MPPofHqqUf3B78cLpSdL0113UKSIYenBH3vqtikJsE
sHsVVt0YAzi53MFuZ8bJ0inK0eM9qmeR77PPd34vLoUW2yizPgqXyKOqQHChvXDsZo1p4ssOFohB
On/2ZOX4f1i0Bgk/Y8w10FPBnEiccG6XrsLhHKD+uxfN79dwZTmo+eO161v6p8tJh/oxkGnOj3RB
RNuhj3nenU/4eJ3MkGUSh66gyUO6zyoWe5CFslUZRwBAr/TTWrys9cy00+jCanDgbUFHX5FlZX0w
ugvnzes+gse22SVPcY1O08blWHhntKhZM85vAvS+QDHwvXikO5GV/Nr2ginxqA8BuRiDD5Y1MjhK
JnskmxJq55aNi3zujMiplrXk2Vr1bDOdPRG7JkT+WBRmqVVICBvjNibHaTl4+X4oudQBaQpGRnXq
ituD61bD8RGhgHXPqB5Fd7vekIAwm3JPSGCuhh86kNBo7pkH43Dd2gcEl+T9GVu81DEbUGGHhLcP
2rNp6HpeM+Nq3/E6CZQZHRLOA8yaD6svchfzJyj2GGT/O4rtyx2BGhyQFCxE7XtuHI8rlKCmHt67
YA3ZcvS4elxTRRCoZblDpnjyYpzazA0lzIs/icnNFFwzihJou05Ny8I5dwl9xZiorQnpl+onFrkm
ob3o5rw26rSPPbzF1ZwrJMiDuTF/kou/CQ/rLUbjAZklExxoTKqy/iXhC+XJuNIqEf+5lC6TQsAB
6aTtCmu5AfKS/N9gtxefHeCA1KXzHqvScPam09L9cnE9i5LSL3TgOlEF1cA3N05tFqv7xbREORS4
87OvcESjtBKPWET461EBW+9w2IhSwrk+U51hcsNe2a3sVLyzoTiTqp+siVEfVOVxb23sdN/Y/haA
QWuZNqnw8n1N61uLBEjdZFmTol/1+aUMAWGM7eQkBUQoi8MrQ7rf1kE7puta2AEruYMM6JGkYh+s
0txsNXff4AwJifE1xYWOD8qbDrG79z1yWPtX6v+FpmXNldGYiphOsji398tduI3p2Bqsdt57btqK
HBqEMZZybY7mOSpGTZO61OmvYA4VbjeuA99T6LlNkJVuJM2jvxrtsk/yPFVeC7g62iwmvEo8SbPT
/SmVTzaK7vnzNfxJzmJjrNWTBYTQybmVLPAPE1z/kV4XeHilb+U9NfjFrgGTQotaFTjUL7TyoWHC
gVyT81dMhz3I2ALyquhJHp0RHbAUhG9CeyK2W2gxJ87+dzW5Yxg748jzp7rQaekPjFtZbX+1I5Tj
4qrBP77S37vdwZyhmb3K1Zc/RcOlcIcilueo4DXm3JTO7M5A+vBeXkf6Cch5XfNbJpt4C0wFZxLy
KIsjszJjLSA4HFAwjMKe9XScRO0vcbXnSRxKF//ffra2s+fm9ZdO/LDNpLC/fi+QN5t+wVfFXOs2
vzFd7v0Ah4FiIOJxJBJMo+FBMVdvWK5mknb/jkLQdvFTS2UdaAUK4++IPLH1wNc0rrqx2t8ZKgkO
un2q3GF8N6g2BpmaOQr9lZkJzymQzxfApX/uEO3yTp+hxAm0N8vVty4bbakdlTz7A28nmyg6W3Zd
WeuvrWF7j6ocVJdjzyzT9EaVI+udAJfaB5TvDOPU8BshLbxyrH3DCdwXAFIYbAW1tDU56JcLyLSw
ZsIe0nPzZ2J7G4+5UQMM5HgTzpjxuFAJj0mxKRhPWYI+7SmZt2Ey3PYxxPN3pBV/wxFS9yE2lMz8
tSEjaxXbDL9Ak6e5UjIDQchH5HUnGtkIUstVCKm9ZLwlmQpS8g+aUywmFXW+tRk+DWv0piHpehaL
J7qF9Cfn0mWdU04yeUvW2WWODeHl+NS3Tq4Omygrenrqn+17+42GZ7oB6LSgwQ1tz0vn9Rp1bZ2+
O/QfXDlaIAS1J0ATa59rF8zZKUCfxAsuY3Z72ArAD55C2OiCVpIoZV6Tv/YCCSURXoQ2lrWA2ohW
BZi30gxLllGeLbGXkKR8hyOzmFsED35CkRwWxKPSDJblvyAC3SXx2BZSPdMbY9wa57/OlsYw3+XC
USKqGq24PiE3oaTf9BfsD+/9UAVY2CdFOaeRPSmafA85tBP+sc1MjaPgxQmnCTrO0w6RVnO0s/T7
apy6coz3Z32V3AMOyNs9hN5q/zLAADzQM3TecSIc74a5phnSU9tEgTJSPcQ/GkCBGEq41wI+XvMs
oMh/1ZEKVXDkAVfDfd4LzpV5wa8p9knpfco2ONaNC3xqpHFMeMubY1trlw2/JP6sY957EORUbB8e
PGAZISijESQwCbiboosGEMBWV+caApbayCHhMmWSSMz4m5SIXOep0MDzVumIpCmcnDtiOW8Hr6xD
63JAdJuH7Tys/UZvhu11QVLWnJQETWlNidDf8ypIeyFal2+1fjtXgTLAEnxSWWNSLYL8IL94xdrl
QnPuimRTHE9WEDWasXDUOPsGTKfMg2jr7x7zEOF39U3hE8fT3FnMtQJxz9/XOuZN6lXBRf658Cwt
fYBiV/kqR7WSS4uetEQJgXfJm+Yc/2c2i5gm2OZxnuN8CqN225r9BIJCWxVQnieiq8ShpVJ+9Myb
d4V7f0G5zMLm/CO5pHFZhw0285i6hAlyPCpJN3bAU7JysmR+ldCod6MALCyYAOobL9jqlwCeOQPa
mCo7NmNGqQTXcJd0JExN4UR3/b/PJuBAn64XxantL8Bkda/eo6EAriYTqOYdSs/G1qCPitJyapgi
42JtrsAuAXlzIKxllGgCnTlU7pKbvyMrVNvoA8vg7w2j7wPSPe8f8vTllOnyLNJaH54GcDKZR2dz
YEvEms7p72tudf9W6Kdsv/xFrT37J/On3f2vXGEbsD6XaXKW8SvnDE2Aj8wXgBNlaQ8DVnPMRf7C
4Vq8iPqgld8tc9fqCOMGb+bKP+M7AiK+XYpdukv7d7E5jxtTPriDevNLQYlT8MlyrBSKQBT0S3Hc
rs7m7tPLNOYNtG3SO8WyZ8Ys94q7MlyhzxkVeCe4GDWuip9VxyN0mki4hldpMcoxWxi3lJKe8yiK
RTJuGOjazddlasLzBNkH5IMv7YpL+CgfeAFW8igaJy51HBu5FtT6Ivz/1qFOw8xb2MfTrCOM/W+a
9opVzFEpf7zV1pAH3KUgy5cf5YASuTml662VnNzrtGUOhXvZRaw6ey3nHlANrHI9miu+8IhlMp8i
LrF9AFdFOTteKONo2AO9XiD6DNswTquTgUtKaZCbhkbw42CDXdTR34Fk+ZYL/0zEI9AdDm0mNzGs
yRK1KeXwZkIkjAeo3fddNuXwbwUkj8TaHp/3L/eTgQ4Ht5XeS341jlnYRB8Q/SodhIoLC/uiFHjn
feX+kpH9wgO0hydaDm82uKtIjVsDt06cFAKSgXLEqErwV3ZIsJRuuBIHiqWNEORktP2TPoon4x1U
KU1e5gx2bWrZc6UNp2R6T5Z8aPVe8iObpOXga4Xw9zUGb6tdJ3rO7luVmDycH9H6Gl2nUcFgeqiA
5la9CWM8SNEPA1oEJP2QnLS66021Jt4W3TMzUvjl0zlY9T0b3+oPYi0axLSCoRzqT65F6djSoKTl
BMlwambT8x6b1vDjnMQSAWLsT3ndj5LkYyICAlb6rAnLa8zCEyGF/6F3lMP3uUgI3R3azMimMUK8
y+cGX80e8jmoE0h6seLS0UScNIUp+ffimSfm8jr/sbx8k8YiHdG4V6NaIsPIgWYP3aK1NHmwRKte
bAj1GagR9aaXgp242K2xT0GydStgqMkmClkyDrV2j185DGo88+x2MOy1WDGxx1QcHrDAOcUMfrrO
x72BCjH4MYY3bo8bdNHLICW27gsRJvu/iAr0UpOINOZIdkurxLzhmzxloXbsBqtNRrsK4ojldO0+
P+do6vV7BRxAatXAiVYPSY6OVGgizyaG4/9JAdGU2vBpvWneQ3Wm3rjxGF9EjHT4TgC+r1c4APBN
Lm3HckOs5M4hrn8fLRCxFah1FU39sTftApEii7TrEJ9lRCt0f5XsO6Vr+fjs8tKNwYK6B8IV743c
MvWVJ93l8fSgtKLkq20vGOa+JJO6CnQbjjuPzVhq8nq8/+dSbnFbU9yUGNhaJTrQ1s1guEXdDBrm
tQSV5sZ3tdGnel7VhreXTAUGkH9QZU0/n/psNIn2tMHF1BSofWrQ5pcvNuaERyfUsHn/kW2IIERS
HO32k9LTEkKU4tvnpIcvfzfRtfGVsci7pj+iendy0yIWooxHVQMeAQ1J6qXgVPjHfHB2/v8MAvrt
hsyPchhQqx0Dkt/qm8b5XTMqewKpQ9ozbB6QfeCl6EdlvgnTXmrVQBJMElO58d+5mzW2OjxEXKCl
uNa12k6zAhRSTFkmHRXztKO9i0NyDJ8hLt+3sZZsLfbEjsE2XoM52izr85I0aRp3P8PKclvSj+UX
taJ0nqiXeGpZUvQqIKiIQELIUoDC0xpQNN7METZS+Vhf71jX6JEEboEKF9cPn5zvGlooqC2j6yjk
Tt8MU2wLgrHlzy6Ng/qierxZ/YK9bhFnUQFIv7c2vwL1pev+FSxLQfg0FBZtnpKAOraNRIxLqa7M
4ZWiktobWXaHbLILXjsrq/5cDv/bceHBOE+CUbKqx5oQSxQV4Q7Eb8oBRO4mTiZlo0T7pwtoFn+/
KYymVNma1sGwM5uVvxRFAmHPbeSTi/WwK0kWqZPRN+YgFsLoLe0B7Vs1RALnaeE1/+H6QxPHi5FQ
AScfzXWDzsk97qRvPSlMqeBv4Rwxhzu9TZnfmclDJnheDcYPux1CP+W0qhZ/HyyeUgS4/W578vPS
LzJ+viCh5Xoi/bamLAK9CTDXpQTYTnm5bKcM7eOCW/UCCe1R8tF7pHuA1MXjdtaE6LsSkgC7Sb09
rUtwzuI1JN1brUj01NnRZvzzEHKI4d//zwNSJBJtoJPpHarkVFJrhhbmEuxyNZvHv7t7vIuxKvMf
wBS65E/3EUzaj/f2QG/ybfVHNirAPwlmLFx3yEeeBF9HXCm3bfVSIiJChOkZJ+5FsF/Vty32gnvN
a28P1yDxq89tzIQ/b3HsVY1lk7ttDe0umwYShtZrWJ1LluScALjGv/0rgOQAze+7h2IG9WTihPow
Qaq+ADCYhm3Zkat3SrZBdMiRy/iEDYnE6Xn4lmSiFSPVON001gvQzd3hwTFHqz1Lh6rpngVejYtM
+4LWuttpd3zQS+dVIVERm8uMp3d5g+E5MFYkVg57wbZVjdTB8gRqNzdHX+3YXIPuBddaIMOI1rL8
im5BNny+HcTNjfXmdHi9GAau1gr1hqTVDI0PufcitYGQu6ALHrTcxJiGj80+Dn42gutLvziMLvs7
5TeapPciCykwHe/Q/VB3fmEt//dz1uXKJjHZ3c3ct4KZSBnMJDw5yyN/4FmcZ0XAPz8nrtxpSX2r
6cCrV78mpZEOXOeqSugqEyNAcm3ygM3B1g0U/R6WMer//g4+F9kcxtk/tUhGHpb92HoY7ZOO0POD
7CFHH8JuBxN/Nnz99azEUiGGh2KsX+sZ8itYSTmOh4mZefOFv4MUJq2PXBCmnj2ppckgQFl8ZAde
V3XrApTbkN1WgFQ5PcndIOzSxoUseW1+HaPWnG4i+Vde7PvgtJes+pgJ7LiHsbDcrMUYUnWYByCt
K92JoTpBmPi91rnUmTxAUtA2iyxoIVatHv0o2TEkj0WXkpfJjTWpuZggMWUXXjub6+BIjPTjB6At
kl037iGDZqY6shU8/b36EZXgOXwOLpbR9oKZvluXhgAyxr9JDwcW2KmzPIZANvRCvAjhN7TX8RHU
kHnYUELyB08dYEqYO5vCtYLQ86uUYW4r1qUQzgYh4Um02U3hN21YAon9DNotUCJLp5H7jCClov5y
8FsjbKH6LxjrH1mKwddIYcJcjHXtana5kimhPtm8I2WXa2YSNKoWmjGgn68p+TcmJB/9IIQfGtuF
9DlTgOx6SsyhWqfb3sUErQUZM1jfWk5ID+YjOANns9XiyNK4INDDd2C3oWHnagzfsgApgU3N7DJa
v0S/ou3vNpImPEUfHyn2C9lso2ubIF0PuwWY54gtiRNAq1V7/jSq6OqFQd3A2bC0/zBhmHUxflSQ
vUHmXMYFqmSpomuPXZIwCFbO7W02nzUF9Jyc8wF5kjHqBgH5J+73FfZAbp5fGjZ3d4+e12JuPsok
6NYZ4tKe8WML/I0i8N5Uwvhqk3/SNtfOO7yEKGSu1fIuyoqC1qbw1PEbL0PRDXTwMJ3seYBwbGaE
iHrrqlLFZgytax9UzRG9Qg+ZDrAs+aLikWK/8TesfqF1Ezu5YqL4WGEadCbNosOWqyorfgxNU74o
4FL61v/mxCBbcuQKAW9Btv79eUZdujrR3YjgoC6k9Gb2uYLz9E4/Ba42fjDF9XKJy4/4wd6ie268
pIPNT7WLmQ1ZxBxACef7wM/Z3GhXhjHd3xU9DOq1KBTy5G07Al7sLb9wquODEB1vKxGcSZjIaL6i
VA4RFlnz1q5uS8CAbmkFSD2+bCotqFXmEYzOjBZ1sSQ95OWdvCLErTknZrB/A5/HvsbAdbX7Xbp5
VHyYihmXK3VvX2QfeKQz3Jhs3Z6upnXd3PgcYguE51LKnodtWVsfSSlCcNPFn+7UYnDLadaydnNq
vGB40zSLLVU0v8I8R9yVvMCTC7CNKbGXWKzGwNYT94LcLyD77BHL3vf3UxKOAKD+6j2F3MGQ9A3h
sGMojxX4IEy2iu/BBGncU4AKoXjVWWX6eG9fQh79rvge1lDra455rnBXAD0z2R4j+aA1idsCZXDn
tjLUr+77V4lKxesHUX88CiBf29v24J0bAapDaAY6km/bZULoZx5mwgJgWyLr3ICNiLxlu14GIqjl
mQOtOZcZ72f3i34DQZV1En4MmVczZUsm5QlGBgtYRJl87ehxDRtGdfxc70DIMFHB0DguJEIRJrNR
f3KijUFR5pg+9iTnaWukQVG7g+x6r7byGNvXugQKEB0sqUpc/BUb4KnU1gQhAeIBFFY9SRvXe4ok
13w0du9f6uoBPDXNIM4kHp5uXqflpXrs6bCrWNAzpfkpaB88gT64z7s1IuXUdMh2G0p7In9tn2By
LAEdBKfo/+ll5/2/5/LHZZYyen3D2c6DYWFKpo9wZQncaRJo1K5gI6a3GB3b7liheQFBnUi9BF2N
i9k5MyNnWtVaZPll2FZW92s7kfapIFLZM/4qiU7qOx05aTtI6VfpBr2lsxk2w9w8qq+mw61jgnoD
oeajfzJfjJDci/S29pJgG+w/s1zd8sNWutoL+JtK0hz54IxW49+mM85cq6iQTZLi0M1fyozT4G3K
ts1LDKLPeEu1Kvh7Z+K+yGw0/GFIjW7bXbFKyu2hTFH+Q3SI6YEZMv8xza9QI0Imq397HcVkKRnC
+ngqq+dOwxU5UuroN5veAOW/jRZTjSRKbm1t1Q==
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`pragma protect key_block
Fmx4dIIaTGloYt85GaJyQz8jzXVspgWlKF2o/TueOyXpklaTlVIgrfSbLNUIMOp/XcPxJlzfQ7ug
QV4/05mtOg==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
Dh8zBOlPCju+QcHT4zAJroDB9mk8sgzcXolToG64oky8RNU2+RGy50HnX/2mRqNt+3nX0x2GfKNO
OFaiB6jcvvYXKkLZokLqexZBOKlMXwuqgfjgUiF06WetaIXYQVIfX/HIpPC4K7CGW2WrU5A3RzTP
Ra2timh3TOBO/r3LTPM=


`pragma protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
BsEGJ1qrOFWQS/torLntvyQm0h3NdPkvf6nzRFshcTOjuUzbDLlUb0ZkE5LMoXTdePNoxwbijwrL
SRn6YqINBqTGVy4rGNBqfEXlOGZ3pBfkSIRL6F1oyDzrdGzQ4t659lbFD2z95Qbq5OAXOzsX1t7F
MVUCxsoAWIpZ7c5fu3qGTsXlIige1gLcwDbhlBnPbw1RAHUfhk2ol15y5e+fn4A06dYPNPujUkhd
MdFTMN4YD6FjKLUqVCxcmjpqsvtvDWU9cn/nG7dd90uvKTD05uZFWce/YacvZZuuTvzHDY1SuYkP
G+2T1LdMHZxXM7OFoHjlqs6MW8CobKiq9bGJPA==


`pragma protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
J5t+n1l7hxPUlJGbT8Qw6N2s9CrmqMa9SST78zoaIhvFwUjR52ZFrASZsjHgVmW/YV3RovFnbGa7
ZYRBoOyxy/F//qfqzgLSHfJYtnan+3n57hdoKND6rc5X0X49SPDK/oWh2jvYf5NaMwXYFLWXCwpa
fP1/Hc1j4gHJzJOgSS0=


`pragma protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
J+i19Ae+ljLBlW4K9gts393KcYWnBDRWNc+dWNnPzMFw+URc8VOsrqll+j+kWTI3+iW7Jt6SzBKm
feDmVMNcOUMzGyDcMG7KbZ3B2wb68ndLGmiAUVtWUiOKHFARwgTvYLWwDbnvU+zRE2rz8z/3cKZX
yOHS77UVG1ppw2evXi7yjGeRjj3SG/qkBSRNLBr7DeVPtrgm3Fb6hvhfjQDYyGj5rbLUFJHvGvM9
PTHV7TAE7+fb0Gu7N4xKKr3RMBSzy8pDNDBRHWLm3MXMt9ltvjhf/pufuFrTfyHO8zaL375Ag7NN
8n+1jWKiOdbxALY9jb4hjgqKWG7hHBoJZoaiDQ==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
q43Ti5Gok/AlgHaZ/e+biW4huQsdWtrVmXfMrupT+2Qvp1qvatouHyXVr0cpAadHA46Bw52+EZg+fzFENQ2xcR2FB2Ptwc8Isvb/pX2s50jd5TDu5e8xYyqBX7sTxmKR+agtgUIHdhFH2Q/0ql5NJ8pSQbrN+yoJ/OmI7PGBBwwbbGKl4f/z8XIovHAvHrTOWS4plUYXPHZW1FTGuY29y2iXi/VVpWpMkrmVtr+BOEBrfoGjMKkyGysODcur+XtCNlLMFRoS8bzVTQ1GL9mzdb6tHs3X6KqBKrFf8zm01XfaVri9RpFTFKyL9lQylrb4BFPbYHDMPUqghKCIhOsQfw==


`pragma protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 64, bytes = 128)
`pragma protect key_block
f4Y2/jDy0Eqp3dBCdSQTObRFsB6guDl3a4B5EmZg1CuqxTDuVXQVcAAux6tML5NkvVzXR1wKy01VG2uOeEhYwbQIeLaKgXKPumBjqspGHA++BJl0AX6+1wkj3C55c4lNr1XV8XMrfxbgftRASczJ82cWeVldIqFuTjuoxJ5wykbv+Yr4wfGI0gPGnPz08rT4QeJmMleP/az5FcKR8SH2AxiqnCgo/uQfAwJIVcubdt6kRt8FXNVJpWeVGwdUHTWNtdjLQhVV3JbUHRx9VLMFf7aIjF9pKPLG6Kzzu0p7Ugp0sUASWZQt522/2kQXWTR7nsFs3DjIgaWk9MUcbvq0cQ==


`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 64, bytes = 11904)
`pragma protect data_block
naadfJw4juh7BS2GbAqEC6Vh2MP7Pwj6WkaWOMNT+Wt3OCOCmU3UhkaWAVzCGieffasMPiLxsTNr
+tm8LDJT86HWOr0DXKKrWHTb4p0qQGh+c+0Ghu4lPq+VrccIwFULHbN9aAHSU13nOa+cjHc0LzPk
TdAq/1//4+brs1lzCyUxLyZtxR8snE2ES4BF14Kt++fW8s+/CCedESvIAG7e7QeVqVbDRUIKJEcy
Fp1GEq98ChG7kIZE5pLax8jm2HzP4awR8io58JF0rVEGvQFZhBI5ZnP+tJq8YiXM1FejGZu6mz0u
0daRHGteKpQFHcHg7ugv6ZWrkfrp+YmGMRoA7JBPL8Im/DWGaVaLVKXWVl6XssfC4VhkpULxwp/+
/s4aNhrjQRKZES+PjS5wSCpG1IoVHE5wHeEpEoMuwJA4d+ujcJXT/C+95+mJ+Yk0sb9b8w11dxfu
Iz+dZYIEv3KMfC0p21+MJDVd2qgOQGkiERPutfK9DJYE7FeCXjzuUPpvfLCzVow3A2r7CJ1mDGpm
yHsSxs2Ggojg63v3KoX3AtF+WcJ/Qd/KNcn7wOrQnY5iuXvrqcZiPwQ07Kef/Ffk+QTl7BqVHuHM
DhWz+GNt/7zMObYwtO32kD8vavrnbjm3RyKCbKCBc15kMvvN8/sjKl8SUnKPBU2+8El/xjmmJlBp
I5Q6ikKmWDTY6llNh64aYDBp8ihv6N1cmJtLXWu3MVbV/YaJ2yer55oxdpNF2Mk5tESpgtW5Ejnc
SzNHcUISfnF+49p06p2Mtj3bxq2En6jY1dJAAUzgOsEYAhN4UCqLcwcuXj8kPbitWHfN7D9FRFLA
aa9VeQO5diYmJgBSwPWYeP+60cel+ThPeIG+O3ULvRuZx/KN8iBtrHFdR2dL13o8Z/ecSz4Erh0R
Fiq9o5Q1T73TGCGmYDkOAUryLyof0rfP7Cer5VIi5I9J+xGISEBagKLr4N5FMGEPcylpHyHYkTb8
9dDAm4IjOcG1LHJhY6LrEkKNyk+7zrMbuuHfVbpvY35D+HNR+ODEIpsN40bC9Vc9BSGvqFazlMNt
QlRNUfMDA1nrLxEgGItCiYBfdQStQ56Ei4HaxjokAeJMNJ6gGpvdsfIELoa0L14uxsOZSp41NXU7
0V9tppH35gK05gn3Pt1BqG4qgSMi+4Nqoe1CUUQNmlUBu2wZ48RVwpwgH2HQIGBWiwuBAD0VCFWy
fB2ebXvCpfo0r0TBZjRwl4zSfVPkmej1f42aUppgvwFcim2iGvl6d0aRYbIK84vd1D3PV2Q7xfd1
dOCFRBundl5hEwj1qkZksGitWyg/yAg3M9EBWjmNNEiIxfB/qtQGWfZQCGluSlklRiLVTmf9X0vf
OHqyNQdK8c9HDfTi78fvy4ui61kU+eMtPDJ/cjM0cNwwqTf/I+UfRxj2d0xv759Uhl3NZHqOz4nt
dX+1J60gFDbFQeXI5oc1c4vZ819QOfd0SgKyeT2RyQx0Y7yhpiBqn2P0/eV3AiasUCHN2ivkPQxJ
b90MjISsoxLviW7sIHq/Zkpc/Wl2OXnCFcjB6HG50iWISkXgiDNkZcx7zukptHWTK7b1L7DVuJTC
GVNoEUWwXgfqMjNUGMBXXDJc1XO3lJ6yLj2WhOUqv7zw3zdWcvY8EnQdlDDrKlJaB1lHm65FTv4L
klmQiM0OpEYrRcKGrk6aT7mHKaxmq1LGpdwspZOtN8sxnAbqo+J6bdQjk5eUicGHEzdfvFWZF2vB
oQ96BQqJTkfnRypbEAWhqu9DABuJ1rjqoaWa/I/iLm8bPacvjY0AXtLHKSQN4L3GZBprxIwQNKNG
SnmT9Dl/X7aIKDMNOgqqac6b8sKRwx+LGIJqWE0LqERqUpAiUa3/OC09wzX0GO+/r3T5riX67ckz
5fJEq1cBEdeO7WVtZ3bGkLtKcgx1JPSElcTgl9UvMeD+rFmV4kFhfjtJ82Ov7GQDqST6uQAczgzM
ToZlWrMJxD9PKoAUyiGhjkkjc3LK1EomhL4K+UmKlxjXrCtV2h29jhr0DdeqkdHLB2KyNFn3WnOn
6bxsz4Qi4kJmNCEPglSM5NC8AvC5uhuzNkyo7VUqP7R8CmoMIgos/zMP8ir0IHlxm30Op5755uP9
YgdcrloDd5ZdFXCR1Lu+D+D6H4TAurf8ZixuwLrZF/p8o8rJo88OT430+lc7YIuw6oWp2Zdpw+g4
nztt2gWsHtbkCthtqQBgpxOrPKcxZkhC7k8WclMKK5Y42/t453SfGrIjE4SikmbEFlwHX3tgCPOA
/Ua+SciHEeKDInQvDFYtRa7i4H6Brr3lEfulsYhpR9CoJS7RpxIbejbn+WBdcXwln5wt7aQi47tX
4stWDbWWr7T/ZtT8VInsCtzdFBJQ020yGUSkekJDrJBj6+FTVZ8NztzxEw0czRi+ELomAd+cPuz5
D3jgy8/ktlLC1KdROPkm/5pOh32IIMKXyYPFvz7+VOnz1YZbQb+YmEetyn/qxF19ZUCXjKROb/o6
OzgtfFTVj34oH9JMeZBLR5fWCf0OeLWrX7yxINgXCptHuD3+3Drbl3pQF8mhBvDPxCxPND8MHYS1
vKDjkygGX8QwyMtP53TMPajQH2GxCC2tlKE/HLyPfyGvhz4hADeR+wEMkyCo5vEB3e/Ci1JXCKWA
uXbVj+RAXMCFVkc4SWTnxlMSv1TBJOvVUldIYFtvHWxkEedXJTUg/yqTj8qOfBN8hWBcayHangic
HpOeioeVoSAljmuVzEdEq4gNiwih/AoyP+tW0ikIxwpJEYH0It9Ys7WyNbwEDUS/SGVpk8AOE3pp
nAlSLkg55Lgt3iGp0HEJG697qYJ4jYrtUhhL6gL4qu4+NqY0ilU1gAppt+ZS5vruEWB7Ozs/Wav0
acfg5iMFTmY8CQsWnQerVCTnfBXSQZi9BOkXvK/XwaR0kIg0Kv8rn6SWUd1P/RQ/oS1pp5Y5wYKx
oyakEDlyXbC+Cb2jXJ9Yru8N4faRJ9S1xv46wg2USFbJmVWGWnv93W8t9APBW23u9gDpQIFT41k+
7EGoAznrh/CMcVjk/S9IwAWIjpiV8VSizcXlrHisYg9U0y/FasiQMD7slk1GYYh16rvfv8Y+1eJZ
dwlLRqEdFhu2qhljysS4caVH3wq/bYBb8hXpOr/r2DQvHAKZW8BMnDBQQnfJCV5mismqMJIrPA+G
8a2np6zTfTkXiWZPOq97F6nSN/PickxnUeRabIGP5hbeg/risa6dvpZ26rl4szNEokoWqwkZe0at
EnnLSZEVjr7DcgQOM9d/IppYtCtVOCWyxKKL5X85wtwqTFDERQZGgRgqLHv5HKNH0SaCWpbSv20W
KLMApaTakVWS6+3kA5T7B6PYoDTeaWDKmL2i8bnKKS1L5w4N/P2OHoCfHhMHx6MUw5UYQiqPd2kA
jF/iSgNWc5f6+ngvIDFN1wpH2s7DNhk8P+fmUYXgPetIxTYAZGyT4hxmXL8/GnFaXDO6UDUzfg2v
yPDU2M7yupFRUg4lJ5OVDN2Mj2Iai8mJESgqJW7BCUFy2aahMfOlPplNJH9rK0p2t30wNPORkNQb
xq+H1TEDjWN3Qpu6afSzcPcbO36yMR3YiQvyXgMJiND1I+p36jD4HMWwvOo6dc40jniQlIDxmKu5
tFB2YTTKg4dYWTHZ3B53198w6GFVm8XHt/Qg/tzJLzpgS1/Qru80iPEi8rVzRURTk7crQ/1dOcus
d6ZvY+hwHFbEem3UmANPduh+65XR2qZlk58J6HMnKImeeIgATH4iM3NX8mO5TpAb4nhdtEv4IrzF
j0/YhyNznm9WQDfT7mCLBU0ciENsRQ3JamcNaYsCvhOak2VgZxOl3WOAAYu14uSJjX50HmB5gUIx
8FxV7P3YIHDMGrzEbKqfl/eO2gHz3ac9DS2rc8u3xs2/zUC/bA9Eo8trhe+WN1UvHSS0Lkgsmvhr
xSaD2ZGsCayHuPqbFe9NjxMaTa/bQmO07+WNoNetgWXqhrzL+tQK+GxOeam3UIVEZ/xcjlqhV7uk
+XtTODj8hKvCHT4ZtpzN4eKojzD+36ftOXiDHFw+QVUxIyiGtRSWTx0qQ0kOpMmy75X/CRIwsJsI
wvxgfygLjg6Jyz3KKcvMZ1rDLgSA388MGssnXxhn7z+kWoxfPiH+MEzl4l7L3Ym3BdzHa8Tluom9
EK9Z4qp7Z/LWs4VrYaPeUM8xmAet+MxHYTubr5uUGRixl8aMUtBjX7rMOG2WC2wNz6TfFeeDF8uA
jeHYDrzkY2ym+BbUIlCaye7hW9VSmA2rR9W84/UcXrDKJI6rrtfNq9HrGQ64NBTpqp8c+lCK1hm7
dzVwVB30LUlePao0/Mh3hZWE4YkxmSTTtbmf0tD8ldle12UlOgiykmc5SPl5MOpHrEbgrYNNMYx8
kcgz5pVP4xCYcWXsLNp090XTjcWFAHZsysxnw+QxTSI7iNg44OWqls8R0mcHMVUHoTkDO6oExBpE
9fSJJWt8MwOQjRjT93stQN39LHqIdgigyALmvQ9uxNtpav/kmK/8hyPzCOPenw4dqQESuL5XzdCi
UGQlddqqvqtdzzYDgnIea4DhuW2PjkXW19U+gMjhxGh2/PwLLlmqGkZ9SF0+b24T2MkiTAST8Qj0
+3zzRA3+eJImZFp3T9ZSTW4/sOuCO/BMXYOwNrIdw/xqDpuKCFw5Iiq9jz2940fi0OKct+o8jKgA
/YCyeBl/UpuFVqxaiD1s08tkeRi/pmxQKXomqkHvGyan3ViVVjyIos5CZ06iXk+8cFq+FOjfNrlL
HAreuTPHc+xxNeWOl7QZlBXgKMIvNQZ1m4UYmyyN8xP6ZyfwNIEyUIZH7OqtQHVPzqbxrna8TUch
xkG9V2f3KwZ+iXsTIBgOq0qsKPOX1gJb1tIM1qQIEoPu6085UC0giunQ3CYOTN9JnaFTcNyObyYE
38b+XGQacvLZRTWtRxrRu7rfA7JjR0nHeEUoUTCF7kgIJVRqan/3m0v6RATOqkodBHbt1vBOy56H
Fnqc2lPVGxwkHbKHrLZd8qmAvaxiy7jG77jLtCDxbsozJPW22SxCi4yO24STirRDCv3QHH4GkqsX
xmQOB4XZiBtpK6ZkJmAXoilIesUgXzu1Nd/pUE7vOHwIHu0VaGxis0XnZzbWTQ+x5DxCk7Irel8I
pXinoo7TsSgj+It6As8XAGMOz7D/2MoWzbwApjEY+9mI5yRPsQchcl6f+18CWsW0jTbtdmrqo8a2
uJBMkNqpNmrIJZ/nfCH31TpLy+gMRzdtqzaa2miWcAZHodJnKduBeW/mB1tAegOA3Sc75I0FPlIr
hJpDswytY/UwDIub1BYGS2HIsGYnd8A78GRmPocMM6Q/dBv2OskWrWBwfWYa+YizX7GEZBRaHb14
/JIkzRiD9Ivevm3bhgWeMcv0GYsBldoI8ojaVH2wzI3N2nVrklJAyP3siqWn5IUB6UDGM043vWd9
vUJWIln9PzSxqCgsO0fGSjl2B1dB4Y1SxNeXJewZ9IWe4Un2FVSD1lI6SHJIO4/QRBJt0u6SehYR
ecXbtZZLwic2h3HSFIuVjfX0XDBIwYEP4BNd0F6k4lcJLEpZY+YAteNzSGepJf4oM6E1trEL7AIC
KfqnI+dmijLuqOGfn5tDFmnKOWIQJUG/0as6gDnWV8zxzn8NOpDyuINlhjqF3A+6MtREGH4F0Fq7
fVMriB3wYtOub8X0xpTuiGIOxykqQJ3ibeDlN3F40HemNyGL3CsZDD7giH136UbE1+yT5BgwMJnq
lzYizYG72yhGd3tQywUqXVJuqiEu4RLAd5y+lRQqZOUU6Di5zo8y6B1psCUJG6xn2TNsCM/YBpK6
o7qhRAkCZODooLVnL6HQ1WlU49YP3hPROGImBbR8V/hev5+a5iNX1zySZABQNgWGHhT7i17MILud
R0VIvpZg6ls2Pb5f08zR3ClT6Il8df9bpbaO5t01t94Uqpwo9zT0TgQ7Smd9PdR8xEC6m1m0/f5w
hKrzlp1iNYeFcQgxeZRMFe1h/yxHIo7WB/k074WuyTzWn+7QxLkvIFp/yebfyEaRGfGc6KwV/4+U
gOPj3xoWNhsYe+b6Ibf2K0izN7/gr0kj3xW3ChMk4SWme5Ps5Nl1UPyvTkS2DTZb7uEFo9CyYtbb
ZJrbXc93gxxLadfWGKk/JvVpcXb1Kakdg6xRNWFvmfvtsQGjaGJZsxABdhWWYcSZ0KNPFsP3SZNE
T13oBFSUQvxQ0KSJaFqGNULDyuOwlzgFppfNQkVQRX8864Uqdc1fAQX05alo6Nl4YtlHI3uTAq2T
vA7ucxYAUAxROQyvfU/ytkDLtea+xfst2orwGLMTCnXFAA6fpqee0YcHfhzXSyIDp/qLRw3k+dMf
3R/eKwStdQqE0GGhtuJ+vB7mbh2EftBiJ+6yzs4rCM3/urfWLukk455Yld7vDxCr+gZ6CQ/iY5AY
u4Yfze4afMFyNd+7B0fCgrrSPX6ehbpvCRp16opaqom1BFdGxnP9taEaZsJ4E5fGW7uLviB5jmsA
LG0gV08CmYKTIfcrAnGGO1/WVKvr6VTQngdooNtYTJG9r1lIApBbxz785hCrqVyD58fXLFDpOgsg
9yfPpX7XtVdJGCDRgJOXD4wFkRbi9UI3LcXJwizyGfVkdl4XJckEqZ5PhU20w2fC2RC7naO3A4jx
AzD6i37kc0WjjRugxEccns0D6kl3tY4VT2OXeu7EYKS/L1Z/avm3sZUxg+mCwg16ino242dJmEpV
EvWUiAgh1xwv7IryUGzDGlyqxiAXN6Oi6jOyK4JPADoxfZX2aVeZ2M7FimKSnrVy9h54MEFtfbBq
hJj8bsHKHpyRgFb4kvZ7tSjLNor2DRM2fokojGzNOaVgu2wZtbGiAQh8Ud/koPPCsWhR9am9TTFM
czLVtaB6ZQQLrMYym37gKji2uLJIaE094/NwQCQQ6C14HsotnrqnDjnbPgo1i8gZdwT8A05D4nW7
qzOhmpWK8/Qi2wNkalpVu38eaUZD8NFRV4xotP8Vn3JuoZVleR0V0lKzEVRbm/KMgyy6xV9jq7py
n4EaaoDH0HiN/twChUeH1jcurD7/uxT8vG6j3FIRYsX50iDaLkLIm/OURbDpqTRm5g84Tbx8V23c
8WImJFzC397te81dKqq3N5iUzCuXffgnrfGbpjDrhjkn41G0sQd+rN1WiM0cDm3C+mkfR7bUwyeW
T1qH4Jd3xRHN032e2BSQwdX01OH/1ChHUk6zSudQV0DwTstmeyUbaCnFn+Tl1WE3EswTKwd7kJL+
OcD58iG+y2rp2WtzHzGujDHykzixHZMB7IvhAgICvso2ZSlpqpZDNxqDzA7wLq1WwjwIeYgbOnkU
Ya5gNIRx9WYOXwBaSw7AKzALlnPlCFG/4bBnSA61eMyBpaOBdVe7eR/u7QTbtFx103SA+xKc6uV/
OELwJiaWi7CahSlx+mfI8q41grGSg3k7ZDRLEvLGHOZ4V3zGlc7gRibaI0jQYKGVsShyPiSctvZj
utyDlMiFNk+JZ+0sNeZR9Wu4agBzC0bTVrd8BU8gDJpcbPzrXS+Abzgf3ckz+eo5NS6tZ5gvEN27
/fC147Uo7oCveF9ru1PLcZgIFqkJlROjk580alran2AG/4VUp3+ak3sKM8bWFdj3HiOXXYAgxLh/
M+m/1A0deCZdcJtF00eA9c3WrdKcssmaYAckLXAMDHGZzPcev9Gs6z4xtpbVmn5yQZqb1Gi7s0Rt
dcOGjKyJcnhrup63BIdpCmbKYbC7L7bDQg5jwgli86JkRY0V1240MtXlxDQTZ6uCYbOc7WC0D308
06s7HTh3crzEynca/ii7m6j4O9SUs88gThRZsTo/V/1a5HTDhyMp4YA9FSDwP40RuIJFs/n0amLT
f7+SaPO/f86A3AlsyTDYMHsn4469xkmLxR46A4KhQAiE8GjdpVZll42wZoqd/c54wPM6ONf+xx/C
ozN3F1D1H+p9ZXJT8aVNu9B5kiQTIYZosxi0g/jIw1JjjET8iyBpJoaIP+lTll+niFXwvc6jy2SV
fSuVDY7wgMldrktd000IQZcFT6o+r7nT2vlo/j0rOJnKNh0AU0kCUhUo4baMQi8kTHYzOvjycj1g
oUIjVVSwIWZfgrqwe2icLIXB4KI7YWjQVr/uneD2qRrBLut3b+2a/L6aoj+8NowEDjzgWQkYE85U
OsqrPxEieS7x8M++maUk+yohMeupUfCbWr3qiQlnU7VZncqf6U2ibBsZQgXI14UNOoKZKNe54uO0
2+fyXmKFd5HA+IbxRC3imgCpUJ4VOMZ2j/TCd0zimzeD9HQoqjg23YuqUUTcd56vyfpU3uctLoz9
Q24cEsOLUHsXBEpPw+s+1mKVRdb3sbpaRFalXTrmmYcKe8zVxF8OCkpAQWScVsB0DrbKONioI/Iw
+Ylv9FNAFupIEvxzyDbnN4bp34SL2TeTIuTEaImk6K0J46cCve1tFokhSEyhQA41mlvGPsywObBK
Vc5FzLSubscN6GCeEw7VlA6IQoGi/WGqlt2e7i5rSxCOelc9PH/ImeRxWGA3LhKBnSD53TKtLU5V
TN+A9Jq7+j1otCelof3fdNyKBrYMjiv0NUnnZf9FcmQQC5fneAlIwjGmhMuPEEKWLKuMsXZR9gLy
iFAQkbxhLOKkGYTAmk2iRj+CsZAY7Fd3k3IgkrHbK+lXhovmldtSeg/Ri2/JV53eny5iD0M8tNGX
4xBjKy8RmePfwiPThJ34cxfgWAtstEN/XxuDtToTgmA8QChHpfCiXXv9jRT/PlYvkQJFFfDFg2Y4
OezFnRMelhkfsUC29CQQW4fyb5ZCq1khXxX4v1HrPMkWy+RNflsSASzVUNvRsZKa1w5qifOKo3Of
vPkK1S/9DDHX6Xx+8csvXO1RnRdHWMe8uYgsotjvicWr2OkyOPF7gXDdc6GL2LXcmDPWz41HwRvc
bkU/WU4bvg8B4umzSbNRq36hKkqFRxn1tFnvgvVBz4fcr4Pyv+9r89eMG7kd9z67fJka4Gksg263
reBX5y4sDghohqQw78BdZWi7PTd+j4b95ghhG71AOsKWp20NkO9OIup9+ke0tbH9CLzgHGhEYf3j
yTilH+Y+1t4TeluPXro0MURObw6fad7U9JHxQ2RFSoWJnj+OTpPN5Bvlcjd8VW2U9t0nu8k8seBq
KeuhBzq9swl3cet7/z3rv4NzhhWeRZaCLKQ354PaRsYKEwUSMg513gGLH1DaD5fjJUcUMAyLFP5a
huh4V5jEfK5v1fho7DX6aAFTugbNN3nWo7MEgAu+DXHHSjh/2oQP4owDvNz5BW7fRiriabgb2543
5ibQluOA9xHFuxpoYqnKUTm5IpsOx8EXjFze+UJYe6EOrr8kHZ5iqEp74PuvhzJaccc61H2RzOqS
UnSBKaworBHQ7psbFtdY5A6to9P/RgN9emkucHQWZ47HX5BhvbrCCm++rg4TbWbqtQ5mgHm2fl/2
8vwQUJkxtoJY7o2j7XC29MOAT0n6ebuqXRGptk0cDTgEE79+6GCk+U6THgOnRHi41WqLPDrvQTcA
dvbWt/ynURls9SdrWGm4S+7cL7T8L3bmnnHaoMdT/d6EahxXVsUH8ORHdDI1KyiFgYFI+ue9IOu6
RZoPbSdSE4hTO4pY7l+6e61wMNc4tIWKcEMaceaSF4dAHbNLI1wptOfv3OAtx2e28UZ6itmcq0Xc
fKaf5AZ97Z7SlJLPOek/om1I22A1vZPMesHyVOa34de8kWK30ttud6QnVsmTaznsveTKlnS0LYKI
moZBySoKwcPK5p3K0cbXrn76qSYfaPUNu3Xp+DBJV5w57QXyWb0dfZh8oab/BKYQ4EcRj2M64UF2
ux6zScQYcrJZ2E4Gd5itJkUkyz8kA8MjSw+Z5lu+r2zt3zxN1pHWBLRg7B7uk4cCl3SvORzlT9la
HZIKb2WDUeOe/L0BToS1apXc3X1VL/+CPlxwfSJcU62fTCBYFbAmxsKplpnECq4Cy6FaQ1WtIK3J
NYGHQw7AWfSaoDPnVGyb4UgxcJy71bfiTKmkBb7PkudlubD9UFYU/jkE2bmSpoei3iM6BD+vZXKL
xHvsEvCyPtGpzJ+YWt+ci3qYzyfMY8DQct/4EzvxYzJchCHs3ATJBckpkbRtrL/s0VX1BArPaPPm
izl3DzqKo4zLQ2SVMfQeymTak+viJ66bEsF7p8otW6RlKBdR16hyTL47XNMbtz3Sx6Sa443u994j
uh+5pdQltCv5Gfz28hgcXD/APFLGq+LpmJJJjY82HRFfkwzI2ZrjsIbkPezvVd9oNssf3Q/Kgy6z
ICFbqXP6VGhhsAH3Pb7L4DuE+nVnuwNogb34LzO0ESNl1WUcdIuzUhHirYMwI7U92LK1q++qAAtW
0rM+rRYMLDkBT3WcMyzsCi3HAwlP90WAs1oC/mFKEmleAJ8OTccKpnA/qAmBuwfApYKAFYTmIQod
e2xal0hq9BboqypsH4ZPpmEvauRcn3fbBZsXQ9YE126V3bfA4mAqm+5YN99roxGsl1M7+CN1jDAv
hi0W54SiI9qEqxAPSLCN9OjGI8QllsuWW5h8aWVPKv7LrbH4qtv9v4tW3kI+OxgtqNw9CsyJThgp
G4qwTsx0/VmGjrtmh/t+Tqjb6P9ZGGQ4/U2xUsxQKhGmbfqMwNViV8DaPPAGtNEYKWYQUdMp/PP1
Mk29/u1Jr2+ZDY9hr6Vc22yYnXY44bRTbj7tWUD/J3vIeHOXR/8NUUvQgvhCjtCPzwIgxt8tHKBA
2gUcYi24qYoXr8nKeQcrU5Q2A8YO5TLwEkiF0UiIz3AWdUguE+3//phO2r/82+NWcWPCK43MIpia
rSutIEybLx8FjxudzcjtMaf3vFpRIsSscJHehAbU+q+/SHGDvvdu9zAr/PzfxRPNVEHFhvnutHN2
hY0wAwKzcpqOCiah5RhIli/rN811TkU7BymekTrOBXR4TRjcX805Q8RiSzMx4cyhi+oyjrKjKpK0
/SWGk8mpEzcxQdT7ylFnDXbYMvaz+Iv7ie3SA1N32fnkHrTtrfe5KmZNItgmqyKdhYZk+8l/zCOr
yA9kcpkfWPwA+74OCLaF1xesNHBzNoGsltzrJ6DubVhRcpvbXt06Sf2OPakVtotDX9mI7/qrMSt+
qQnEa8szelY5s3k6BQlgqxuSeU2eTElpU6x8oecWnJ5Uc++Kf32JWsB4WpWbXT2JvLBJ5LVegxiQ
GbU84PnJ9y3LhCWHBzGxCMhJoRT5c+WFYaQBVQRrT+mNWFwvtpoGLqFSkUbOdDCYikOarCF9Z1qX
WT+/83WKIJoBcJssp9YPkeI4/GKecsFYv00ekAh1YP10RN9JXoRmeGtVWczvn2YT3doqqxJm902p
AYeaf29wJNtLaDUzo3PGUM+ftITCtVWv0DjpZwcwnwsrDz+SyAw8pUYTYtRdTvpQVrHUyxVKdjwK
ujBGRQCPU9wepHp/bw1pWuq+mcQOqYMLZxhzoZD083+hjEKIy2fYrRlbK8asO4n7b7rqJCYvgdrT
CCgZhLfg9HZABxmxT23IvevGefLs40VaDlOCYZmEpKzssOrbjczP2QBxesoh+aVor4PNfQwfLvU0
/e0UfJyrG9MpZXa8bW6h3e+vHag57H4IJQjF4wdV1Dtv/g9JwNxZxcIEh7y/eoMs0OWadgAEPe7u
lh5hMUd99m95fNqPWpFB2+j1158ZBOJ/fp0VBCUcbbxurFhpKY+R6GT9ZBqoH8Hl2LI4tddGs2a0
RN7GGxe/FU670IRKEL0NnokkNfFi/U5UwXH3UD+c/qvtNUDG3pNemHA59EiWphtiExkByf4gZFJa
cHeNcsP9RHf6qOAQWjz+N9E13YmnA2PzAAHPgQjr8djF8IrRlvAxnMzCFkTRJNyocOupj7slcxVC
HqjTr7GbLzGvc52J7Zv2lS3FFN6q3b65kXt0Biytca1YUc9gVfPE8rAEyefCZbbNJ4ZLSXJhRJLE
4UHTh7nEn+X/MuL5YATVcYuFChF/dxU4cEYgYys/JhRrcs5BVzEOwX2ecaXJgGK+7PYjKld0wQzb
5OBh8jWlIxoQ5404s7CnC1kXmGTXOSF65bqObDyVs1fSli2F9Ej5OGdQ3khEj3PivicA4WScpmbA
nSrvKynDuJkqYwmqaFdrOhA/ugZShkXneWEnzJCqCfTjT/GyV3C+7dHCTE+BRupHr3VajNdFOdrU
04PHOZzrB2GMNEa7zpN12zEXqxAN03uRhI9hDFeY2BUXi7DDmFVmhe4C1mS6xeu8clMtsh79FOuw
mJStWVsf9oq6JCQTjA/ZIBa2jgRs2Wbj8jeNX7i5ejs/MN2I4AzmbY1uu7ubf+ND5P4udvoEVkUz
idEKhBobVOHHOz4NA9pIT1B6+/RVMhod/wbgmVaQJX6pd2CLGx3BHUKYFyD5kPpSG5Ymcy+UuUvO
W611Cf8ptQp7mB8iw3K/um9drMfpifL4c+M5Xli9XqmJHT1pvF6zWuv//Ptz+H0vXh8M0jk+Aj4m
FF2i53cvEz2d04NYhV68oMy6zVBzetacxISEJpCcxaCoUr9HRJmRGOS9SYQYVtbq2wjlcSFIozpR
uAXRwSKIr09guLCne4UYB8g/NI0lQ6YU6QZmxVf8ixXMk4yHUt6P9x+PmMCxhmTl5f7HYn3/J6g6
AOaFaR6blFD2PFN0gqzuSzbdATHHSec1Em35G+DbjUPye54MN/iOarU0eiDdIL4b5x3m3IO7CQy9
qOW+AnDwwASPYW4QQxoGUZZFXgBdxR0tszDxV+DAy1JYa+VrxVdNgKJRml8PH0sKWhVBMeesGA1T
8l0sz2GZJOGmbXnZssbZfFOuwxw1UfWdWT9dovLPhhJF6KHU8I7vCuSqAvBagSxbUPJKWxCQdn4N
rJhMP8j/il07U9CJrG0Wb+FCvvmrojYGPMB27DneTWfofXroQuZPRSbcHsuPpeYT3jGOksV/SRjg
34xO2ZvcL35cJZXRGg+ul4dHMktlkSPH4FnRUa99GrWysQPrW+JfYRXfhL83h2udNE7iUmJHKvHh
rgepGhK+9wzgZCpDuzIXq3g1ePsNRC2Tap/iaPPwpSOU/cZmnNqBeBez93Uid67bkPvvjGpURz7g
L9mqUPlpKZdiFeUOLHpL/fKxWXY2L3MUKoHcbm3vqQhYDrYvGGiIAV1uJ4Zoo9DplrR1Pji4S2SV
09N7iUKC9XXsebKRtdWQmwbwmnLP4v+GuMcUPqDVxajIk21hughwwrLr8c/BbdD8ch+cRSlj6W0X
P7KepGqwMq09FBlD5m6mX6Fk5Me9rJRCAs4x1SKNJsL/HlkEW9TLm8vfqjAXafh4/x8u7qr6//Rv
chjvqvPb47v0YcMOCeRNp11QhsefymotKl55rMTnHW31X4WnNgsin2BYGaROmaCQlw4W/gWuuaDH
2H/Et2m0uoVn1G5szttBnx2yfrhfE4/3BKI4rQWTPmAa78V+y4Bz0nhmR9F1U7UmsahkchxOdsSL
+yJDpCSR9zgQgo/9kWx7O3QM+QCmzFJqwobaEByOMOj9m4Np2kEBqAYPMYPYhu4JmK+dsjJdxHsS
XEmMggm/0NH/C5AtcPF/gcoZDlkXv7iaJueQSP64EiL+6jq+IzgssMGtQtyxVqWovzFmoOW8GxXK
4X+Q+i+JkZzNWLrMEJLZl3jqlX/txvOB4YVBS18UxYCr4O7nDPLqqP0Q7Dzm39dbd36x+D9+D/Ca
6sDL7jWZxs7196tEqervj7ehZBowY3mC5CaoRxtr/BqD8Xc/vhe0ew+TkZE5zKtE2tv/0Qu0NuKI
ZG0gyLmCvikqpbxJTod+t/j5d09QdsCDJd+46ZUFfpgk80mDJAxA97BZ/Kp0Dv32rvUcW5wCvx6E
Z/H+z+PkbBOv583s5sZi2IbMt3zjnRMLBKbdMY3R+xgwwLzWiV/ojA/x20VlNZXWxoIGOKHYpqY6
pGz7GTKKRGWXoZPd6zn+DjxA47lfnWKe0+h1Ri1mZxDc4eg0eibR9H1+XHH3f+VBh1Sal+xBlKUR
qO9rIyrhvT20ATApbCGKaNfaaBdDm/Iyq676Uziegh+uuE7jAYHNXf7KfsNevN0c7iSxWvQz+gnK
nTtQDS0TvemzH7SZ1hX2vk6kCv2frFTOSB7SxMS4G3ns9FplTm7nrDaYbu6b8gt+W1y6ry1rJqPl
iOK15CkLgVLLLswxflQ8fON6bDgabHmiG3LdAkxp8e6PJOXhacFQ+AM7fh7LI1L/h7jPUYNbpvuw
S3DrTCqAJqJlRwdMVqJC3brt/XChHi/nsF0wX7wBjFL8a4fpIT9/D6yAOXI0GJK52vFSDI2zq1n+
qEu7lCCkUv6ZFz+gH2RMjmDy0Az8+qAI9e9fSA1M552trhldEMn3E9mqYCm0RIygE7ywlN6hIMHN
uOTt83PQNtq82D7Xb7aIYEb3qBcZs3c8PM5/hFL00BLzPGXme8bZn7ebnBN01RwUVziTW2We8zGd
spIyAmpkZS54MLBLokyvmVAmpTzJgrQqSlbd4DZdNeG0XkMFid9cyYTRuMdZaErxLERw4ojI7Tzh
UojhRvN8GH3JoEtIAp0JwKfwBxjTRqL5esp+fYaUJp6U10jzHsipA7habL2aDbPW5m6aS9zslWqZ
l8gCWUwynalFfKiMLzkyBaNhNR//ngTtbrmPnO60SI7VhYs8mhai3OVo2ccKHOEf7z1Bt7841TOS
A2Sky1VB2o6uf+AaLqnr3PqfYFJVGwy6VUFCQiAq+dR52GBff/jD3OLMhbXA22UsBG5ZSssrJUGP
cmPRL0qFwF4NOoBn07PAZhYOEBwVvXJ+FyznMr5yuOEijb/Fi8FM4SGTCsknBTYxj4Rdsw7Ay8ey
zXF//D/93fuDbNXvzLi6mCi6O0kbTbMxCyzweJGMtTLZ57zoAbKPtbJtk7c40+V5X1iBanLk2CJK
AoyB9IQE2JfHwxC/2n9oTbBIgmtoJFva6+Ky6vCZ+rj6sn3PAZZlKGlvaLV98aHEH5sTwkyDPtlw
KHlFy7anK6oraXXk9EDbY3YmRxOdXIPbxZTwf84bUXDXsSTKCTM0OSEzIhKlKoZ+GzCD3Xmdmjq8
sp+iFdbyAwOzuLDKq6G7HtBwBH7PSnc45MTyk7PCxfXY56bfjNznvwMumL3HP/fFWUE5dBzMDAfZ
mir0i+6ClPDefjnP78mHaeD8RejGfr1JWzrcDqEAOJk24XZ3KGcmCV75UeFKs154qI0hP76sF9D4
zOVvA36HfmJTxOS5oAsHh19akXQObPdbJA+EXaARGBvh6Lb6rf8FeVIhx1qVJDKCCrYWW8Zq8YTM
Cyjh0+2SjVDmDEbvS5kvDTwWhfUsGm2dzt7O32jIT8At1zila1HSdTZOihYEanXGtvJBtIYIbfhG
MToiLbo1wqvr6gDpFPotAo5bO3nKQAbzcJzfnPWEM5BYSwuqQOpY+dskpljqknxrwdFnVSpC9neF
Sok515C+4YV3G4oAGARZZDRayz6cH2+o1Q8I+MhIXLZIsaED4GT5d+9ot1P9ttr/0fau03OLYk+1
zihSuZEjf5hEjEYTcdR7o7Gr2x2dLgLl8Ov5Edt3gRIZHzG522zrMrW9kq3uZiQ4nUdlG37ZJ1kl
zs67JCEINQDi19RUU+OI92BzlVFsw9NS/X5ugfVrxIHfhyn6YP8+b+XhSoEenA8mcckUmMWpg958
tvG0UlgkwK4cfNegqbdHgr5Kkc3/Piczm9Nf0q19hZJrMb8eRtH0PbhyE9qTFR+0uwUJg2B05wuT
F6Cn4QobNzmnodnm1dm9XmjO9BlGza75XhupcE4NGzHk0RWNTF9I4r0m5V5/vkEI
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
