<inh f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='1284' c='llvm::MemSDNode'/>
<def f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1495' ll='1510'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1537' c='llvm::MaskedTruncSStoreSDNode'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1550' c='llvm::MaskedTruncUSStoreSDNode'/>
<size>104</size>
<doc f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1492'>// Base class for all X86 masked store operations.
  // The class has the same order of operands as MaskedStoreSDNode for
  // convenience.</doc>
<fun r='_ZN4llvm20X86MaskedStoreSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE'/>
<fun r='_ZNK4llvm20X86MaskedStoreSDNode8getValueEv'/>
<fun r='_ZNK4llvm20X86MaskedStoreSDNode10getBasePtrEv'/>
<fun r='_ZNK4llvm20X86MaskedStoreSDNode7getMaskEv'/>
<fun r='_ZN4llvm20X86MaskedStoreSDNode7classofEPKNS_6SDNodeE'/>
