Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Fri Mar  6 02:00:18 2015
| Host         : ename running 64-bit Ubuntu 12.04.2 LTS
| Design       : or1200_flat
| Device       : 7vx690t-ffg1761
| Speed File   : -1  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.029ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.612%)  route 0.130ns (50.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X107Y289       net (fo=683, unset)          0.522     1.839    or1200_wbmux/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y289       FDRE (Prop_fdre_C_Q)         0.100     1.939    or1200_wbmux/muxreg_reg[27]/Q
    SLICE_X104Y288       net (fo=2, unset)            0.130     2.069    or1200_ctrl/I209[27]
    SLICE_X104Y288       LUT5 (Prop_lut5_I1_O)        0.028     2.097    or1200_ctrl/operand_a[27]_i_1/O
    SLICE_X104Y288       net (fo=1, routed)           0.000     2.097    or1200_operandmuxes/D[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X104Y288       net (fo=683, unset)          0.730     2.293    or1200_operandmuxes/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.039    
    SLICE_X104Y288       FDRE (Hold_fdre_C_D)         0.087     2.126    or1200_operandmuxes/operand_a_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                 -0.029    

Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.231%)  route 0.132ns (50.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X107Y289       net (fo=683, unset)          0.522     1.839    or1200_wbmux/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y289       FDRE (Prop_fdre_C_Q)         0.100     1.939    or1200_wbmux/muxreg_reg[29]/Q
    SLICE_X104Y288       net (fo=2, unset)            0.132     2.071    or1200_ctrl/I209[29]
    SLICE_X104Y288       LUT5 (Prop_lut5_I1_O)        0.028     2.099    or1200_ctrl/operand_a[29]_i_1/O
    SLICE_X104Y288       net (fo=1, routed)           0.000     2.099    or1200_operandmuxes/D[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X104Y288       net (fo=683, unset)          0.730     2.293    or1200_operandmuxes/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.039    
    SLICE_X104Y288       FDRE (Hold_fdre_C_D)         0.087     2.126    or1200_operandmuxes/operand_a_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.015ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_b_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.074%)  route 0.124ns (45.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X104Y289       net (fo=683, unset)          0.523     1.840    or1200_wbmux/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y289       FDRE (Prop_fdre_C_Q)         0.118     1.958    or1200_wbmux/muxreg_reg[20]/Q
    SLICE_X106Y288       net (fo=2, unset)            0.124     2.082    or1200_ctrl/I209[20]
    SLICE_X106Y288       LUT6 (Prop_lut6_I0_O)        0.028     2.110    or1200_ctrl/operand_b[20]_i_1/O
    SLICE_X106Y288       net (fo=1, routed)           0.000     2.110    or1200_operandmuxes/I40[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X106Y288       net (fo=683, unset)          0.729     2.292    or1200_operandmuxes/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.038    
    SLICE_X106Y288       FDRE (Hold_fdre_C_D)         0.087     2.125    or1200_operandmuxes/operand_b_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 or1200_operandmuxes/operand_b_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mac_r_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.146ns (50.519%)  route 0.143ns (49.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X106Y288       net (fo=683, unset)          0.522     1.839    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y288       FDRE (Prop_fdre_C_Q)         0.118     1.957    or1200_operandmuxes/operand_b_reg[20]/Q
    SLICE_X104Y291       net (fo=20, unset)           0.143     2.100    or1200_operandmuxes/Q[20]
    SLICE_X104Y291       LUT6 (Prop_lut6_I2_O)        0.028     2.128    or1200_operandmuxes/mac_r[52]_i_1/O
    SLICE_X104Y291       net (fo=1, routed)           0.000     2.128    or1200_mult_mac/I22
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X104Y291       net (fo=683, unset)          0.731     2.294    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.040    
    SLICE_X104Y291       FDRE (Hold_fdre_C_D)         0.087     2.127    or1200_mult_mac/mac_r_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 or1200_operandmuxes/operand_b_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mac_r_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.146ns (50.345%)  route 0.144ns (49.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X108Y288       net (fo=683, unset)          0.522     1.839    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y288       FDRE (Prop_fdre_C_Q)         0.118     1.957    or1200_operandmuxes/operand_b_reg[27]/Q
    SLICE_X104Y292       net (fo=20, unset)           0.144     2.101    or1200_operandmuxes/Q[27]
    SLICE_X104Y292       LUT6 (Prop_lut6_I2_O)        0.028     2.129    or1200_operandmuxes/mac_r[59]_i_1/O
    SLICE_X104Y292       net (fo=1, routed)           0.000     2.129    or1200_mult_mac/I15
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X104Y292       net (fo=683, unset)          0.731     2.294    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.040    
    SLICE_X104Y292       FDRE (Hold_fdre_C_D)         0.087     2.127    or1200_mult_mac/mac_r_reg[59]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.146ns (53.091%)  route 0.129ns (46.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X106Y276       net (fo=683, unset)          0.512     1.829    or1200_wbmux/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y276       FDRE (Prop_fdre_C_Q)         0.118     1.947    or1200_wbmux/muxreg_reg[2]/Q
    SLICE_X103Y276       net (fo=2, unset)            0.129     2.076    or1200_ctrl/I209[2]
    SLICE_X103Y276       LUT5 (Prop_lut5_I1_O)        0.028     2.104    or1200_ctrl/operand_a[2]_i_1/O
    SLICE_X103Y276       net (fo=1, routed)           0.000     2.104    or1200_operandmuxes/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X103Y276       net (fo=683, unset)          0.720     2.283    or1200_operandmuxes/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.029    
    SLICE_X103Y276       FDRE (Hold_fdre_C_D)         0.060     2.089    or1200_operandmuxes/operand_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.953%)  route 0.170ns (57.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X107Y279       net (fo=683, unset)          0.515     1.832    or1200_wbmux/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y279       FDRE (Prop_fdre_C_Q)         0.100     1.932    or1200_wbmux/muxreg_reg[3]/Q
    SLICE_X104Y277       net (fo=2, unset)            0.170     2.102    or1200_ctrl/I209[3]
    SLICE_X104Y277       LUT6 (Prop_lut6_I1_O)        0.028     2.130    or1200_ctrl/operand_a[3]_i_1/O
    SLICE_X104Y277       net (fo=1, routed)           0.000     2.130    or1200_operandmuxes/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X104Y277       net (fo=683, unset)          0.719     2.282    or1200_operandmuxes/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.028    
    SLICE_X104Y277       FDRE (Hold_fdre_C_D)         0.087     2.115    or1200_operandmuxes/operand_a_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 or1200_operandmuxes/operand_b_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mac_r_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.290%)  route 0.182ns (58.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X109Y286       net (fo=683, unset)          0.520     1.837    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y286       FDRE (Prop_fdre_C_Q)         0.100     1.937    or1200_operandmuxes/operand_b_reg[19]/Q
    SLICE_X102Y290       net (fo=20, unset)           0.182     2.119    or1200_operandmuxes/Q[19]
    SLICE_X102Y290       LUT6 (Prop_lut6_I2_O)        0.028     2.147    or1200_operandmuxes/mac_r[51]_i_1/O
    SLICE_X102Y290       net (fo=1, routed)           0.000     2.147    or1200_mult_mac/I23
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X102Y290       net (fo=683, unset)          0.734     2.297    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.043    
    SLICE_X102Y290       FDRE (Hold_fdre_C_D)         0.087     2.130    or1200_mult_mac/mac_r_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.146ns (48.667%)  route 0.154ns (51.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X108Y282       net (fo=683, unset)          0.518     1.835    or1200_wbmux/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y282       FDRE (Prop_fdre_C_Q)         0.118     1.953    or1200_wbmux/muxreg_reg[8]/Q
    SLICE_X104Y277       net (fo=2, unset)            0.154     2.107    or1200_ctrl/I209[8]
    SLICE_X104Y277       LUT5 (Prop_lut5_I1_O)        0.028     2.135    or1200_ctrl/operand_a[8]_i_1/O
    SLICE_X104Y277       net (fo=1, routed)           0.000     2.135    or1200_operandmuxes/D[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X104Y277       net (fo=683, unset)          0.719     2.282    or1200_operandmuxes/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.028    
    SLICE_X104Y277       FDRE (Hold_fdre_C_D)         0.087     2.115    or1200_operandmuxes/operand_a_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.146ns (51.408%)  route 0.138ns (48.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X108Y289       net (fo=683, unset)          0.522     1.839    or1200_wbmux/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y289       FDRE (Prop_fdre_C_Q)         0.118     1.957    or1200_wbmux/muxreg_reg[30]/Q
    SLICE_X103Y289       net (fo=2, unset)            0.138     2.095    or1200_ctrl/I209[30]
    SLICE_X103Y289       LUT5 (Prop_lut5_I1_O)        0.028     2.123    or1200_ctrl/operand_a[30]_i_1/O
    SLICE_X103Y289       net (fo=1, routed)           0.000     2.123    or1200_operandmuxes/D[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X103Y289       net (fo=683, unset)          0.733     2.296    or1200_operandmuxes/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.042    
    SLICE_X103Y289       FDRE (Hold_fdre_C_D)         0.060     2.102    or1200_operandmuxes/operand_a_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.146ns (50.694%)  route 0.142ns (49.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X108Y286       net (fo=683, unset)          0.520     1.837    or1200_wbmux/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y286       FDRE (Prop_fdre_C_Q)         0.118     1.955    or1200_wbmux/muxreg_reg[25]/Q
    SLICE_X103Y288       net (fo=2, unset)            0.142     2.097    or1200_ctrl/I209[25]
    SLICE_X103Y288       LUT5 (Prop_lut5_I1_O)        0.028     2.125    or1200_ctrl/operand_a[25]_i_1/O
    SLICE_X103Y288       net (fo=1, routed)           0.000     2.125    or1200_operandmuxes/D[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X103Y288       net (fo=683, unset)          0.733     2.296    or1200_operandmuxes/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.042    
    SLICE_X103Y288       FDRE (Hold_fdre_C_D)         0.061     2.103    or1200_operandmuxes/operand_a_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 or1200_operandmuxes/operand_b_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mac_r_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.125%)  route 0.191ns (59.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X107Y283       net (fo=683, unset)          0.519     1.836    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y283       FDRE (Prop_fdre_C_Q)         0.100     1.936    or1200_operandmuxes/operand_b_reg[14]/Q
    SLICE_X104Y290       net (fo=22, unset)           0.191     2.127    or1200_operandmuxes/Q[14]
    SLICE_X104Y290       LUT6 (Prop_lut6_I2_O)        0.028     2.155    or1200_operandmuxes/mac_r[46]_i_1/O
    SLICE_X104Y290       net (fo=1, routed)           0.000     2.155    or1200_mult_mac/I28
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X104Y290       net (fo=683, unset)          0.731     2.294    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.040    
    SLICE_X104Y290       FDRE (Hold_fdre_C_D)         0.087     2.127    or1200_mult_mac/mac_r_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 or1200_operandmuxes/operand_b_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mac_r_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.764%)  route 0.186ns (59.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X111Y288       net (fo=683, unset)          0.524     1.841    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y288       FDRE (Prop_fdre_C_Q)         0.100     1.941    or1200_operandmuxes/operand_b_reg[24]/Q
    SLICE_X104Y292       net (fo=19, unset)           0.186     2.127    or1200_operandmuxes/Q[24]
    SLICE_X104Y292       LUT6 (Prop_lut6_I2_O)        0.028     2.155    or1200_operandmuxes/mac_r[56]_i_1/O
    SLICE_X104Y292       net (fo=1, routed)           0.000     2.155    or1200_mult_mac/I18
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X104Y292       net (fo=683, unset)          0.731     2.294    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.040    
    SLICE_X104Y292       FDRE (Hold_fdre_C_D)         0.087     2.127    or1200_mult_mac/mac_r_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 or1200_operandmuxes/operand_b_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mac_r_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.146ns (46.057%)  route 0.171ns (53.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X106Y288       net (fo=683, unset)          0.522     1.839    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y288       FDRE (Prop_fdre_C_Q)         0.118     1.957    or1200_operandmuxes/operand_b_reg[21]/Q
    SLICE_X104Y291       net (fo=19, unset)           0.171     2.128    or1200_operandmuxes/Q[21]
    SLICE_X104Y291       LUT6 (Prop_lut6_I2_O)        0.028     2.156    or1200_operandmuxes/mac_r[53]_i_1/O
    SLICE_X104Y291       net (fo=1, routed)           0.000     2.156    or1200_mult_mac/I21
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X104Y291       net (fo=683, unset)          0.731     2.294    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.040    
    SLICE_X104Y291       FDRE (Hold_fdre_C_D)         0.087     2.127    or1200_mult_mac/mac_r_reg[53]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 or1200_operandmuxes/operand_b_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mac_r_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.752%)  route 0.194ns (60.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X111Y286       net (fo=683, unset)          0.522     1.839    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y286       FDRE (Prop_fdre_C_Q)         0.100     1.939    or1200_operandmuxes/operand_b_reg[23]/Q
    SLICE_X104Y291       net (fo=19, unset)           0.194     2.133    or1200_operandmuxes/Q[23]
    SLICE_X104Y291       LUT6 (Prop_lut6_I2_O)        0.028     2.161    or1200_operandmuxes/mac_r[55]_i_1/O
    SLICE_X104Y291       net (fo=1, routed)           0.000     2.161    or1200_mult_mac/I19
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X104Y291       net (fo=683, unset)          0.731     2.294    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.040    
    SLICE_X104Y291       FDRE (Hold_fdre_C_D)         0.087     2.127    or1200_mult_mac/mac_r_reg[55]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 or1200_operandmuxes/operand_b_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mac_r_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.146ns (44.923%)  route 0.179ns (55.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X108Y288       net (fo=683, unset)          0.522     1.839    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y288       FDRE (Prop_fdre_C_Q)         0.118     1.957    or1200_operandmuxes/operand_b_reg[25]/Q
    SLICE_X104Y292       net (fo=19, unset)           0.179     2.136    or1200_operandmuxes/Q[25]
    SLICE_X104Y292       LUT6 (Prop_lut6_I2_O)        0.028     2.164    or1200_operandmuxes/mac_r[57]_i_1/O
    SLICE_X104Y292       net (fo=1, routed)           0.000     2.164    or1200_mult_mac/I17
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X104Y292       net (fo=683, unset)          0.731     2.294    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.040    
    SLICE_X104Y292       FDRE (Hold_fdre_C_D)         0.087     2.127    or1200_mult_mac/mac_r_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 or1200_operandmuxes/operand_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mac_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (50.000%)  route 0.146ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X106Y280       net (fo=683, unset)          0.516     1.833    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y280       FDRE (Prop_fdre_C_Q)         0.118     1.951    or1200_operandmuxes/operand_b_reg[2]/Q
    SLICE_X105Y274       net (fo=33, unset)           0.146     2.097    or1200_operandmuxes/Q[2]
    SLICE_X105Y274       LUT6 (Prop_lut6_I2_O)        0.028     2.125    or1200_operandmuxes/mac_r[2]_i_1/O
    SLICE_X105Y274       net (fo=1, routed)           0.000     2.125    or1200_mult_mac/I73
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X105Y274       net (fo=683, unset)          0.716     2.279    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.025    
    SLICE_X105Y274       FDRE (Hold_fdre_C_D)         0.061     2.086    or1200_mult_mac/mac_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.146ns (44.377%)  route 0.183ns (55.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X110Y286       net (fo=683, unset)          0.522     1.839    or1200_wbmux/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y286       FDRE (Prop_fdre_C_Q)         0.118     1.957    or1200_wbmux/muxreg_reg[28]/Q
    SLICE_X104Y288       net (fo=2, unset)            0.183     2.140    or1200_ctrl/I209[28]
    SLICE_X104Y288       LUT5 (Prop_lut5_I1_O)        0.028     2.168    or1200_ctrl/operand_a[28]_i_1/O
    SLICE_X104Y288       net (fo=1, routed)           0.000     2.168    or1200_operandmuxes/D[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X104Y288       net (fo=683, unset)          0.730     2.293    or1200_operandmuxes/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.039    
    SLICE_X104Y288       FDRE (Hold_fdre_C_D)         0.087     2.126    or1200_operandmuxes/operand_a_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.290%)  route 0.182ns (58.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X109Y285       net (fo=683, unset)          0.520     1.837    or1200_wbmux/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y285       FDRE (Prop_fdre_C_Q)         0.100     1.937    or1200_wbmux/muxreg_reg[26]/Q
    SLICE_X103Y288       net (fo=2, unset)            0.182     2.119    or1200_ctrl/I209[26]
    SLICE_X103Y288       LUT5 (Prop_lut5_I1_O)        0.028     2.147    or1200_ctrl/operand_a[26]_i_1/O
    SLICE_X103Y288       net (fo=1, routed)           0.000     2.147    or1200_operandmuxes/D[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X103Y288       net (fo=683, unset)          0.733     2.296    or1200_operandmuxes/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.042    
    SLICE_X103Y288       FDRE (Hold_fdre_C_D)         0.061     2.103    or1200_operandmuxes/operand_a_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.146ns (43.582%)  route 0.189ns (56.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X106Y286       net (fo=683, unset)          0.520     1.837    or1200_wbmux/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y286       FDRE (Prop_fdre_C_Q)         0.118     1.955    or1200_wbmux/muxreg_reg[12]/Q
    SLICE_X100Y282       net (fo=2, unset)            0.189     2.144    or1200_ctrl/I209[12]
    SLICE_X100Y282       LUT5 (Prop_lut5_I1_O)        0.028     2.172    or1200_ctrl/operand_a[12]_i_1/O
    SLICE_X100Y282       net (fo=1, routed)           0.000     2.172    or1200_operandmuxes/D[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X100Y282       net (fo=683, unset)          0.730     2.293    or1200_operandmuxes/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.039    
    SLICE_X100Y282       FDRE (Hold_fdre_C_D)         0.087     2.126    or1200_operandmuxes/operand_a_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.146ns (44.785%)  route 0.180ns (55.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X104Y289       net (fo=683, unset)          0.523     1.840    or1200_wbmux/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y289       FDRE (Prop_fdre_C_Q)         0.118     1.958    or1200_wbmux/muxreg_reg[20]/Q
    SLICE_X106Y283       net (fo=2, unset)            0.180     2.138    or1200_ctrl/I209[20]
    SLICE_X106Y283       LUT5 (Prop_lut5_I1_O)        0.028     2.166    or1200_ctrl/operand_a[20]_i_1/O
    SLICE_X106Y283       net (fo=1, routed)           0.000     2.166    or1200_operandmuxes/D[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X106Y283       net (fo=683, unset)          0.724     2.287    or1200_operandmuxes/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.033    
    SLICE_X106Y283       FDRE (Hold_fdre_C_D)         0.087     2.120    or1200_operandmuxes/operand_a_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 or1200_operandmuxes/operand_b_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mac_r_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.635%)  route 0.187ns (59.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X107Y283       net (fo=683, unset)          0.519     1.836    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y283       FDRE (Prop_fdre_C_Q)         0.100     1.936    or1200_operandmuxes/operand_b_reg[15]/Q
    SLICE_X103Y290       net (fo=21, unset)           0.187     2.123    or1200_operandmuxes/Q[15]
    SLICE_X103Y290       LUT6 (Prop_lut6_I2_O)        0.028     2.151    or1200_operandmuxes/mac_r[47]_i_1/O
    SLICE_X103Y290       net (fo=1, routed)           0.000     2.151    or1200_mult_mac/I27
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X103Y290       net (fo=683, unset)          0.734     2.297    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.043    
    SLICE_X103Y290       FDRE (Hold_fdre_C_D)         0.061     2.104    or1200_mult_mac/mac_r_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.694%)  route 0.179ns (58.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X107Y280       net (fo=683, unset)          0.516     1.833    or1200_wbmux/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y280       FDRE (Prop_fdre_C_Q)         0.100     1.933    or1200_wbmux/muxreg_reg[5]/Q
    SLICE_X103Y277       net (fo=2, unset)            0.179     2.112    or1200_ctrl/I209[5]
    SLICE_X103Y277       LUT5 (Prop_lut5_I1_O)        0.028     2.140    or1200_ctrl/operand_a[5]_i_1/O
    SLICE_X103Y277       net (fo=1, routed)           0.000     2.140    or1200_operandmuxes/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          0.722     2.285    or1200_operandmuxes/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.031    
    SLICE_X103Y277       FDRE (Hold_fdre_C_D)         0.061     2.092    or1200_operandmuxes/operand_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.146ns (44.923%)  route 0.179ns (55.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X100Y285       net (fo=683, unset)          0.528     1.845    or1200_wbmux/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y285       FDRE (Prop_fdre_C_Q)         0.118     1.963    or1200_wbmux/muxreg_reg[13]/Q
    SLICE_X106Y284       net (fo=2, unset)            0.179     2.142    or1200_ctrl/I209[13]
    SLICE_X106Y284       LUT6 (Prop_lut6_I0_O)        0.028     2.170    or1200_ctrl/operand_b[13]_i_1/O
    SLICE_X106Y284       net (fo=1, routed)           0.000     2.170    or1200_operandmuxes/I40[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X106Y284       net (fo=683, unset)          0.725     2.288    or1200_operandmuxes/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.034    
    SLICE_X106Y284       FDRE (Hold_fdre_C_D)         0.087     2.121    or1200_operandmuxes/operand_b_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 or1200_operandmuxes/operand_b_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mac_r_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.146ns (43.195%)  route 0.192ns (56.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X110Y288       net (fo=683, unset)          0.524     1.841    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y288       FDRE (Prop_fdre_C_Q)         0.118     1.959    or1200_operandmuxes/operand_b_reg[29]/Q
    SLICE_X104Y293       net (fo=21, unset)           0.192     2.151    or1200_operandmuxes/Q[29]
    SLICE_X104Y293       LUT6 (Prop_lut6_I2_O)        0.028     2.179    or1200_operandmuxes/mac_r[61]_i_1/O
    SLICE_X104Y293       net (fo=1, routed)           0.000     2.179    or1200_mult_mac/I13
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X104Y293       net (fo=683, unset)          0.733     2.296    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.042    
    SLICE_X104Y293       FDRE (Hold_fdre_C_D)         0.087     2.129    or1200_mult_mac/mac_r_reg[61]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.158%)  route 0.183ns (58.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X107Y280       net (fo=683, unset)          0.516     1.833    or1200_wbmux/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y280       FDRE (Prop_fdre_C_Q)         0.100     1.933    or1200_wbmux/muxreg_reg[0]/Q
    SLICE_X103Y277       net (fo=2, unset)            0.183     2.116    or1200_ctrl/I209[0]
    SLICE_X103Y277       LUT5 (Prop_lut5_I1_O)        0.028     2.144    or1200_ctrl/operand_a[0]_i_1/O
    SLICE_X103Y277       net (fo=1, routed)           0.000     2.144    or1200_operandmuxes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          0.722     2.285    or1200_operandmuxes/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.031    
    SLICE_X103Y277       FDRE (Hold_fdre_C_D)         0.061     2.092    or1200_operandmuxes/operand_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 or1200_operandmuxes/operand_b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mac_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.146ns (44.109%)  route 0.185ns (55.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X106Y281       net (fo=683, unset)          0.517     1.834    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y281       FDRE (Prop_fdre_C_Q)         0.118     1.952    or1200_operandmuxes/operand_b_reg[5]/Q
    SLICE_X104Y274       net (fo=32, unset)           0.185     2.137    or1200_operandmuxes/Q[5]
    SLICE_X104Y274       LUT6 (Prop_lut6_I2_O)        0.028     2.165    or1200_operandmuxes/mac_r[5]_i_1/O
    SLICE_X104Y274       net (fo=1, routed)           0.000     2.165    or1200_mult_mac/I70
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X104Y274       net (fo=683, unset)          0.716     2.279    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.025    
    SLICE_X104Y274       FDRE (Hold_fdre_C_D)         0.087     2.112    or1200_mult_mac/mac_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.566%)  route 0.197ns (57.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X106Y286       net (fo=683, unset)          0.520     1.837    or1200_wbmux/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y286       FDRE (Prop_fdre_C_Q)         0.118     1.955    or1200_wbmux/muxreg_reg[19]/Q
    SLICE_X100Y282       net (fo=2, unset)            0.197     2.152    or1200_ctrl/I209[19]
    SLICE_X100Y282       LUT5 (Prop_lut5_I1_O)        0.028     2.180    or1200_ctrl/operand_a[19]_i_1/O
    SLICE_X100Y282       net (fo=1, routed)           0.000     2.180    or1200_operandmuxes/D[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X100Y282       net (fo=683, unset)          0.730     2.293    or1200_operandmuxes/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.039    
    SLICE_X100Y282       FDRE (Hold_fdre_C_D)         0.087     2.126    or1200_operandmuxes/operand_a_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 or1200_operandmuxes/operand_b_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mac_r_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.566%)  route 0.197ns (57.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X106Y288       net (fo=683, unset)          0.522     1.839    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y288       FDRE (Prop_fdre_C_Q)         0.118     1.957    or1200_operandmuxes/operand_b_reg[17]/Q
    SLICE_X104Y291       net (fo=20, unset)           0.197     2.154    or1200_operandmuxes/Q[17]
    SLICE_X104Y291       LUT6 (Prop_lut6_I2_O)        0.028     2.182    or1200_operandmuxes/mac_r[49]_i_1/O
    SLICE_X104Y291       net (fo=1, routed)           0.000     2.182    or1200_mult_mac/I25
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X104Y291       net (fo=683, unset)          0.731     2.294    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.040    
    SLICE_X104Y291       FDRE (Hold_fdre_C_D)         0.087     2.127    or1200_mult_mac/mac_r_reg[49]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 or1200_operandmuxes/operand_b_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mac_r_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.146ns (42.197%)  route 0.200ns (57.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317    clk_IBUF_BUFG_inst/O
    SLICE_X106Y284       net (fo=683, unset)          0.520     1.837    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y284       FDRE (Prop_fdre_C_Q)         0.118     1.955    or1200_operandmuxes/operand_b_reg[13]/Q
    SLICE_X104Y290       net (fo=21, unset)           0.200     2.155    or1200_operandmuxes/Q[13]
    SLICE_X104Y290       LUT6 (Prop_lut6_I2_O)        0.028     2.183    or1200_operandmuxes/mac_r[45]_i_1/O
    SLICE_X104Y290       net (fo=1, routed)           0.000     2.183    or1200_mult_mac/I29
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.162     1.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.563    clk_IBUF_BUFG_inst/O
    SLICE_X104Y290       net (fo=683, unset)          0.731     2.294    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.254     2.040    
    SLICE_X104Y290       FDRE (Hold_fdre_C_D)         0.087     2.127    or1200_mult_mac/mac_r_reg[45]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.056    




