// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module drive_group_head_phase_run_single_head (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        head_ctx_ref_address0,
        head_ctx_ref_ce0,
        head_ctx_ref_we0,
        head_ctx_ref_d0,
        head_ctx_ref_q0,
        ctx,
        layer_idx,
        start_r,
        ap_return
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [1:0] head_ctx_ref_address0;
output   head_ctx_ref_ce0;
output   head_ctx_ref_we0;
output  [58:0] head_ctx_ref_d0;
input  [58:0] head_ctx_ref_q0;
input  [4:0] ctx;
input  [31:0] layer_idx;
input  [0:0] start_r;
output  [0:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[0:0] ap_return;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [1:0] head_ctx_ref_addr_reg_1331;
wire   [2:0] trunc_ln32_fu_437_p1;
reg   [2:0] trunc_ln32_reg_1336;
wire   [0:0] start_read_read_fu_176_p2;
wire    ap_CS_fsm_state2;
wire   [58:0] zext_ln32_1_fu_448_p1;
reg   [58:0] zext_ln32_1_reg_1345;
wire   [58:0] select_ln36_fu_496_p3;
reg   [58:0] select_ln36_reg_1370;
wire   [7:0] trunc_ln1_fu_513_p4;
reg   [7:0] trunc_ln1_reg_1420;
wire   [0:0] grp_fu_324_p3;
reg   [0:0] tmp_16_reg_1425;
wire   [0:0] tmp_44_fu_555_p3;
reg   [0:0] tmp_44_reg_1429;
wire   [0:0] grp_fu_331_p3;
reg   [0:0] tmp_46_reg_1433;
wire   [0:0] tmp_75_fu_563_p3;
reg   [0:0] tmp_75_reg_1437;
reg   [0:0] tmp_15_reg_1441;
wire   [0:0] tmp_41_fu_571_p3;
reg   [0:0] tmp_41_reg_1445;
reg   [0:0] tmp_43_reg_1449;
wire   [0:0] tmp_74_fu_579_p3;
reg   [0:0] tmp_74_reg_1453;
reg   [0:0] tmp_14_reg_1457;
wire   [0:0] tmp_39_fu_587_p3;
reg   [0:0] tmp_39_reg_1461;
reg   [0:0] tmp_40_reg_1465;
wire   [0:0] tmp_67_fu_595_p3;
reg   [0:0] tmp_67_reg_1469;
reg   [0:0] tmp_13_reg_1473;
wire   [0:0] tmp_32_fu_603_p3;
reg   [0:0] tmp_32_reg_1477;
reg   [0:0] tmp_36_reg_1481;
wire   [0:0] tmp_62_fu_611_p3;
reg   [0:0] tmp_62_reg_1485;
reg   [0:0] tmp_5_reg_1489;
wire   [0:0] tmp_28_fu_619_p3;
reg   [0:0] tmp_28_reg_1493;
reg   [0:0] tmp_29_reg_1497;
wire   [0:0] tmp_58_fu_627_p3;
reg   [0:0] tmp_58_reg_1501;
reg   [0:0] tmp_2_reg_1505;
wire   [0:0] tmp_22_fu_635_p3;
reg   [0:0] tmp_22_reg_1509;
reg   [0:0] tmp_25_reg_1513;
wire   [0:0] tmp_54_fu_643_p3;
reg   [0:0] tmp_54_reg_1517;
reg   [0:0] tmp_reg_1521;
wire   [0:0] tmp_20_fu_651_p3;
reg   [0:0] tmp_20_reg_1525;
reg   [0:0] tmp_21_reg_1529;
wire   [0:0] tmp_48_fu_659_p3;
reg   [0:0] tmp_48_reg_1533;
reg   [7:0] ap_phi_mux_empty_11_phi_fu_212_p74;
reg   [7:0] empty_11_reg_201;
wire    ap_CS_fsm_state3;
wire   [63:0] zext_ln32_fu_432_p1;
reg    head_ctx_ref_ce0_local;
reg   [1:0] head_ctx_ref_address0_local;
reg    head_ctx_ref_we0_local;
reg   [58:0] head_ctx_ref_d0_local;
wire   [58:0] empty_fu_506_p2;
wire   [58:0] shl_ln147_fu_684_p2;
wire   [58:0] shl_ln140_fu_714_p2;
wire   [58:0] shl_ln143_fu_750_p2;
wire   [58:0] shl_ln130_fu_786_p2;
wire   [58:0] shl_ln133_fu_822_p2;
wire   [58:0] shl_ln120_fu_865_p2;
wire   [58:0] shl_ln123_fu_901_p2;
wire   [58:0] shl_ln110_fu_946_p2;
wire   [58:0] shl_ln113_fu_982_p2;
wire   [58:0] shl_ln104_fu_1005_p2;
wire   [58:0] shl_ln101_fu_1028_p2;
wire   [58:0] shl_ln98_fu_1051_p2;
wire   [58:0] shl_ln90_fu_1083_p2;
wire   [58:0] shl_ln94_fu_1119_p2;
wire   [58:0] shl_ln84_fu_1142_p2;
wire   [58:0] shl_ln81_fu_1165_p2;
wire   [58:0] shl_ln73_fu_1201_p2;
wire   [58:0] shl_ln77_fu_1237_p2;
wire   [58:0] shl_ln62_fu_1269_p2;
wire   [58:0] shl_ln66_fu_1296_p2;
wire   [58:0] shl_ln55_fu_1319_p2;
wire   [1:0] lshr_ln32_1_fu_422_p4;
wire   [5:0] shl_ln_fu_441_p3;
wire   [58:0] lshr_ln32_fu_452_p2;
wire   [7:0] tmp_1_fu_458_p4;
wire   [41:0] trunc_ln32_1_fu_468_p1;
wire   [31:0] trunc_ln36_fu_482_p1;
wire   [0:0] icmp_ln36_fu_486_p2;
wire   [58:0] zext_ln6_fu_492_p1;
wire   [58:0] and_ln_fu_472_p4;
wire   [7:0] grp_fu_338_p4;
wire   [1:0] grp_fu_347_p4;
wire   [31:0] trunc_ln147_fu_667_p1;
wire   [58:0] or_ln5_fu_670_p6;
wire   [11:0] tmp_45_fu_690_p4;
wire   [41:0] trunc_ln140_fu_699_p1;
wire   [58:0] or_ln13_fu_702_p5;
wire   [6:0] tmp_71_fu_720_p4;
wire   [31:0] trunc_ln142_fu_729_p1;
wire   [57:0] or_ln20_fu_732_p6;
wire   [58:0] zext_ln143_fu_746_p1;
wire   [0:0] grp_fu_356_p3;
wire   [10:0] tmp_42_fu_756_p4;
wire   [0:0] grp_fu_363_p3;
wire   [41:0] trunc_ln130_fu_765_p1;
wire   [58:0] or_ln12_fu_768_p8;
wire   [5:0] tmp_68_fu_792_p4;
wire   [31:0] trunc_ln132_fu_801_p1;
wire   [58:0] or_ln19_fu_804_p8;
wire   [1:0] grp_fu_370_p4;
wire   [9:0] tmp_38_fu_828_p4;
wire   [0:0] tmp_66_fu_837_p3;
wire   [41:0] trunc_ln120_fu_844_p1;
wire   [58:0] or_ln11_fu_847_p8;
wire   [4:0] tmp_64_fu_871_p4;
wire   [31:0] trunc_ln122_fu_880_p1;
wire   [58:0] or_ln18_fu_883_p8;
wire   [2:0] grp_fu_379_p4;
wire   [8:0] tmp_34_fu_907_p4;
wire   [1:0] tmp_35_fu_916_p4;
wire   [41:0] trunc_ln110_fu_925_p1;
wire   [58:0] or_ln10_fu_928_p8;
wire   [3:0] tmp_60_fu_952_p4;
wire   [31:0] trunc_ln112_fu_961_p1;
wire   [58:0] or_ln17_fu_964_p8;
wire   [31:0] trunc_ln104_fu_988_p1;
wire   [58:0] or_ln4_fu_991_p6;
wire   [31:0] trunc_ln101_fu_1011_p1;
wire   [58:0] or_ln3_fu_1014_p6;
wire   [31:0] trunc_ln98_fu_1034_p1;
wire   [58:0] or_ln2_fu_1037_p6;
wire   [3:0] grp_fu_388_p4;
wire   [8:0] tmp_31_fu_1057_p4;
wire   [41:0] trunc_ln90_fu_1066_p1;
wire   [58:0] or_ln9_fu_1069_p6;
wire   [2:0] tmp_56_fu_1089_p4;
wire   [31:0] trunc_ln93_fu_1098_p1;
wire   [58:0] or_ln16_fu_1101_p8;
wire   [31:0] trunc_ln84_fu_1125_p1;
wire   [58:0] or_ln1_fu_1128_p6;
wire   [31:0] trunc_ln81_fu_1148_p1;
wire   [58:0] or_ln_fu_1151_p6;
wire   [4:0] grp_fu_397_p4;
wire   [7:0] tmp_27_fu_1171_p4;
wire   [41:0] trunc_ln73_fu_1180_p1;
wire   [58:0] or_ln8_fu_1183_p8;
wire   [1:0] tmp_52_fu_1207_p4;
wire   [31:0] trunc_ln76_fu_1216_p1;
wire   [58:0] or_ln15_fu_1219_p8;
wire   [5:0] grp_fu_406_p4;
wire   [7:0] tmp_24_fu_1243_p4;
wire   [41:0] trunc_ln62_fu_1252_p1;
wire   [58:0] or_ln7_fu_1255_p6;
wire   [0:0] grp_fu_415_p3;
wire   [31:0] trunc_ln65_fu_1275_p1;
wire   [58:0] or_ln14_fu_1278_p8;
wire   [31:0] trunc_ln45_fu_1302_p1;
wire   [51:0] or_ln6_fu_1305_p4;
wire   [58:0] zext_ln55_fu_1315_p1;
wire   [0:0] finished_fu_1325_p2;
reg   [0:0] ap_return_preg;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_return_preg = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_preg <= finished_fu_1325_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_54_reg_1517 == 1'd1) & (tmp_25_reg_1513 == 1'd1) & (tmp_2_reg_1505 == 1'd0) & (trunc_ln1_reg_1420 == 8'd2)) | ((tmp_54_reg_1517 == 1'd1) & (tmp_25_reg_1513 == 1'd1) & (tmp_22_reg_1509 == 1'd1) & (trunc_ln1_reg_1420 == 8'd2))))) begin
        empty_11_reg_201 <= 8'd3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (((tmp_58_reg_1501 == 1'd1) & (tmp_29_reg_1497 == 1'd1) & (tmp_5_reg_1489 == 1'd0) & (trunc_ln1_reg_1420 == 8'd5)) | ((tmp_58_reg_1501 == 1'd1) & (tmp_29_reg_1497 == 1'd1) & (tmp_28_reg_1493 == 1'd1) & (trunc_ln1_reg_1420 == 8'd5))))) begin
        empty_11_reg_201 <= 8'd6;
    end else if (((1'b1 == ap_CS_fsm_state3) & (((tmp_75_reg_1437 == 1'd1) & (tmp_46_reg_1433 == 1'd1) & (tmp_16_reg_1425 == 1'd0) & (trunc_ln1_reg_1420 == 8'd12)) | ((tmp_46_reg_1433 == 1'd1) & (tmp_44_reg_1429 == 1'd1) & (tmp_16_reg_1425 == 1'd1) & (trunc_ln1_reg_1420 == 8'd12))))) begin
        empty_11_reg_201 <= 8'd13;
    end else if (((trunc_ln1_fu_513_p4 == 8'd0) & (start_read_read_fu_176_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        empty_11_reg_201 <= 8'd0;
    end else if ((~(trunc_ln1_fu_513_p4 == 8'd13) & ~(trunc_ln1_fu_513_p4 == 8'd12) & ~(trunc_ln1_fu_513_p4 == 8'd11) & ~(trunc_ln1_fu_513_p4 == 8'd10) & ~(trunc_ln1_fu_513_p4 == 8'd9) & ~(trunc_ln1_fu_513_p4 == 8'd8) & ~(trunc_ln1_fu_513_p4 == 8'd7) & ~(trunc_ln1_fu_513_p4 == 8'd6) & ~(trunc_ln1_fu_513_p4 == 8'd5) & ~(trunc_ln1_fu_513_p4 == 8'd4) & ~(trunc_ln1_fu_513_p4 == 8'd3) & ~(trunc_ln1_fu_513_p4 == 8'd2) & ~(trunc_ln1_fu_513_p4 == 8'd1) & ~(trunc_ln1_fu_513_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        empty_11_reg_201 <= {{select_ln36_fu_496_p3[39:32]}};
    end else if ((((1'b1 == ap_CS_fsm_state2) & (((tmp_48_fu_659_p3 == 1'd0) & (grp_fu_331_p3 == 1'd1) & (grp_fu_324_p3 == 1'd0) & (trunc_ln1_fu_513_p4 == 8'd1)) | ((tmp_48_fu_659_p3 == 1'd0) & (tmp_20_fu_651_p3 == 1'd1) & (grp_fu_331_p3 == 1'd1) & (trunc_ln1_fu_513_p4 == 8'd1)))) | ((1'b1 == ap_CS_fsm_state2) & (((grp_fu_331_p3 == 1'd0) & (grp_fu_324_p3 == 1'd0) & (trunc_ln1_fu_513_p4 == 8'd1)) | ((tmp_20_fu_651_p3 == 1'd1) & (grp_fu_331_p3 == 1'd0) & (trunc_ln1_fu_513_p4 == 8'd1)))) | ((trunc_ln1_reg_1420 == 8'd0) & (start_read_read_fu_176_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_20_reg_1525 == 1'd0) & (tmp_reg_1521 == 1'd1) & (trunc_ln1_reg_1420 == 8'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        empty_11_reg_201 <= 8'd1;
    end else if ((((1'b1 == ap_CS_fsm_state2) & (((tmp_54_fu_643_p3 == 1'd0) & (tmp_22_fu_635_p3 == 1'd1) & (grp_fu_331_p3 == 1'd1) & (trunc_ln1_fu_513_p4 == 8'd2)) | ((tmp_54_fu_643_p3 == 1'd0) & (grp_fu_331_p3 == 1'd1) & (grp_fu_324_p3 == 1'd0) & (trunc_ln1_fu_513_p4 == 8'd2)))) | ((1'b1 == ap_CS_fsm_state2) & (((tmp_22_fu_635_p3 == 1'd1) & (grp_fu_331_p3 == 1'd0) & (trunc_ln1_fu_513_p4 == 8'd2)) | ((grp_fu_331_p3 == 1'd0) & (grp_fu_324_p3 == 1'd0) & (trunc_ln1_fu_513_p4 == 8'd2)))) | ((tmp_22_reg_1509 == 1'd0) & (tmp_2_reg_1505 == 1'd1) & (trunc_ln1_reg_1420 == 8'd2) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_48_reg_1533 == 1'd1) & (tmp_21_reg_1529 == 1'd1) & (tmp_reg_1521 == 1'd0) & (trunc_ln1_reg_1420 == 8'd1)) | ((tmp_48_reg_1533 == 1'd1) & (tmp_21_reg_1529 == 1'd1) & (tmp_20_reg_1525 == 1'd1) & (trunc_ln1_reg_1420 == 8'd1)))))) begin
        empty_11_reg_201 <= 8'd2;
    end else if ((((1'b1 == ap_CS_fsm_state2) & (((tmp_67_fu_595_p3 == 1'd0) & (tmp_39_fu_587_p3 == 1'd1) & (grp_fu_331_p3 == 1'd1) & (trunc_ln1_fu_513_p4 == 8'd10)) | ((tmp_67_fu_595_p3 == 1'd0) & (grp_fu_331_p3 == 1'd1) & (grp_fu_324_p3 == 1'd0) & (trunc_ln1_fu_513_p4 == 8'd10)))) | ((1'b1 == ap_CS_fsm_state2) & (((tmp_39_fu_587_p3 == 1'd1) & (grp_fu_331_p3 == 1'd0) & (trunc_ln1_fu_513_p4 == 8'd10)) | ((grp_fu_331_p3 == 1'd0) & (grp_fu_324_p3 == 1'd0) & (trunc_ln1_fu_513_p4 == 8'd10)))) | ((tmp_39_reg_1461 == 1'd0) & (tmp_14_reg_1457 == 1'd1) & (trunc_ln1_reg_1420 == 8'd10) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_62_reg_1485 == 1'd1) & (tmp_36_reg_1481 == 1'd1) & (tmp_13_reg_1473 == 1'd0) & (trunc_ln1_reg_1420 == 8'd9)) | ((tmp_62_reg_1485 == 1'd1) & (tmp_36_reg_1481 == 1'd1) & (tmp_32_reg_1477 == 1'd1) & (trunc_ln1_reg_1420 == 8'd9)))))) begin
        empty_11_reg_201 <= 8'd10;
    end else if ((((1'b1 == ap_CS_fsm_state2) & (((tmp_74_fu_579_p3 == 1'd0) & (tmp_41_fu_571_p3 == 1'd1) & (grp_fu_331_p3 == 1'd1) & (trunc_ln1_fu_513_p4 == 8'd11)) | ((tmp_74_fu_579_p3 == 1'd0) & (grp_fu_331_p3 == 1'd1) & (grp_fu_324_p3 == 1'd0) & (trunc_ln1_fu_513_p4 == 8'd11)))) | ((1'b1 == ap_CS_fsm_state2) & (((tmp_41_fu_571_p3 == 1'd1) & (grp_fu_331_p3 == 1'd0) & (trunc_ln1_fu_513_p4 == 8'd11)) | ((grp_fu_331_p3 == 1'd0) & (grp_fu_324_p3 == 1'd0) & (trunc_ln1_fu_513_p4 == 8'd11)))) | ((tmp_41_reg_1445 == 1'd0) & (tmp_15_reg_1441 == 1'd1) & (trunc_ln1_reg_1420 == 8'd11) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_67_reg_1469 == 1'd1) & (tmp_40_reg_1465 == 1'd1) & (tmp_14_reg_1457 == 1'd0) & (trunc_ln1_reg_1420 == 8'd10)) | ((tmp_67_reg_1469 == 1'd1) & (tmp_40_reg_1465 == 1'd1) & (tmp_39_reg_1461 == 1'd1) & (trunc_ln1_reg_1420 == 8'd10)))))) begin
        empty_11_reg_201 <= 8'd11;
    end else if ((((1'b1 == ap_CS_fsm_state2) & (((grp_fu_331_p3 == 1'd0) & (tmp_44_fu_555_p3 == 1'd1) & (trunc_ln1_fu_513_p4 == 8'd12)) | ((grp_fu_331_p3 == 1'd0) & (grp_fu_324_p3 == 1'd0) & (trunc_ln1_fu_513_p4 == 8'd12)))) | ((tmp_75_fu_563_p3 == 1'd0) & (grp_fu_331_p3 == 1'd1) & (grp_fu_324_p3 == 1'd0) & (trunc_ln1_fu_513_p4 == 8'd12) & (1'b1 == ap_CS_fsm_state2)) | ((tmp_44_reg_1429 == 1'd0) & (tmp_16_reg_1425 == 1'd1) & (trunc_ln1_reg_1420 == 8'd12) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_74_reg_1453 == 1'd1) & (tmp_43_reg_1449 == 1'd1) & (tmp_15_reg_1441 == 1'd0) & (trunc_ln1_reg_1420 == 8'd11)) | ((tmp_74_reg_1453 == 1'd1) & (tmp_43_reg_1449 == 1'd1) & (tmp_41_reg_1445 == 1'd1) & (trunc_ln1_reg_1420 == 8'd11)))))) begin
        empty_11_reg_201 <= 8'd12;
    end else if (((trunc_ln1_reg_1420 == 8'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        empty_11_reg_201 <= 8'd4;
    end else if ((((1'b1 == ap_CS_fsm_state2) & (((tmp_58_fu_627_p3 == 1'd0) & (tmp_28_fu_619_p3 == 1'd1) & (grp_fu_331_p3 == 1'd1) & (trunc_ln1_fu_513_p4 == 8'd5)) | ((tmp_58_fu_627_p3 == 1'd0) & (grp_fu_331_p3 == 1'd1) & (grp_fu_324_p3 == 1'd0) & (trunc_ln1_fu_513_p4 == 8'd5)))) | ((1'b1 == ap_CS_fsm_state2) & (((tmp_28_fu_619_p3 == 1'd1) & (grp_fu_331_p3 == 1'd0) & (trunc_ln1_fu_513_p4 == 8'd5)) | ((grp_fu_331_p3 == 1'd0) & (grp_fu_324_p3 == 1'd0) & (trunc_ln1_fu_513_p4 == 8'd5)))) | ((tmp_28_reg_1493 == 1'd0) & (tmp_5_reg_1489 == 1'd1) & (trunc_ln1_reg_1420 == 8'd5) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 == 8'd4) & (1'b1 == ap_CS_fsm_state3)))) begin
        empty_11_reg_201 <= 8'd5;
    end else if (((trunc_ln1_reg_1420 == 8'd6) & (1'b1 == ap_CS_fsm_state3))) begin
        empty_11_reg_201 <= 8'd7;
    end else if (((trunc_ln1_reg_1420 == 8'd7) & (1'b1 == ap_CS_fsm_state3))) begin
        empty_11_reg_201 <= 8'd8;
    end else if ((((1'b1 == ap_CS_fsm_state2) & (((tmp_62_fu_611_p3 == 1'd0) & (tmp_32_fu_603_p3 == 1'd1) & (grp_fu_331_p3 == 1'd1) & (trunc_ln1_fu_513_p4 == 8'd9)) | ((tmp_62_fu_611_p3 == 1'd0) & (grp_fu_331_p3 == 1'd1) & (grp_fu_324_p3 == 1'd0) & (trunc_ln1_fu_513_p4 == 8'd9)))) | ((1'b1 == ap_CS_fsm_state2) & (((tmp_32_fu_603_p3 == 1'd1) & (grp_fu_331_p3 == 1'd0) & (trunc_ln1_fu_513_p4 == 8'd9)) | ((grp_fu_331_p3 == 1'd0) & (grp_fu_324_p3 == 1'd0) & (trunc_ln1_fu_513_p4 == 8'd9)))) | ((tmp_32_reg_1477 == 1'd0) & (tmp_13_reg_1473 == 1'd1) & (trunc_ln1_reg_1420 == 8'd9) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 == 8'd8) & (1'b1 == ap_CS_fsm_state3)))) begin
        empty_11_reg_201 <= 8'd9;
    end else if (((trunc_ln1_reg_1420 == 8'd13) & (1'b1 == ap_CS_fsm_state3))) begin
        empty_11_reg_201 <= 8'd14;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        head_ctx_ref_addr_reg_1331 <= zext_ln32_fu_432_p1;
        trunc_ln32_reg_1336 <= trunc_ln32_fu_437_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        select_ln36_reg_1370[41 : 0] <= select_ln36_fu_496_p3[41 : 0];
select_ln36_reg_1370[58 : 51] <= select_ln36_fu_496_p3[58 : 51];
        tmp_13_reg_1473 <= select_ln36_fu_496_p3[32'd40];
        tmp_14_reg_1457 <= select_ln36_fu_496_p3[32'd40];
        tmp_15_reg_1441 <= select_ln36_fu_496_p3[32'd40];
        tmp_16_reg_1425 <= select_ln36_fu_496_p3[32'd40];
        tmp_20_reg_1525 <= select_ln36_fu_496_p3[32'd52];
        tmp_21_reg_1529 <= select_ln36_fu_496_p3[32'd41];
        tmp_22_reg_1509 <= select_ln36_fu_496_p3[32'd53];
        tmp_25_reg_1513 <= select_ln36_fu_496_p3[32'd41];
        tmp_28_reg_1493 <= select_ln36_fu_496_p3[32'd54];
        tmp_29_reg_1497 <= select_ln36_fu_496_p3[32'd41];
        tmp_2_reg_1505 <= select_ln36_fu_496_p3[32'd40];
        tmp_32_reg_1477 <= select_ln36_fu_496_p3[32'd55];
        tmp_36_reg_1481 <= select_ln36_fu_496_p3[32'd41];
        tmp_39_reg_1461 <= select_ln36_fu_496_p3[32'd56];
        tmp_40_reg_1465 <= select_ln36_fu_496_p3[32'd41];
        tmp_41_reg_1445 <= select_ln36_fu_496_p3[32'd57];
        tmp_43_reg_1449 <= select_ln36_fu_496_p3[32'd41];
        tmp_44_reg_1429 <= select_ln36_fu_496_p3[32'd58];
        tmp_46_reg_1433 <= select_ln36_fu_496_p3[32'd41];
        tmp_48_reg_1533 <= select_ln36_fu_496_p3[32'd52];
        tmp_54_reg_1517 <= select_ln36_fu_496_p3[32'd53];
        tmp_58_reg_1501 <= select_ln36_fu_496_p3[32'd54];
        tmp_5_reg_1489 <= select_ln36_fu_496_p3[32'd40];
        tmp_62_reg_1485 <= select_ln36_fu_496_p3[32'd55];
        tmp_67_reg_1469 <= select_ln36_fu_496_p3[32'd56];
        tmp_74_reg_1453 <= select_ln36_fu_496_p3[32'd57];
        tmp_75_reg_1437 <= select_ln36_fu_496_p3[32'd58];
        tmp_reg_1521 <= select_ln36_fu_496_p3[32'd40];
        trunc_ln1_reg_1420 <= {{select_ln36_fu_496_p3[39:32]}};
        zext_ln32_1_reg_1345[5 : 3] <= zext_ln32_1_fu_448_p1[5 : 3];
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_54_reg_1517 == 1'd1) & (tmp_25_reg_1513 == 1'd1) & (tmp_2_reg_1505 == 1'd0) & (trunc_ln1_reg_1420 == 8'd2)) | ((tmp_54_reg_1517 == 1'd1) & (tmp_25_reg_1513 == 1'd1) & (tmp_22_reg_1509 == 1'd1) & (trunc_ln1_reg_1420 == 8'd2))))) begin
        ap_phi_mux_empty_11_phi_fu_212_p74 = 8'd3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (((tmp_58_reg_1501 == 1'd1) & (tmp_29_reg_1497 == 1'd1) & (tmp_5_reg_1489 == 1'd0) & (trunc_ln1_reg_1420 == 8'd5)) | ((tmp_58_reg_1501 == 1'd1) & (tmp_29_reg_1497 == 1'd1) & (tmp_28_reg_1493 == 1'd1) & (trunc_ln1_reg_1420 == 8'd5))))) begin
        ap_phi_mux_empty_11_phi_fu_212_p74 = 8'd6;
    end else if (((1'b1 == ap_CS_fsm_state3) & (((tmp_75_reg_1437 == 1'd1) & (tmp_46_reg_1433 == 1'd1) & (tmp_16_reg_1425 == 1'd0) & (trunc_ln1_reg_1420 == 8'd12)) | ((tmp_46_reg_1433 == 1'd1) & (tmp_44_reg_1429 == 1'd1) & (tmp_16_reg_1425 == 1'd1) & (trunc_ln1_reg_1420 == 8'd12))))) begin
        ap_phi_mux_empty_11_phi_fu_212_p74 = 8'd13;
    end else if ((((trunc_ln1_reg_1420 == 8'd0) & (start_read_read_fu_176_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_20_reg_1525 == 1'd0) & (tmp_reg_1521 == 1'd1) & (trunc_ln1_reg_1420 == 8'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_empty_11_phi_fu_212_p74 = 8'd1;
    end else if ((((tmp_22_reg_1509 == 1'd0) & (tmp_2_reg_1505 == 1'd1) & (trunc_ln1_reg_1420 == 8'd2) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_48_reg_1533 == 1'd1) & (tmp_21_reg_1529 == 1'd1) & (tmp_reg_1521 == 1'd0) & (trunc_ln1_reg_1420 == 8'd1)) | ((tmp_48_reg_1533 == 1'd1) & (tmp_21_reg_1529 == 1'd1) & (tmp_20_reg_1525 == 1'd1) & (trunc_ln1_reg_1420 == 8'd1)))))) begin
        ap_phi_mux_empty_11_phi_fu_212_p74 = 8'd2;
    end else if ((((tmp_39_reg_1461 == 1'd0) & (tmp_14_reg_1457 == 1'd1) & (trunc_ln1_reg_1420 == 8'd10) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_62_reg_1485 == 1'd1) & (tmp_36_reg_1481 == 1'd1) & (tmp_13_reg_1473 == 1'd0) & (trunc_ln1_reg_1420 == 8'd9)) | ((tmp_62_reg_1485 == 1'd1) & (tmp_36_reg_1481 == 1'd1) & (tmp_32_reg_1477 == 1'd1) & (trunc_ln1_reg_1420 == 8'd9)))))) begin
        ap_phi_mux_empty_11_phi_fu_212_p74 = 8'd10;
    end else if ((((tmp_41_reg_1445 == 1'd0) & (tmp_15_reg_1441 == 1'd1) & (trunc_ln1_reg_1420 == 8'd11) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_67_reg_1469 == 1'd1) & (tmp_40_reg_1465 == 1'd1) & (tmp_14_reg_1457 == 1'd0) & (trunc_ln1_reg_1420 == 8'd10)) | ((tmp_67_reg_1469 == 1'd1) & (tmp_40_reg_1465 == 1'd1) & (tmp_39_reg_1461 == 1'd1) & (trunc_ln1_reg_1420 == 8'd10)))))) begin
        ap_phi_mux_empty_11_phi_fu_212_p74 = 8'd11;
    end else if ((((tmp_44_reg_1429 == 1'd0) & (tmp_16_reg_1425 == 1'd1) & (trunc_ln1_reg_1420 == 8'd12) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_74_reg_1453 == 1'd1) & (tmp_43_reg_1449 == 1'd1) & (tmp_15_reg_1441 == 1'd0) & (trunc_ln1_reg_1420 == 8'd11)) | ((tmp_74_reg_1453 == 1'd1) & (tmp_43_reg_1449 == 1'd1) & (tmp_41_reg_1445 == 1'd1) & (trunc_ln1_reg_1420 == 8'd11)))))) begin
        ap_phi_mux_empty_11_phi_fu_212_p74 = 8'd12;
    end else if (((trunc_ln1_reg_1420 == 8'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_empty_11_phi_fu_212_p74 = 8'd4;
    end else if ((((tmp_28_reg_1493 == 1'd0) & (tmp_5_reg_1489 == 1'd1) & (trunc_ln1_reg_1420 == 8'd5) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 == 8'd4) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_empty_11_phi_fu_212_p74 = 8'd5;
    end else if (((trunc_ln1_reg_1420 == 8'd6) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_empty_11_phi_fu_212_p74 = 8'd7;
    end else if (((trunc_ln1_reg_1420 == 8'd7) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_empty_11_phi_fu_212_p74 = 8'd8;
    end else if ((((tmp_32_reg_1477 == 1'd0) & (tmp_13_reg_1473 == 1'd1) & (trunc_ln1_reg_1420 == 8'd9) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 == 8'd8) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_empty_11_phi_fu_212_p74 = 8'd9;
    end else if (((trunc_ln1_reg_1420 == 8'd13) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_empty_11_phi_fu_212_p74 = 8'd14;
    end else begin
        ap_phi_mux_empty_11_phi_fu_212_p74 = empty_11_reg_201;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return = finished_fu_1325_p2;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((trunc_ln1_reg_1420 == 8'd0) & (start_read_read_fu_176_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_20_reg_1525 == 1'd0) & (tmp_reg_1521 == 1'd1) & (trunc_ln1_reg_1420 == 8'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_22_reg_1509 == 1'd0) & (tmp_2_reg_1505 == 1'd1) & (trunc_ln1_reg_1420 == 8'd2) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_28_reg_1493 == 1'd0) & (tmp_5_reg_1489 == 1'd1) & (trunc_ln1_reg_1420 == 8'd5) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_32_reg_1477 == 1'd0) & (tmp_13_reg_1473 == 1'd1) & (trunc_ln1_reg_1420 == 8'd9) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_39_reg_1461 == 1'd0) & (tmp_14_reg_1457 == 1'd1) & (trunc_ln1_reg_1420 == 8'd10) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_41_reg_1445 == 1'd0) & (tmp_15_reg_1441 == 1'd1) & (trunc_ln1_reg_1420 == 8'd11) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_44_reg_1429 == 1'd0) & (tmp_16_reg_1425 == 1'd1) & (trunc_ln1_reg_1420 == 8'd12) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 == 8'd3) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 
    == 8'd4) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 == 8'd6) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 == 8'd7) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 == 8'd8) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 == 8'd13) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_48_reg_1533 == 1'd1) & (tmp_21_reg_1529 == 1'd1) & (tmp_reg_1521 == 1'd0) & (trunc_ln1_reg_1420 == 8'd1)) | ((tmp_48_reg_1533 == 1'd1) & (tmp_21_reg_1529 == 1'd1) & (tmp_20_reg_1525 == 1'd1) & (trunc_ln1_reg_1420 == 8'd1)))) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_54_reg_1517 == 1'd1) & (tmp_25_reg_1513 == 1'd1) & (tmp_2_reg_1505 == 1'd0) & (trunc_ln1_reg_1420 == 8'd2)) | ((tmp_54_reg_1517 == 1'd1) & (tmp_25_reg_1513 == 1'd1) & (tmp_22_reg_1509 == 1'd1) & (trunc_ln1_reg_1420 == 8'd2)))) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_58_reg_1501 == 1'd1) & (tmp_29_reg_1497 == 1'd1) & (tmp_5_reg_1489 == 1'd0) & (trunc_ln1_reg_1420 == 8'd5)) | ((tmp_58_reg_1501 == 1'd1) & (tmp_29_reg_1497 == 1'd1) & (tmp_28_reg_1493 
    == 1'd1) & (trunc_ln1_reg_1420 == 8'd5)))) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_62_reg_1485 == 1'd1) & (tmp_36_reg_1481 == 1'd1) & (tmp_13_reg_1473 == 1'd0) & (trunc_ln1_reg_1420 == 8'd9)) | ((tmp_62_reg_1485 == 1'd1) & (tmp_36_reg_1481 == 1'd1) & (tmp_32_reg_1477 == 1'd1) & (trunc_ln1_reg_1420 == 8'd9)))) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_67_reg_1469 == 1'd1) & (tmp_40_reg_1465 == 1'd1) & (tmp_14_reg_1457 == 1'd0) & (trunc_ln1_reg_1420 == 8'd10)) | ((tmp_67_reg_1469 == 1'd1) & (tmp_40_reg_1465 == 1'd1) & (tmp_39_reg_1461 == 1'd1) & (trunc_ln1_reg_1420 == 8'd10)))) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_74_reg_1453 == 1'd1) & (tmp_43_reg_1449 == 1'd1) & (tmp_15_reg_1441 == 1'd0) & (trunc_ln1_reg_1420 == 8'd11)) | ((tmp_74_reg_1453 == 1'd1) & (tmp_43_reg_1449 == 1'd1) & (tmp_41_reg_1445 == 1'd1) & (trunc_ln1_reg_1420 == 8'd11)))) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_75_reg_1437 == 1'd1) & (tmp_46_reg_1433 == 1'd1) & (tmp_16_reg_1425 == 1'd0) & (trunc_ln1_reg_1420 == 8'd12)) | ((tmp_46_reg_1433 == 1'd1) 
    & (tmp_44_reg_1429 == 1'd1) & (tmp_16_reg_1425 == 1'd1) & (trunc_ln1_reg_1420 == 8'd12)))))) begin
        head_ctx_ref_address0_local = head_ctx_ref_addr_reg_1331;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        head_ctx_ref_address0_local = zext_ln32_fu_432_p1;
    end else begin
        head_ctx_ref_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((trunc_ln1_reg_1420 == 8'd0) & (start_read_read_fu_176_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_20_reg_1525 == 1'd0) & (tmp_reg_1521 == 1'd1) & (trunc_ln1_reg_1420 == 8'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_22_reg_1509 == 1'd0) & (tmp_2_reg_1505 == 1'd1) & (trunc_ln1_reg_1420 == 8'd2) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_28_reg_1493 == 1'd0) & (tmp_5_reg_1489 == 1'd1) & (trunc_ln1_reg_1420 == 8'd5) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_32_reg_1477 == 1'd0) & (tmp_13_reg_1473 == 1'd1) & (trunc_ln1_reg_1420 == 8'd9) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_39_reg_1461 == 1'd0) & (tmp_14_reg_1457 == 1'd1) & (trunc_ln1_reg_1420 == 8'd10) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_41_reg_1445 == 1'd0) & (tmp_15_reg_1441 == 1'd1) & (trunc_ln1_reg_1420 == 8'd11) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_44_reg_1429 == 1'd0) & (tmp_16_reg_1425 == 1'd1) & (trunc_ln1_reg_1420 == 8'd12) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 
    == 8'd3) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 == 8'd4) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 == 8'd6) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 == 8'd7) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 == 8'd8) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 == 8'd13) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_48_reg_1533 == 1'd1) & (tmp_21_reg_1529 == 1'd1) & (tmp_reg_1521 == 1'd0) & (trunc_ln1_reg_1420 == 8'd1)) | ((tmp_48_reg_1533 == 1'd1) & (tmp_21_reg_1529 == 1'd1) & (tmp_20_reg_1525 == 1'd1) & (trunc_ln1_reg_1420 == 8'd1)))) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_54_reg_1517 == 1'd1) & (tmp_25_reg_1513 == 1'd1) & (tmp_2_reg_1505 == 1'd0) & (trunc_ln1_reg_1420 == 8'd2)) | ((tmp_54_reg_1517 == 1'd1) & (tmp_25_reg_1513 == 1'd1) & (tmp_22_reg_1509 == 1'd1) & (trunc_ln1_reg_1420 == 8'd2)))) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_58_reg_1501 == 1'd1) & (tmp_29_reg_1497 == 1'd1) & (tmp_5_reg_1489 == 1'd0) & (trunc_ln1_reg_1420 == 8'd5)) 
    | ((tmp_58_reg_1501 == 1'd1) & (tmp_29_reg_1497 == 1'd1) & (tmp_28_reg_1493 == 1'd1) & (trunc_ln1_reg_1420 == 8'd5)))) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_62_reg_1485 == 1'd1) & (tmp_36_reg_1481 == 1'd1) & (tmp_13_reg_1473 == 1'd0) & (trunc_ln1_reg_1420 == 8'd9)) | ((tmp_62_reg_1485 == 1'd1) & (tmp_36_reg_1481 == 1'd1) & (tmp_32_reg_1477 == 1'd1) & (trunc_ln1_reg_1420 == 8'd9)))) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_67_reg_1469 == 1'd1) & (tmp_40_reg_1465 == 1'd1) & (tmp_14_reg_1457 == 1'd0) & (trunc_ln1_reg_1420 == 8'd10)) | ((tmp_67_reg_1469 == 1'd1) & (tmp_40_reg_1465 == 1'd1) & (tmp_39_reg_1461 == 1'd1) & (trunc_ln1_reg_1420 == 8'd10)))) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_74_reg_1453 == 1'd1) & (tmp_43_reg_1449 == 1'd1) & (tmp_15_reg_1441 == 1'd0) & (trunc_ln1_reg_1420 == 8'd11)) | ((tmp_74_reg_1453 == 1'd1) & (tmp_43_reg_1449 == 1'd1) & (tmp_41_reg_1445 == 1'd1) & (trunc_ln1_reg_1420 == 8'd11)))) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_75_reg_1437 == 1'd1) & (tmp_46_reg_1433 == 1'd1) & (tmp_16_reg_1425 
    == 1'd0) & (trunc_ln1_reg_1420 == 8'd12)) | ((tmp_46_reg_1433 == 1'd1) & (tmp_44_reg_1429 == 1'd1) & (tmp_16_reg_1425 == 1'd1) & (trunc_ln1_reg_1420 == 8'd12)))))) begin
        head_ctx_ref_ce0_local = 1'b1;
    end else begin
        head_ctx_ref_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1_reg_1420 == 8'd0) & (start_read_read_fu_176_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        head_ctx_ref_d0_local = shl_ln55_fu_1319_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (((tmp_48_reg_1533 == 1'd1) & (tmp_21_reg_1529 == 1'd1) & (tmp_reg_1521 == 1'd0) & (trunc_ln1_reg_1420 == 8'd1)) | ((tmp_48_reg_1533 == 1'd1) & (tmp_21_reg_1529 == 1'd1) & (tmp_20_reg_1525 == 1'd1) & (trunc_ln1_reg_1420 == 8'd1))))) begin
        head_ctx_ref_d0_local = shl_ln66_fu_1296_p2;
    end else if (((tmp_20_reg_1525 == 1'd0) & (tmp_reg_1521 == 1'd1) & (trunc_ln1_reg_1420 == 8'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        head_ctx_ref_d0_local = shl_ln62_fu_1269_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (((tmp_54_reg_1517 == 1'd1) & (tmp_25_reg_1513 == 1'd1) & (tmp_2_reg_1505 == 1'd0) & (trunc_ln1_reg_1420 == 8'd2)) | ((tmp_54_reg_1517 == 1'd1) & (tmp_25_reg_1513 == 1'd1) & (tmp_22_reg_1509 == 1'd1) & (trunc_ln1_reg_1420 == 8'd2))))) begin
        head_ctx_ref_d0_local = shl_ln77_fu_1237_p2;
    end else if (((tmp_22_reg_1509 == 1'd0) & (tmp_2_reg_1505 == 1'd1) & (trunc_ln1_reg_1420 == 8'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        head_ctx_ref_d0_local = shl_ln73_fu_1201_p2;
    end else if (((trunc_ln1_reg_1420 == 8'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        head_ctx_ref_d0_local = shl_ln81_fu_1165_p2;
    end else if (((trunc_ln1_reg_1420 == 8'd4) & (1'b1 == ap_CS_fsm_state3))) begin
        head_ctx_ref_d0_local = shl_ln84_fu_1142_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (((tmp_58_reg_1501 == 1'd1) & (tmp_29_reg_1497 == 1'd1) & (tmp_5_reg_1489 == 1'd0) & (trunc_ln1_reg_1420 == 8'd5)) | ((tmp_58_reg_1501 == 1'd1) & (tmp_29_reg_1497 == 1'd1) & (tmp_28_reg_1493 == 1'd1) & (trunc_ln1_reg_1420 == 8'd5))))) begin
        head_ctx_ref_d0_local = shl_ln94_fu_1119_p2;
    end else if (((tmp_28_reg_1493 == 1'd0) & (tmp_5_reg_1489 == 1'd1) & (trunc_ln1_reg_1420 == 8'd5) & (1'b1 == ap_CS_fsm_state3))) begin
        head_ctx_ref_d0_local = shl_ln90_fu_1083_p2;
    end else if (((trunc_ln1_reg_1420 == 8'd6) & (1'b1 == ap_CS_fsm_state3))) begin
        head_ctx_ref_d0_local = shl_ln98_fu_1051_p2;
    end else if (((trunc_ln1_reg_1420 == 8'd7) & (1'b1 == ap_CS_fsm_state3))) begin
        head_ctx_ref_d0_local = shl_ln101_fu_1028_p2;
    end else if (((trunc_ln1_reg_1420 == 8'd8) & (1'b1 == ap_CS_fsm_state3))) begin
        head_ctx_ref_d0_local = shl_ln104_fu_1005_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (((tmp_62_reg_1485 == 1'd1) & (tmp_36_reg_1481 == 1'd1) & (tmp_13_reg_1473 == 1'd0) & (trunc_ln1_reg_1420 == 8'd9)) | ((tmp_62_reg_1485 == 1'd1) & (tmp_36_reg_1481 == 1'd1) & (tmp_32_reg_1477 == 1'd1) & (trunc_ln1_reg_1420 == 8'd9))))) begin
        head_ctx_ref_d0_local = shl_ln113_fu_982_p2;
    end else if (((tmp_32_reg_1477 == 1'd0) & (tmp_13_reg_1473 == 1'd1) & (trunc_ln1_reg_1420 == 8'd9) & (1'b1 == ap_CS_fsm_state3))) begin
        head_ctx_ref_d0_local = shl_ln110_fu_946_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (((tmp_67_reg_1469 == 1'd1) & (tmp_40_reg_1465 == 1'd1) & (tmp_14_reg_1457 == 1'd0) & (trunc_ln1_reg_1420 == 8'd10)) | ((tmp_67_reg_1469 == 1'd1) & (tmp_40_reg_1465 == 1'd1) & (tmp_39_reg_1461 == 1'd1) & (trunc_ln1_reg_1420 == 8'd10))))) begin
        head_ctx_ref_d0_local = shl_ln123_fu_901_p2;
    end else if (((tmp_39_reg_1461 == 1'd0) & (tmp_14_reg_1457 == 1'd1) & (trunc_ln1_reg_1420 == 8'd10) & (1'b1 == ap_CS_fsm_state3))) begin
        head_ctx_ref_d0_local = shl_ln120_fu_865_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (((tmp_74_reg_1453 == 1'd1) & (tmp_43_reg_1449 == 1'd1) & (tmp_15_reg_1441 == 1'd0) & (trunc_ln1_reg_1420 == 8'd11)) | ((tmp_74_reg_1453 == 1'd1) & (tmp_43_reg_1449 == 1'd1) & (tmp_41_reg_1445 == 1'd1) & (trunc_ln1_reg_1420 == 8'd11))))) begin
        head_ctx_ref_d0_local = shl_ln133_fu_822_p2;
    end else if (((tmp_41_reg_1445 == 1'd0) & (tmp_15_reg_1441 == 1'd1) & (trunc_ln1_reg_1420 == 8'd11) & (1'b1 == ap_CS_fsm_state3))) begin
        head_ctx_ref_d0_local = shl_ln130_fu_786_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (((tmp_75_reg_1437 == 1'd1) & (tmp_46_reg_1433 == 1'd1) & (tmp_16_reg_1425 == 1'd0) & (trunc_ln1_reg_1420 == 8'd12)) | ((tmp_46_reg_1433 == 1'd1) & (tmp_44_reg_1429 == 1'd1) & (tmp_16_reg_1425 == 1'd1) & (trunc_ln1_reg_1420 == 8'd12))))) begin
        head_ctx_ref_d0_local = shl_ln143_fu_750_p2;
    end else if (((tmp_44_reg_1429 == 1'd0) & (tmp_16_reg_1425 == 1'd1) & (trunc_ln1_reg_1420 == 8'd12) & (1'b1 == ap_CS_fsm_state3))) begin
        head_ctx_ref_d0_local = shl_ln140_fu_714_p2;
    end else if (((trunc_ln1_reg_1420 == 8'd13) & (1'b1 == ap_CS_fsm_state3))) begin
        head_ctx_ref_d0_local = shl_ln147_fu_684_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        head_ctx_ref_d0_local = empty_fu_506_p2;
    end else begin
        head_ctx_ref_d0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((trunc_ln1_reg_1420 == 8'd0) & (start_read_read_fu_176_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_20_reg_1525 == 1'd0) & (tmp_reg_1521 == 1'd1) & (trunc_ln1_reg_1420 == 8'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_22_reg_1509 == 1'd0) & (tmp_2_reg_1505 == 1'd1) & (trunc_ln1_reg_1420 == 8'd2) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_28_reg_1493 == 1'd0) & (tmp_5_reg_1489 == 1'd1) & (trunc_ln1_reg_1420 == 8'd5) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_32_reg_1477 == 1'd0) & (tmp_13_reg_1473 == 1'd1) & (trunc_ln1_reg_1420 == 8'd9) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_39_reg_1461 == 1'd0) & (tmp_14_reg_1457 == 1'd1) & (trunc_ln1_reg_1420 == 8'd10) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_41_reg_1445 == 1'd0) & (tmp_15_reg_1441 == 1'd1) & (trunc_ln1_reg_1420 == 8'd11) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_44_reg_1429 == 1'd0) & (tmp_16_reg_1425 == 1'd1) & (trunc_ln1_reg_1420 == 8'd12) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 == 8'd3) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 
    == 8'd4) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 == 8'd6) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 == 8'd7) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 == 8'd8) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln1_reg_1420 == 8'd13) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_48_reg_1533 == 1'd1) & (tmp_21_reg_1529 == 1'd1) & (tmp_reg_1521 == 1'd0) & (trunc_ln1_reg_1420 == 8'd1)) | ((tmp_48_reg_1533 == 1'd1) & (tmp_21_reg_1529 == 1'd1) & (tmp_20_reg_1525 == 1'd1) & (trunc_ln1_reg_1420 == 8'd1)))) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_54_reg_1517 == 1'd1) & (tmp_25_reg_1513 == 1'd1) & (tmp_2_reg_1505 == 1'd0) & (trunc_ln1_reg_1420 == 8'd2)) | ((tmp_54_reg_1517 == 1'd1) & (tmp_25_reg_1513 == 1'd1) & (tmp_22_reg_1509 == 1'd1) & (trunc_ln1_reg_1420 == 8'd2)))) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_58_reg_1501 == 1'd1) & (tmp_29_reg_1497 == 1'd1) & (tmp_5_reg_1489 == 1'd0) & (trunc_ln1_reg_1420 == 8'd5)) | ((tmp_58_reg_1501 == 1'd1) & (tmp_29_reg_1497 == 1'd1) & (tmp_28_reg_1493 
    == 1'd1) & (trunc_ln1_reg_1420 == 8'd5)))) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_62_reg_1485 == 1'd1) & (tmp_36_reg_1481 == 1'd1) & (tmp_13_reg_1473 == 1'd0) & (trunc_ln1_reg_1420 == 8'd9)) | ((tmp_62_reg_1485 == 1'd1) & (tmp_36_reg_1481 == 1'd1) & (tmp_32_reg_1477 == 1'd1) & (trunc_ln1_reg_1420 == 8'd9)))) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_67_reg_1469 == 1'd1) & (tmp_40_reg_1465 == 1'd1) & (tmp_14_reg_1457 == 1'd0) & (trunc_ln1_reg_1420 == 8'd10)) | ((tmp_67_reg_1469 == 1'd1) & (tmp_40_reg_1465 == 1'd1) & (tmp_39_reg_1461 == 1'd1) & (trunc_ln1_reg_1420 == 8'd10)))) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_74_reg_1453 == 1'd1) & (tmp_43_reg_1449 == 1'd1) & (tmp_15_reg_1441 == 1'd0) & (trunc_ln1_reg_1420 == 8'd11)) | ((tmp_74_reg_1453 == 1'd1) & (tmp_43_reg_1449 == 1'd1) & (tmp_41_reg_1445 == 1'd1) & (trunc_ln1_reg_1420 == 8'd11)))) | ((1'b1 == ap_CS_fsm_state3) & (((tmp_75_reg_1437 == 1'd1) & (tmp_46_reg_1433 == 1'd1) & (tmp_16_reg_1425 == 1'd0) & (trunc_ln1_reg_1420 == 8'd12)) | ((tmp_46_reg_1433 == 1'd1) 
    & (tmp_44_reg_1429 == 1'd1) & (tmp_16_reg_1425 == 1'd1) & (trunc_ln1_reg_1420 == 8'd12)))))) begin
        head_ctx_ref_we0_local = 1'b1;
    end else begin
        head_ctx_ref_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln_fu_472_p4 = {{{tmp_1_fu_458_p4}, {9'd0}}, {trunc_ln32_1_fu_468_p1}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign empty_fu_506_p2 = select_ln36_fu_496_p3 << zext_ln32_1_fu_448_p1;

assign finished_fu_1325_p2 = ((ap_phi_mux_empty_11_phi_fu_212_p74 == 8'd14) ? 1'b1 : 1'b0);

assign grp_fu_324_p3 = select_ln36_fu_496_p3[32'd40];

assign grp_fu_331_p3 = select_ln36_fu_496_p3[32'd41];

assign grp_fu_338_p4 = {{select_ln36_reg_1370[58:51]}};

assign grp_fu_347_p4 = {{select_ln36_reg_1370[41:40]}};

assign grp_fu_356_p3 = select_ln36_reg_1370[32'd58];

assign grp_fu_363_p3 = select_ln36_reg_1370[32'd43];

assign grp_fu_370_p4 = {{select_ln36_reg_1370[58:57]}};

assign grp_fu_379_p4 = {{select_ln36_reg_1370[58:56]}};

assign grp_fu_388_p4 = {{select_ln36_reg_1370[58:55]}};

assign grp_fu_397_p4 = {{select_ln36_reg_1370[58:54]}};

assign grp_fu_406_p4 = {{select_ln36_reg_1370[58:53]}};

assign grp_fu_415_p3 = select_ln36_reg_1370[32'd51];

assign head_ctx_ref_address0 = head_ctx_ref_address0_local;

assign head_ctx_ref_ce0 = head_ctx_ref_ce0_local;

assign head_ctx_ref_d0 = head_ctx_ref_d0_local;

assign head_ctx_ref_we0 = head_ctx_ref_we0_local;

assign icmp_ln36_fu_486_p2 = ((trunc_ln36_fu_482_p1 != layer_idx) ? 1'b1 : 1'b0);

assign lshr_ln32_1_fu_422_p4 = {{ctx[4:3]}};

assign lshr_ln32_fu_452_p2 = head_ctx_ref_q0 >> zext_ln32_1_fu_448_p1;

assign or_ln10_fu_928_p8 = {{{{{{{grp_fu_379_p4}, {1'd1}}, {tmp_34_fu_907_p4}}, {1'd1}}, {tmp_35_fu_916_p4}}, {1'd1}}, {trunc_ln110_fu_925_p1}};

assign or_ln11_fu_847_p8 = {{{{{{{grp_fu_370_p4}, {1'd1}}, {tmp_38_fu_828_p4}}, {1'd1}}, {tmp_66_fu_837_p3}}, {2'd3}}, {trunc_ln120_fu_844_p1}};

assign or_ln12_fu_768_p8 = {{{{{{{grp_fu_356_p3}, {1'd1}}, {tmp_42_fu_756_p4}}, {2'd3}}, {grp_fu_363_p3}}, {1'd1}}, {trunc_ln130_fu_765_p1}};

assign or_ln13_fu_702_p5 = {{{{{{1'd1}, {tmp_45_fu_690_p4}}}, {4'd15}}}, {trunc_ln140_fu_699_p1}};

assign or_ln14_fu_1278_p8 = {{{{{{{grp_fu_406_p4}, {1'd0}}, {grp_fu_415_p3}}, {9'd0}}, {grp_fu_347_p4}}, {8'd2}}, {trunc_ln65_fu_1275_p1}};

assign or_ln15_fu_1219_p8 = {{{{{{{grp_fu_397_p4}, {1'd0}}, {tmp_52_fu_1207_p4}}, {9'd0}}, {grp_fu_347_p4}}, {8'd3}}, {trunc_ln76_fu_1216_p1}};

assign or_ln16_fu_1101_p8 = {{{{{{{grp_fu_388_p4}, {1'd0}}, {tmp_56_fu_1089_p4}}, {9'd0}}, {grp_fu_347_p4}}, {8'd6}}, {trunc_ln93_fu_1098_p1}};

assign or_ln17_fu_964_p8 = {{{{{{{grp_fu_379_p4}, {1'd0}}, {tmp_60_fu_952_p4}}, {9'd0}}, {grp_fu_347_p4}}, {8'd10}}, {trunc_ln112_fu_961_p1}};

assign or_ln18_fu_883_p8 = {{{{{{{grp_fu_370_p4}, {1'd0}}, {tmp_64_fu_871_p4}}, {9'd0}}, {grp_fu_347_p4}}, {8'd11}}, {trunc_ln122_fu_880_p1}};

assign or_ln19_fu_804_p8 = {{{{{{{grp_fu_356_p3}, {1'd0}}, {tmp_68_fu_792_p4}}, {9'd0}}, {grp_fu_347_p4}}, {8'd12}}, {trunc_ln132_fu_801_p1}};

assign or_ln1_fu_1128_p6 = {{{{{grp_fu_338_p4}, {9'd0}}, {grp_fu_347_p4}}, {8'd5}}, {trunc_ln84_fu_1125_p1}};

assign or_ln20_fu_732_p6 = {{{{{tmp_71_fu_720_p4}, {9'd0}}, {grp_fu_347_p4}}, {8'd13}}, {trunc_ln142_fu_729_p1}};

assign or_ln2_fu_1037_p6 = {{{{{grp_fu_338_p4}, {9'd0}}, {grp_fu_347_p4}}, {8'd7}}, {trunc_ln98_fu_1034_p1}};

assign or_ln3_fu_1014_p6 = {{{{{grp_fu_338_p4}, {9'd0}}, {grp_fu_347_p4}}, {8'd8}}, {trunc_ln101_fu_1011_p1}};

assign or_ln4_fu_991_p6 = {{{{{grp_fu_338_p4}, {9'd0}}, {grp_fu_347_p4}}, {8'd9}}, {trunc_ln104_fu_988_p1}};

assign or_ln5_fu_670_p6 = {{{{{grp_fu_338_p4}, {9'd0}}, {grp_fu_347_p4}}, {8'd14}}, {trunc_ln147_fu_667_p1}};

assign or_ln6_fu_1305_p4 = {{{grp_fu_415_p3}, {19'd1}}, {trunc_ln45_fu_1302_p1}};

assign or_ln7_fu_1255_p6 = {{{{{grp_fu_406_p4}, {1'd1}}, {tmp_24_fu_1243_p4}}, {2'd3}}, {trunc_ln62_fu_1252_p1}};

assign or_ln8_fu_1183_p8 = {{{{{{{grp_fu_397_p4}, {1'd1}}, {tmp_27_fu_1171_p4}}, {1'd1}}, {grp_fu_363_p3}}, {1'd1}}, {trunc_ln73_fu_1180_p1}};

assign or_ln9_fu_1069_p6 = {{{{{grp_fu_388_p4}, {1'd1}}, {tmp_31_fu_1057_p4}}, {3'd7}}, {trunc_ln90_fu_1066_p1}};

assign or_ln_fu_1151_p6 = {{{{{grp_fu_338_p4}, {9'd0}}, {grp_fu_347_p4}}, {8'd4}}, {trunc_ln81_fu_1148_p1}};

assign select_ln36_fu_496_p3 = ((icmp_ln36_fu_486_p2[0:0] == 1'b1) ? zext_ln6_fu_492_p1 : and_ln_fu_472_p4);

assign shl_ln101_fu_1028_p2 = or_ln3_fu_1014_p6 << zext_ln32_1_reg_1345;

assign shl_ln104_fu_1005_p2 = or_ln4_fu_991_p6 << zext_ln32_1_reg_1345;

assign shl_ln110_fu_946_p2 = or_ln10_fu_928_p8 << zext_ln32_1_reg_1345;

assign shl_ln113_fu_982_p2 = or_ln17_fu_964_p8 << zext_ln32_1_reg_1345;

assign shl_ln120_fu_865_p2 = or_ln11_fu_847_p8 << zext_ln32_1_reg_1345;

assign shl_ln123_fu_901_p2 = or_ln18_fu_883_p8 << zext_ln32_1_reg_1345;

assign shl_ln130_fu_786_p2 = or_ln12_fu_768_p8 << zext_ln32_1_reg_1345;

assign shl_ln133_fu_822_p2 = or_ln19_fu_804_p8 << zext_ln32_1_reg_1345;

assign shl_ln140_fu_714_p2 = or_ln13_fu_702_p5 << zext_ln32_1_reg_1345;

assign shl_ln143_fu_750_p2 = zext_ln143_fu_746_p1 << zext_ln32_1_reg_1345;

assign shl_ln147_fu_684_p2 = or_ln5_fu_670_p6 << zext_ln32_1_reg_1345;

assign shl_ln55_fu_1319_p2 = zext_ln55_fu_1315_p1 << zext_ln32_1_reg_1345;

assign shl_ln62_fu_1269_p2 = or_ln7_fu_1255_p6 << zext_ln32_1_reg_1345;

assign shl_ln66_fu_1296_p2 = or_ln14_fu_1278_p8 << zext_ln32_1_reg_1345;

assign shl_ln73_fu_1201_p2 = or_ln8_fu_1183_p8 << zext_ln32_1_reg_1345;

assign shl_ln77_fu_1237_p2 = or_ln15_fu_1219_p8 << zext_ln32_1_reg_1345;

assign shl_ln81_fu_1165_p2 = or_ln_fu_1151_p6 << zext_ln32_1_reg_1345;

assign shl_ln84_fu_1142_p2 = or_ln1_fu_1128_p6 << zext_ln32_1_reg_1345;

assign shl_ln90_fu_1083_p2 = or_ln9_fu_1069_p6 << zext_ln32_1_reg_1345;

assign shl_ln94_fu_1119_p2 = or_ln16_fu_1101_p8 << zext_ln32_1_reg_1345;

assign shl_ln98_fu_1051_p2 = or_ln2_fu_1037_p6 << zext_ln32_1_reg_1345;

assign shl_ln_fu_441_p3 = {{trunc_ln32_reg_1336}, {3'd0}};

assign start_read_read_fu_176_p2 = start_r;

assign tmp_1_fu_458_p4 = {{lshr_ln32_fu_452_p2[58:51]}};

assign tmp_20_fu_651_p3 = select_ln36_fu_496_p3[32'd52];

assign tmp_22_fu_635_p3 = select_ln36_fu_496_p3[32'd53];

assign tmp_24_fu_1243_p4 = {{select_ln36_reg_1370[51:44]}};

assign tmp_27_fu_1171_p4 = {{select_ln36_reg_1370[52:45]}};

assign tmp_28_fu_619_p3 = select_ln36_fu_496_p3[32'd54];

assign tmp_31_fu_1057_p4 = {{select_ln36_reg_1370[53:45]}};

assign tmp_32_fu_603_p3 = select_ln36_fu_496_p3[32'd55];

assign tmp_34_fu_907_p4 = {{select_ln36_reg_1370[54:46]}};

assign tmp_35_fu_916_p4 = {{select_ln36_reg_1370[44:43]}};

assign tmp_38_fu_828_p4 = {{select_ln36_reg_1370[55:46]}};

assign tmp_39_fu_587_p3 = select_ln36_fu_496_p3[32'd56];

assign tmp_41_fu_571_p3 = select_ln36_fu_496_p3[32'd57];

assign tmp_42_fu_756_p4 = {{select_ln36_reg_1370[56:46]}};

assign tmp_44_fu_555_p3 = select_ln36_fu_496_p3[32'd58];

assign tmp_45_fu_690_p4 = {{select_ln36_reg_1370[57:46]}};

assign tmp_48_fu_659_p3 = select_ln36_fu_496_p3[32'd52];

assign tmp_52_fu_1207_p4 = {{select_ln36_reg_1370[52:51]}};

assign tmp_54_fu_643_p3 = select_ln36_fu_496_p3[32'd53];

assign tmp_56_fu_1089_p4 = {{select_ln36_reg_1370[53:51]}};

assign tmp_58_fu_627_p3 = select_ln36_fu_496_p3[32'd54];

assign tmp_60_fu_952_p4 = {{select_ln36_reg_1370[54:51]}};

assign tmp_62_fu_611_p3 = select_ln36_fu_496_p3[32'd55];

assign tmp_64_fu_871_p4 = {{select_ln36_reg_1370[55:51]}};

assign tmp_66_fu_837_p3 = select_ln36_reg_1370[32'd44];

assign tmp_67_fu_595_p3 = select_ln36_fu_496_p3[32'd56];

assign tmp_68_fu_792_p4 = {{select_ln36_reg_1370[56:51]}};

assign tmp_71_fu_720_p4 = {{select_ln36_reg_1370[57:51]}};

assign tmp_74_fu_579_p3 = select_ln36_fu_496_p3[32'd57];

assign tmp_75_fu_563_p3 = select_ln36_fu_496_p3[32'd58];

assign trunc_ln101_fu_1011_p1 = select_ln36_reg_1370[31:0];

assign trunc_ln104_fu_988_p1 = select_ln36_reg_1370[31:0];

assign trunc_ln110_fu_925_p1 = select_ln36_reg_1370[41:0];

assign trunc_ln112_fu_961_p1 = select_ln36_reg_1370[31:0];

assign trunc_ln120_fu_844_p1 = select_ln36_reg_1370[41:0];

assign trunc_ln122_fu_880_p1 = select_ln36_reg_1370[31:0];

assign trunc_ln130_fu_765_p1 = select_ln36_reg_1370[41:0];

assign trunc_ln132_fu_801_p1 = select_ln36_reg_1370[31:0];

assign trunc_ln140_fu_699_p1 = select_ln36_reg_1370[41:0];

assign trunc_ln142_fu_729_p1 = select_ln36_reg_1370[31:0];

assign trunc_ln147_fu_667_p1 = select_ln36_reg_1370[31:0];

assign trunc_ln1_fu_513_p4 = {{select_ln36_fu_496_p3[39:32]}};

assign trunc_ln32_1_fu_468_p1 = lshr_ln32_fu_452_p2[41:0];

assign trunc_ln32_fu_437_p1 = ctx[2:0];

assign trunc_ln36_fu_482_p1 = lshr_ln32_fu_452_p2[31:0];

assign trunc_ln45_fu_1302_p1 = select_ln36_reg_1370[31:0];

assign trunc_ln62_fu_1252_p1 = select_ln36_reg_1370[41:0];

assign trunc_ln65_fu_1275_p1 = select_ln36_reg_1370[31:0];

assign trunc_ln73_fu_1180_p1 = select_ln36_reg_1370[41:0];

assign trunc_ln76_fu_1216_p1 = select_ln36_reg_1370[31:0];

assign trunc_ln81_fu_1148_p1 = select_ln36_reg_1370[31:0];

assign trunc_ln84_fu_1125_p1 = select_ln36_reg_1370[31:0];

assign trunc_ln90_fu_1066_p1 = select_ln36_reg_1370[41:0];

assign trunc_ln93_fu_1098_p1 = select_ln36_reg_1370[31:0];

assign trunc_ln98_fu_1034_p1 = select_ln36_reg_1370[31:0];

assign zext_ln143_fu_746_p1 = or_ln20_fu_732_p6;

assign zext_ln32_1_fu_448_p1 = shl_ln_fu_441_p3;

assign zext_ln32_fu_432_p1 = lshr_ln32_1_fu_422_p4;

assign zext_ln55_fu_1315_p1 = or_ln6_fu_1305_p4;

assign zext_ln6_fu_492_p1 = layer_idx;

always @ (posedge ap_clk) begin
    zext_ln32_1_reg_1345[2:0] <= 3'b000;
    zext_ln32_1_reg_1345[58:6] <= 53'b00000000000000000000000000000000000000000000000000000;
    select_ln36_reg_1370[50:42] <= 9'b000000000;
end

endmodule //drive_group_head_phase_run_single_head
