// Seed: 1205071945
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout tri1 id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_8 = 1'b0;
  logic [1 : -1] id_13;
endmodule
module module_1 (
    output tri1 id_0
    , id_5,
    input supply0 id_1,
    inout logic id_2,
    input tri1 id_3
);
  tri1 id_6;
  parameter id_7 = 1'd0 == (1 & 1) & -1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5,
      id_6,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6,
      id_7,
      id_5
  );
  initial begin : LABEL_0
    wait (1 == id_7);
    #1 id_2 = -1 == -1;
    $signed(72);
    ;
  end
  wire id_8;
  assign id_6 = -1'd0;
endmodule
