( ( nil
  version "2.1"
  mapType "incremental"
  blockName "8_bit_and_test"
  repList "spectre cmos_sch cmos.sch schematic veriloga"
  stopList "spectre"
  globalList "gnd! vdd!"
  hierDelim "."
  netlistDir "/home/warehouse/lbremer/cadence/simulation/8_bit_and_test/spectre/schematic/netlist"
 )
( instViewTable
 )
( net
( "gnd!" "0" )
 )
( inst
 )
( model
( "cse463_project/min_and/schematic" "min_and" )
( "cse463_project/8_bit_and/schematic" "cse463_project_8_bit_and_schematic" )
( "cse463_project/8_bit_and_test/schematic" "cse463_project_8_bit_and_test_schematic" )
 )
( term
 )
( param
 )
( "cse463_project_8_bit_and_schematic" "ihnl/cds1/map" )
( "min_and" "ihnl/cds0/map" )
( "cse463_project_8_bit_and_test_schematic" "ihnl/cds2/map" )
 )
