{"Source Block": ["oh/emesh/dv/ememory.v@51:61@HdlIdDef", "   wire [3:0] \t    ctrlmode_in;   \n   wire [AW-1:0]    dstaddr_in;\n   wire [DW-1:0]    data_in;   \n   wire [AW-1:0]    srcaddr_in;   \n   wire [DW-1:0]    din_aligned;\n   wire [DW-1:0]    dout_aligned;\n   \n   packet2emesh #(.PW(PW))\n   p2e (\n\t.write_out\t(write_in),\n\t.datamode_out\t(datamode_in[1:0] ),\n"], "Clone Blocks": [["oh/emesh/dv/ememory.v@50:60", "   wire [1:0] \t    datamode_in;\n   wire [3:0] \t    ctrlmode_in;   \n   wire [AW-1:0]    dstaddr_in;\n   wire [DW-1:0]    data_in;   \n   wire [AW-1:0]    srcaddr_in;   \n   wire [DW-1:0]    din_aligned;\n   wire [DW-1:0]    dout_aligned;\n   \n   packet2emesh #(.PW(PW))\n   p2e (\n\t.write_out\t(write_in),\n"], ["oh/emesh/dv/ememory.v@44:54", "\n   wire [AW-1:0]    srcaddr_out;\n   wire [AW-1:0]    data_out;   \n   reg  [2:0]       align_addr;\n\n   wire \t    write_in;   \n   wire [1:0] \t    datamode_in;\n   wire [3:0] \t    ctrlmode_in;   \n   wire [AW-1:0]    dstaddr_in;\n   wire [DW-1:0]    data_in;   \n   wire [AW-1:0]    srcaddr_in;   \n"], ["oh/emesh/dv/ememory.v@49:59", "   wire \t    write_in;   \n   wire [1:0] \t    datamode_in;\n   wire [3:0] \t    ctrlmode_in;   \n   wire [AW-1:0]    dstaddr_in;\n   wire [DW-1:0]    data_in;   \n   wire [AW-1:0]    srcaddr_in;   \n   wire [DW-1:0]    din_aligned;\n   wire [DW-1:0]    dout_aligned;\n   \n   packet2emesh #(.PW(PW))\n   p2e (\n"], ["oh/emesh/dv/ememory.v@48:58", "\n   wire \t    write_in;   \n   wire [1:0] \t    datamode_in;\n   wire [3:0] \t    ctrlmode_in;   \n   wire [AW-1:0]    dstaddr_in;\n   wire [DW-1:0]    data_in;   \n   wire [AW-1:0]    srcaddr_in;   \n   wire [DW-1:0]    din_aligned;\n   wire [DW-1:0]    dout_aligned;\n   \n   packet2emesh #(.PW(PW))\n"], ["oh/emesh/dv/ememory.v@47:57", "   reg  [2:0]       align_addr;\n\n   wire \t    write_in;   \n   wire [1:0] \t    datamode_in;\n   wire [3:0] \t    ctrlmode_in;   \n   wire [AW-1:0]    dstaddr_in;\n   wire [DW-1:0]    data_in;   \n   wire [AW-1:0]    srcaddr_in;   \n   wire [DW-1:0]    din_aligned;\n   wire [DW-1:0]    dout_aligned;\n   \n"], ["oh/emesh/dv/ememory.v@46:56", "   wire [AW-1:0]    data_out;   \n   reg  [2:0]       align_addr;\n\n   wire \t    write_in;   \n   wire [1:0] \t    datamode_in;\n   wire [3:0] \t    ctrlmode_in;   \n   wire [AW-1:0]    dstaddr_in;\n   wire [DW-1:0]    data_in;   \n   wire [AW-1:0]    srcaddr_in;   \n   wire [DW-1:0]    din_aligned;\n   wire [DW-1:0]    dout_aligned;\n"]], "Diff Content": {"Delete": [], "Add": [[56, "   wire \t    wait_random; //TODO: make random  \n"]]}}