C:\lscc\diamond\3.12\synpbase\bin64\c_vhdl.exe  -osyn  "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\synwork\Practica_Final_Aldair_Rene_impl1_hdl_.srs"  -top  pfinal  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\dm"  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd -lib work "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\clk_div_LCD.vhd" -lib work "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\clk_div_pacman.vhd" -lib work "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\dec_3_8.vhd" -lib work "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\LCD.vhd" -lib work "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\oscilador.vhd" -lib work "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\pacman_ROM.vhd" -lib work "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\top_P_Final.vhd"  -log  "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\syntax.log"  -fileorder  "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\syntmp\hdlorder.tcl"  -jobname  "hdl_info_gen" 
relcom:C:\lscc\diamond\3.12\synpbase\bin64\c_vhdl.exe -osyn "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\synwork\Practica_Final_Aldair_Rene_impl1_hdl_.srs" -top pfinal -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\dm" -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd -lib work "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\clk_div_LCD.vhd" -lib work "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\clk_div_pacman.vhd" -lib work "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\dec_3_8.vhd" -lib work "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\LCD.vhd" -lib work "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\oscilador.vhd" -lib work "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\pacman_ROM.vhd" -lib work "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\top_P_Final.vhd" -log "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\syntax.log" -fileorder "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\syntmp\hdlorder.tcl" -jobname "hdl_info_gen"
rc:0 success:1 runtime:1
file:..\synwork\Practica_Final_Aldair_Rene_impl1_hdl_.srs|io:o|time:0|size:-1|exec:0|csum:
file:C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd|io:i|time:1542263532|size:73964|exec:0|csum:CFF92E93E4FE354031DBB4E0E47DD4A6
file:..\..\clk_div_LCD.vhd|io:i|time:1611173589|size:460|exec:0|csum:959ACE7AB30A2100268FB54F3BF3187B
file:..\..\clk_div_pacman.vhd|io:i|time:1611159379|size:593|exec:0|csum:25D4C606A7BCC4EFB0C8DB6882EAFD00
file:..\..\dec_3_8.vhd|io:i|time:1611159080|size:556|exec:0|csum:78FF3C1048A91E4FE903E210982AB809
file:..\..\LCD.vhd|io:i|time:1611170067|size:5470|exec:0|csum:82D1D39538A13706D3F895A151C87DD3
file:..\..\oscilador.vhd|io:i|time:1611159110|size:552|exec:0|csum:4CCAEB8ECCC4CBEABEBDED6D76665B59
file:..\..\pacman_ROM.vhd|io:i|time:1611159158|size:2207|exec:0|csum:2DC9CB24F5D8D4A80F53069FF3A78352
file:..\..\top_P_Final.vhd|io:i|time:1611167224|size:1579|exec:0|csum:FEFD974A7887AC069C8C93D9AA231E1A
file:..\syntax.log|io:o|time:1611173599|size:1147|exec:0|csum:
file:C:\lscc\diamond\3.12\synpbase\bin64\c_vhdl.exe|io:i|time:1603988322|size:6088192|exec:1|csum:65784030B81A37FDBF615E387BAB679B
