Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Dec 12 23:34:56 2019
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_design_analysis -file /home/gsaied/Desktop/verilog_rtl/conv10/part2/design.rpt
| Design       : xx
| Device       : xc7vx485t
-------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------+
|      Characteristics      |             Path #1             |
+---------------------------+---------------------------------+
| Requirement               |                           0.000 |
| Path Delay                |                           5.295 |
| Logic Delay               | 3.607(69%)                      |
| Net Delay                 | 1.687(31%)                      |
| Clock Skew                |                           0.000 |
| Slack                     |                             inf |
| Clock Relationship        | Safely Timed                    |
| Logic Levels              |                               6 |
| Routes                    |                               0 |
| Logical Path              | IBUF LUT6 MUXF7 LUT6 MUXF7 OBUF |
| Start Point Clock         | input port clock                |
| End Point Clock           |                                 |
| DSP Block                 | None                            |
| BRAM                      | None                            |
| IO Crossings              |                               0 |
| Config Crossings          |                               0 |
| SLR Crossings             |                               0 |
| PBlocks                   |                               0 |
| High Fanout               |                             409 |
| Dont Touch                |                               0 |
| Mark Debug                |                               0 |
| Start Point Pin Primitive | address[0]                      |
| End Point Pin Primitive   | rom_out[2][9]                   |
| Start Point Pin           | address[0]                      |
| End Point Pin             | rom_out[2][9]                   |
+---------------------------+---------------------------------+
* Bounding box calculated as % of dimensions for the target device (628, 700)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+----+
| End Point Clock | Requirement | 5 |  6 |
+-----------------+-------------+---+----+
| (none)          | 0.000ns     | 3 | 33 |
+-----------------+-------------+---+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 36 paths


