[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3676164 heartbeat IPC: 2.72 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 51 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3676164 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 51 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3676164 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 51 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12846167 heartbeat IPC: 1.091 cumulative IPC: 1.091 (Simulation time: 00 hr 02 min 06 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 23053632 heartbeat IPC: 0.9797 cumulative IPC: 1.032 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 40000014 cycles: 34294426 heartbeat IPC: 0.8896 cumulative IPC: 0.9798 (Simulation time: 00 hr 04 min 56 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 39641831 cumulative IPC: 1.009 (Simulation time: 00 hr 06 min 03 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 39641831 cumulative IPC: 1.009 (Simulation time: 00 hr 06 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.009 instructions: 40000000 cycles: 39641831
CPU 0 Branch Prediction Accuracy: 95.85% MPKI: 11.58 Average ROB Occupancy at Mispredict: 36.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 7.033
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457649 HIT:     419926 MISS:      37723 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457649 HIT:     419926 MISS:      37723 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 309.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685192 HIT:     467231 MISS:     217961 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359558 HIT:     291815 MISS:      67743 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96930 HIT:       6342 MISS:      90588 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142870 HIT:     142548 MISS:        322 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85834 HIT:      26526 MISS:      59308 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5782009 HIT:    5697543 MISS:      84466 MSHR_MERGE:      27344
cpu0->cpu0_L1I LOAD         ACCESS:    5782009 HIT:    5697543 MISS:      84466 MSHR_MERGE:      27344
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.53 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13219958 HIT:   12206245 MISS:    1013713 MSHR_MERGE:     528506
cpu0->cpu0_L1D LOAD         ACCESS:    8132395 HIT:    7602451 MISS:     529944 MSHR_MERGE:     227503
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4993946 HIT:    4597633 MISS:     396313 MSHR_MERGE:     299381
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93617 HIT:       6161 MISS:      87456 MSHR_MERGE:       1622
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.88 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5012661 HIT:    4901149 MISS:     111512 MSHR_MERGE:      50337
cpu0->cpu0_ITLB LOAD         ACCESS:    5012661 HIT:    4901149 MISS:     111512 MSHR_MERGE:      50337
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.38 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12527239 HIT:   11806881 MISS:     720358 MSHR_MERGE:     323884
cpu0->cpu0_DTLB LOAD         ACCESS:   12527239 HIT:   11806881 MISS:     720358 MSHR_MERGE:     323884
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.15 cycles
cpu0->LLC TOTAL        ACCESS:     335726 HIT:     194261 MISS:     141465 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67743 HIT:      36550 MISS:      31193 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90588 HIT:      10898 MISS:      79690 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118087 HIT:     117994 MISS:         93 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59308 HIT:      28819 MISS:      30489 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 196.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1295
  ROW_BUFFER_MISS:     140073
  AVG DBUS CONGESTED CYCLE: 11.44
Channel 0 WQ ROW_BUFFER_HIT:      11764
  ROW_BUFFER_MISS:      73108
  FULL:          0
Channel 0 REFRESHES ISSUED:       3303
