hmLoadTopic({
hmKeywords:"",
hmTitle:"12.13 Summary",
hmDescription:"AlphaCPU is the sole execution authority in ASA-EmulatR. Nothing executes unless AlphaCPU allows it.",
hmPrevLink:"12_12-performance-and-instrume.html",
hmNextLink:"alphapipeline-implementation.html",
hmParentLink:"alphacpu-core.html",
hmBreadCrumbs:"<a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"alphacpu-core.html\">Chapter 12 – AlphaCPU Core<\/a>",
hmTitlePath:"Introduction > Architecture Overview > Chapter 12 – AlphaCPU Core > 12.13 Summary",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">12.13 Summary<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">AlphaCPU is the sole execution authority in ASA-EmulatR. Nothing executes unless AlphaCPU allows it.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Implementation Inventory<\/span><\/h3>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">AlphaCPU.h — 952 lines (mostly header-only inline methods)<\/p>\n\r<p class=\"p_Normal\">AlphaCPU.cpp — constructor, destructor, executeLoop() (MOC requirements)<\/p>\n\r<p class=\"p_Normal\">RedirectReason.h — 11-value control flow redirect classification<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Key Takeaways<\/span><\/h3>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">1.<\/span>AlphaCPU = one physical Alpha processor — one per QThread, independent execution, explicit CPUId<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">2.<\/span>Owns all per-CPU state — six execution boxes (IBox, EBox, FBox, MBox, CBox, PalBox), pipeline, interrupt subsystem, fault dispatcher, translation engine<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">3.<\/span>Does not own shared state — GuestMemory, ReservationManager, IPIManager, MemoryBarrierCoordinator accessed via injected references<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">4.<\/span>executeLoop() is the run engine — while(!stop) { pause check → halt check → runOneInstruction() }<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">5.<\/span>runOneInstruction() is the hot path — (1) check interrupts, (2) IBox fetch, (3) pipeline tick, (4) handle BoxResult flags<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">6.<\/span>Faults dispatched only from WB — faultWasDispatched() gate ensures precise exception semantics<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">7.<\/span>handleInterrupt() → claim → break reservation → deliverInterrupt → flush — all before next fetch<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">8.<\/span>handleRedirect() unifies all control flow — 11 RedirectReason values covering branches, PAL, traps, interrupts<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">9.<\/span>PAL integration via enterPalMode()\/executeREI() — inline on critical path, full context save\/restore<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">10.<\/span>Four error severities — WARNING (log), RECOVERABLE (fault), FATAL (halt CPU), MACHINE_CHECK (architectural exception)<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: <a href=\"alphapipeline-implementation.html\" class=\"topiclink\">Chapter 13 – AlphaPipeline Implementation (next chapter)<\/a>.<\/span><\/p>\n\r"
})
