
         Lattice Mapping Report File for Design Module 'compuertas00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     compuertas00_compuertas00.ngd -o compuertas00_compuertas00_map.ncd -pr
     compuertas00_compuertas00.prf -mp compuertas00_compuertas00.mrp -lpf D:/Sex
     to_Semestre/Arquitectura_Computadora/projectMachXO2/compuertas00/compuertas
     00/compuertas00_compuertas00_synplify.lpf -lpf D:/Sexto_Semestre/Arquitectu
     ra_Computadora/projectMachXO2/compuertas00/compuertas00.lpf -c 0 -gui
     -msgset D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/compuerta
     s00/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  02/21/19  19:56:02

Design Summary
--------------

   Number of registers:      0 out of  7209 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:         8 out of  3432 (0%)
      SLICEs as Logic/ROM:      8 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:         16 out of  6864 (0%)
      Number used as logic LUTs:         16
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 27 + 4(JTAG) out of 115 (27%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0

                                    Page 1




Design:  compuertas00                                  Date:  02/21/19  19:56:02

Design Summary (cont)
---------------------
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net selP_c[1]: 16 loads
     Net selP_c[2]: 16 loads
     Net selP_c[0]: 8 loads
     Net A_c[0]: 2 loads
     Net A_c[1]: 2 loads
     Net A_c[2]: 2 loads
     Net A_c[7]: 2 loads
     Net B_c[0]: 2 loads
     Net B_c[1]: 2 loads
     Net B_c[7]: 2 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| Y[0]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[7]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[6]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[5]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[4]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[3]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[2]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Y[1]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| selP[2]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| selP[1]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  compuertas00                                  Date:  02/21/19  19:56:02

IO (PIO) Attributes (cont)
--------------------------
| selP[0]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[7]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[6]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[5]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[4]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[3]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[2]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[7]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[6]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[5]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[4]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[3]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[2]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block CO07/GND undriven or does not drive anything - clipped.
Block CO07/VCC undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.

Memory Usage
------------


     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 55 MB
        

                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
