# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do exp4_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/44254/Desktop/digit_design_exp/exp4_2 {C:/Users/44254/Desktop/digit_design_exp/exp4_2/synchro.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:55 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/44254/Desktop/digit_design_exp/exp4_2" C:/Users/44254/Desktop/digit_design_exp/exp4_2/synchro.v 
# -- Compiling module synchro
# 
# Top level modules:
# 	synchro
# End time: 16:33:55 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/44254/Desktop/digit_design_exp/exp4_2 {C:/Users/44254/Desktop/digit_design_exp/exp4_2/asynchro.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:55 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/44254/Desktop/digit_design_exp/exp4_2" C:/Users/44254/Desktop/digit_design_exp/exp4_2/asynchro.v 
# -- Compiling module asynchro
# 
# Top level modules:
# 	asynchro
# End time: 16:33:55 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/44254/Desktop/digit_design_exp/exp4_2 {C:/Users/44254/Desktop/digit_design_exp/exp4_2/exp4_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:55 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/44254/Desktop/digit_design_exp/exp4_2" C:/Users/44254/Desktop/digit_design_exp/exp4_2/exp4_2.v 
# -- Compiling module exp4_2
# 
# Top level modules:
# 	exp4_2
# End time: 16:33:55 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/44254/Desktop/digit_design_exp/exp4_2/simulation/modelsim {C:/Users/44254/Desktop/digit_design_exp/exp4_2/simulation/modelsim/exp4_2.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:55 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/44254/Desktop/digit_design_exp/exp4_2/simulation/modelsim" C:/Users/44254/Desktop/digit_design_exp/exp4_2/simulation/modelsim/exp4_2.vt 
# -- Compiling module exp4_2_vlg_tst
# 
# Top level modules:
# 	exp4_2_vlg_tst
# End time: 16:33:55 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  exp4_2_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" exp4_2_vlg_tst 
# Start time: 16:33:55 on Sep 24,2020
# Loading work.exp4_2_vlg_tst
# Loading work.exp4_2
# Loading work.synchro
# Loading work.asynchro
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/44254/Desktop/digit_design_exp/exp4_2/simulation/modelsim/exp4_2.vt(69)
#    Time: 1330 ns  Iteration: 0  Instance: /exp4_2_vlg_tst
# Break in Module exp4_2_vlg_tst at C:/Users/44254/Desktop/digit_design_exp/exp4_2/simulation/modelsim/exp4_2.vt line 69
# End time: 16:38:49 on Sep 24,2020, Elapsed time: 0:04:54
# Errors: 0, Warnings: 0
