// Seed: 1881295622
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    input uwire id_2,
    input tri id_3,
    output wand id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri0 module_0
);
  assign id_4 = -1 == -1;
  assign id_4 = 1;
  logic id_10, id_11;
  assign module_1.id_1 = 0;
  logic id_12 = -1;
endmodule
module module_1 #(
    parameter id_13 = 32'd62
) (
    output wand id_0,
    output wand id_1,
    output supply1 id_2,
    output wor id_3,
    output wand id_4,
    input supply0 id_5,
    output tri0 id_6,
    input wand id_7,
    input tri1 id_8,
    output tri0 id_9,
    output wor id_10
);
  parameter id_12 = -1 ? 1 : 1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_5,
      id_6,
      id_5,
      id_5,
      id_7,
      id_5
  );
  logic _id_13;
  assign id_1 = -1;
  wand \id_14 = id_12[id_13] < 1;
endmodule
