<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Portable packed SIMD vectors"><title>packed_simd_2 - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceSerif4-Bold-a2c9cd1067f8b328.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../static.files/rustdoc-c4dbdcde0fbd8430.css" id="mainThemeStyle"><div id="rustdoc-vars" data-root-path="../" data-static-root-path="../static.files/" data-current-crate="packed_simd_2" data-themes="" data-resource-suffix="" data-rustdoc-version="1.70.0-nightly (a266f1199 2023-03-22)" data-search-js="search-a6dd7f063a44c279.js" data-settings-js="settings-f0c5c39777a9a2f6.js" data-settings-css="settings-0bcba95ff279c1db.css" data-theme-light-css="light-db279b6232be9c13.css" data-theme-dark-css="dark-cf923f49f397b216.css" data-theme-ayu-css="ayu-be46fdc453a55015.css" ></div><script src="../static.files/storage-9184409068f70b79.js"></script><script defer src="../crates.js"></script><script defer src="../static.files/main-f5a2577c5297a973.js"></script><noscript><link rel="stylesheet" media="(prefers-color-scheme:light)" href="../static.files/light-db279b6232be9c13.css"><link rel="stylesheet" media="(prefers-color-scheme:dark)" href="../static.files/dark-cf923f49f397b216.css"><link rel="stylesheet" href="../static.files/noscript-13285aec31fa243e.css"></noscript><link rel="alternate icon" type="image/png" href="../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod crate"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="logo-container" href="../packed_simd_2/index.html"><img class="rust-logo" src="../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><h2></h2></nav><nav class="sidebar"><a class="logo-container" href="../packed_simd_2/index.html"><img class="rust-logo" src="../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><h2 class="location"><a href="#">Crate packed_simd_2</a></h2><div class="sidebar-elems"><ul class="block"><li class="version">Version 0.3.8</li><li><a id="all-types" href="all.html">All Items</a></li></ul><section><ul class="block"><li><a href="#macros">Macros</a></li><li><a href="#structs">Structs</a></li><li><a href="#traits">Traits</a></li><li><a href="#types">Type Definitions</a></li></ul></section></div></nav><main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Crate <a class="mod" href="#">packed_simd_2</a><button id="copy-path" title="Copy item path to clipboard"><img src="../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="srclink" href="../src/packed_simd_2/lib.rs.html#1-347">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><h2 id="portable-packed-simd-vectors"><a href="#portable-packed-simd-vectors">Portable packed SIMD vectors</a></h2>
<p>This crate is proposed for stabilization as <code>std::packed_simd</code> in <a href="https://github.com/rust-lang/rfcs/pull/2366">RFC2366:
<code>std::simd</code></a> .</p>
<p>The examples available in the
<a href="https://github.com/rust-lang-nursery/packed_simd/tree/master/examples"><code>examples/</code></a>
sub-directory of the crate showcase how to use the library in practice.</p>
<h3 id="table-of-contents"><a href="#table-of-contents">Table of contents</a></h3>
<ul>
<li><a href="#introduction">Introduction</a></li>
<li><a href="#vector-types">Vector types</a></li>
<li><a href="#conditional-operations">Conditional operations</a></li>
<li><a href="#conversions">Conversions</a></li>
<li><a href="#hardware-features">Hardware Features</a></li>
<li><a href="https://rust-lang-nursery.github.io/packed_simd/perf-guide/">Performance guide</a></li>
</ul>
<h3 id="introduction"><a href="#introduction">Introduction</a></h3>
<p>This crate exports <a href="struct.Simd.html" title="struct packed_simd_2::Simd"><code>Simd&lt;[T; N]&gt;</code></a>: a packed vector of <code>N</code>
elements of type <code>T</code> as well as many type aliases for this type: for
example, <a href="type.f32x4.html" title="type packed_simd_2::f32x4"><code>f32x4</code></a>, which is just an alias for <code>Simd&lt;[f32; 4]&gt;</code>.</p>
<p>The operations on packed vectors are, by default, “vertical”, that is, they
are applied to each vector lane in isolation of the others:</p>

<div class="example-wrap"><pre class="rust rust-example-rendered"><code><span class="kw">let </span>a = i32x4::new(<span class="number">1</span>, <span class="number">2</span>, <span class="number">3</span>, <span class="number">4</span>);
<span class="kw">let </span>b = i32x4::new(<span class="number">5</span>, <span class="number">6</span>, <span class="number">7</span>, <span class="number">8</span>);
<span class="macro">assert_eq!</span>(a + b, i32x4::new(<span class="number">6</span>, <span class="number">8</span>, <span class="number">10</span>, <span class="number">12</span>));</code></pre></div>
<p>Many “horizontal” operations are also provided:</p>

<div class="example-wrap"><pre class="rust rust-example-rendered"><code><span class="macro">assert_eq!</span>(a.wrapping_sum(), <span class="number">10</span>);</code></pre></div>
<p>In virtually all architectures vertical operations are fast, while
horizontal operations are, by comparison, much slower. That is, the
most portably-efficient way of performing a reduction over a slice
is to collect the results into a vector using vertical operations,
and performing a single horizontal operation at the end:</p>

<div class="example-wrap"><pre class="rust rust-example-rendered"><code><span class="kw">fn </span>reduce(x: <span class="kw-2">&amp;</span>[i32]) -&gt; i32 {
    <span class="macro">assert_eq!</span>(x.len() % <span class="number">4</span>, <span class="number">0</span>);
    <span class="kw">let </span><span class="kw-2">mut </span>sum = i32x4::splat(<span class="number">0</span>); <span class="comment">// [0, 0, 0, 0]
    </span><span class="kw">for </span>i <span class="kw">in </span>(<span class="number">0</span>..x.len()).step_by(<span class="number">4</span>) {
        sum += i32x4::from_slice_unaligned(<span class="kw-2">&amp;</span>x[i..]);
    }
    sum.wrapping_sum()
}

<span class="kw">let </span>x = [<span class="number">0</span>, <span class="number">1</span>, <span class="number">2</span>, <span class="number">3</span>, <span class="number">4</span>, <span class="number">5</span>, <span class="number">6</span>, <span class="number">7</span>];
<span class="macro">assert_eq!</span>(reduce(<span class="kw-2">&amp;</span>x), <span class="number">28</span>);</code></pre></div>
<h3 id="vector-types"><a href="#vector-types">Vector types</a></h3>
<p>The vector type aliases are named according to the following scheme:</p>
<blockquote>
<p><code>{element_type}x{number_of_lanes} == Simd&lt;[element_type; number_of_lanes]&gt;</code></p>
</blockquote>
<p>where the following element types are supported:</p>
<ul>
<li><code>i{element_width}</code>: signed integer</li>
<li><code>u{element_width}</code>: unsigned integer</li>
<li><code>f{element_width}</code>: float</li>
<li><code>m{element_width}</code>: mask (see below)</li>
<li><code>*{const,mut} T</code>: <code>const</code> and <code>mut</code> pointers</li>
</ul>
<h3 id="basic-operations"><a href="#basic-operations">Basic operations</a></h3>
<div class="example-wrap"><pre class="rust rust-example-rendered"><code><span class="comment">// Sets all elements to `0`:
</span><span class="kw">let </span>a = i32x4::splat(<span class="number">0</span>);

<span class="comment">// Reads a vector from a slice:
</span><span class="kw">let </span><span class="kw-2">mut </span>arr = [<span class="number">0</span>, <span class="number">0</span>, <span class="number">0</span>, <span class="number">1</span>, <span class="number">2</span>, <span class="number">3</span>, <span class="number">4</span>, <span class="number">5</span>];
<span class="kw">let </span>b = i32x4::from_slice_unaligned(<span class="kw-2">&amp;</span>arr);

<span class="comment">// Reads the 4-th element of a vector:
</span><span class="macro">assert_eq!</span>(b.extract(<span class="number">3</span>), <span class="number">1</span>);

<span class="comment">// Returns a new vector where the 4-th element is replaced with `1`:
</span><span class="kw">let </span>a = a.replace(<span class="number">3</span>, <span class="number">1</span>);
<span class="macro">assert_eq!</span>(a, b);

<span class="comment">// Writes a vector to a slice:
</span><span class="kw">let </span>a = a.replace(<span class="number">2</span>, <span class="number">1</span>);
a.write_to_slice_unaligned(<span class="kw-2">&amp;mut </span>arr[<span class="number">4</span>..]);
<span class="macro">assert_eq!</span>(arr, [<span class="number">0</span>, <span class="number">0</span>, <span class="number">0</span>, <span class="number">1</span>, <span class="number">0</span>, <span class="number">0</span>, <span class="number">1</span>, <span class="number">1</span>]);</code></pre></div>
<h3 id="conditional-operations"><a href="#conditional-operations">Conditional operations</a></h3>
<p>One often needs to perform an operation on some lanes of the vector. Vector
masks, like <code>m32x4</code>, allow selecting on which vector lanes an operation is
to be performed:</p>

<div class="example-wrap"><pre class="rust rust-example-rendered"><code><span class="kw">let </span>a = i32x4::new(<span class="number">1</span>, <span class="number">1</span>, <span class="number">2</span>, <span class="number">2</span>);

<span class="comment">// Add `1` to the first two lanes of the vector.
</span><span class="kw">let </span>m = m16x4::new(<span class="bool-val">true</span>, <span class="bool-val">true</span>, <span class="bool-val">false</span>, <span class="bool-val">false</span>);
<span class="kw">let </span>a = m.select(a + <span class="number">1</span>, a);
<span class="macro">assert_eq!</span>(a, i32x4::splat(<span class="number">2</span>));</code></pre></div>
<p>The elements of a vector mask are either <code>true</code> or <code>false</code>. Here <code>true</code>
means that a lane is “selected”, while <code>false</code> means that a lane is not
selected.</p>
<p>All vector masks implement a <code>mask.select(a: T, b: T) -&gt; T</code> method that
works on all vectors that have the same number of lanes as the mask. The
resulting vector contains the elements of <code>a</code> for those lanes for which the
mask is <code>true</code>, and the elements of <code>b</code> otherwise.</p>
<p>The example constructs a mask with the first two lanes set to <code>true</code> and
the last two lanes set to <code>false</code>. This selects the first two lanes of <code>a + 1</code> and the last two lanes of <code>a</code>, producing a vector where the first two
lanes have been incremented by <code>1</code>.</p>
<blockquote>
<p>note: mask <code>select</code> can be used on vector types that have the same number
of lanes as the mask. The example shows this by using <a href="type.m16x4.html" title="type packed_simd_2::m16x4"><code>m16x4</code></a> instead
of <a href="type.m32x4.html" title="type packed_simd_2::m32x4"><code>m32x4</code></a>. It is <em>typically</em> more performant to use a mask element
width equal to the element width of the vectors being operated upon.
This is, however, not true for 512-bit wide vectors when targeting
AVX-512, where the most efficient masks use only 1-bit per element.</p>
</blockquote>
<p>All vertical comparison operations returns masks:</p>

<div class="example-wrap"><pre class="rust rust-example-rendered"><code><span class="kw">let </span>a = i32x4::new(<span class="number">1</span>, <span class="number">1</span>, <span class="number">3</span>, <span class="number">3</span>);
<span class="kw">let </span>b = i32x4::new(<span class="number">2</span>, <span class="number">2</span>, <span class="number">0</span>, <span class="number">0</span>);

<span class="comment">// ge: &gt;= (Greater Eequal; see also lt, le, gt, eq, ne).
</span><span class="kw">let </span>m = a.ge(i32x4::splat(<span class="number">2</span>));

<span class="kw">if </span>m.any() {
    <span class="comment">// all / any / none allow coherent control flow
    </span><span class="kw">let </span>d = m.select(a, b);
    <span class="macro">assert_eq!</span>(d, i32x4::new(<span class="number">2</span>, <span class="number">2</span>, <span class="number">3</span>, <span class="number">3</span>));
}</code></pre></div>
<h3 id="conversions"><a href="#conversions">Conversions</a></h3>
<ul>
<li>
<p><strong>lossless widening conversions</strong>: <a href="https://doc.rust-lang.org/nightly/core/convert/trait.From.html" title="trait core::convert::From"><code>From</code></a>/<a href="https://doc.rust-lang.org/nightly/core/convert/trait.Into.html" title="trait core::convert::Into"><code>Into</code></a> are implemented for
vectors with the same number of lanes when the conversion is value
preserving   (same as in <code>std</code>).</p>
</li>
<li>
<p><strong>safe bitwise conversions</strong>: The cargo feature <code>into_bits</code> provides the
<code>IntoBits/FromBits</code> traits (<code>x.into_bits()</code>). These perform safe bitwise
<code>transmute</code>s when all bit patterns of the source type are valid bit
patterns of the target type and are also implemented for the
architecture-specific vector types of <code>std::arch</code>. For example, <code>let x: u8x8 = m8x8::splat(true).into_bits();</code> is provided because all <code>m8x8</code> bit
patterns are valid <code>u8x8</code> bit patterns. However, the opposite is not
true,   not all <code>u8x8</code> bit patterns are valid <code>m8x8</code> bit-patterns, so this
operation cannot be performed safely using <code>x.into_bits()</code>; one needs to
use <code>unsafe { crate::mem::transmute(x) }</code> for that, making sure that the
value in the <code>u8x8</code> is a valid bit-pattern of <code>m8x8</code>.</p>
</li>
<li>
<p><strong>numeric casts</strong> (<code>as</code>): are performed using <a href="trait.FromCast.html" title="trait packed_simd_2::FromCast"><code>FromCast</code></a>/<a href="trait.Cast.html" title="trait packed_simd_2::Cast"><code>Cast</code></a>
(<code>x.cast()</code>), just like <code>as</code>:</p>
<ul>
<li>
<p>casting integer vectors whose lane types have the same size (e.g.
<code>i32xN</code>     -&gt; <code>u32xN</code>) is a <strong>no-op</strong>,</p>
</li>
<li>
<p>casting from a larger integer to a smaller integer (e.g. <code>u32xN</code> -&gt;
<code>u8xN</code>)     will <strong>truncate</strong>,</p>
</li>
<li>
<p>casting from a smaller integer to a larger integer     (e.g. <code>u8xN</code> -&gt;
<code>u32xN</code>) will:</p>
<ul>
<li><strong>zero-extend</strong> if the source is unsigned, or</li>
<li><strong>sign-extend</strong> if the source is signed,</li>
</ul>
</li>
<li>
<p>casting from a float to an integer will <strong>round the float towards
zero</strong>,</p>
</li>
<li>
<p>casting from an integer to float will produce the floating point
representation of the integer, <strong>rounding to nearest, ties to even</strong>,</p>
</li>
<li>
<p>casting from an <code>f32</code> to an <code>f64</code> is perfect and lossless,</p>
</li>
<li>
<p>casting from an <code>f64</code> to an <code>f32</code> <strong>rounds to nearest, ties to even</strong>.</p>
</li>
</ul>
<p>Numeric casts are not very “precise”: sometimes lossy, sometimes value
preserving, etc.</p>
</li>
</ul>
<h3 id="hardware-features"><a href="#hardware-features">Hardware Features</a></h3>
<p>This crate can use different hardware features based on your configured
<code>RUSTFLAGS</code>. For example, with no configured <code>RUSTFLAGS</code>, <code>u64x8</code> on
x86_64 will use SSE2 operations like <code>PCMPEQD</code>. If you configure
<code>RUSTFLAGS='-C target-feature=+avx2,+avx'</code> on supported x86_64 hardware
the same <code>u64x8</code> may use wider AVX2 operations like <code>VPCMPEQQ</code>. It is
important for performance and for hardware support requirements that
you choose an appropriate set of <code>target-feature</code> and <code>target-cpu</code>
options during builds. For more information, see the <a href="https://rust-lang-nursery.github.io/packed_simd/perf-guide/">Performance
guide</a></p>
</div></details><h2 id="macros" class="small-section-header"><a href="#macros">Macros</a></h2><ul class="item-table"><li><div class="item-name"><a class="macro" href="macro.shuffle.html" title="macro packed_simd_2::shuffle">shuffle</a></div><div class="desc docblock-short">Shuffles vector elements.</div></li></ul><h2 id="structs" class="small-section-header"><a href="#structs">Structs</a></h2><ul class="item-table"><li><div class="item-name"><a class="struct" href="struct.LexicographicallyOrdered.html" title="struct packed_simd_2::LexicographicallyOrdered">LexicographicallyOrdered</a></div><div class="desc docblock-short">Wrapper over <code>T</code> implementing a lexicoraphical order via the <code>PartialOrd</code>
and/or <code>Ord</code> traits.</div></li><li><div class="item-name"><a class="struct" href="struct.Simd.html" title="struct packed_simd_2::Simd">Simd</a></div><div class="desc docblock-short">Packed SIMD vector type.</div></li><li><div class="item-name"><a class="struct" href="struct.m8.html" title="struct packed_simd_2::m8">m8</a></div><div class="desc docblock-short">8-bit wide mask.</div></li><li><div class="item-name"><a class="struct" href="struct.m16.html" title="struct packed_simd_2::m16">m16</a></div><div class="desc docblock-short">16-bit wide mask.</div></li><li><div class="item-name"><a class="struct" href="struct.m32.html" title="struct packed_simd_2::m32">m32</a></div><div class="desc docblock-short">32-bit wide mask.</div></li><li><div class="item-name"><a class="struct" href="struct.m64.html" title="struct packed_simd_2::m64">m64</a></div><div class="desc docblock-short">64-bit wide mask.</div></li><li><div class="item-name"><a class="struct" href="struct.m128.html" title="struct packed_simd_2::m128">m128</a></div><div class="desc docblock-short">128-bit wide mask.</div></li><li><div class="item-name"><a class="struct" href="struct.msize.html" title="struct packed_simd_2::msize">msize</a></div><div class="desc docblock-short">isize-wide mask.</div></li></ul><h2 id="traits" class="small-section-header"><a href="#traits">Traits</a></h2><ul class="item-table"><li><div class="item-name"><a class="trait" href="trait.Cast.html" title="trait packed_simd_2::Cast">Cast</a></div><div class="desc docblock-short">Numeric cast from <code>Self</code> to <code>T</code>.</div></li><li><div class="item-name"><a class="trait" href="trait.FromCast.html" title="trait packed_simd_2::FromCast">FromCast</a></div><div class="desc docblock-short">Numeric cast from <code>T</code> to <code>Self</code>.</div></li><li><div class="item-name"><a class="trait" href="trait.Mask.html" title="trait packed_simd_2::Mask">Mask</a></div><div class="desc docblock-short">This trait is implemented by all mask types</div></li><li><div class="item-name"><a class="trait" href="trait.SimdArray.html" title="trait packed_simd_2::SimdArray">SimdArray</a></div><div class="desc docblock-short">Trait implemented by arrays that can be SIMD types.</div></li><li><div class="item-name"><a class="trait" href="trait.SimdVector.html" title="trait packed_simd_2::SimdVector">SimdVector</a></div><div class="desc docblock-short">This trait is implemented by all SIMD vector types.</div></li></ul><h2 id="types" class="small-section-header"><a href="#types">Type Definitions</a></h2><ul class="item-table"><li><div class="item-name"><a class="type" href="type.cptrx2.html" title="type packed_simd_2::cptrx2">cptrx2</a></div><div class="desc docblock-short">A vector with 2 <code>*const T</code> lanes</div></li><li><div class="item-name"><a class="type" href="type.cptrx4.html" title="type packed_simd_2::cptrx4">cptrx4</a></div><div class="desc docblock-short">A vector with 4 <code>*const T</code> lanes</div></li><li><div class="item-name"><a class="type" href="type.cptrx8.html" title="type packed_simd_2::cptrx8">cptrx8</a></div><div class="desc docblock-short">A vector with 8 <code>*const T</code> lanes</div></li><li><div class="item-name"><a class="type" href="type.f32x2.html" title="type packed_simd_2::f32x2">f32x2</a></div><div class="desc docblock-short">A 64-bit vector with 2 <code>f32</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.f32x4.html" title="type packed_simd_2::f32x4">f32x4</a></div><div class="desc docblock-short">A 128-bit vector with 4 <code>f32</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.f32x8.html" title="type packed_simd_2::f32x8">f32x8</a></div><div class="desc docblock-short">A 256-bit vector with 8 <code>f32</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.f32x16.html" title="type packed_simd_2::f32x16">f32x16</a></div><div class="desc docblock-short">A 512-bit vector with 16 <code>f32</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.f64x2.html" title="type packed_simd_2::f64x2">f64x2</a></div><div class="desc docblock-short">A 128-bit vector with 2 <code>f64</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.f64x4.html" title="type packed_simd_2::f64x4">f64x4</a></div><div class="desc docblock-short">A 256-bit vector with 4 <code>f64</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.f64x8.html" title="type packed_simd_2::f64x8">f64x8</a></div><div class="desc docblock-short">A 512-bit vector with 8 <code>f64</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.i8x2.html" title="type packed_simd_2::i8x2">i8x2</a></div><div class="desc docblock-short">A 16-bit vector with 2 <code>i8</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.i8x4.html" title="type packed_simd_2::i8x4">i8x4</a></div><div class="desc docblock-short">A 32-bit vector with 4 <code>i8</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.i8x8.html" title="type packed_simd_2::i8x8">i8x8</a></div><div class="desc docblock-short">A 64-bit vector with 8 <code>i8</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.i8x16.html" title="type packed_simd_2::i8x16">i8x16</a></div><div class="desc docblock-short">A 128-bit vector with 16 <code>i8</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.i8x32.html" title="type packed_simd_2::i8x32">i8x32</a></div><div class="desc docblock-short">A 256-bit vector with 32 <code>i8</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.i8x64.html" title="type packed_simd_2::i8x64">i8x64</a></div><div class="desc docblock-short">A 512-bit vector with 64 <code>i8</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.i16x2.html" title="type packed_simd_2::i16x2">i16x2</a></div><div class="desc docblock-short">A 32-bit vector with 2 <code>i16</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.i16x4.html" title="type packed_simd_2::i16x4">i16x4</a></div><div class="desc docblock-short">A 64-bit vector with 4 <code>i16</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.i16x8.html" title="type packed_simd_2::i16x8">i16x8</a></div><div class="desc docblock-short">A 128-bit vector with 8 <code>i16</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.i16x16.html" title="type packed_simd_2::i16x16">i16x16</a></div><div class="desc docblock-short">A 256-bit vector with 16 <code>i16</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.i16x32.html" title="type packed_simd_2::i16x32">i16x32</a></div><div class="desc docblock-short">A 512-bit vector with 32 <code>i16</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.i32x2.html" title="type packed_simd_2::i32x2">i32x2</a></div><div class="desc docblock-short">A 64-bit vector with 2 <code>i32</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.i32x4.html" title="type packed_simd_2::i32x4">i32x4</a></div><div class="desc docblock-short">A 128-bit vector with 4 <code>i32</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.i32x8.html" title="type packed_simd_2::i32x8">i32x8</a></div><div class="desc docblock-short">A 256-bit vector with 8 <code>i32</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.i32x16.html" title="type packed_simd_2::i32x16">i32x16</a></div><div class="desc docblock-short">A 512-bit vector with 16 <code>i32</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.i64x2.html" title="type packed_simd_2::i64x2">i64x2</a></div><div class="desc docblock-short">A 128-bit vector with 2 <code>i64</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.i64x4.html" title="type packed_simd_2::i64x4">i64x4</a></div><div class="desc docblock-short">A 256-bit vector with 4 <code>i64</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.i64x8.html" title="type packed_simd_2::i64x8">i64x8</a></div><div class="desc docblock-short">A 512-bit vector with 8 <code>i64</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.i128x1.html" title="type packed_simd_2::i128x1">i128x1</a></div><div class="desc docblock-short">A 128-bit vector with 1 <code>i128</code> lane.</div></li><li><div class="item-name"><a class="type" href="type.i128x2.html" title="type packed_simd_2::i128x2">i128x2</a></div><div class="desc docblock-short">A 256-bit vector with 2 <code>i128</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.i128x4.html" title="type packed_simd_2::i128x4">i128x4</a></div><div class="desc docblock-short">A 512-bit vector with 4 <code>i128</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.isizex2.html" title="type packed_simd_2::isizex2">isizex2</a></div><div class="desc docblock-short">A vector with 2 <code>isize</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.isizex4.html" title="type packed_simd_2::isizex4">isizex4</a></div><div class="desc docblock-short">A vector with 4 <code>isize</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.isizex8.html" title="type packed_simd_2::isizex8">isizex8</a></div><div class="desc docblock-short">A vector with 8 <code>isize</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.m8x2.html" title="type packed_simd_2::m8x2">m8x2</a></div><div class="desc docblock-short">A 16-bit vector mask with 2 <code>m8</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.m8x4.html" title="type packed_simd_2::m8x4">m8x4</a></div><div class="desc docblock-short">A 32-bit vector mask with 4 <code>m8</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.m8x8.html" title="type packed_simd_2::m8x8">m8x8</a></div><div class="desc docblock-short">A 64-bit vector mask with 8 <code>m8</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.m8x16.html" title="type packed_simd_2::m8x16">m8x16</a></div><div class="desc docblock-short">A 128-bit vector mask with 16 <code>m8</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.m8x32.html" title="type packed_simd_2::m8x32">m8x32</a></div><div class="desc docblock-short">A 256-bit vector mask with 32 <code>m8</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.m8x64.html" title="type packed_simd_2::m8x64">m8x64</a></div><div class="desc docblock-short">A 512-bit vector mask with 64 <code>m8</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.m16x2.html" title="type packed_simd_2::m16x2">m16x2</a></div><div class="desc docblock-short">A 32-bit vector mask with 2 <code>m16</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.m16x4.html" title="type packed_simd_2::m16x4">m16x4</a></div><div class="desc docblock-short">A 64-bit vector mask with 4 <code>m16</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.m16x8.html" title="type packed_simd_2::m16x8">m16x8</a></div><div class="desc docblock-short">A 128-bit vector mask with 8 <code>m16</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.m16x16.html" title="type packed_simd_2::m16x16">m16x16</a></div><div class="desc docblock-short">A 256-bit vector mask with 16 <code>m16</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.m16x32.html" title="type packed_simd_2::m16x32">m16x32</a></div><div class="desc docblock-short">A 512-bit vector mask with 32 <code>m16</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.m32x2.html" title="type packed_simd_2::m32x2">m32x2</a></div><div class="desc docblock-short">A 64-bit vector mask with 2 <code>m32</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.m32x4.html" title="type packed_simd_2::m32x4">m32x4</a></div><div class="desc docblock-short">A 128-bit vector mask with 4 <code>m32</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.m32x8.html" title="type packed_simd_2::m32x8">m32x8</a></div><div class="desc docblock-short">A 256-bit vector mask with 8 <code>m32</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.m32x16.html" title="type packed_simd_2::m32x16">m32x16</a></div><div class="desc docblock-short">A 512-bit vector mask with 16 <code>m32</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.m64x2.html" title="type packed_simd_2::m64x2">m64x2</a></div><div class="desc docblock-short">A 128-bit vector mask with 2 <code>m64</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.m64x4.html" title="type packed_simd_2::m64x4">m64x4</a></div><div class="desc docblock-short">A 256-bit vector mask with 4 <code>m64</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.m64x8.html" title="type packed_simd_2::m64x8">m64x8</a></div><div class="desc docblock-short">A 512-bit vector mask with 8 <code>m64</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.m128x1.html" title="type packed_simd_2::m128x1">m128x1</a></div><div class="desc docblock-short">A 128-bit vector mask with 1 <code>m128</code> lane.</div></li><li><div class="item-name"><a class="type" href="type.m128x2.html" title="type packed_simd_2::m128x2">m128x2</a></div><div class="desc docblock-short">A 256-bit vector mask with 2 <code>m128</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.m128x4.html" title="type packed_simd_2::m128x4">m128x4</a></div><div class="desc docblock-short">A 512-bit vector mask with 4 <code>m128</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.mptrx2.html" title="type packed_simd_2::mptrx2">mptrx2</a></div><div class="desc docblock-short">A vector with 2 <code>*mut T</code> lanes</div></li><li><div class="item-name"><a class="type" href="type.mptrx4.html" title="type packed_simd_2::mptrx4">mptrx4</a></div><div class="desc docblock-short">A vector with 4 <code>*mut T</code> lanes</div></li><li><div class="item-name"><a class="type" href="type.mptrx8.html" title="type packed_simd_2::mptrx8">mptrx8</a></div><div class="desc docblock-short">A vector with 8 <code>*mut T</code> lanes</div></li><li><div class="item-name"><a class="type" href="type.msizex2.html" title="type packed_simd_2::msizex2">msizex2</a></div><div class="desc docblock-short">A vector mask with 2 <code>msize</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.msizex4.html" title="type packed_simd_2::msizex4">msizex4</a></div><div class="desc docblock-short">A vector mask with 4 <code>msize</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.msizex8.html" title="type packed_simd_2::msizex8">msizex8</a></div><div class="desc docblock-short">A vector mask with 8 <code>msize</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.u8x2.html" title="type packed_simd_2::u8x2">u8x2</a></div><div class="desc docblock-short">A 16-bit vector with 2 <code>u8</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.u8x4.html" title="type packed_simd_2::u8x4">u8x4</a></div><div class="desc docblock-short">A 32-bit vector with 4 <code>u8</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.u8x8.html" title="type packed_simd_2::u8x8">u8x8</a></div><div class="desc docblock-short">A 64-bit vector with 8 <code>u8</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.u8x16.html" title="type packed_simd_2::u8x16">u8x16</a></div><div class="desc docblock-short">A 128-bit vector with 16 <code>u8</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.u8x32.html" title="type packed_simd_2::u8x32">u8x32</a></div><div class="desc docblock-short">A 256-bit vector with 32 <code>u8</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.u8x64.html" title="type packed_simd_2::u8x64">u8x64</a></div><div class="desc docblock-short">A 512-bit vector with 64 <code>u8</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.u16x2.html" title="type packed_simd_2::u16x2">u16x2</a></div><div class="desc docblock-short">A 32-bit vector with 2 <code>u16</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.u16x4.html" title="type packed_simd_2::u16x4">u16x4</a></div><div class="desc docblock-short">A 64-bit vector with 4 <code>u16</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.u16x8.html" title="type packed_simd_2::u16x8">u16x8</a></div><div class="desc docblock-short">A 128-bit vector with 8 <code>u16</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.u16x16.html" title="type packed_simd_2::u16x16">u16x16</a></div><div class="desc docblock-short">A 256-bit vector with 16 <code>u16</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.u16x32.html" title="type packed_simd_2::u16x32">u16x32</a></div><div class="desc docblock-short">A 512-bit vector with 32 <code>u16</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.u32x2.html" title="type packed_simd_2::u32x2">u32x2</a></div><div class="desc docblock-short">A 64-bit vector with 2 <code>u32</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.u32x4.html" title="type packed_simd_2::u32x4">u32x4</a></div><div class="desc docblock-short">A 128-bit vector with 4 <code>u32</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.u32x8.html" title="type packed_simd_2::u32x8">u32x8</a></div><div class="desc docblock-short">A 256-bit vector with 8 <code>u32</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.u32x16.html" title="type packed_simd_2::u32x16">u32x16</a></div><div class="desc docblock-short">A 512-bit vector with 16 <code>u32</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.u64x2.html" title="type packed_simd_2::u64x2">u64x2</a></div><div class="desc docblock-short">A 128-bit vector with 2 <code>u64</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.u64x4.html" title="type packed_simd_2::u64x4">u64x4</a></div><div class="desc docblock-short">A 256-bit vector with 4 <code>u64</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.u64x8.html" title="type packed_simd_2::u64x8">u64x8</a></div><div class="desc docblock-short">A 512-bit vector with 8 <code>u64</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.u128x1.html" title="type packed_simd_2::u128x1">u128x1</a></div><div class="desc docblock-short">A 128-bit vector with 1 <code>u128</code> lane.</div></li><li><div class="item-name"><a class="type" href="type.u128x2.html" title="type packed_simd_2::u128x2">u128x2</a></div><div class="desc docblock-short">A 256-bit vector with 2 <code>u128</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.u128x4.html" title="type packed_simd_2::u128x4">u128x4</a></div><div class="desc docblock-short">A 512-bit vector with 4 <code>u128</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.usizex2.html" title="type packed_simd_2::usizex2">usizex2</a></div><div class="desc docblock-short">A vector with 2 <code>usize</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.usizex4.html" title="type packed_simd_2::usizex4">usizex4</a></div><div class="desc docblock-short">A vector with 4 <code>usize</code> lanes.</div></li><li><div class="item-name"><a class="type" href="type.usizex8.html" title="type packed_simd_2::usizex8">usizex8</a></div><div class="desc docblock-short">A vector with 8 <code>usize</code> lanes.</div></li></ul></section></div></main></body></html>