{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651598788441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651598788462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 03 22:56:28 2022 " "Processing started: Tue May 03 22:56:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651598788462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651598788462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus " "Command: quartus_sta Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651598788463 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651598788628 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651598789378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651598789378 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598789458 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598789460 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "149 " "The Timing Analyzer is analyzing 149 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1651598790143 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Risc_Multicycle_Quartus.sdc " "Synopsys Design Constraints File file not found: 'Risc_Multicycle_Quartus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651598790220 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598790221 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input_vector\[0\] input_vector\[0\] " "create_clock -period 1.000 -name input_vector\[0\] input_vector\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651598790231 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " "create_clock -period 1.000 -name risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651598790231 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S22 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S22 risc_processor:add_instance\|state_transition:control_logic\|CS.S22" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651598790231 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S1 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S1 risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651598790231 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651598790231 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|prim_datapath\|lsm_hw\|num\[0\]~1\|combout " "Node \"add_instance\|prim_datapath\|lsm_hw\|num\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598790234 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|prim_datapath\|lsm_hw\|num\[0\]~1\|datab " "Node \"add_instance\|prim_datapath\|lsm_hw\|num\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598790234 ""}  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1651598790234 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: datae  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598790243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598790243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598790243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datae  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598790243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~1  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598790243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598790243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598790243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598790243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598790243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~5  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598790243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~6  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598790243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~6  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598790243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~2  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598790243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~4  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598790243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~7  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598790243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~8  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598790243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~8  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598790243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598790243 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651598790243 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651598790249 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651598790250 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651598790256 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651598790269 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651598790478 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651598790478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.148 " "Worst-case setup slack is -13.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.148            -193.092 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "  -13.148            -193.092 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.111           -1017.969 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "  -12.111           -1017.969 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.528           -1059.882 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "  -11.528           -1059.882 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.874           -5096.220 input_vector\[0\]  " "   -9.874           -5096.220 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598790482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.063 " "Worst-case hold slack is -6.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.063            -288.175 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -6.063            -288.175 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.713            -153.010 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "   -4.713            -153.010 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.220             -31.739 input_vector\[0\]  " "   -2.220             -31.739 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.710              -3.697 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -1.710              -3.697 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598790506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.232 " "Worst-case recovery slack is -5.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.232             -10.421 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -5.232             -10.421 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598790522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.125 " "Worst-case removal slack is 4.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.125               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "    4.125               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598790530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.832 " "Worst-case minimum pulse width slack is -3.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.832           -2553.841 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -3.832           -2553.841 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.772            -640.173 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "   -2.772            -640.173 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.212              -6.205 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -1.212              -6.205 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -684.200 input_vector\[0\]  " "   -0.724            -684.200 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598790540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598790540 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651598790590 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651598790637 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651598793568 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: datae  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598793796 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598793796 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598793796 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datae  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598793796 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~1  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598793796 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598793796 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598793796 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598793796 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598793796 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~5  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598793796 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~6  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598793796 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~6  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598793796 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~2  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598793796 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~4  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598793796 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~7  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598793796 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~8  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598793796 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~8  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598793796 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598793796 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651598793796 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651598793798 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651598793867 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651598793867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.052 " "Worst-case setup slack is -13.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.052            -194.073 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "  -13.052            -194.073 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.177           -1041.423 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "  -12.177           -1041.423 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.522           -1084.058 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "  -11.522           -1084.058 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.626           -4878.749 input_vector\[0\]  " "   -9.626           -4878.749 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598793873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.112 " "Worst-case hold slack is -6.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.112            -307.886 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -6.112            -307.886 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.658            -151.781 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "   -4.658            -151.781 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.305             -37.277 input_vector\[0\]  " "   -2.305             -37.277 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.747              -4.268 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -1.747              -4.268 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598793909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.285 " "Worst-case recovery slack is -5.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.285             -10.533 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -5.285             -10.533 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598793921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.166 " "Worst-case removal slack is 4.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.166               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "    4.166               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598793930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.987 " "Worst-case minimum pulse width slack is -3.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.987           -2631.203 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -3.987           -2631.203 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.774            -649.178 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "   -2.774            -649.178 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.179              -6.020 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -1.179              -6.020 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -683.791 input_vector\[0\]  " "   -0.724            -683.791 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598793941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598793941 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651598793991 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651598794305 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651598796053 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: datae  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796214 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796214 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796214 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datae  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796214 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~1  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796214 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796214 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796214 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796214 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796214 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~5  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796214 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~6  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796214 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~6  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796214 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~2  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796214 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~4  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796214 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~7  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796214 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~8  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796214 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~8  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796214 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796214 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651598796214 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651598796215 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651598796245 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651598796245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.871 " "Worst-case setup slack is -5.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.871             -80.701 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -5.871             -80.701 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.195            -423.217 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "   -5.195            -423.217 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.185            -419.369 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -5.185            -419.369 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.304           -2160.732 input_vector\[0\]  " "   -4.304           -2160.732 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598796249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.580 " "Worst-case hold slack is -2.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.580             -88.933 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -2.580             -88.933 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.063             -51.245 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "   -2.063             -51.245 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.019             -13.065 input_vector\[0\]  " "   -1.019             -13.065 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.792              -1.984 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.792              -1.984 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598796276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.798 " "Worst-case recovery slack is -1.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.798              -3.572 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.798              -3.572 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598796284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.046 " "Worst-case removal slack is 2.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.046               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "    2.046               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598796312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.550 " "Worst-case minimum pulse width slack is -1.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.550            -608.098 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.550            -608.098 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.041            -163.040 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "   -1.041            -163.040 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.384              -1.286 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.384              -1.286 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092             -50.571 input_vector\[0\]  " "   -0.092             -50.571 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598796318 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651598796376 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: datae  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datae  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~1  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~5  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~6  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~6  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~2  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~4  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~7  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~8  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~8  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651598796579 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651598796579 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651598796579 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651598796600 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651598796600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.297 " "Worst-case setup slack is -5.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.297             -73.616 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -5.297             -73.616 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.648            -385.828 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -4.648            -385.828 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.602            -386.585 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "   -4.602            -386.585 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.723           -1835.574 input_vector\[0\]  " "   -3.723           -1835.574 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598796606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.358 " "Worst-case hold slack is -2.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.358             -83.968 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -2.358             -83.968 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.865             -46.923 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "   -1.865             -46.923 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.025             -36.443 input_vector\[0\]  " "   -1.025             -36.443 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.710              -1.778 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.710              -1.778 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598796637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.702 " "Worst-case recovery slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702              -3.384 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.702              -3.384 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598796646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.990 " "Worst-case removal slack is 1.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.990               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "    1.990               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598796653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.318 " "Worst-case minimum pulse width slack is -1.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318            -516.124 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.318            -516.124 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.876            -129.027 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "   -0.876            -129.027 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.271              -0.814 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.271              -0.814 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091             -51.509 input_vector\[0\]  " "   -0.091             -51.509 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651598796665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651598796665 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651598798940 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651598798943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5215 " "Peak virtual memory: 5215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651598799088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 03 22:56:39 2022 " "Processing ended: Tue May 03 22:56:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651598799088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651598799088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651598799088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651598799088 ""}
