********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 ACE Cloud,
Authorized used only.

VERSION: 0.05
BUILT  : Oct 29 2019
DATE   : 2019-10-29.22:14:25
COMMAND: -writepp -parse -mt max -nopython -fileunit rtl/aes_cipher_top.v rtl/aes_key_expand_128.v rtl/aes_rcon.v rtl/aes_sbox.v sim/bench.v +incdir+./rtl/+./sim/ -nobuiltin -nocache

[INFO :CM0023] Creating log file ./slpp_unit/surelog.log.

[INFO :CM0024] Executing with 4 threads.

[INFO :CM0020] Separate compilation-unit mode is on.

[INFO :CP0300] Compilation...

[INFO :CP0303] rtl/aes_cipher_top.v:48 Compile module "work@aes_cipher_top".

[INFO :CP0303] rtl/aes_rcon.v:42 Compile module "work@aes_rcon".

[INFO :CP0303] rtl/aes_key_expand_128.v:42 Compile module "work@aes_key_expand_128".

[INFO :CP0303] rtl/aes_sbox.v:43 Compile module "work@aes_sbox".

[INFO :CP0303] sim/bench.v:70 Compile module "work@testbench".

[INFO :EL0526] Design Elaboration...

[NOTE :EL0503] sim/bench.v:70 Top level module "work@testbench".

[NOTE :EL0508] Nb Top level modules: 1.

[NOTE :EL0509] Max instance depth: 4.

[NOTE :EL0510] Nb instances: 44.

[NOTE :EL0511] Nb leaf instances: 40.

[  FATAL] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 5

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

