# system info demo_tb on 2020.08.21.16:44:41
system_info:
name,value
DEVICE,5CSEMA4U23C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1598021075
#
#
# Files generated for demo_tb on 2020.08.21.16:44:41
files:
filepath,kind,attributes,module,is_top
demo/testbench/demo_tb/simulation/demo_tb.v,VERILOG,,demo_tb,true
demo/testbench/demo_tb/simulation/submodules/demo.v,VERILOG,,demo,false
demo/testbench/demo_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
demo/testbench/demo_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
demo/testbench/demo_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
demo/testbench/demo_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
demo/testbench/demo_tb/simulation/submodules/demo_jtag_uart.v,VERILOG,,demo_jtag_uart,false
demo/testbench/demo_tb/simulation/submodules/demo_led.v,VERILOG,,demo_led,false
demo/testbench/demo_tb/simulation/submodules/demo_nios2.v,VERILOG,,demo_nios2,false
demo/testbench/demo_tb/simulation/submodules/demo_ram.hex,HEX,,demo_ram,false
demo/testbench/demo_tb/simulation/submodules/demo_ram.v,VERILOG,,demo_ram,false
demo/testbench/demo_tb/simulation/submodules/demo_mm_interconnect_0.v,VERILOG,,demo_mm_interconnect_0,false
demo/testbench/demo_tb/simulation/submodules/demo_irq_mapper.sv,SYSTEM_VERILOG,,demo_irq_mapper,false
demo/testbench/demo_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
demo/testbench/demo_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
demo/testbench/demo_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
demo/testbench/demo_tb/simulation/submodules/demo_nios2_cpu_test_bench.v,VERILOG,,demo_nios2_cpu,false
demo/testbench/demo_tb/simulation/submodules/demo_nios2_cpu.v,VERILOG,,demo_nios2_cpu,false
demo/testbench/demo_tb/simulation/submodules/demo_nios2_cpu_ociram_default_contents.mif,MIF,,demo_nios2_cpu,false
demo/testbench/demo_tb/simulation/submodules/demo_nios2_cpu.sdc,SDC,,demo_nios2_cpu,false
demo/testbench/demo_tb/simulation/submodules/demo_nios2_cpu_debug_slave_wrapper.v,VERILOG,,demo_nios2_cpu,false
demo/testbench/demo_tb/simulation/submodules/demo_nios2_cpu_rf_ram_a.hex,HEX,,demo_nios2_cpu,false
demo/testbench/demo_tb/simulation/submodules/demo_nios2_cpu_nios2_waves.do,OTHER,,demo_nios2_cpu,false
demo/testbench/demo_tb/simulation/submodules/demo_nios2_cpu_debug_slave_sysclk.v,VERILOG,,demo_nios2_cpu,false
demo/testbench/demo_tb/simulation/submodules/demo_nios2_cpu_ociram_default_contents.hex,HEX,,demo_nios2_cpu,false
demo/testbench/demo_tb/simulation/submodules/demo_nios2_cpu_rf_ram_b.mif,MIF,,demo_nios2_cpu,false
demo/testbench/demo_tb/simulation/submodules/demo_nios2_cpu_debug_slave_tck.v,VERILOG,,demo_nios2_cpu,false
demo/testbench/demo_tb/simulation/submodules/demo_nios2_cpu_rf_ram_a.dat,DAT,,demo_nios2_cpu,false
demo/testbench/demo_tb/simulation/submodules/demo_nios2_cpu_rf_ram_b.hex,HEX,,demo_nios2_cpu,false
demo/testbench/demo_tb/simulation/submodules/demo_nios2_cpu_ociram_default_contents.dat,DAT,,demo_nios2_cpu,false
demo/testbench/demo_tb/simulation/submodules/demo_nios2_cpu_rf_ram_b.dat,DAT,,demo_nios2_cpu,false
demo/testbench/demo_tb/simulation/submodules/demo_nios2_cpu_rf_ram_a.mif,MIF,,demo_nios2_cpu,false
demo/testbench/demo_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
demo/testbench/demo_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
demo/testbench/demo_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
demo/testbench/demo_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
demo/testbench/demo_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
demo/testbench/demo_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
demo/testbench/demo_tb/simulation/submodules/demo_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,demo_mm_interconnect_0_router,false
demo/testbench/demo_tb/simulation/submodules/demo_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,demo_mm_interconnect_0_router_001,false
demo/testbench/demo_tb/simulation/submodules/demo_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,demo_mm_interconnect_0_router_002,false
demo/testbench/demo_tb/simulation/submodules/demo_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,demo_mm_interconnect_0_router_003,false
demo/testbench/demo_tb/simulation/submodules/demo_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,demo_mm_interconnect_0_cmd_demux,false
demo/testbench/demo_tb/simulation/submodules/demo_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,demo_mm_interconnect_0_cmd_demux_001,false
demo/testbench/demo_tb/simulation/submodules/demo_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,demo_mm_interconnect_0_cmd_mux,false
demo/testbench/demo_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,demo_mm_interconnect_0_cmd_mux,false
demo/testbench/demo_tb/simulation/submodules/demo_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,demo_mm_interconnect_0_cmd_mux_001,false
demo/testbench/demo_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,demo_mm_interconnect_0_cmd_mux_001,false
demo/testbench/demo_tb/simulation/submodules/demo_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,demo_mm_interconnect_0_rsp_demux,false
demo/testbench/demo_tb/simulation/submodules/demo_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,demo_mm_interconnect_0_rsp_mux,false
demo/testbench/demo_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,demo_mm_interconnect_0_rsp_mux,false
demo/testbench/demo_tb/simulation/submodules/demo_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,demo_mm_interconnect_0_rsp_mux_001,false
demo/testbench/demo_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,demo_mm_interconnect_0_rsp_mux_001,false
demo/testbench/demo_tb/simulation/submodules/demo_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,demo_mm_interconnect_0_avalon_st_adapter,false
demo/testbench/demo_tb/simulation/submodules/demo_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,demo_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
demo_tb.demo_inst,demo
demo_tb.demo_inst.jtag_uart,demo_jtag_uart
demo_tb.demo_inst.led,demo_led
demo_tb.demo_inst.nios2,demo_nios2
demo_tb.demo_inst.nios2.cpu,demo_nios2_cpu
demo_tb.demo_inst.ram,demo_ram
demo_tb.demo_inst.mm_interconnect_0,demo_mm_interconnect_0
demo_tb.demo_inst.mm_interconnect_0.nios2_data_master_translator,altera_merlin_master_translator
demo_tb.demo_inst.mm_interconnect_0.nios2_instruction_master_translator,altera_merlin_master_translator
demo_tb.demo_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
demo_tb.demo_inst.mm_interconnect_0.nios2_debug_mem_slave_translator,altera_merlin_slave_translator
demo_tb.demo_inst.mm_interconnect_0.led_s1_translator,altera_merlin_slave_translator
demo_tb.demo_inst.mm_interconnect_0.ram_s1_translator,altera_merlin_slave_translator
demo_tb.demo_inst.mm_interconnect_0.nios2_data_master_agent,altera_merlin_master_agent
demo_tb.demo_inst.mm_interconnect_0.nios2_instruction_master_agent,altera_merlin_master_agent
demo_tb.demo_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
demo_tb.demo_inst.mm_interconnect_0.nios2_debug_mem_slave_agent,altera_merlin_slave_agent
demo_tb.demo_inst.mm_interconnect_0.led_s1_agent,altera_merlin_slave_agent
demo_tb.demo_inst.mm_interconnect_0.ram_s1_agent,altera_merlin_slave_agent
demo_tb.demo_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
demo_tb.demo_inst.mm_interconnect_0.nios2_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
demo_tb.demo_inst.mm_interconnect_0.led_s1_agent_rsp_fifo,altera_avalon_sc_fifo
demo_tb.demo_inst.mm_interconnect_0.ram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
demo_tb.demo_inst.mm_interconnect_0.router,demo_mm_interconnect_0_router
demo_tb.demo_inst.mm_interconnect_0.router_001,demo_mm_interconnect_0_router_001
demo_tb.demo_inst.mm_interconnect_0.router_002,demo_mm_interconnect_0_router_002
demo_tb.demo_inst.mm_interconnect_0.router_004,demo_mm_interconnect_0_router_002
demo_tb.demo_inst.mm_interconnect_0.router_003,demo_mm_interconnect_0_router_003
demo_tb.demo_inst.mm_interconnect_0.router_005,demo_mm_interconnect_0_router_003
demo_tb.demo_inst.mm_interconnect_0.cmd_demux,demo_mm_interconnect_0_cmd_demux
demo_tb.demo_inst.mm_interconnect_0.cmd_demux_001,demo_mm_interconnect_0_cmd_demux_001
demo_tb.demo_inst.mm_interconnect_0.rsp_demux_001,demo_mm_interconnect_0_cmd_demux_001
demo_tb.demo_inst.mm_interconnect_0.rsp_demux_003,demo_mm_interconnect_0_cmd_demux_001
demo_tb.demo_inst.mm_interconnect_0.cmd_mux,demo_mm_interconnect_0_cmd_mux
demo_tb.demo_inst.mm_interconnect_0.cmd_mux_002,demo_mm_interconnect_0_cmd_mux
demo_tb.demo_inst.mm_interconnect_0.cmd_mux_001,demo_mm_interconnect_0_cmd_mux_001
demo_tb.demo_inst.mm_interconnect_0.cmd_mux_003,demo_mm_interconnect_0_cmd_mux_001
demo_tb.demo_inst.mm_interconnect_0.rsp_demux,demo_mm_interconnect_0_rsp_demux
demo_tb.demo_inst.mm_interconnect_0.rsp_demux_002,demo_mm_interconnect_0_rsp_demux
demo_tb.demo_inst.mm_interconnect_0.rsp_mux,demo_mm_interconnect_0_rsp_mux
demo_tb.demo_inst.mm_interconnect_0.rsp_mux_001,demo_mm_interconnect_0_rsp_mux_001
demo_tb.demo_inst.mm_interconnect_0.avalon_st_adapter,demo_mm_interconnect_0_avalon_st_adapter
demo_tb.demo_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,demo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
demo_tb.demo_inst.mm_interconnect_0.avalon_st_adapter_001,demo_mm_interconnect_0_avalon_st_adapter
demo_tb.demo_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,demo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
demo_tb.demo_inst.mm_interconnect_0.avalon_st_adapter_002,demo_mm_interconnect_0_avalon_st_adapter
demo_tb.demo_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,demo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
demo_tb.demo_inst.mm_interconnect_0.avalon_st_adapter_003,demo_mm_interconnect_0_avalon_st_adapter
demo_tb.demo_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,demo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
demo_tb.demo_inst.irq_mapper,demo_irq_mapper
demo_tb.demo_inst.rst_controller,altera_reset_controller
demo_tb.demo_inst_clk_bfm,altera_avalon_clock_source
demo_tb.demo_inst_led_external_connection_bfm,altera_conduit_bfm
