#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Feb 24 19:21:59 2022
# Process ID: 5412
# Current directory: X:/SAP/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9264 X:\SAP\lab2\lab2.xpr
# Log file: X:/SAP/lab2/vivado.log
# Journal file: X:/SAP/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project X:/SAP/lab2/lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'x:/SAP/lib_SAP_2022_02_02'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 810.559 ; gain = 87.680
update_compile_order -fileset sources_1
set_property top algebra_4 [current_fileset]
update_compile_order -fileset sources_1
set_property top algebra_4_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/SAP/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'algebra_4_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/SAP/lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj algebra_4_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "X:/SAP/lab2/lab2.srcs/sources_1/imports/SAP/l2_algebra_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity algebra_4
ERROR: [VRFC 10-1412] syntax error near or [X:/SAP/lab2/lab2.srcs/sources_1/imports/SAP/l2_algebra_4.vhd:47]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [X:/SAP/lab2/lab2.srcs/sources_1/imports/SAP/l2_algebra_4.vhd:16]
INFO: [VRFC 10-240] VHDL file X:/SAP/lab2/lab2.srcs/sources_1/imports/SAP/l2_algebra_4.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'X:/SAP/lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'X:/SAP/lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/SAP/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'algebra_4_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/SAP/lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj algebra_4_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "X:/SAP/lab2/lab2.srcs/sources_1/imports/SAP/l2_algebra_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity algebra_4
ERROR: [VRFC 10-1412] syntax error near or [X:/SAP/lab2/lab2.srcs/sources_1/imports/SAP/l2_algebra_4.vhd:47]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [X:/SAP/lab2/lab2.srcs/sources_1/imports/SAP/l2_algebra_4.vhd:16]
INFO: [VRFC 10-240] VHDL file X:/SAP/lab2/lab2.srcs/sources_1/imports/SAP/l2_algebra_4.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'X:/SAP/lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'X:/SAP/lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 24 20:01:07 2022...
