#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jul 26 05:17:36 2021
# Process ID: 319661
# Current directory: /mnt/18C846EDC846C928/UARTVGASystem/VivadoProjects/UARTVGASystem/UARTVGASystem.runs/BlkTest_imageDisplay_0_0_synth_1
# Command line: vivado -log BlkTest_imageDisplay_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BlkTest_imageDisplay_0_0.tcl
# Log file: /mnt/18C846EDC846C928/UARTVGASystem/VivadoProjects/UARTVGASystem/UARTVGASystem.runs/BlkTest_imageDisplay_0_0_synth_1/BlkTest_imageDisplay_0_0.vds
# Journal file: /mnt/18C846EDC846C928/UARTVGASystem/VivadoProjects/UARTVGASystem/UARTVGASystem.runs/BlkTest_imageDisplay_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source BlkTest_imageDisplay_0_0.tcl -notrace
Command: synth_design -top BlkTest_imageDisplay_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'BlkTest_imageDisplay_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 319822 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1758.320 ; gain = 157.715 ; free physical = 149 ; free virtual = 11264
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BlkTest_imageDisplay_0_0' [/mnt/18C846EDC846C928/UARTVGASystem/VivadoProjects/UARTVGASystem/UARTVGASystem.srcs/sources_1/bd/BlkTest/ip/BlkTest_imageDisplay_0_0/synth/BlkTest_imageDisplay_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'imageDisplay' [/mnt/18C846EDC846C928/UARTVGASystem/VivadoProjects/UARTVGASystem/UARTVGASystem.srcs/sources_1/new/imageDisplay.v:21]
	Parameter IMAGE_WIDTH bound to: 320 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 240 - type: integer 
	Parameter MODES bound to: 0 - type: integer 
	Parameter RGBMODE bound to: 1 - type: integer 
	Parameter DIV_BY bound to: 16'b0011001110001111 
	Parameter HPIXEL bound to: 640 - type: integer 
	Parameter H_FRONT_PORCH bound to: 16 - type: integer 
	Parameter H_SYNC_PULSE bound to: 96 - type: integer 
	Parameter H_BACK_PORCH bound to: 48 - type: integer 
	Parameter VPIXEL bound to: 480 - type: integer 
	Parameter V_FRONT_PORCH bound to: 10 - type: integer 
	Parameter V_SYNC_PULSE bound to: 2 - type: integer 
	Parameter V_BACK_PORCH bound to: 33 - type: integer 
	Parameter H_Polarity bound to: 0 - type: integer 
	Parameter V_Polarity bound to: 0 - type: integer 
	Parameter PIXEL_LIMIT bound to: 800 - type: integer 
	Parameter LINE_LIMIT bound to: 525 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'VGA_pixelClockGenerator' [/mnt/18C846EDC846C928/UARTVGASystem/VivadoProjects/UARTVGASystem/UARTVGASystem.srcs/sources_1/new/VGA_pixelClockGenerator.v:1]
	Parameter DIV_BY bound to: 16'b0011001110001111 
INFO: [Synth 8-6155] done synthesizing module 'VGA_pixelClockGenerator' (1#1) [/mnt/18C846EDC846C928/UARTVGASystem/VivadoProjects/UARTVGASystem/UARTVGASystem.srcs/sources_1/new/VGA_pixelClockGenerator.v:1]
INFO: [Synth 8-6157] synthesizing module 'VGA_HorizontalCounter' [/mnt/18C846EDC846C928/UARTVGASystem/VivadoProjects/UARTVGASystem/UARTVGASystem.srcs/sources_1/new/VGA_HorizontalCounter.v:1]
	Parameter PIXEL_LIMIT bound to: 799 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_HorizontalCounter' (2#1) [/mnt/18C846EDC846C928/UARTVGASystem/VivadoProjects/UARTVGASystem/UARTVGASystem.srcs/sources_1/new/VGA_HorizontalCounter.v:1]
INFO: [Synth 8-6157] synthesizing module 'VGA_HSyncGenerator' [/mnt/18C846EDC846C928/UARTVGASystem/VivadoProjects/UARTVGASystem/UARTVGASystem.srcs/sources_1/new/VGA_HSyncGenerator.v:1]
	Parameter HPIXEL bound to: 640 - type: integer 
	Parameter H_FRONT_PORCH bound to: 16 - type: integer 
	Parameter H_SYNC_PULSE bound to: 96 - type: integer 
	Parameter H_BACK_PORCH bound to: 48 - type: integer 
	Parameter H_Polarity bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_HSyncGenerator' (3#1) [/mnt/18C846EDC846C928/UARTVGASystem/VivadoProjects/UARTVGASystem/UARTVGASystem.srcs/sources_1/new/VGA_HSyncGenerator.v:1]
INFO: [Synth 8-6157] synthesizing module 'VGA_VerticalCounter' [/mnt/18C846EDC846C928/UARTVGASystem/VivadoProjects/UARTVGASystem/UARTVGASystem.srcs/sources_1/new/VGA_VerticalCounter.v:1]
	Parameter LINE_LIMIT bound to: 524 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_VerticalCounter' (4#1) [/mnt/18C846EDC846C928/UARTVGASystem/VivadoProjects/UARTVGASystem/UARTVGASystem.srcs/sources_1/new/VGA_VerticalCounter.v:1]
INFO: [Synth 8-6157] synthesizing module 'VGA_VSyncGenerator' [/mnt/18C846EDC846C928/UARTVGASystem/VivadoProjects/UARTVGASystem/UARTVGASystem.srcs/sources_1/new/VGA_VSyncGenerator.v:1]
	Parameter VPIXEL bound to: 480 - type: integer 
	Parameter V_FRONT_PORCH bound to: 10 - type: integer 
	Parameter V_SYNC_PULSE bound to: 2 - type: integer 
	Parameter V_BACK_PORCH bound to: 33 - type: integer 
	Parameter V_Polarity bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_VSyncGenerator' (5#1) [/mnt/18C846EDC846C928/UARTVGASystem/VivadoProjects/UARTVGASystem/UARTVGASystem.srcs/sources_1/new/VGA_VSyncGenerator.v:1]
INFO: [Synth 8-6157] synthesizing module 'VGA_xPixelyPixelGenerator' [/mnt/18C846EDC846C928/UARTVGASystem/VivadoProjects/UARTVGASystem/UARTVGASystem.srcs/sources_1/new/VGA_xPixelyPixelGenerator.v:4]
	Parameter HPIXEL bound to: 640 - type: integer 
	Parameter VPIXEL bound to: 480 - type: integer 
	Parameter PIXEL_LIMIT bound to: 800 - type: integer 
	Parameter LINE_LIMIT bound to: 525 - type: integer 
	Parameter IMAGE_WIDTH bound to: 100 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_xPixelyPixelGenerator' (6#1) [/mnt/18C846EDC846C928/UARTVGASystem/VivadoProjects/UARTVGASystem/UARTVGASystem.srcs/sources_1/new/VGA_xPixelyPixelGenerator.v:4]
INFO: [Synth 8-6155] done synthesizing module 'imageDisplay' (7#1) [/mnt/18C846EDC846C928/UARTVGASystem/VivadoProjects/UARTVGASystem/UARTVGASystem.srcs/sources_1/new/imageDisplay.v:21]
INFO: [Synth 8-6155] done synthesizing module 'BlkTest_imageDisplay_0_0' (8#1) [/mnt/18C846EDC846C928/UARTVGASystem/VivadoProjects/UARTVGASystem/UARTVGASystem.srcs/sources_1/bd/BlkTest/ip/BlkTest_imageDisplay_0_0/synth/BlkTest_imageDisplay_0_0.v:58]
WARNING: [Synth 8-3331] design imageDisplay has unconnected port VGA_Image_DataIn[1]
WARNING: [Synth 8-3331] design imageDisplay has unconnected port VGA_Image_DataIn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1814.070 ; gain = 213.465 ; free physical = 299 ; free virtual = 11326
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1817.039 ; gain = 216.434 ; free physical = 273 ; free virtual = 11320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1817.039 ; gain = 216.434 ; free physical = 273 ; free virtual = 11320
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.773 ; gain = 0.000 ; free physical = 140 ; free virtual = 11148
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1942.773 ; gain = 0.000 ; free physical = 156 ; free virtual = 11149
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1942.773 ; gain = 342.168 ; free physical = 176 ; free virtual = 11179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1942.773 ; gain = 342.168 ; free physical = 176 ; free virtual = 11179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1942.773 ; gain = 342.168 ; free physical = 176 ; free virtual = 11179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1942.773 ; gain = 342.168 ; free physical = 185 ; free virtual = 11186
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA_pixelClockGenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module VGA_HorizontalCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module VGA_VerticalCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module VGA_xPixelyPixelGenerator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module imageDisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design BlkTest_imageDisplay_0_0 has unconnected port VGA_Image_DataIn[1]
WARNING: [Synth 8-3331] design BlkTest_imageDisplay_0_0 has unconnected port VGA_Image_DataIn[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1942.773 ; gain = 342.168 ; free physical = 177 ; free virtual = 11199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1942.773 ; gain = 342.168 ; free physical = 141 ; free virtual = 10888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1942.773 ; gain = 342.168 ; free physical = 136 ; free virtual = 10883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1942.773 ; gain = 342.168 ; free physical = 146 ; free virtual = 10865
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 1942.773 ; gain = 342.168 ; free physical = 138 ; free virtual = 10833
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 1942.773 ; gain = 342.168 ; free physical = 138 ; free virtual = 10833
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 1942.773 ; gain = 342.168 ; free physical = 153 ; free virtual = 10847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 1942.773 ; gain = 342.168 ; free physical = 153 ; free virtual = 10847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 1942.773 ; gain = 342.168 ; free physical = 152 ; free virtual = 10847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 1942.773 ; gain = 342.168 ; free physical = 151 ; free virtual = 10846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |LUT1   |    10|
|3     |LUT2   |     9|
|4     |LUT3   |     4|
|5     |LUT4   |    12|
|6     |LUT5   |    15|
|7     |LUT6   |    25|
|8     |FDCE   |    20|
|9     |FDRE   |    17|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+------------------------+------+
|      |Instance                     |Module                  |Cells |
+------+-----------------------------+------------------------+------+
|1     |top                          |                        |   122|
|2     |  inst                       |imageDisplay            |   122|
|3     |    HCounterIns              |VGA_HorizontalCounter   |    38|
|4     |    VGApixelClockGneratorIns |VGA_pixelClockGenerator |    30|
|5     |    VerticalCOuntins         |VGA_VerticalCounter     |    44|
+------+-----------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 1942.773 ; gain = 342.168 ; free physical = 150 ; free virtual = 10846
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1942.773 ; gain = 216.434 ; free physical = 202 ; free virtual = 10898
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 1942.781 ; gain = 342.168 ; free physical = 202 ; free virtual = 10897
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1948.711 ; gain = 0.000 ; free physical = 194 ; free virtual = 10878
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:57 . Memory (MB): peak = 1948.711 ; gain = 557.383 ; free physical = 283 ; free virtual = 10966
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1948.711 ; gain = 0.000 ; free physical = 282 ; free virtual = 10965
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/mnt/18C846EDC846C928/UARTVGASystem/VivadoProjects/UARTVGASystem/UARTVGASystem.runs/BlkTest_imageDisplay_0_0_synth_1/BlkTest_imageDisplay_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.723 ; gain = 0.000 ; free physical = 318 ; free virtual = 11023
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/mnt/18C846EDC846C928/UARTVGASystem/VivadoProjects/UARTVGASystem/UARTVGASystem.runs/BlkTest_imageDisplay_0_0_synth_1/BlkTest_imageDisplay_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BlkTest_imageDisplay_0_0_utilization_synth.rpt -pb BlkTest_imageDisplay_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 05:19:02 2021...
