/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_tt0p8v25c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.800000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 25.000000 ;
    nom_voltage : 0.800000 ;
    operating_conditions ( "tt0p8v25c" ) {
        process : 1 ;
        temperature : 25 ;
        voltage : 0.800000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt0p8v25c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 34095.000000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001420 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.708582, 0.712257, 0.722022, 0.776475, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.708582, 0.712257, 0.722022, 0.776475, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.637724, 0.641031, 0.649820, 0.698828, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.637724, 0.641031, 0.649820, 0.698828, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.016529" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.018895" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001420 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.708582, 0.712257, 0.722022, 0.776475, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.708582, 0.712257, 0.722022, 0.776475, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.637724, 0.641031, 0.649820, 0.698828, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.637724, 0.641031, 0.649820, 0.698828, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.016529" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.018895" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.004234, 0.004234, 0.004234, 0.004234, 0.004234" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.004234, 0.004234, 0.004234, 0.004234, 0.004234" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.368972, 0.385652, 0.402362, 0.434952, 0.499652",\
              "0.377882, 0.394562, 0.411272, 0.443862, 0.508562",\
              "0.388602, 0.405282, 0.421992, 0.454582, 0.519282",\
              "0.401282, 0.417962, 0.434672, 0.467262, 0.531962",\
              "0.416122, 0.432802, 0.449512, 0.482102, 0.546802"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.368972, 0.385652, 0.402362, 0.434952, 0.499652",\
              "0.377882, 0.394562, 0.411272, 0.443862, 0.508562",\
              "0.388602, 0.405282, 0.421992, 0.454582, 0.519282",\
              "0.401282, 0.417962, 0.434672, 0.467262, 0.531962",\
              "0.416122, 0.432802, 0.449512, 0.482102, 0.546802"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.010835, 0.036543, 0.068298, 0.132444, 0.260999",\
              "0.010835, 0.036543, 0.068298, 0.132444, 0.260999",\
              "0.010835, 0.036543, 0.068298, 0.132444, 0.260999",\
              "0.010835, 0.036543, 0.068298, 0.132444, 0.260999",\
              "0.010835, 0.036543, 0.068298, 0.132444, 0.260999"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.010835, 0.036543, 0.068298, 0.132444, 0.260999",\
              "0.010835, 0.036543, 0.068298, 0.132444, 0.260999",\
              "0.010835, 0.036543, 0.068298, 0.132444, 0.260999",\
              "0.010835, 0.036543, 0.068298, 0.132444, 0.260999",\
              "0.010835, 0.036543, 0.068298, 0.132444, 0.260999"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.444402, 0.462777, 0.482307, 0.521052, 0.598017",\
              "0.455007, 0.473382, 0.492912, 0.531657, 0.608622",\
              "0.467187, 0.485562, 0.505092, 0.543837, 0.620802",\
              "0.482307, 0.500682, 0.520212, 0.558957, 0.635922",\
              "0.499632, 0.518007, 0.537537, 0.576282, 0.653247"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.010528, 0.041172, 0.078534, 0.154152, 0.305610",\
              "0.010528, 0.041172, 0.078534, 0.154152, 0.305610",\
              "0.010528, 0.041172, 0.078534, 0.154152, 0.305610",\
              "0.010528, 0.041172, 0.078534, 0.154152, 0.305610",\
              "0.010528, 0.041172, 0.078534, 0.154152, 0.305610"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.444402, 0.462777, 0.482307, 0.521052, 0.598017",\
              "0.455007, 0.473382, 0.492912, 0.531657, 0.608622",\
              "0.467187, 0.485562, 0.505092, 0.543837, 0.620802",\
              "0.482307, 0.500682, 0.520212, 0.558957, 0.635922",\
              "0.499632, 0.518007, 0.537537, 0.576282, 0.653247"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.010528, 0.041172, 0.078534, 0.154152, 0.305610",\
              "0.010528, 0.041172, 0.078534, 0.154152, 0.305610",\
              "0.010528, 0.041172, 0.078534, 0.154152, 0.305610",\
              "0.010528, 0.041172, 0.078534, 0.154152, 0.305610",\
              "0.010528, 0.041172, 0.078534, 0.154152, 0.305610"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.037894 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.128793, 0.140028, 0.152943, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.255360, 0.271320, 0.287490, 0.310590, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.708582, 0.712257, 0.722022, 0.776475, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.708582, 0.712257, 0.722022, 0.776475, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "3.607896" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.070338" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.802888" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.071739" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.205120" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.071729" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "3.504000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.071734" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.042207" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001641 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.022896" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.024211" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.185136, 0.200320, 0.219768, 0.250656, 0.298392",\
              "0.185032, 0.200216, 0.219664, 0.250552, 0.298288",\
              "0.185032, 0.200216, 0.219664, 0.250552, 0.298288",\
              "0.184616, 0.199800, 0.219248, 0.250136, 0.297872",\
              "0.183992, 0.199176, 0.218624, 0.249512, 0.297248"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.185136, 0.200320, 0.219768, 0.250656, 0.298392",\
              "0.185032, 0.200216, 0.219664, 0.250552, 0.298288",\
              "0.185032, 0.200216, 0.219664, 0.250552, 0.298288",\
              "0.184616, 0.199800, 0.219248, 0.250136, 0.297872",\
              "0.183992, 0.199176, 0.218624, 0.249512, 0.297248"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.103380, 0.093980, 0.084180, 0.070780, 0.053980",\
              "0.117680, 0.108280, 0.098480, 0.085080, 0.068280",\
              "0.131280, 0.121880, 0.112080, 0.098680, 0.081880",\
              "0.150580, 0.141180, 0.131380, 0.117980, 0.101180",\
              "0.176780, 0.167380, 0.157580, 0.144180, 0.127380"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.103380, 0.093980, 0.084180, 0.070780, 0.053980",\
              "0.117680, 0.108280, 0.098480, 0.085080, 0.068280",\
              "0.131280, 0.121880, 0.112080, 0.098680, 0.081880",\
              "0.150580, 0.141180, 0.131380, 0.117980, 0.101180",\
              "0.176780, 0.167380, 0.157580, 0.144180, 0.127380"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001404 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.016529" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.018895" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.154248, 0.166416, 0.181808, 0.206040, 0.239632",\
              "0.154144, 0.166312, 0.181704, 0.205936, 0.239528",\
              "0.154040, 0.166208, 0.181600, 0.205832, 0.239424",\
              "0.153520, 0.165688, 0.181080, 0.205312, 0.238904",\
              "0.153416, 0.165584, 0.180976, 0.205208, 0.238800"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.154248, 0.166416, 0.181808, 0.206040, 0.239632",\
              "0.154144, 0.166312, 0.181704, 0.205936, 0.239528",\
              "0.154040, 0.166208, 0.181600, 0.205832, 0.239424",\
              "0.153520, 0.165688, 0.181080, 0.205312, 0.238904",\
              "0.153416, 0.165584, 0.180976, 0.205208, 0.238800"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.113560, 0.103060, 0.092060, 0.075760, 0.054460",\
              "0.128460, 0.117960, 0.106960, 0.090660, 0.069360",\
              "0.142460, 0.131960, 0.120960, 0.104660, 0.083360",\
              "0.160160, 0.149660, 0.138660, 0.122360, 0.101060",\
              "0.180660, 0.170160, 0.159160, 0.142860, 0.121560"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.113560, 0.103060, 0.092060, 0.075760, 0.054460",\
              "0.128460, 0.117960, 0.106960, 0.090660, 0.069360",\
              "0.142460, 0.131960, 0.120960, 0.104660, 0.083360",\
              "0.160160, 0.149660, 0.138660, 0.122360, 0.101060",\
              "0.180660, 0.170160, 0.159160, 0.142860, 0.121560"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001420 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.006820" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.006942" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.139459, 0.153291, 0.170867, 0.199571, 0.243563",\
              "0.139459, 0.153291, 0.170867, 0.199571, 0.243563",\
              "0.139251, 0.153083, 0.170659, 0.199363, 0.243355",\
              "0.138835, 0.152667, 0.170243, 0.198947, 0.242939",\
              "0.138627, 0.152459, 0.170035, 0.198739, 0.242731"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.139459, 0.153291, 0.170867, 0.199571, 0.243563",\
              "0.139459, 0.153291, 0.170867, 0.199571, 0.243563",\
              "0.139251, 0.153083, 0.170659, 0.199363, 0.243355",\
              "0.138835, 0.152667, 0.170243, 0.198947, 0.242939",\
              "0.138627, 0.152459, 0.170035, 0.198739, 0.242731"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.125280, 0.116380, 0.106880, 0.093780, 0.077180",\
              "0.140080, 0.131180, 0.121680, 0.108580, 0.091980",\
              "0.153880, 0.144980, 0.135480, 0.122380, 0.105780",\
              "0.171680, 0.162780, 0.153280, 0.140180, 0.123580",\
              "0.192680, 0.183780, 0.174280, 0.161180, 0.144580"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.125280, 0.116380, 0.106880, 0.093780, 0.077180",\
              "0.140080, 0.131180, 0.121680, 0.108580, 0.091980",\
              "0.153880, 0.144980, 0.135480, 0.122380, 0.105780",\
              "0.171680, 0.162780, 0.153280, 0.140180, 0.123580",\
              "0.192680, 0.183780, 0.174280, 0.161180, 0.144580"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000819 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003208" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003632" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.101832, 0.115144, 0.131056, 0.156640, 0.196160",\
              "0.096320, 0.109632, 0.125544, 0.151128, 0.190648",\
              "0.093616, 0.106928, 0.122840, 0.148424, 0.187944",\
              "0.098608, 0.111920, 0.127832, 0.153416, 0.192936",\
              "0.120240, 0.133552, 0.149464, 0.175048, 0.214568"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.101832, 0.115144, 0.131056, 0.156640, 0.196160",\
              "0.096320, 0.109632, 0.125544, 0.151128, 0.190648",\
              "0.093616, 0.106928, 0.122840, 0.148424, 0.187944",\
              "0.098608, 0.111920, 0.127832, 0.153416, 0.192936",\
              "0.120240, 0.133552, 0.149464, 0.175048, 0.214568"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.111840, 0.110440, 0.109640, 0.113240, 0.133240",\
              "0.129340, 0.127940, 0.127140, 0.130740, 0.150740",\
              "0.147540, 0.146140, 0.145340, 0.148940, 0.168940",\
              "0.172840, 0.171440, 0.170640, 0.174240, 0.194240",\
              "0.209140, 0.207740, 0.206940, 0.210540, 0.230540"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.111840, 0.110440, 0.109640, 0.113240, 0.133240",\
              "0.129340, 0.127940, 0.127140, 0.130740, 0.150740",\
              "0.147540, 0.146140, 0.145340, 0.148940, 0.168940",\
              "0.172840, 0.171440, 0.170640, 0.174240, 0.194240",\
              "0.209140, 0.207740, 0.206940, 0.210540, 0.230540"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000820 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003478" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004166" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.101832, 0.115144, 0.131056, 0.156640, 0.196160",\
              "0.096320, 0.109632, 0.125544, 0.151128, 0.190648",\
              "0.093616, 0.106928, 0.122840, 0.148424, 0.187944",\
              "0.098608, 0.111920, 0.127832, 0.153416, 0.192936",\
              "0.120240, 0.133552, 0.149464, 0.175048, 0.214568"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.101832, 0.115144, 0.131056, 0.156640, 0.196160",\
              "0.096320, 0.109632, 0.125544, 0.151128, 0.190648",\
              "0.093616, 0.106928, 0.122840, 0.148424, 0.187944",\
              "0.098608, 0.111920, 0.127832, 0.153416, 0.192936",\
              "0.120240, 0.133552, 0.149464, 0.175048, 0.214568"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.112040, 0.110640, 0.109840, 0.113440, 0.133440",\
              "0.129540, 0.128140, 0.127340, 0.130940, 0.150940",\
              "0.147740, 0.146340, 0.145540, 0.149140, 0.169140",\
              "0.173040, 0.171640, 0.170840, 0.174440, 0.194440",\
              "0.209340, 0.207940, 0.207140, 0.210740, 0.230740"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.112040, 0.110640, 0.109840, 0.113440, 0.133440",\
              "0.129540, 0.128140, 0.127340, 0.130940, 0.150940",\
              "0.147740, 0.146340, 0.145540, 0.149140, 0.169140",\
              "0.173040, 0.171640, 0.170840, 0.174440, 0.194440",\
              "0.209340, 0.207940, 0.207140, 0.210740, 0.230740"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 0.757694 ;
    }
}
}
