INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.sim/sim_3/impl/timing/xsim/uart_receiver_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriver
INFO: [VRFC 10-311] analyzing module baud_controller
INFO: [VRFC 10-311] analyzing module baud_controller_0
INFO: [VRFC 10-311] analyzing module clean_button_module
INFO: [VRFC 10-311] analyzing module digit_driver_module
INFO: [VRFC 10-311] analyzing module receive_module
INFO: [VRFC 10-311] analyzing module receiver_baud
INFO: [VRFC 10-311] analyzing module sync_reset_module
INFO: [VRFC 10-311] analyzing module system_controller
INFO: [VRFC 10-311] analyzing module transmit_module
INFO: [VRFC 10-311] analyzing module transmitter_WR_module
INFO: [VRFC 10-311] analyzing module trasmitter_baud
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-311] analyzing module uart_system
INFO: [VRFC 10-311] analyzing module uart_transceiver
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/baud_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_controller
WARNING: [VRFC 10-3609] overwriting previous definition of module 'baud_controller' [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/baud_controller.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/receive_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receive_module
WARNING: [VRFC 10-3609] overwriting previous definition of module 'receive_module' [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/receive_module.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/receiver_baud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_baud
WARNING: [VRFC 10-3609] overwriting previous definition of module 'receiver_baud' [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/receiver_baud.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2458] undeclared symbol Rx_sample_ENABLE, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_receiver.v:12]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'uart_receiver' [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_receiver.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_3/new/uart_receiver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver_tb
