|fir_filter
start => controller:controllercomponent.start
reset => controller:controllercomponent.reset
reset => fir:fir1.reset
reset => address_generator:ramgenerator.reset
reset => address_generator:romgenerator.reset
clk => controller:controllercomponent.clk
clk => fir:fir1.clk
clk => ROM:rom1.clock
clk => address_generator:ramgenerator.clk
clk => address_generator:romgenerator.clk
clk => RAM:outputram.clock
rdy <= controller:controllercomponent.rdy


|fir_filter|controller:controllercomponent
start => Selector1.IN3
start => Selector2.IN3
start => Selector0.IN1
reset => state~3.DATAIN
reset => count[9].ENA
reset => count[8].ENA
reset => count[7].ENA
reset => count[6].ENA
reset => count[5].ENA
reset => count[4].ENA
reset => count[3].ENA
reset => count[2].ENA
reset => count[1].ENA
reset => count[0].ENA
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => state~1.DATAIN
rdy <= rdy.DB_MAX_OUTPUT_PORT_TYPE
romgenerate <= romgenerate.DB_MAX_OUTPUT_PORT_TYPE
ramgenerate <= ramgenerate.DB_MAX_OUTPUT_PORT_TYPE
datapathenable <= datapathenable.DB_MAX_OUTPUT_PORT_TYPE
rden <= rden.DB_MAX_OUTPUT_PORT_TYPE
wren <= wren.DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1
input[0] => Datapath:FIR.input[0]
input[1] => Datapath:FIR.input[1]
input[2] => Datapath:FIR.input[2]
input[3] => Datapath:FIR.input[3]
input[4] => Datapath:FIR.input[4]
input[5] => Datapath:FIR.input[5]
input[6] => Datapath:FIR.input[6]
input[7] => Datapath:FIR.input[7]
input[8] => Datapath:FIR.input[8]
input[9] => Datapath:FIR.input[9]
input[10] => Datapath:FIR.input[10]
input[11] => Datapath:FIR.input[11]
input[12] => Datapath:FIR.input[12]
input[13] => Datapath:FIR.input[13]
input[14] => Datapath:FIR.input[14]
input[15] => Datapath:FIR.input[15]
input[16] => Datapath:FIR.input[16]
input[17] => Datapath:FIR.input[17]
input[18] => Datapath:FIR.input[18]
input[19] => Datapath:FIR.input[19]
input[20] => Datapath:FIR.input[20]
input[21] => Datapath:FIR.input[21]
input[22] => Datapath:FIR.input[22]
input[23] => Datapath:FIR.input[23]
input[24] => Datapath:FIR.input[24]
input[25] => Datapath:FIR.input[25]
input[26] => Datapath:FIR.input[26]
input[27] => Datapath:FIR.input[27]
input[28] => Datapath:FIR.input[28]
input[29] => Datapath:FIR.input[29]
input[30] => Datapath:FIR.input[30]
input[31] => Datapath:FIR.input[31]
output[0] <= Datapath:FIR.output[0]
output[1] <= Datapath:FIR.output[1]
output[2] <= Datapath:FIR.output[2]
output[3] <= Datapath:FIR.output[3]
output[4] <= Datapath:FIR.output[4]
output[5] <= Datapath:FIR.output[5]
output[6] <= Datapath:FIR.output[6]
output[7] <= Datapath:FIR.output[7]
output[8] <= Datapath:FIR.output[8]
output[9] <= Datapath:FIR.output[9]
output[10] <= Datapath:FIR.output[10]
output[11] <= Datapath:FIR.output[11]
output[12] <= Datapath:FIR.output[12]
output[13] <= Datapath:FIR.output[13]
output[14] <= Datapath:FIR.output[14]
output[15] <= Datapath:FIR.output[15]
output[16] <= Datapath:FIR.output[16]
output[17] <= Datapath:FIR.output[17]
output[18] <= Datapath:FIR.output[18]
output[19] <= Datapath:FIR.output[19]
output[20] <= Datapath:FIR.output[20]
output[21] <= Datapath:FIR.output[21]
output[22] <= Datapath:FIR.output[22]
output[23] <= Datapath:FIR.output[23]
output[24] <= Datapath:FIR.output[24]
output[25] <= Datapath:FIR.output[25]
output[26] <= Datapath:FIR.output[26]
output[27] <= Datapath:FIR.output[27]
output[28] <= Datapath:FIR.output[28]
output[29] <= Datapath:FIR.output[29]
output[30] <= Datapath:FIR.output[30]
output[31] <= Datapath:FIR.output[31]
reset => Datapath:FIR.reset
firenable => firen.IN0
clk => firen.IN1


|fir_filter|fir:fir1|Datapath:FIR
input[0] => genericregister:dff1.input[0]
input[1] => genericregister:dff1.input[1]
input[2] => genericregister:dff1.input[2]
input[3] => genericregister:dff1.input[3]
input[4] => genericregister:dff1.input[4]
input[5] => genericregister:dff1.input[5]
input[6] => genericregister:dff1.input[6]
input[7] => genericregister:dff1.input[7]
input[8] => genericregister:dff1.input[8]
input[9] => genericregister:dff1.input[9]
input[10] => genericregister:dff1.input[10]
input[11] => genericregister:dff1.input[11]
input[12] => genericregister:dff1.input[12]
input[13] => genericregister:dff1.input[13]
input[14] => genericregister:dff1.input[14]
input[15] => genericregister:dff1.input[15]
input[16] => genericregister:dff1.input[16]
input[17] => genericregister:dff1.input[17]
input[18] => genericregister:dff1.input[18]
input[19] => genericregister:dff1.input[19]
input[20] => genericregister:dff1.input[20]
input[21] => genericregister:dff1.input[21]
input[22] => genericregister:dff1.input[22]
input[23] => genericregister:dff1.input[23]
input[24] => genericregister:dff1.input[24]
input[25] => genericregister:dff1.input[25]
input[26] => genericregister:dff1.input[26]
input[27] => genericregister:dff1.input[27]
input[28] => genericregister:dff1.input[28]
input[29] => genericregister:dff1.input[29]
input[30] => genericregister:dff1.input[30]
input[31] => genericregister:dff1.input[31]
output[0] <= AddFP32:add7.q[0]
output[1] <= AddFP32:add7.q[1]
output[2] <= AddFP32:add7.q[2]
output[3] <= AddFP32:add7.q[3]
output[4] <= AddFP32:add7.q[4]
output[5] <= AddFP32:add7.q[5]
output[6] <= AddFP32:add7.q[6]
output[7] <= AddFP32:add7.q[7]
output[8] <= AddFP32:add7.q[8]
output[9] <= AddFP32:add7.q[9]
output[10] <= AddFP32:add7.q[10]
output[11] <= AddFP32:add7.q[11]
output[12] <= AddFP32:add7.q[12]
output[13] <= AddFP32:add7.q[13]
output[14] <= AddFP32:add7.q[14]
output[15] <= AddFP32:add7.q[15]
output[16] <= AddFP32:add7.q[16]
output[17] <= AddFP32:add7.q[17]
output[18] <= AddFP32:add7.q[18]
output[19] <= AddFP32:add7.q[19]
output[20] <= AddFP32:add7.q[20]
output[21] <= AddFP32:add7.q[21]
output[22] <= AddFP32:add7.q[22]
output[23] <= AddFP32:add7.q[23]
output[24] <= AddFP32:add7.q[24]
output[25] <= AddFP32:add7.q[25]
output[26] <= AddFP32:add7.q[26]
output[27] <= AddFP32:add7.q[27]
output[28] <= AddFP32:add7.q[28]
output[29] <= AddFP32:add7.q[29]
output[30] <= AddFP32:add7.q[30]
output[31] <= AddFP32:add7.q[31]
reset => genericregister:dff1.reset
reset => genericregister:dff2.reset
reset => genericregister:dff3.reset
reset => genericregister:dff4.reset
reset => genericregister:dff5.reset
reset => genericregister:dff6.reset
reset => genericregister:dff7.reset
reset => genericregister:dff8.reset
reset => MultFP32:mult1.areset
reset => MultFP32:mult2.areset
reset => MultFP32:mult3.areset
reset => MultFP32:mult4.areset
reset => MultFP32:mult5.areset
reset => MultFP32:mult6.areset
reset => MultFP32:mult7.areset
reset => MultFP32:mult8.areset
reset => AddFP32:add1.areset
reset => AddFP32:add2.areset
reset => AddFP32:add3.areset
reset => AddFP32:add4.areset
reset => AddFP32:add5.areset
reset => AddFP32:add6.areset
reset => AddFP32:add7.areset
clk => genericregister:dff1.clk
clk => genericregister:dff2.clk
clk => genericregister:dff3.clk
clk => genericregister:dff4.clk
clk => genericregister:dff5.clk
clk => genericregister:dff6.clk
clk => genericregister:dff7.clk
clk => genericregister:dff8.clk
clk => MultFP32:mult1.clk
clk => MultFP32:mult2.clk
clk => MultFP32:mult3.clk
clk => MultFP32:mult4.clk
clk => MultFP32:mult5.clk
clk => MultFP32:mult6.clk
clk => MultFP32:mult7.clk
clk => MultFP32:mult8.clk
clk => AddFP32:add1.clk
clk => AddFP32:add2.clk
clk => AddFP32:add3.clk
clk => AddFP32:add4.clk
clk => AddFP32:add5.clk
clk => AddFP32:add6.clk
clk => AddFP32:add7.clk


|fir_filter|fir:fir1|Datapath:FIR|genericregister:dff1
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|genericregister:dff2
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|genericregister:dff3
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|genericregister:dff4
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|genericregister:dff5
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|genericregister:dff6
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|genericregister:dff7
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|genericregister:dff8
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1
clk => MultFP32_0002:multfp32_inst.clk
areset => MultFP32_0002:multfp32_inst.areset
a[0] => MultFP32_0002:multfp32_inst.a[0]
a[1] => MultFP32_0002:multfp32_inst.a[1]
a[2] => MultFP32_0002:multfp32_inst.a[2]
a[3] => MultFP32_0002:multfp32_inst.a[3]
a[4] => MultFP32_0002:multfp32_inst.a[4]
a[5] => MultFP32_0002:multfp32_inst.a[5]
a[6] => MultFP32_0002:multfp32_inst.a[6]
a[7] => MultFP32_0002:multfp32_inst.a[7]
a[8] => MultFP32_0002:multfp32_inst.a[8]
a[9] => MultFP32_0002:multfp32_inst.a[9]
a[10] => MultFP32_0002:multfp32_inst.a[10]
a[11] => MultFP32_0002:multfp32_inst.a[11]
a[12] => MultFP32_0002:multfp32_inst.a[12]
a[13] => MultFP32_0002:multfp32_inst.a[13]
a[14] => MultFP32_0002:multfp32_inst.a[14]
a[15] => MultFP32_0002:multfp32_inst.a[15]
a[16] => MultFP32_0002:multfp32_inst.a[16]
a[17] => MultFP32_0002:multfp32_inst.a[17]
a[18] => MultFP32_0002:multfp32_inst.a[18]
a[19] => MultFP32_0002:multfp32_inst.a[19]
a[20] => MultFP32_0002:multfp32_inst.a[20]
a[21] => MultFP32_0002:multfp32_inst.a[21]
a[22] => MultFP32_0002:multfp32_inst.a[22]
a[23] => MultFP32_0002:multfp32_inst.a[23]
a[24] => MultFP32_0002:multfp32_inst.a[24]
a[25] => MultFP32_0002:multfp32_inst.a[25]
a[26] => MultFP32_0002:multfp32_inst.a[26]
a[27] => MultFP32_0002:multfp32_inst.a[27]
a[28] => MultFP32_0002:multfp32_inst.a[28]
a[29] => MultFP32_0002:multfp32_inst.a[29]
a[30] => MultFP32_0002:multfp32_inst.a[30]
a[31] => MultFP32_0002:multfp32_inst.a[31]
b[0] => MultFP32_0002:multfp32_inst.b[0]
b[1] => MultFP32_0002:multfp32_inst.b[1]
b[2] => MultFP32_0002:multfp32_inst.b[2]
b[3] => MultFP32_0002:multfp32_inst.b[3]
b[4] => MultFP32_0002:multfp32_inst.b[4]
b[5] => MultFP32_0002:multfp32_inst.b[5]
b[6] => MultFP32_0002:multfp32_inst.b[6]
b[7] => MultFP32_0002:multfp32_inst.b[7]
b[8] => MultFP32_0002:multfp32_inst.b[8]
b[9] => MultFP32_0002:multfp32_inst.b[9]
b[10] => MultFP32_0002:multfp32_inst.b[10]
b[11] => MultFP32_0002:multfp32_inst.b[11]
b[12] => MultFP32_0002:multfp32_inst.b[12]
b[13] => MultFP32_0002:multfp32_inst.b[13]
b[14] => MultFP32_0002:multfp32_inst.b[14]
b[15] => MultFP32_0002:multfp32_inst.b[15]
b[16] => MultFP32_0002:multfp32_inst.b[16]
b[17] => MultFP32_0002:multfp32_inst.b[17]
b[18] => MultFP32_0002:multfp32_inst.b[18]
b[19] => MultFP32_0002:multfp32_inst.b[19]
b[20] => MultFP32_0002:multfp32_inst.b[20]
b[21] => MultFP32_0002:multfp32_inst.b[21]
b[22] => MultFP32_0002:multfp32_inst.b[22]
b[23] => MultFP32_0002:multfp32_inst.b[23]
b[24] => MultFP32_0002:multfp32_inst.b[24]
b[25] => MultFP32_0002:multfp32_inst.b[25]
b[26] => MultFP32_0002:multfp32_inst.b[26]
b[27] => MultFP32_0002:multfp32_inst.b[27]
b[28] => MultFP32_0002:multfp32_inst.b[28]
b[29] => MultFP32_0002:multfp32_inst.b[29]
b[30] => MultFP32_0002:multfp32_inst.b[30]
b[31] => MultFP32_0002:multfp32_inst.b[31]
q[0] <= MultFP32_0002:multfp32_inst.q[0]
q[1] <= MultFP32_0002:multfp32_inst.q[1]
q[2] <= MultFP32_0002:multfp32_inst.q[2]
q[3] <= MultFP32_0002:multfp32_inst.q[3]
q[4] <= MultFP32_0002:multfp32_inst.q[4]
q[5] <= MultFP32_0002:multfp32_inst.q[5]
q[6] <= MultFP32_0002:multfp32_inst.q[6]
q[7] <= MultFP32_0002:multfp32_inst.q[7]
q[8] <= MultFP32_0002:multfp32_inst.q[8]
q[9] <= MultFP32_0002:multfp32_inst.q[9]
q[10] <= MultFP32_0002:multfp32_inst.q[10]
q[11] <= MultFP32_0002:multfp32_inst.q[11]
q[12] <= MultFP32_0002:multfp32_inst.q[12]
q[13] <= MultFP32_0002:multfp32_inst.q[13]
q[14] <= MultFP32_0002:multfp32_inst.q[14]
q[15] <= MultFP32_0002:multfp32_inst.q[15]
q[16] <= MultFP32_0002:multfp32_inst.q[16]
q[17] <= MultFP32_0002:multfp32_inst.q[17]
q[18] <= MultFP32_0002:multfp32_inst.q[18]
q[19] <= MultFP32_0002:multfp32_inst.q[19]
q[20] <= MultFP32_0002:multfp32_inst.q[20]
q[21] <= MultFP32_0002:multfp32_inst.q[21]
q[22] <= MultFP32_0002:multfp32_inst.q[22]
q[23] <= MultFP32_0002:multfp32_inst.q[23]
q[24] <= MultFP32_0002:multfp32_inst.q[24]
q[25] <= MultFP32_0002:multfp32_inst.q[25]
q[26] <= MultFP32_0002:multfp32_inst.q[26]
q[27] <= MultFP32_0002:multfp32_inst.q[27]
q[28] <= MultFP32_0002:multfp32_inst.q[28]
q[29] <= MultFP32_0002:multfp32_inst.q[29]
q[30] <= MultFP32_0002:multfp32_inst.q[30]
q[31] <= MultFP32_0002:multfp32_inst.q[31]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst
a[0] => Equal0.IN45
a[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[0]
a[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[0]
a[1] => Equal0.IN44
a[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[1]
a[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[1]
a[2] => Equal0.IN43
a[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[2]
a[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[2]
a[3] => Equal0.IN42
a[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[3]
a[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[3]
a[4] => Equal0.IN41
a[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[4]
a[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[4]
a[5] => Equal0.IN40
a[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[5]
a[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[5]
a[6] => Equal0.IN39
a[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[6]
a[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[6]
a[7] => Equal0.IN38
a[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[7]
a[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[7]
a[8] => Equal0.IN37
a[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[8]
a[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[8]
a[9] => Equal0.IN36
a[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[9]
a[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[9]
a[10] => Equal0.IN35
a[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[10]
a[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[10]
a[11] => Equal0.IN34
a[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[11]
a[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[11]
a[12] => Equal0.IN33
a[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[12]
a[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[12]
a[13] => Equal0.IN32
a[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[13]
a[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[13]
a[14] => Equal0.IN31
a[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[14]
a[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[14]
a[15] => Equal0.IN30
a[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[15]
a[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[15]
a[16] => Equal0.IN29
a[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[16]
a[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[16]
a[17] => Equal0.IN28
a[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[17]
a[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[17]
a[18] => Equal0.IN27
a[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[0]
a[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[0]
a[19] => Equal0.IN26
a[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[1]
a[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[1]
a[20] => Equal0.IN25
a[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[2]
a[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[2]
a[21] => Equal0.IN24
a[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[3]
a[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[3]
a[22] => Equal0.IN23
a[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[4]
a[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[4]
a[23] => Add2.IN10
a[23] => Equal1.IN7
a[23] => Equal5.IN7
a[24] => Add2.IN9
a[24] => Equal1.IN6
a[24] => Equal5.IN6
a[25] => Add2.IN8
a[25] => Equal1.IN5
a[25] => Equal5.IN5
a[26] => Add2.IN7
a[26] => Equal1.IN4
a[26] => Equal5.IN4
a[27] => Add2.IN6
a[27] => Equal1.IN3
a[27] => Equal5.IN3
a[28] => Add2.IN5
a[28] => Equal1.IN2
a[28] => Equal5.IN2
a[29] => Add2.IN4
a[29] => Equal1.IN1
a[29] => Equal5.IN1
a[30] => Add2.IN3
a[30] => Equal1.IN0
a[30] => Equal5.IN0
a[31] => signR_uid48_fpMulTest_qi[0].IN0
b[0] => Equal3.IN45
b[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[0]
b[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[0]
b[1] => Equal3.IN44
b[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[1]
b[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[1]
b[2] => Equal3.IN43
b[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[2]
b[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[2]
b[3] => Equal3.IN42
b[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[3]
b[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[3]
b[4] => Equal3.IN41
b[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[4]
b[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[4]
b[5] => Equal3.IN40
b[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[5]
b[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[5]
b[6] => Equal3.IN39
b[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[6]
b[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[6]
b[7] => Equal3.IN38
b[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[7]
b[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[7]
b[8] => Equal3.IN37
b[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[8]
b[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[8]
b[9] => Equal3.IN36
b[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[9]
b[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[9]
b[10] => Equal3.IN35
b[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[10]
b[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[10]
b[11] => Equal3.IN34
b[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[11]
b[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[11]
b[12] => Equal3.IN33
b[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[12]
b[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[12]
b[13] => Equal3.IN32
b[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[13]
b[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[13]
b[14] => Equal3.IN31
b[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[14]
b[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[14]
b[15] => Equal3.IN30
b[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[15]
b[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[15]
b[16] => Equal3.IN29
b[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[16]
b[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[16]
b[17] => Equal3.IN28
b[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[17]
b[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[17]
b[18] => Equal3.IN27
b[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[0]
b[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[0]
b[19] => Equal3.IN26
b[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[1]
b[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[1]
b[20] => Equal3.IN25
b[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[2]
b[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[2]
b[21] => Equal3.IN24
b[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[3]
b[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[3]
b[22] => Equal3.IN23
b[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[4]
b[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[4]
b[23] => Add2.IN18
b[23] => Equal2.IN7
b[23] => Equal4.IN7
b[24] => Add2.IN17
b[24] => Equal2.IN6
b[24] => Equal4.IN6
b[25] => Add2.IN16
b[25] => Equal2.IN5
b[25] => Equal4.IN5
b[26] => Add2.IN15
b[26] => Equal2.IN4
b[26] => Equal4.IN4
b[27] => Add2.IN14
b[27] => Equal2.IN3
b[27] => Equal4.IN3
b[28] => Add2.IN13
b[28] => Equal2.IN2
b[28] => Equal4.IN2
b[29] => Add2.IN12
b[29] => Equal2.IN1
b[29] => Equal4.IN1
b[30] => Add2.IN11
b[30] => Equal2.IN0
b[30] => Equal4.IN0
b[31] => signR_uid48_fpMulTest_qi[0].IN1
q[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dspba_delay:signRPostExc_uid102_fpMulTest_delay.xout[0]
clk => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.clk
clk => expSumMBias_uid46_fpMulTest_o[0].CLK
clk => expSumMBias_uid46_fpMulTest_o[1].CLK
clk => expSumMBias_uid46_fpMulTest_o[2].CLK
clk => expSumMBias_uid46_fpMulTest_o[3].CLK
clk => expSumMBias_uid46_fpMulTest_o[4].CLK
clk => expSumMBias_uid46_fpMulTest_o[5].CLK
clk => expSumMBias_uid46_fpMulTest_o[6].CLK
clk => expSumMBias_uid46_fpMulTest_o[7].CLK
clk => expSumMBias_uid46_fpMulTest_o[8].CLK
clk => expSumMBias_uid46_fpMulTest_o[9].CLK
clk => expSumMBias_uid46_fpMulTest_o[10].CLK
clk => expSum_uid44_fpMulTest_o[0].CLK
clk => expSum_uid44_fpMulTest_o[1].CLK
clk => expSum_uid44_fpMulTest_o[2].CLK
clk => expSum_uid44_fpMulTest_o[3].CLK
clk => expSum_uid44_fpMulTest_o[4].CLK
clk => expSum_uid44_fpMulTest_o[5].CLK
clk => expSum_uid44_fpMulTest_o[6].CLK
clk => expSum_uid44_fpMulTest_o[7].CLK
clk => expSum_uid44_fpMulTest_o[8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[23].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[24].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[25].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[26].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[27].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[28].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[29].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[30].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[31].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[32].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[33].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[34].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[35].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[36].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[37].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[38].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[39].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[40].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[41].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[42].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[43].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[44].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[45].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[46].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[47].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[48].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[49].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[50].CLK
clk => dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6.clk
clk => dspba_delay:expXIsMax_uid16_fpMulTest_delay.clk
clk => dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6.clk
clk => dspba_delay:excZ_y_uid29_fpMulTest_delay.clk
clk => dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.clk
clk => dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6.clk
clk => dspba_delay:expXIsMax_uid30_fpMulTest_delay.clk
clk => dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6.clk
clk => dspba_delay:excZ_x_uid15_fpMulTest_delay.clk
clk => dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6.clk
clk => dspba_delay:signR_uid48_fpMulTest_delay.clk
clk => dspba_delay:redist8_signR_uid48_fpMulTest_q_6.clk
clk => dspba_delay:signRPostExc_uid102_fpMulTest_delay.clk
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.CLOCK
clk => dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1.clk
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.CLOCK
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.CLOCK
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.CLOCK
clk => dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1.clk
clk => dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1.clk
clk => dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay.clk
clk => dspba_delay:redist9_expSum_uid44_fpMulTest_q_4.clk
clk => dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1.clk
clk => dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1.clk
clk => dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1.clk
clk => dspba_delay:redist2_concExc_uid90_fpMulTest_q_1.clk
clk => dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2.clk
areset => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.aclr
areset => expSumMBias_uid46_fpMulTest_o[0].ACLR
areset => expSumMBias_uid46_fpMulTest_o[1].ACLR
areset => expSumMBias_uid46_fpMulTest_o[2].ACLR
areset => expSumMBias_uid46_fpMulTest_o[3].ACLR
areset => expSumMBias_uid46_fpMulTest_o[4].ACLR
areset => expSumMBias_uid46_fpMulTest_o[5].ACLR
areset => expSumMBias_uid46_fpMulTest_o[6].ACLR
areset => expSumMBias_uid46_fpMulTest_o[7].ACLR
areset => expSumMBias_uid46_fpMulTest_o[8].ACLR
areset => expSumMBias_uid46_fpMulTest_o[9].ACLR
areset => expSumMBias_uid46_fpMulTest_o[10].ACLR
areset => expSum_uid44_fpMulTest_o[0].ACLR
areset => expSum_uid44_fpMulTest_o[1].ACLR
areset => expSum_uid44_fpMulTest_o[2].ACLR
areset => expSum_uid44_fpMulTest_o[3].ACLR
areset => expSum_uid44_fpMulTest_o[4].ACLR
areset => expSum_uid44_fpMulTest_o[5].ACLR
areset => expSum_uid44_fpMulTest_o[6].ACLR
areset => expSum_uid44_fpMulTest_o[7].ACLR
areset => expSum_uid44_fpMulTest_o[8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[23].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[24].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[25].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[26].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[27].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[28].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[29].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[30].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[31].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[32].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[33].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[34].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[35].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[36].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[37].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[38].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[39].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[40].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[41].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[42].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[43].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[44].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[45].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[46].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[47].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[48].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[49].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[50].ACLR
areset => dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6.aclr
areset => dspba_delay:expXIsMax_uid16_fpMulTest_delay.aclr
areset => dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6.aclr
areset => dspba_delay:excZ_y_uid29_fpMulTest_delay.aclr
areset => dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.aclr
areset => dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6.aclr
areset => dspba_delay:expXIsMax_uid30_fpMulTest_delay.aclr
areset => dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6.aclr
areset => dspba_delay:excZ_x_uid15_fpMulTest_delay.aclr
areset => dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6.aclr
areset => dspba_delay:signR_uid48_fpMulTest_delay.aclr
areset => dspba_delay:redist8_signR_uid48_fpMulTest_q_6.aclr
areset => dspba_delay:signRPostExc_uid102_fpMulTest_delay.aclr
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.ACLR
areset => dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1.aclr
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.ACLR
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.ACLR
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.ACLR
areset => dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1.aclr
areset => dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1.aclr
areset => dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay.aclr
areset => dspba_delay:redist9_expSum_uid44_fpMulTest_q_4.aclr
areset => dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1.aclr
areset => dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1.aclr
areset => dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1.aclr
areset => dspba_delay:redist2_concExc_uid90_fpMulTest_q_1.aclr
areset => dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2.aclr


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:signR_uid48_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:redist8_signR_uid48_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:signRPostExc_uid102_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component
dataa[0] => mult_gut:auto_generated.dataa[0]
dataa[1] => mult_gut:auto_generated.dataa[1]
dataa[2] => mult_gut:auto_generated.dataa[2]
dataa[3] => mult_gut:auto_generated.dataa[3]
dataa[4] => mult_gut:auto_generated.dataa[4]
dataa[5] => mult_gut:auto_generated.dataa[5]
dataa[6] => mult_gut:auto_generated.dataa[6]
dataa[7] => mult_gut:auto_generated.dataa[7]
dataa[8] => mult_gut:auto_generated.dataa[8]
dataa[9] => mult_gut:auto_generated.dataa[9]
dataa[10] => mult_gut:auto_generated.dataa[10]
dataa[11] => mult_gut:auto_generated.dataa[11]
dataa[12] => mult_gut:auto_generated.dataa[12]
dataa[13] => mult_gut:auto_generated.dataa[13]
dataa[14] => mult_gut:auto_generated.dataa[14]
dataa[15] => mult_gut:auto_generated.dataa[15]
dataa[16] => mult_gut:auto_generated.dataa[16]
dataa[17] => mult_gut:auto_generated.dataa[17]
datab[0] => mult_gut:auto_generated.datab[0]
datab[1] => mult_gut:auto_generated.datab[1]
datab[2] => mult_gut:auto_generated.datab[2]
datab[3] => mult_gut:auto_generated.datab[3]
datab[4] => mult_gut:auto_generated.datab[4]
datab[5] => mult_gut:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_gut:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_gut:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_gut:auto_generated.result[0]
result[1] <= mult_gut:auto_generated.result[1]
result[2] <= mult_gut:auto_generated.result[2]
result[3] <= mult_gut:auto_generated.result[3]
result[4] <= mult_gut:auto_generated.result[4]
result[5] <= mult_gut:auto_generated.result[5]
result[6] <= mult_gut:auto_generated.result[6]
result[7] <= mult_gut:auto_generated.result[7]
result[8] <= mult_gut:auto_generated.result[8]
result[9] <= mult_gut:auto_generated.result[9]
result[10] <= mult_gut:auto_generated.result[10]
result[11] <= mult_gut:auto_generated.result[11]
result[12] <= mult_gut:auto_generated.result[12]
result[13] <= mult_gut:auto_generated.result[13]
result[14] <= mult_gut:auto_generated.result[14]
result[15] <= mult_gut:auto_generated.result[15]
result[16] <= mult_gut:auto_generated.result[16]
result[17] <= mult_gut:auto_generated.result[17]
result[18] <= mult_gut:auto_generated.result[18]
result[19] <= mult_gut:auto_generated.result[19]
result[20] <= mult_gut:auto_generated.result[20]
result[21] <= mult_gut:auto_generated.result[21]
result[22] <= mult_gut:auto_generated.result[22]
result[23] <= mult_gut:auto_generated.result[23]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component|mult_gut:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component
dataa[0] => mult_gut:auto_generated.dataa[0]
dataa[1] => mult_gut:auto_generated.dataa[1]
dataa[2] => mult_gut:auto_generated.dataa[2]
dataa[3] => mult_gut:auto_generated.dataa[3]
dataa[4] => mult_gut:auto_generated.dataa[4]
dataa[5] => mult_gut:auto_generated.dataa[5]
dataa[6] => mult_gut:auto_generated.dataa[6]
dataa[7] => mult_gut:auto_generated.dataa[7]
dataa[8] => mult_gut:auto_generated.dataa[8]
dataa[9] => mult_gut:auto_generated.dataa[9]
dataa[10] => mult_gut:auto_generated.dataa[10]
dataa[11] => mult_gut:auto_generated.dataa[11]
dataa[12] => mult_gut:auto_generated.dataa[12]
dataa[13] => mult_gut:auto_generated.dataa[13]
dataa[14] => mult_gut:auto_generated.dataa[14]
dataa[15] => mult_gut:auto_generated.dataa[15]
dataa[16] => mult_gut:auto_generated.dataa[16]
dataa[17] => mult_gut:auto_generated.dataa[17]
datab[0] => mult_gut:auto_generated.datab[0]
datab[1] => mult_gut:auto_generated.datab[1]
datab[2] => mult_gut:auto_generated.datab[2]
datab[3] => mult_gut:auto_generated.datab[3]
datab[4] => mult_gut:auto_generated.datab[4]
datab[5] => mult_gut:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_gut:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_gut:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_gut:auto_generated.result[0]
result[1] <= mult_gut:auto_generated.result[1]
result[2] <= mult_gut:auto_generated.result[2]
result[3] <= mult_gut:auto_generated.result[3]
result[4] <= mult_gut:auto_generated.result[4]
result[5] <= mult_gut:auto_generated.result[5]
result[6] <= mult_gut:auto_generated.result[6]
result[7] <= mult_gut:auto_generated.result[7]
result[8] <= mult_gut:auto_generated.result[8]
result[9] <= mult_gut:auto_generated.result[9]
result[10] <= mult_gut:auto_generated.result[10]
result[11] <= mult_gut:auto_generated.result[11]
result[12] <= mult_gut:auto_generated.result[12]
result[13] <= mult_gut:auto_generated.result[13]
result[14] <= mult_gut:auto_generated.result[14]
result[15] <= mult_gut:auto_generated.result[15]
result[16] <= mult_gut:auto_generated.result[16]
result[17] <= mult_gut:auto_generated.result[17]
result[18] <= mult_gut:auto_generated.result[18]
result[19] <= mult_gut:auto_generated.result[19]
result[20] <= mult_gut:auto_generated.result[20]
result[21] <= mult_gut:auto_generated.result[21]
result[22] <= mult_gut:auto_generated.result[22]
result[23] <= mult_gut:auto_generated.result[23]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component|mult_gut:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component
dataa[0] => mult_rlt:auto_generated.dataa[0]
dataa[1] => mult_rlt:auto_generated.dataa[1]
dataa[2] => mult_rlt:auto_generated.dataa[2]
dataa[3] => mult_rlt:auto_generated.dataa[3]
dataa[4] => mult_rlt:auto_generated.dataa[4]
dataa[5] => mult_rlt:auto_generated.dataa[5]
dataa[6] => mult_rlt:auto_generated.dataa[6]
datab[0] => mult_rlt:auto_generated.datab[0]
datab[1] => mult_rlt:auto_generated.datab[1]
datab[2] => mult_rlt:auto_generated.datab[2]
datab[3] => mult_rlt:auto_generated.datab[3]
datab[4] => mult_rlt:auto_generated.datab[4]
datab[5] => mult_rlt:auto_generated.datab[5]
datab[6] => mult_rlt:auto_generated.datab[6]
sum[0] => ~NO_FANOUT~
aclr => mult_rlt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_rlt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_rlt:auto_generated.result[0]
result[1] <= mult_rlt:auto_generated.result[1]
result[2] <= mult_rlt:auto_generated.result[2]
result[3] <= mult_rlt:auto_generated.result[3]
result[4] <= mult_rlt:auto_generated.result[4]
result[5] <= mult_rlt:auto_generated.result[5]
result[6] <= mult_rlt:auto_generated.result[6]
result[7] <= mult_rlt:auto_generated.result[7]
result[8] <= mult_rlt:auto_generated.result[8]
result[9] <= mult_rlt:auto_generated.result[9]
result[10] <= mult_rlt:auto_generated.result[10]
result[11] <= mult_rlt:auto_generated.result[11]
result[12] <= mult_rlt:auto_generated.result[12]
result[13] <= mult_rlt:auto_generated.result[13]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component|mult_rlt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component
dataa[0] => mult_60u:auto_generated.dataa[0]
dataa[1] => mult_60u:auto_generated.dataa[1]
dataa[2] => mult_60u:auto_generated.dataa[2]
dataa[3] => mult_60u:auto_generated.dataa[3]
dataa[4] => mult_60u:auto_generated.dataa[4]
dataa[5] => mult_60u:auto_generated.dataa[5]
dataa[6] => mult_60u:auto_generated.dataa[6]
dataa[7] => mult_60u:auto_generated.dataa[7]
dataa[8] => mult_60u:auto_generated.dataa[8]
dataa[9] => mult_60u:auto_generated.dataa[9]
dataa[10] => mult_60u:auto_generated.dataa[10]
dataa[11] => mult_60u:auto_generated.dataa[11]
dataa[12] => mult_60u:auto_generated.dataa[12]
dataa[13] => mult_60u:auto_generated.dataa[13]
dataa[14] => mult_60u:auto_generated.dataa[14]
dataa[15] => mult_60u:auto_generated.dataa[15]
dataa[16] => mult_60u:auto_generated.dataa[16]
dataa[17] => mult_60u:auto_generated.dataa[17]
datab[0] => mult_60u:auto_generated.datab[0]
datab[1] => mult_60u:auto_generated.datab[1]
datab[2] => mult_60u:auto_generated.datab[2]
datab[3] => mult_60u:auto_generated.datab[3]
datab[4] => mult_60u:auto_generated.datab[4]
datab[5] => mult_60u:auto_generated.datab[5]
datab[6] => mult_60u:auto_generated.datab[6]
datab[7] => mult_60u:auto_generated.datab[7]
datab[8] => mult_60u:auto_generated.datab[8]
datab[9] => mult_60u:auto_generated.datab[9]
datab[10] => mult_60u:auto_generated.datab[10]
datab[11] => mult_60u:auto_generated.datab[11]
datab[12] => mult_60u:auto_generated.datab[12]
datab[13] => mult_60u:auto_generated.datab[13]
datab[14] => mult_60u:auto_generated.datab[14]
datab[15] => mult_60u:auto_generated.datab[15]
datab[16] => mult_60u:auto_generated.datab[16]
datab[17] => mult_60u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_60u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_60u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_60u:auto_generated.result[0]
result[1] <= mult_60u:auto_generated.result[1]
result[2] <= mult_60u:auto_generated.result[2]
result[3] <= mult_60u:auto_generated.result[3]
result[4] <= mult_60u:auto_generated.result[4]
result[5] <= mult_60u:auto_generated.result[5]
result[6] <= mult_60u:auto_generated.result[6]
result[7] <= mult_60u:auto_generated.result[7]
result[8] <= mult_60u:auto_generated.result[8]
result[9] <= mult_60u:auto_generated.result[9]
result[10] <= mult_60u:auto_generated.result[10]
result[11] <= mult_60u:auto_generated.result[11]
result[12] <= mult_60u:auto_generated.result[12]
result[13] <= mult_60u:auto_generated.result[13]
result[14] <= mult_60u:auto_generated.result[14]
result[15] <= mult_60u:auto_generated.result[15]
result[16] <= mult_60u:auto_generated.result[16]
result[17] <= mult_60u:auto_generated.result[17]
result[18] <= mult_60u:auto_generated.result[18]
result[19] <= mult_60u:auto_generated.result[19]
result[20] <= mult_60u:auto_generated.result[20]
result[21] <= mult_60u:auto_generated.result[21]
result[22] <= mult_60u:auto_generated.result[22]
result[23] <= mult_60u:auto_generated.result[23]
result[24] <= mult_60u:auto_generated.result[24]
result[25] <= mult_60u:auto_generated.result[25]
result[26] <= mult_60u:auto_generated.result[26]
result[27] <= mult_60u:auto_generated.result[27]
result[28] <= mult_60u:auto_generated.result[28]
result[29] <= mult_60u:auto_generated.result[29]
result[30] <= mult_60u:auto_generated.result[30]
result[31] <= mult_60u:auto_generated.result[31]
result[32] <= mult_60u:auto_generated.result[32]
result[33] <= mult_60u:auto_generated.result[33]
result[34] <= mult_60u:auto_generated.result[34]
result[35] <= mult_60u:auto_generated.result[35]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component|mult_60u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:redist9_expSum_uid44_fpMulTest_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:redist2_concExc_uid90_fpMulTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult1|MultFP32_0002:multfp32_inst|dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2
clk => MultFP32_0002:multfp32_inst.clk
areset => MultFP32_0002:multfp32_inst.areset
a[0] => MultFP32_0002:multfp32_inst.a[0]
a[1] => MultFP32_0002:multfp32_inst.a[1]
a[2] => MultFP32_0002:multfp32_inst.a[2]
a[3] => MultFP32_0002:multfp32_inst.a[3]
a[4] => MultFP32_0002:multfp32_inst.a[4]
a[5] => MultFP32_0002:multfp32_inst.a[5]
a[6] => MultFP32_0002:multfp32_inst.a[6]
a[7] => MultFP32_0002:multfp32_inst.a[7]
a[8] => MultFP32_0002:multfp32_inst.a[8]
a[9] => MultFP32_0002:multfp32_inst.a[9]
a[10] => MultFP32_0002:multfp32_inst.a[10]
a[11] => MultFP32_0002:multfp32_inst.a[11]
a[12] => MultFP32_0002:multfp32_inst.a[12]
a[13] => MultFP32_0002:multfp32_inst.a[13]
a[14] => MultFP32_0002:multfp32_inst.a[14]
a[15] => MultFP32_0002:multfp32_inst.a[15]
a[16] => MultFP32_0002:multfp32_inst.a[16]
a[17] => MultFP32_0002:multfp32_inst.a[17]
a[18] => MultFP32_0002:multfp32_inst.a[18]
a[19] => MultFP32_0002:multfp32_inst.a[19]
a[20] => MultFP32_0002:multfp32_inst.a[20]
a[21] => MultFP32_0002:multfp32_inst.a[21]
a[22] => MultFP32_0002:multfp32_inst.a[22]
a[23] => MultFP32_0002:multfp32_inst.a[23]
a[24] => MultFP32_0002:multfp32_inst.a[24]
a[25] => MultFP32_0002:multfp32_inst.a[25]
a[26] => MultFP32_0002:multfp32_inst.a[26]
a[27] => MultFP32_0002:multfp32_inst.a[27]
a[28] => MultFP32_0002:multfp32_inst.a[28]
a[29] => MultFP32_0002:multfp32_inst.a[29]
a[30] => MultFP32_0002:multfp32_inst.a[30]
a[31] => MultFP32_0002:multfp32_inst.a[31]
b[0] => MultFP32_0002:multfp32_inst.b[0]
b[1] => MultFP32_0002:multfp32_inst.b[1]
b[2] => MultFP32_0002:multfp32_inst.b[2]
b[3] => MultFP32_0002:multfp32_inst.b[3]
b[4] => MultFP32_0002:multfp32_inst.b[4]
b[5] => MultFP32_0002:multfp32_inst.b[5]
b[6] => MultFP32_0002:multfp32_inst.b[6]
b[7] => MultFP32_0002:multfp32_inst.b[7]
b[8] => MultFP32_0002:multfp32_inst.b[8]
b[9] => MultFP32_0002:multfp32_inst.b[9]
b[10] => MultFP32_0002:multfp32_inst.b[10]
b[11] => MultFP32_0002:multfp32_inst.b[11]
b[12] => MultFP32_0002:multfp32_inst.b[12]
b[13] => MultFP32_0002:multfp32_inst.b[13]
b[14] => MultFP32_0002:multfp32_inst.b[14]
b[15] => MultFP32_0002:multfp32_inst.b[15]
b[16] => MultFP32_0002:multfp32_inst.b[16]
b[17] => MultFP32_0002:multfp32_inst.b[17]
b[18] => MultFP32_0002:multfp32_inst.b[18]
b[19] => MultFP32_0002:multfp32_inst.b[19]
b[20] => MultFP32_0002:multfp32_inst.b[20]
b[21] => MultFP32_0002:multfp32_inst.b[21]
b[22] => MultFP32_0002:multfp32_inst.b[22]
b[23] => MultFP32_0002:multfp32_inst.b[23]
b[24] => MultFP32_0002:multfp32_inst.b[24]
b[25] => MultFP32_0002:multfp32_inst.b[25]
b[26] => MultFP32_0002:multfp32_inst.b[26]
b[27] => MultFP32_0002:multfp32_inst.b[27]
b[28] => MultFP32_0002:multfp32_inst.b[28]
b[29] => MultFP32_0002:multfp32_inst.b[29]
b[30] => MultFP32_0002:multfp32_inst.b[30]
b[31] => MultFP32_0002:multfp32_inst.b[31]
q[0] <= MultFP32_0002:multfp32_inst.q[0]
q[1] <= MultFP32_0002:multfp32_inst.q[1]
q[2] <= MultFP32_0002:multfp32_inst.q[2]
q[3] <= MultFP32_0002:multfp32_inst.q[3]
q[4] <= MultFP32_0002:multfp32_inst.q[4]
q[5] <= MultFP32_0002:multfp32_inst.q[5]
q[6] <= MultFP32_0002:multfp32_inst.q[6]
q[7] <= MultFP32_0002:multfp32_inst.q[7]
q[8] <= MultFP32_0002:multfp32_inst.q[8]
q[9] <= MultFP32_0002:multfp32_inst.q[9]
q[10] <= MultFP32_0002:multfp32_inst.q[10]
q[11] <= MultFP32_0002:multfp32_inst.q[11]
q[12] <= MultFP32_0002:multfp32_inst.q[12]
q[13] <= MultFP32_0002:multfp32_inst.q[13]
q[14] <= MultFP32_0002:multfp32_inst.q[14]
q[15] <= MultFP32_0002:multfp32_inst.q[15]
q[16] <= MultFP32_0002:multfp32_inst.q[16]
q[17] <= MultFP32_0002:multfp32_inst.q[17]
q[18] <= MultFP32_0002:multfp32_inst.q[18]
q[19] <= MultFP32_0002:multfp32_inst.q[19]
q[20] <= MultFP32_0002:multfp32_inst.q[20]
q[21] <= MultFP32_0002:multfp32_inst.q[21]
q[22] <= MultFP32_0002:multfp32_inst.q[22]
q[23] <= MultFP32_0002:multfp32_inst.q[23]
q[24] <= MultFP32_0002:multfp32_inst.q[24]
q[25] <= MultFP32_0002:multfp32_inst.q[25]
q[26] <= MultFP32_0002:multfp32_inst.q[26]
q[27] <= MultFP32_0002:multfp32_inst.q[27]
q[28] <= MultFP32_0002:multfp32_inst.q[28]
q[29] <= MultFP32_0002:multfp32_inst.q[29]
q[30] <= MultFP32_0002:multfp32_inst.q[30]
q[31] <= MultFP32_0002:multfp32_inst.q[31]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst
a[0] => Equal0.IN45
a[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[0]
a[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[0]
a[1] => Equal0.IN44
a[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[1]
a[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[1]
a[2] => Equal0.IN43
a[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[2]
a[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[2]
a[3] => Equal0.IN42
a[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[3]
a[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[3]
a[4] => Equal0.IN41
a[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[4]
a[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[4]
a[5] => Equal0.IN40
a[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[5]
a[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[5]
a[6] => Equal0.IN39
a[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[6]
a[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[6]
a[7] => Equal0.IN38
a[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[7]
a[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[7]
a[8] => Equal0.IN37
a[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[8]
a[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[8]
a[9] => Equal0.IN36
a[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[9]
a[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[9]
a[10] => Equal0.IN35
a[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[10]
a[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[10]
a[11] => Equal0.IN34
a[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[11]
a[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[11]
a[12] => Equal0.IN33
a[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[12]
a[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[12]
a[13] => Equal0.IN32
a[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[13]
a[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[13]
a[14] => Equal0.IN31
a[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[14]
a[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[14]
a[15] => Equal0.IN30
a[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[15]
a[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[15]
a[16] => Equal0.IN29
a[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[16]
a[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[16]
a[17] => Equal0.IN28
a[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[17]
a[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[17]
a[18] => Equal0.IN27
a[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[0]
a[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[0]
a[19] => Equal0.IN26
a[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[1]
a[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[1]
a[20] => Equal0.IN25
a[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[2]
a[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[2]
a[21] => Equal0.IN24
a[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[3]
a[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[3]
a[22] => Equal0.IN23
a[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[4]
a[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[4]
a[23] => Add2.IN10
a[23] => Equal1.IN7
a[23] => Equal5.IN7
a[24] => Add2.IN9
a[24] => Equal1.IN6
a[24] => Equal5.IN6
a[25] => Add2.IN8
a[25] => Equal1.IN5
a[25] => Equal5.IN5
a[26] => Add2.IN7
a[26] => Equal1.IN4
a[26] => Equal5.IN4
a[27] => Add2.IN6
a[27] => Equal1.IN3
a[27] => Equal5.IN3
a[28] => Add2.IN5
a[28] => Equal1.IN2
a[28] => Equal5.IN2
a[29] => Add2.IN4
a[29] => Equal1.IN1
a[29] => Equal5.IN1
a[30] => Add2.IN3
a[30] => Equal1.IN0
a[30] => Equal5.IN0
a[31] => signR_uid48_fpMulTest_qi[0].IN0
b[0] => Equal3.IN45
b[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[0]
b[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[0]
b[1] => Equal3.IN44
b[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[1]
b[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[1]
b[2] => Equal3.IN43
b[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[2]
b[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[2]
b[3] => Equal3.IN42
b[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[3]
b[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[3]
b[4] => Equal3.IN41
b[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[4]
b[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[4]
b[5] => Equal3.IN40
b[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[5]
b[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[5]
b[6] => Equal3.IN39
b[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[6]
b[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[6]
b[7] => Equal3.IN38
b[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[7]
b[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[7]
b[8] => Equal3.IN37
b[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[8]
b[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[8]
b[9] => Equal3.IN36
b[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[9]
b[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[9]
b[10] => Equal3.IN35
b[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[10]
b[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[10]
b[11] => Equal3.IN34
b[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[11]
b[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[11]
b[12] => Equal3.IN33
b[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[12]
b[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[12]
b[13] => Equal3.IN32
b[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[13]
b[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[13]
b[14] => Equal3.IN31
b[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[14]
b[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[14]
b[15] => Equal3.IN30
b[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[15]
b[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[15]
b[16] => Equal3.IN29
b[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[16]
b[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[16]
b[17] => Equal3.IN28
b[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[17]
b[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[17]
b[18] => Equal3.IN27
b[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[0]
b[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[0]
b[19] => Equal3.IN26
b[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[1]
b[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[1]
b[20] => Equal3.IN25
b[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[2]
b[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[2]
b[21] => Equal3.IN24
b[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[3]
b[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[3]
b[22] => Equal3.IN23
b[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[4]
b[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[4]
b[23] => Add2.IN18
b[23] => Equal2.IN7
b[23] => Equal4.IN7
b[24] => Add2.IN17
b[24] => Equal2.IN6
b[24] => Equal4.IN6
b[25] => Add2.IN16
b[25] => Equal2.IN5
b[25] => Equal4.IN5
b[26] => Add2.IN15
b[26] => Equal2.IN4
b[26] => Equal4.IN4
b[27] => Add2.IN14
b[27] => Equal2.IN3
b[27] => Equal4.IN3
b[28] => Add2.IN13
b[28] => Equal2.IN2
b[28] => Equal4.IN2
b[29] => Add2.IN12
b[29] => Equal2.IN1
b[29] => Equal4.IN1
b[30] => Add2.IN11
b[30] => Equal2.IN0
b[30] => Equal4.IN0
b[31] => signR_uid48_fpMulTest_qi[0].IN1
q[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dspba_delay:signRPostExc_uid102_fpMulTest_delay.xout[0]
clk => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.clk
clk => expSumMBias_uid46_fpMulTest_o[0].CLK
clk => expSumMBias_uid46_fpMulTest_o[1].CLK
clk => expSumMBias_uid46_fpMulTest_o[2].CLK
clk => expSumMBias_uid46_fpMulTest_o[3].CLK
clk => expSumMBias_uid46_fpMulTest_o[4].CLK
clk => expSumMBias_uid46_fpMulTest_o[5].CLK
clk => expSumMBias_uid46_fpMulTest_o[6].CLK
clk => expSumMBias_uid46_fpMulTest_o[7].CLK
clk => expSumMBias_uid46_fpMulTest_o[8].CLK
clk => expSumMBias_uid46_fpMulTest_o[9].CLK
clk => expSumMBias_uid46_fpMulTest_o[10].CLK
clk => expSum_uid44_fpMulTest_o[0].CLK
clk => expSum_uid44_fpMulTest_o[1].CLK
clk => expSum_uid44_fpMulTest_o[2].CLK
clk => expSum_uid44_fpMulTest_o[3].CLK
clk => expSum_uid44_fpMulTest_o[4].CLK
clk => expSum_uid44_fpMulTest_o[5].CLK
clk => expSum_uid44_fpMulTest_o[6].CLK
clk => expSum_uid44_fpMulTest_o[7].CLK
clk => expSum_uid44_fpMulTest_o[8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[23].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[24].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[25].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[26].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[27].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[28].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[29].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[30].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[31].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[32].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[33].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[34].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[35].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[36].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[37].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[38].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[39].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[40].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[41].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[42].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[43].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[44].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[45].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[46].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[47].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[48].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[49].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[50].CLK
clk => dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6.clk
clk => dspba_delay:expXIsMax_uid16_fpMulTest_delay.clk
clk => dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6.clk
clk => dspba_delay:excZ_y_uid29_fpMulTest_delay.clk
clk => dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.clk
clk => dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6.clk
clk => dspba_delay:expXIsMax_uid30_fpMulTest_delay.clk
clk => dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6.clk
clk => dspba_delay:excZ_x_uid15_fpMulTest_delay.clk
clk => dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6.clk
clk => dspba_delay:signR_uid48_fpMulTest_delay.clk
clk => dspba_delay:redist8_signR_uid48_fpMulTest_q_6.clk
clk => dspba_delay:signRPostExc_uid102_fpMulTest_delay.clk
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.CLOCK
clk => dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1.clk
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.CLOCK
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.CLOCK
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.CLOCK
clk => dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1.clk
clk => dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1.clk
clk => dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay.clk
clk => dspba_delay:redist9_expSum_uid44_fpMulTest_q_4.clk
clk => dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1.clk
clk => dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1.clk
clk => dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1.clk
clk => dspba_delay:redist2_concExc_uid90_fpMulTest_q_1.clk
clk => dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2.clk
areset => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.aclr
areset => expSumMBias_uid46_fpMulTest_o[0].ACLR
areset => expSumMBias_uid46_fpMulTest_o[1].ACLR
areset => expSumMBias_uid46_fpMulTest_o[2].ACLR
areset => expSumMBias_uid46_fpMulTest_o[3].ACLR
areset => expSumMBias_uid46_fpMulTest_o[4].ACLR
areset => expSumMBias_uid46_fpMulTest_o[5].ACLR
areset => expSumMBias_uid46_fpMulTest_o[6].ACLR
areset => expSumMBias_uid46_fpMulTest_o[7].ACLR
areset => expSumMBias_uid46_fpMulTest_o[8].ACLR
areset => expSumMBias_uid46_fpMulTest_o[9].ACLR
areset => expSumMBias_uid46_fpMulTest_o[10].ACLR
areset => expSum_uid44_fpMulTest_o[0].ACLR
areset => expSum_uid44_fpMulTest_o[1].ACLR
areset => expSum_uid44_fpMulTest_o[2].ACLR
areset => expSum_uid44_fpMulTest_o[3].ACLR
areset => expSum_uid44_fpMulTest_o[4].ACLR
areset => expSum_uid44_fpMulTest_o[5].ACLR
areset => expSum_uid44_fpMulTest_o[6].ACLR
areset => expSum_uid44_fpMulTest_o[7].ACLR
areset => expSum_uid44_fpMulTest_o[8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[23].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[24].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[25].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[26].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[27].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[28].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[29].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[30].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[31].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[32].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[33].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[34].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[35].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[36].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[37].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[38].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[39].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[40].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[41].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[42].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[43].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[44].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[45].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[46].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[47].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[48].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[49].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[50].ACLR
areset => dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6.aclr
areset => dspba_delay:expXIsMax_uid16_fpMulTest_delay.aclr
areset => dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6.aclr
areset => dspba_delay:excZ_y_uid29_fpMulTest_delay.aclr
areset => dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.aclr
areset => dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6.aclr
areset => dspba_delay:expXIsMax_uid30_fpMulTest_delay.aclr
areset => dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6.aclr
areset => dspba_delay:excZ_x_uid15_fpMulTest_delay.aclr
areset => dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6.aclr
areset => dspba_delay:signR_uid48_fpMulTest_delay.aclr
areset => dspba_delay:redist8_signR_uid48_fpMulTest_q_6.aclr
areset => dspba_delay:signRPostExc_uid102_fpMulTest_delay.aclr
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.ACLR
areset => dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1.aclr
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.ACLR
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.ACLR
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.ACLR
areset => dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1.aclr
areset => dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1.aclr
areset => dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay.aclr
areset => dspba_delay:redist9_expSum_uid44_fpMulTest_q_4.aclr
areset => dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1.aclr
areset => dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1.aclr
areset => dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1.aclr
areset => dspba_delay:redist2_concExc_uid90_fpMulTest_q_1.aclr
areset => dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2.aclr


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:signR_uid48_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:redist8_signR_uid48_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:signRPostExc_uid102_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component
dataa[0] => mult_gut:auto_generated.dataa[0]
dataa[1] => mult_gut:auto_generated.dataa[1]
dataa[2] => mult_gut:auto_generated.dataa[2]
dataa[3] => mult_gut:auto_generated.dataa[3]
dataa[4] => mult_gut:auto_generated.dataa[4]
dataa[5] => mult_gut:auto_generated.dataa[5]
dataa[6] => mult_gut:auto_generated.dataa[6]
dataa[7] => mult_gut:auto_generated.dataa[7]
dataa[8] => mult_gut:auto_generated.dataa[8]
dataa[9] => mult_gut:auto_generated.dataa[9]
dataa[10] => mult_gut:auto_generated.dataa[10]
dataa[11] => mult_gut:auto_generated.dataa[11]
dataa[12] => mult_gut:auto_generated.dataa[12]
dataa[13] => mult_gut:auto_generated.dataa[13]
dataa[14] => mult_gut:auto_generated.dataa[14]
dataa[15] => mult_gut:auto_generated.dataa[15]
dataa[16] => mult_gut:auto_generated.dataa[16]
dataa[17] => mult_gut:auto_generated.dataa[17]
datab[0] => mult_gut:auto_generated.datab[0]
datab[1] => mult_gut:auto_generated.datab[1]
datab[2] => mult_gut:auto_generated.datab[2]
datab[3] => mult_gut:auto_generated.datab[3]
datab[4] => mult_gut:auto_generated.datab[4]
datab[5] => mult_gut:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_gut:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_gut:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_gut:auto_generated.result[0]
result[1] <= mult_gut:auto_generated.result[1]
result[2] <= mult_gut:auto_generated.result[2]
result[3] <= mult_gut:auto_generated.result[3]
result[4] <= mult_gut:auto_generated.result[4]
result[5] <= mult_gut:auto_generated.result[5]
result[6] <= mult_gut:auto_generated.result[6]
result[7] <= mult_gut:auto_generated.result[7]
result[8] <= mult_gut:auto_generated.result[8]
result[9] <= mult_gut:auto_generated.result[9]
result[10] <= mult_gut:auto_generated.result[10]
result[11] <= mult_gut:auto_generated.result[11]
result[12] <= mult_gut:auto_generated.result[12]
result[13] <= mult_gut:auto_generated.result[13]
result[14] <= mult_gut:auto_generated.result[14]
result[15] <= mult_gut:auto_generated.result[15]
result[16] <= mult_gut:auto_generated.result[16]
result[17] <= mult_gut:auto_generated.result[17]
result[18] <= mult_gut:auto_generated.result[18]
result[19] <= mult_gut:auto_generated.result[19]
result[20] <= mult_gut:auto_generated.result[20]
result[21] <= mult_gut:auto_generated.result[21]
result[22] <= mult_gut:auto_generated.result[22]
result[23] <= mult_gut:auto_generated.result[23]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component|mult_gut:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component
dataa[0] => mult_gut:auto_generated.dataa[0]
dataa[1] => mult_gut:auto_generated.dataa[1]
dataa[2] => mult_gut:auto_generated.dataa[2]
dataa[3] => mult_gut:auto_generated.dataa[3]
dataa[4] => mult_gut:auto_generated.dataa[4]
dataa[5] => mult_gut:auto_generated.dataa[5]
dataa[6] => mult_gut:auto_generated.dataa[6]
dataa[7] => mult_gut:auto_generated.dataa[7]
dataa[8] => mult_gut:auto_generated.dataa[8]
dataa[9] => mult_gut:auto_generated.dataa[9]
dataa[10] => mult_gut:auto_generated.dataa[10]
dataa[11] => mult_gut:auto_generated.dataa[11]
dataa[12] => mult_gut:auto_generated.dataa[12]
dataa[13] => mult_gut:auto_generated.dataa[13]
dataa[14] => mult_gut:auto_generated.dataa[14]
dataa[15] => mult_gut:auto_generated.dataa[15]
dataa[16] => mult_gut:auto_generated.dataa[16]
dataa[17] => mult_gut:auto_generated.dataa[17]
datab[0] => mult_gut:auto_generated.datab[0]
datab[1] => mult_gut:auto_generated.datab[1]
datab[2] => mult_gut:auto_generated.datab[2]
datab[3] => mult_gut:auto_generated.datab[3]
datab[4] => mult_gut:auto_generated.datab[4]
datab[5] => mult_gut:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_gut:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_gut:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_gut:auto_generated.result[0]
result[1] <= mult_gut:auto_generated.result[1]
result[2] <= mult_gut:auto_generated.result[2]
result[3] <= mult_gut:auto_generated.result[3]
result[4] <= mult_gut:auto_generated.result[4]
result[5] <= mult_gut:auto_generated.result[5]
result[6] <= mult_gut:auto_generated.result[6]
result[7] <= mult_gut:auto_generated.result[7]
result[8] <= mult_gut:auto_generated.result[8]
result[9] <= mult_gut:auto_generated.result[9]
result[10] <= mult_gut:auto_generated.result[10]
result[11] <= mult_gut:auto_generated.result[11]
result[12] <= mult_gut:auto_generated.result[12]
result[13] <= mult_gut:auto_generated.result[13]
result[14] <= mult_gut:auto_generated.result[14]
result[15] <= mult_gut:auto_generated.result[15]
result[16] <= mult_gut:auto_generated.result[16]
result[17] <= mult_gut:auto_generated.result[17]
result[18] <= mult_gut:auto_generated.result[18]
result[19] <= mult_gut:auto_generated.result[19]
result[20] <= mult_gut:auto_generated.result[20]
result[21] <= mult_gut:auto_generated.result[21]
result[22] <= mult_gut:auto_generated.result[22]
result[23] <= mult_gut:auto_generated.result[23]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component|mult_gut:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component
dataa[0] => mult_rlt:auto_generated.dataa[0]
dataa[1] => mult_rlt:auto_generated.dataa[1]
dataa[2] => mult_rlt:auto_generated.dataa[2]
dataa[3] => mult_rlt:auto_generated.dataa[3]
dataa[4] => mult_rlt:auto_generated.dataa[4]
dataa[5] => mult_rlt:auto_generated.dataa[5]
dataa[6] => mult_rlt:auto_generated.dataa[6]
datab[0] => mult_rlt:auto_generated.datab[0]
datab[1] => mult_rlt:auto_generated.datab[1]
datab[2] => mult_rlt:auto_generated.datab[2]
datab[3] => mult_rlt:auto_generated.datab[3]
datab[4] => mult_rlt:auto_generated.datab[4]
datab[5] => mult_rlt:auto_generated.datab[5]
datab[6] => mult_rlt:auto_generated.datab[6]
sum[0] => ~NO_FANOUT~
aclr => mult_rlt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_rlt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_rlt:auto_generated.result[0]
result[1] <= mult_rlt:auto_generated.result[1]
result[2] <= mult_rlt:auto_generated.result[2]
result[3] <= mult_rlt:auto_generated.result[3]
result[4] <= mult_rlt:auto_generated.result[4]
result[5] <= mult_rlt:auto_generated.result[5]
result[6] <= mult_rlt:auto_generated.result[6]
result[7] <= mult_rlt:auto_generated.result[7]
result[8] <= mult_rlt:auto_generated.result[8]
result[9] <= mult_rlt:auto_generated.result[9]
result[10] <= mult_rlt:auto_generated.result[10]
result[11] <= mult_rlt:auto_generated.result[11]
result[12] <= mult_rlt:auto_generated.result[12]
result[13] <= mult_rlt:auto_generated.result[13]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component|mult_rlt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component
dataa[0] => mult_60u:auto_generated.dataa[0]
dataa[1] => mult_60u:auto_generated.dataa[1]
dataa[2] => mult_60u:auto_generated.dataa[2]
dataa[3] => mult_60u:auto_generated.dataa[3]
dataa[4] => mult_60u:auto_generated.dataa[4]
dataa[5] => mult_60u:auto_generated.dataa[5]
dataa[6] => mult_60u:auto_generated.dataa[6]
dataa[7] => mult_60u:auto_generated.dataa[7]
dataa[8] => mult_60u:auto_generated.dataa[8]
dataa[9] => mult_60u:auto_generated.dataa[9]
dataa[10] => mult_60u:auto_generated.dataa[10]
dataa[11] => mult_60u:auto_generated.dataa[11]
dataa[12] => mult_60u:auto_generated.dataa[12]
dataa[13] => mult_60u:auto_generated.dataa[13]
dataa[14] => mult_60u:auto_generated.dataa[14]
dataa[15] => mult_60u:auto_generated.dataa[15]
dataa[16] => mult_60u:auto_generated.dataa[16]
dataa[17] => mult_60u:auto_generated.dataa[17]
datab[0] => mult_60u:auto_generated.datab[0]
datab[1] => mult_60u:auto_generated.datab[1]
datab[2] => mult_60u:auto_generated.datab[2]
datab[3] => mult_60u:auto_generated.datab[3]
datab[4] => mult_60u:auto_generated.datab[4]
datab[5] => mult_60u:auto_generated.datab[5]
datab[6] => mult_60u:auto_generated.datab[6]
datab[7] => mult_60u:auto_generated.datab[7]
datab[8] => mult_60u:auto_generated.datab[8]
datab[9] => mult_60u:auto_generated.datab[9]
datab[10] => mult_60u:auto_generated.datab[10]
datab[11] => mult_60u:auto_generated.datab[11]
datab[12] => mult_60u:auto_generated.datab[12]
datab[13] => mult_60u:auto_generated.datab[13]
datab[14] => mult_60u:auto_generated.datab[14]
datab[15] => mult_60u:auto_generated.datab[15]
datab[16] => mult_60u:auto_generated.datab[16]
datab[17] => mult_60u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_60u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_60u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_60u:auto_generated.result[0]
result[1] <= mult_60u:auto_generated.result[1]
result[2] <= mult_60u:auto_generated.result[2]
result[3] <= mult_60u:auto_generated.result[3]
result[4] <= mult_60u:auto_generated.result[4]
result[5] <= mult_60u:auto_generated.result[5]
result[6] <= mult_60u:auto_generated.result[6]
result[7] <= mult_60u:auto_generated.result[7]
result[8] <= mult_60u:auto_generated.result[8]
result[9] <= mult_60u:auto_generated.result[9]
result[10] <= mult_60u:auto_generated.result[10]
result[11] <= mult_60u:auto_generated.result[11]
result[12] <= mult_60u:auto_generated.result[12]
result[13] <= mult_60u:auto_generated.result[13]
result[14] <= mult_60u:auto_generated.result[14]
result[15] <= mult_60u:auto_generated.result[15]
result[16] <= mult_60u:auto_generated.result[16]
result[17] <= mult_60u:auto_generated.result[17]
result[18] <= mult_60u:auto_generated.result[18]
result[19] <= mult_60u:auto_generated.result[19]
result[20] <= mult_60u:auto_generated.result[20]
result[21] <= mult_60u:auto_generated.result[21]
result[22] <= mult_60u:auto_generated.result[22]
result[23] <= mult_60u:auto_generated.result[23]
result[24] <= mult_60u:auto_generated.result[24]
result[25] <= mult_60u:auto_generated.result[25]
result[26] <= mult_60u:auto_generated.result[26]
result[27] <= mult_60u:auto_generated.result[27]
result[28] <= mult_60u:auto_generated.result[28]
result[29] <= mult_60u:auto_generated.result[29]
result[30] <= mult_60u:auto_generated.result[30]
result[31] <= mult_60u:auto_generated.result[31]
result[32] <= mult_60u:auto_generated.result[32]
result[33] <= mult_60u:auto_generated.result[33]
result[34] <= mult_60u:auto_generated.result[34]
result[35] <= mult_60u:auto_generated.result[35]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component|mult_60u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:redist9_expSum_uid44_fpMulTest_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:redist2_concExc_uid90_fpMulTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult2|MultFP32_0002:multfp32_inst|dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3
clk => MultFP32_0002:multfp32_inst.clk
areset => MultFP32_0002:multfp32_inst.areset
a[0] => MultFP32_0002:multfp32_inst.a[0]
a[1] => MultFP32_0002:multfp32_inst.a[1]
a[2] => MultFP32_0002:multfp32_inst.a[2]
a[3] => MultFP32_0002:multfp32_inst.a[3]
a[4] => MultFP32_0002:multfp32_inst.a[4]
a[5] => MultFP32_0002:multfp32_inst.a[5]
a[6] => MultFP32_0002:multfp32_inst.a[6]
a[7] => MultFP32_0002:multfp32_inst.a[7]
a[8] => MultFP32_0002:multfp32_inst.a[8]
a[9] => MultFP32_0002:multfp32_inst.a[9]
a[10] => MultFP32_0002:multfp32_inst.a[10]
a[11] => MultFP32_0002:multfp32_inst.a[11]
a[12] => MultFP32_0002:multfp32_inst.a[12]
a[13] => MultFP32_0002:multfp32_inst.a[13]
a[14] => MultFP32_0002:multfp32_inst.a[14]
a[15] => MultFP32_0002:multfp32_inst.a[15]
a[16] => MultFP32_0002:multfp32_inst.a[16]
a[17] => MultFP32_0002:multfp32_inst.a[17]
a[18] => MultFP32_0002:multfp32_inst.a[18]
a[19] => MultFP32_0002:multfp32_inst.a[19]
a[20] => MultFP32_0002:multfp32_inst.a[20]
a[21] => MultFP32_0002:multfp32_inst.a[21]
a[22] => MultFP32_0002:multfp32_inst.a[22]
a[23] => MultFP32_0002:multfp32_inst.a[23]
a[24] => MultFP32_0002:multfp32_inst.a[24]
a[25] => MultFP32_0002:multfp32_inst.a[25]
a[26] => MultFP32_0002:multfp32_inst.a[26]
a[27] => MultFP32_0002:multfp32_inst.a[27]
a[28] => MultFP32_0002:multfp32_inst.a[28]
a[29] => MultFP32_0002:multfp32_inst.a[29]
a[30] => MultFP32_0002:multfp32_inst.a[30]
a[31] => MultFP32_0002:multfp32_inst.a[31]
b[0] => MultFP32_0002:multfp32_inst.b[0]
b[1] => MultFP32_0002:multfp32_inst.b[1]
b[2] => MultFP32_0002:multfp32_inst.b[2]
b[3] => MultFP32_0002:multfp32_inst.b[3]
b[4] => MultFP32_0002:multfp32_inst.b[4]
b[5] => MultFP32_0002:multfp32_inst.b[5]
b[6] => MultFP32_0002:multfp32_inst.b[6]
b[7] => MultFP32_0002:multfp32_inst.b[7]
b[8] => MultFP32_0002:multfp32_inst.b[8]
b[9] => MultFP32_0002:multfp32_inst.b[9]
b[10] => MultFP32_0002:multfp32_inst.b[10]
b[11] => MultFP32_0002:multfp32_inst.b[11]
b[12] => MultFP32_0002:multfp32_inst.b[12]
b[13] => MultFP32_0002:multfp32_inst.b[13]
b[14] => MultFP32_0002:multfp32_inst.b[14]
b[15] => MultFP32_0002:multfp32_inst.b[15]
b[16] => MultFP32_0002:multfp32_inst.b[16]
b[17] => MultFP32_0002:multfp32_inst.b[17]
b[18] => MultFP32_0002:multfp32_inst.b[18]
b[19] => MultFP32_0002:multfp32_inst.b[19]
b[20] => MultFP32_0002:multfp32_inst.b[20]
b[21] => MultFP32_0002:multfp32_inst.b[21]
b[22] => MultFP32_0002:multfp32_inst.b[22]
b[23] => MultFP32_0002:multfp32_inst.b[23]
b[24] => MultFP32_0002:multfp32_inst.b[24]
b[25] => MultFP32_0002:multfp32_inst.b[25]
b[26] => MultFP32_0002:multfp32_inst.b[26]
b[27] => MultFP32_0002:multfp32_inst.b[27]
b[28] => MultFP32_0002:multfp32_inst.b[28]
b[29] => MultFP32_0002:multfp32_inst.b[29]
b[30] => MultFP32_0002:multfp32_inst.b[30]
b[31] => MultFP32_0002:multfp32_inst.b[31]
q[0] <= MultFP32_0002:multfp32_inst.q[0]
q[1] <= MultFP32_0002:multfp32_inst.q[1]
q[2] <= MultFP32_0002:multfp32_inst.q[2]
q[3] <= MultFP32_0002:multfp32_inst.q[3]
q[4] <= MultFP32_0002:multfp32_inst.q[4]
q[5] <= MultFP32_0002:multfp32_inst.q[5]
q[6] <= MultFP32_0002:multfp32_inst.q[6]
q[7] <= MultFP32_0002:multfp32_inst.q[7]
q[8] <= MultFP32_0002:multfp32_inst.q[8]
q[9] <= MultFP32_0002:multfp32_inst.q[9]
q[10] <= MultFP32_0002:multfp32_inst.q[10]
q[11] <= MultFP32_0002:multfp32_inst.q[11]
q[12] <= MultFP32_0002:multfp32_inst.q[12]
q[13] <= MultFP32_0002:multfp32_inst.q[13]
q[14] <= MultFP32_0002:multfp32_inst.q[14]
q[15] <= MultFP32_0002:multfp32_inst.q[15]
q[16] <= MultFP32_0002:multfp32_inst.q[16]
q[17] <= MultFP32_0002:multfp32_inst.q[17]
q[18] <= MultFP32_0002:multfp32_inst.q[18]
q[19] <= MultFP32_0002:multfp32_inst.q[19]
q[20] <= MultFP32_0002:multfp32_inst.q[20]
q[21] <= MultFP32_0002:multfp32_inst.q[21]
q[22] <= MultFP32_0002:multfp32_inst.q[22]
q[23] <= MultFP32_0002:multfp32_inst.q[23]
q[24] <= MultFP32_0002:multfp32_inst.q[24]
q[25] <= MultFP32_0002:multfp32_inst.q[25]
q[26] <= MultFP32_0002:multfp32_inst.q[26]
q[27] <= MultFP32_0002:multfp32_inst.q[27]
q[28] <= MultFP32_0002:multfp32_inst.q[28]
q[29] <= MultFP32_0002:multfp32_inst.q[29]
q[30] <= MultFP32_0002:multfp32_inst.q[30]
q[31] <= MultFP32_0002:multfp32_inst.q[31]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst
a[0] => Equal0.IN45
a[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[0]
a[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[0]
a[1] => Equal0.IN44
a[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[1]
a[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[1]
a[2] => Equal0.IN43
a[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[2]
a[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[2]
a[3] => Equal0.IN42
a[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[3]
a[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[3]
a[4] => Equal0.IN41
a[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[4]
a[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[4]
a[5] => Equal0.IN40
a[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[5]
a[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[5]
a[6] => Equal0.IN39
a[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[6]
a[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[6]
a[7] => Equal0.IN38
a[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[7]
a[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[7]
a[8] => Equal0.IN37
a[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[8]
a[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[8]
a[9] => Equal0.IN36
a[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[9]
a[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[9]
a[10] => Equal0.IN35
a[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[10]
a[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[10]
a[11] => Equal0.IN34
a[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[11]
a[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[11]
a[12] => Equal0.IN33
a[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[12]
a[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[12]
a[13] => Equal0.IN32
a[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[13]
a[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[13]
a[14] => Equal0.IN31
a[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[14]
a[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[14]
a[15] => Equal0.IN30
a[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[15]
a[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[15]
a[16] => Equal0.IN29
a[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[16]
a[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[16]
a[17] => Equal0.IN28
a[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[17]
a[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[17]
a[18] => Equal0.IN27
a[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[0]
a[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[0]
a[19] => Equal0.IN26
a[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[1]
a[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[1]
a[20] => Equal0.IN25
a[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[2]
a[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[2]
a[21] => Equal0.IN24
a[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[3]
a[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[3]
a[22] => Equal0.IN23
a[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[4]
a[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[4]
a[23] => Add2.IN10
a[23] => Equal1.IN7
a[23] => Equal5.IN7
a[24] => Add2.IN9
a[24] => Equal1.IN6
a[24] => Equal5.IN6
a[25] => Add2.IN8
a[25] => Equal1.IN5
a[25] => Equal5.IN5
a[26] => Add2.IN7
a[26] => Equal1.IN4
a[26] => Equal5.IN4
a[27] => Add2.IN6
a[27] => Equal1.IN3
a[27] => Equal5.IN3
a[28] => Add2.IN5
a[28] => Equal1.IN2
a[28] => Equal5.IN2
a[29] => Add2.IN4
a[29] => Equal1.IN1
a[29] => Equal5.IN1
a[30] => Add2.IN3
a[30] => Equal1.IN0
a[30] => Equal5.IN0
a[31] => signR_uid48_fpMulTest_qi[0].IN0
b[0] => Equal3.IN45
b[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[0]
b[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[0]
b[1] => Equal3.IN44
b[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[1]
b[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[1]
b[2] => Equal3.IN43
b[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[2]
b[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[2]
b[3] => Equal3.IN42
b[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[3]
b[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[3]
b[4] => Equal3.IN41
b[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[4]
b[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[4]
b[5] => Equal3.IN40
b[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[5]
b[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[5]
b[6] => Equal3.IN39
b[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[6]
b[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[6]
b[7] => Equal3.IN38
b[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[7]
b[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[7]
b[8] => Equal3.IN37
b[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[8]
b[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[8]
b[9] => Equal3.IN36
b[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[9]
b[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[9]
b[10] => Equal3.IN35
b[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[10]
b[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[10]
b[11] => Equal3.IN34
b[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[11]
b[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[11]
b[12] => Equal3.IN33
b[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[12]
b[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[12]
b[13] => Equal3.IN32
b[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[13]
b[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[13]
b[14] => Equal3.IN31
b[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[14]
b[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[14]
b[15] => Equal3.IN30
b[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[15]
b[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[15]
b[16] => Equal3.IN29
b[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[16]
b[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[16]
b[17] => Equal3.IN28
b[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[17]
b[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[17]
b[18] => Equal3.IN27
b[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[0]
b[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[0]
b[19] => Equal3.IN26
b[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[1]
b[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[1]
b[20] => Equal3.IN25
b[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[2]
b[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[2]
b[21] => Equal3.IN24
b[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[3]
b[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[3]
b[22] => Equal3.IN23
b[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[4]
b[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[4]
b[23] => Add2.IN18
b[23] => Equal2.IN7
b[23] => Equal4.IN7
b[24] => Add2.IN17
b[24] => Equal2.IN6
b[24] => Equal4.IN6
b[25] => Add2.IN16
b[25] => Equal2.IN5
b[25] => Equal4.IN5
b[26] => Add2.IN15
b[26] => Equal2.IN4
b[26] => Equal4.IN4
b[27] => Add2.IN14
b[27] => Equal2.IN3
b[27] => Equal4.IN3
b[28] => Add2.IN13
b[28] => Equal2.IN2
b[28] => Equal4.IN2
b[29] => Add2.IN12
b[29] => Equal2.IN1
b[29] => Equal4.IN1
b[30] => Add2.IN11
b[30] => Equal2.IN0
b[30] => Equal4.IN0
b[31] => signR_uid48_fpMulTest_qi[0].IN1
q[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dspba_delay:signRPostExc_uid102_fpMulTest_delay.xout[0]
clk => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.clk
clk => expSumMBias_uid46_fpMulTest_o[0].CLK
clk => expSumMBias_uid46_fpMulTest_o[1].CLK
clk => expSumMBias_uid46_fpMulTest_o[2].CLK
clk => expSumMBias_uid46_fpMulTest_o[3].CLK
clk => expSumMBias_uid46_fpMulTest_o[4].CLK
clk => expSumMBias_uid46_fpMulTest_o[5].CLK
clk => expSumMBias_uid46_fpMulTest_o[6].CLK
clk => expSumMBias_uid46_fpMulTest_o[7].CLK
clk => expSumMBias_uid46_fpMulTest_o[8].CLK
clk => expSumMBias_uid46_fpMulTest_o[9].CLK
clk => expSumMBias_uid46_fpMulTest_o[10].CLK
clk => expSum_uid44_fpMulTest_o[0].CLK
clk => expSum_uid44_fpMulTest_o[1].CLK
clk => expSum_uid44_fpMulTest_o[2].CLK
clk => expSum_uid44_fpMulTest_o[3].CLK
clk => expSum_uid44_fpMulTest_o[4].CLK
clk => expSum_uid44_fpMulTest_o[5].CLK
clk => expSum_uid44_fpMulTest_o[6].CLK
clk => expSum_uid44_fpMulTest_o[7].CLK
clk => expSum_uid44_fpMulTest_o[8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[23].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[24].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[25].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[26].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[27].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[28].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[29].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[30].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[31].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[32].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[33].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[34].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[35].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[36].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[37].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[38].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[39].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[40].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[41].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[42].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[43].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[44].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[45].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[46].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[47].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[48].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[49].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[50].CLK
clk => dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6.clk
clk => dspba_delay:expXIsMax_uid16_fpMulTest_delay.clk
clk => dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6.clk
clk => dspba_delay:excZ_y_uid29_fpMulTest_delay.clk
clk => dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.clk
clk => dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6.clk
clk => dspba_delay:expXIsMax_uid30_fpMulTest_delay.clk
clk => dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6.clk
clk => dspba_delay:excZ_x_uid15_fpMulTest_delay.clk
clk => dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6.clk
clk => dspba_delay:signR_uid48_fpMulTest_delay.clk
clk => dspba_delay:redist8_signR_uid48_fpMulTest_q_6.clk
clk => dspba_delay:signRPostExc_uid102_fpMulTest_delay.clk
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.CLOCK
clk => dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1.clk
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.CLOCK
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.CLOCK
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.CLOCK
clk => dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1.clk
clk => dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1.clk
clk => dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay.clk
clk => dspba_delay:redist9_expSum_uid44_fpMulTest_q_4.clk
clk => dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1.clk
clk => dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1.clk
clk => dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1.clk
clk => dspba_delay:redist2_concExc_uid90_fpMulTest_q_1.clk
clk => dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2.clk
areset => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.aclr
areset => expSumMBias_uid46_fpMulTest_o[0].ACLR
areset => expSumMBias_uid46_fpMulTest_o[1].ACLR
areset => expSumMBias_uid46_fpMulTest_o[2].ACLR
areset => expSumMBias_uid46_fpMulTest_o[3].ACLR
areset => expSumMBias_uid46_fpMulTest_o[4].ACLR
areset => expSumMBias_uid46_fpMulTest_o[5].ACLR
areset => expSumMBias_uid46_fpMulTest_o[6].ACLR
areset => expSumMBias_uid46_fpMulTest_o[7].ACLR
areset => expSumMBias_uid46_fpMulTest_o[8].ACLR
areset => expSumMBias_uid46_fpMulTest_o[9].ACLR
areset => expSumMBias_uid46_fpMulTest_o[10].ACLR
areset => expSum_uid44_fpMulTest_o[0].ACLR
areset => expSum_uid44_fpMulTest_o[1].ACLR
areset => expSum_uid44_fpMulTest_o[2].ACLR
areset => expSum_uid44_fpMulTest_o[3].ACLR
areset => expSum_uid44_fpMulTest_o[4].ACLR
areset => expSum_uid44_fpMulTest_o[5].ACLR
areset => expSum_uid44_fpMulTest_o[6].ACLR
areset => expSum_uid44_fpMulTest_o[7].ACLR
areset => expSum_uid44_fpMulTest_o[8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[23].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[24].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[25].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[26].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[27].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[28].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[29].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[30].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[31].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[32].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[33].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[34].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[35].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[36].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[37].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[38].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[39].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[40].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[41].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[42].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[43].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[44].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[45].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[46].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[47].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[48].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[49].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[50].ACLR
areset => dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6.aclr
areset => dspba_delay:expXIsMax_uid16_fpMulTest_delay.aclr
areset => dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6.aclr
areset => dspba_delay:excZ_y_uid29_fpMulTest_delay.aclr
areset => dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.aclr
areset => dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6.aclr
areset => dspba_delay:expXIsMax_uid30_fpMulTest_delay.aclr
areset => dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6.aclr
areset => dspba_delay:excZ_x_uid15_fpMulTest_delay.aclr
areset => dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6.aclr
areset => dspba_delay:signR_uid48_fpMulTest_delay.aclr
areset => dspba_delay:redist8_signR_uid48_fpMulTest_q_6.aclr
areset => dspba_delay:signRPostExc_uid102_fpMulTest_delay.aclr
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.ACLR
areset => dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1.aclr
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.ACLR
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.ACLR
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.ACLR
areset => dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1.aclr
areset => dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1.aclr
areset => dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay.aclr
areset => dspba_delay:redist9_expSum_uid44_fpMulTest_q_4.aclr
areset => dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1.aclr
areset => dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1.aclr
areset => dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1.aclr
areset => dspba_delay:redist2_concExc_uid90_fpMulTest_q_1.aclr
areset => dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2.aclr


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:signR_uid48_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:redist8_signR_uid48_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:signRPostExc_uid102_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component
dataa[0] => mult_gut:auto_generated.dataa[0]
dataa[1] => mult_gut:auto_generated.dataa[1]
dataa[2] => mult_gut:auto_generated.dataa[2]
dataa[3] => mult_gut:auto_generated.dataa[3]
dataa[4] => mult_gut:auto_generated.dataa[4]
dataa[5] => mult_gut:auto_generated.dataa[5]
dataa[6] => mult_gut:auto_generated.dataa[6]
dataa[7] => mult_gut:auto_generated.dataa[7]
dataa[8] => mult_gut:auto_generated.dataa[8]
dataa[9] => mult_gut:auto_generated.dataa[9]
dataa[10] => mult_gut:auto_generated.dataa[10]
dataa[11] => mult_gut:auto_generated.dataa[11]
dataa[12] => mult_gut:auto_generated.dataa[12]
dataa[13] => mult_gut:auto_generated.dataa[13]
dataa[14] => mult_gut:auto_generated.dataa[14]
dataa[15] => mult_gut:auto_generated.dataa[15]
dataa[16] => mult_gut:auto_generated.dataa[16]
dataa[17] => mult_gut:auto_generated.dataa[17]
datab[0] => mult_gut:auto_generated.datab[0]
datab[1] => mult_gut:auto_generated.datab[1]
datab[2] => mult_gut:auto_generated.datab[2]
datab[3] => mult_gut:auto_generated.datab[3]
datab[4] => mult_gut:auto_generated.datab[4]
datab[5] => mult_gut:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_gut:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_gut:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_gut:auto_generated.result[0]
result[1] <= mult_gut:auto_generated.result[1]
result[2] <= mult_gut:auto_generated.result[2]
result[3] <= mult_gut:auto_generated.result[3]
result[4] <= mult_gut:auto_generated.result[4]
result[5] <= mult_gut:auto_generated.result[5]
result[6] <= mult_gut:auto_generated.result[6]
result[7] <= mult_gut:auto_generated.result[7]
result[8] <= mult_gut:auto_generated.result[8]
result[9] <= mult_gut:auto_generated.result[9]
result[10] <= mult_gut:auto_generated.result[10]
result[11] <= mult_gut:auto_generated.result[11]
result[12] <= mult_gut:auto_generated.result[12]
result[13] <= mult_gut:auto_generated.result[13]
result[14] <= mult_gut:auto_generated.result[14]
result[15] <= mult_gut:auto_generated.result[15]
result[16] <= mult_gut:auto_generated.result[16]
result[17] <= mult_gut:auto_generated.result[17]
result[18] <= mult_gut:auto_generated.result[18]
result[19] <= mult_gut:auto_generated.result[19]
result[20] <= mult_gut:auto_generated.result[20]
result[21] <= mult_gut:auto_generated.result[21]
result[22] <= mult_gut:auto_generated.result[22]
result[23] <= mult_gut:auto_generated.result[23]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component|mult_gut:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component
dataa[0] => mult_gut:auto_generated.dataa[0]
dataa[1] => mult_gut:auto_generated.dataa[1]
dataa[2] => mult_gut:auto_generated.dataa[2]
dataa[3] => mult_gut:auto_generated.dataa[3]
dataa[4] => mult_gut:auto_generated.dataa[4]
dataa[5] => mult_gut:auto_generated.dataa[5]
dataa[6] => mult_gut:auto_generated.dataa[6]
dataa[7] => mult_gut:auto_generated.dataa[7]
dataa[8] => mult_gut:auto_generated.dataa[8]
dataa[9] => mult_gut:auto_generated.dataa[9]
dataa[10] => mult_gut:auto_generated.dataa[10]
dataa[11] => mult_gut:auto_generated.dataa[11]
dataa[12] => mult_gut:auto_generated.dataa[12]
dataa[13] => mult_gut:auto_generated.dataa[13]
dataa[14] => mult_gut:auto_generated.dataa[14]
dataa[15] => mult_gut:auto_generated.dataa[15]
dataa[16] => mult_gut:auto_generated.dataa[16]
dataa[17] => mult_gut:auto_generated.dataa[17]
datab[0] => mult_gut:auto_generated.datab[0]
datab[1] => mult_gut:auto_generated.datab[1]
datab[2] => mult_gut:auto_generated.datab[2]
datab[3] => mult_gut:auto_generated.datab[3]
datab[4] => mult_gut:auto_generated.datab[4]
datab[5] => mult_gut:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_gut:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_gut:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_gut:auto_generated.result[0]
result[1] <= mult_gut:auto_generated.result[1]
result[2] <= mult_gut:auto_generated.result[2]
result[3] <= mult_gut:auto_generated.result[3]
result[4] <= mult_gut:auto_generated.result[4]
result[5] <= mult_gut:auto_generated.result[5]
result[6] <= mult_gut:auto_generated.result[6]
result[7] <= mult_gut:auto_generated.result[7]
result[8] <= mult_gut:auto_generated.result[8]
result[9] <= mult_gut:auto_generated.result[9]
result[10] <= mult_gut:auto_generated.result[10]
result[11] <= mult_gut:auto_generated.result[11]
result[12] <= mult_gut:auto_generated.result[12]
result[13] <= mult_gut:auto_generated.result[13]
result[14] <= mult_gut:auto_generated.result[14]
result[15] <= mult_gut:auto_generated.result[15]
result[16] <= mult_gut:auto_generated.result[16]
result[17] <= mult_gut:auto_generated.result[17]
result[18] <= mult_gut:auto_generated.result[18]
result[19] <= mult_gut:auto_generated.result[19]
result[20] <= mult_gut:auto_generated.result[20]
result[21] <= mult_gut:auto_generated.result[21]
result[22] <= mult_gut:auto_generated.result[22]
result[23] <= mult_gut:auto_generated.result[23]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component|mult_gut:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component
dataa[0] => mult_rlt:auto_generated.dataa[0]
dataa[1] => mult_rlt:auto_generated.dataa[1]
dataa[2] => mult_rlt:auto_generated.dataa[2]
dataa[3] => mult_rlt:auto_generated.dataa[3]
dataa[4] => mult_rlt:auto_generated.dataa[4]
dataa[5] => mult_rlt:auto_generated.dataa[5]
dataa[6] => mult_rlt:auto_generated.dataa[6]
datab[0] => mult_rlt:auto_generated.datab[0]
datab[1] => mult_rlt:auto_generated.datab[1]
datab[2] => mult_rlt:auto_generated.datab[2]
datab[3] => mult_rlt:auto_generated.datab[3]
datab[4] => mult_rlt:auto_generated.datab[4]
datab[5] => mult_rlt:auto_generated.datab[5]
datab[6] => mult_rlt:auto_generated.datab[6]
sum[0] => ~NO_FANOUT~
aclr => mult_rlt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_rlt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_rlt:auto_generated.result[0]
result[1] <= mult_rlt:auto_generated.result[1]
result[2] <= mult_rlt:auto_generated.result[2]
result[3] <= mult_rlt:auto_generated.result[3]
result[4] <= mult_rlt:auto_generated.result[4]
result[5] <= mult_rlt:auto_generated.result[5]
result[6] <= mult_rlt:auto_generated.result[6]
result[7] <= mult_rlt:auto_generated.result[7]
result[8] <= mult_rlt:auto_generated.result[8]
result[9] <= mult_rlt:auto_generated.result[9]
result[10] <= mult_rlt:auto_generated.result[10]
result[11] <= mult_rlt:auto_generated.result[11]
result[12] <= mult_rlt:auto_generated.result[12]
result[13] <= mult_rlt:auto_generated.result[13]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component|mult_rlt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component
dataa[0] => mult_60u:auto_generated.dataa[0]
dataa[1] => mult_60u:auto_generated.dataa[1]
dataa[2] => mult_60u:auto_generated.dataa[2]
dataa[3] => mult_60u:auto_generated.dataa[3]
dataa[4] => mult_60u:auto_generated.dataa[4]
dataa[5] => mult_60u:auto_generated.dataa[5]
dataa[6] => mult_60u:auto_generated.dataa[6]
dataa[7] => mult_60u:auto_generated.dataa[7]
dataa[8] => mult_60u:auto_generated.dataa[8]
dataa[9] => mult_60u:auto_generated.dataa[9]
dataa[10] => mult_60u:auto_generated.dataa[10]
dataa[11] => mult_60u:auto_generated.dataa[11]
dataa[12] => mult_60u:auto_generated.dataa[12]
dataa[13] => mult_60u:auto_generated.dataa[13]
dataa[14] => mult_60u:auto_generated.dataa[14]
dataa[15] => mult_60u:auto_generated.dataa[15]
dataa[16] => mult_60u:auto_generated.dataa[16]
dataa[17] => mult_60u:auto_generated.dataa[17]
datab[0] => mult_60u:auto_generated.datab[0]
datab[1] => mult_60u:auto_generated.datab[1]
datab[2] => mult_60u:auto_generated.datab[2]
datab[3] => mult_60u:auto_generated.datab[3]
datab[4] => mult_60u:auto_generated.datab[4]
datab[5] => mult_60u:auto_generated.datab[5]
datab[6] => mult_60u:auto_generated.datab[6]
datab[7] => mult_60u:auto_generated.datab[7]
datab[8] => mult_60u:auto_generated.datab[8]
datab[9] => mult_60u:auto_generated.datab[9]
datab[10] => mult_60u:auto_generated.datab[10]
datab[11] => mult_60u:auto_generated.datab[11]
datab[12] => mult_60u:auto_generated.datab[12]
datab[13] => mult_60u:auto_generated.datab[13]
datab[14] => mult_60u:auto_generated.datab[14]
datab[15] => mult_60u:auto_generated.datab[15]
datab[16] => mult_60u:auto_generated.datab[16]
datab[17] => mult_60u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_60u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_60u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_60u:auto_generated.result[0]
result[1] <= mult_60u:auto_generated.result[1]
result[2] <= mult_60u:auto_generated.result[2]
result[3] <= mult_60u:auto_generated.result[3]
result[4] <= mult_60u:auto_generated.result[4]
result[5] <= mult_60u:auto_generated.result[5]
result[6] <= mult_60u:auto_generated.result[6]
result[7] <= mult_60u:auto_generated.result[7]
result[8] <= mult_60u:auto_generated.result[8]
result[9] <= mult_60u:auto_generated.result[9]
result[10] <= mult_60u:auto_generated.result[10]
result[11] <= mult_60u:auto_generated.result[11]
result[12] <= mult_60u:auto_generated.result[12]
result[13] <= mult_60u:auto_generated.result[13]
result[14] <= mult_60u:auto_generated.result[14]
result[15] <= mult_60u:auto_generated.result[15]
result[16] <= mult_60u:auto_generated.result[16]
result[17] <= mult_60u:auto_generated.result[17]
result[18] <= mult_60u:auto_generated.result[18]
result[19] <= mult_60u:auto_generated.result[19]
result[20] <= mult_60u:auto_generated.result[20]
result[21] <= mult_60u:auto_generated.result[21]
result[22] <= mult_60u:auto_generated.result[22]
result[23] <= mult_60u:auto_generated.result[23]
result[24] <= mult_60u:auto_generated.result[24]
result[25] <= mult_60u:auto_generated.result[25]
result[26] <= mult_60u:auto_generated.result[26]
result[27] <= mult_60u:auto_generated.result[27]
result[28] <= mult_60u:auto_generated.result[28]
result[29] <= mult_60u:auto_generated.result[29]
result[30] <= mult_60u:auto_generated.result[30]
result[31] <= mult_60u:auto_generated.result[31]
result[32] <= mult_60u:auto_generated.result[32]
result[33] <= mult_60u:auto_generated.result[33]
result[34] <= mult_60u:auto_generated.result[34]
result[35] <= mult_60u:auto_generated.result[35]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component|mult_60u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:redist9_expSum_uid44_fpMulTest_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:redist2_concExc_uid90_fpMulTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult3|MultFP32_0002:multfp32_inst|dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4
clk => MultFP32_0002:multfp32_inst.clk
areset => MultFP32_0002:multfp32_inst.areset
a[0] => MultFP32_0002:multfp32_inst.a[0]
a[1] => MultFP32_0002:multfp32_inst.a[1]
a[2] => MultFP32_0002:multfp32_inst.a[2]
a[3] => MultFP32_0002:multfp32_inst.a[3]
a[4] => MultFP32_0002:multfp32_inst.a[4]
a[5] => MultFP32_0002:multfp32_inst.a[5]
a[6] => MultFP32_0002:multfp32_inst.a[6]
a[7] => MultFP32_0002:multfp32_inst.a[7]
a[8] => MultFP32_0002:multfp32_inst.a[8]
a[9] => MultFP32_0002:multfp32_inst.a[9]
a[10] => MultFP32_0002:multfp32_inst.a[10]
a[11] => MultFP32_0002:multfp32_inst.a[11]
a[12] => MultFP32_0002:multfp32_inst.a[12]
a[13] => MultFP32_0002:multfp32_inst.a[13]
a[14] => MultFP32_0002:multfp32_inst.a[14]
a[15] => MultFP32_0002:multfp32_inst.a[15]
a[16] => MultFP32_0002:multfp32_inst.a[16]
a[17] => MultFP32_0002:multfp32_inst.a[17]
a[18] => MultFP32_0002:multfp32_inst.a[18]
a[19] => MultFP32_0002:multfp32_inst.a[19]
a[20] => MultFP32_0002:multfp32_inst.a[20]
a[21] => MultFP32_0002:multfp32_inst.a[21]
a[22] => MultFP32_0002:multfp32_inst.a[22]
a[23] => MultFP32_0002:multfp32_inst.a[23]
a[24] => MultFP32_0002:multfp32_inst.a[24]
a[25] => MultFP32_0002:multfp32_inst.a[25]
a[26] => MultFP32_0002:multfp32_inst.a[26]
a[27] => MultFP32_0002:multfp32_inst.a[27]
a[28] => MultFP32_0002:multfp32_inst.a[28]
a[29] => MultFP32_0002:multfp32_inst.a[29]
a[30] => MultFP32_0002:multfp32_inst.a[30]
a[31] => MultFP32_0002:multfp32_inst.a[31]
b[0] => MultFP32_0002:multfp32_inst.b[0]
b[1] => MultFP32_0002:multfp32_inst.b[1]
b[2] => MultFP32_0002:multfp32_inst.b[2]
b[3] => MultFP32_0002:multfp32_inst.b[3]
b[4] => MultFP32_0002:multfp32_inst.b[4]
b[5] => MultFP32_0002:multfp32_inst.b[5]
b[6] => MultFP32_0002:multfp32_inst.b[6]
b[7] => MultFP32_0002:multfp32_inst.b[7]
b[8] => MultFP32_0002:multfp32_inst.b[8]
b[9] => MultFP32_0002:multfp32_inst.b[9]
b[10] => MultFP32_0002:multfp32_inst.b[10]
b[11] => MultFP32_0002:multfp32_inst.b[11]
b[12] => MultFP32_0002:multfp32_inst.b[12]
b[13] => MultFP32_0002:multfp32_inst.b[13]
b[14] => MultFP32_0002:multfp32_inst.b[14]
b[15] => MultFP32_0002:multfp32_inst.b[15]
b[16] => MultFP32_0002:multfp32_inst.b[16]
b[17] => MultFP32_0002:multfp32_inst.b[17]
b[18] => MultFP32_0002:multfp32_inst.b[18]
b[19] => MultFP32_0002:multfp32_inst.b[19]
b[20] => MultFP32_0002:multfp32_inst.b[20]
b[21] => MultFP32_0002:multfp32_inst.b[21]
b[22] => MultFP32_0002:multfp32_inst.b[22]
b[23] => MultFP32_0002:multfp32_inst.b[23]
b[24] => MultFP32_0002:multfp32_inst.b[24]
b[25] => MultFP32_0002:multfp32_inst.b[25]
b[26] => MultFP32_0002:multfp32_inst.b[26]
b[27] => MultFP32_0002:multfp32_inst.b[27]
b[28] => MultFP32_0002:multfp32_inst.b[28]
b[29] => MultFP32_0002:multfp32_inst.b[29]
b[30] => MultFP32_0002:multfp32_inst.b[30]
b[31] => MultFP32_0002:multfp32_inst.b[31]
q[0] <= MultFP32_0002:multfp32_inst.q[0]
q[1] <= MultFP32_0002:multfp32_inst.q[1]
q[2] <= MultFP32_0002:multfp32_inst.q[2]
q[3] <= MultFP32_0002:multfp32_inst.q[3]
q[4] <= MultFP32_0002:multfp32_inst.q[4]
q[5] <= MultFP32_0002:multfp32_inst.q[5]
q[6] <= MultFP32_0002:multfp32_inst.q[6]
q[7] <= MultFP32_0002:multfp32_inst.q[7]
q[8] <= MultFP32_0002:multfp32_inst.q[8]
q[9] <= MultFP32_0002:multfp32_inst.q[9]
q[10] <= MultFP32_0002:multfp32_inst.q[10]
q[11] <= MultFP32_0002:multfp32_inst.q[11]
q[12] <= MultFP32_0002:multfp32_inst.q[12]
q[13] <= MultFP32_0002:multfp32_inst.q[13]
q[14] <= MultFP32_0002:multfp32_inst.q[14]
q[15] <= MultFP32_0002:multfp32_inst.q[15]
q[16] <= MultFP32_0002:multfp32_inst.q[16]
q[17] <= MultFP32_0002:multfp32_inst.q[17]
q[18] <= MultFP32_0002:multfp32_inst.q[18]
q[19] <= MultFP32_0002:multfp32_inst.q[19]
q[20] <= MultFP32_0002:multfp32_inst.q[20]
q[21] <= MultFP32_0002:multfp32_inst.q[21]
q[22] <= MultFP32_0002:multfp32_inst.q[22]
q[23] <= MultFP32_0002:multfp32_inst.q[23]
q[24] <= MultFP32_0002:multfp32_inst.q[24]
q[25] <= MultFP32_0002:multfp32_inst.q[25]
q[26] <= MultFP32_0002:multfp32_inst.q[26]
q[27] <= MultFP32_0002:multfp32_inst.q[27]
q[28] <= MultFP32_0002:multfp32_inst.q[28]
q[29] <= MultFP32_0002:multfp32_inst.q[29]
q[30] <= MultFP32_0002:multfp32_inst.q[30]
q[31] <= MultFP32_0002:multfp32_inst.q[31]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst
a[0] => Equal0.IN45
a[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[0]
a[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[0]
a[1] => Equal0.IN44
a[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[1]
a[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[1]
a[2] => Equal0.IN43
a[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[2]
a[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[2]
a[3] => Equal0.IN42
a[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[3]
a[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[3]
a[4] => Equal0.IN41
a[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[4]
a[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[4]
a[5] => Equal0.IN40
a[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[5]
a[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[5]
a[6] => Equal0.IN39
a[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[6]
a[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[6]
a[7] => Equal0.IN38
a[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[7]
a[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[7]
a[8] => Equal0.IN37
a[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[8]
a[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[8]
a[9] => Equal0.IN36
a[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[9]
a[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[9]
a[10] => Equal0.IN35
a[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[10]
a[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[10]
a[11] => Equal0.IN34
a[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[11]
a[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[11]
a[12] => Equal0.IN33
a[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[12]
a[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[12]
a[13] => Equal0.IN32
a[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[13]
a[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[13]
a[14] => Equal0.IN31
a[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[14]
a[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[14]
a[15] => Equal0.IN30
a[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[15]
a[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[15]
a[16] => Equal0.IN29
a[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[16]
a[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[16]
a[17] => Equal0.IN28
a[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[17]
a[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[17]
a[18] => Equal0.IN27
a[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[0]
a[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[0]
a[19] => Equal0.IN26
a[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[1]
a[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[1]
a[20] => Equal0.IN25
a[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[2]
a[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[2]
a[21] => Equal0.IN24
a[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[3]
a[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[3]
a[22] => Equal0.IN23
a[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[4]
a[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[4]
a[23] => Add2.IN10
a[23] => Equal1.IN7
a[23] => Equal5.IN7
a[24] => Add2.IN9
a[24] => Equal1.IN6
a[24] => Equal5.IN6
a[25] => Add2.IN8
a[25] => Equal1.IN5
a[25] => Equal5.IN5
a[26] => Add2.IN7
a[26] => Equal1.IN4
a[26] => Equal5.IN4
a[27] => Add2.IN6
a[27] => Equal1.IN3
a[27] => Equal5.IN3
a[28] => Add2.IN5
a[28] => Equal1.IN2
a[28] => Equal5.IN2
a[29] => Add2.IN4
a[29] => Equal1.IN1
a[29] => Equal5.IN1
a[30] => Add2.IN3
a[30] => Equal1.IN0
a[30] => Equal5.IN0
a[31] => signR_uid48_fpMulTest_qi[0].IN0
b[0] => Equal3.IN45
b[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[0]
b[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[0]
b[1] => Equal3.IN44
b[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[1]
b[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[1]
b[2] => Equal3.IN43
b[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[2]
b[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[2]
b[3] => Equal3.IN42
b[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[3]
b[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[3]
b[4] => Equal3.IN41
b[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[4]
b[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[4]
b[5] => Equal3.IN40
b[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[5]
b[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[5]
b[6] => Equal3.IN39
b[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[6]
b[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[6]
b[7] => Equal3.IN38
b[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[7]
b[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[7]
b[8] => Equal3.IN37
b[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[8]
b[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[8]
b[9] => Equal3.IN36
b[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[9]
b[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[9]
b[10] => Equal3.IN35
b[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[10]
b[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[10]
b[11] => Equal3.IN34
b[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[11]
b[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[11]
b[12] => Equal3.IN33
b[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[12]
b[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[12]
b[13] => Equal3.IN32
b[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[13]
b[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[13]
b[14] => Equal3.IN31
b[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[14]
b[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[14]
b[15] => Equal3.IN30
b[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[15]
b[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[15]
b[16] => Equal3.IN29
b[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[16]
b[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[16]
b[17] => Equal3.IN28
b[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[17]
b[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[17]
b[18] => Equal3.IN27
b[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[0]
b[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[0]
b[19] => Equal3.IN26
b[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[1]
b[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[1]
b[20] => Equal3.IN25
b[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[2]
b[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[2]
b[21] => Equal3.IN24
b[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[3]
b[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[3]
b[22] => Equal3.IN23
b[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[4]
b[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[4]
b[23] => Add2.IN18
b[23] => Equal2.IN7
b[23] => Equal4.IN7
b[24] => Add2.IN17
b[24] => Equal2.IN6
b[24] => Equal4.IN6
b[25] => Add2.IN16
b[25] => Equal2.IN5
b[25] => Equal4.IN5
b[26] => Add2.IN15
b[26] => Equal2.IN4
b[26] => Equal4.IN4
b[27] => Add2.IN14
b[27] => Equal2.IN3
b[27] => Equal4.IN3
b[28] => Add2.IN13
b[28] => Equal2.IN2
b[28] => Equal4.IN2
b[29] => Add2.IN12
b[29] => Equal2.IN1
b[29] => Equal4.IN1
b[30] => Add2.IN11
b[30] => Equal2.IN0
b[30] => Equal4.IN0
b[31] => signR_uid48_fpMulTest_qi[0].IN1
q[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dspba_delay:signRPostExc_uid102_fpMulTest_delay.xout[0]
clk => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.clk
clk => expSumMBias_uid46_fpMulTest_o[0].CLK
clk => expSumMBias_uid46_fpMulTest_o[1].CLK
clk => expSumMBias_uid46_fpMulTest_o[2].CLK
clk => expSumMBias_uid46_fpMulTest_o[3].CLK
clk => expSumMBias_uid46_fpMulTest_o[4].CLK
clk => expSumMBias_uid46_fpMulTest_o[5].CLK
clk => expSumMBias_uid46_fpMulTest_o[6].CLK
clk => expSumMBias_uid46_fpMulTest_o[7].CLK
clk => expSumMBias_uid46_fpMulTest_o[8].CLK
clk => expSumMBias_uid46_fpMulTest_o[9].CLK
clk => expSumMBias_uid46_fpMulTest_o[10].CLK
clk => expSum_uid44_fpMulTest_o[0].CLK
clk => expSum_uid44_fpMulTest_o[1].CLK
clk => expSum_uid44_fpMulTest_o[2].CLK
clk => expSum_uid44_fpMulTest_o[3].CLK
clk => expSum_uid44_fpMulTest_o[4].CLK
clk => expSum_uid44_fpMulTest_o[5].CLK
clk => expSum_uid44_fpMulTest_o[6].CLK
clk => expSum_uid44_fpMulTest_o[7].CLK
clk => expSum_uid44_fpMulTest_o[8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[23].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[24].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[25].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[26].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[27].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[28].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[29].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[30].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[31].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[32].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[33].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[34].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[35].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[36].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[37].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[38].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[39].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[40].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[41].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[42].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[43].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[44].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[45].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[46].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[47].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[48].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[49].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[50].CLK
clk => dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6.clk
clk => dspba_delay:expXIsMax_uid16_fpMulTest_delay.clk
clk => dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6.clk
clk => dspba_delay:excZ_y_uid29_fpMulTest_delay.clk
clk => dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.clk
clk => dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6.clk
clk => dspba_delay:expXIsMax_uid30_fpMulTest_delay.clk
clk => dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6.clk
clk => dspba_delay:excZ_x_uid15_fpMulTest_delay.clk
clk => dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6.clk
clk => dspba_delay:signR_uid48_fpMulTest_delay.clk
clk => dspba_delay:redist8_signR_uid48_fpMulTest_q_6.clk
clk => dspba_delay:signRPostExc_uid102_fpMulTest_delay.clk
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.CLOCK
clk => dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1.clk
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.CLOCK
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.CLOCK
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.CLOCK
clk => dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1.clk
clk => dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1.clk
clk => dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay.clk
clk => dspba_delay:redist9_expSum_uid44_fpMulTest_q_4.clk
clk => dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1.clk
clk => dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1.clk
clk => dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1.clk
clk => dspba_delay:redist2_concExc_uid90_fpMulTest_q_1.clk
clk => dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2.clk
areset => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.aclr
areset => expSumMBias_uid46_fpMulTest_o[0].ACLR
areset => expSumMBias_uid46_fpMulTest_o[1].ACLR
areset => expSumMBias_uid46_fpMulTest_o[2].ACLR
areset => expSumMBias_uid46_fpMulTest_o[3].ACLR
areset => expSumMBias_uid46_fpMulTest_o[4].ACLR
areset => expSumMBias_uid46_fpMulTest_o[5].ACLR
areset => expSumMBias_uid46_fpMulTest_o[6].ACLR
areset => expSumMBias_uid46_fpMulTest_o[7].ACLR
areset => expSumMBias_uid46_fpMulTest_o[8].ACLR
areset => expSumMBias_uid46_fpMulTest_o[9].ACLR
areset => expSumMBias_uid46_fpMulTest_o[10].ACLR
areset => expSum_uid44_fpMulTest_o[0].ACLR
areset => expSum_uid44_fpMulTest_o[1].ACLR
areset => expSum_uid44_fpMulTest_o[2].ACLR
areset => expSum_uid44_fpMulTest_o[3].ACLR
areset => expSum_uid44_fpMulTest_o[4].ACLR
areset => expSum_uid44_fpMulTest_o[5].ACLR
areset => expSum_uid44_fpMulTest_o[6].ACLR
areset => expSum_uid44_fpMulTest_o[7].ACLR
areset => expSum_uid44_fpMulTest_o[8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[23].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[24].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[25].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[26].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[27].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[28].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[29].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[30].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[31].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[32].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[33].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[34].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[35].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[36].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[37].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[38].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[39].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[40].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[41].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[42].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[43].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[44].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[45].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[46].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[47].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[48].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[49].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[50].ACLR
areset => dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6.aclr
areset => dspba_delay:expXIsMax_uid16_fpMulTest_delay.aclr
areset => dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6.aclr
areset => dspba_delay:excZ_y_uid29_fpMulTest_delay.aclr
areset => dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.aclr
areset => dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6.aclr
areset => dspba_delay:expXIsMax_uid30_fpMulTest_delay.aclr
areset => dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6.aclr
areset => dspba_delay:excZ_x_uid15_fpMulTest_delay.aclr
areset => dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6.aclr
areset => dspba_delay:signR_uid48_fpMulTest_delay.aclr
areset => dspba_delay:redist8_signR_uid48_fpMulTest_q_6.aclr
areset => dspba_delay:signRPostExc_uid102_fpMulTest_delay.aclr
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.ACLR
areset => dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1.aclr
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.ACLR
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.ACLR
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.ACLR
areset => dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1.aclr
areset => dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1.aclr
areset => dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay.aclr
areset => dspba_delay:redist9_expSum_uid44_fpMulTest_q_4.aclr
areset => dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1.aclr
areset => dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1.aclr
areset => dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1.aclr
areset => dspba_delay:redist2_concExc_uid90_fpMulTest_q_1.aclr
areset => dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2.aclr


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:signR_uid48_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:redist8_signR_uid48_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:signRPostExc_uid102_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component
dataa[0] => mult_gut:auto_generated.dataa[0]
dataa[1] => mult_gut:auto_generated.dataa[1]
dataa[2] => mult_gut:auto_generated.dataa[2]
dataa[3] => mult_gut:auto_generated.dataa[3]
dataa[4] => mult_gut:auto_generated.dataa[4]
dataa[5] => mult_gut:auto_generated.dataa[5]
dataa[6] => mult_gut:auto_generated.dataa[6]
dataa[7] => mult_gut:auto_generated.dataa[7]
dataa[8] => mult_gut:auto_generated.dataa[8]
dataa[9] => mult_gut:auto_generated.dataa[9]
dataa[10] => mult_gut:auto_generated.dataa[10]
dataa[11] => mult_gut:auto_generated.dataa[11]
dataa[12] => mult_gut:auto_generated.dataa[12]
dataa[13] => mult_gut:auto_generated.dataa[13]
dataa[14] => mult_gut:auto_generated.dataa[14]
dataa[15] => mult_gut:auto_generated.dataa[15]
dataa[16] => mult_gut:auto_generated.dataa[16]
dataa[17] => mult_gut:auto_generated.dataa[17]
datab[0] => mult_gut:auto_generated.datab[0]
datab[1] => mult_gut:auto_generated.datab[1]
datab[2] => mult_gut:auto_generated.datab[2]
datab[3] => mult_gut:auto_generated.datab[3]
datab[4] => mult_gut:auto_generated.datab[4]
datab[5] => mult_gut:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_gut:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_gut:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_gut:auto_generated.result[0]
result[1] <= mult_gut:auto_generated.result[1]
result[2] <= mult_gut:auto_generated.result[2]
result[3] <= mult_gut:auto_generated.result[3]
result[4] <= mult_gut:auto_generated.result[4]
result[5] <= mult_gut:auto_generated.result[5]
result[6] <= mult_gut:auto_generated.result[6]
result[7] <= mult_gut:auto_generated.result[7]
result[8] <= mult_gut:auto_generated.result[8]
result[9] <= mult_gut:auto_generated.result[9]
result[10] <= mult_gut:auto_generated.result[10]
result[11] <= mult_gut:auto_generated.result[11]
result[12] <= mult_gut:auto_generated.result[12]
result[13] <= mult_gut:auto_generated.result[13]
result[14] <= mult_gut:auto_generated.result[14]
result[15] <= mult_gut:auto_generated.result[15]
result[16] <= mult_gut:auto_generated.result[16]
result[17] <= mult_gut:auto_generated.result[17]
result[18] <= mult_gut:auto_generated.result[18]
result[19] <= mult_gut:auto_generated.result[19]
result[20] <= mult_gut:auto_generated.result[20]
result[21] <= mult_gut:auto_generated.result[21]
result[22] <= mult_gut:auto_generated.result[22]
result[23] <= mult_gut:auto_generated.result[23]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component|mult_gut:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component
dataa[0] => mult_gut:auto_generated.dataa[0]
dataa[1] => mult_gut:auto_generated.dataa[1]
dataa[2] => mult_gut:auto_generated.dataa[2]
dataa[3] => mult_gut:auto_generated.dataa[3]
dataa[4] => mult_gut:auto_generated.dataa[4]
dataa[5] => mult_gut:auto_generated.dataa[5]
dataa[6] => mult_gut:auto_generated.dataa[6]
dataa[7] => mult_gut:auto_generated.dataa[7]
dataa[8] => mult_gut:auto_generated.dataa[8]
dataa[9] => mult_gut:auto_generated.dataa[9]
dataa[10] => mult_gut:auto_generated.dataa[10]
dataa[11] => mult_gut:auto_generated.dataa[11]
dataa[12] => mult_gut:auto_generated.dataa[12]
dataa[13] => mult_gut:auto_generated.dataa[13]
dataa[14] => mult_gut:auto_generated.dataa[14]
dataa[15] => mult_gut:auto_generated.dataa[15]
dataa[16] => mult_gut:auto_generated.dataa[16]
dataa[17] => mult_gut:auto_generated.dataa[17]
datab[0] => mult_gut:auto_generated.datab[0]
datab[1] => mult_gut:auto_generated.datab[1]
datab[2] => mult_gut:auto_generated.datab[2]
datab[3] => mult_gut:auto_generated.datab[3]
datab[4] => mult_gut:auto_generated.datab[4]
datab[5] => mult_gut:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_gut:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_gut:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_gut:auto_generated.result[0]
result[1] <= mult_gut:auto_generated.result[1]
result[2] <= mult_gut:auto_generated.result[2]
result[3] <= mult_gut:auto_generated.result[3]
result[4] <= mult_gut:auto_generated.result[4]
result[5] <= mult_gut:auto_generated.result[5]
result[6] <= mult_gut:auto_generated.result[6]
result[7] <= mult_gut:auto_generated.result[7]
result[8] <= mult_gut:auto_generated.result[8]
result[9] <= mult_gut:auto_generated.result[9]
result[10] <= mult_gut:auto_generated.result[10]
result[11] <= mult_gut:auto_generated.result[11]
result[12] <= mult_gut:auto_generated.result[12]
result[13] <= mult_gut:auto_generated.result[13]
result[14] <= mult_gut:auto_generated.result[14]
result[15] <= mult_gut:auto_generated.result[15]
result[16] <= mult_gut:auto_generated.result[16]
result[17] <= mult_gut:auto_generated.result[17]
result[18] <= mult_gut:auto_generated.result[18]
result[19] <= mult_gut:auto_generated.result[19]
result[20] <= mult_gut:auto_generated.result[20]
result[21] <= mult_gut:auto_generated.result[21]
result[22] <= mult_gut:auto_generated.result[22]
result[23] <= mult_gut:auto_generated.result[23]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component|mult_gut:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component
dataa[0] => mult_rlt:auto_generated.dataa[0]
dataa[1] => mult_rlt:auto_generated.dataa[1]
dataa[2] => mult_rlt:auto_generated.dataa[2]
dataa[3] => mult_rlt:auto_generated.dataa[3]
dataa[4] => mult_rlt:auto_generated.dataa[4]
dataa[5] => mult_rlt:auto_generated.dataa[5]
dataa[6] => mult_rlt:auto_generated.dataa[6]
datab[0] => mult_rlt:auto_generated.datab[0]
datab[1] => mult_rlt:auto_generated.datab[1]
datab[2] => mult_rlt:auto_generated.datab[2]
datab[3] => mult_rlt:auto_generated.datab[3]
datab[4] => mult_rlt:auto_generated.datab[4]
datab[5] => mult_rlt:auto_generated.datab[5]
datab[6] => mult_rlt:auto_generated.datab[6]
sum[0] => ~NO_FANOUT~
aclr => mult_rlt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_rlt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_rlt:auto_generated.result[0]
result[1] <= mult_rlt:auto_generated.result[1]
result[2] <= mult_rlt:auto_generated.result[2]
result[3] <= mult_rlt:auto_generated.result[3]
result[4] <= mult_rlt:auto_generated.result[4]
result[5] <= mult_rlt:auto_generated.result[5]
result[6] <= mult_rlt:auto_generated.result[6]
result[7] <= mult_rlt:auto_generated.result[7]
result[8] <= mult_rlt:auto_generated.result[8]
result[9] <= mult_rlt:auto_generated.result[9]
result[10] <= mult_rlt:auto_generated.result[10]
result[11] <= mult_rlt:auto_generated.result[11]
result[12] <= mult_rlt:auto_generated.result[12]
result[13] <= mult_rlt:auto_generated.result[13]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component|mult_rlt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component
dataa[0] => mult_60u:auto_generated.dataa[0]
dataa[1] => mult_60u:auto_generated.dataa[1]
dataa[2] => mult_60u:auto_generated.dataa[2]
dataa[3] => mult_60u:auto_generated.dataa[3]
dataa[4] => mult_60u:auto_generated.dataa[4]
dataa[5] => mult_60u:auto_generated.dataa[5]
dataa[6] => mult_60u:auto_generated.dataa[6]
dataa[7] => mult_60u:auto_generated.dataa[7]
dataa[8] => mult_60u:auto_generated.dataa[8]
dataa[9] => mult_60u:auto_generated.dataa[9]
dataa[10] => mult_60u:auto_generated.dataa[10]
dataa[11] => mult_60u:auto_generated.dataa[11]
dataa[12] => mult_60u:auto_generated.dataa[12]
dataa[13] => mult_60u:auto_generated.dataa[13]
dataa[14] => mult_60u:auto_generated.dataa[14]
dataa[15] => mult_60u:auto_generated.dataa[15]
dataa[16] => mult_60u:auto_generated.dataa[16]
dataa[17] => mult_60u:auto_generated.dataa[17]
datab[0] => mult_60u:auto_generated.datab[0]
datab[1] => mult_60u:auto_generated.datab[1]
datab[2] => mult_60u:auto_generated.datab[2]
datab[3] => mult_60u:auto_generated.datab[3]
datab[4] => mult_60u:auto_generated.datab[4]
datab[5] => mult_60u:auto_generated.datab[5]
datab[6] => mult_60u:auto_generated.datab[6]
datab[7] => mult_60u:auto_generated.datab[7]
datab[8] => mult_60u:auto_generated.datab[8]
datab[9] => mult_60u:auto_generated.datab[9]
datab[10] => mult_60u:auto_generated.datab[10]
datab[11] => mult_60u:auto_generated.datab[11]
datab[12] => mult_60u:auto_generated.datab[12]
datab[13] => mult_60u:auto_generated.datab[13]
datab[14] => mult_60u:auto_generated.datab[14]
datab[15] => mult_60u:auto_generated.datab[15]
datab[16] => mult_60u:auto_generated.datab[16]
datab[17] => mult_60u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_60u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_60u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_60u:auto_generated.result[0]
result[1] <= mult_60u:auto_generated.result[1]
result[2] <= mult_60u:auto_generated.result[2]
result[3] <= mult_60u:auto_generated.result[3]
result[4] <= mult_60u:auto_generated.result[4]
result[5] <= mult_60u:auto_generated.result[5]
result[6] <= mult_60u:auto_generated.result[6]
result[7] <= mult_60u:auto_generated.result[7]
result[8] <= mult_60u:auto_generated.result[8]
result[9] <= mult_60u:auto_generated.result[9]
result[10] <= mult_60u:auto_generated.result[10]
result[11] <= mult_60u:auto_generated.result[11]
result[12] <= mult_60u:auto_generated.result[12]
result[13] <= mult_60u:auto_generated.result[13]
result[14] <= mult_60u:auto_generated.result[14]
result[15] <= mult_60u:auto_generated.result[15]
result[16] <= mult_60u:auto_generated.result[16]
result[17] <= mult_60u:auto_generated.result[17]
result[18] <= mult_60u:auto_generated.result[18]
result[19] <= mult_60u:auto_generated.result[19]
result[20] <= mult_60u:auto_generated.result[20]
result[21] <= mult_60u:auto_generated.result[21]
result[22] <= mult_60u:auto_generated.result[22]
result[23] <= mult_60u:auto_generated.result[23]
result[24] <= mult_60u:auto_generated.result[24]
result[25] <= mult_60u:auto_generated.result[25]
result[26] <= mult_60u:auto_generated.result[26]
result[27] <= mult_60u:auto_generated.result[27]
result[28] <= mult_60u:auto_generated.result[28]
result[29] <= mult_60u:auto_generated.result[29]
result[30] <= mult_60u:auto_generated.result[30]
result[31] <= mult_60u:auto_generated.result[31]
result[32] <= mult_60u:auto_generated.result[32]
result[33] <= mult_60u:auto_generated.result[33]
result[34] <= mult_60u:auto_generated.result[34]
result[35] <= mult_60u:auto_generated.result[35]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component|mult_60u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:redist9_expSum_uid44_fpMulTest_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:redist2_concExc_uid90_fpMulTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult4|MultFP32_0002:multfp32_inst|dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5
clk => MultFP32_0002:multfp32_inst.clk
areset => MultFP32_0002:multfp32_inst.areset
a[0] => MultFP32_0002:multfp32_inst.a[0]
a[1] => MultFP32_0002:multfp32_inst.a[1]
a[2] => MultFP32_0002:multfp32_inst.a[2]
a[3] => MultFP32_0002:multfp32_inst.a[3]
a[4] => MultFP32_0002:multfp32_inst.a[4]
a[5] => MultFP32_0002:multfp32_inst.a[5]
a[6] => MultFP32_0002:multfp32_inst.a[6]
a[7] => MultFP32_0002:multfp32_inst.a[7]
a[8] => MultFP32_0002:multfp32_inst.a[8]
a[9] => MultFP32_0002:multfp32_inst.a[9]
a[10] => MultFP32_0002:multfp32_inst.a[10]
a[11] => MultFP32_0002:multfp32_inst.a[11]
a[12] => MultFP32_0002:multfp32_inst.a[12]
a[13] => MultFP32_0002:multfp32_inst.a[13]
a[14] => MultFP32_0002:multfp32_inst.a[14]
a[15] => MultFP32_0002:multfp32_inst.a[15]
a[16] => MultFP32_0002:multfp32_inst.a[16]
a[17] => MultFP32_0002:multfp32_inst.a[17]
a[18] => MultFP32_0002:multfp32_inst.a[18]
a[19] => MultFP32_0002:multfp32_inst.a[19]
a[20] => MultFP32_0002:multfp32_inst.a[20]
a[21] => MultFP32_0002:multfp32_inst.a[21]
a[22] => MultFP32_0002:multfp32_inst.a[22]
a[23] => MultFP32_0002:multfp32_inst.a[23]
a[24] => MultFP32_0002:multfp32_inst.a[24]
a[25] => MultFP32_0002:multfp32_inst.a[25]
a[26] => MultFP32_0002:multfp32_inst.a[26]
a[27] => MultFP32_0002:multfp32_inst.a[27]
a[28] => MultFP32_0002:multfp32_inst.a[28]
a[29] => MultFP32_0002:multfp32_inst.a[29]
a[30] => MultFP32_0002:multfp32_inst.a[30]
a[31] => MultFP32_0002:multfp32_inst.a[31]
b[0] => MultFP32_0002:multfp32_inst.b[0]
b[1] => MultFP32_0002:multfp32_inst.b[1]
b[2] => MultFP32_0002:multfp32_inst.b[2]
b[3] => MultFP32_0002:multfp32_inst.b[3]
b[4] => MultFP32_0002:multfp32_inst.b[4]
b[5] => MultFP32_0002:multfp32_inst.b[5]
b[6] => MultFP32_0002:multfp32_inst.b[6]
b[7] => MultFP32_0002:multfp32_inst.b[7]
b[8] => MultFP32_0002:multfp32_inst.b[8]
b[9] => MultFP32_0002:multfp32_inst.b[9]
b[10] => MultFP32_0002:multfp32_inst.b[10]
b[11] => MultFP32_0002:multfp32_inst.b[11]
b[12] => MultFP32_0002:multfp32_inst.b[12]
b[13] => MultFP32_0002:multfp32_inst.b[13]
b[14] => MultFP32_0002:multfp32_inst.b[14]
b[15] => MultFP32_0002:multfp32_inst.b[15]
b[16] => MultFP32_0002:multfp32_inst.b[16]
b[17] => MultFP32_0002:multfp32_inst.b[17]
b[18] => MultFP32_0002:multfp32_inst.b[18]
b[19] => MultFP32_0002:multfp32_inst.b[19]
b[20] => MultFP32_0002:multfp32_inst.b[20]
b[21] => MultFP32_0002:multfp32_inst.b[21]
b[22] => MultFP32_0002:multfp32_inst.b[22]
b[23] => MultFP32_0002:multfp32_inst.b[23]
b[24] => MultFP32_0002:multfp32_inst.b[24]
b[25] => MultFP32_0002:multfp32_inst.b[25]
b[26] => MultFP32_0002:multfp32_inst.b[26]
b[27] => MultFP32_0002:multfp32_inst.b[27]
b[28] => MultFP32_0002:multfp32_inst.b[28]
b[29] => MultFP32_0002:multfp32_inst.b[29]
b[30] => MultFP32_0002:multfp32_inst.b[30]
b[31] => MultFP32_0002:multfp32_inst.b[31]
q[0] <= MultFP32_0002:multfp32_inst.q[0]
q[1] <= MultFP32_0002:multfp32_inst.q[1]
q[2] <= MultFP32_0002:multfp32_inst.q[2]
q[3] <= MultFP32_0002:multfp32_inst.q[3]
q[4] <= MultFP32_0002:multfp32_inst.q[4]
q[5] <= MultFP32_0002:multfp32_inst.q[5]
q[6] <= MultFP32_0002:multfp32_inst.q[6]
q[7] <= MultFP32_0002:multfp32_inst.q[7]
q[8] <= MultFP32_0002:multfp32_inst.q[8]
q[9] <= MultFP32_0002:multfp32_inst.q[9]
q[10] <= MultFP32_0002:multfp32_inst.q[10]
q[11] <= MultFP32_0002:multfp32_inst.q[11]
q[12] <= MultFP32_0002:multfp32_inst.q[12]
q[13] <= MultFP32_0002:multfp32_inst.q[13]
q[14] <= MultFP32_0002:multfp32_inst.q[14]
q[15] <= MultFP32_0002:multfp32_inst.q[15]
q[16] <= MultFP32_0002:multfp32_inst.q[16]
q[17] <= MultFP32_0002:multfp32_inst.q[17]
q[18] <= MultFP32_0002:multfp32_inst.q[18]
q[19] <= MultFP32_0002:multfp32_inst.q[19]
q[20] <= MultFP32_0002:multfp32_inst.q[20]
q[21] <= MultFP32_0002:multfp32_inst.q[21]
q[22] <= MultFP32_0002:multfp32_inst.q[22]
q[23] <= MultFP32_0002:multfp32_inst.q[23]
q[24] <= MultFP32_0002:multfp32_inst.q[24]
q[25] <= MultFP32_0002:multfp32_inst.q[25]
q[26] <= MultFP32_0002:multfp32_inst.q[26]
q[27] <= MultFP32_0002:multfp32_inst.q[27]
q[28] <= MultFP32_0002:multfp32_inst.q[28]
q[29] <= MultFP32_0002:multfp32_inst.q[29]
q[30] <= MultFP32_0002:multfp32_inst.q[30]
q[31] <= MultFP32_0002:multfp32_inst.q[31]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst
a[0] => Equal0.IN45
a[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[0]
a[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[0]
a[1] => Equal0.IN44
a[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[1]
a[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[1]
a[2] => Equal0.IN43
a[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[2]
a[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[2]
a[3] => Equal0.IN42
a[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[3]
a[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[3]
a[4] => Equal0.IN41
a[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[4]
a[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[4]
a[5] => Equal0.IN40
a[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[5]
a[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[5]
a[6] => Equal0.IN39
a[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[6]
a[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[6]
a[7] => Equal0.IN38
a[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[7]
a[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[7]
a[8] => Equal0.IN37
a[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[8]
a[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[8]
a[9] => Equal0.IN36
a[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[9]
a[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[9]
a[10] => Equal0.IN35
a[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[10]
a[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[10]
a[11] => Equal0.IN34
a[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[11]
a[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[11]
a[12] => Equal0.IN33
a[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[12]
a[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[12]
a[13] => Equal0.IN32
a[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[13]
a[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[13]
a[14] => Equal0.IN31
a[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[14]
a[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[14]
a[15] => Equal0.IN30
a[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[15]
a[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[15]
a[16] => Equal0.IN29
a[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[16]
a[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[16]
a[17] => Equal0.IN28
a[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[17]
a[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[17]
a[18] => Equal0.IN27
a[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[0]
a[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[0]
a[19] => Equal0.IN26
a[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[1]
a[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[1]
a[20] => Equal0.IN25
a[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[2]
a[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[2]
a[21] => Equal0.IN24
a[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[3]
a[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[3]
a[22] => Equal0.IN23
a[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[4]
a[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[4]
a[23] => Add2.IN10
a[23] => Equal1.IN7
a[23] => Equal5.IN7
a[24] => Add2.IN9
a[24] => Equal1.IN6
a[24] => Equal5.IN6
a[25] => Add2.IN8
a[25] => Equal1.IN5
a[25] => Equal5.IN5
a[26] => Add2.IN7
a[26] => Equal1.IN4
a[26] => Equal5.IN4
a[27] => Add2.IN6
a[27] => Equal1.IN3
a[27] => Equal5.IN3
a[28] => Add2.IN5
a[28] => Equal1.IN2
a[28] => Equal5.IN2
a[29] => Add2.IN4
a[29] => Equal1.IN1
a[29] => Equal5.IN1
a[30] => Add2.IN3
a[30] => Equal1.IN0
a[30] => Equal5.IN0
a[31] => signR_uid48_fpMulTest_qi[0].IN0
b[0] => Equal3.IN45
b[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[0]
b[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[0]
b[1] => Equal3.IN44
b[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[1]
b[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[1]
b[2] => Equal3.IN43
b[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[2]
b[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[2]
b[3] => Equal3.IN42
b[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[3]
b[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[3]
b[4] => Equal3.IN41
b[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[4]
b[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[4]
b[5] => Equal3.IN40
b[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[5]
b[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[5]
b[6] => Equal3.IN39
b[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[6]
b[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[6]
b[7] => Equal3.IN38
b[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[7]
b[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[7]
b[8] => Equal3.IN37
b[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[8]
b[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[8]
b[9] => Equal3.IN36
b[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[9]
b[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[9]
b[10] => Equal3.IN35
b[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[10]
b[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[10]
b[11] => Equal3.IN34
b[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[11]
b[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[11]
b[12] => Equal3.IN33
b[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[12]
b[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[12]
b[13] => Equal3.IN32
b[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[13]
b[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[13]
b[14] => Equal3.IN31
b[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[14]
b[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[14]
b[15] => Equal3.IN30
b[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[15]
b[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[15]
b[16] => Equal3.IN29
b[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[16]
b[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[16]
b[17] => Equal3.IN28
b[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[17]
b[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[17]
b[18] => Equal3.IN27
b[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[0]
b[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[0]
b[19] => Equal3.IN26
b[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[1]
b[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[1]
b[20] => Equal3.IN25
b[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[2]
b[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[2]
b[21] => Equal3.IN24
b[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[3]
b[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[3]
b[22] => Equal3.IN23
b[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[4]
b[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[4]
b[23] => Add2.IN18
b[23] => Equal2.IN7
b[23] => Equal4.IN7
b[24] => Add2.IN17
b[24] => Equal2.IN6
b[24] => Equal4.IN6
b[25] => Add2.IN16
b[25] => Equal2.IN5
b[25] => Equal4.IN5
b[26] => Add2.IN15
b[26] => Equal2.IN4
b[26] => Equal4.IN4
b[27] => Add2.IN14
b[27] => Equal2.IN3
b[27] => Equal4.IN3
b[28] => Add2.IN13
b[28] => Equal2.IN2
b[28] => Equal4.IN2
b[29] => Add2.IN12
b[29] => Equal2.IN1
b[29] => Equal4.IN1
b[30] => Add2.IN11
b[30] => Equal2.IN0
b[30] => Equal4.IN0
b[31] => signR_uid48_fpMulTest_qi[0].IN1
q[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dspba_delay:signRPostExc_uid102_fpMulTest_delay.xout[0]
clk => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.clk
clk => expSumMBias_uid46_fpMulTest_o[0].CLK
clk => expSumMBias_uid46_fpMulTest_o[1].CLK
clk => expSumMBias_uid46_fpMulTest_o[2].CLK
clk => expSumMBias_uid46_fpMulTest_o[3].CLK
clk => expSumMBias_uid46_fpMulTest_o[4].CLK
clk => expSumMBias_uid46_fpMulTest_o[5].CLK
clk => expSumMBias_uid46_fpMulTest_o[6].CLK
clk => expSumMBias_uid46_fpMulTest_o[7].CLK
clk => expSumMBias_uid46_fpMulTest_o[8].CLK
clk => expSumMBias_uid46_fpMulTest_o[9].CLK
clk => expSumMBias_uid46_fpMulTest_o[10].CLK
clk => expSum_uid44_fpMulTest_o[0].CLK
clk => expSum_uid44_fpMulTest_o[1].CLK
clk => expSum_uid44_fpMulTest_o[2].CLK
clk => expSum_uid44_fpMulTest_o[3].CLK
clk => expSum_uid44_fpMulTest_o[4].CLK
clk => expSum_uid44_fpMulTest_o[5].CLK
clk => expSum_uid44_fpMulTest_o[6].CLK
clk => expSum_uid44_fpMulTest_o[7].CLK
clk => expSum_uid44_fpMulTest_o[8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[23].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[24].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[25].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[26].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[27].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[28].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[29].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[30].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[31].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[32].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[33].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[34].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[35].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[36].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[37].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[38].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[39].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[40].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[41].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[42].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[43].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[44].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[45].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[46].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[47].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[48].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[49].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[50].CLK
clk => dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6.clk
clk => dspba_delay:expXIsMax_uid16_fpMulTest_delay.clk
clk => dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6.clk
clk => dspba_delay:excZ_y_uid29_fpMulTest_delay.clk
clk => dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.clk
clk => dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6.clk
clk => dspba_delay:expXIsMax_uid30_fpMulTest_delay.clk
clk => dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6.clk
clk => dspba_delay:excZ_x_uid15_fpMulTest_delay.clk
clk => dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6.clk
clk => dspba_delay:signR_uid48_fpMulTest_delay.clk
clk => dspba_delay:redist8_signR_uid48_fpMulTest_q_6.clk
clk => dspba_delay:signRPostExc_uid102_fpMulTest_delay.clk
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.CLOCK
clk => dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1.clk
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.CLOCK
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.CLOCK
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.CLOCK
clk => dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1.clk
clk => dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1.clk
clk => dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay.clk
clk => dspba_delay:redist9_expSum_uid44_fpMulTest_q_4.clk
clk => dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1.clk
clk => dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1.clk
clk => dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1.clk
clk => dspba_delay:redist2_concExc_uid90_fpMulTest_q_1.clk
clk => dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2.clk
areset => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.aclr
areset => expSumMBias_uid46_fpMulTest_o[0].ACLR
areset => expSumMBias_uid46_fpMulTest_o[1].ACLR
areset => expSumMBias_uid46_fpMulTest_o[2].ACLR
areset => expSumMBias_uid46_fpMulTest_o[3].ACLR
areset => expSumMBias_uid46_fpMulTest_o[4].ACLR
areset => expSumMBias_uid46_fpMulTest_o[5].ACLR
areset => expSumMBias_uid46_fpMulTest_o[6].ACLR
areset => expSumMBias_uid46_fpMulTest_o[7].ACLR
areset => expSumMBias_uid46_fpMulTest_o[8].ACLR
areset => expSumMBias_uid46_fpMulTest_o[9].ACLR
areset => expSumMBias_uid46_fpMulTest_o[10].ACLR
areset => expSum_uid44_fpMulTest_o[0].ACLR
areset => expSum_uid44_fpMulTest_o[1].ACLR
areset => expSum_uid44_fpMulTest_o[2].ACLR
areset => expSum_uid44_fpMulTest_o[3].ACLR
areset => expSum_uid44_fpMulTest_o[4].ACLR
areset => expSum_uid44_fpMulTest_o[5].ACLR
areset => expSum_uid44_fpMulTest_o[6].ACLR
areset => expSum_uid44_fpMulTest_o[7].ACLR
areset => expSum_uid44_fpMulTest_o[8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[23].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[24].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[25].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[26].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[27].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[28].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[29].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[30].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[31].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[32].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[33].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[34].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[35].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[36].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[37].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[38].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[39].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[40].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[41].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[42].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[43].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[44].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[45].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[46].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[47].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[48].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[49].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[50].ACLR
areset => dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6.aclr
areset => dspba_delay:expXIsMax_uid16_fpMulTest_delay.aclr
areset => dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6.aclr
areset => dspba_delay:excZ_y_uid29_fpMulTest_delay.aclr
areset => dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.aclr
areset => dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6.aclr
areset => dspba_delay:expXIsMax_uid30_fpMulTest_delay.aclr
areset => dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6.aclr
areset => dspba_delay:excZ_x_uid15_fpMulTest_delay.aclr
areset => dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6.aclr
areset => dspba_delay:signR_uid48_fpMulTest_delay.aclr
areset => dspba_delay:redist8_signR_uid48_fpMulTest_q_6.aclr
areset => dspba_delay:signRPostExc_uid102_fpMulTest_delay.aclr
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.ACLR
areset => dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1.aclr
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.ACLR
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.ACLR
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.ACLR
areset => dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1.aclr
areset => dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1.aclr
areset => dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay.aclr
areset => dspba_delay:redist9_expSum_uid44_fpMulTest_q_4.aclr
areset => dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1.aclr
areset => dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1.aclr
areset => dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1.aclr
areset => dspba_delay:redist2_concExc_uid90_fpMulTest_q_1.aclr
areset => dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2.aclr


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:signR_uid48_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:redist8_signR_uid48_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:signRPostExc_uid102_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component
dataa[0] => mult_gut:auto_generated.dataa[0]
dataa[1] => mult_gut:auto_generated.dataa[1]
dataa[2] => mult_gut:auto_generated.dataa[2]
dataa[3] => mult_gut:auto_generated.dataa[3]
dataa[4] => mult_gut:auto_generated.dataa[4]
dataa[5] => mult_gut:auto_generated.dataa[5]
dataa[6] => mult_gut:auto_generated.dataa[6]
dataa[7] => mult_gut:auto_generated.dataa[7]
dataa[8] => mult_gut:auto_generated.dataa[8]
dataa[9] => mult_gut:auto_generated.dataa[9]
dataa[10] => mult_gut:auto_generated.dataa[10]
dataa[11] => mult_gut:auto_generated.dataa[11]
dataa[12] => mult_gut:auto_generated.dataa[12]
dataa[13] => mult_gut:auto_generated.dataa[13]
dataa[14] => mult_gut:auto_generated.dataa[14]
dataa[15] => mult_gut:auto_generated.dataa[15]
dataa[16] => mult_gut:auto_generated.dataa[16]
dataa[17] => mult_gut:auto_generated.dataa[17]
datab[0] => mult_gut:auto_generated.datab[0]
datab[1] => mult_gut:auto_generated.datab[1]
datab[2] => mult_gut:auto_generated.datab[2]
datab[3] => mult_gut:auto_generated.datab[3]
datab[4] => mult_gut:auto_generated.datab[4]
datab[5] => mult_gut:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_gut:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_gut:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_gut:auto_generated.result[0]
result[1] <= mult_gut:auto_generated.result[1]
result[2] <= mult_gut:auto_generated.result[2]
result[3] <= mult_gut:auto_generated.result[3]
result[4] <= mult_gut:auto_generated.result[4]
result[5] <= mult_gut:auto_generated.result[5]
result[6] <= mult_gut:auto_generated.result[6]
result[7] <= mult_gut:auto_generated.result[7]
result[8] <= mult_gut:auto_generated.result[8]
result[9] <= mult_gut:auto_generated.result[9]
result[10] <= mult_gut:auto_generated.result[10]
result[11] <= mult_gut:auto_generated.result[11]
result[12] <= mult_gut:auto_generated.result[12]
result[13] <= mult_gut:auto_generated.result[13]
result[14] <= mult_gut:auto_generated.result[14]
result[15] <= mult_gut:auto_generated.result[15]
result[16] <= mult_gut:auto_generated.result[16]
result[17] <= mult_gut:auto_generated.result[17]
result[18] <= mult_gut:auto_generated.result[18]
result[19] <= mult_gut:auto_generated.result[19]
result[20] <= mult_gut:auto_generated.result[20]
result[21] <= mult_gut:auto_generated.result[21]
result[22] <= mult_gut:auto_generated.result[22]
result[23] <= mult_gut:auto_generated.result[23]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component|mult_gut:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component
dataa[0] => mult_gut:auto_generated.dataa[0]
dataa[1] => mult_gut:auto_generated.dataa[1]
dataa[2] => mult_gut:auto_generated.dataa[2]
dataa[3] => mult_gut:auto_generated.dataa[3]
dataa[4] => mult_gut:auto_generated.dataa[4]
dataa[5] => mult_gut:auto_generated.dataa[5]
dataa[6] => mult_gut:auto_generated.dataa[6]
dataa[7] => mult_gut:auto_generated.dataa[7]
dataa[8] => mult_gut:auto_generated.dataa[8]
dataa[9] => mult_gut:auto_generated.dataa[9]
dataa[10] => mult_gut:auto_generated.dataa[10]
dataa[11] => mult_gut:auto_generated.dataa[11]
dataa[12] => mult_gut:auto_generated.dataa[12]
dataa[13] => mult_gut:auto_generated.dataa[13]
dataa[14] => mult_gut:auto_generated.dataa[14]
dataa[15] => mult_gut:auto_generated.dataa[15]
dataa[16] => mult_gut:auto_generated.dataa[16]
dataa[17] => mult_gut:auto_generated.dataa[17]
datab[0] => mult_gut:auto_generated.datab[0]
datab[1] => mult_gut:auto_generated.datab[1]
datab[2] => mult_gut:auto_generated.datab[2]
datab[3] => mult_gut:auto_generated.datab[3]
datab[4] => mult_gut:auto_generated.datab[4]
datab[5] => mult_gut:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_gut:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_gut:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_gut:auto_generated.result[0]
result[1] <= mult_gut:auto_generated.result[1]
result[2] <= mult_gut:auto_generated.result[2]
result[3] <= mult_gut:auto_generated.result[3]
result[4] <= mult_gut:auto_generated.result[4]
result[5] <= mult_gut:auto_generated.result[5]
result[6] <= mult_gut:auto_generated.result[6]
result[7] <= mult_gut:auto_generated.result[7]
result[8] <= mult_gut:auto_generated.result[8]
result[9] <= mult_gut:auto_generated.result[9]
result[10] <= mult_gut:auto_generated.result[10]
result[11] <= mult_gut:auto_generated.result[11]
result[12] <= mult_gut:auto_generated.result[12]
result[13] <= mult_gut:auto_generated.result[13]
result[14] <= mult_gut:auto_generated.result[14]
result[15] <= mult_gut:auto_generated.result[15]
result[16] <= mult_gut:auto_generated.result[16]
result[17] <= mult_gut:auto_generated.result[17]
result[18] <= mult_gut:auto_generated.result[18]
result[19] <= mult_gut:auto_generated.result[19]
result[20] <= mult_gut:auto_generated.result[20]
result[21] <= mult_gut:auto_generated.result[21]
result[22] <= mult_gut:auto_generated.result[22]
result[23] <= mult_gut:auto_generated.result[23]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component|mult_gut:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component
dataa[0] => mult_rlt:auto_generated.dataa[0]
dataa[1] => mult_rlt:auto_generated.dataa[1]
dataa[2] => mult_rlt:auto_generated.dataa[2]
dataa[3] => mult_rlt:auto_generated.dataa[3]
dataa[4] => mult_rlt:auto_generated.dataa[4]
dataa[5] => mult_rlt:auto_generated.dataa[5]
dataa[6] => mult_rlt:auto_generated.dataa[6]
datab[0] => mult_rlt:auto_generated.datab[0]
datab[1] => mult_rlt:auto_generated.datab[1]
datab[2] => mult_rlt:auto_generated.datab[2]
datab[3] => mult_rlt:auto_generated.datab[3]
datab[4] => mult_rlt:auto_generated.datab[4]
datab[5] => mult_rlt:auto_generated.datab[5]
datab[6] => mult_rlt:auto_generated.datab[6]
sum[0] => ~NO_FANOUT~
aclr => mult_rlt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_rlt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_rlt:auto_generated.result[0]
result[1] <= mult_rlt:auto_generated.result[1]
result[2] <= mult_rlt:auto_generated.result[2]
result[3] <= mult_rlt:auto_generated.result[3]
result[4] <= mult_rlt:auto_generated.result[4]
result[5] <= mult_rlt:auto_generated.result[5]
result[6] <= mult_rlt:auto_generated.result[6]
result[7] <= mult_rlt:auto_generated.result[7]
result[8] <= mult_rlt:auto_generated.result[8]
result[9] <= mult_rlt:auto_generated.result[9]
result[10] <= mult_rlt:auto_generated.result[10]
result[11] <= mult_rlt:auto_generated.result[11]
result[12] <= mult_rlt:auto_generated.result[12]
result[13] <= mult_rlt:auto_generated.result[13]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component|mult_rlt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component
dataa[0] => mult_60u:auto_generated.dataa[0]
dataa[1] => mult_60u:auto_generated.dataa[1]
dataa[2] => mult_60u:auto_generated.dataa[2]
dataa[3] => mult_60u:auto_generated.dataa[3]
dataa[4] => mult_60u:auto_generated.dataa[4]
dataa[5] => mult_60u:auto_generated.dataa[5]
dataa[6] => mult_60u:auto_generated.dataa[6]
dataa[7] => mult_60u:auto_generated.dataa[7]
dataa[8] => mult_60u:auto_generated.dataa[8]
dataa[9] => mult_60u:auto_generated.dataa[9]
dataa[10] => mult_60u:auto_generated.dataa[10]
dataa[11] => mult_60u:auto_generated.dataa[11]
dataa[12] => mult_60u:auto_generated.dataa[12]
dataa[13] => mult_60u:auto_generated.dataa[13]
dataa[14] => mult_60u:auto_generated.dataa[14]
dataa[15] => mult_60u:auto_generated.dataa[15]
dataa[16] => mult_60u:auto_generated.dataa[16]
dataa[17] => mult_60u:auto_generated.dataa[17]
datab[0] => mult_60u:auto_generated.datab[0]
datab[1] => mult_60u:auto_generated.datab[1]
datab[2] => mult_60u:auto_generated.datab[2]
datab[3] => mult_60u:auto_generated.datab[3]
datab[4] => mult_60u:auto_generated.datab[4]
datab[5] => mult_60u:auto_generated.datab[5]
datab[6] => mult_60u:auto_generated.datab[6]
datab[7] => mult_60u:auto_generated.datab[7]
datab[8] => mult_60u:auto_generated.datab[8]
datab[9] => mult_60u:auto_generated.datab[9]
datab[10] => mult_60u:auto_generated.datab[10]
datab[11] => mult_60u:auto_generated.datab[11]
datab[12] => mult_60u:auto_generated.datab[12]
datab[13] => mult_60u:auto_generated.datab[13]
datab[14] => mult_60u:auto_generated.datab[14]
datab[15] => mult_60u:auto_generated.datab[15]
datab[16] => mult_60u:auto_generated.datab[16]
datab[17] => mult_60u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_60u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_60u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_60u:auto_generated.result[0]
result[1] <= mult_60u:auto_generated.result[1]
result[2] <= mult_60u:auto_generated.result[2]
result[3] <= mult_60u:auto_generated.result[3]
result[4] <= mult_60u:auto_generated.result[4]
result[5] <= mult_60u:auto_generated.result[5]
result[6] <= mult_60u:auto_generated.result[6]
result[7] <= mult_60u:auto_generated.result[7]
result[8] <= mult_60u:auto_generated.result[8]
result[9] <= mult_60u:auto_generated.result[9]
result[10] <= mult_60u:auto_generated.result[10]
result[11] <= mult_60u:auto_generated.result[11]
result[12] <= mult_60u:auto_generated.result[12]
result[13] <= mult_60u:auto_generated.result[13]
result[14] <= mult_60u:auto_generated.result[14]
result[15] <= mult_60u:auto_generated.result[15]
result[16] <= mult_60u:auto_generated.result[16]
result[17] <= mult_60u:auto_generated.result[17]
result[18] <= mult_60u:auto_generated.result[18]
result[19] <= mult_60u:auto_generated.result[19]
result[20] <= mult_60u:auto_generated.result[20]
result[21] <= mult_60u:auto_generated.result[21]
result[22] <= mult_60u:auto_generated.result[22]
result[23] <= mult_60u:auto_generated.result[23]
result[24] <= mult_60u:auto_generated.result[24]
result[25] <= mult_60u:auto_generated.result[25]
result[26] <= mult_60u:auto_generated.result[26]
result[27] <= mult_60u:auto_generated.result[27]
result[28] <= mult_60u:auto_generated.result[28]
result[29] <= mult_60u:auto_generated.result[29]
result[30] <= mult_60u:auto_generated.result[30]
result[31] <= mult_60u:auto_generated.result[31]
result[32] <= mult_60u:auto_generated.result[32]
result[33] <= mult_60u:auto_generated.result[33]
result[34] <= mult_60u:auto_generated.result[34]
result[35] <= mult_60u:auto_generated.result[35]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component|mult_60u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:redist9_expSum_uid44_fpMulTest_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:redist2_concExc_uid90_fpMulTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult5|MultFP32_0002:multfp32_inst|dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6
clk => MultFP32_0002:multfp32_inst.clk
areset => MultFP32_0002:multfp32_inst.areset
a[0] => MultFP32_0002:multfp32_inst.a[0]
a[1] => MultFP32_0002:multfp32_inst.a[1]
a[2] => MultFP32_0002:multfp32_inst.a[2]
a[3] => MultFP32_0002:multfp32_inst.a[3]
a[4] => MultFP32_0002:multfp32_inst.a[4]
a[5] => MultFP32_0002:multfp32_inst.a[5]
a[6] => MultFP32_0002:multfp32_inst.a[6]
a[7] => MultFP32_0002:multfp32_inst.a[7]
a[8] => MultFP32_0002:multfp32_inst.a[8]
a[9] => MultFP32_0002:multfp32_inst.a[9]
a[10] => MultFP32_0002:multfp32_inst.a[10]
a[11] => MultFP32_0002:multfp32_inst.a[11]
a[12] => MultFP32_0002:multfp32_inst.a[12]
a[13] => MultFP32_0002:multfp32_inst.a[13]
a[14] => MultFP32_0002:multfp32_inst.a[14]
a[15] => MultFP32_0002:multfp32_inst.a[15]
a[16] => MultFP32_0002:multfp32_inst.a[16]
a[17] => MultFP32_0002:multfp32_inst.a[17]
a[18] => MultFP32_0002:multfp32_inst.a[18]
a[19] => MultFP32_0002:multfp32_inst.a[19]
a[20] => MultFP32_0002:multfp32_inst.a[20]
a[21] => MultFP32_0002:multfp32_inst.a[21]
a[22] => MultFP32_0002:multfp32_inst.a[22]
a[23] => MultFP32_0002:multfp32_inst.a[23]
a[24] => MultFP32_0002:multfp32_inst.a[24]
a[25] => MultFP32_0002:multfp32_inst.a[25]
a[26] => MultFP32_0002:multfp32_inst.a[26]
a[27] => MultFP32_0002:multfp32_inst.a[27]
a[28] => MultFP32_0002:multfp32_inst.a[28]
a[29] => MultFP32_0002:multfp32_inst.a[29]
a[30] => MultFP32_0002:multfp32_inst.a[30]
a[31] => MultFP32_0002:multfp32_inst.a[31]
b[0] => MultFP32_0002:multfp32_inst.b[0]
b[1] => MultFP32_0002:multfp32_inst.b[1]
b[2] => MultFP32_0002:multfp32_inst.b[2]
b[3] => MultFP32_0002:multfp32_inst.b[3]
b[4] => MultFP32_0002:multfp32_inst.b[4]
b[5] => MultFP32_0002:multfp32_inst.b[5]
b[6] => MultFP32_0002:multfp32_inst.b[6]
b[7] => MultFP32_0002:multfp32_inst.b[7]
b[8] => MultFP32_0002:multfp32_inst.b[8]
b[9] => MultFP32_0002:multfp32_inst.b[9]
b[10] => MultFP32_0002:multfp32_inst.b[10]
b[11] => MultFP32_0002:multfp32_inst.b[11]
b[12] => MultFP32_0002:multfp32_inst.b[12]
b[13] => MultFP32_0002:multfp32_inst.b[13]
b[14] => MultFP32_0002:multfp32_inst.b[14]
b[15] => MultFP32_0002:multfp32_inst.b[15]
b[16] => MultFP32_0002:multfp32_inst.b[16]
b[17] => MultFP32_0002:multfp32_inst.b[17]
b[18] => MultFP32_0002:multfp32_inst.b[18]
b[19] => MultFP32_0002:multfp32_inst.b[19]
b[20] => MultFP32_0002:multfp32_inst.b[20]
b[21] => MultFP32_0002:multfp32_inst.b[21]
b[22] => MultFP32_0002:multfp32_inst.b[22]
b[23] => MultFP32_0002:multfp32_inst.b[23]
b[24] => MultFP32_0002:multfp32_inst.b[24]
b[25] => MultFP32_0002:multfp32_inst.b[25]
b[26] => MultFP32_0002:multfp32_inst.b[26]
b[27] => MultFP32_0002:multfp32_inst.b[27]
b[28] => MultFP32_0002:multfp32_inst.b[28]
b[29] => MultFP32_0002:multfp32_inst.b[29]
b[30] => MultFP32_0002:multfp32_inst.b[30]
b[31] => MultFP32_0002:multfp32_inst.b[31]
q[0] <= MultFP32_0002:multfp32_inst.q[0]
q[1] <= MultFP32_0002:multfp32_inst.q[1]
q[2] <= MultFP32_0002:multfp32_inst.q[2]
q[3] <= MultFP32_0002:multfp32_inst.q[3]
q[4] <= MultFP32_0002:multfp32_inst.q[4]
q[5] <= MultFP32_0002:multfp32_inst.q[5]
q[6] <= MultFP32_0002:multfp32_inst.q[6]
q[7] <= MultFP32_0002:multfp32_inst.q[7]
q[8] <= MultFP32_0002:multfp32_inst.q[8]
q[9] <= MultFP32_0002:multfp32_inst.q[9]
q[10] <= MultFP32_0002:multfp32_inst.q[10]
q[11] <= MultFP32_0002:multfp32_inst.q[11]
q[12] <= MultFP32_0002:multfp32_inst.q[12]
q[13] <= MultFP32_0002:multfp32_inst.q[13]
q[14] <= MultFP32_0002:multfp32_inst.q[14]
q[15] <= MultFP32_0002:multfp32_inst.q[15]
q[16] <= MultFP32_0002:multfp32_inst.q[16]
q[17] <= MultFP32_0002:multfp32_inst.q[17]
q[18] <= MultFP32_0002:multfp32_inst.q[18]
q[19] <= MultFP32_0002:multfp32_inst.q[19]
q[20] <= MultFP32_0002:multfp32_inst.q[20]
q[21] <= MultFP32_0002:multfp32_inst.q[21]
q[22] <= MultFP32_0002:multfp32_inst.q[22]
q[23] <= MultFP32_0002:multfp32_inst.q[23]
q[24] <= MultFP32_0002:multfp32_inst.q[24]
q[25] <= MultFP32_0002:multfp32_inst.q[25]
q[26] <= MultFP32_0002:multfp32_inst.q[26]
q[27] <= MultFP32_0002:multfp32_inst.q[27]
q[28] <= MultFP32_0002:multfp32_inst.q[28]
q[29] <= MultFP32_0002:multfp32_inst.q[29]
q[30] <= MultFP32_0002:multfp32_inst.q[30]
q[31] <= MultFP32_0002:multfp32_inst.q[31]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst
a[0] => Equal0.IN45
a[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[0]
a[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[0]
a[1] => Equal0.IN44
a[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[1]
a[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[1]
a[2] => Equal0.IN43
a[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[2]
a[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[2]
a[3] => Equal0.IN42
a[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[3]
a[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[3]
a[4] => Equal0.IN41
a[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[4]
a[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[4]
a[5] => Equal0.IN40
a[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[5]
a[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[5]
a[6] => Equal0.IN39
a[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[6]
a[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[6]
a[7] => Equal0.IN38
a[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[7]
a[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[7]
a[8] => Equal0.IN37
a[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[8]
a[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[8]
a[9] => Equal0.IN36
a[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[9]
a[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[9]
a[10] => Equal0.IN35
a[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[10]
a[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[10]
a[11] => Equal0.IN34
a[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[11]
a[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[11]
a[12] => Equal0.IN33
a[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[12]
a[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[12]
a[13] => Equal0.IN32
a[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[13]
a[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[13]
a[14] => Equal0.IN31
a[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[14]
a[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[14]
a[15] => Equal0.IN30
a[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[15]
a[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[15]
a[16] => Equal0.IN29
a[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[16]
a[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[16]
a[17] => Equal0.IN28
a[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[17]
a[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[17]
a[18] => Equal0.IN27
a[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[0]
a[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[0]
a[19] => Equal0.IN26
a[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[1]
a[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[1]
a[20] => Equal0.IN25
a[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[2]
a[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[2]
a[21] => Equal0.IN24
a[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[3]
a[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[3]
a[22] => Equal0.IN23
a[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[4]
a[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[4]
a[23] => Add2.IN10
a[23] => Equal1.IN7
a[23] => Equal5.IN7
a[24] => Add2.IN9
a[24] => Equal1.IN6
a[24] => Equal5.IN6
a[25] => Add2.IN8
a[25] => Equal1.IN5
a[25] => Equal5.IN5
a[26] => Add2.IN7
a[26] => Equal1.IN4
a[26] => Equal5.IN4
a[27] => Add2.IN6
a[27] => Equal1.IN3
a[27] => Equal5.IN3
a[28] => Add2.IN5
a[28] => Equal1.IN2
a[28] => Equal5.IN2
a[29] => Add2.IN4
a[29] => Equal1.IN1
a[29] => Equal5.IN1
a[30] => Add2.IN3
a[30] => Equal1.IN0
a[30] => Equal5.IN0
a[31] => signR_uid48_fpMulTest_qi[0].IN0
b[0] => Equal3.IN45
b[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[0]
b[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[0]
b[1] => Equal3.IN44
b[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[1]
b[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[1]
b[2] => Equal3.IN43
b[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[2]
b[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[2]
b[3] => Equal3.IN42
b[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[3]
b[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[3]
b[4] => Equal3.IN41
b[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[4]
b[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[4]
b[5] => Equal3.IN40
b[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[5]
b[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[5]
b[6] => Equal3.IN39
b[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[6]
b[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[6]
b[7] => Equal3.IN38
b[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[7]
b[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[7]
b[8] => Equal3.IN37
b[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[8]
b[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[8]
b[9] => Equal3.IN36
b[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[9]
b[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[9]
b[10] => Equal3.IN35
b[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[10]
b[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[10]
b[11] => Equal3.IN34
b[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[11]
b[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[11]
b[12] => Equal3.IN33
b[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[12]
b[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[12]
b[13] => Equal3.IN32
b[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[13]
b[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[13]
b[14] => Equal3.IN31
b[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[14]
b[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[14]
b[15] => Equal3.IN30
b[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[15]
b[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[15]
b[16] => Equal3.IN29
b[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[16]
b[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[16]
b[17] => Equal3.IN28
b[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[17]
b[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[17]
b[18] => Equal3.IN27
b[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[0]
b[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[0]
b[19] => Equal3.IN26
b[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[1]
b[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[1]
b[20] => Equal3.IN25
b[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[2]
b[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[2]
b[21] => Equal3.IN24
b[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[3]
b[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[3]
b[22] => Equal3.IN23
b[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[4]
b[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[4]
b[23] => Add2.IN18
b[23] => Equal2.IN7
b[23] => Equal4.IN7
b[24] => Add2.IN17
b[24] => Equal2.IN6
b[24] => Equal4.IN6
b[25] => Add2.IN16
b[25] => Equal2.IN5
b[25] => Equal4.IN5
b[26] => Add2.IN15
b[26] => Equal2.IN4
b[26] => Equal4.IN4
b[27] => Add2.IN14
b[27] => Equal2.IN3
b[27] => Equal4.IN3
b[28] => Add2.IN13
b[28] => Equal2.IN2
b[28] => Equal4.IN2
b[29] => Add2.IN12
b[29] => Equal2.IN1
b[29] => Equal4.IN1
b[30] => Add2.IN11
b[30] => Equal2.IN0
b[30] => Equal4.IN0
b[31] => signR_uid48_fpMulTest_qi[0].IN1
q[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dspba_delay:signRPostExc_uid102_fpMulTest_delay.xout[0]
clk => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.clk
clk => expSumMBias_uid46_fpMulTest_o[0].CLK
clk => expSumMBias_uid46_fpMulTest_o[1].CLK
clk => expSumMBias_uid46_fpMulTest_o[2].CLK
clk => expSumMBias_uid46_fpMulTest_o[3].CLK
clk => expSumMBias_uid46_fpMulTest_o[4].CLK
clk => expSumMBias_uid46_fpMulTest_o[5].CLK
clk => expSumMBias_uid46_fpMulTest_o[6].CLK
clk => expSumMBias_uid46_fpMulTest_o[7].CLK
clk => expSumMBias_uid46_fpMulTest_o[8].CLK
clk => expSumMBias_uid46_fpMulTest_o[9].CLK
clk => expSumMBias_uid46_fpMulTest_o[10].CLK
clk => expSum_uid44_fpMulTest_o[0].CLK
clk => expSum_uid44_fpMulTest_o[1].CLK
clk => expSum_uid44_fpMulTest_o[2].CLK
clk => expSum_uid44_fpMulTest_o[3].CLK
clk => expSum_uid44_fpMulTest_o[4].CLK
clk => expSum_uid44_fpMulTest_o[5].CLK
clk => expSum_uid44_fpMulTest_o[6].CLK
clk => expSum_uid44_fpMulTest_o[7].CLK
clk => expSum_uid44_fpMulTest_o[8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[23].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[24].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[25].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[26].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[27].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[28].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[29].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[30].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[31].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[32].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[33].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[34].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[35].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[36].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[37].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[38].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[39].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[40].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[41].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[42].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[43].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[44].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[45].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[46].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[47].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[48].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[49].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[50].CLK
clk => dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6.clk
clk => dspba_delay:expXIsMax_uid16_fpMulTest_delay.clk
clk => dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6.clk
clk => dspba_delay:excZ_y_uid29_fpMulTest_delay.clk
clk => dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.clk
clk => dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6.clk
clk => dspba_delay:expXIsMax_uid30_fpMulTest_delay.clk
clk => dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6.clk
clk => dspba_delay:excZ_x_uid15_fpMulTest_delay.clk
clk => dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6.clk
clk => dspba_delay:signR_uid48_fpMulTest_delay.clk
clk => dspba_delay:redist8_signR_uid48_fpMulTest_q_6.clk
clk => dspba_delay:signRPostExc_uid102_fpMulTest_delay.clk
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.CLOCK
clk => dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1.clk
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.CLOCK
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.CLOCK
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.CLOCK
clk => dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1.clk
clk => dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1.clk
clk => dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay.clk
clk => dspba_delay:redist9_expSum_uid44_fpMulTest_q_4.clk
clk => dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1.clk
clk => dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1.clk
clk => dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1.clk
clk => dspba_delay:redist2_concExc_uid90_fpMulTest_q_1.clk
clk => dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2.clk
areset => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.aclr
areset => expSumMBias_uid46_fpMulTest_o[0].ACLR
areset => expSumMBias_uid46_fpMulTest_o[1].ACLR
areset => expSumMBias_uid46_fpMulTest_o[2].ACLR
areset => expSumMBias_uid46_fpMulTest_o[3].ACLR
areset => expSumMBias_uid46_fpMulTest_o[4].ACLR
areset => expSumMBias_uid46_fpMulTest_o[5].ACLR
areset => expSumMBias_uid46_fpMulTest_o[6].ACLR
areset => expSumMBias_uid46_fpMulTest_o[7].ACLR
areset => expSumMBias_uid46_fpMulTest_o[8].ACLR
areset => expSumMBias_uid46_fpMulTest_o[9].ACLR
areset => expSumMBias_uid46_fpMulTest_o[10].ACLR
areset => expSum_uid44_fpMulTest_o[0].ACLR
areset => expSum_uid44_fpMulTest_o[1].ACLR
areset => expSum_uid44_fpMulTest_o[2].ACLR
areset => expSum_uid44_fpMulTest_o[3].ACLR
areset => expSum_uid44_fpMulTest_o[4].ACLR
areset => expSum_uid44_fpMulTest_o[5].ACLR
areset => expSum_uid44_fpMulTest_o[6].ACLR
areset => expSum_uid44_fpMulTest_o[7].ACLR
areset => expSum_uid44_fpMulTest_o[8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[23].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[24].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[25].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[26].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[27].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[28].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[29].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[30].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[31].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[32].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[33].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[34].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[35].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[36].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[37].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[38].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[39].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[40].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[41].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[42].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[43].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[44].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[45].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[46].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[47].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[48].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[49].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[50].ACLR
areset => dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6.aclr
areset => dspba_delay:expXIsMax_uid16_fpMulTest_delay.aclr
areset => dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6.aclr
areset => dspba_delay:excZ_y_uid29_fpMulTest_delay.aclr
areset => dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.aclr
areset => dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6.aclr
areset => dspba_delay:expXIsMax_uid30_fpMulTest_delay.aclr
areset => dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6.aclr
areset => dspba_delay:excZ_x_uid15_fpMulTest_delay.aclr
areset => dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6.aclr
areset => dspba_delay:signR_uid48_fpMulTest_delay.aclr
areset => dspba_delay:redist8_signR_uid48_fpMulTest_q_6.aclr
areset => dspba_delay:signRPostExc_uid102_fpMulTest_delay.aclr
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.ACLR
areset => dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1.aclr
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.ACLR
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.ACLR
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.ACLR
areset => dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1.aclr
areset => dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1.aclr
areset => dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay.aclr
areset => dspba_delay:redist9_expSum_uid44_fpMulTest_q_4.aclr
areset => dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1.aclr
areset => dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1.aclr
areset => dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1.aclr
areset => dspba_delay:redist2_concExc_uid90_fpMulTest_q_1.aclr
areset => dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2.aclr


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:signR_uid48_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:redist8_signR_uid48_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:signRPostExc_uid102_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component
dataa[0] => mult_gut:auto_generated.dataa[0]
dataa[1] => mult_gut:auto_generated.dataa[1]
dataa[2] => mult_gut:auto_generated.dataa[2]
dataa[3] => mult_gut:auto_generated.dataa[3]
dataa[4] => mult_gut:auto_generated.dataa[4]
dataa[5] => mult_gut:auto_generated.dataa[5]
dataa[6] => mult_gut:auto_generated.dataa[6]
dataa[7] => mult_gut:auto_generated.dataa[7]
dataa[8] => mult_gut:auto_generated.dataa[8]
dataa[9] => mult_gut:auto_generated.dataa[9]
dataa[10] => mult_gut:auto_generated.dataa[10]
dataa[11] => mult_gut:auto_generated.dataa[11]
dataa[12] => mult_gut:auto_generated.dataa[12]
dataa[13] => mult_gut:auto_generated.dataa[13]
dataa[14] => mult_gut:auto_generated.dataa[14]
dataa[15] => mult_gut:auto_generated.dataa[15]
dataa[16] => mult_gut:auto_generated.dataa[16]
dataa[17] => mult_gut:auto_generated.dataa[17]
datab[0] => mult_gut:auto_generated.datab[0]
datab[1] => mult_gut:auto_generated.datab[1]
datab[2] => mult_gut:auto_generated.datab[2]
datab[3] => mult_gut:auto_generated.datab[3]
datab[4] => mult_gut:auto_generated.datab[4]
datab[5] => mult_gut:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_gut:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_gut:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_gut:auto_generated.result[0]
result[1] <= mult_gut:auto_generated.result[1]
result[2] <= mult_gut:auto_generated.result[2]
result[3] <= mult_gut:auto_generated.result[3]
result[4] <= mult_gut:auto_generated.result[4]
result[5] <= mult_gut:auto_generated.result[5]
result[6] <= mult_gut:auto_generated.result[6]
result[7] <= mult_gut:auto_generated.result[7]
result[8] <= mult_gut:auto_generated.result[8]
result[9] <= mult_gut:auto_generated.result[9]
result[10] <= mult_gut:auto_generated.result[10]
result[11] <= mult_gut:auto_generated.result[11]
result[12] <= mult_gut:auto_generated.result[12]
result[13] <= mult_gut:auto_generated.result[13]
result[14] <= mult_gut:auto_generated.result[14]
result[15] <= mult_gut:auto_generated.result[15]
result[16] <= mult_gut:auto_generated.result[16]
result[17] <= mult_gut:auto_generated.result[17]
result[18] <= mult_gut:auto_generated.result[18]
result[19] <= mult_gut:auto_generated.result[19]
result[20] <= mult_gut:auto_generated.result[20]
result[21] <= mult_gut:auto_generated.result[21]
result[22] <= mult_gut:auto_generated.result[22]
result[23] <= mult_gut:auto_generated.result[23]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component|mult_gut:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component
dataa[0] => mult_gut:auto_generated.dataa[0]
dataa[1] => mult_gut:auto_generated.dataa[1]
dataa[2] => mult_gut:auto_generated.dataa[2]
dataa[3] => mult_gut:auto_generated.dataa[3]
dataa[4] => mult_gut:auto_generated.dataa[4]
dataa[5] => mult_gut:auto_generated.dataa[5]
dataa[6] => mult_gut:auto_generated.dataa[6]
dataa[7] => mult_gut:auto_generated.dataa[7]
dataa[8] => mult_gut:auto_generated.dataa[8]
dataa[9] => mult_gut:auto_generated.dataa[9]
dataa[10] => mult_gut:auto_generated.dataa[10]
dataa[11] => mult_gut:auto_generated.dataa[11]
dataa[12] => mult_gut:auto_generated.dataa[12]
dataa[13] => mult_gut:auto_generated.dataa[13]
dataa[14] => mult_gut:auto_generated.dataa[14]
dataa[15] => mult_gut:auto_generated.dataa[15]
dataa[16] => mult_gut:auto_generated.dataa[16]
dataa[17] => mult_gut:auto_generated.dataa[17]
datab[0] => mult_gut:auto_generated.datab[0]
datab[1] => mult_gut:auto_generated.datab[1]
datab[2] => mult_gut:auto_generated.datab[2]
datab[3] => mult_gut:auto_generated.datab[3]
datab[4] => mult_gut:auto_generated.datab[4]
datab[5] => mult_gut:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_gut:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_gut:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_gut:auto_generated.result[0]
result[1] <= mult_gut:auto_generated.result[1]
result[2] <= mult_gut:auto_generated.result[2]
result[3] <= mult_gut:auto_generated.result[3]
result[4] <= mult_gut:auto_generated.result[4]
result[5] <= mult_gut:auto_generated.result[5]
result[6] <= mult_gut:auto_generated.result[6]
result[7] <= mult_gut:auto_generated.result[7]
result[8] <= mult_gut:auto_generated.result[8]
result[9] <= mult_gut:auto_generated.result[9]
result[10] <= mult_gut:auto_generated.result[10]
result[11] <= mult_gut:auto_generated.result[11]
result[12] <= mult_gut:auto_generated.result[12]
result[13] <= mult_gut:auto_generated.result[13]
result[14] <= mult_gut:auto_generated.result[14]
result[15] <= mult_gut:auto_generated.result[15]
result[16] <= mult_gut:auto_generated.result[16]
result[17] <= mult_gut:auto_generated.result[17]
result[18] <= mult_gut:auto_generated.result[18]
result[19] <= mult_gut:auto_generated.result[19]
result[20] <= mult_gut:auto_generated.result[20]
result[21] <= mult_gut:auto_generated.result[21]
result[22] <= mult_gut:auto_generated.result[22]
result[23] <= mult_gut:auto_generated.result[23]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component|mult_gut:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component
dataa[0] => mult_rlt:auto_generated.dataa[0]
dataa[1] => mult_rlt:auto_generated.dataa[1]
dataa[2] => mult_rlt:auto_generated.dataa[2]
dataa[3] => mult_rlt:auto_generated.dataa[3]
dataa[4] => mult_rlt:auto_generated.dataa[4]
dataa[5] => mult_rlt:auto_generated.dataa[5]
dataa[6] => mult_rlt:auto_generated.dataa[6]
datab[0] => mult_rlt:auto_generated.datab[0]
datab[1] => mult_rlt:auto_generated.datab[1]
datab[2] => mult_rlt:auto_generated.datab[2]
datab[3] => mult_rlt:auto_generated.datab[3]
datab[4] => mult_rlt:auto_generated.datab[4]
datab[5] => mult_rlt:auto_generated.datab[5]
datab[6] => mult_rlt:auto_generated.datab[6]
sum[0] => ~NO_FANOUT~
aclr => mult_rlt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_rlt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_rlt:auto_generated.result[0]
result[1] <= mult_rlt:auto_generated.result[1]
result[2] <= mult_rlt:auto_generated.result[2]
result[3] <= mult_rlt:auto_generated.result[3]
result[4] <= mult_rlt:auto_generated.result[4]
result[5] <= mult_rlt:auto_generated.result[5]
result[6] <= mult_rlt:auto_generated.result[6]
result[7] <= mult_rlt:auto_generated.result[7]
result[8] <= mult_rlt:auto_generated.result[8]
result[9] <= mult_rlt:auto_generated.result[9]
result[10] <= mult_rlt:auto_generated.result[10]
result[11] <= mult_rlt:auto_generated.result[11]
result[12] <= mult_rlt:auto_generated.result[12]
result[13] <= mult_rlt:auto_generated.result[13]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component|mult_rlt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component
dataa[0] => mult_60u:auto_generated.dataa[0]
dataa[1] => mult_60u:auto_generated.dataa[1]
dataa[2] => mult_60u:auto_generated.dataa[2]
dataa[3] => mult_60u:auto_generated.dataa[3]
dataa[4] => mult_60u:auto_generated.dataa[4]
dataa[5] => mult_60u:auto_generated.dataa[5]
dataa[6] => mult_60u:auto_generated.dataa[6]
dataa[7] => mult_60u:auto_generated.dataa[7]
dataa[8] => mult_60u:auto_generated.dataa[8]
dataa[9] => mult_60u:auto_generated.dataa[9]
dataa[10] => mult_60u:auto_generated.dataa[10]
dataa[11] => mult_60u:auto_generated.dataa[11]
dataa[12] => mult_60u:auto_generated.dataa[12]
dataa[13] => mult_60u:auto_generated.dataa[13]
dataa[14] => mult_60u:auto_generated.dataa[14]
dataa[15] => mult_60u:auto_generated.dataa[15]
dataa[16] => mult_60u:auto_generated.dataa[16]
dataa[17] => mult_60u:auto_generated.dataa[17]
datab[0] => mult_60u:auto_generated.datab[0]
datab[1] => mult_60u:auto_generated.datab[1]
datab[2] => mult_60u:auto_generated.datab[2]
datab[3] => mult_60u:auto_generated.datab[3]
datab[4] => mult_60u:auto_generated.datab[4]
datab[5] => mult_60u:auto_generated.datab[5]
datab[6] => mult_60u:auto_generated.datab[6]
datab[7] => mult_60u:auto_generated.datab[7]
datab[8] => mult_60u:auto_generated.datab[8]
datab[9] => mult_60u:auto_generated.datab[9]
datab[10] => mult_60u:auto_generated.datab[10]
datab[11] => mult_60u:auto_generated.datab[11]
datab[12] => mult_60u:auto_generated.datab[12]
datab[13] => mult_60u:auto_generated.datab[13]
datab[14] => mult_60u:auto_generated.datab[14]
datab[15] => mult_60u:auto_generated.datab[15]
datab[16] => mult_60u:auto_generated.datab[16]
datab[17] => mult_60u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_60u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_60u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_60u:auto_generated.result[0]
result[1] <= mult_60u:auto_generated.result[1]
result[2] <= mult_60u:auto_generated.result[2]
result[3] <= mult_60u:auto_generated.result[3]
result[4] <= mult_60u:auto_generated.result[4]
result[5] <= mult_60u:auto_generated.result[5]
result[6] <= mult_60u:auto_generated.result[6]
result[7] <= mult_60u:auto_generated.result[7]
result[8] <= mult_60u:auto_generated.result[8]
result[9] <= mult_60u:auto_generated.result[9]
result[10] <= mult_60u:auto_generated.result[10]
result[11] <= mult_60u:auto_generated.result[11]
result[12] <= mult_60u:auto_generated.result[12]
result[13] <= mult_60u:auto_generated.result[13]
result[14] <= mult_60u:auto_generated.result[14]
result[15] <= mult_60u:auto_generated.result[15]
result[16] <= mult_60u:auto_generated.result[16]
result[17] <= mult_60u:auto_generated.result[17]
result[18] <= mult_60u:auto_generated.result[18]
result[19] <= mult_60u:auto_generated.result[19]
result[20] <= mult_60u:auto_generated.result[20]
result[21] <= mult_60u:auto_generated.result[21]
result[22] <= mult_60u:auto_generated.result[22]
result[23] <= mult_60u:auto_generated.result[23]
result[24] <= mult_60u:auto_generated.result[24]
result[25] <= mult_60u:auto_generated.result[25]
result[26] <= mult_60u:auto_generated.result[26]
result[27] <= mult_60u:auto_generated.result[27]
result[28] <= mult_60u:auto_generated.result[28]
result[29] <= mult_60u:auto_generated.result[29]
result[30] <= mult_60u:auto_generated.result[30]
result[31] <= mult_60u:auto_generated.result[31]
result[32] <= mult_60u:auto_generated.result[32]
result[33] <= mult_60u:auto_generated.result[33]
result[34] <= mult_60u:auto_generated.result[34]
result[35] <= mult_60u:auto_generated.result[35]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component|mult_60u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:redist9_expSum_uid44_fpMulTest_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:redist2_concExc_uid90_fpMulTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult6|MultFP32_0002:multfp32_inst|dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7
clk => MultFP32_0002:multfp32_inst.clk
areset => MultFP32_0002:multfp32_inst.areset
a[0] => MultFP32_0002:multfp32_inst.a[0]
a[1] => MultFP32_0002:multfp32_inst.a[1]
a[2] => MultFP32_0002:multfp32_inst.a[2]
a[3] => MultFP32_0002:multfp32_inst.a[3]
a[4] => MultFP32_0002:multfp32_inst.a[4]
a[5] => MultFP32_0002:multfp32_inst.a[5]
a[6] => MultFP32_0002:multfp32_inst.a[6]
a[7] => MultFP32_0002:multfp32_inst.a[7]
a[8] => MultFP32_0002:multfp32_inst.a[8]
a[9] => MultFP32_0002:multfp32_inst.a[9]
a[10] => MultFP32_0002:multfp32_inst.a[10]
a[11] => MultFP32_0002:multfp32_inst.a[11]
a[12] => MultFP32_0002:multfp32_inst.a[12]
a[13] => MultFP32_0002:multfp32_inst.a[13]
a[14] => MultFP32_0002:multfp32_inst.a[14]
a[15] => MultFP32_0002:multfp32_inst.a[15]
a[16] => MultFP32_0002:multfp32_inst.a[16]
a[17] => MultFP32_0002:multfp32_inst.a[17]
a[18] => MultFP32_0002:multfp32_inst.a[18]
a[19] => MultFP32_0002:multfp32_inst.a[19]
a[20] => MultFP32_0002:multfp32_inst.a[20]
a[21] => MultFP32_0002:multfp32_inst.a[21]
a[22] => MultFP32_0002:multfp32_inst.a[22]
a[23] => MultFP32_0002:multfp32_inst.a[23]
a[24] => MultFP32_0002:multfp32_inst.a[24]
a[25] => MultFP32_0002:multfp32_inst.a[25]
a[26] => MultFP32_0002:multfp32_inst.a[26]
a[27] => MultFP32_0002:multfp32_inst.a[27]
a[28] => MultFP32_0002:multfp32_inst.a[28]
a[29] => MultFP32_0002:multfp32_inst.a[29]
a[30] => MultFP32_0002:multfp32_inst.a[30]
a[31] => MultFP32_0002:multfp32_inst.a[31]
b[0] => MultFP32_0002:multfp32_inst.b[0]
b[1] => MultFP32_0002:multfp32_inst.b[1]
b[2] => MultFP32_0002:multfp32_inst.b[2]
b[3] => MultFP32_0002:multfp32_inst.b[3]
b[4] => MultFP32_0002:multfp32_inst.b[4]
b[5] => MultFP32_0002:multfp32_inst.b[5]
b[6] => MultFP32_0002:multfp32_inst.b[6]
b[7] => MultFP32_0002:multfp32_inst.b[7]
b[8] => MultFP32_0002:multfp32_inst.b[8]
b[9] => MultFP32_0002:multfp32_inst.b[9]
b[10] => MultFP32_0002:multfp32_inst.b[10]
b[11] => MultFP32_0002:multfp32_inst.b[11]
b[12] => MultFP32_0002:multfp32_inst.b[12]
b[13] => MultFP32_0002:multfp32_inst.b[13]
b[14] => MultFP32_0002:multfp32_inst.b[14]
b[15] => MultFP32_0002:multfp32_inst.b[15]
b[16] => MultFP32_0002:multfp32_inst.b[16]
b[17] => MultFP32_0002:multfp32_inst.b[17]
b[18] => MultFP32_0002:multfp32_inst.b[18]
b[19] => MultFP32_0002:multfp32_inst.b[19]
b[20] => MultFP32_0002:multfp32_inst.b[20]
b[21] => MultFP32_0002:multfp32_inst.b[21]
b[22] => MultFP32_0002:multfp32_inst.b[22]
b[23] => MultFP32_0002:multfp32_inst.b[23]
b[24] => MultFP32_0002:multfp32_inst.b[24]
b[25] => MultFP32_0002:multfp32_inst.b[25]
b[26] => MultFP32_0002:multfp32_inst.b[26]
b[27] => MultFP32_0002:multfp32_inst.b[27]
b[28] => MultFP32_0002:multfp32_inst.b[28]
b[29] => MultFP32_0002:multfp32_inst.b[29]
b[30] => MultFP32_0002:multfp32_inst.b[30]
b[31] => MultFP32_0002:multfp32_inst.b[31]
q[0] <= MultFP32_0002:multfp32_inst.q[0]
q[1] <= MultFP32_0002:multfp32_inst.q[1]
q[2] <= MultFP32_0002:multfp32_inst.q[2]
q[3] <= MultFP32_0002:multfp32_inst.q[3]
q[4] <= MultFP32_0002:multfp32_inst.q[4]
q[5] <= MultFP32_0002:multfp32_inst.q[5]
q[6] <= MultFP32_0002:multfp32_inst.q[6]
q[7] <= MultFP32_0002:multfp32_inst.q[7]
q[8] <= MultFP32_0002:multfp32_inst.q[8]
q[9] <= MultFP32_0002:multfp32_inst.q[9]
q[10] <= MultFP32_0002:multfp32_inst.q[10]
q[11] <= MultFP32_0002:multfp32_inst.q[11]
q[12] <= MultFP32_0002:multfp32_inst.q[12]
q[13] <= MultFP32_0002:multfp32_inst.q[13]
q[14] <= MultFP32_0002:multfp32_inst.q[14]
q[15] <= MultFP32_0002:multfp32_inst.q[15]
q[16] <= MultFP32_0002:multfp32_inst.q[16]
q[17] <= MultFP32_0002:multfp32_inst.q[17]
q[18] <= MultFP32_0002:multfp32_inst.q[18]
q[19] <= MultFP32_0002:multfp32_inst.q[19]
q[20] <= MultFP32_0002:multfp32_inst.q[20]
q[21] <= MultFP32_0002:multfp32_inst.q[21]
q[22] <= MultFP32_0002:multfp32_inst.q[22]
q[23] <= MultFP32_0002:multfp32_inst.q[23]
q[24] <= MultFP32_0002:multfp32_inst.q[24]
q[25] <= MultFP32_0002:multfp32_inst.q[25]
q[26] <= MultFP32_0002:multfp32_inst.q[26]
q[27] <= MultFP32_0002:multfp32_inst.q[27]
q[28] <= MultFP32_0002:multfp32_inst.q[28]
q[29] <= MultFP32_0002:multfp32_inst.q[29]
q[30] <= MultFP32_0002:multfp32_inst.q[30]
q[31] <= MultFP32_0002:multfp32_inst.q[31]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst
a[0] => Equal0.IN45
a[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[0]
a[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[0]
a[1] => Equal0.IN44
a[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[1]
a[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[1]
a[2] => Equal0.IN43
a[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[2]
a[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[2]
a[3] => Equal0.IN42
a[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[3]
a[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[3]
a[4] => Equal0.IN41
a[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[4]
a[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[4]
a[5] => Equal0.IN40
a[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[5]
a[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[5]
a[6] => Equal0.IN39
a[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[6]
a[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[6]
a[7] => Equal0.IN38
a[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[7]
a[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[7]
a[8] => Equal0.IN37
a[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[8]
a[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[8]
a[9] => Equal0.IN36
a[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[9]
a[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[9]
a[10] => Equal0.IN35
a[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[10]
a[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[10]
a[11] => Equal0.IN34
a[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[11]
a[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[11]
a[12] => Equal0.IN33
a[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[12]
a[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[12]
a[13] => Equal0.IN32
a[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[13]
a[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[13]
a[14] => Equal0.IN31
a[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[14]
a[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[14]
a[15] => Equal0.IN30
a[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[15]
a[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[15]
a[16] => Equal0.IN29
a[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[16]
a[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[16]
a[17] => Equal0.IN28
a[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[17]
a[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[17]
a[18] => Equal0.IN27
a[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[0]
a[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[0]
a[19] => Equal0.IN26
a[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[1]
a[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[1]
a[20] => Equal0.IN25
a[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[2]
a[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[2]
a[21] => Equal0.IN24
a[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[3]
a[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[3]
a[22] => Equal0.IN23
a[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[4]
a[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[4]
a[23] => Add2.IN10
a[23] => Equal1.IN7
a[23] => Equal5.IN7
a[24] => Add2.IN9
a[24] => Equal1.IN6
a[24] => Equal5.IN6
a[25] => Add2.IN8
a[25] => Equal1.IN5
a[25] => Equal5.IN5
a[26] => Add2.IN7
a[26] => Equal1.IN4
a[26] => Equal5.IN4
a[27] => Add2.IN6
a[27] => Equal1.IN3
a[27] => Equal5.IN3
a[28] => Add2.IN5
a[28] => Equal1.IN2
a[28] => Equal5.IN2
a[29] => Add2.IN4
a[29] => Equal1.IN1
a[29] => Equal5.IN1
a[30] => Add2.IN3
a[30] => Equal1.IN0
a[30] => Equal5.IN0
a[31] => signR_uid48_fpMulTest_qi[0].IN0
b[0] => Equal3.IN45
b[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[0]
b[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[0]
b[1] => Equal3.IN44
b[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[1]
b[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[1]
b[2] => Equal3.IN43
b[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[2]
b[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[2]
b[3] => Equal3.IN42
b[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[3]
b[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[3]
b[4] => Equal3.IN41
b[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[4]
b[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[4]
b[5] => Equal3.IN40
b[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[5]
b[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[5]
b[6] => Equal3.IN39
b[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[6]
b[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[6]
b[7] => Equal3.IN38
b[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[7]
b[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[7]
b[8] => Equal3.IN37
b[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[8]
b[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[8]
b[9] => Equal3.IN36
b[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[9]
b[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[9]
b[10] => Equal3.IN35
b[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[10]
b[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[10]
b[11] => Equal3.IN34
b[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[11]
b[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[11]
b[12] => Equal3.IN33
b[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[12]
b[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[12]
b[13] => Equal3.IN32
b[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[13]
b[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[13]
b[14] => Equal3.IN31
b[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[14]
b[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[14]
b[15] => Equal3.IN30
b[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[15]
b[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[15]
b[16] => Equal3.IN29
b[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[16]
b[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[16]
b[17] => Equal3.IN28
b[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[17]
b[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[17]
b[18] => Equal3.IN27
b[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[0]
b[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[0]
b[19] => Equal3.IN26
b[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[1]
b[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[1]
b[20] => Equal3.IN25
b[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[2]
b[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[2]
b[21] => Equal3.IN24
b[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[3]
b[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[3]
b[22] => Equal3.IN23
b[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[4]
b[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[4]
b[23] => Add2.IN18
b[23] => Equal2.IN7
b[23] => Equal4.IN7
b[24] => Add2.IN17
b[24] => Equal2.IN6
b[24] => Equal4.IN6
b[25] => Add2.IN16
b[25] => Equal2.IN5
b[25] => Equal4.IN5
b[26] => Add2.IN15
b[26] => Equal2.IN4
b[26] => Equal4.IN4
b[27] => Add2.IN14
b[27] => Equal2.IN3
b[27] => Equal4.IN3
b[28] => Add2.IN13
b[28] => Equal2.IN2
b[28] => Equal4.IN2
b[29] => Add2.IN12
b[29] => Equal2.IN1
b[29] => Equal4.IN1
b[30] => Add2.IN11
b[30] => Equal2.IN0
b[30] => Equal4.IN0
b[31] => signR_uid48_fpMulTest_qi[0].IN1
q[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dspba_delay:signRPostExc_uid102_fpMulTest_delay.xout[0]
clk => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.clk
clk => expSumMBias_uid46_fpMulTest_o[0].CLK
clk => expSumMBias_uid46_fpMulTest_o[1].CLK
clk => expSumMBias_uid46_fpMulTest_o[2].CLK
clk => expSumMBias_uid46_fpMulTest_o[3].CLK
clk => expSumMBias_uid46_fpMulTest_o[4].CLK
clk => expSumMBias_uid46_fpMulTest_o[5].CLK
clk => expSumMBias_uid46_fpMulTest_o[6].CLK
clk => expSumMBias_uid46_fpMulTest_o[7].CLK
clk => expSumMBias_uid46_fpMulTest_o[8].CLK
clk => expSumMBias_uid46_fpMulTest_o[9].CLK
clk => expSumMBias_uid46_fpMulTest_o[10].CLK
clk => expSum_uid44_fpMulTest_o[0].CLK
clk => expSum_uid44_fpMulTest_o[1].CLK
clk => expSum_uid44_fpMulTest_o[2].CLK
clk => expSum_uid44_fpMulTest_o[3].CLK
clk => expSum_uid44_fpMulTest_o[4].CLK
clk => expSum_uid44_fpMulTest_o[5].CLK
clk => expSum_uid44_fpMulTest_o[6].CLK
clk => expSum_uid44_fpMulTest_o[7].CLK
clk => expSum_uid44_fpMulTest_o[8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[23].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[24].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[25].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[26].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[27].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[28].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[29].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[30].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[31].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[32].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[33].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[34].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[35].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[36].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[37].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[38].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[39].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[40].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[41].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[42].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[43].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[44].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[45].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[46].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[47].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[48].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[49].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[50].CLK
clk => dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6.clk
clk => dspba_delay:expXIsMax_uid16_fpMulTest_delay.clk
clk => dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6.clk
clk => dspba_delay:excZ_y_uid29_fpMulTest_delay.clk
clk => dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.clk
clk => dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6.clk
clk => dspba_delay:expXIsMax_uid30_fpMulTest_delay.clk
clk => dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6.clk
clk => dspba_delay:excZ_x_uid15_fpMulTest_delay.clk
clk => dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6.clk
clk => dspba_delay:signR_uid48_fpMulTest_delay.clk
clk => dspba_delay:redist8_signR_uid48_fpMulTest_q_6.clk
clk => dspba_delay:signRPostExc_uid102_fpMulTest_delay.clk
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.CLOCK
clk => dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1.clk
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.CLOCK
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.CLOCK
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.CLOCK
clk => dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1.clk
clk => dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1.clk
clk => dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay.clk
clk => dspba_delay:redist9_expSum_uid44_fpMulTest_q_4.clk
clk => dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1.clk
clk => dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1.clk
clk => dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1.clk
clk => dspba_delay:redist2_concExc_uid90_fpMulTest_q_1.clk
clk => dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2.clk
areset => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.aclr
areset => expSumMBias_uid46_fpMulTest_o[0].ACLR
areset => expSumMBias_uid46_fpMulTest_o[1].ACLR
areset => expSumMBias_uid46_fpMulTest_o[2].ACLR
areset => expSumMBias_uid46_fpMulTest_o[3].ACLR
areset => expSumMBias_uid46_fpMulTest_o[4].ACLR
areset => expSumMBias_uid46_fpMulTest_o[5].ACLR
areset => expSumMBias_uid46_fpMulTest_o[6].ACLR
areset => expSumMBias_uid46_fpMulTest_o[7].ACLR
areset => expSumMBias_uid46_fpMulTest_o[8].ACLR
areset => expSumMBias_uid46_fpMulTest_o[9].ACLR
areset => expSumMBias_uid46_fpMulTest_o[10].ACLR
areset => expSum_uid44_fpMulTest_o[0].ACLR
areset => expSum_uid44_fpMulTest_o[1].ACLR
areset => expSum_uid44_fpMulTest_o[2].ACLR
areset => expSum_uid44_fpMulTest_o[3].ACLR
areset => expSum_uid44_fpMulTest_o[4].ACLR
areset => expSum_uid44_fpMulTest_o[5].ACLR
areset => expSum_uid44_fpMulTest_o[6].ACLR
areset => expSum_uid44_fpMulTest_o[7].ACLR
areset => expSum_uid44_fpMulTest_o[8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[23].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[24].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[25].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[26].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[27].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[28].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[29].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[30].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[31].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[32].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[33].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[34].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[35].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[36].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[37].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[38].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[39].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[40].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[41].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[42].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[43].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[44].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[45].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[46].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[47].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[48].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[49].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[50].ACLR
areset => dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6.aclr
areset => dspba_delay:expXIsMax_uid16_fpMulTest_delay.aclr
areset => dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6.aclr
areset => dspba_delay:excZ_y_uid29_fpMulTest_delay.aclr
areset => dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.aclr
areset => dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6.aclr
areset => dspba_delay:expXIsMax_uid30_fpMulTest_delay.aclr
areset => dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6.aclr
areset => dspba_delay:excZ_x_uid15_fpMulTest_delay.aclr
areset => dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6.aclr
areset => dspba_delay:signR_uid48_fpMulTest_delay.aclr
areset => dspba_delay:redist8_signR_uid48_fpMulTest_q_6.aclr
areset => dspba_delay:signRPostExc_uid102_fpMulTest_delay.aclr
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.ACLR
areset => dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1.aclr
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.ACLR
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.ACLR
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.ACLR
areset => dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1.aclr
areset => dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1.aclr
areset => dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay.aclr
areset => dspba_delay:redist9_expSum_uid44_fpMulTest_q_4.aclr
areset => dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1.aclr
areset => dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1.aclr
areset => dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1.aclr
areset => dspba_delay:redist2_concExc_uid90_fpMulTest_q_1.aclr
areset => dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2.aclr


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:signR_uid48_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:redist8_signR_uid48_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:signRPostExc_uid102_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component
dataa[0] => mult_gut:auto_generated.dataa[0]
dataa[1] => mult_gut:auto_generated.dataa[1]
dataa[2] => mult_gut:auto_generated.dataa[2]
dataa[3] => mult_gut:auto_generated.dataa[3]
dataa[4] => mult_gut:auto_generated.dataa[4]
dataa[5] => mult_gut:auto_generated.dataa[5]
dataa[6] => mult_gut:auto_generated.dataa[6]
dataa[7] => mult_gut:auto_generated.dataa[7]
dataa[8] => mult_gut:auto_generated.dataa[8]
dataa[9] => mult_gut:auto_generated.dataa[9]
dataa[10] => mult_gut:auto_generated.dataa[10]
dataa[11] => mult_gut:auto_generated.dataa[11]
dataa[12] => mult_gut:auto_generated.dataa[12]
dataa[13] => mult_gut:auto_generated.dataa[13]
dataa[14] => mult_gut:auto_generated.dataa[14]
dataa[15] => mult_gut:auto_generated.dataa[15]
dataa[16] => mult_gut:auto_generated.dataa[16]
dataa[17] => mult_gut:auto_generated.dataa[17]
datab[0] => mult_gut:auto_generated.datab[0]
datab[1] => mult_gut:auto_generated.datab[1]
datab[2] => mult_gut:auto_generated.datab[2]
datab[3] => mult_gut:auto_generated.datab[3]
datab[4] => mult_gut:auto_generated.datab[4]
datab[5] => mult_gut:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_gut:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_gut:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_gut:auto_generated.result[0]
result[1] <= mult_gut:auto_generated.result[1]
result[2] <= mult_gut:auto_generated.result[2]
result[3] <= mult_gut:auto_generated.result[3]
result[4] <= mult_gut:auto_generated.result[4]
result[5] <= mult_gut:auto_generated.result[5]
result[6] <= mult_gut:auto_generated.result[6]
result[7] <= mult_gut:auto_generated.result[7]
result[8] <= mult_gut:auto_generated.result[8]
result[9] <= mult_gut:auto_generated.result[9]
result[10] <= mult_gut:auto_generated.result[10]
result[11] <= mult_gut:auto_generated.result[11]
result[12] <= mult_gut:auto_generated.result[12]
result[13] <= mult_gut:auto_generated.result[13]
result[14] <= mult_gut:auto_generated.result[14]
result[15] <= mult_gut:auto_generated.result[15]
result[16] <= mult_gut:auto_generated.result[16]
result[17] <= mult_gut:auto_generated.result[17]
result[18] <= mult_gut:auto_generated.result[18]
result[19] <= mult_gut:auto_generated.result[19]
result[20] <= mult_gut:auto_generated.result[20]
result[21] <= mult_gut:auto_generated.result[21]
result[22] <= mult_gut:auto_generated.result[22]
result[23] <= mult_gut:auto_generated.result[23]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component|mult_gut:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component
dataa[0] => mult_gut:auto_generated.dataa[0]
dataa[1] => mult_gut:auto_generated.dataa[1]
dataa[2] => mult_gut:auto_generated.dataa[2]
dataa[3] => mult_gut:auto_generated.dataa[3]
dataa[4] => mult_gut:auto_generated.dataa[4]
dataa[5] => mult_gut:auto_generated.dataa[5]
dataa[6] => mult_gut:auto_generated.dataa[6]
dataa[7] => mult_gut:auto_generated.dataa[7]
dataa[8] => mult_gut:auto_generated.dataa[8]
dataa[9] => mult_gut:auto_generated.dataa[9]
dataa[10] => mult_gut:auto_generated.dataa[10]
dataa[11] => mult_gut:auto_generated.dataa[11]
dataa[12] => mult_gut:auto_generated.dataa[12]
dataa[13] => mult_gut:auto_generated.dataa[13]
dataa[14] => mult_gut:auto_generated.dataa[14]
dataa[15] => mult_gut:auto_generated.dataa[15]
dataa[16] => mult_gut:auto_generated.dataa[16]
dataa[17] => mult_gut:auto_generated.dataa[17]
datab[0] => mult_gut:auto_generated.datab[0]
datab[1] => mult_gut:auto_generated.datab[1]
datab[2] => mult_gut:auto_generated.datab[2]
datab[3] => mult_gut:auto_generated.datab[3]
datab[4] => mult_gut:auto_generated.datab[4]
datab[5] => mult_gut:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_gut:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_gut:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_gut:auto_generated.result[0]
result[1] <= mult_gut:auto_generated.result[1]
result[2] <= mult_gut:auto_generated.result[2]
result[3] <= mult_gut:auto_generated.result[3]
result[4] <= mult_gut:auto_generated.result[4]
result[5] <= mult_gut:auto_generated.result[5]
result[6] <= mult_gut:auto_generated.result[6]
result[7] <= mult_gut:auto_generated.result[7]
result[8] <= mult_gut:auto_generated.result[8]
result[9] <= mult_gut:auto_generated.result[9]
result[10] <= mult_gut:auto_generated.result[10]
result[11] <= mult_gut:auto_generated.result[11]
result[12] <= mult_gut:auto_generated.result[12]
result[13] <= mult_gut:auto_generated.result[13]
result[14] <= mult_gut:auto_generated.result[14]
result[15] <= mult_gut:auto_generated.result[15]
result[16] <= mult_gut:auto_generated.result[16]
result[17] <= mult_gut:auto_generated.result[17]
result[18] <= mult_gut:auto_generated.result[18]
result[19] <= mult_gut:auto_generated.result[19]
result[20] <= mult_gut:auto_generated.result[20]
result[21] <= mult_gut:auto_generated.result[21]
result[22] <= mult_gut:auto_generated.result[22]
result[23] <= mult_gut:auto_generated.result[23]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component|mult_gut:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component
dataa[0] => mult_rlt:auto_generated.dataa[0]
dataa[1] => mult_rlt:auto_generated.dataa[1]
dataa[2] => mult_rlt:auto_generated.dataa[2]
dataa[3] => mult_rlt:auto_generated.dataa[3]
dataa[4] => mult_rlt:auto_generated.dataa[4]
dataa[5] => mult_rlt:auto_generated.dataa[5]
dataa[6] => mult_rlt:auto_generated.dataa[6]
datab[0] => mult_rlt:auto_generated.datab[0]
datab[1] => mult_rlt:auto_generated.datab[1]
datab[2] => mult_rlt:auto_generated.datab[2]
datab[3] => mult_rlt:auto_generated.datab[3]
datab[4] => mult_rlt:auto_generated.datab[4]
datab[5] => mult_rlt:auto_generated.datab[5]
datab[6] => mult_rlt:auto_generated.datab[6]
sum[0] => ~NO_FANOUT~
aclr => mult_rlt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_rlt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_rlt:auto_generated.result[0]
result[1] <= mult_rlt:auto_generated.result[1]
result[2] <= mult_rlt:auto_generated.result[2]
result[3] <= mult_rlt:auto_generated.result[3]
result[4] <= mult_rlt:auto_generated.result[4]
result[5] <= mult_rlt:auto_generated.result[5]
result[6] <= mult_rlt:auto_generated.result[6]
result[7] <= mult_rlt:auto_generated.result[7]
result[8] <= mult_rlt:auto_generated.result[8]
result[9] <= mult_rlt:auto_generated.result[9]
result[10] <= mult_rlt:auto_generated.result[10]
result[11] <= mult_rlt:auto_generated.result[11]
result[12] <= mult_rlt:auto_generated.result[12]
result[13] <= mult_rlt:auto_generated.result[13]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component|mult_rlt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component
dataa[0] => mult_60u:auto_generated.dataa[0]
dataa[1] => mult_60u:auto_generated.dataa[1]
dataa[2] => mult_60u:auto_generated.dataa[2]
dataa[3] => mult_60u:auto_generated.dataa[3]
dataa[4] => mult_60u:auto_generated.dataa[4]
dataa[5] => mult_60u:auto_generated.dataa[5]
dataa[6] => mult_60u:auto_generated.dataa[6]
dataa[7] => mult_60u:auto_generated.dataa[7]
dataa[8] => mult_60u:auto_generated.dataa[8]
dataa[9] => mult_60u:auto_generated.dataa[9]
dataa[10] => mult_60u:auto_generated.dataa[10]
dataa[11] => mult_60u:auto_generated.dataa[11]
dataa[12] => mult_60u:auto_generated.dataa[12]
dataa[13] => mult_60u:auto_generated.dataa[13]
dataa[14] => mult_60u:auto_generated.dataa[14]
dataa[15] => mult_60u:auto_generated.dataa[15]
dataa[16] => mult_60u:auto_generated.dataa[16]
dataa[17] => mult_60u:auto_generated.dataa[17]
datab[0] => mult_60u:auto_generated.datab[0]
datab[1] => mult_60u:auto_generated.datab[1]
datab[2] => mult_60u:auto_generated.datab[2]
datab[3] => mult_60u:auto_generated.datab[3]
datab[4] => mult_60u:auto_generated.datab[4]
datab[5] => mult_60u:auto_generated.datab[5]
datab[6] => mult_60u:auto_generated.datab[6]
datab[7] => mult_60u:auto_generated.datab[7]
datab[8] => mult_60u:auto_generated.datab[8]
datab[9] => mult_60u:auto_generated.datab[9]
datab[10] => mult_60u:auto_generated.datab[10]
datab[11] => mult_60u:auto_generated.datab[11]
datab[12] => mult_60u:auto_generated.datab[12]
datab[13] => mult_60u:auto_generated.datab[13]
datab[14] => mult_60u:auto_generated.datab[14]
datab[15] => mult_60u:auto_generated.datab[15]
datab[16] => mult_60u:auto_generated.datab[16]
datab[17] => mult_60u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_60u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_60u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_60u:auto_generated.result[0]
result[1] <= mult_60u:auto_generated.result[1]
result[2] <= mult_60u:auto_generated.result[2]
result[3] <= mult_60u:auto_generated.result[3]
result[4] <= mult_60u:auto_generated.result[4]
result[5] <= mult_60u:auto_generated.result[5]
result[6] <= mult_60u:auto_generated.result[6]
result[7] <= mult_60u:auto_generated.result[7]
result[8] <= mult_60u:auto_generated.result[8]
result[9] <= mult_60u:auto_generated.result[9]
result[10] <= mult_60u:auto_generated.result[10]
result[11] <= mult_60u:auto_generated.result[11]
result[12] <= mult_60u:auto_generated.result[12]
result[13] <= mult_60u:auto_generated.result[13]
result[14] <= mult_60u:auto_generated.result[14]
result[15] <= mult_60u:auto_generated.result[15]
result[16] <= mult_60u:auto_generated.result[16]
result[17] <= mult_60u:auto_generated.result[17]
result[18] <= mult_60u:auto_generated.result[18]
result[19] <= mult_60u:auto_generated.result[19]
result[20] <= mult_60u:auto_generated.result[20]
result[21] <= mult_60u:auto_generated.result[21]
result[22] <= mult_60u:auto_generated.result[22]
result[23] <= mult_60u:auto_generated.result[23]
result[24] <= mult_60u:auto_generated.result[24]
result[25] <= mult_60u:auto_generated.result[25]
result[26] <= mult_60u:auto_generated.result[26]
result[27] <= mult_60u:auto_generated.result[27]
result[28] <= mult_60u:auto_generated.result[28]
result[29] <= mult_60u:auto_generated.result[29]
result[30] <= mult_60u:auto_generated.result[30]
result[31] <= mult_60u:auto_generated.result[31]
result[32] <= mult_60u:auto_generated.result[32]
result[33] <= mult_60u:auto_generated.result[33]
result[34] <= mult_60u:auto_generated.result[34]
result[35] <= mult_60u:auto_generated.result[35]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component|mult_60u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:redist9_expSum_uid44_fpMulTest_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:redist2_concExc_uid90_fpMulTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult7|MultFP32_0002:multfp32_inst|dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8
clk => MultFP32_0002:multfp32_inst.clk
areset => MultFP32_0002:multfp32_inst.areset
a[0] => MultFP32_0002:multfp32_inst.a[0]
a[1] => MultFP32_0002:multfp32_inst.a[1]
a[2] => MultFP32_0002:multfp32_inst.a[2]
a[3] => MultFP32_0002:multfp32_inst.a[3]
a[4] => MultFP32_0002:multfp32_inst.a[4]
a[5] => MultFP32_0002:multfp32_inst.a[5]
a[6] => MultFP32_0002:multfp32_inst.a[6]
a[7] => MultFP32_0002:multfp32_inst.a[7]
a[8] => MultFP32_0002:multfp32_inst.a[8]
a[9] => MultFP32_0002:multfp32_inst.a[9]
a[10] => MultFP32_0002:multfp32_inst.a[10]
a[11] => MultFP32_0002:multfp32_inst.a[11]
a[12] => MultFP32_0002:multfp32_inst.a[12]
a[13] => MultFP32_0002:multfp32_inst.a[13]
a[14] => MultFP32_0002:multfp32_inst.a[14]
a[15] => MultFP32_0002:multfp32_inst.a[15]
a[16] => MultFP32_0002:multfp32_inst.a[16]
a[17] => MultFP32_0002:multfp32_inst.a[17]
a[18] => MultFP32_0002:multfp32_inst.a[18]
a[19] => MultFP32_0002:multfp32_inst.a[19]
a[20] => MultFP32_0002:multfp32_inst.a[20]
a[21] => MultFP32_0002:multfp32_inst.a[21]
a[22] => MultFP32_0002:multfp32_inst.a[22]
a[23] => MultFP32_0002:multfp32_inst.a[23]
a[24] => MultFP32_0002:multfp32_inst.a[24]
a[25] => MultFP32_0002:multfp32_inst.a[25]
a[26] => MultFP32_0002:multfp32_inst.a[26]
a[27] => MultFP32_0002:multfp32_inst.a[27]
a[28] => MultFP32_0002:multfp32_inst.a[28]
a[29] => MultFP32_0002:multfp32_inst.a[29]
a[30] => MultFP32_0002:multfp32_inst.a[30]
a[31] => MultFP32_0002:multfp32_inst.a[31]
b[0] => MultFP32_0002:multfp32_inst.b[0]
b[1] => MultFP32_0002:multfp32_inst.b[1]
b[2] => MultFP32_0002:multfp32_inst.b[2]
b[3] => MultFP32_0002:multfp32_inst.b[3]
b[4] => MultFP32_0002:multfp32_inst.b[4]
b[5] => MultFP32_0002:multfp32_inst.b[5]
b[6] => MultFP32_0002:multfp32_inst.b[6]
b[7] => MultFP32_0002:multfp32_inst.b[7]
b[8] => MultFP32_0002:multfp32_inst.b[8]
b[9] => MultFP32_0002:multfp32_inst.b[9]
b[10] => MultFP32_0002:multfp32_inst.b[10]
b[11] => MultFP32_0002:multfp32_inst.b[11]
b[12] => MultFP32_0002:multfp32_inst.b[12]
b[13] => MultFP32_0002:multfp32_inst.b[13]
b[14] => MultFP32_0002:multfp32_inst.b[14]
b[15] => MultFP32_0002:multfp32_inst.b[15]
b[16] => MultFP32_0002:multfp32_inst.b[16]
b[17] => MultFP32_0002:multfp32_inst.b[17]
b[18] => MultFP32_0002:multfp32_inst.b[18]
b[19] => MultFP32_0002:multfp32_inst.b[19]
b[20] => MultFP32_0002:multfp32_inst.b[20]
b[21] => MultFP32_0002:multfp32_inst.b[21]
b[22] => MultFP32_0002:multfp32_inst.b[22]
b[23] => MultFP32_0002:multfp32_inst.b[23]
b[24] => MultFP32_0002:multfp32_inst.b[24]
b[25] => MultFP32_0002:multfp32_inst.b[25]
b[26] => MultFP32_0002:multfp32_inst.b[26]
b[27] => MultFP32_0002:multfp32_inst.b[27]
b[28] => MultFP32_0002:multfp32_inst.b[28]
b[29] => MultFP32_0002:multfp32_inst.b[29]
b[30] => MultFP32_0002:multfp32_inst.b[30]
b[31] => MultFP32_0002:multfp32_inst.b[31]
q[0] <= MultFP32_0002:multfp32_inst.q[0]
q[1] <= MultFP32_0002:multfp32_inst.q[1]
q[2] <= MultFP32_0002:multfp32_inst.q[2]
q[3] <= MultFP32_0002:multfp32_inst.q[3]
q[4] <= MultFP32_0002:multfp32_inst.q[4]
q[5] <= MultFP32_0002:multfp32_inst.q[5]
q[6] <= MultFP32_0002:multfp32_inst.q[6]
q[7] <= MultFP32_0002:multfp32_inst.q[7]
q[8] <= MultFP32_0002:multfp32_inst.q[8]
q[9] <= MultFP32_0002:multfp32_inst.q[9]
q[10] <= MultFP32_0002:multfp32_inst.q[10]
q[11] <= MultFP32_0002:multfp32_inst.q[11]
q[12] <= MultFP32_0002:multfp32_inst.q[12]
q[13] <= MultFP32_0002:multfp32_inst.q[13]
q[14] <= MultFP32_0002:multfp32_inst.q[14]
q[15] <= MultFP32_0002:multfp32_inst.q[15]
q[16] <= MultFP32_0002:multfp32_inst.q[16]
q[17] <= MultFP32_0002:multfp32_inst.q[17]
q[18] <= MultFP32_0002:multfp32_inst.q[18]
q[19] <= MultFP32_0002:multfp32_inst.q[19]
q[20] <= MultFP32_0002:multfp32_inst.q[20]
q[21] <= MultFP32_0002:multfp32_inst.q[21]
q[22] <= MultFP32_0002:multfp32_inst.q[22]
q[23] <= MultFP32_0002:multfp32_inst.q[23]
q[24] <= MultFP32_0002:multfp32_inst.q[24]
q[25] <= MultFP32_0002:multfp32_inst.q[25]
q[26] <= MultFP32_0002:multfp32_inst.q[26]
q[27] <= MultFP32_0002:multfp32_inst.q[27]
q[28] <= MultFP32_0002:multfp32_inst.q[28]
q[29] <= MultFP32_0002:multfp32_inst.q[29]
q[30] <= MultFP32_0002:multfp32_inst.q[30]
q[31] <= MultFP32_0002:multfp32_inst.q[31]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst
a[0] => Equal0.IN45
a[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[0]
a[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[0]
a[1] => Equal0.IN44
a[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[1]
a[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[1]
a[2] => Equal0.IN43
a[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[2]
a[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[2]
a[3] => Equal0.IN42
a[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[3]
a[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[3]
a[4] => Equal0.IN41
a[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[4]
a[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[4]
a[5] => Equal0.IN40
a[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[5]
a[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[5]
a[6] => Equal0.IN39
a[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[6]
a[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[6]
a[7] => Equal0.IN38
a[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[7]
a[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[7]
a[8] => Equal0.IN37
a[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[8]
a[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[8]
a[9] => Equal0.IN36
a[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[9]
a[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[9]
a[10] => Equal0.IN35
a[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[10]
a[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[10]
a[11] => Equal0.IN34
a[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[11]
a[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[11]
a[12] => Equal0.IN33
a[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[12]
a[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[12]
a[13] => Equal0.IN32
a[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[13]
a[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[13]
a[14] => Equal0.IN31
a[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[14]
a[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[14]
a[15] => Equal0.IN30
a[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[15]
a[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[15]
a[16] => Equal0.IN29
a[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[16]
a[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[16]
a[17] => Equal0.IN28
a[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAA[17]
a[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAA[17]
a[18] => Equal0.IN27
a[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[0]
a[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[0]
a[19] => Equal0.IN26
a[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[1]
a[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[1]
a[20] => Equal0.IN25
a[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[2]
a[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[2]
a[21] => Equal0.IN24
a[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[3]
a[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[3]
a[22] => Equal0.IN23
a[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAB[4]
a[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAA[4]
a[23] => Add2.IN10
a[23] => Equal1.IN7
a[23] => Equal5.IN7
a[24] => Add2.IN9
a[24] => Equal1.IN6
a[24] => Equal5.IN6
a[25] => Add2.IN8
a[25] => Equal1.IN5
a[25] => Equal5.IN5
a[26] => Add2.IN7
a[26] => Equal1.IN4
a[26] => Equal5.IN4
a[27] => Add2.IN6
a[27] => Equal1.IN3
a[27] => Equal5.IN3
a[28] => Add2.IN5
a[28] => Equal1.IN2
a[28] => Equal5.IN2
a[29] => Add2.IN4
a[29] => Equal1.IN1
a[29] => Equal5.IN1
a[30] => Add2.IN3
a[30] => Equal1.IN0
a[30] => Equal5.IN0
a[31] => signR_uid48_fpMulTest_qi[0].IN0
b[0] => Equal3.IN45
b[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[0]
b[0] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[0]
b[1] => Equal3.IN44
b[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[1]
b[1] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[1]
b[2] => Equal3.IN43
b[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[2]
b[2] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[2]
b[3] => Equal3.IN42
b[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[3]
b[3] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[3]
b[4] => Equal3.IN41
b[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[4]
b[4] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[4]
b[5] => Equal3.IN40
b[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[5]
b[5] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[5]
b[6] => Equal3.IN39
b[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[6]
b[6] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[6]
b[7] => Equal3.IN38
b[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[7]
b[7] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[7]
b[8] => Equal3.IN37
b[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[8]
b[8] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[8]
b[9] => Equal3.IN36
b[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[9]
b[9] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[9]
b[10] => Equal3.IN35
b[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[10]
b[10] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[10]
b[11] => Equal3.IN34
b[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[11]
b[11] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[11]
b[12] => Equal3.IN33
b[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[12]
b[12] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[12]
b[13] => Equal3.IN32
b[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[13]
b[13] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[13]
b[14] => Equal3.IN31
b[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[14]
b[14] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[14]
b[15] => Equal3.IN30
b[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[15]
b[15] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[15]
b[16] => Equal3.IN29
b[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[16]
b[16] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[16]
b[17] => Equal3.IN28
b[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.DATAA[17]
b[17] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.DATAB[17]
b[18] => Equal3.IN27
b[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[0]
b[18] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[0]
b[19] => Equal3.IN26
b[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[1]
b[19] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[1]
b[20] => Equal3.IN25
b[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[2]
b[20] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[2]
b[21] => Equal3.IN24
b[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[3]
b[21] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[3]
b[22] => Equal3.IN23
b[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.DATAB[4]
b[22] => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.DATAB[4]
b[23] => Add2.IN18
b[23] => Equal2.IN7
b[23] => Equal4.IN7
b[24] => Add2.IN17
b[24] => Equal2.IN6
b[24] => Equal4.IN6
b[25] => Add2.IN16
b[25] => Equal2.IN5
b[25] => Equal4.IN5
b[26] => Add2.IN15
b[26] => Equal2.IN4
b[26] => Equal4.IN4
b[27] => Add2.IN14
b[27] => Equal2.IN3
b[27] => Equal4.IN3
b[28] => Add2.IN13
b[28] => Equal2.IN2
b[28] => Equal4.IN2
b[29] => Add2.IN12
b[29] => Equal2.IN1
b[29] => Equal4.IN1
b[30] => Add2.IN11
b[30] => Equal2.IN0
b[30] => Equal4.IN0
b[31] => signR_uid48_fpMulTest_qi[0].IN1
q[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dspba_delay:signRPostExc_uid102_fpMulTest_delay.xout[0]
clk => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.clk
clk => expSumMBias_uid46_fpMulTest_o[0].CLK
clk => expSumMBias_uid46_fpMulTest_o[1].CLK
clk => expSumMBias_uid46_fpMulTest_o[2].CLK
clk => expSumMBias_uid46_fpMulTest_o[3].CLK
clk => expSumMBias_uid46_fpMulTest_o[4].CLK
clk => expSumMBias_uid46_fpMulTest_o[5].CLK
clk => expSumMBias_uid46_fpMulTest_o[6].CLK
clk => expSumMBias_uid46_fpMulTest_o[7].CLK
clk => expSumMBias_uid46_fpMulTest_o[8].CLK
clk => expSumMBias_uid46_fpMulTest_o[9].CLK
clk => expSumMBias_uid46_fpMulTest_o[10].CLK
clk => expSum_uid44_fpMulTest_o[0].CLK
clk => expSum_uid44_fpMulTest_o[1].CLK
clk => expSum_uid44_fpMulTest_o[2].CLK
clk => expSum_uid44_fpMulTest_o[3].CLK
clk => expSum_uid44_fpMulTest_o[4].CLK
clk => expSum_uid44_fpMulTest_o[5].CLK
clk => expSum_uid44_fpMulTest_o[6].CLK
clk => expSum_uid44_fpMulTest_o[7].CLK
clk => expSum_uid44_fpMulTest_o[8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[23].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[24].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[25].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[26].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[27].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[28].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[29].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[30].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[31].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[32].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[33].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[34].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[35].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[36].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[37].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[38].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[39].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[40].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[41].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[42].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[43].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[44].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[45].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[46].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[47].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[48].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[49].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[50].CLK
clk => dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6.clk
clk => dspba_delay:expXIsMax_uid16_fpMulTest_delay.clk
clk => dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6.clk
clk => dspba_delay:excZ_y_uid29_fpMulTest_delay.clk
clk => dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.clk
clk => dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6.clk
clk => dspba_delay:expXIsMax_uid30_fpMulTest_delay.clk
clk => dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6.clk
clk => dspba_delay:excZ_x_uid15_fpMulTest_delay.clk
clk => dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6.clk
clk => dspba_delay:signR_uid48_fpMulTest_delay.clk
clk => dspba_delay:redist8_signR_uid48_fpMulTest_q_6.clk
clk => dspba_delay:signRPostExc_uid102_fpMulTest_delay.clk
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.CLOCK
clk => dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1.clk
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.CLOCK
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.CLOCK
clk => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.CLOCK
clk => dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1.clk
clk => dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1.clk
clk => dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay.clk
clk => dspba_delay:redist9_expSum_uid44_fpMulTest_q_4.clk
clk => dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1.clk
clk => dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1.clk
clk => dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1.clk
clk => dspba_delay:redist2_concExc_uid90_fpMulTest_q_1.clk
clk => dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2.clk
areset => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.aclr
areset => expSumMBias_uid46_fpMulTest_o[0].ACLR
areset => expSumMBias_uid46_fpMulTest_o[1].ACLR
areset => expSumMBias_uid46_fpMulTest_o[2].ACLR
areset => expSumMBias_uid46_fpMulTest_o[3].ACLR
areset => expSumMBias_uid46_fpMulTest_o[4].ACLR
areset => expSumMBias_uid46_fpMulTest_o[5].ACLR
areset => expSumMBias_uid46_fpMulTest_o[6].ACLR
areset => expSumMBias_uid46_fpMulTest_o[7].ACLR
areset => expSumMBias_uid46_fpMulTest_o[8].ACLR
areset => expSumMBias_uid46_fpMulTest_o[9].ACLR
areset => expSumMBias_uid46_fpMulTest_o[10].ACLR
areset => expSum_uid44_fpMulTest_o[0].ACLR
areset => expSum_uid44_fpMulTest_o[1].ACLR
areset => expSum_uid44_fpMulTest_o[2].ACLR
areset => expSum_uid44_fpMulTest_o[3].ACLR
areset => expSum_uid44_fpMulTest_o[4].ACLR
areset => expSum_uid44_fpMulTest_o[5].ACLR
areset => expSum_uid44_fpMulTest_o[6].ACLR
areset => expSum_uid44_fpMulTest_o[7].ACLR
areset => expSum_uid44_fpMulTest_o[8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[23].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[24].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[25].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[26].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[27].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[28].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[29].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[30].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[31].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[32].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[33].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[34].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[35].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[36].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[37].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[38].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[39].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[40].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[41].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[42].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[43].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[44].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[45].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[46].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[47].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[48].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[49].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_result_add_0_0_o[50].ACLR
areset => dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6.aclr
areset => dspba_delay:expXIsMax_uid16_fpMulTest_delay.aclr
areset => dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6.aclr
areset => dspba_delay:excZ_y_uid29_fpMulTest_delay.aclr
areset => dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.aclr
areset => dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6.aclr
areset => dspba_delay:expXIsMax_uid30_fpMulTest_delay.aclr
areset => dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6.aclr
areset => dspba_delay:excZ_x_uid15_fpMulTest_delay.aclr
areset => dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6.aclr
areset => dspba_delay:signR_uid48_fpMulTest_delay.aclr
areset => dspba_delay:redist8_signR_uid48_fpMulTest_q_6.aclr
areset => dspba_delay:signRPostExc_uid102_fpMulTest_delay.aclr
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component.ACLR
areset => dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1.aclr
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component.ACLR
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component.ACLR
areset => LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component.ACLR
areset => dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1.aclr
areset => dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1.aclr
areset => dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay.aclr
areset => dspba_delay:redist9_expSum_uid44_fpMulTest_q_4.aclr
areset => dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1.aclr
areset => dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1.aclr
areset => dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1.aclr
areset => dspba_delay:redist2_concExc_uid90_fpMulTest_q_1.aclr
areset => dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2.aclr


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:redist13_fracXIsZero_uid17_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:redist14_expXIsMax_uid16_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:redist12_excZ_y_uid29_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:redist10_fracXIsZero_uid31_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:redist11_expXIsMax_uid30_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:redist15_excZ_x_uid15_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:signR_uid48_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:redist8_signR_uid48_fpMulTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:signRPostExc_uid102_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component
dataa[0] => mult_gut:auto_generated.dataa[0]
dataa[1] => mult_gut:auto_generated.dataa[1]
dataa[2] => mult_gut:auto_generated.dataa[2]
dataa[3] => mult_gut:auto_generated.dataa[3]
dataa[4] => mult_gut:auto_generated.dataa[4]
dataa[5] => mult_gut:auto_generated.dataa[5]
dataa[6] => mult_gut:auto_generated.dataa[6]
dataa[7] => mult_gut:auto_generated.dataa[7]
dataa[8] => mult_gut:auto_generated.dataa[8]
dataa[9] => mult_gut:auto_generated.dataa[9]
dataa[10] => mult_gut:auto_generated.dataa[10]
dataa[11] => mult_gut:auto_generated.dataa[11]
dataa[12] => mult_gut:auto_generated.dataa[12]
dataa[13] => mult_gut:auto_generated.dataa[13]
dataa[14] => mult_gut:auto_generated.dataa[14]
dataa[15] => mult_gut:auto_generated.dataa[15]
dataa[16] => mult_gut:auto_generated.dataa[16]
dataa[17] => mult_gut:auto_generated.dataa[17]
datab[0] => mult_gut:auto_generated.datab[0]
datab[1] => mult_gut:auto_generated.datab[1]
datab[2] => mult_gut:auto_generated.datab[2]
datab[3] => mult_gut:auto_generated.datab[3]
datab[4] => mult_gut:auto_generated.datab[4]
datab[5] => mult_gut:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_gut:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_gut:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_gut:auto_generated.result[0]
result[1] <= mult_gut:auto_generated.result[1]
result[2] <= mult_gut:auto_generated.result[2]
result[3] <= mult_gut:auto_generated.result[3]
result[4] <= mult_gut:auto_generated.result[4]
result[5] <= mult_gut:auto_generated.result[5]
result[6] <= mult_gut:auto_generated.result[6]
result[7] <= mult_gut:auto_generated.result[7]
result[8] <= mult_gut:auto_generated.result[8]
result[9] <= mult_gut:auto_generated.result[9]
result[10] <= mult_gut:auto_generated.result[10]
result[11] <= mult_gut:auto_generated.result[11]
result[12] <= mult_gut:auto_generated.result[12]
result[13] <= mult_gut:auto_generated.result[13]
result[14] <= mult_gut:auto_generated.result[14]
result[15] <= mult_gut:auto_generated.result[15]
result[16] <= mult_gut:auto_generated.result[16]
result[17] <= mult_gut:auto_generated.result[17]
result[18] <= mult_gut:auto_generated.result[18]
result[19] <= mult_gut:auto_generated.result[19]
result[20] <= mult_gut:auto_generated.result[20]
result[21] <= mult_gut:auto_generated.result[21]
result[22] <= mult_gut:auto_generated.result[22]
result[23] <= mult_gut:auto_generated.result[23]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component|mult_gut:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:redist0_prodXY_uid105_prod_uid47_fpMulTest_im8_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component
dataa[0] => mult_gut:auto_generated.dataa[0]
dataa[1] => mult_gut:auto_generated.dataa[1]
dataa[2] => mult_gut:auto_generated.dataa[2]
dataa[3] => mult_gut:auto_generated.dataa[3]
dataa[4] => mult_gut:auto_generated.dataa[4]
dataa[5] => mult_gut:auto_generated.dataa[5]
dataa[6] => mult_gut:auto_generated.dataa[6]
dataa[7] => mult_gut:auto_generated.dataa[7]
dataa[8] => mult_gut:auto_generated.dataa[8]
dataa[9] => mult_gut:auto_generated.dataa[9]
dataa[10] => mult_gut:auto_generated.dataa[10]
dataa[11] => mult_gut:auto_generated.dataa[11]
dataa[12] => mult_gut:auto_generated.dataa[12]
dataa[13] => mult_gut:auto_generated.dataa[13]
dataa[14] => mult_gut:auto_generated.dataa[14]
dataa[15] => mult_gut:auto_generated.dataa[15]
dataa[16] => mult_gut:auto_generated.dataa[16]
dataa[17] => mult_gut:auto_generated.dataa[17]
datab[0] => mult_gut:auto_generated.datab[0]
datab[1] => mult_gut:auto_generated.datab[1]
datab[2] => mult_gut:auto_generated.datab[2]
datab[3] => mult_gut:auto_generated.datab[3]
datab[4] => mult_gut:auto_generated.datab[4]
datab[5] => mult_gut:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_gut:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_gut:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_gut:auto_generated.result[0]
result[1] <= mult_gut:auto_generated.result[1]
result[2] <= mult_gut:auto_generated.result[2]
result[3] <= mult_gut:auto_generated.result[3]
result[4] <= mult_gut:auto_generated.result[4]
result[5] <= mult_gut:auto_generated.result[5]
result[6] <= mult_gut:auto_generated.result[6]
result[7] <= mult_gut:auto_generated.result[7]
result[8] <= mult_gut:auto_generated.result[8]
result[9] <= mult_gut:auto_generated.result[9]
result[10] <= mult_gut:auto_generated.result[10]
result[11] <= mult_gut:auto_generated.result[11]
result[12] <= mult_gut:auto_generated.result[12]
result[13] <= mult_gut:auto_generated.result[13]
result[14] <= mult_gut:auto_generated.result[14]
result[15] <= mult_gut:auto_generated.result[15]
result[16] <= mult_gut:auto_generated.result[16]
result[17] <= mult_gut:auto_generated.result[17]
result[18] <= mult_gut:auto_generated.result[18]
result[19] <= mult_gut:auto_generated.result[19]
result[20] <= mult_gut:auto_generated.result[20]
result[21] <= mult_gut:auto_generated.result[21]
result[22] <= mult_gut:auto_generated.result[22]
result[23] <= mult_gut:auto_generated.result[23]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im5_component|mult_gut:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component
dataa[0] => mult_rlt:auto_generated.dataa[0]
dataa[1] => mult_rlt:auto_generated.dataa[1]
dataa[2] => mult_rlt:auto_generated.dataa[2]
dataa[3] => mult_rlt:auto_generated.dataa[3]
dataa[4] => mult_rlt:auto_generated.dataa[4]
dataa[5] => mult_rlt:auto_generated.dataa[5]
dataa[6] => mult_rlt:auto_generated.dataa[6]
datab[0] => mult_rlt:auto_generated.datab[0]
datab[1] => mult_rlt:auto_generated.datab[1]
datab[2] => mult_rlt:auto_generated.datab[2]
datab[3] => mult_rlt:auto_generated.datab[3]
datab[4] => mult_rlt:auto_generated.datab[4]
datab[5] => mult_rlt:auto_generated.datab[5]
datab[6] => mult_rlt:auto_generated.datab[6]
sum[0] => ~NO_FANOUT~
aclr => mult_rlt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_rlt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_rlt:auto_generated.result[0]
result[1] <= mult_rlt:auto_generated.result[1]
result[2] <= mult_rlt:auto_generated.result[2]
result[3] <= mult_rlt:auto_generated.result[3]
result[4] <= mult_rlt:auto_generated.result[4]
result[5] <= mult_rlt:auto_generated.result[5]
result[6] <= mult_rlt:auto_generated.result[6]
result[7] <= mult_rlt:auto_generated.result[7]
result[8] <= mult_rlt:auto_generated.result[8]
result[9] <= mult_rlt:auto_generated.result[9]
result[10] <= mult_rlt:auto_generated.result[10]
result[11] <= mult_rlt:auto_generated.result[11]
result[12] <= mult_rlt:auto_generated.result[12]
result[13] <= mult_rlt:auto_generated.result[13]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component|mult_rlt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component
dataa[0] => mult_60u:auto_generated.dataa[0]
dataa[1] => mult_60u:auto_generated.dataa[1]
dataa[2] => mult_60u:auto_generated.dataa[2]
dataa[3] => mult_60u:auto_generated.dataa[3]
dataa[4] => mult_60u:auto_generated.dataa[4]
dataa[5] => mult_60u:auto_generated.dataa[5]
dataa[6] => mult_60u:auto_generated.dataa[6]
dataa[7] => mult_60u:auto_generated.dataa[7]
dataa[8] => mult_60u:auto_generated.dataa[8]
dataa[9] => mult_60u:auto_generated.dataa[9]
dataa[10] => mult_60u:auto_generated.dataa[10]
dataa[11] => mult_60u:auto_generated.dataa[11]
dataa[12] => mult_60u:auto_generated.dataa[12]
dataa[13] => mult_60u:auto_generated.dataa[13]
dataa[14] => mult_60u:auto_generated.dataa[14]
dataa[15] => mult_60u:auto_generated.dataa[15]
dataa[16] => mult_60u:auto_generated.dataa[16]
dataa[17] => mult_60u:auto_generated.dataa[17]
datab[0] => mult_60u:auto_generated.datab[0]
datab[1] => mult_60u:auto_generated.datab[1]
datab[2] => mult_60u:auto_generated.datab[2]
datab[3] => mult_60u:auto_generated.datab[3]
datab[4] => mult_60u:auto_generated.datab[4]
datab[5] => mult_60u:auto_generated.datab[5]
datab[6] => mult_60u:auto_generated.datab[6]
datab[7] => mult_60u:auto_generated.datab[7]
datab[8] => mult_60u:auto_generated.datab[8]
datab[9] => mult_60u:auto_generated.datab[9]
datab[10] => mult_60u:auto_generated.datab[10]
datab[11] => mult_60u:auto_generated.datab[11]
datab[12] => mult_60u:auto_generated.datab[12]
datab[13] => mult_60u:auto_generated.datab[13]
datab[14] => mult_60u:auto_generated.datab[14]
datab[15] => mult_60u:auto_generated.datab[15]
datab[16] => mult_60u:auto_generated.datab[16]
datab[17] => mult_60u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_60u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_60u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_60u:auto_generated.result[0]
result[1] <= mult_60u:auto_generated.result[1]
result[2] <= mult_60u:auto_generated.result[2]
result[3] <= mult_60u:auto_generated.result[3]
result[4] <= mult_60u:auto_generated.result[4]
result[5] <= mult_60u:auto_generated.result[5]
result[6] <= mult_60u:auto_generated.result[6]
result[7] <= mult_60u:auto_generated.result[7]
result[8] <= mult_60u:auto_generated.result[8]
result[9] <= mult_60u:auto_generated.result[9]
result[10] <= mult_60u:auto_generated.result[10]
result[11] <= mult_60u:auto_generated.result[11]
result[12] <= mult_60u:auto_generated.result[12]
result[13] <= mult_60u:auto_generated.result[13]
result[14] <= mult_60u:auto_generated.result[14]
result[15] <= mult_60u:auto_generated.result[15]
result[16] <= mult_60u:auto_generated.result[16]
result[17] <= mult_60u:auto_generated.result[17]
result[18] <= mult_60u:auto_generated.result[18]
result[19] <= mult_60u:auto_generated.result[19]
result[20] <= mult_60u:auto_generated.result[20]
result[21] <= mult_60u:auto_generated.result[21]
result[22] <= mult_60u:auto_generated.result[22]
result[23] <= mult_60u:auto_generated.result[23]
result[24] <= mult_60u:auto_generated.result[24]
result[25] <= mult_60u:auto_generated.result[25]
result[26] <= mult_60u:auto_generated.result[26]
result[27] <= mult_60u:auto_generated.result[27]
result[28] <= mult_60u:auto_generated.result[28]
result[29] <= mult_60u:auto_generated.result[29]
result[30] <= mult_60u:auto_generated.result[30]
result[31] <= mult_60u:auto_generated.result[31]
result[32] <= mult_60u:auto_generated.result[32]
result[33] <= mult_60u:auto_generated.result[33]
result[34] <= mult_60u:auto_generated.result[34]
result[35] <= mult_60u:auto_generated.result[35]


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component|mult_60u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:redist1_osig_uid106_prod_uid47_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:redist7_normalizeBit_uid49_fpMulTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:roundBitDetectionPattern_uid64_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:redist9_expSum_uid44_fpMulTest_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:redist6_fracRPostNorm_uid53_fpMulTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:redist4_expRPreExcExt_uid71_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:redist3_expRPreExc_uid72_fpMulTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:redist2_concExc_uid90_fpMulTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|MultFP32:mult8|MultFP32_0002:multfp32_inst|dspba_delay:redist5_fracRPreExc_uid70_fpMulTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1
clk => AddFP32_0002:addfp32_inst.clk
areset => AddFP32_0002:addfp32_inst.areset
a[0] => AddFP32_0002:addfp32_inst.a[0]
a[1] => AddFP32_0002:addfp32_inst.a[1]
a[2] => AddFP32_0002:addfp32_inst.a[2]
a[3] => AddFP32_0002:addfp32_inst.a[3]
a[4] => AddFP32_0002:addfp32_inst.a[4]
a[5] => AddFP32_0002:addfp32_inst.a[5]
a[6] => AddFP32_0002:addfp32_inst.a[6]
a[7] => AddFP32_0002:addfp32_inst.a[7]
a[8] => AddFP32_0002:addfp32_inst.a[8]
a[9] => AddFP32_0002:addfp32_inst.a[9]
a[10] => AddFP32_0002:addfp32_inst.a[10]
a[11] => AddFP32_0002:addfp32_inst.a[11]
a[12] => AddFP32_0002:addfp32_inst.a[12]
a[13] => AddFP32_0002:addfp32_inst.a[13]
a[14] => AddFP32_0002:addfp32_inst.a[14]
a[15] => AddFP32_0002:addfp32_inst.a[15]
a[16] => AddFP32_0002:addfp32_inst.a[16]
a[17] => AddFP32_0002:addfp32_inst.a[17]
a[18] => AddFP32_0002:addfp32_inst.a[18]
a[19] => AddFP32_0002:addfp32_inst.a[19]
a[20] => AddFP32_0002:addfp32_inst.a[20]
a[21] => AddFP32_0002:addfp32_inst.a[21]
a[22] => AddFP32_0002:addfp32_inst.a[22]
a[23] => AddFP32_0002:addfp32_inst.a[23]
a[24] => AddFP32_0002:addfp32_inst.a[24]
a[25] => AddFP32_0002:addfp32_inst.a[25]
a[26] => AddFP32_0002:addfp32_inst.a[26]
a[27] => AddFP32_0002:addfp32_inst.a[27]
a[28] => AddFP32_0002:addfp32_inst.a[28]
a[29] => AddFP32_0002:addfp32_inst.a[29]
a[30] => AddFP32_0002:addfp32_inst.a[30]
a[31] => AddFP32_0002:addfp32_inst.a[31]
b[0] => AddFP32_0002:addfp32_inst.b[0]
b[1] => AddFP32_0002:addfp32_inst.b[1]
b[2] => AddFP32_0002:addfp32_inst.b[2]
b[3] => AddFP32_0002:addfp32_inst.b[3]
b[4] => AddFP32_0002:addfp32_inst.b[4]
b[5] => AddFP32_0002:addfp32_inst.b[5]
b[6] => AddFP32_0002:addfp32_inst.b[6]
b[7] => AddFP32_0002:addfp32_inst.b[7]
b[8] => AddFP32_0002:addfp32_inst.b[8]
b[9] => AddFP32_0002:addfp32_inst.b[9]
b[10] => AddFP32_0002:addfp32_inst.b[10]
b[11] => AddFP32_0002:addfp32_inst.b[11]
b[12] => AddFP32_0002:addfp32_inst.b[12]
b[13] => AddFP32_0002:addfp32_inst.b[13]
b[14] => AddFP32_0002:addfp32_inst.b[14]
b[15] => AddFP32_0002:addfp32_inst.b[15]
b[16] => AddFP32_0002:addfp32_inst.b[16]
b[17] => AddFP32_0002:addfp32_inst.b[17]
b[18] => AddFP32_0002:addfp32_inst.b[18]
b[19] => AddFP32_0002:addfp32_inst.b[19]
b[20] => AddFP32_0002:addfp32_inst.b[20]
b[21] => AddFP32_0002:addfp32_inst.b[21]
b[22] => AddFP32_0002:addfp32_inst.b[22]
b[23] => AddFP32_0002:addfp32_inst.b[23]
b[24] => AddFP32_0002:addfp32_inst.b[24]
b[25] => AddFP32_0002:addfp32_inst.b[25]
b[26] => AddFP32_0002:addfp32_inst.b[26]
b[27] => AddFP32_0002:addfp32_inst.b[27]
b[28] => AddFP32_0002:addfp32_inst.b[28]
b[29] => AddFP32_0002:addfp32_inst.b[29]
b[30] => AddFP32_0002:addfp32_inst.b[30]
b[31] => AddFP32_0002:addfp32_inst.b[31]
q[0] <= AddFP32_0002:addfp32_inst.q[0]
q[1] <= AddFP32_0002:addfp32_inst.q[1]
q[2] <= AddFP32_0002:addfp32_inst.q[2]
q[3] <= AddFP32_0002:addfp32_inst.q[3]
q[4] <= AddFP32_0002:addfp32_inst.q[4]
q[5] <= AddFP32_0002:addfp32_inst.q[5]
q[6] <= AddFP32_0002:addfp32_inst.q[6]
q[7] <= AddFP32_0002:addfp32_inst.q[7]
q[8] <= AddFP32_0002:addfp32_inst.q[8]
q[9] <= AddFP32_0002:addfp32_inst.q[9]
q[10] <= AddFP32_0002:addfp32_inst.q[10]
q[11] <= AddFP32_0002:addfp32_inst.q[11]
q[12] <= AddFP32_0002:addfp32_inst.q[12]
q[13] <= AddFP32_0002:addfp32_inst.q[13]
q[14] <= AddFP32_0002:addfp32_inst.q[14]
q[15] <= AddFP32_0002:addfp32_inst.q[15]
q[16] <= AddFP32_0002:addfp32_inst.q[16]
q[17] <= AddFP32_0002:addfp32_inst.q[17]
q[18] <= AddFP32_0002:addfp32_inst.q[18]
q[19] <= AddFP32_0002:addfp32_inst.q[19]
q[20] <= AddFP32_0002:addfp32_inst.q[20]
q[21] <= AddFP32_0002:addfp32_inst.q[21]
q[22] <= AddFP32_0002:addfp32_inst.q[22]
q[23] <= AddFP32_0002:addfp32_inst.q[23]
q[24] <= AddFP32_0002:addfp32_inst.q[24]
q[25] <= AddFP32_0002:addfp32_inst.q[25]
q[26] <= AddFP32_0002:addfp32_inst.q[26]
q[27] <= AddFP32_0002:addfp32_inst.q[27]
q[28] <= AddFP32_0002:addfp32_inst.q[28]
q[29] <= AddFP32_0002:addfp32_inst.q[29]
q[30] <= AddFP32_0002:addfp32_inst.q[30]
q[31] <= AddFP32_0002:addfp32_inst.q[31]


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst
a[0] => bSig_uid17_fpAddTest_q.DATAB
a[0] => frac_aSig_uid22_fpAddTest_b[0].DATAA
a[0] => Add0.IN66
a[1] => bSig_uid17_fpAddTest_q.DATAB
a[1] => frac_aSig_uid22_fpAddTest_b[1].DATAA
a[1] => Add0.IN65
a[2] => bSig_uid17_fpAddTest_q.DATAB
a[2] => frac_aSig_uid22_fpAddTest_b[2].DATAA
a[2] => Add0.IN64
a[3] => bSig_uid17_fpAddTest_q.DATAB
a[3] => frac_aSig_uid22_fpAddTest_b[3].DATAA
a[3] => Add0.IN63
a[4] => bSig_uid17_fpAddTest_q.DATAB
a[4] => frac_aSig_uid22_fpAddTest_b[4].DATAA
a[4] => Add0.IN62
a[5] => bSig_uid17_fpAddTest_q.DATAB
a[5] => frac_aSig_uid22_fpAddTest_b[5].DATAA
a[5] => Add0.IN61
a[6] => bSig_uid17_fpAddTest_q.DATAB
a[6] => frac_aSig_uid22_fpAddTest_b[6].DATAA
a[6] => Add0.IN60
a[7] => bSig_uid17_fpAddTest_q.DATAB
a[7] => frac_aSig_uid22_fpAddTest_b[7].DATAA
a[7] => Add0.IN59
a[8] => bSig_uid17_fpAddTest_q.DATAB
a[8] => frac_aSig_uid22_fpAddTest_b[8].DATAA
a[8] => Add0.IN58
a[9] => bSig_uid17_fpAddTest_q.DATAB
a[9] => frac_aSig_uid22_fpAddTest_b[9].DATAA
a[9] => Add0.IN57
a[10] => bSig_uid17_fpAddTest_q.DATAB
a[10] => frac_aSig_uid22_fpAddTest_b[10].DATAA
a[10] => Add0.IN56
a[11] => bSig_uid17_fpAddTest_q.DATAB
a[11] => frac_aSig_uid22_fpAddTest_b[11].DATAA
a[11] => Add0.IN55
a[12] => bSig_uid17_fpAddTest_q.DATAB
a[12] => frac_aSig_uid22_fpAddTest_b[12].DATAA
a[12] => Add0.IN54
a[13] => bSig_uid17_fpAddTest_q.DATAB
a[13] => frac_aSig_uid22_fpAddTest_b[13].DATAA
a[13] => Add0.IN53
a[14] => bSig_uid17_fpAddTest_q.DATAB
a[14] => frac_aSig_uid22_fpAddTest_b[14].DATAA
a[14] => Add0.IN52
a[15] => bSig_uid17_fpAddTest_q.DATAB
a[15] => frac_aSig_uid22_fpAddTest_b[15].DATAA
a[15] => Add0.IN51
a[16] => bSig_uid17_fpAddTest_q.DATAB
a[16] => frac_aSig_uid22_fpAddTest_b[16].DATAA
a[16] => Add0.IN50
a[17] => bSig_uid17_fpAddTest_q.DATAB
a[17] => frac_aSig_uid22_fpAddTest_b[17].DATAA
a[17] => Add0.IN49
a[18] => bSig_uid17_fpAddTest_q.DATAB
a[18] => frac_aSig_uid22_fpAddTest_b[18].DATAA
a[18] => Add0.IN48
a[19] => bSig_uid17_fpAddTest_q.DATAB
a[19] => frac_aSig_uid22_fpAddTest_b[19].DATAA
a[19] => Add0.IN47
a[20] => bSig_uid17_fpAddTest_q.DATAB
a[20] => frac_aSig_uid22_fpAddTest_b[20].DATAA
a[20] => Add0.IN46
a[21] => bSig_uid17_fpAddTest_q.DATAB
a[21] => frac_aSig_uid22_fpAddTest_b[21].DATAA
a[21] => Add0.IN45
a[22] => bSig_uid17_fpAddTest_q.DATAB
a[22] => frac_aSig_uid22_fpAddTest_b[22].DATAA
a[22] => Add0.IN44
a[23] => bSig_uid17_fpAddTest_q.DATAB
a[23] => exp_aSig_uid21_fpAddTest_b[0].DATAA
a[23] => Add0.IN43
a[24] => bSig_uid17_fpAddTest_q.DATAB
a[24] => exp_aSig_uid21_fpAddTest_b[1].DATAA
a[24] => Add0.IN42
a[25] => bSig_uid17_fpAddTest_q.DATAB
a[25] => exp_aSig_uid21_fpAddTest_b[2].DATAA
a[25] => Add0.IN41
a[26] => bSig_uid17_fpAddTest_q.DATAB
a[26] => exp_aSig_uid21_fpAddTest_b[3].DATAA
a[26] => Add0.IN40
a[27] => bSig_uid17_fpAddTest_q.DATAB
a[27] => exp_aSig_uid21_fpAddTest_b[4].DATAA
a[27] => Add0.IN39
a[28] => bSig_uid17_fpAddTest_q.DATAB
a[28] => exp_aSig_uid21_fpAddTest_b[5].DATAA
a[28] => Add0.IN38
a[29] => bSig_uid17_fpAddTest_q.DATAB
a[29] => exp_aSig_uid21_fpAddTest_b[6].DATAA
a[29] => Add0.IN37
a[30] => bSig_uid17_fpAddTest_q.DATAB
a[30] => exp_aSig_uid21_fpAddTest_b[7].DATAA
a[30] => Add0.IN36
a[31] => bSig_uid17_fpAddTest_q.DATAB
a[31] => sigA_uid50_fpAddTest_b[0].DATAA
b[0] => bSig_uid17_fpAddTest_q.DATAA
b[0] => frac_aSig_uid22_fpAddTest_b[0].DATAB
b[0] => Add0.IN35
b[1] => bSig_uid17_fpAddTest_q.DATAA
b[1] => frac_aSig_uid22_fpAddTest_b[1].DATAB
b[1] => Add0.IN34
b[2] => bSig_uid17_fpAddTest_q.DATAA
b[2] => frac_aSig_uid22_fpAddTest_b[2].DATAB
b[2] => Add0.IN33
b[3] => bSig_uid17_fpAddTest_q.DATAA
b[3] => frac_aSig_uid22_fpAddTest_b[3].DATAB
b[3] => Add0.IN32
b[4] => bSig_uid17_fpAddTest_q.DATAA
b[4] => frac_aSig_uid22_fpAddTest_b[4].DATAB
b[4] => Add0.IN31
b[5] => bSig_uid17_fpAddTest_q.DATAA
b[5] => frac_aSig_uid22_fpAddTest_b[5].DATAB
b[5] => Add0.IN30
b[6] => bSig_uid17_fpAddTest_q.DATAA
b[6] => frac_aSig_uid22_fpAddTest_b[6].DATAB
b[6] => Add0.IN29
b[7] => bSig_uid17_fpAddTest_q.DATAA
b[7] => frac_aSig_uid22_fpAddTest_b[7].DATAB
b[7] => Add0.IN28
b[8] => bSig_uid17_fpAddTest_q.DATAA
b[8] => frac_aSig_uid22_fpAddTest_b[8].DATAB
b[8] => Add0.IN27
b[9] => bSig_uid17_fpAddTest_q.DATAA
b[9] => frac_aSig_uid22_fpAddTest_b[9].DATAB
b[9] => Add0.IN26
b[10] => bSig_uid17_fpAddTest_q.DATAA
b[10] => frac_aSig_uid22_fpAddTest_b[10].DATAB
b[10] => Add0.IN25
b[11] => bSig_uid17_fpAddTest_q.DATAA
b[11] => frac_aSig_uid22_fpAddTest_b[11].DATAB
b[11] => Add0.IN24
b[12] => bSig_uid17_fpAddTest_q.DATAA
b[12] => frac_aSig_uid22_fpAddTest_b[12].DATAB
b[12] => Add0.IN23
b[13] => bSig_uid17_fpAddTest_q.DATAA
b[13] => frac_aSig_uid22_fpAddTest_b[13].DATAB
b[13] => Add0.IN22
b[14] => bSig_uid17_fpAddTest_q.DATAA
b[14] => frac_aSig_uid22_fpAddTest_b[14].DATAB
b[14] => Add0.IN21
b[15] => bSig_uid17_fpAddTest_q.DATAA
b[15] => frac_aSig_uid22_fpAddTest_b[15].DATAB
b[15] => Add0.IN20
b[16] => bSig_uid17_fpAddTest_q.DATAA
b[16] => frac_aSig_uid22_fpAddTest_b[16].DATAB
b[16] => Add0.IN19
b[17] => bSig_uid17_fpAddTest_q.DATAA
b[17] => frac_aSig_uid22_fpAddTest_b[17].DATAB
b[17] => Add0.IN18
b[18] => bSig_uid17_fpAddTest_q.DATAA
b[18] => frac_aSig_uid22_fpAddTest_b[18].DATAB
b[18] => Add0.IN17
b[19] => bSig_uid17_fpAddTest_q.DATAA
b[19] => frac_aSig_uid22_fpAddTest_b[19].DATAB
b[19] => Add0.IN16
b[20] => bSig_uid17_fpAddTest_q.DATAA
b[20] => frac_aSig_uid22_fpAddTest_b[20].DATAB
b[20] => Add0.IN15
b[21] => bSig_uid17_fpAddTest_q.DATAA
b[21] => frac_aSig_uid22_fpAddTest_b[21].DATAB
b[21] => Add0.IN14
b[22] => bSig_uid17_fpAddTest_q.DATAA
b[22] => frac_aSig_uid22_fpAddTest_b[22].DATAB
b[22] => Add0.IN13
b[23] => bSig_uid17_fpAddTest_q.DATAA
b[23] => exp_aSig_uid21_fpAddTest_b[0].DATAB
b[23] => Add0.IN12
b[24] => bSig_uid17_fpAddTest_q.DATAA
b[24] => exp_aSig_uid21_fpAddTest_b[1].DATAB
b[24] => Add0.IN11
b[25] => bSig_uid17_fpAddTest_q.DATAA
b[25] => exp_aSig_uid21_fpAddTest_b[2].DATAB
b[25] => Add0.IN10
b[26] => bSig_uid17_fpAddTest_q.DATAA
b[26] => exp_aSig_uid21_fpAddTest_b[3].DATAB
b[26] => Add0.IN9
b[27] => bSig_uid17_fpAddTest_q.DATAA
b[27] => exp_aSig_uid21_fpAddTest_b[4].DATAB
b[27] => Add0.IN8
b[28] => bSig_uid17_fpAddTest_q.DATAA
b[28] => exp_aSig_uid21_fpAddTest_b[5].DATAB
b[28] => Add0.IN7
b[29] => bSig_uid17_fpAddTest_q.DATAA
b[29] => exp_aSig_uid21_fpAddTest_b[6].DATAB
b[29] => Add0.IN6
b[30] => bSig_uid17_fpAddTest_q.DATAA
b[30] => exp_aSig_uid21_fpAddTest_b[7].DATAB
b[30] => Add0.IN5
b[31] => bSig_uid17_fpAddTest_q.DATAA
b[31] => sigA_uid50_fpAddTest_b[0].DATAB
q[0] <= Mux241.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux240.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux239.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux238.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux237.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux236.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux235.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux234.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux233.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux232.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dspba_delay:signRPostExc_uid139_fpAddTest_delay.xout[0]
clk => dspba_delay:redist21_sigB_uid51_fpAddTest_b_2.clk
clk => excREnc_uid128_fpAddTest_q[0].CLK
clk => excREnc_uid128_fpAddTest_q[1].CLK
clk => excRZero_uid120_fpAddTest_q[0].CLK
clk => rndExpFrac_uid104_fpAddTest_o[1].CLK
clk => rndExpFrac_uid104_fpAddTest_o[2].CLK
clk => rndExpFrac_uid104_fpAddTest_o[3].CLK
clk => rndExpFrac_uid104_fpAddTest_o[4].CLK
clk => rndExpFrac_uid104_fpAddTest_o[5].CLK
clk => rndExpFrac_uid104_fpAddTest_o[6].CLK
clk => rndExpFrac_uid104_fpAddTest_o[7].CLK
clk => rndExpFrac_uid104_fpAddTest_o[8].CLK
clk => rndExpFrac_uid104_fpAddTest_o[9].CLK
clk => rndExpFrac_uid104_fpAddTest_o[10].CLK
clk => rndExpFrac_uid104_fpAddTest_o[11].CLK
clk => rndExpFrac_uid104_fpAddTest_o[12].CLK
clk => rndExpFrac_uid104_fpAddTest_o[13].CLK
clk => rndExpFrac_uid104_fpAddTest_o[14].CLK
clk => rndExpFrac_uid104_fpAddTest_o[15].CLK
clk => rndExpFrac_uid104_fpAddTest_o[16].CLK
clk => rndExpFrac_uid104_fpAddTest_o[17].CLK
clk => rndExpFrac_uid104_fpAddTest_o[18].CLK
clk => rndExpFrac_uid104_fpAddTest_o[19].CLK
clk => rndExpFrac_uid104_fpAddTest_o[20].CLK
clk => rndExpFrac_uid104_fpAddTest_o[21].CLK
clk => rndExpFrac_uid104_fpAddTest_o[22].CLK
clk => rndExpFrac_uid104_fpAddTest_o[23].CLK
clk => rndExpFrac_uid104_fpAddTest_o[24].CLK
clk => rndExpFrac_uid104_fpAddTest_o[25].CLK
clk => rndExpFrac_uid104_fpAddTest_o[26].CLK
clk => rndExpFrac_uid104_fpAddTest_o[27].CLK
clk => rndExpFrac_uid104_fpAddTest_o[28].CLK
clk => rndExpFrac_uid104_fpAddTest_o[29].CLK
clk => rndExpFrac_uid104_fpAddTest_o[30].CLK
clk => rndExpFrac_uid104_fpAddTest_o[31].CLK
clk => rndExpFrac_uid104_fpAddTest_o[32].CLK
clk => rndExpFrac_uid104_fpAddTest_o[33].CLK
clk => expPostNorm_uid92_fpAddTest_o[0].CLK
clk => expPostNorm_uid92_fpAddTest_o[1].CLK
clk => expPostNorm_uid92_fpAddTest_o[2].CLK
clk => expPostNorm_uid92_fpAddTest_o[3].CLK
clk => expPostNorm_uid92_fpAddTest_o[4].CLK
clk => expPostNorm_uid92_fpAddTest_o[5].CLK
clk => expPostNorm_uid92_fpAddTest_o[6].CLK
clk => expPostNorm_uid92_fpAddTest_o[7].CLK
clk => expPostNorm_uid92_fpAddTest_o[8].CLK
clk => expPostNorm_uid92_fpAddTest_o[9].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[0].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[1].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[2].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[3].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[4].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[5].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[6].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[7].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[8].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[9].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[10].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[11].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[12].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[13].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[14].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[15].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[16].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[17].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[18].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[19].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[20].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[21].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[22].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[23].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[24].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[25].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[26].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[0].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[1].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[2].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[3].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[4].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[5].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[6].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[7].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[8].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[9].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[10].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[11].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[12].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[13].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[14].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[15].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[16].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[17].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[18].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[19].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[20].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[21].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[22].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[23].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[24].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[25].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[26].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[0].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[1].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[2].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[3].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[4].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[5].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[6].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[7].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[8].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[9].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[10].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[11].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[12].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[13].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[14].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[15].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[16].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[17].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[18].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[19].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[20].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[21].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[22].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[23].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[24].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[25].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[26].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[27].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[28].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[29].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[30].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[31].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[32].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[33].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[34].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[35].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[36].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[37].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[38].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[39].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[40].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[41].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[42].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[43].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[44].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[45].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[46].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[47].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[48].CLK
clk => shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_o[10].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[0].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[1].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[2].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[3].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[4].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[5].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[6].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[7].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[8].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[9].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[10].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[11].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[12].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[13].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[14].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[15].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[16].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[17].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[18].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[19].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[20].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[21].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[22].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[23].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[24].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[25].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[26].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[27].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[28].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[29].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[30].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[31].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[32].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[33].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[34].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[35].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[36].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[37].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[38].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[39].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[40].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[41].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[42].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[43].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[44].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[45].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[46].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[47].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[48].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[0].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[1].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[2].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[3].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[4].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[5].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[6].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[7].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[8].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[9].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[10].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[11].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[12].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[13].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[14].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[15].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[16].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[17].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[18].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[19].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[20].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[21].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[22].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[23].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[24].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[25].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[26].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[27].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[28].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[29].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[30].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[31].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[32].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[33].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[34].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[35].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[36].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[37].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[38].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[39].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[40].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[41].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[42].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[43].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[44].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[45].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[46].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[47].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[48].CLK
clk => shiftedOut_uid63_fpAddTest_o[10].CLK
clk => bSig_uid17_fpAddTest_q[0].CLK
clk => bSig_uid17_fpAddTest_q[1].CLK
clk => bSig_uid17_fpAddTest_q[2].CLK
clk => bSig_uid17_fpAddTest_q[3].CLK
clk => bSig_uid17_fpAddTest_q[4].CLK
clk => bSig_uid17_fpAddTest_q[5].CLK
clk => bSig_uid17_fpAddTest_q[6].CLK
clk => bSig_uid17_fpAddTest_q[7].CLK
clk => bSig_uid17_fpAddTest_q[8].CLK
clk => bSig_uid17_fpAddTest_q[9].CLK
clk => bSig_uid17_fpAddTest_q[10].CLK
clk => bSig_uid17_fpAddTest_q[11].CLK
clk => bSig_uid17_fpAddTest_q[12].CLK
clk => bSig_uid17_fpAddTest_q[13].CLK
clk => bSig_uid17_fpAddTest_q[14].CLK
clk => bSig_uid17_fpAddTest_q[15].CLK
clk => bSig_uid17_fpAddTest_q[16].CLK
clk => bSig_uid17_fpAddTest_q[17].CLK
clk => bSig_uid17_fpAddTest_q[18].CLK
clk => bSig_uid17_fpAddTest_q[19].CLK
clk => bSig_uid17_fpAddTest_q[20].CLK
clk => bSig_uid17_fpAddTest_q[21].CLK
clk => bSig_uid17_fpAddTest_q[22].CLK
clk => bSig_uid17_fpAddTest_q[23].CLK
clk => bSig_uid17_fpAddTest_q[24].CLK
clk => bSig_uid17_fpAddTest_q[25].CLK
clk => bSig_uid17_fpAddTest_q[26].CLK
clk => bSig_uid17_fpAddTest_q[27].CLK
clk => bSig_uid17_fpAddTest_q[28].CLK
clk => bSig_uid17_fpAddTest_q[29].CLK
clk => bSig_uid17_fpAddTest_q[30].CLK
clk => bSig_uid17_fpAddTest_q[31].CLK
clk => dspba_delay:redist23_sigA_uid50_fpAddTest_b_3.clk
clk => dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1.clk
clk => dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2.clk
clk => dspba_delay:redist1_rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_selLSBs_merged_bit_select_c_1.clk
clk => dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay.clk
clk => dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4.clk
clk => dspba_delay:effSubInvSticky_uid74_fpAddTest_delay.clk
clk => dspba_delay:invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay.clk
clk => dspba_delay:vCount_uid152_lzCountVal_uid85_fpAddTest_delay.clk
clk => dspba_delay:redist8_vCount_uid152_lzCountVal_uid85_fpAddTest_q_2.clk
clk => dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1.clk
clk => dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1.clk
clk => dspba_delay:redist6_vCount_uid160_lzCountVal_uid85_fpAddTest_q_1.clk
clk => dspba_delay:vCount_uid166_lzCountVal_uid85_fpAddTest_delay.clk
clk => dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:redist3_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b_1.clk
clk => dspba_delay:aMinusA_uid87_fpAddTest_delay.clk
clk => dspba_delay:redist24_sigA_uid50_fpAddTest_b_7.clk
clk => dspba_delay:excR_bSig_uid45_fpAddTest_delay.clk
clk => dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6.clk
clk => dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6.clk
clk => dspba_delay:expXIsMax_uid24_fpAddTest_delay.clk
clk => dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay.clk
clk => dspba_delay:redist22_sigB_uid51_fpAddTest_b_6.clk
clk => dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid39_fpAddTest_delay.clk
clk => dspba_delay:redist28_fracXIsZero_uid39_fpAddTest_q_6.clk
clk => dspba_delay:redist29_expXIsMax_uid38_fpAddTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid25_fpAddTest_delay.clk
clk => dspba_delay:redist34_fracXIsZero_uid25_fpAddTest_q_3.clk
clk => dspba_delay:signRInfRZRReg_uid137_fpAddTest_delay.clk
clk => dspba_delay:redist10_signRInfRZRReg_uid137_fpAddTest_q_3.clk
clk => dspba_delay:excN_bSig_uid42_fpAddTest_delay.clk
clk => dspba_delay:redist26_excN_bSig_uid42_fpAddTest_q_3.clk
clk => dspba_delay:excN_aSig_uid28_fpAddTest_delay.clk
clk => dspba_delay:redist32_excN_aSig_uid28_fpAddTest_q_3.clk
clk => dspba_delay:redist20_effSub_uid52_fpAddTest_q_7.clk
clk => dspba_delay:redist27_excI_bSig_uid41_fpAddTest_q_3.clk
clk => dspba_delay:redist33_excI_aSig_uid27_fpAddTest_q_3.clk
clk => dspba_delay:signRPostExc_uid139_fpAddTest_delay.clk
clk => dspba_delay:redist18_fracGRS_uid84_fpAddTest_q_2.clk
clk => dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1.clk
clk => dspba_delay:redist0_leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_selLSBs_merged_bit_select_c_1.clk
clk => dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:rBi_uid100_fpAddTest_delay.clk
clk => dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2.clk
clk => dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1.clk
clk => dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2.clk
clk => dspba_delay:regInputs_uid118_fpAddTest_delay.clk
clk => dspba_delay:redist11_regInputs_uid118_fpAddTest_q_2.clk
clk => dspba_delay:rInfOvf_uid121_fpAddTest_delay.clk
clk => dspba_delay:redist16_aMinusA_uid87_fpAddTest_q_3.clk
clk => dspba_delay:redist31_excZ_bSig_uid17_uid37_fpAddTest_q_8.clk
clk => dspba_delay:redist35_excZ_aSig_uid16_uid23_fpAddTest_q_3.clk
clk => dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2.clk
areset => dspba_delay:redist21_sigB_uid51_fpAddTest_b_2.aclr
areset => excREnc_uid128_fpAddTest_q[0].PRESET
areset => excREnc_uid128_fpAddTest_q[1].ACLR
areset => excRZero_uid120_fpAddTest_q[0].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[1].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[2].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[3].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[4].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[5].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[6].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[7].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[8].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[9].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[10].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[11].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[12].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[13].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[14].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[15].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[16].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[17].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[18].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[19].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[20].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[21].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[22].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[23].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[24].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[25].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[26].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[27].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[28].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[29].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[30].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[31].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[32].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[33].ACLR
areset => expPostNorm_uid92_fpAddTest_o[0].ACLR
areset => expPostNorm_uid92_fpAddTest_o[1].ACLR
areset => expPostNorm_uid92_fpAddTest_o[2].ACLR
areset => expPostNorm_uid92_fpAddTest_o[3].ACLR
areset => expPostNorm_uid92_fpAddTest_o[4].ACLR
areset => expPostNorm_uid92_fpAddTest_o[5].ACLR
areset => expPostNorm_uid92_fpAddTest_o[6].ACLR
areset => expPostNorm_uid92_fpAddTest_o[7].ACLR
areset => expPostNorm_uid92_fpAddTest_o[8].ACLR
areset => expPostNorm_uid92_fpAddTest_o[9].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[0].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[1].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[2].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[3].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[4].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[5].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[6].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[7].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[8].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[9].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[10].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[11].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[12].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[13].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[14].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[15].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[16].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[17].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[18].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[19].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[20].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[21].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[22].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[23].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[24].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[25].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[26].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[0].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[1].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[2].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[3].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[4].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[5].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[6].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[7].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[8].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[9].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[10].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[11].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[12].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[13].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[14].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[15].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[16].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[17].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[18].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[19].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[20].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[21].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[22].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[23].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[24].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[25].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[26].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[0].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[1].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[2].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[3].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[4].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[5].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[6].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[7].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[8].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[9].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[10].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[11].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[12].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[13].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[14].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[15].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[16].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[17].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[18].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[19].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[20].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[21].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[22].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[23].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[24].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[25].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[26].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[27].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[28].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[29].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[30].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[31].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[32].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[33].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[34].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[35].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[36].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[37].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[38].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[39].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[40].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[41].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[42].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[43].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[44].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[45].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[46].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[47].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[48].ACLR
areset => shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_o[10].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[0].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[1].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[2].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[3].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[4].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[5].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[6].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[7].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[8].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[9].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[10].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[11].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[12].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[13].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[14].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[15].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[16].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[17].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[18].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[19].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[20].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[21].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[22].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[23].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[24].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[25].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[26].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[27].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[28].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[29].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[30].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[31].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[32].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[33].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[34].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[35].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[36].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[37].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[38].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[39].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[40].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[41].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[42].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[43].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[44].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[45].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[46].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[47].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[48].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[0].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[1].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[2].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[3].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[4].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[5].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[6].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[7].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[8].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[9].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[10].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[11].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[12].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[13].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[14].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[15].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[16].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[17].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[18].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[19].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[20].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[21].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[22].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[23].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[24].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[25].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[26].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[27].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[28].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[29].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[30].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[31].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[32].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[33].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[34].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[35].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[36].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[37].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[38].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[39].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[40].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[41].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[42].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[43].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[44].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[45].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[46].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[47].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[48].ACLR
areset => shiftedOut_uid63_fpAddTest_o[10].ACLR
areset => bSig_uid17_fpAddTest_q[0].ACLR
areset => bSig_uid17_fpAddTest_q[1].ACLR
areset => bSig_uid17_fpAddTest_q[2].ACLR
areset => bSig_uid17_fpAddTest_q[3].ACLR
areset => bSig_uid17_fpAddTest_q[4].ACLR
areset => bSig_uid17_fpAddTest_q[5].ACLR
areset => bSig_uid17_fpAddTest_q[6].ACLR
areset => bSig_uid17_fpAddTest_q[7].ACLR
areset => bSig_uid17_fpAddTest_q[8].ACLR
areset => bSig_uid17_fpAddTest_q[9].ACLR
areset => bSig_uid17_fpAddTest_q[10].ACLR
areset => bSig_uid17_fpAddTest_q[11].ACLR
areset => bSig_uid17_fpAddTest_q[12].ACLR
areset => bSig_uid17_fpAddTest_q[13].ACLR
areset => bSig_uid17_fpAddTest_q[14].ACLR
areset => bSig_uid17_fpAddTest_q[15].ACLR
areset => bSig_uid17_fpAddTest_q[16].ACLR
areset => bSig_uid17_fpAddTest_q[17].ACLR
areset => bSig_uid17_fpAddTest_q[18].ACLR
areset => bSig_uid17_fpAddTest_q[19].ACLR
areset => bSig_uid17_fpAddTest_q[20].ACLR
areset => bSig_uid17_fpAddTest_q[21].ACLR
areset => bSig_uid17_fpAddTest_q[22].ACLR
areset => bSig_uid17_fpAddTest_q[23].ACLR
areset => bSig_uid17_fpAddTest_q[24].ACLR
areset => bSig_uid17_fpAddTest_q[25].ACLR
areset => bSig_uid17_fpAddTest_q[26].ACLR
areset => bSig_uid17_fpAddTest_q[27].ACLR
areset => bSig_uid17_fpAddTest_q[28].ACLR
areset => bSig_uid17_fpAddTest_q[29].ACLR
areset => bSig_uid17_fpAddTest_q[30].ACLR
areset => bSig_uid17_fpAddTest_q[31].ACLR
areset => dspba_delay:redist23_sigA_uid50_fpAddTest_b_3.aclr
areset => dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1.aclr
areset => dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2.aclr
areset => dspba_delay:redist1_rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_selLSBs_merged_bit_select_c_1.aclr
areset => dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay.aclr
areset => dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4.aclr
areset => dspba_delay:effSubInvSticky_uid74_fpAddTest_delay.aclr
areset => dspba_delay:invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay.aclr
areset => dspba_delay:vCount_uid152_lzCountVal_uid85_fpAddTest_delay.aclr
areset => dspba_delay:redist8_vCount_uid152_lzCountVal_uid85_fpAddTest_q_2.aclr
areset => dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1.aclr
areset => dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1.aclr
areset => dspba_delay:redist6_vCount_uid160_lzCountVal_uid85_fpAddTest_q_1.aclr
areset => dspba_delay:vCount_uid166_lzCountVal_uid85_fpAddTest_delay.aclr
areset => dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:redist3_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b_1.aclr
areset => dspba_delay:aMinusA_uid87_fpAddTest_delay.aclr
areset => dspba_delay:redist24_sigA_uid50_fpAddTest_b_7.aclr
areset => dspba_delay:excR_bSig_uid45_fpAddTest_delay.aclr
areset => dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6.aclr
areset => dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6.aclr
areset => dspba_delay:expXIsMax_uid24_fpAddTest_delay.aclr
areset => dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay.aclr
areset => dspba_delay:redist22_sigB_uid51_fpAddTest_b_6.aclr
areset => dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid39_fpAddTest_delay.aclr
areset => dspba_delay:redist28_fracXIsZero_uid39_fpAddTest_q_6.aclr
areset => dspba_delay:redist29_expXIsMax_uid38_fpAddTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid25_fpAddTest_delay.aclr
areset => dspba_delay:redist34_fracXIsZero_uid25_fpAddTest_q_3.aclr
areset => dspba_delay:signRInfRZRReg_uid137_fpAddTest_delay.aclr
areset => dspba_delay:redist10_signRInfRZRReg_uid137_fpAddTest_q_3.aclr
areset => dspba_delay:excN_bSig_uid42_fpAddTest_delay.aclr
areset => dspba_delay:redist26_excN_bSig_uid42_fpAddTest_q_3.aclr
areset => dspba_delay:excN_aSig_uid28_fpAddTest_delay.aclr
areset => dspba_delay:redist32_excN_aSig_uid28_fpAddTest_q_3.aclr
areset => dspba_delay:redist20_effSub_uid52_fpAddTest_q_7.aclr
areset => dspba_delay:redist27_excI_bSig_uid41_fpAddTest_q_3.aclr
areset => dspba_delay:redist33_excI_aSig_uid27_fpAddTest_q_3.aclr
areset => dspba_delay:signRPostExc_uid139_fpAddTest_delay.aclr
areset => dspba_delay:redist18_fracGRS_uid84_fpAddTest_q_2.aclr
areset => dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1.aclr
areset => dspba_delay:redist0_leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_selLSBs_merged_bit_select_c_1.aclr
areset => dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:rBi_uid100_fpAddTest_delay.aclr
areset => dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2.aclr
areset => dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1.aclr
areset => dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2.aclr
areset => dspba_delay:regInputs_uid118_fpAddTest_delay.aclr
areset => dspba_delay:redist11_regInputs_uid118_fpAddTest_q_2.aclr
areset => dspba_delay:rInfOvf_uid121_fpAddTest_delay.aclr
areset => dspba_delay:redist16_aMinusA_uid87_fpAddTest_q_3.aclr
areset => dspba_delay:redist31_excZ_bSig_uid17_uid37_fpAddTest_q_8.aclr
areset => dspba_delay:redist35_excZ_aSig_uid16_uid23_fpAddTest_q_3.aclr
areset => dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2.aclr


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist21_sigB_uid51_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist23_sigA_uid50_fpAddTest_b_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist1_rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_selLSBs_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
clk => delay_signals[2][16].CLK
clk => delay_signals[2][17].CLK
clk => delay_signals[2][18].CLK
clk => delay_signals[2][19].CLK
clk => delay_signals[2][20].CLK
clk => delay_signals[2][21].CLK
clk => delay_signals[2][22].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[3][8].CLK
clk => delay_signals[3][9].CLK
clk => delay_signals[3][10].CLK
clk => delay_signals[3][11].CLK
clk => delay_signals[3][12].CLK
clk => delay_signals[3][13].CLK
clk => delay_signals[3][14].CLK
clk => delay_signals[3][15].CLK
clk => delay_signals[3][16].CLK
clk => delay_signals[3][17].CLK
clk => delay_signals[3][18].CLK
clk => delay_signals[3][19].CLK
clk => delay_signals[3][20].CLK
clk => delay_signals[3][21].CLK
clk => delay_signals[3][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
aclr => delay_signals[2][16].ACLR
aclr => delay_signals[2][17].ACLR
aclr => delay_signals[2][18].ACLR
aclr => delay_signals[2][19].ACLR
aclr => delay_signals[2][20].ACLR
aclr => delay_signals[2][21].ACLR
aclr => delay_signals[2][22].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[3][8].ACLR
aclr => delay_signals[3][9].ACLR
aclr => delay_signals[3][10].ACLR
aclr => delay_signals[3][11].ACLR
aclr => delay_signals[3][12].ACLR
aclr => delay_signals[3][13].ACLR
aclr => delay_signals[3][14].ACLR
aclr => delay_signals[3][15].ACLR
aclr => delay_signals[3][16].ACLR
aclr => delay_signals[3][17].ACLR
aclr => delay_signals[3][18].ACLR
aclr => delay_signals[3][19].ACLR
aclr => delay_signals[3][20].ACLR
aclr => delay_signals[3][21].ACLR
aclr => delay_signals[3][22].ACLR
ena => delay_signals[3][22].ENA
ena => delay_signals[3][21].ENA
ena => delay_signals[3][20].ENA
ena => delay_signals[3][19].ENA
ena => delay_signals[3][18].ENA
ena => delay_signals[3][17].ENA
ena => delay_signals[3][16].ENA
ena => delay_signals[3][15].ENA
ena => delay_signals[3][14].ENA
ena => delay_signals[3][13].ENA
ena => delay_signals[3][12].ENA
ena => delay_signals[3][11].ENA
ena => delay_signals[3][10].ENA
ena => delay_signals[3][9].ENA
ena => delay_signals[3][8].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][22].ENA
ena => delay_signals[2][21].ENA
ena => delay_signals[2][20].ENA
ena => delay_signals[2][19].ENA
ena => delay_signals[2][18].ENA
ena => delay_signals[2][17].ENA
ena => delay_signals[2][16].ENA
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xin[1] => delay_signals[3][1].DATAIN
xin[2] => delay_signals[3][2].DATAIN
xin[3] => delay_signals[3][3].DATAIN
xin[4] => delay_signals[3][4].DATAIN
xin[5] => delay_signals[3][5].DATAIN
xin[6] => delay_signals[3][6].DATAIN
xin[7] => delay_signals[3][7].DATAIN
xin[8] => delay_signals[3][8].DATAIN
xin[9] => delay_signals[3][9].DATAIN
xin[10] => delay_signals[3][10].DATAIN
xin[11] => delay_signals[3][11].DATAIN
xin[12] => delay_signals[3][12].DATAIN
xin[13] => delay_signals[3][13].DATAIN
xin[14] => delay_signals[3][14].DATAIN
xin[15] => delay_signals[3][15].DATAIN
xin[16] => delay_signals[3][16].DATAIN
xin[17] => delay_signals[3][17].DATAIN
xin[18] => delay_signals[3][18].DATAIN
xin[19] => delay_signals[3][19].DATAIN
xin[20] => delay_signals[3][20].DATAIN
xin[21] => delay_signals[3][21].DATAIN
xin[22] => delay_signals[3][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:effSubInvSticky_uid74_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:vCount_uid152_lzCountVal_uid85_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist8_vCount_uid152_lzCountVal_uid85_fpAddTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist6_vCount_uid160_lzCountVal_uid85_fpAddTest_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:vCount_uid166_lzCountVal_uid85_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist3_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:aMinusA_uid87_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist24_sigA_uid50_fpAddTest_b_7
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:excR_bSig_uid45_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[4][1].CLK
clk => delay_signals[4][2].CLK
clk => delay_signals[4][3].CLK
clk => delay_signals[4][4].CLK
clk => delay_signals[4][5].CLK
clk => delay_signals[4][6].CLK
clk => delay_signals[4][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[4][1].ACLR
aclr => delay_signals[4][2].ACLR
aclr => delay_signals[4][3].ACLR
aclr => delay_signals[4][4].ACLR
aclr => delay_signals[4][5].ACLR
aclr => delay_signals[4][6].ACLR
aclr => delay_signals[4][7].ACLR
ena => delay_signals[4][7].ENA
ena => delay_signals[4][6].ENA
ena => delay_signals[4][5].ENA
ena => delay_signals[4][4].ENA
ena => delay_signals[4][3].ENA
ena => delay_signals[4][2].ENA
ena => delay_signals[4][1].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xin[1] => delay_signals[4][1].DATAIN
xin[2] => delay_signals[4][2].DATAIN
xin[3] => delay_signals[4][3].DATAIN
xin[4] => delay_signals[4][4].DATAIN
xin[5] => delay_signals[4][5].DATAIN
xin[6] => delay_signals[4][6].DATAIN
xin[7] => delay_signals[4][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:expXIsMax_uid24_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist22_sigB_uid51_fpAddTest_b_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:fracXIsZero_uid39_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist28_fracXIsZero_uid39_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist29_expXIsMax_uid38_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:fracXIsZero_uid25_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist34_fracXIsZero_uid25_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:signRInfRZRReg_uid137_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist10_signRInfRZRReg_uid137_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:excN_bSig_uid42_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist26_excN_bSig_uid42_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:excN_aSig_uid28_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist32_excN_aSig_uid28_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist20_effSub_uid52_fpAddTest_q_7
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[6][0].ACLR
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[6][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist27_excI_bSig_uid41_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist33_excI_aSig_uid27_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:signRPostExc_uid139_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist18_fracGRS_uid84_fpAddTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist0_leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_selLSBs_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:rBi_uid100_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:regInputs_uid118_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist11_regInputs_uid118_fpAddTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:rInfOvf_uid121_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist16_aMinusA_uid87_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist31_excZ_bSig_uid17_uid37_fpAddTest_q_8
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist35_excZ_aSig_uid16_uid23_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add1|AddFP32_0002:addfp32_inst|dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2
clk => AddFP32_0002:addfp32_inst.clk
areset => AddFP32_0002:addfp32_inst.areset
a[0] => AddFP32_0002:addfp32_inst.a[0]
a[1] => AddFP32_0002:addfp32_inst.a[1]
a[2] => AddFP32_0002:addfp32_inst.a[2]
a[3] => AddFP32_0002:addfp32_inst.a[3]
a[4] => AddFP32_0002:addfp32_inst.a[4]
a[5] => AddFP32_0002:addfp32_inst.a[5]
a[6] => AddFP32_0002:addfp32_inst.a[6]
a[7] => AddFP32_0002:addfp32_inst.a[7]
a[8] => AddFP32_0002:addfp32_inst.a[8]
a[9] => AddFP32_0002:addfp32_inst.a[9]
a[10] => AddFP32_0002:addfp32_inst.a[10]
a[11] => AddFP32_0002:addfp32_inst.a[11]
a[12] => AddFP32_0002:addfp32_inst.a[12]
a[13] => AddFP32_0002:addfp32_inst.a[13]
a[14] => AddFP32_0002:addfp32_inst.a[14]
a[15] => AddFP32_0002:addfp32_inst.a[15]
a[16] => AddFP32_0002:addfp32_inst.a[16]
a[17] => AddFP32_0002:addfp32_inst.a[17]
a[18] => AddFP32_0002:addfp32_inst.a[18]
a[19] => AddFP32_0002:addfp32_inst.a[19]
a[20] => AddFP32_0002:addfp32_inst.a[20]
a[21] => AddFP32_0002:addfp32_inst.a[21]
a[22] => AddFP32_0002:addfp32_inst.a[22]
a[23] => AddFP32_0002:addfp32_inst.a[23]
a[24] => AddFP32_0002:addfp32_inst.a[24]
a[25] => AddFP32_0002:addfp32_inst.a[25]
a[26] => AddFP32_0002:addfp32_inst.a[26]
a[27] => AddFP32_0002:addfp32_inst.a[27]
a[28] => AddFP32_0002:addfp32_inst.a[28]
a[29] => AddFP32_0002:addfp32_inst.a[29]
a[30] => AddFP32_0002:addfp32_inst.a[30]
a[31] => AddFP32_0002:addfp32_inst.a[31]
b[0] => AddFP32_0002:addfp32_inst.b[0]
b[1] => AddFP32_0002:addfp32_inst.b[1]
b[2] => AddFP32_0002:addfp32_inst.b[2]
b[3] => AddFP32_0002:addfp32_inst.b[3]
b[4] => AddFP32_0002:addfp32_inst.b[4]
b[5] => AddFP32_0002:addfp32_inst.b[5]
b[6] => AddFP32_0002:addfp32_inst.b[6]
b[7] => AddFP32_0002:addfp32_inst.b[7]
b[8] => AddFP32_0002:addfp32_inst.b[8]
b[9] => AddFP32_0002:addfp32_inst.b[9]
b[10] => AddFP32_0002:addfp32_inst.b[10]
b[11] => AddFP32_0002:addfp32_inst.b[11]
b[12] => AddFP32_0002:addfp32_inst.b[12]
b[13] => AddFP32_0002:addfp32_inst.b[13]
b[14] => AddFP32_0002:addfp32_inst.b[14]
b[15] => AddFP32_0002:addfp32_inst.b[15]
b[16] => AddFP32_0002:addfp32_inst.b[16]
b[17] => AddFP32_0002:addfp32_inst.b[17]
b[18] => AddFP32_0002:addfp32_inst.b[18]
b[19] => AddFP32_0002:addfp32_inst.b[19]
b[20] => AddFP32_0002:addfp32_inst.b[20]
b[21] => AddFP32_0002:addfp32_inst.b[21]
b[22] => AddFP32_0002:addfp32_inst.b[22]
b[23] => AddFP32_0002:addfp32_inst.b[23]
b[24] => AddFP32_0002:addfp32_inst.b[24]
b[25] => AddFP32_0002:addfp32_inst.b[25]
b[26] => AddFP32_0002:addfp32_inst.b[26]
b[27] => AddFP32_0002:addfp32_inst.b[27]
b[28] => AddFP32_0002:addfp32_inst.b[28]
b[29] => AddFP32_0002:addfp32_inst.b[29]
b[30] => AddFP32_0002:addfp32_inst.b[30]
b[31] => AddFP32_0002:addfp32_inst.b[31]
q[0] <= AddFP32_0002:addfp32_inst.q[0]
q[1] <= AddFP32_0002:addfp32_inst.q[1]
q[2] <= AddFP32_0002:addfp32_inst.q[2]
q[3] <= AddFP32_0002:addfp32_inst.q[3]
q[4] <= AddFP32_0002:addfp32_inst.q[4]
q[5] <= AddFP32_0002:addfp32_inst.q[5]
q[6] <= AddFP32_0002:addfp32_inst.q[6]
q[7] <= AddFP32_0002:addfp32_inst.q[7]
q[8] <= AddFP32_0002:addfp32_inst.q[8]
q[9] <= AddFP32_0002:addfp32_inst.q[9]
q[10] <= AddFP32_0002:addfp32_inst.q[10]
q[11] <= AddFP32_0002:addfp32_inst.q[11]
q[12] <= AddFP32_0002:addfp32_inst.q[12]
q[13] <= AddFP32_0002:addfp32_inst.q[13]
q[14] <= AddFP32_0002:addfp32_inst.q[14]
q[15] <= AddFP32_0002:addfp32_inst.q[15]
q[16] <= AddFP32_0002:addfp32_inst.q[16]
q[17] <= AddFP32_0002:addfp32_inst.q[17]
q[18] <= AddFP32_0002:addfp32_inst.q[18]
q[19] <= AddFP32_0002:addfp32_inst.q[19]
q[20] <= AddFP32_0002:addfp32_inst.q[20]
q[21] <= AddFP32_0002:addfp32_inst.q[21]
q[22] <= AddFP32_0002:addfp32_inst.q[22]
q[23] <= AddFP32_0002:addfp32_inst.q[23]
q[24] <= AddFP32_0002:addfp32_inst.q[24]
q[25] <= AddFP32_0002:addfp32_inst.q[25]
q[26] <= AddFP32_0002:addfp32_inst.q[26]
q[27] <= AddFP32_0002:addfp32_inst.q[27]
q[28] <= AddFP32_0002:addfp32_inst.q[28]
q[29] <= AddFP32_0002:addfp32_inst.q[29]
q[30] <= AddFP32_0002:addfp32_inst.q[30]
q[31] <= AddFP32_0002:addfp32_inst.q[31]


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst
a[0] => bSig_uid17_fpAddTest_q.DATAB
a[0] => frac_aSig_uid22_fpAddTest_b[0].DATAA
a[0] => Add0.IN66
a[1] => bSig_uid17_fpAddTest_q.DATAB
a[1] => frac_aSig_uid22_fpAddTest_b[1].DATAA
a[1] => Add0.IN65
a[2] => bSig_uid17_fpAddTest_q.DATAB
a[2] => frac_aSig_uid22_fpAddTest_b[2].DATAA
a[2] => Add0.IN64
a[3] => bSig_uid17_fpAddTest_q.DATAB
a[3] => frac_aSig_uid22_fpAddTest_b[3].DATAA
a[3] => Add0.IN63
a[4] => bSig_uid17_fpAddTest_q.DATAB
a[4] => frac_aSig_uid22_fpAddTest_b[4].DATAA
a[4] => Add0.IN62
a[5] => bSig_uid17_fpAddTest_q.DATAB
a[5] => frac_aSig_uid22_fpAddTest_b[5].DATAA
a[5] => Add0.IN61
a[6] => bSig_uid17_fpAddTest_q.DATAB
a[6] => frac_aSig_uid22_fpAddTest_b[6].DATAA
a[6] => Add0.IN60
a[7] => bSig_uid17_fpAddTest_q.DATAB
a[7] => frac_aSig_uid22_fpAddTest_b[7].DATAA
a[7] => Add0.IN59
a[8] => bSig_uid17_fpAddTest_q.DATAB
a[8] => frac_aSig_uid22_fpAddTest_b[8].DATAA
a[8] => Add0.IN58
a[9] => bSig_uid17_fpAddTest_q.DATAB
a[9] => frac_aSig_uid22_fpAddTest_b[9].DATAA
a[9] => Add0.IN57
a[10] => bSig_uid17_fpAddTest_q.DATAB
a[10] => frac_aSig_uid22_fpAddTest_b[10].DATAA
a[10] => Add0.IN56
a[11] => bSig_uid17_fpAddTest_q.DATAB
a[11] => frac_aSig_uid22_fpAddTest_b[11].DATAA
a[11] => Add0.IN55
a[12] => bSig_uid17_fpAddTest_q.DATAB
a[12] => frac_aSig_uid22_fpAddTest_b[12].DATAA
a[12] => Add0.IN54
a[13] => bSig_uid17_fpAddTest_q.DATAB
a[13] => frac_aSig_uid22_fpAddTest_b[13].DATAA
a[13] => Add0.IN53
a[14] => bSig_uid17_fpAddTest_q.DATAB
a[14] => frac_aSig_uid22_fpAddTest_b[14].DATAA
a[14] => Add0.IN52
a[15] => bSig_uid17_fpAddTest_q.DATAB
a[15] => frac_aSig_uid22_fpAddTest_b[15].DATAA
a[15] => Add0.IN51
a[16] => bSig_uid17_fpAddTest_q.DATAB
a[16] => frac_aSig_uid22_fpAddTest_b[16].DATAA
a[16] => Add0.IN50
a[17] => bSig_uid17_fpAddTest_q.DATAB
a[17] => frac_aSig_uid22_fpAddTest_b[17].DATAA
a[17] => Add0.IN49
a[18] => bSig_uid17_fpAddTest_q.DATAB
a[18] => frac_aSig_uid22_fpAddTest_b[18].DATAA
a[18] => Add0.IN48
a[19] => bSig_uid17_fpAddTest_q.DATAB
a[19] => frac_aSig_uid22_fpAddTest_b[19].DATAA
a[19] => Add0.IN47
a[20] => bSig_uid17_fpAddTest_q.DATAB
a[20] => frac_aSig_uid22_fpAddTest_b[20].DATAA
a[20] => Add0.IN46
a[21] => bSig_uid17_fpAddTest_q.DATAB
a[21] => frac_aSig_uid22_fpAddTest_b[21].DATAA
a[21] => Add0.IN45
a[22] => bSig_uid17_fpAddTest_q.DATAB
a[22] => frac_aSig_uid22_fpAddTest_b[22].DATAA
a[22] => Add0.IN44
a[23] => bSig_uid17_fpAddTest_q.DATAB
a[23] => exp_aSig_uid21_fpAddTest_b[0].DATAA
a[23] => Add0.IN43
a[24] => bSig_uid17_fpAddTest_q.DATAB
a[24] => exp_aSig_uid21_fpAddTest_b[1].DATAA
a[24] => Add0.IN42
a[25] => bSig_uid17_fpAddTest_q.DATAB
a[25] => exp_aSig_uid21_fpAddTest_b[2].DATAA
a[25] => Add0.IN41
a[26] => bSig_uid17_fpAddTest_q.DATAB
a[26] => exp_aSig_uid21_fpAddTest_b[3].DATAA
a[26] => Add0.IN40
a[27] => bSig_uid17_fpAddTest_q.DATAB
a[27] => exp_aSig_uid21_fpAddTest_b[4].DATAA
a[27] => Add0.IN39
a[28] => bSig_uid17_fpAddTest_q.DATAB
a[28] => exp_aSig_uid21_fpAddTest_b[5].DATAA
a[28] => Add0.IN38
a[29] => bSig_uid17_fpAddTest_q.DATAB
a[29] => exp_aSig_uid21_fpAddTest_b[6].DATAA
a[29] => Add0.IN37
a[30] => bSig_uid17_fpAddTest_q.DATAB
a[30] => exp_aSig_uid21_fpAddTest_b[7].DATAA
a[30] => Add0.IN36
a[31] => bSig_uid17_fpAddTest_q.DATAB
a[31] => sigA_uid50_fpAddTest_b[0].DATAA
b[0] => bSig_uid17_fpAddTest_q.DATAA
b[0] => frac_aSig_uid22_fpAddTest_b[0].DATAB
b[0] => Add0.IN35
b[1] => bSig_uid17_fpAddTest_q.DATAA
b[1] => frac_aSig_uid22_fpAddTest_b[1].DATAB
b[1] => Add0.IN34
b[2] => bSig_uid17_fpAddTest_q.DATAA
b[2] => frac_aSig_uid22_fpAddTest_b[2].DATAB
b[2] => Add0.IN33
b[3] => bSig_uid17_fpAddTest_q.DATAA
b[3] => frac_aSig_uid22_fpAddTest_b[3].DATAB
b[3] => Add0.IN32
b[4] => bSig_uid17_fpAddTest_q.DATAA
b[4] => frac_aSig_uid22_fpAddTest_b[4].DATAB
b[4] => Add0.IN31
b[5] => bSig_uid17_fpAddTest_q.DATAA
b[5] => frac_aSig_uid22_fpAddTest_b[5].DATAB
b[5] => Add0.IN30
b[6] => bSig_uid17_fpAddTest_q.DATAA
b[6] => frac_aSig_uid22_fpAddTest_b[6].DATAB
b[6] => Add0.IN29
b[7] => bSig_uid17_fpAddTest_q.DATAA
b[7] => frac_aSig_uid22_fpAddTest_b[7].DATAB
b[7] => Add0.IN28
b[8] => bSig_uid17_fpAddTest_q.DATAA
b[8] => frac_aSig_uid22_fpAddTest_b[8].DATAB
b[8] => Add0.IN27
b[9] => bSig_uid17_fpAddTest_q.DATAA
b[9] => frac_aSig_uid22_fpAddTest_b[9].DATAB
b[9] => Add0.IN26
b[10] => bSig_uid17_fpAddTest_q.DATAA
b[10] => frac_aSig_uid22_fpAddTest_b[10].DATAB
b[10] => Add0.IN25
b[11] => bSig_uid17_fpAddTest_q.DATAA
b[11] => frac_aSig_uid22_fpAddTest_b[11].DATAB
b[11] => Add0.IN24
b[12] => bSig_uid17_fpAddTest_q.DATAA
b[12] => frac_aSig_uid22_fpAddTest_b[12].DATAB
b[12] => Add0.IN23
b[13] => bSig_uid17_fpAddTest_q.DATAA
b[13] => frac_aSig_uid22_fpAddTest_b[13].DATAB
b[13] => Add0.IN22
b[14] => bSig_uid17_fpAddTest_q.DATAA
b[14] => frac_aSig_uid22_fpAddTest_b[14].DATAB
b[14] => Add0.IN21
b[15] => bSig_uid17_fpAddTest_q.DATAA
b[15] => frac_aSig_uid22_fpAddTest_b[15].DATAB
b[15] => Add0.IN20
b[16] => bSig_uid17_fpAddTest_q.DATAA
b[16] => frac_aSig_uid22_fpAddTest_b[16].DATAB
b[16] => Add0.IN19
b[17] => bSig_uid17_fpAddTest_q.DATAA
b[17] => frac_aSig_uid22_fpAddTest_b[17].DATAB
b[17] => Add0.IN18
b[18] => bSig_uid17_fpAddTest_q.DATAA
b[18] => frac_aSig_uid22_fpAddTest_b[18].DATAB
b[18] => Add0.IN17
b[19] => bSig_uid17_fpAddTest_q.DATAA
b[19] => frac_aSig_uid22_fpAddTest_b[19].DATAB
b[19] => Add0.IN16
b[20] => bSig_uid17_fpAddTest_q.DATAA
b[20] => frac_aSig_uid22_fpAddTest_b[20].DATAB
b[20] => Add0.IN15
b[21] => bSig_uid17_fpAddTest_q.DATAA
b[21] => frac_aSig_uid22_fpAddTest_b[21].DATAB
b[21] => Add0.IN14
b[22] => bSig_uid17_fpAddTest_q.DATAA
b[22] => frac_aSig_uid22_fpAddTest_b[22].DATAB
b[22] => Add0.IN13
b[23] => bSig_uid17_fpAddTest_q.DATAA
b[23] => exp_aSig_uid21_fpAddTest_b[0].DATAB
b[23] => Add0.IN12
b[24] => bSig_uid17_fpAddTest_q.DATAA
b[24] => exp_aSig_uid21_fpAddTest_b[1].DATAB
b[24] => Add0.IN11
b[25] => bSig_uid17_fpAddTest_q.DATAA
b[25] => exp_aSig_uid21_fpAddTest_b[2].DATAB
b[25] => Add0.IN10
b[26] => bSig_uid17_fpAddTest_q.DATAA
b[26] => exp_aSig_uid21_fpAddTest_b[3].DATAB
b[26] => Add0.IN9
b[27] => bSig_uid17_fpAddTest_q.DATAA
b[27] => exp_aSig_uid21_fpAddTest_b[4].DATAB
b[27] => Add0.IN8
b[28] => bSig_uid17_fpAddTest_q.DATAA
b[28] => exp_aSig_uid21_fpAddTest_b[5].DATAB
b[28] => Add0.IN7
b[29] => bSig_uid17_fpAddTest_q.DATAA
b[29] => exp_aSig_uid21_fpAddTest_b[6].DATAB
b[29] => Add0.IN6
b[30] => bSig_uid17_fpAddTest_q.DATAA
b[30] => exp_aSig_uid21_fpAddTest_b[7].DATAB
b[30] => Add0.IN5
b[31] => bSig_uid17_fpAddTest_q.DATAA
b[31] => sigA_uid50_fpAddTest_b[0].DATAB
q[0] <= Mux241.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux240.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux239.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux238.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux237.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux236.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux235.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux234.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux233.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux232.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dspba_delay:signRPostExc_uid139_fpAddTest_delay.xout[0]
clk => dspba_delay:redist21_sigB_uid51_fpAddTest_b_2.clk
clk => excREnc_uid128_fpAddTest_q[0].CLK
clk => excREnc_uid128_fpAddTest_q[1].CLK
clk => excRZero_uid120_fpAddTest_q[0].CLK
clk => rndExpFrac_uid104_fpAddTest_o[1].CLK
clk => rndExpFrac_uid104_fpAddTest_o[2].CLK
clk => rndExpFrac_uid104_fpAddTest_o[3].CLK
clk => rndExpFrac_uid104_fpAddTest_o[4].CLK
clk => rndExpFrac_uid104_fpAddTest_o[5].CLK
clk => rndExpFrac_uid104_fpAddTest_o[6].CLK
clk => rndExpFrac_uid104_fpAddTest_o[7].CLK
clk => rndExpFrac_uid104_fpAddTest_o[8].CLK
clk => rndExpFrac_uid104_fpAddTest_o[9].CLK
clk => rndExpFrac_uid104_fpAddTest_o[10].CLK
clk => rndExpFrac_uid104_fpAddTest_o[11].CLK
clk => rndExpFrac_uid104_fpAddTest_o[12].CLK
clk => rndExpFrac_uid104_fpAddTest_o[13].CLK
clk => rndExpFrac_uid104_fpAddTest_o[14].CLK
clk => rndExpFrac_uid104_fpAddTest_o[15].CLK
clk => rndExpFrac_uid104_fpAddTest_o[16].CLK
clk => rndExpFrac_uid104_fpAddTest_o[17].CLK
clk => rndExpFrac_uid104_fpAddTest_o[18].CLK
clk => rndExpFrac_uid104_fpAddTest_o[19].CLK
clk => rndExpFrac_uid104_fpAddTest_o[20].CLK
clk => rndExpFrac_uid104_fpAddTest_o[21].CLK
clk => rndExpFrac_uid104_fpAddTest_o[22].CLK
clk => rndExpFrac_uid104_fpAddTest_o[23].CLK
clk => rndExpFrac_uid104_fpAddTest_o[24].CLK
clk => rndExpFrac_uid104_fpAddTest_o[25].CLK
clk => rndExpFrac_uid104_fpAddTest_o[26].CLK
clk => rndExpFrac_uid104_fpAddTest_o[27].CLK
clk => rndExpFrac_uid104_fpAddTest_o[28].CLK
clk => rndExpFrac_uid104_fpAddTest_o[29].CLK
clk => rndExpFrac_uid104_fpAddTest_o[30].CLK
clk => rndExpFrac_uid104_fpAddTest_o[31].CLK
clk => rndExpFrac_uid104_fpAddTest_o[32].CLK
clk => rndExpFrac_uid104_fpAddTest_o[33].CLK
clk => expPostNorm_uid92_fpAddTest_o[0].CLK
clk => expPostNorm_uid92_fpAddTest_o[1].CLK
clk => expPostNorm_uid92_fpAddTest_o[2].CLK
clk => expPostNorm_uid92_fpAddTest_o[3].CLK
clk => expPostNorm_uid92_fpAddTest_o[4].CLK
clk => expPostNorm_uid92_fpAddTest_o[5].CLK
clk => expPostNorm_uid92_fpAddTest_o[6].CLK
clk => expPostNorm_uid92_fpAddTest_o[7].CLK
clk => expPostNorm_uid92_fpAddTest_o[8].CLK
clk => expPostNorm_uid92_fpAddTest_o[9].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[0].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[1].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[2].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[3].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[4].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[5].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[6].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[7].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[8].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[9].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[10].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[11].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[12].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[13].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[14].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[15].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[16].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[17].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[18].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[19].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[20].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[21].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[22].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[23].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[24].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[25].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[26].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[0].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[1].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[2].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[3].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[4].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[5].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[6].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[7].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[8].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[9].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[10].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[11].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[12].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[13].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[14].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[15].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[16].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[17].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[18].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[19].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[20].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[21].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[22].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[23].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[24].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[25].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[26].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[0].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[1].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[2].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[3].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[4].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[5].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[6].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[7].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[8].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[9].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[10].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[11].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[12].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[13].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[14].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[15].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[16].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[17].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[18].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[19].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[20].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[21].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[22].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[23].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[24].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[25].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[26].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[27].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[28].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[29].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[30].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[31].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[32].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[33].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[34].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[35].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[36].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[37].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[38].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[39].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[40].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[41].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[42].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[43].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[44].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[45].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[46].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[47].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[48].CLK
clk => shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_o[10].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[0].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[1].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[2].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[3].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[4].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[5].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[6].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[7].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[8].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[9].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[10].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[11].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[12].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[13].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[14].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[15].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[16].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[17].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[18].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[19].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[20].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[21].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[22].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[23].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[24].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[25].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[26].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[27].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[28].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[29].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[30].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[31].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[32].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[33].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[34].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[35].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[36].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[37].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[38].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[39].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[40].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[41].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[42].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[43].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[44].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[45].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[46].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[47].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[48].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[0].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[1].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[2].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[3].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[4].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[5].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[6].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[7].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[8].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[9].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[10].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[11].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[12].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[13].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[14].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[15].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[16].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[17].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[18].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[19].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[20].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[21].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[22].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[23].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[24].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[25].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[26].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[27].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[28].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[29].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[30].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[31].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[32].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[33].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[34].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[35].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[36].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[37].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[38].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[39].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[40].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[41].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[42].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[43].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[44].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[45].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[46].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[47].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[48].CLK
clk => shiftedOut_uid63_fpAddTest_o[10].CLK
clk => bSig_uid17_fpAddTest_q[0].CLK
clk => bSig_uid17_fpAddTest_q[1].CLK
clk => bSig_uid17_fpAddTest_q[2].CLK
clk => bSig_uid17_fpAddTest_q[3].CLK
clk => bSig_uid17_fpAddTest_q[4].CLK
clk => bSig_uid17_fpAddTest_q[5].CLK
clk => bSig_uid17_fpAddTest_q[6].CLK
clk => bSig_uid17_fpAddTest_q[7].CLK
clk => bSig_uid17_fpAddTest_q[8].CLK
clk => bSig_uid17_fpAddTest_q[9].CLK
clk => bSig_uid17_fpAddTest_q[10].CLK
clk => bSig_uid17_fpAddTest_q[11].CLK
clk => bSig_uid17_fpAddTest_q[12].CLK
clk => bSig_uid17_fpAddTest_q[13].CLK
clk => bSig_uid17_fpAddTest_q[14].CLK
clk => bSig_uid17_fpAddTest_q[15].CLK
clk => bSig_uid17_fpAddTest_q[16].CLK
clk => bSig_uid17_fpAddTest_q[17].CLK
clk => bSig_uid17_fpAddTest_q[18].CLK
clk => bSig_uid17_fpAddTest_q[19].CLK
clk => bSig_uid17_fpAddTest_q[20].CLK
clk => bSig_uid17_fpAddTest_q[21].CLK
clk => bSig_uid17_fpAddTest_q[22].CLK
clk => bSig_uid17_fpAddTest_q[23].CLK
clk => bSig_uid17_fpAddTest_q[24].CLK
clk => bSig_uid17_fpAddTest_q[25].CLK
clk => bSig_uid17_fpAddTest_q[26].CLK
clk => bSig_uid17_fpAddTest_q[27].CLK
clk => bSig_uid17_fpAddTest_q[28].CLK
clk => bSig_uid17_fpAddTest_q[29].CLK
clk => bSig_uid17_fpAddTest_q[30].CLK
clk => bSig_uid17_fpAddTest_q[31].CLK
clk => dspba_delay:redist23_sigA_uid50_fpAddTest_b_3.clk
clk => dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1.clk
clk => dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2.clk
clk => dspba_delay:redist1_rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_selLSBs_merged_bit_select_c_1.clk
clk => dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay.clk
clk => dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4.clk
clk => dspba_delay:effSubInvSticky_uid74_fpAddTest_delay.clk
clk => dspba_delay:invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay.clk
clk => dspba_delay:vCount_uid152_lzCountVal_uid85_fpAddTest_delay.clk
clk => dspba_delay:redist8_vCount_uid152_lzCountVal_uid85_fpAddTest_q_2.clk
clk => dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1.clk
clk => dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1.clk
clk => dspba_delay:redist6_vCount_uid160_lzCountVal_uid85_fpAddTest_q_1.clk
clk => dspba_delay:vCount_uid166_lzCountVal_uid85_fpAddTest_delay.clk
clk => dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:redist3_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b_1.clk
clk => dspba_delay:aMinusA_uid87_fpAddTest_delay.clk
clk => dspba_delay:redist24_sigA_uid50_fpAddTest_b_7.clk
clk => dspba_delay:excR_bSig_uid45_fpAddTest_delay.clk
clk => dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6.clk
clk => dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6.clk
clk => dspba_delay:expXIsMax_uid24_fpAddTest_delay.clk
clk => dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay.clk
clk => dspba_delay:redist22_sigB_uid51_fpAddTest_b_6.clk
clk => dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid39_fpAddTest_delay.clk
clk => dspba_delay:redist28_fracXIsZero_uid39_fpAddTest_q_6.clk
clk => dspba_delay:redist29_expXIsMax_uid38_fpAddTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid25_fpAddTest_delay.clk
clk => dspba_delay:redist34_fracXIsZero_uid25_fpAddTest_q_3.clk
clk => dspba_delay:signRInfRZRReg_uid137_fpAddTest_delay.clk
clk => dspba_delay:redist10_signRInfRZRReg_uid137_fpAddTest_q_3.clk
clk => dspba_delay:excN_bSig_uid42_fpAddTest_delay.clk
clk => dspba_delay:redist26_excN_bSig_uid42_fpAddTest_q_3.clk
clk => dspba_delay:excN_aSig_uid28_fpAddTest_delay.clk
clk => dspba_delay:redist32_excN_aSig_uid28_fpAddTest_q_3.clk
clk => dspba_delay:redist20_effSub_uid52_fpAddTest_q_7.clk
clk => dspba_delay:redist27_excI_bSig_uid41_fpAddTest_q_3.clk
clk => dspba_delay:redist33_excI_aSig_uid27_fpAddTest_q_3.clk
clk => dspba_delay:signRPostExc_uid139_fpAddTest_delay.clk
clk => dspba_delay:redist18_fracGRS_uid84_fpAddTest_q_2.clk
clk => dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1.clk
clk => dspba_delay:redist0_leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_selLSBs_merged_bit_select_c_1.clk
clk => dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:rBi_uid100_fpAddTest_delay.clk
clk => dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2.clk
clk => dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1.clk
clk => dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2.clk
clk => dspba_delay:regInputs_uid118_fpAddTest_delay.clk
clk => dspba_delay:redist11_regInputs_uid118_fpAddTest_q_2.clk
clk => dspba_delay:rInfOvf_uid121_fpAddTest_delay.clk
clk => dspba_delay:redist16_aMinusA_uid87_fpAddTest_q_3.clk
clk => dspba_delay:redist31_excZ_bSig_uid17_uid37_fpAddTest_q_8.clk
clk => dspba_delay:redist35_excZ_aSig_uid16_uid23_fpAddTest_q_3.clk
clk => dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2.clk
areset => dspba_delay:redist21_sigB_uid51_fpAddTest_b_2.aclr
areset => excREnc_uid128_fpAddTest_q[0].PRESET
areset => excREnc_uid128_fpAddTest_q[1].ACLR
areset => excRZero_uid120_fpAddTest_q[0].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[1].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[2].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[3].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[4].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[5].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[6].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[7].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[8].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[9].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[10].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[11].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[12].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[13].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[14].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[15].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[16].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[17].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[18].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[19].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[20].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[21].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[22].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[23].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[24].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[25].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[26].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[27].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[28].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[29].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[30].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[31].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[32].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[33].ACLR
areset => expPostNorm_uid92_fpAddTest_o[0].ACLR
areset => expPostNorm_uid92_fpAddTest_o[1].ACLR
areset => expPostNorm_uid92_fpAddTest_o[2].ACLR
areset => expPostNorm_uid92_fpAddTest_o[3].ACLR
areset => expPostNorm_uid92_fpAddTest_o[4].ACLR
areset => expPostNorm_uid92_fpAddTest_o[5].ACLR
areset => expPostNorm_uid92_fpAddTest_o[6].ACLR
areset => expPostNorm_uid92_fpAddTest_o[7].ACLR
areset => expPostNorm_uid92_fpAddTest_o[8].ACLR
areset => expPostNorm_uid92_fpAddTest_o[9].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[0].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[1].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[2].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[3].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[4].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[5].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[6].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[7].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[8].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[9].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[10].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[11].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[12].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[13].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[14].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[15].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[16].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[17].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[18].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[19].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[20].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[21].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[22].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[23].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[24].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[25].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[26].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[0].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[1].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[2].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[3].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[4].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[5].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[6].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[7].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[8].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[9].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[10].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[11].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[12].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[13].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[14].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[15].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[16].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[17].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[18].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[19].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[20].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[21].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[22].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[23].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[24].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[25].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[26].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[0].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[1].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[2].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[3].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[4].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[5].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[6].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[7].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[8].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[9].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[10].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[11].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[12].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[13].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[14].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[15].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[16].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[17].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[18].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[19].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[20].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[21].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[22].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[23].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[24].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[25].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[26].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[27].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[28].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[29].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[30].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[31].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[32].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[33].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[34].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[35].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[36].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[37].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[38].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[39].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[40].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[41].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[42].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[43].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[44].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[45].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[46].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[47].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[48].ACLR
areset => shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_o[10].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[0].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[1].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[2].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[3].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[4].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[5].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[6].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[7].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[8].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[9].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[10].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[11].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[12].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[13].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[14].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[15].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[16].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[17].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[18].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[19].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[20].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[21].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[22].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[23].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[24].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[25].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[26].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[27].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[28].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[29].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[30].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[31].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[32].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[33].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[34].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[35].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[36].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[37].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[38].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[39].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[40].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[41].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[42].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[43].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[44].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[45].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[46].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[47].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[48].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[0].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[1].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[2].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[3].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[4].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[5].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[6].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[7].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[8].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[9].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[10].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[11].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[12].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[13].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[14].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[15].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[16].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[17].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[18].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[19].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[20].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[21].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[22].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[23].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[24].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[25].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[26].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[27].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[28].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[29].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[30].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[31].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[32].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[33].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[34].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[35].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[36].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[37].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[38].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[39].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[40].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[41].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[42].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[43].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[44].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[45].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[46].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[47].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[48].ACLR
areset => shiftedOut_uid63_fpAddTest_o[10].ACLR
areset => bSig_uid17_fpAddTest_q[0].ACLR
areset => bSig_uid17_fpAddTest_q[1].ACLR
areset => bSig_uid17_fpAddTest_q[2].ACLR
areset => bSig_uid17_fpAddTest_q[3].ACLR
areset => bSig_uid17_fpAddTest_q[4].ACLR
areset => bSig_uid17_fpAddTest_q[5].ACLR
areset => bSig_uid17_fpAddTest_q[6].ACLR
areset => bSig_uid17_fpAddTest_q[7].ACLR
areset => bSig_uid17_fpAddTest_q[8].ACLR
areset => bSig_uid17_fpAddTest_q[9].ACLR
areset => bSig_uid17_fpAddTest_q[10].ACLR
areset => bSig_uid17_fpAddTest_q[11].ACLR
areset => bSig_uid17_fpAddTest_q[12].ACLR
areset => bSig_uid17_fpAddTest_q[13].ACLR
areset => bSig_uid17_fpAddTest_q[14].ACLR
areset => bSig_uid17_fpAddTest_q[15].ACLR
areset => bSig_uid17_fpAddTest_q[16].ACLR
areset => bSig_uid17_fpAddTest_q[17].ACLR
areset => bSig_uid17_fpAddTest_q[18].ACLR
areset => bSig_uid17_fpAddTest_q[19].ACLR
areset => bSig_uid17_fpAddTest_q[20].ACLR
areset => bSig_uid17_fpAddTest_q[21].ACLR
areset => bSig_uid17_fpAddTest_q[22].ACLR
areset => bSig_uid17_fpAddTest_q[23].ACLR
areset => bSig_uid17_fpAddTest_q[24].ACLR
areset => bSig_uid17_fpAddTest_q[25].ACLR
areset => bSig_uid17_fpAddTest_q[26].ACLR
areset => bSig_uid17_fpAddTest_q[27].ACLR
areset => bSig_uid17_fpAddTest_q[28].ACLR
areset => bSig_uid17_fpAddTest_q[29].ACLR
areset => bSig_uid17_fpAddTest_q[30].ACLR
areset => bSig_uid17_fpAddTest_q[31].ACLR
areset => dspba_delay:redist23_sigA_uid50_fpAddTest_b_3.aclr
areset => dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1.aclr
areset => dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2.aclr
areset => dspba_delay:redist1_rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_selLSBs_merged_bit_select_c_1.aclr
areset => dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay.aclr
areset => dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4.aclr
areset => dspba_delay:effSubInvSticky_uid74_fpAddTest_delay.aclr
areset => dspba_delay:invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay.aclr
areset => dspba_delay:vCount_uid152_lzCountVal_uid85_fpAddTest_delay.aclr
areset => dspba_delay:redist8_vCount_uid152_lzCountVal_uid85_fpAddTest_q_2.aclr
areset => dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1.aclr
areset => dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1.aclr
areset => dspba_delay:redist6_vCount_uid160_lzCountVal_uid85_fpAddTest_q_1.aclr
areset => dspba_delay:vCount_uid166_lzCountVal_uid85_fpAddTest_delay.aclr
areset => dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:redist3_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b_1.aclr
areset => dspba_delay:aMinusA_uid87_fpAddTest_delay.aclr
areset => dspba_delay:redist24_sigA_uid50_fpAddTest_b_7.aclr
areset => dspba_delay:excR_bSig_uid45_fpAddTest_delay.aclr
areset => dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6.aclr
areset => dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6.aclr
areset => dspba_delay:expXIsMax_uid24_fpAddTest_delay.aclr
areset => dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay.aclr
areset => dspba_delay:redist22_sigB_uid51_fpAddTest_b_6.aclr
areset => dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid39_fpAddTest_delay.aclr
areset => dspba_delay:redist28_fracXIsZero_uid39_fpAddTest_q_6.aclr
areset => dspba_delay:redist29_expXIsMax_uid38_fpAddTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid25_fpAddTest_delay.aclr
areset => dspba_delay:redist34_fracXIsZero_uid25_fpAddTest_q_3.aclr
areset => dspba_delay:signRInfRZRReg_uid137_fpAddTest_delay.aclr
areset => dspba_delay:redist10_signRInfRZRReg_uid137_fpAddTest_q_3.aclr
areset => dspba_delay:excN_bSig_uid42_fpAddTest_delay.aclr
areset => dspba_delay:redist26_excN_bSig_uid42_fpAddTest_q_3.aclr
areset => dspba_delay:excN_aSig_uid28_fpAddTest_delay.aclr
areset => dspba_delay:redist32_excN_aSig_uid28_fpAddTest_q_3.aclr
areset => dspba_delay:redist20_effSub_uid52_fpAddTest_q_7.aclr
areset => dspba_delay:redist27_excI_bSig_uid41_fpAddTest_q_3.aclr
areset => dspba_delay:redist33_excI_aSig_uid27_fpAddTest_q_3.aclr
areset => dspba_delay:signRPostExc_uid139_fpAddTest_delay.aclr
areset => dspba_delay:redist18_fracGRS_uid84_fpAddTest_q_2.aclr
areset => dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1.aclr
areset => dspba_delay:redist0_leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_selLSBs_merged_bit_select_c_1.aclr
areset => dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:rBi_uid100_fpAddTest_delay.aclr
areset => dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2.aclr
areset => dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1.aclr
areset => dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2.aclr
areset => dspba_delay:regInputs_uid118_fpAddTest_delay.aclr
areset => dspba_delay:redist11_regInputs_uid118_fpAddTest_q_2.aclr
areset => dspba_delay:rInfOvf_uid121_fpAddTest_delay.aclr
areset => dspba_delay:redist16_aMinusA_uid87_fpAddTest_q_3.aclr
areset => dspba_delay:redist31_excZ_bSig_uid17_uid37_fpAddTest_q_8.aclr
areset => dspba_delay:redist35_excZ_aSig_uid16_uid23_fpAddTest_q_3.aclr
areset => dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2.aclr


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist21_sigB_uid51_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist23_sigA_uid50_fpAddTest_b_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist1_rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_selLSBs_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
clk => delay_signals[2][16].CLK
clk => delay_signals[2][17].CLK
clk => delay_signals[2][18].CLK
clk => delay_signals[2][19].CLK
clk => delay_signals[2][20].CLK
clk => delay_signals[2][21].CLK
clk => delay_signals[2][22].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[3][8].CLK
clk => delay_signals[3][9].CLK
clk => delay_signals[3][10].CLK
clk => delay_signals[3][11].CLK
clk => delay_signals[3][12].CLK
clk => delay_signals[3][13].CLK
clk => delay_signals[3][14].CLK
clk => delay_signals[3][15].CLK
clk => delay_signals[3][16].CLK
clk => delay_signals[3][17].CLK
clk => delay_signals[3][18].CLK
clk => delay_signals[3][19].CLK
clk => delay_signals[3][20].CLK
clk => delay_signals[3][21].CLK
clk => delay_signals[3][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
aclr => delay_signals[2][16].ACLR
aclr => delay_signals[2][17].ACLR
aclr => delay_signals[2][18].ACLR
aclr => delay_signals[2][19].ACLR
aclr => delay_signals[2][20].ACLR
aclr => delay_signals[2][21].ACLR
aclr => delay_signals[2][22].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[3][8].ACLR
aclr => delay_signals[3][9].ACLR
aclr => delay_signals[3][10].ACLR
aclr => delay_signals[3][11].ACLR
aclr => delay_signals[3][12].ACLR
aclr => delay_signals[3][13].ACLR
aclr => delay_signals[3][14].ACLR
aclr => delay_signals[3][15].ACLR
aclr => delay_signals[3][16].ACLR
aclr => delay_signals[3][17].ACLR
aclr => delay_signals[3][18].ACLR
aclr => delay_signals[3][19].ACLR
aclr => delay_signals[3][20].ACLR
aclr => delay_signals[3][21].ACLR
aclr => delay_signals[3][22].ACLR
ena => delay_signals[3][22].ENA
ena => delay_signals[3][21].ENA
ena => delay_signals[3][20].ENA
ena => delay_signals[3][19].ENA
ena => delay_signals[3][18].ENA
ena => delay_signals[3][17].ENA
ena => delay_signals[3][16].ENA
ena => delay_signals[3][15].ENA
ena => delay_signals[3][14].ENA
ena => delay_signals[3][13].ENA
ena => delay_signals[3][12].ENA
ena => delay_signals[3][11].ENA
ena => delay_signals[3][10].ENA
ena => delay_signals[3][9].ENA
ena => delay_signals[3][8].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][22].ENA
ena => delay_signals[2][21].ENA
ena => delay_signals[2][20].ENA
ena => delay_signals[2][19].ENA
ena => delay_signals[2][18].ENA
ena => delay_signals[2][17].ENA
ena => delay_signals[2][16].ENA
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xin[1] => delay_signals[3][1].DATAIN
xin[2] => delay_signals[3][2].DATAIN
xin[3] => delay_signals[3][3].DATAIN
xin[4] => delay_signals[3][4].DATAIN
xin[5] => delay_signals[3][5].DATAIN
xin[6] => delay_signals[3][6].DATAIN
xin[7] => delay_signals[3][7].DATAIN
xin[8] => delay_signals[3][8].DATAIN
xin[9] => delay_signals[3][9].DATAIN
xin[10] => delay_signals[3][10].DATAIN
xin[11] => delay_signals[3][11].DATAIN
xin[12] => delay_signals[3][12].DATAIN
xin[13] => delay_signals[3][13].DATAIN
xin[14] => delay_signals[3][14].DATAIN
xin[15] => delay_signals[3][15].DATAIN
xin[16] => delay_signals[3][16].DATAIN
xin[17] => delay_signals[3][17].DATAIN
xin[18] => delay_signals[3][18].DATAIN
xin[19] => delay_signals[3][19].DATAIN
xin[20] => delay_signals[3][20].DATAIN
xin[21] => delay_signals[3][21].DATAIN
xin[22] => delay_signals[3][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:effSubInvSticky_uid74_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:vCount_uid152_lzCountVal_uid85_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist8_vCount_uid152_lzCountVal_uid85_fpAddTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist6_vCount_uid160_lzCountVal_uid85_fpAddTest_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:vCount_uid166_lzCountVal_uid85_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist3_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:aMinusA_uid87_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist24_sigA_uid50_fpAddTest_b_7
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:excR_bSig_uid45_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[4][1].CLK
clk => delay_signals[4][2].CLK
clk => delay_signals[4][3].CLK
clk => delay_signals[4][4].CLK
clk => delay_signals[4][5].CLK
clk => delay_signals[4][6].CLK
clk => delay_signals[4][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[4][1].ACLR
aclr => delay_signals[4][2].ACLR
aclr => delay_signals[4][3].ACLR
aclr => delay_signals[4][4].ACLR
aclr => delay_signals[4][5].ACLR
aclr => delay_signals[4][6].ACLR
aclr => delay_signals[4][7].ACLR
ena => delay_signals[4][7].ENA
ena => delay_signals[4][6].ENA
ena => delay_signals[4][5].ENA
ena => delay_signals[4][4].ENA
ena => delay_signals[4][3].ENA
ena => delay_signals[4][2].ENA
ena => delay_signals[4][1].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xin[1] => delay_signals[4][1].DATAIN
xin[2] => delay_signals[4][2].DATAIN
xin[3] => delay_signals[4][3].DATAIN
xin[4] => delay_signals[4][4].DATAIN
xin[5] => delay_signals[4][5].DATAIN
xin[6] => delay_signals[4][6].DATAIN
xin[7] => delay_signals[4][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:expXIsMax_uid24_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist22_sigB_uid51_fpAddTest_b_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:fracXIsZero_uid39_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist28_fracXIsZero_uid39_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist29_expXIsMax_uid38_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:fracXIsZero_uid25_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist34_fracXIsZero_uid25_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:signRInfRZRReg_uid137_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist10_signRInfRZRReg_uid137_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:excN_bSig_uid42_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist26_excN_bSig_uid42_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:excN_aSig_uid28_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist32_excN_aSig_uid28_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist20_effSub_uid52_fpAddTest_q_7
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[6][0].ACLR
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[6][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist27_excI_bSig_uid41_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist33_excI_aSig_uid27_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:signRPostExc_uid139_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist18_fracGRS_uid84_fpAddTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist0_leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_selLSBs_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:rBi_uid100_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:regInputs_uid118_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist11_regInputs_uid118_fpAddTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:rInfOvf_uid121_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist16_aMinusA_uid87_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist31_excZ_bSig_uid17_uid37_fpAddTest_q_8
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist35_excZ_aSig_uid16_uid23_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add2|AddFP32_0002:addfp32_inst|dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3
clk => AddFP32_0002:addfp32_inst.clk
areset => AddFP32_0002:addfp32_inst.areset
a[0] => AddFP32_0002:addfp32_inst.a[0]
a[1] => AddFP32_0002:addfp32_inst.a[1]
a[2] => AddFP32_0002:addfp32_inst.a[2]
a[3] => AddFP32_0002:addfp32_inst.a[3]
a[4] => AddFP32_0002:addfp32_inst.a[4]
a[5] => AddFP32_0002:addfp32_inst.a[5]
a[6] => AddFP32_0002:addfp32_inst.a[6]
a[7] => AddFP32_0002:addfp32_inst.a[7]
a[8] => AddFP32_0002:addfp32_inst.a[8]
a[9] => AddFP32_0002:addfp32_inst.a[9]
a[10] => AddFP32_0002:addfp32_inst.a[10]
a[11] => AddFP32_0002:addfp32_inst.a[11]
a[12] => AddFP32_0002:addfp32_inst.a[12]
a[13] => AddFP32_0002:addfp32_inst.a[13]
a[14] => AddFP32_0002:addfp32_inst.a[14]
a[15] => AddFP32_0002:addfp32_inst.a[15]
a[16] => AddFP32_0002:addfp32_inst.a[16]
a[17] => AddFP32_0002:addfp32_inst.a[17]
a[18] => AddFP32_0002:addfp32_inst.a[18]
a[19] => AddFP32_0002:addfp32_inst.a[19]
a[20] => AddFP32_0002:addfp32_inst.a[20]
a[21] => AddFP32_0002:addfp32_inst.a[21]
a[22] => AddFP32_0002:addfp32_inst.a[22]
a[23] => AddFP32_0002:addfp32_inst.a[23]
a[24] => AddFP32_0002:addfp32_inst.a[24]
a[25] => AddFP32_0002:addfp32_inst.a[25]
a[26] => AddFP32_0002:addfp32_inst.a[26]
a[27] => AddFP32_0002:addfp32_inst.a[27]
a[28] => AddFP32_0002:addfp32_inst.a[28]
a[29] => AddFP32_0002:addfp32_inst.a[29]
a[30] => AddFP32_0002:addfp32_inst.a[30]
a[31] => AddFP32_0002:addfp32_inst.a[31]
b[0] => AddFP32_0002:addfp32_inst.b[0]
b[1] => AddFP32_0002:addfp32_inst.b[1]
b[2] => AddFP32_0002:addfp32_inst.b[2]
b[3] => AddFP32_0002:addfp32_inst.b[3]
b[4] => AddFP32_0002:addfp32_inst.b[4]
b[5] => AddFP32_0002:addfp32_inst.b[5]
b[6] => AddFP32_0002:addfp32_inst.b[6]
b[7] => AddFP32_0002:addfp32_inst.b[7]
b[8] => AddFP32_0002:addfp32_inst.b[8]
b[9] => AddFP32_0002:addfp32_inst.b[9]
b[10] => AddFP32_0002:addfp32_inst.b[10]
b[11] => AddFP32_0002:addfp32_inst.b[11]
b[12] => AddFP32_0002:addfp32_inst.b[12]
b[13] => AddFP32_0002:addfp32_inst.b[13]
b[14] => AddFP32_0002:addfp32_inst.b[14]
b[15] => AddFP32_0002:addfp32_inst.b[15]
b[16] => AddFP32_0002:addfp32_inst.b[16]
b[17] => AddFP32_0002:addfp32_inst.b[17]
b[18] => AddFP32_0002:addfp32_inst.b[18]
b[19] => AddFP32_0002:addfp32_inst.b[19]
b[20] => AddFP32_0002:addfp32_inst.b[20]
b[21] => AddFP32_0002:addfp32_inst.b[21]
b[22] => AddFP32_0002:addfp32_inst.b[22]
b[23] => AddFP32_0002:addfp32_inst.b[23]
b[24] => AddFP32_0002:addfp32_inst.b[24]
b[25] => AddFP32_0002:addfp32_inst.b[25]
b[26] => AddFP32_0002:addfp32_inst.b[26]
b[27] => AddFP32_0002:addfp32_inst.b[27]
b[28] => AddFP32_0002:addfp32_inst.b[28]
b[29] => AddFP32_0002:addfp32_inst.b[29]
b[30] => AddFP32_0002:addfp32_inst.b[30]
b[31] => AddFP32_0002:addfp32_inst.b[31]
q[0] <= AddFP32_0002:addfp32_inst.q[0]
q[1] <= AddFP32_0002:addfp32_inst.q[1]
q[2] <= AddFP32_0002:addfp32_inst.q[2]
q[3] <= AddFP32_0002:addfp32_inst.q[3]
q[4] <= AddFP32_0002:addfp32_inst.q[4]
q[5] <= AddFP32_0002:addfp32_inst.q[5]
q[6] <= AddFP32_0002:addfp32_inst.q[6]
q[7] <= AddFP32_0002:addfp32_inst.q[7]
q[8] <= AddFP32_0002:addfp32_inst.q[8]
q[9] <= AddFP32_0002:addfp32_inst.q[9]
q[10] <= AddFP32_0002:addfp32_inst.q[10]
q[11] <= AddFP32_0002:addfp32_inst.q[11]
q[12] <= AddFP32_0002:addfp32_inst.q[12]
q[13] <= AddFP32_0002:addfp32_inst.q[13]
q[14] <= AddFP32_0002:addfp32_inst.q[14]
q[15] <= AddFP32_0002:addfp32_inst.q[15]
q[16] <= AddFP32_0002:addfp32_inst.q[16]
q[17] <= AddFP32_0002:addfp32_inst.q[17]
q[18] <= AddFP32_0002:addfp32_inst.q[18]
q[19] <= AddFP32_0002:addfp32_inst.q[19]
q[20] <= AddFP32_0002:addfp32_inst.q[20]
q[21] <= AddFP32_0002:addfp32_inst.q[21]
q[22] <= AddFP32_0002:addfp32_inst.q[22]
q[23] <= AddFP32_0002:addfp32_inst.q[23]
q[24] <= AddFP32_0002:addfp32_inst.q[24]
q[25] <= AddFP32_0002:addfp32_inst.q[25]
q[26] <= AddFP32_0002:addfp32_inst.q[26]
q[27] <= AddFP32_0002:addfp32_inst.q[27]
q[28] <= AddFP32_0002:addfp32_inst.q[28]
q[29] <= AddFP32_0002:addfp32_inst.q[29]
q[30] <= AddFP32_0002:addfp32_inst.q[30]
q[31] <= AddFP32_0002:addfp32_inst.q[31]


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst
a[0] => bSig_uid17_fpAddTest_q.DATAB
a[0] => frac_aSig_uid22_fpAddTest_b[0].DATAA
a[0] => Add0.IN66
a[1] => bSig_uid17_fpAddTest_q.DATAB
a[1] => frac_aSig_uid22_fpAddTest_b[1].DATAA
a[1] => Add0.IN65
a[2] => bSig_uid17_fpAddTest_q.DATAB
a[2] => frac_aSig_uid22_fpAddTest_b[2].DATAA
a[2] => Add0.IN64
a[3] => bSig_uid17_fpAddTest_q.DATAB
a[3] => frac_aSig_uid22_fpAddTest_b[3].DATAA
a[3] => Add0.IN63
a[4] => bSig_uid17_fpAddTest_q.DATAB
a[4] => frac_aSig_uid22_fpAddTest_b[4].DATAA
a[4] => Add0.IN62
a[5] => bSig_uid17_fpAddTest_q.DATAB
a[5] => frac_aSig_uid22_fpAddTest_b[5].DATAA
a[5] => Add0.IN61
a[6] => bSig_uid17_fpAddTest_q.DATAB
a[6] => frac_aSig_uid22_fpAddTest_b[6].DATAA
a[6] => Add0.IN60
a[7] => bSig_uid17_fpAddTest_q.DATAB
a[7] => frac_aSig_uid22_fpAddTest_b[7].DATAA
a[7] => Add0.IN59
a[8] => bSig_uid17_fpAddTest_q.DATAB
a[8] => frac_aSig_uid22_fpAddTest_b[8].DATAA
a[8] => Add0.IN58
a[9] => bSig_uid17_fpAddTest_q.DATAB
a[9] => frac_aSig_uid22_fpAddTest_b[9].DATAA
a[9] => Add0.IN57
a[10] => bSig_uid17_fpAddTest_q.DATAB
a[10] => frac_aSig_uid22_fpAddTest_b[10].DATAA
a[10] => Add0.IN56
a[11] => bSig_uid17_fpAddTest_q.DATAB
a[11] => frac_aSig_uid22_fpAddTest_b[11].DATAA
a[11] => Add0.IN55
a[12] => bSig_uid17_fpAddTest_q.DATAB
a[12] => frac_aSig_uid22_fpAddTest_b[12].DATAA
a[12] => Add0.IN54
a[13] => bSig_uid17_fpAddTest_q.DATAB
a[13] => frac_aSig_uid22_fpAddTest_b[13].DATAA
a[13] => Add0.IN53
a[14] => bSig_uid17_fpAddTest_q.DATAB
a[14] => frac_aSig_uid22_fpAddTest_b[14].DATAA
a[14] => Add0.IN52
a[15] => bSig_uid17_fpAddTest_q.DATAB
a[15] => frac_aSig_uid22_fpAddTest_b[15].DATAA
a[15] => Add0.IN51
a[16] => bSig_uid17_fpAddTest_q.DATAB
a[16] => frac_aSig_uid22_fpAddTest_b[16].DATAA
a[16] => Add0.IN50
a[17] => bSig_uid17_fpAddTest_q.DATAB
a[17] => frac_aSig_uid22_fpAddTest_b[17].DATAA
a[17] => Add0.IN49
a[18] => bSig_uid17_fpAddTest_q.DATAB
a[18] => frac_aSig_uid22_fpAddTest_b[18].DATAA
a[18] => Add0.IN48
a[19] => bSig_uid17_fpAddTest_q.DATAB
a[19] => frac_aSig_uid22_fpAddTest_b[19].DATAA
a[19] => Add0.IN47
a[20] => bSig_uid17_fpAddTest_q.DATAB
a[20] => frac_aSig_uid22_fpAddTest_b[20].DATAA
a[20] => Add0.IN46
a[21] => bSig_uid17_fpAddTest_q.DATAB
a[21] => frac_aSig_uid22_fpAddTest_b[21].DATAA
a[21] => Add0.IN45
a[22] => bSig_uid17_fpAddTest_q.DATAB
a[22] => frac_aSig_uid22_fpAddTest_b[22].DATAA
a[22] => Add0.IN44
a[23] => bSig_uid17_fpAddTest_q.DATAB
a[23] => exp_aSig_uid21_fpAddTest_b[0].DATAA
a[23] => Add0.IN43
a[24] => bSig_uid17_fpAddTest_q.DATAB
a[24] => exp_aSig_uid21_fpAddTest_b[1].DATAA
a[24] => Add0.IN42
a[25] => bSig_uid17_fpAddTest_q.DATAB
a[25] => exp_aSig_uid21_fpAddTest_b[2].DATAA
a[25] => Add0.IN41
a[26] => bSig_uid17_fpAddTest_q.DATAB
a[26] => exp_aSig_uid21_fpAddTest_b[3].DATAA
a[26] => Add0.IN40
a[27] => bSig_uid17_fpAddTest_q.DATAB
a[27] => exp_aSig_uid21_fpAddTest_b[4].DATAA
a[27] => Add0.IN39
a[28] => bSig_uid17_fpAddTest_q.DATAB
a[28] => exp_aSig_uid21_fpAddTest_b[5].DATAA
a[28] => Add0.IN38
a[29] => bSig_uid17_fpAddTest_q.DATAB
a[29] => exp_aSig_uid21_fpAddTest_b[6].DATAA
a[29] => Add0.IN37
a[30] => bSig_uid17_fpAddTest_q.DATAB
a[30] => exp_aSig_uid21_fpAddTest_b[7].DATAA
a[30] => Add0.IN36
a[31] => bSig_uid17_fpAddTest_q.DATAB
a[31] => sigA_uid50_fpAddTest_b[0].DATAA
b[0] => bSig_uid17_fpAddTest_q.DATAA
b[0] => frac_aSig_uid22_fpAddTest_b[0].DATAB
b[0] => Add0.IN35
b[1] => bSig_uid17_fpAddTest_q.DATAA
b[1] => frac_aSig_uid22_fpAddTest_b[1].DATAB
b[1] => Add0.IN34
b[2] => bSig_uid17_fpAddTest_q.DATAA
b[2] => frac_aSig_uid22_fpAddTest_b[2].DATAB
b[2] => Add0.IN33
b[3] => bSig_uid17_fpAddTest_q.DATAA
b[3] => frac_aSig_uid22_fpAddTest_b[3].DATAB
b[3] => Add0.IN32
b[4] => bSig_uid17_fpAddTest_q.DATAA
b[4] => frac_aSig_uid22_fpAddTest_b[4].DATAB
b[4] => Add0.IN31
b[5] => bSig_uid17_fpAddTest_q.DATAA
b[5] => frac_aSig_uid22_fpAddTest_b[5].DATAB
b[5] => Add0.IN30
b[6] => bSig_uid17_fpAddTest_q.DATAA
b[6] => frac_aSig_uid22_fpAddTest_b[6].DATAB
b[6] => Add0.IN29
b[7] => bSig_uid17_fpAddTest_q.DATAA
b[7] => frac_aSig_uid22_fpAddTest_b[7].DATAB
b[7] => Add0.IN28
b[8] => bSig_uid17_fpAddTest_q.DATAA
b[8] => frac_aSig_uid22_fpAddTest_b[8].DATAB
b[8] => Add0.IN27
b[9] => bSig_uid17_fpAddTest_q.DATAA
b[9] => frac_aSig_uid22_fpAddTest_b[9].DATAB
b[9] => Add0.IN26
b[10] => bSig_uid17_fpAddTest_q.DATAA
b[10] => frac_aSig_uid22_fpAddTest_b[10].DATAB
b[10] => Add0.IN25
b[11] => bSig_uid17_fpAddTest_q.DATAA
b[11] => frac_aSig_uid22_fpAddTest_b[11].DATAB
b[11] => Add0.IN24
b[12] => bSig_uid17_fpAddTest_q.DATAA
b[12] => frac_aSig_uid22_fpAddTest_b[12].DATAB
b[12] => Add0.IN23
b[13] => bSig_uid17_fpAddTest_q.DATAA
b[13] => frac_aSig_uid22_fpAddTest_b[13].DATAB
b[13] => Add0.IN22
b[14] => bSig_uid17_fpAddTest_q.DATAA
b[14] => frac_aSig_uid22_fpAddTest_b[14].DATAB
b[14] => Add0.IN21
b[15] => bSig_uid17_fpAddTest_q.DATAA
b[15] => frac_aSig_uid22_fpAddTest_b[15].DATAB
b[15] => Add0.IN20
b[16] => bSig_uid17_fpAddTest_q.DATAA
b[16] => frac_aSig_uid22_fpAddTest_b[16].DATAB
b[16] => Add0.IN19
b[17] => bSig_uid17_fpAddTest_q.DATAA
b[17] => frac_aSig_uid22_fpAddTest_b[17].DATAB
b[17] => Add0.IN18
b[18] => bSig_uid17_fpAddTest_q.DATAA
b[18] => frac_aSig_uid22_fpAddTest_b[18].DATAB
b[18] => Add0.IN17
b[19] => bSig_uid17_fpAddTest_q.DATAA
b[19] => frac_aSig_uid22_fpAddTest_b[19].DATAB
b[19] => Add0.IN16
b[20] => bSig_uid17_fpAddTest_q.DATAA
b[20] => frac_aSig_uid22_fpAddTest_b[20].DATAB
b[20] => Add0.IN15
b[21] => bSig_uid17_fpAddTest_q.DATAA
b[21] => frac_aSig_uid22_fpAddTest_b[21].DATAB
b[21] => Add0.IN14
b[22] => bSig_uid17_fpAddTest_q.DATAA
b[22] => frac_aSig_uid22_fpAddTest_b[22].DATAB
b[22] => Add0.IN13
b[23] => bSig_uid17_fpAddTest_q.DATAA
b[23] => exp_aSig_uid21_fpAddTest_b[0].DATAB
b[23] => Add0.IN12
b[24] => bSig_uid17_fpAddTest_q.DATAA
b[24] => exp_aSig_uid21_fpAddTest_b[1].DATAB
b[24] => Add0.IN11
b[25] => bSig_uid17_fpAddTest_q.DATAA
b[25] => exp_aSig_uid21_fpAddTest_b[2].DATAB
b[25] => Add0.IN10
b[26] => bSig_uid17_fpAddTest_q.DATAA
b[26] => exp_aSig_uid21_fpAddTest_b[3].DATAB
b[26] => Add0.IN9
b[27] => bSig_uid17_fpAddTest_q.DATAA
b[27] => exp_aSig_uid21_fpAddTest_b[4].DATAB
b[27] => Add0.IN8
b[28] => bSig_uid17_fpAddTest_q.DATAA
b[28] => exp_aSig_uid21_fpAddTest_b[5].DATAB
b[28] => Add0.IN7
b[29] => bSig_uid17_fpAddTest_q.DATAA
b[29] => exp_aSig_uid21_fpAddTest_b[6].DATAB
b[29] => Add0.IN6
b[30] => bSig_uid17_fpAddTest_q.DATAA
b[30] => exp_aSig_uid21_fpAddTest_b[7].DATAB
b[30] => Add0.IN5
b[31] => bSig_uid17_fpAddTest_q.DATAA
b[31] => sigA_uid50_fpAddTest_b[0].DATAB
q[0] <= Mux241.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux240.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux239.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux238.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux237.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux236.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux235.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux234.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux233.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux232.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dspba_delay:signRPostExc_uid139_fpAddTest_delay.xout[0]
clk => dspba_delay:redist21_sigB_uid51_fpAddTest_b_2.clk
clk => excREnc_uid128_fpAddTest_q[0].CLK
clk => excREnc_uid128_fpAddTest_q[1].CLK
clk => excRZero_uid120_fpAddTest_q[0].CLK
clk => rndExpFrac_uid104_fpAddTest_o[1].CLK
clk => rndExpFrac_uid104_fpAddTest_o[2].CLK
clk => rndExpFrac_uid104_fpAddTest_o[3].CLK
clk => rndExpFrac_uid104_fpAddTest_o[4].CLK
clk => rndExpFrac_uid104_fpAddTest_o[5].CLK
clk => rndExpFrac_uid104_fpAddTest_o[6].CLK
clk => rndExpFrac_uid104_fpAddTest_o[7].CLK
clk => rndExpFrac_uid104_fpAddTest_o[8].CLK
clk => rndExpFrac_uid104_fpAddTest_o[9].CLK
clk => rndExpFrac_uid104_fpAddTest_o[10].CLK
clk => rndExpFrac_uid104_fpAddTest_o[11].CLK
clk => rndExpFrac_uid104_fpAddTest_o[12].CLK
clk => rndExpFrac_uid104_fpAddTest_o[13].CLK
clk => rndExpFrac_uid104_fpAddTest_o[14].CLK
clk => rndExpFrac_uid104_fpAddTest_o[15].CLK
clk => rndExpFrac_uid104_fpAddTest_o[16].CLK
clk => rndExpFrac_uid104_fpAddTest_o[17].CLK
clk => rndExpFrac_uid104_fpAddTest_o[18].CLK
clk => rndExpFrac_uid104_fpAddTest_o[19].CLK
clk => rndExpFrac_uid104_fpAddTest_o[20].CLK
clk => rndExpFrac_uid104_fpAddTest_o[21].CLK
clk => rndExpFrac_uid104_fpAddTest_o[22].CLK
clk => rndExpFrac_uid104_fpAddTest_o[23].CLK
clk => rndExpFrac_uid104_fpAddTest_o[24].CLK
clk => rndExpFrac_uid104_fpAddTest_o[25].CLK
clk => rndExpFrac_uid104_fpAddTest_o[26].CLK
clk => rndExpFrac_uid104_fpAddTest_o[27].CLK
clk => rndExpFrac_uid104_fpAddTest_o[28].CLK
clk => rndExpFrac_uid104_fpAddTest_o[29].CLK
clk => rndExpFrac_uid104_fpAddTest_o[30].CLK
clk => rndExpFrac_uid104_fpAddTest_o[31].CLK
clk => rndExpFrac_uid104_fpAddTest_o[32].CLK
clk => rndExpFrac_uid104_fpAddTest_o[33].CLK
clk => expPostNorm_uid92_fpAddTest_o[0].CLK
clk => expPostNorm_uid92_fpAddTest_o[1].CLK
clk => expPostNorm_uid92_fpAddTest_o[2].CLK
clk => expPostNorm_uid92_fpAddTest_o[3].CLK
clk => expPostNorm_uid92_fpAddTest_o[4].CLK
clk => expPostNorm_uid92_fpAddTest_o[5].CLK
clk => expPostNorm_uid92_fpAddTest_o[6].CLK
clk => expPostNorm_uid92_fpAddTest_o[7].CLK
clk => expPostNorm_uid92_fpAddTest_o[8].CLK
clk => expPostNorm_uid92_fpAddTest_o[9].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[0].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[1].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[2].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[3].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[4].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[5].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[6].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[7].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[8].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[9].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[10].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[11].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[12].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[13].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[14].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[15].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[16].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[17].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[18].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[19].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[20].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[21].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[22].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[23].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[24].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[25].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[26].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[0].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[1].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[2].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[3].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[4].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[5].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[6].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[7].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[8].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[9].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[10].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[11].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[12].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[13].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[14].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[15].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[16].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[17].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[18].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[19].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[20].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[21].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[22].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[23].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[24].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[25].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[26].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[0].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[1].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[2].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[3].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[4].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[5].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[6].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[7].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[8].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[9].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[10].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[11].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[12].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[13].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[14].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[15].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[16].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[17].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[18].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[19].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[20].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[21].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[22].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[23].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[24].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[25].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[26].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[27].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[28].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[29].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[30].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[31].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[32].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[33].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[34].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[35].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[36].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[37].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[38].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[39].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[40].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[41].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[42].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[43].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[44].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[45].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[46].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[47].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[48].CLK
clk => shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_o[10].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[0].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[1].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[2].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[3].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[4].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[5].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[6].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[7].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[8].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[9].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[10].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[11].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[12].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[13].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[14].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[15].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[16].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[17].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[18].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[19].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[20].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[21].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[22].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[23].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[24].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[25].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[26].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[27].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[28].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[29].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[30].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[31].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[32].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[33].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[34].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[35].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[36].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[37].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[38].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[39].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[40].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[41].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[42].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[43].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[44].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[45].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[46].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[47].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[48].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[0].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[1].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[2].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[3].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[4].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[5].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[6].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[7].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[8].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[9].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[10].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[11].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[12].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[13].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[14].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[15].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[16].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[17].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[18].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[19].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[20].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[21].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[22].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[23].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[24].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[25].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[26].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[27].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[28].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[29].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[30].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[31].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[32].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[33].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[34].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[35].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[36].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[37].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[38].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[39].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[40].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[41].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[42].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[43].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[44].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[45].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[46].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[47].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[48].CLK
clk => shiftedOut_uid63_fpAddTest_o[10].CLK
clk => bSig_uid17_fpAddTest_q[0].CLK
clk => bSig_uid17_fpAddTest_q[1].CLK
clk => bSig_uid17_fpAddTest_q[2].CLK
clk => bSig_uid17_fpAddTest_q[3].CLK
clk => bSig_uid17_fpAddTest_q[4].CLK
clk => bSig_uid17_fpAddTest_q[5].CLK
clk => bSig_uid17_fpAddTest_q[6].CLK
clk => bSig_uid17_fpAddTest_q[7].CLK
clk => bSig_uid17_fpAddTest_q[8].CLK
clk => bSig_uid17_fpAddTest_q[9].CLK
clk => bSig_uid17_fpAddTest_q[10].CLK
clk => bSig_uid17_fpAddTest_q[11].CLK
clk => bSig_uid17_fpAddTest_q[12].CLK
clk => bSig_uid17_fpAddTest_q[13].CLK
clk => bSig_uid17_fpAddTest_q[14].CLK
clk => bSig_uid17_fpAddTest_q[15].CLK
clk => bSig_uid17_fpAddTest_q[16].CLK
clk => bSig_uid17_fpAddTest_q[17].CLK
clk => bSig_uid17_fpAddTest_q[18].CLK
clk => bSig_uid17_fpAddTest_q[19].CLK
clk => bSig_uid17_fpAddTest_q[20].CLK
clk => bSig_uid17_fpAddTest_q[21].CLK
clk => bSig_uid17_fpAddTest_q[22].CLK
clk => bSig_uid17_fpAddTest_q[23].CLK
clk => bSig_uid17_fpAddTest_q[24].CLK
clk => bSig_uid17_fpAddTest_q[25].CLK
clk => bSig_uid17_fpAddTest_q[26].CLK
clk => bSig_uid17_fpAddTest_q[27].CLK
clk => bSig_uid17_fpAddTest_q[28].CLK
clk => bSig_uid17_fpAddTest_q[29].CLK
clk => bSig_uid17_fpAddTest_q[30].CLK
clk => bSig_uid17_fpAddTest_q[31].CLK
clk => dspba_delay:redist23_sigA_uid50_fpAddTest_b_3.clk
clk => dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1.clk
clk => dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2.clk
clk => dspba_delay:redist1_rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_selLSBs_merged_bit_select_c_1.clk
clk => dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay.clk
clk => dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4.clk
clk => dspba_delay:effSubInvSticky_uid74_fpAddTest_delay.clk
clk => dspba_delay:invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay.clk
clk => dspba_delay:vCount_uid152_lzCountVal_uid85_fpAddTest_delay.clk
clk => dspba_delay:redist8_vCount_uid152_lzCountVal_uid85_fpAddTest_q_2.clk
clk => dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1.clk
clk => dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1.clk
clk => dspba_delay:redist6_vCount_uid160_lzCountVal_uid85_fpAddTest_q_1.clk
clk => dspba_delay:vCount_uid166_lzCountVal_uid85_fpAddTest_delay.clk
clk => dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:redist3_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b_1.clk
clk => dspba_delay:aMinusA_uid87_fpAddTest_delay.clk
clk => dspba_delay:redist24_sigA_uid50_fpAddTest_b_7.clk
clk => dspba_delay:excR_bSig_uid45_fpAddTest_delay.clk
clk => dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6.clk
clk => dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6.clk
clk => dspba_delay:expXIsMax_uid24_fpAddTest_delay.clk
clk => dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay.clk
clk => dspba_delay:redist22_sigB_uid51_fpAddTest_b_6.clk
clk => dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid39_fpAddTest_delay.clk
clk => dspba_delay:redist28_fracXIsZero_uid39_fpAddTest_q_6.clk
clk => dspba_delay:redist29_expXIsMax_uid38_fpAddTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid25_fpAddTest_delay.clk
clk => dspba_delay:redist34_fracXIsZero_uid25_fpAddTest_q_3.clk
clk => dspba_delay:signRInfRZRReg_uid137_fpAddTest_delay.clk
clk => dspba_delay:redist10_signRInfRZRReg_uid137_fpAddTest_q_3.clk
clk => dspba_delay:excN_bSig_uid42_fpAddTest_delay.clk
clk => dspba_delay:redist26_excN_bSig_uid42_fpAddTest_q_3.clk
clk => dspba_delay:excN_aSig_uid28_fpAddTest_delay.clk
clk => dspba_delay:redist32_excN_aSig_uid28_fpAddTest_q_3.clk
clk => dspba_delay:redist20_effSub_uid52_fpAddTest_q_7.clk
clk => dspba_delay:redist27_excI_bSig_uid41_fpAddTest_q_3.clk
clk => dspba_delay:redist33_excI_aSig_uid27_fpAddTest_q_3.clk
clk => dspba_delay:signRPostExc_uid139_fpAddTest_delay.clk
clk => dspba_delay:redist18_fracGRS_uid84_fpAddTest_q_2.clk
clk => dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1.clk
clk => dspba_delay:redist0_leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_selLSBs_merged_bit_select_c_1.clk
clk => dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:rBi_uid100_fpAddTest_delay.clk
clk => dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2.clk
clk => dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1.clk
clk => dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2.clk
clk => dspba_delay:regInputs_uid118_fpAddTest_delay.clk
clk => dspba_delay:redist11_regInputs_uid118_fpAddTest_q_2.clk
clk => dspba_delay:rInfOvf_uid121_fpAddTest_delay.clk
clk => dspba_delay:redist16_aMinusA_uid87_fpAddTest_q_3.clk
clk => dspba_delay:redist31_excZ_bSig_uid17_uid37_fpAddTest_q_8.clk
clk => dspba_delay:redist35_excZ_aSig_uid16_uid23_fpAddTest_q_3.clk
clk => dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2.clk
areset => dspba_delay:redist21_sigB_uid51_fpAddTest_b_2.aclr
areset => excREnc_uid128_fpAddTest_q[0].PRESET
areset => excREnc_uid128_fpAddTest_q[1].ACLR
areset => excRZero_uid120_fpAddTest_q[0].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[1].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[2].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[3].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[4].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[5].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[6].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[7].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[8].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[9].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[10].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[11].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[12].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[13].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[14].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[15].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[16].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[17].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[18].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[19].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[20].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[21].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[22].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[23].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[24].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[25].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[26].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[27].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[28].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[29].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[30].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[31].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[32].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[33].ACLR
areset => expPostNorm_uid92_fpAddTest_o[0].ACLR
areset => expPostNorm_uid92_fpAddTest_o[1].ACLR
areset => expPostNorm_uid92_fpAddTest_o[2].ACLR
areset => expPostNorm_uid92_fpAddTest_o[3].ACLR
areset => expPostNorm_uid92_fpAddTest_o[4].ACLR
areset => expPostNorm_uid92_fpAddTest_o[5].ACLR
areset => expPostNorm_uid92_fpAddTest_o[6].ACLR
areset => expPostNorm_uid92_fpAddTest_o[7].ACLR
areset => expPostNorm_uid92_fpAddTest_o[8].ACLR
areset => expPostNorm_uid92_fpAddTest_o[9].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[0].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[1].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[2].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[3].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[4].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[5].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[6].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[7].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[8].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[9].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[10].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[11].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[12].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[13].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[14].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[15].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[16].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[17].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[18].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[19].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[20].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[21].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[22].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[23].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[24].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[25].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[26].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[0].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[1].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[2].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[3].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[4].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[5].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[6].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[7].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[8].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[9].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[10].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[11].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[12].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[13].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[14].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[15].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[16].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[17].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[18].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[19].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[20].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[21].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[22].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[23].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[24].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[25].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[26].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[0].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[1].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[2].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[3].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[4].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[5].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[6].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[7].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[8].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[9].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[10].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[11].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[12].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[13].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[14].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[15].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[16].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[17].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[18].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[19].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[20].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[21].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[22].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[23].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[24].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[25].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[26].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[27].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[28].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[29].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[30].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[31].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[32].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[33].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[34].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[35].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[36].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[37].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[38].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[39].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[40].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[41].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[42].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[43].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[44].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[45].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[46].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[47].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[48].ACLR
areset => shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_o[10].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[0].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[1].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[2].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[3].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[4].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[5].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[6].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[7].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[8].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[9].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[10].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[11].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[12].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[13].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[14].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[15].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[16].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[17].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[18].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[19].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[20].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[21].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[22].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[23].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[24].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[25].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[26].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[27].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[28].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[29].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[30].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[31].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[32].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[33].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[34].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[35].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[36].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[37].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[38].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[39].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[40].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[41].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[42].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[43].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[44].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[45].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[46].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[47].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[48].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[0].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[1].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[2].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[3].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[4].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[5].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[6].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[7].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[8].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[9].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[10].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[11].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[12].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[13].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[14].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[15].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[16].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[17].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[18].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[19].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[20].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[21].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[22].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[23].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[24].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[25].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[26].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[27].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[28].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[29].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[30].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[31].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[32].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[33].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[34].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[35].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[36].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[37].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[38].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[39].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[40].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[41].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[42].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[43].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[44].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[45].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[46].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[47].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[48].ACLR
areset => shiftedOut_uid63_fpAddTest_o[10].ACLR
areset => bSig_uid17_fpAddTest_q[0].ACLR
areset => bSig_uid17_fpAddTest_q[1].ACLR
areset => bSig_uid17_fpAddTest_q[2].ACLR
areset => bSig_uid17_fpAddTest_q[3].ACLR
areset => bSig_uid17_fpAddTest_q[4].ACLR
areset => bSig_uid17_fpAddTest_q[5].ACLR
areset => bSig_uid17_fpAddTest_q[6].ACLR
areset => bSig_uid17_fpAddTest_q[7].ACLR
areset => bSig_uid17_fpAddTest_q[8].ACLR
areset => bSig_uid17_fpAddTest_q[9].ACLR
areset => bSig_uid17_fpAddTest_q[10].ACLR
areset => bSig_uid17_fpAddTest_q[11].ACLR
areset => bSig_uid17_fpAddTest_q[12].ACLR
areset => bSig_uid17_fpAddTest_q[13].ACLR
areset => bSig_uid17_fpAddTest_q[14].ACLR
areset => bSig_uid17_fpAddTest_q[15].ACLR
areset => bSig_uid17_fpAddTest_q[16].ACLR
areset => bSig_uid17_fpAddTest_q[17].ACLR
areset => bSig_uid17_fpAddTest_q[18].ACLR
areset => bSig_uid17_fpAddTest_q[19].ACLR
areset => bSig_uid17_fpAddTest_q[20].ACLR
areset => bSig_uid17_fpAddTest_q[21].ACLR
areset => bSig_uid17_fpAddTest_q[22].ACLR
areset => bSig_uid17_fpAddTest_q[23].ACLR
areset => bSig_uid17_fpAddTest_q[24].ACLR
areset => bSig_uid17_fpAddTest_q[25].ACLR
areset => bSig_uid17_fpAddTest_q[26].ACLR
areset => bSig_uid17_fpAddTest_q[27].ACLR
areset => bSig_uid17_fpAddTest_q[28].ACLR
areset => bSig_uid17_fpAddTest_q[29].ACLR
areset => bSig_uid17_fpAddTest_q[30].ACLR
areset => bSig_uid17_fpAddTest_q[31].ACLR
areset => dspba_delay:redist23_sigA_uid50_fpAddTest_b_3.aclr
areset => dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1.aclr
areset => dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2.aclr
areset => dspba_delay:redist1_rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_selLSBs_merged_bit_select_c_1.aclr
areset => dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay.aclr
areset => dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4.aclr
areset => dspba_delay:effSubInvSticky_uid74_fpAddTest_delay.aclr
areset => dspba_delay:invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay.aclr
areset => dspba_delay:vCount_uid152_lzCountVal_uid85_fpAddTest_delay.aclr
areset => dspba_delay:redist8_vCount_uid152_lzCountVal_uid85_fpAddTest_q_2.aclr
areset => dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1.aclr
areset => dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1.aclr
areset => dspba_delay:redist6_vCount_uid160_lzCountVal_uid85_fpAddTest_q_1.aclr
areset => dspba_delay:vCount_uid166_lzCountVal_uid85_fpAddTest_delay.aclr
areset => dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:redist3_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b_1.aclr
areset => dspba_delay:aMinusA_uid87_fpAddTest_delay.aclr
areset => dspba_delay:redist24_sigA_uid50_fpAddTest_b_7.aclr
areset => dspba_delay:excR_bSig_uid45_fpAddTest_delay.aclr
areset => dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6.aclr
areset => dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6.aclr
areset => dspba_delay:expXIsMax_uid24_fpAddTest_delay.aclr
areset => dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay.aclr
areset => dspba_delay:redist22_sigB_uid51_fpAddTest_b_6.aclr
areset => dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid39_fpAddTest_delay.aclr
areset => dspba_delay:redist28_fracXIsZero_uid39_fpAddTest_q_6.aclr
areset => dspba_delay:redist29_expXIsMax_uid38_fpAddTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid25_fpAddTest_delay.aclr
areset => dspba_delay:redist34_fracXIsZero_uid25_fpAddTest_q_3.aclr
areset => dspba_delay:signRInfRZRReg_uid137_fpAddTest_delay.aclr
areset => dspba_delay:redist10_signRInfRZRReg_uid137_fpAddTest_q_3.aclr
areset => dspba_delay:excN_bSig_uid42_fpAddTest_delay.aclr
areset => dspba_delay:redist26_excN_bSig_uid42_fpAddTest_q_3.aclr
areset => dspba_delay:excN_aSig_uid28_fpAddTest_delay.aclr
areset => dspba_delay:redist32_excN_aSig_uid28_fpAddTest_q_3.aclr
areset => dspba_delay:redist20_effSub_uid52_fpAddTest_q_7.aclr
areset => dspba_delay:redist27_excI_bSig_uid41_fpAddTest_q_3.aclr
areset => dspba_delay:redist33_excI_aSig_uid27_fpAddTest_q_3.aclr
areset => dspba_delay:signRPostExc_uid139_fpAddTest_delay.aclr
areset => dspba_delay:redist18_fracGRS_uid84_fpAddTest_q_2.aclr
areset => dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1.aclr
areset => dspba_delay:redist0_leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_selLSBs_merged_bit_select_c_1.aclr
areset => dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:rBi_uid100_fpAddTest_delay.aclr
areset => dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2.aclr
areset => dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1.aclr
areset => dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2.aclr
areset => dspba_delay:regInputs_uid118_fpAddTest_delay.aclr
areset => dspba_delay:redist11_regInputs_uid118_fpAddTest_q_2.aclr
areset => dspba_delay:rInfOvf_uid121_fpAddTest_delay.aclr
areset => dspba_delay:redist16_aMinusA_uid87_fpAddTest_q_3.aclr
areset => dspba_delay:redist31_excZ_bSig_uid17_uid37_fpAddTest_q_8.aclr
areset => dspba_delay:redist35_excZ_aSig_uid16_uid23_fpAddTest_q_3.aclr
areset => dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2.aclr


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist21_sigB_uid51_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist23_sigA_uid50_fpAddTest_b_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist1_rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_selLSBs_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
clk => delay_signals[2][16].CLK
clk => delay_signals[2][17].CLK
clk => delay_signals[2][18].CLK
clk => delay_signals[2][19].CLK
clk => delay_signals[2][20].CLK
clk => delay_signals[2][21].CLK
clk => delay_signals[2][22].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[3][8].CLK
clk => delay_signals[3][9].CLK
clk => delay_signals[3][10].CLK
clk => delay_signals[3][11].CLK
clk => delay_signals[3][12].CLK
clk => delay_signals[3][13].CLK
clk => delay_signals[3][14].CLK
clk => delay_signals[3][15].CLK
clk => delay_signals[3][16].CLK
clk => delay_signals[3][17].CLK
clk => delay_signals[3][18].CLK
clk => delay_signals[3][19].CLK
clk => delay_signals[3][20].CLK
clk => delay_signals[3][21].CLK
clk => delay_signals[3][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
aclr => delay_signals[2][16].ACLR
aclr => delay_signals[2][17].ACLR
aclr => delay_signals[2][18].ACLR
aclr => delay_signals[2][19].ACLR
aclr => delay_signals[2][20].ACLR
aclr => delay_signals[2][21].ACLR
aclr => delay_signals[2][22].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[3][8].ACLR
aclr => delay_signals[3][9].ACLR
aclr => delay_signals[3][10].ACLR
aclr => delay_signals[3][11].ACLR
aclr => delay_signals[3][12].ACLR
aclr => delay_signals[3][13].ACLR
aclr => delay_signals[3][14].ACLR
aclr => delay_signals[3][15].ACLR
aclr => delay_signals[3][16].ACLR
aclr => delay_signals[3][17].ACLR
aclr => delay_signals[3][18].ACLR
aclr => delay_signals[3][19].ACLR
aclr => delay_signals[3][20].ACLR
aclr => delay_signals[3][21].ACLR
aclr => delay_signals[3][22].ACLR
ena => delay_signals[3][22].ENA
ena => delay_signals[3][21].ENA
ena => delay_signals[3][20].ENA
ena => delay_signals[3][19].ENA
ena => delay_signals[3][18].ENA
ena => delay_signals[3][17].ENA
ena => delay_signals[3][16].ENA
ena => delay_signals[3][15].ENA
ena => delay_signals[3][14].ENA
ena => delay_signals[3][13].ENA
ena => delay_signals[3][12].ENA
ena => delay_signals[3][11].ENA
ena => delay_signals[3][10].ENA
ena => delay_signals[3][9].ENA
ena => delay_signals[3][8].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][22].ENA
ena => delay_signals[2][21].ENA
ena => delay_signals[2][20].ENA
ena => delay_signals[2][19].ENA
ena => delay_signals[2][18].ENA
ena => delay_signals[2][17].ENA
ena => delay_signals[2][16].ENA
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xin[1] => delay_signals[3][1].DATAIN
xin[2] => delay_signals[3][2].DATAIN
xin[3] => delay_signals[3][3].DATAIN
xin[4] => delay_signals[3][4].DATAIN
xin[5] => delay_signals[3][5].DATAIN
xin[6] => delay_signals[3][6].DATAIN
xin[7] => delay_signals[3][7].DATAIN
xin[8] => delay_signals[3][8].DATAIN
xin[9] => delay_signals[3][9].DATAIN
xin[10] => delay_signals[3][10].DATAIN
xin[11] => delay_signals[3][11].DATAIN
xin[12] => delay_signals[3][12].DATAIN
xin[13] => delay_signals[3][13].DATAIN
xin[14] => delay_signals[3][14].DATAIN
xin[15] => delay_signals[3][15].DATAIN
xin[16] => delay_signals[3][16].DATAIN
xin[17] => delay_signals[3][17].DATAIN
xin[18] => delay_signals[3][18].DATAIN
xin[19] => delay_signals[3][19].DATAIN
xin[20] => delay_signals[3][20].DATAIN
xin[21] => delay_signals[3][21].DATAIN
xin[22] => delay_signals[3][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:effSubInvSticky_uid74_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:vCount_uid152_lzCountVal_uid85_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist8_vCount_uid152_lzCountVal_uid85_fpAddTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist6_vCount_uid160_lzCountVal_uid85_fpAddTest_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:vCount_uid166_lzCountVal_uid85_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist3_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:aMinusA_uid87_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist24_sigA_uid50_fpAddTest_b_7
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:excR_bSig_uid45_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[4][1].CLK
clk => delay_signals[4][2].CLK
clk => delay_signals[4][3].CLK
clk => delay_signals[4][4].CLK
clk => delay_signals[4][5].CLK
clk => delay_signals[4][6].CLK
clk => delay_signals[4][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[4][1].ACLR
aclr => delay_signals[4][2].ACLR
aclr => delay_signals[4][3].ACLR
aclr => delay_signals[4][4].ACLR
aclr => delay_signals[4][5].ACLR
aclr => delay_signals[4][6].ACLR
aclr => delay_signals[4][7].ACLR
ena => delay_signals[4][7].ENA
ena => delay_signals[4][6].ENA
ena => delay_signals[4][5].ENA
ena => delay_signals[4][4].ENA
ena => delay_signals[4][3].ENA
ena => delay_signals[4][2].ENA
ena => delay_signals[4][1].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xin[1] => delay_signals[4][1].DATAIN
xin[2] => delay_signals[4][2].DATAIN
xin[3] => delay_signals[4][3].DATAIN
xin[4] => delay_signals[4][4].DATAIN
xin[5] => delay_signals[4][5].DATAIN
xin[6] => delay_signals[4][6].DATAIN
xin[7] => delay_signals[4][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:expXIsMax_uid24_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist22_sigB_uid51_fpAddTest_b_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:fracXIsZero_uid39_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist28_fracXIsZero_uid39_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist29_expXIsMax_uid38_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:fracXIsZero_uid25_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist34_fracXIsZero_uid25_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:signRInfRZRReg_uid137_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist10_signRInfRZRReg_uid137_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:excN_bSig_uid42_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist26_excN_bSig_uid42_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:excN_aSig_uid28_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist32_excN_aSig_uid28_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist20_effSub_uid52_fpAddTest_q_7
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[6][0].ACLR
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[6][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist27_excI_bSig_uid41_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist33_excI_aSig_uid27_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:signRPostExc_uid139_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist18_fracGRS_uid84_fpAddTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist0_leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_selLSBs_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:rBi_uid100_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:regInputs_uid118_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist11_regInputs_uid118_fpAddTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:rInfOvf_uid121_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist16_aMinusA_uid87_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist31_excZ_bSig_uid17_uid37_fpAddTest_q_8
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist35_excZ_aSig_uid16_uid23_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add3|AddFP32_0002:addfp32_inst|dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4
clk => AddFP32_0002:addfp32_inst.clk
areset => AddFP32_0002:addfp32_inst.areset
a[0] => AddFP32_0002:addfp32_inst.a[0]
a[1] => AddFP32_0002:addfp32_inst.a[1]
a[2] => AddFP32_0002:addfp32_inst.a[2]
a[3] => AddFP32_0002:addfp32_inst.a[3]
a[4] => AddFP32_0002:addfp32_inst.a[4]
a[5] => AddFP32_0002:addfp32_inst.a[5]
a[6] => AddFP32_0002:addfp32_inst.a[6]
a[7] => AddFP32_0002:addfp32_inst.a[7]
a[8] => AddFP32_0002:addfp32_inst.a[8]
a[9] => AddFP32_0002:addfp32_inst.a[9]
a[10] => AddFP32_0002:addfp32_inst.a[10]
a[11] => AddFP32_0002:addfp32_inst.a[11]
a[12] => AddFP32_0002:addfp32_inst.a[12]
a[13] => AddFP32_0002:addfp32_inst.a[13]
a[14] => AddFP32_0002:addfp32_inst.a[14]
a[15] => AddFP32_0002:addfp32_inst.a[15]
a[16] => AddFP32_0002:addfp32_inst.a[16]
a[17] => AddFP32_0002:addfp32_inst.a[17]
a[18] => AddFP32_0002:addfp32_inst.a[18]
a[19] => AddFP32_0002:addfp32_inst.a[19]
a[20] => AddFP32_0002:addfp32_inst.a[20]
a[21] => AddFP32_0002:addfp32_inst.a[21]
a[22] => AddFP32_0002:addfp32_inst.a[22]
a[23] => AddFP32_0002:addfp32_inst.a[23]
a[24] => AddFP32_0002:addfp32_inst.a[24]
a[25] => AddFP32_0002:addfp32_inst.a[25]
a[26] => AddFP32_0002:addfp32_inst.a[26]
a[27] => AddFP32_0002:addfp32_inst.a[27]
a[28] => AddFP32_0002:addfp32_inst.a[28]
a[29] => AddFP32_0002:addfp32_inst.a[29]
a[30] => AddFP32_0002:addfp32_inst.a[30]
a[31] => AddFP32_0002:addfp32_inst.a[31]
b[0] => AddFP32_0002:addfp32_inst.b[0]
b[1] => AddFP32_0002:addfp32_inst.b[1]
b[2] => AddFP32_0002:addfp32_inst.b[2]
b[3] => AddFP32_0002:addfp32_inst.b[3]
b[4] => AddFP32_0002:addfp32_inst.b[4]
b[5] => AddFP32_0002:addfp32_inst.b[5]
b[6] => AddFP32_0002:addfp32_inst.b[6]
b[7] => AddFP32_0002:addfp32_inst.b[7]
b[8] => AddFP32_0002:addfp32_inst.b[8]
b[9] => AddFP32_0002:addfp32_inst.b[9]
b[10] => AddFP32_0002:addfp32_inst.b[10]
b[11] => AddFP32_0002:addfp32_inst.b[11]
b[12] => AddFP32_0002:addfp32_inst.b[12]
b[13] => AddFP32_0002:addfp32_inst.b[13]
b[14] => AddFP32_0002:addfp32_inst.b[14]
b[15] => AddFP32_0002:addfp32_inst.b[15]
b[16] => AddFP32_0002:addfp32_inst.b[16]
b[17] => AddFP32_0002:addfp32_inst.b[17]
b[18] => AddFP32_0002:addfp32_inst.b[18]
b[19] => AddFP32_0002:addfp32_inst.b[19]
b[20] => AddFP32_0002:addfp32_inst.b[20]
b[21] => AddFP32_0002:addfp32_inst.b[21]
b[22] => AddFP32_0002:addfp32_inst.b[22]
b[23] => AddFP32_0002:addfp32_inst.b[23]
b[24] => AddFP32_0002:addfp32_inst.b[24]
b[25] => AddFP32_0002:addfp32_inst.b[25]
b[26] => AddFP32_0002:addfp32_inst.b[26]
b[27] => AddFP32_0002:addfp32_inst.b[27]
b[28] => AddFP32_0002:addfp32_inst.b[28]
b[29] => AddFP32_0002:addfp32_inst.b[29]
b[30] => AddFP32_0002:addfp32_inst.b[30]
b[31] => AddFP32_0002:addfp32_inst.b[31]
q[0] <= AddFP32_0002:addfp32_inst.q[0]
q[1] <= AddFP32_0002:addfp32_inst.q[1]
q[2] <= AddFP32_0002:addfp32_inst.q[2]
q[3] <= AddFP32_0002:addfp32_inst.q[3]
q[4] <= AddFP32_0002:addfp32_inst.q[4]
q[5] <= AddFP32_0002:addfp32_inst.q[5]
q[6] <= AddFP32_0002:addfp32_inst.q[6]
q[7] <= AddFP32_0002:addfp32_inst.q[7]
q[8] <= AddFP32_0002:addfp32_inst.q[8]
q[9] <= AddFP32_0002:addfp32_inst.q[9]
q[10] <= AddFP32_0002:addfp32_inst.q[10]
q[11] <= AddFP32_0002:addfp32_inst.q[11]
q[12] <= AddFP32_0002:addfp32_inst.q[12]
q[13] <= AddFP32_0002:addfp32_inst.q[13]
q[14] <= AddFP32_0002:addfp32_inst.q[14]
q[15] <= AddFP32_0002:addfp32_inst.q[15]
q[16] <= AddFP32_0002:addfp32_inst.q[16]
q[17] <= AddFP32_0002:addfp32_inst.q[17]
q[18] <= AddFP32_0002:addfp32_inst.q[18]
q[19] <= AddFP32_0002:addfp32_inst.q[19]
q[20] <= AddFP32_0002:addfp32_inst.q[20]
q[21] <= AddFP32_0002:addfp32_inst.q[21]
q[22] <= AddFP32_0002:addfp32_inst.q[22]
q[23] <= AddFP32_0002:addfp32_inst.q[23]
q[24] <= AddFP32_0002:addfp32_inst.q[24]
q[25] <= AddFP32_0002:addfp32_inst.q[25]
q[26] <= AddFP32_0002:addfp32_inst.q[26]
q[27] <= AddFP32_0002:addfp32_inst.q[27]
q[28] <= AddFP32_0002:addfp32_inst.q[28]
q[29] <= AddFP32_0002:addfp32_inst.q[29]
q[30] <= AddFP32_0002:addfp32_inst.q[30]
q[31] <= AddFP32_0002:addfp32_inst.q[31]


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst
a[0] => bSig_uid17_fpAddTest_q.DATAB
a[0] => frac_aSig_uid22_fpAddTest_b[0].DATAA
a[0] => Add0.IN66
a[1] => bSig_uid17_fpAddTest_q.DATAB
a[1] => frac_aSig_uid22_fpAddTest_b[1].DATAA
a[1] => Add0.IN65
a[2] => bSig_uid17_fpAddTest_q.DATAB
a[2] => frac_aSig_uid22_fpAddTest_b[2].DATAA
a[2] => Add0.IN64
a[3] => bSig_uid17_fpAddTest_q.DATAB
a[3] => frac_aSig_uid22_fpAddTest_b[3].DATAA
a[3] => Add0.IN63
a[4] => bSig_uid17_fpAddTest_q.DATAB
a[4] => frac_aSig_uid22_fpAddTest_b[4].DATAA
a[4] => Add0.IN62
a[5] => bSig_uid17_fpAddTest_q.DATAB
a[5] => frac_aSig_uid22_fpAddTest_b[5].DATAA
a[5] => Add0.IN61
a[6] => bSig_uid17_fpAddTest_q.DATAB
a[6] => frac_aSig_uid22_fpAddTest_b[6].DATAA
a[6] => Add0.IN60
a[7] => bSig_uid17_fpAddTest_q.DATAB
a[7] => frac_aSig_uid22_fpAddTest_b[7].DATAA
a[7] => Add0.IN59
a[8] => bSig_uid17_fpAddTest_q.DATAB
a[8] => frac_aSig_uid22_fpAddTest_b[8].DATAA
a[8] => Add0.IN58
a[9] => bSig_uid17_fpAddTest_q.DATAB
a[9] => frac_aSig_uid22_fpAddTest_b[9].DATAA
a[9] => Add0.IN57
a[10] => bSig_uid17_fpAddTest_q.DATAB
a[10] => frac_aSig_uid22_fpAddTest_b[10].DATAA
a[10] => Add0.IN56
a[11] => bSig_uid17_fpAddTest_q.DATAB
a[11] => frac_aSig_uid22_fpAddTest_b[11].DATAA
a[11] => Add0.IN55
a[12] => bSig_uid17_fpAddTest_q.DATAB
a[12] => frac_aSig_uid22_fpAddTest_b[12].DATAA
a[12] => Add0.IN54
a[13] => bSig_uid17_fpAddTest_q.DATAB
a[13] => frac_aSig_uid22_fpAddTest_b[13].DATAA
a[13] => Add0.IN53
a[14] => bSig_uid17_fpAddTest_q.DATAB
a[14] => frac_aSig_uid22_fpAddTest_b[14].DATAA
a[14] => Add0.IN52
a[15] => bSig_uid17_fpAddTest_q.DATAB
a[15] => frac_aSig_uid22_fpAddTest_b[15].DATAA
a[15] => Add0.IN51
a[16] => bSig_uid17_fpAddTest_q.DATAB
a[16] => frac_aSig_uid22_fpAddTest_b[16].DATAA
a[16] => Add0.IN50
a[17] => bSig_uid17_fpAddTest_q.DATAB
a[17] => frac_aSig_uid22_fpAddTest_b[17].DATAA
a[17] => Add0.IN49
a[18] => bSig_uid17_fpAddTest_q.DATAB
a[18] => frac_aSig_uid22_fpAddTest_b[18].DATAA
a[18] => Add0.IN48
a[19] => bSig_uid17_fpAddTest_q.DATAB
a[19] => frac_aSig_uid22_fpAddTest_b[19].DATAA
a[19] => Add0.IN47
a[20] => bSig_uid17_fpAddTest_q.DATAB
a[20] => frac_aSig_uid22_fpAddTest_b[20].DATAA
a[20] => Add0.IN46
a[21] => bSig_uid17_fpAddTest_q.DATAB
a[21] => frac_aSig_uid22_fpAddTest_b[21].DATAA
a[21] => Add0.IN45
a[22] => bSig_uid17_fpAddTest_q.DATAB
a[22] => frac_aSig_uid22_fpAddTest_b[22].DATAA
a[22] => Add0.IN44
a[23] => bSig_uid17_fpAddTest_q.DATAB
a[23] => exp_aSig_uid21_fpAddTest_b[0].DATAA
a[23] => Add0.IN43
a[24] => bSig_uid17_fpAddTest_q.DATAB
a[24] => exp_aSig_uid21_fpAddTest_b[1].DATAA
a[24] => Add0.IN42
a[25] => bSig_uid17_fpAddTest_q.DATAB
a[25] => exp_aSig_uid21_fpAddTest_b[2].DATAA
a[25] => Add0.IN41
a[26] => bSig_uid17_fpAddTest_q.DATAB
a[26] => exp_aSig_uid21_fpAddTest_b[3].DATAA
a[26] => Add0.IN40
a[27] => bSig_uid17_fpAddTest_q.DATAB
a[27] => exp_aSig_uid21_fpAddTest_b[4].DATAA
a[27] => Add0.IN39
a[28] => bSig_uid17_fpAddTest_q.DATAB
a[28] => exp_aSig_uid21_fpAddTest_b[5].DATAA
a[28] => Add0.IN38
a[29] => bSig_uid17_fpAddTest_q.DATAB
a[29] => exp_aSig_uid21_fpAddTest_b[6].DATAA
a[29] => Add0.IN37
a[30] => bSig_uid17_fpAddTest_q.DATAB
a[30] => exp_aSig_uid21_fpAddTest_b[7].DATAA
a[30] => Add0.IN36
a[31] => bSig_uid17_fpAddTest_q.DATAB
a[31] => sigA_uid50_fpAddTest_b[0].DATAA
b[0] => bSig_uid17_fpAddTest_q.DATAA
b[0] => frac_aSig_uid22_fpAddTest_b[0].DATAB
b[0] => Add0.IN35
b[1] => bSig_uid17_fpAddTest_q.DATAA
b[1] => frac_aSig_uid22_fpAddTest_b[1].DATAB
b[1] => Add0.IN34
b[2] => bSig_uid17_fpAddTest_q.DATAA
b[2] => frac_aSig_uid22_fpAddTest_b[2].DATAB
b[2] => Add0.IN33
b[3] => bSig_uid17_fpAddTest_q.DATAA
b[3] => frac_aSig_uid22_fpAddTest_b[3].DATAB
b[3] => Add0.IN32
b[4] => bSig_uid17_fpAddTest_q.DATAA
b[4] => frac_aSig_uid22_fpAddTest_b[4].DATAB
b[4] => Add0.IN31
b[5] => bSig_uid17_fpAddTest_q.DATAA
b[5] => frac_aSig_uid22_fpAddTest_b[5].DATAB
b[5] => Add0.IN30
b[6] => bSig_uid17_fpAddTest_q.DATAA
b[6] => frac_aSig_uid22_fpAddTest_b[6].DATAB
b[6] => Add0.IN29
b[7] => bSig_uid17_fpAddTest_q.DATAA
b[7] => frac_aSig_uid22_fpAddTest_b[7].DATAB
b[7] => Add0.IN28
b[8] => bSig_uid17_fpAddTest_q.DATAA
b[8] => frac_aSig_uid22_fpAddTest_b[8].DATAB
b[8] => Add0.IN27
b[9] => bSig_uid17_fpAddTest_q.DATAA
b[9] => frac_aSig_uid22_fpAddTest_b[9].DATAB
b[9] => Add0.IN26
b[10] => bSig_uid17_fpAddTest_q.DATAA
b[10] => frac_aSig_uid22_fpAddTest_b[10].DATAB
b[10] => Add0.IN25
b[11] => bSig_uid17_fpAddTest_q.DATAA
b[11] => frac_aSig_uid22_fpAddTest_b[11].DATAB
b[11] => Add0.IN24
b[12] => bSig_uid17_fpAddTest_q.DATAA
b[12] => frac_aSig_uid22_fpAddTest_b[12].DATAB
b[12] => Add0.IN23
b[13] => bSig_uid17_fpAddTest_q.DATAA
b[13] => frac_aSig_uid22_fpAddTest_b[13].DATAB
b[13] => Add0.IN22
b[14] => bSig_uid17_fpAddTest_q.DATAA
b[14] => frac_aSig_uid22_fpAddTest_b[14].DATAB
b[14] => Add0.IN21
b[15] => bSig_uid17_fpAddTest_q.DATAA
b[15] => frac_aSig_uid22_fpAddTest_b[15].DATAB
b[15] => Add0.IN20
b[16] => bSig_uid17_fpAddTest_q.DATAA
b[16] => frac_aSig_uid22_fpAddTest_b[16].DATAB
b[16] => Add0.IN19
b[17] => bSig_uid17_fpAddTest_q.DATAA
b[17] => frac_aSig_uid22_fpAddTest_b[17].DATAB
b[17] => Add0.IN18
b[18] => bSig_uid17_fpAddTest_q.DATAA
b[18] => frac_aSig_uid22_fpAddTest_b[18].DATAB
b[18] => Add0.IN17
b[19] => bSig_uid17_fpAddTest_q.DATAA
b[19] => frac_aSig_uid22_fpAddTest_b[19].DATAB
b[19] => Add0.IN16
b[20] => bSig_uid17_fpAddTest_q.DATAA
b[20] => frac_aSig_uid22_fpAddTest_b[20].DATAB
b[20] => Add0.IN15
b[21] => bSig_uid17_fpAddTest_q.DATAA
b[21] => frac_aSig_uid22_fpAddTest_b[21].DATAB
b[21] => Add0.IN14
b[22] => bSig_uid17_fpAddTest_q.DATAA
b[22] => frac_aSig_uid22_fpAddTest_b[22].DATAB
b[22] => Add0.IN13
b[23] => bSig_uid17_fpAddTest_q.DATAA
b[23] => exp_aSig_uid21_fpAddTest_b[0].DATAB
b[23] => Add0.IN12
b[24] => bSig_uid17_fpAddTest_q.DATAA
b[24] => exp_aSig_uid21_fpAddTest_b[1].DATAB
b[24] => Add0.IN11
b[25] => bSig_uid17_fpAddTest_q.DATAA
b[25] => exp_aSig_uid21_fpAddTest_b[2].DATAB
b[25] => Add0.IN10
b[26] => bSig_uid17_fpAddTest_q.DATAA
b[26] => exp_aSig_uid21_fpAddTest_b[3].DATAB
b[26] => Add0.IN9
b[27] => bSig_uid17_fpAddTest_q.DATAA
b[27] => exp_aSig_uid21_fpAddTest_b[4].DATAB
b[27] => Add0.IN8
b[28] => bSig_uid17_fpAddTest_q.DATAA
b[28] => exp_aSig_uid21_fpAddTest_b[5].DATAB
b[28] => Add0.IN7
b[29] => bSig_uid17_fpAddTest_q.DATAA
b[29] => exp_aSig_uid21_fpAddTest_b[6].DATAB
b[29] => Add0.IN6
b[30] => bSig_uid17_fpAddTest_q.DATAA
b[30] => exp_aSig_uid21_fpAddTest_b[7].DATAB
b[30] => Add0.IN5
b[31] => bSig_uid17_fpAddTest_q.DATAA
b[31] => sigA_uid50_fpAddTest_b[0].DATAB
q[0] <= Mux241.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux240.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux239.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux238.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux237.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux236.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux235.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux234.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux233.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux232.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dspba_delay:signRPostExc_uid139_fpAddTest_delay.xout[0]
clk => dspba_delay:redist21_sigB_uid51_fpAddTest_b_2.clk
clk => excREnc_uid128_fpAddTest_q[0].CLK
clk => excREnc_uid128_fpAddTest_q[1].CLK
clk => excRZero_uid120_fpAddTest_q[0].CLK
clk => rndExpFrac_uid104_fpAddTest_o[1].CLK
clk => rndExpFrac_uid104_fpAddTest_o[2].CLK
clk => rndExpFrac_uid104_fpAddTest_o[3].CLK
clk => rndExpFrac_uid104_fpAddTest_o[4].CLK
clk => rndExpFrac_uid104_fpAddTest_o[5].CLK
clk => rndExpFrac_uid104_fpAddTest_o[6].CLK
clk => rndExpFrac_uid104_fpAddTest_o[7].CLK
clk => rndExpFrac_uid104_fpAddTest_o[8].CLK
clk => rndExpFrac_uid104_fpAddTest_o[9].CLK
clk => rndExpFrac_uid104_fpAddTest_o[10].CLK
clk => rndExpFrac_uid104_fpAddTest_o[11].CLK
clk => rndExpFrac_uid104_fpAddTest_o[12].CLK
clk => rndExpFrac_uid104_fpAddTest_o[13].CLK
clk => rndExpFrac_uid104_fpAddTest_o[14].CLK
clk => rndExpFrac_uid104_fpAddTest_o[15].CLK
clk => rndExpFrac_uid104_fpAddTest_o[16].CLK
clk => rndExpFrac_uid104_fpAddTest_o[17].CLK
clk => rndExpFrac_uid104_fpAddTest_o[18].CLK
clk => rndExpFrac_uid104_fpAddTest_o[19].CLK
clk => rndExpFrac_uid104_fpAddTest_o[20].CLK
clk => rndExpFrac_uid104_fpAddTest_o[21].CLK
clk => rndExpFrac_uid104_fpAddTest_o[22].CLK
clk => rndExpFrac_uid104_fpAddTest_o[23].CLK
clk => rndExpFrac_uid104_fpAddTest_o[24].CLK
clk => rndExpFrac_uid104_fpAddTest_o[25].CLK
clk => rndExpFrac_uid104_fpAddTest_o[26].CLK
clk => rndExpFrac_uid104_fpAddTest_o[27].CLK
clk => rndExpFrac_uid104_fpAddTest_o[28].CLK
clk => rndExpFrac_uid104_fpAddTest_o[29].CLK
clk => rndExpFrac_uid104_fpAddTest_o[30].CLK
clk => rndExpFrac_uid104_fpAddTest_o[31].CLK
clk => rndExpFrac_uid104_fpAddTest_o[32].CLK
clk => rndExpFrac_uid104_fpAddTest_o[33].CLK
clk => expPostNorm_uid92_fpAddTest_o[0].CLK
clk => expPostNorm_uid92_fpAddTest_o[1].CLK
clk => expPostNorm_uid92_fpAddTest_o[2].CLK
clk => expPostNorm_uid92_fpAddTest_o[3].CLK
clk => expPostNorm_uid92_fpAddTest_o[4].CLK
clk => expPostNorm_uid92_fpAddTest_o[5].CLK
clk => expPostNorm_uid92_fpAddTest_o[6].CLK
clk => expPostNorm_uid92_fpAddTest_o[7].CLK
clk => expPostNorm_uid92_fpAddTest_o[8].CLK
clk => expPostNorm_uid92_fpAddTest_o[9].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[0].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[1].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[2].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[3].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[4].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[5].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[6].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[7].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[8].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[9].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[10].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[11].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[12].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[13].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[14].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[15].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[16].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[17].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[18].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[19].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[20].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[21].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[22].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[23].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[24].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[25].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[26].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[0].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[1].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[2].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[3].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[4].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[5].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[6].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[7].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[8].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[9].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[10].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[11].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[12].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[13].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[14].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[15].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[16].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[17].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[18].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[19].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[20].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[21].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[22].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[23].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[24].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[25].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[26].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[0].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[1].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[2].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[3].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[4].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[5].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[6].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[7].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[8].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[9].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[10].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[11].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[12].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[13].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[14].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[15].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[16].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[17].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[18].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[19].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[20].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[21].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[22].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[23].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[24].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[25].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[26].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[27].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[28].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[29].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[30].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[31].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[32].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[33].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[34].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[35].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[36].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[37].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[38].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[39].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[40].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[41].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[42].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[43].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[44].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[45].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[46].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[47].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[48].CLK
clk => shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_o[10].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[0].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[1].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[2].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[3].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[4].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[5].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[6].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[7].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[8].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[9].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[10].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[11].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[12].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[13].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[14].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[15].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[16].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[17].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[18].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[19].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[20].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[21].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[22].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[23].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[24].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[25].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[26].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[27].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[28].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[29].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[30].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[31].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[32].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[33].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[34].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[35].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[36].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[37].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[38].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[39].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[40].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[41].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[42].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[43].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[44].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[45].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[46].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[47].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[48].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[0].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[1].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[2].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[3].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[4].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[5].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[6].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[7].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[8].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[9].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[10].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[11].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[12].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[13].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[14].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[15].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[16].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[17].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[18].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[19].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[20].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[21].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[22].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[23].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[24].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[25].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[26].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[27].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[28].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[29].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[30].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[31].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[32].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[33].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[34].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[35].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[36].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[37].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[38].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[39].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[40].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[41].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[42].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[43].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[44].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[45].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[46].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[47].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[48].CLK
clk => shiftedOut_uid63_fpAddTest_o[10].CLK
clk => bSig_uid17_fpAddTest_q[0].CLK
clk => bSig_uid17_fpAddTest_q[1].CLK
clk => bSig_uid17_fpAddTest_q[2].CLK
clk => bSig_uid17_fpAddTest_q[3].CLK
clk => bSig_uid17_fpAddTest_q[4].CLK
clk => bSig_uid17_fpAddTest_q[5].CLK
clk => bSig_uid17_fpAddTest_q[6].CLK
clk => bSig_uid17_fpAddTest_q[7].CLK
clk => bSig_uid17_fpAddTest_q[8].CLK
clk => bSig_uid17_fpAddTest_q[9].CLK
clk => bSig_uid17_fpAddTest_q[10].CLK
clk => bSig_uid17_fpAddTest_q[11].CLK
clk => bSig_uid17_fpAddTest_q[12].CLK
clk => bSig_uid17_fpAddTest_q[13].CLK
clk => bSig_uid17_fpAddTest_q[14].CLK
clk => bSig_uid17_fpAddTest_q[15].CLK
clk => bSig_uid17_fpAddTest_q[16].CLK
clk => bSig_uid17_fpAddTest_q[17].CLK
clk => bSig_uid17_fpAddTest_q[18].CLK
clk => bSig_uid17_fpAddTest_q[19].CLK
clk => bSig_uid17_fpAddTest_q[20].CLK
clk => bSig_uid17_fpAddTest_q[21].CLK
clk => bSig_uid17_fpAddTest_q[22].CLK
clk => bSig_uid17_fpAddTest_q[23].CLK
clk => bSig_uid17_fpAddTest_q[24].CLK
clk => bSig_uid17_fpAddTest_q[25].CLK
clk => bSig_uid17_fpAddTest_q[26].CLK
clk => bSig_uid17_fpAddTest_q[27].CLK
clk => bSig_uid17_fpAddTest_q[28].CLK
clk => bSig_uid17_fpAddTest_q[29].CLK
clk => bSig_uid17_fpAddTest_q[30].CLK
clk => bSig_uid17_fpAddTest_q[31].CLK
clk => dspba_delay:redist23_sigA_uid50_fpAddTest_b_3.clk
clk => dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1.clk
clk => dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2.clk
clk => dspba_delay:redist1_rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_selLSBs_merged_bit_select_c_1.clk
clk => dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay.clk
clk => dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4.clk
clk => dspba_delay:effSubInvSticky_uid74_fpAddTest_delay.clk
clk => dspba_delay:invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay.clk
clk => dspba_delay:vCount_uid152_lzCountVal_uid85_fpAddTest_delay.clk
clk => dspba_delay:redist8_vCount_uid152_lzCountVal_uid85_fpAddTest_q_2.clk
clk => dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1.clk
clk => dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1.clk
clk => dspba_delay:redist6_vCount_uid160_lzCountVal_uid85_fpAddTest_q_1.clk
clk => dspba_delay:vCount_uid166_lzCountVal_uid85_fpAddTest_delay.clk
clk => dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:redist3_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b_1.clk
clk => dspba_delay:aMinusA_uid87_fpAddTest_delay.clk
clk => dspba_delay:redist24_sigA_uid50_fpAddTest_b_7.clk
clk => dspba_delay:excR_bSig_uid45_fpAddTest_delay.clk
clk => dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6.clk
clk => dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6.clk
clk => dspba_delay:expXIsMax_uid24_fpAddTest_delay.clk
clk => dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay.clk
clk => dspba_delay:redist22_sigB_uid51_fpAddTest_b_6.clk
clk => dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid39_fpAddTest_delay.clk
clk => dspba_delay:redist28_fracXIsZero_uid39_fpAddTest_q_6.clk
clk => dspba_delay:redist29_expXIsMax_uid38_fpAddTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid25_fpAddTest_delay.clk
clk => dspba_delay:redist34_fracXIsZero_uid25_fpAddTest_q_3.clk
clk => dspba_delay:signRInfRZRReg_uid137_fpAddTest_delay.clk
clk => dspba_delay:redist10_signRInfRZRReg_uid137_fpAddTest_q_3.clk
clk => dspba_delay:excN_bSig_uid42_fpAddTest_delay.clk
clk => dspba_delay:redist26_excN_bSig_uid42_fpAddTest_q_3.clk
clk => dspba_delay:excN_aSig_uid28_fpAddTest_delay.clk
clk => dspba_delay:redist32_excN_aSig_uid28_fpAddTest_q_3.clk
clk => dspba_delay:redist20_effSub_uid52_fpAddTest_q_7.clk
clk => dspba_delay:redist27_excI_bSig_uid41_fpAddTest_q_3.clk
clk => dspba_delay:redist33_excI_aSig_uid27_fpAddTest_q_3.clk
clk => dspba_delay:signRPostExc_uid139_fpAddTest_delay.clk
clk => dspba_delay:redist18_fracGRS_uid84_fpAddTest_q_2.clk
clk => dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1.clk
clk => dspba_delay:redist0_leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_selLSBs_merged_bit_select_c_1.clk
clk => dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:rBi_uid100_fpAddTest_delay.clk
clk => dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2.clk
clk => dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1.clk
clk => dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2.clk
clk => dspba_delay:regInputs_uid118_fpAddTest_delay.clk
clk => dspba_delay:redist11_regInputs_uid118_fpAddTest_q_2.clk
clk => dspba_delay:rInfOvf_uid121_fpAddTest_delay.clk
clk => dspba_delay:redist16_aMinusA_uid87_fpAddTest_q_3.clk
clk => dspba_delay:redist31_excZ_bSig_uid17_uid37_fpAddTest_q_8.clk
clk => dspba_delay:redist35_excZ_aSig_uid16_uid23_fpAddTest_q_3.clk
clk => dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2.clk
areset => dspba_delay:redist21_sigB_uid51_fpAddTest_b_2.aclr
areset => excREnc_uid128_fpAddTest_q[0].PRESET
areset => excREnc_uid128_fpAddTest_q[1].ACLR
areset => excRZero_uid120_fpAddTest_q[0].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[1].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[2].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[3].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[4].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[5].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[6].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[7].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[8].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[9].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[10].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[11].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[12].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[13].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[14].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[15].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[16].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[17].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[18].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[19].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[20].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[21].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[22].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[23].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[24].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[25].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[26].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[27].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[28].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[29].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[30].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[31].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[32].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[33].ACLR
areset => expPostNorm_uid92_fpAddTest_o[0].ACLR
areset => expPostNorm_uid92_fpAddTest_o[1].ACLR
areset => expPostNorm_uid92_fpAddTest_o[2].ACLR
areset => expPostNorm_uid92_fpAddTest_o[3].ACLR
areset => expPostNorm_uid92_fpAddTest_o[4].ACLR
areset => expPostNorm_uid92_fpAddTest_o[5].ACLR
areset => expPostNorm_uid92_fpAddTest_o[6].ACLR
areset => expPostNorm_uid92_fpAddTest_o[7].ACLR
areset => expPostNorm_uid92_fpAddTest_o[8].ACLR
areset => expPostNorm_uid92_fpAddTest_o[9].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[0].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[1].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[2].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[3].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[4].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[5].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[6].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[7].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[8].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[9].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[10].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[11].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[12].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[13].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[14].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[15].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[16].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[17].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[18].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[19].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[20].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[21].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[22].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[23].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[24].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[25].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[26].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[0].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[1].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[2].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[3].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[4].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[5].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[6].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[7].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[8].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[9].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[10].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[11].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[12].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[13].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[14].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[15].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[16].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[17].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[18].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[19].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[20].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[21].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[22].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[23].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[24].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[25].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[26].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[0].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[1].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[2].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[3].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[4].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[5].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[6].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[7].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[8].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[9].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[10].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[11].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[12].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[13].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[14].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[15].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[16].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[17].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[18].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[19].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[20].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[21].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[22].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[23].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[24].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[25].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[26].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[27].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[28].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[29].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[30].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[31].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[32].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[33].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[34].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[35].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[36].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[37].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[38].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[39].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[40].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[41].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[42].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[43].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[44].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[45].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[46].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[47].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[48].ACLR
areset => shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_o[10].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[0].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[1].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[2].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[3].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[4].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[5].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[6].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[7].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[8].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[9].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[10].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[11].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[12].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[13].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[14].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[15].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[16].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[17].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[18].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[19].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[20].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[21].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[22].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[23].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[24].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[25].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[26].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[27].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[28].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[29].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[30].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[31].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[32].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[33].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[34].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[35].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[36].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[37].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[38].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[39].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[40].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[41].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[42].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[43].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[44].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[45].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[46].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[47].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[48].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[0].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[1].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[2].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[3].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[4].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[5].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[6].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[7].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[8].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[9].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[10].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[11].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[12].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[13].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[14].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[15].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[16].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[17].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[18].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[19].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[20].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[21].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[22].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[23].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[24].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[25].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[26].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[27].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[28].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[29].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[30].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[31].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[32].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[33].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[34].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[35].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[36].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[37].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[38].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[39].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[40].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[41].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[42].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[43].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[44].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[45].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[46].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[47].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[48].ACLR
areset => shiftedOut_uid63_fpAddTest_o[10].ACLR
areset => bSig_uid17_fpAddTest_q[0].ACLR
areset => bSig_uid17_fpAddTest_q[1].ACLR
areset => bSig_uid17_fpAddTest_q[2].ACLR
areset => bSig_uid17_fpAddTest_q[3].ACLR
areset => bSig_uid17_fpAddTest_q[4].ACLR
areset => bSig_uid17_fpAddTest_q[5].ACLR
areset => bSig_uid17_fpAddTest_q[6].ACLR
areset => bSig_uid17_fpAddTest_q[7].ACLR
areset => bSig_uid17_fpAddTest_q[8].ACLR
areset => bSig_uid17_fpAddTest_q[9].ACLR
areset => bSig_uid17_fpAddTest_q[10].ACLR
areset => bSig_uid17_fpAddTest_q[11].ACLR
areset => bSig_uid17_fpAddTest_q[12].ACLR
areset => bSig_uid17_fpAddTest_q[13].ACLR
areset => bSig_uid17_fpAddTest_q[14].ACLR
areset => bSig_uid17_fpAddTest_q[15].ACLR
areset => bSig_uid17_fpAddTest_q[16].ACLR
areset => bSig_uid17_fpAddTest_q[17].ACLR
areset => bSig_uid17_fpAddTest_q[18].ACLR
areset => bSig_uid17_fpAddTest_q[19].ACLR
areset => bSig_uid17_fpAddTest_q[20].ACLR
areset => bSig_uid17_fpAddTest_q[21].ACLR
areset => bSig_uid17_fpAddTest_q[22].ACLR
areset => bSig_uid17_fpAddTest_q[23].ACLR
areset => bSig_uid17_fpAddTest_q[24].ACLR
areset => bSig_uid17_fpAddTest_q[25].ACLR
areset => bSig_uid17_fpAddTest_q[26].ACLR
areset => bSig_uid17_fpAddTest_q[27].ACLR
areset => bSig_uid17_fpAddTest_q[28].ACLR
areset => bSig_uid17_fpAddTest_q[29].ACLR
areset => bSig_uid17_fpAddTest_q[30].ACLR
areset => bSig_uid17_fpAddTest_q[31].ACLR
areset => dspba_delay:redist23_sigA_uid50_fpAddTest_b_3.aclr
areset => dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1.aclr
areset => dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2.aclr
areset => dspba_delay:redist1_rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_selLSBs_merged_bit_select_c_1.aclr
areset => dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay.aclr
areset => dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4.aclr
areset => dspba_delay:effSubInvSticky_uid74_fpAddTest_delay.aclr
areset => dspba_delay:invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay.aclr
areset => dspba_delay:vCount_uid152_lzCountVal_uid85_fpAddTest_delay.aclr
areset => dspba_delay:redist8_vCount_uid152_lzCountVal_uid85_fpAddTest_q_2.aclr
areset => dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1.aclr
areset => dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1.aclr
areset => dspba_delay:redist6_vCount_uid160_lzCountVal_uid85_fpAddTest_q_1.aclr
areset => dspba_delay:vCount_uid166_lzCountVal_uid85_fpAddTest_delay.aclr
areset => dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:redist3_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b_1.aclr
areset => dspba_delay:aMinusA_uid87_fpAddTest_delay.aclr
areset => dspba_delay:redist24_sigA_uid50_fpAddTest_b_7.aclr
areset => dspba_delay:excR_bSig_uid45_fpAddTest_delay.aclr
areset => dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6.aclr
areset => dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6.aclr
areset => dspba_delay:expXIsMax_uid24_fpAddTest_delay.aclr
areset => dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay.aclr
areset => dspba_delay:redist22_sigB_uid51_fpAddTest_b_6.aclr
areset => dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid39_fpAddTest_delay.aclr
areset => dspba_delay:redist28_fracXIsZero_uid39_fpAddTest_q_6.aclr
areset => dspba_delay:redist29_expXIsMax_uid38_fpAddTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid25_fpAddTest_delay.aclr
areset => dspba_delay:redist34_fracXIsZero_uid25_fpAddTest_q_3.aclr
areset => dspba_delay:signRInfRZRReg_uid137_fpAddTest_delay.aclr
areset => dspba_delay:redist10_signRInfRZRReg_uid137_fpAddTest_q_3.aclr
areset => dspba_delay:excN_bSig_uid42_fpAddTest_delay.aclr
areset => dspba_delay:redist26_excN_bSig_uid42_fpAddTest_q_3.aclr
areset => dspba_delay:excN_aSig_uid28_fpAddTest_delay.aclr
areset => dspba_delay:redist32_excN_aSig_uid28_fpAddTest_q_3.aclr
areset => dspba_delay:redist20_effSub_uid52_fpAddTest_q_7.aclr
areset => dspba_delay:redist27_excI_bSig_uid41_fpAddTest_q_3.aclr
areset => dspba_delay:redist33_excI_aSig_uid27_fpAddTest_q_3.aclr
areset => dspba_delay:signRPostExc_uid139_fpAddTest_delay.aclr
areset => dspba_delay:redist18_fracGRS_uid84_fpAddTest_q_2.aclr
areset => dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1.aclr
areset => dspba_delay:redist0_leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_selLSBs_merged_bit_select_c_1.aclr
areset => dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:rBi_uid100_fpAddTest_delay.aclr
areset => dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2.aclr
areset => dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1.aclr
areset => dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2.aclr
areset => dspba_delay:regInputs_uid118_fpAddTest_delay.aclr
areset => dspba_delay:redist11_regInputs_uid118_fpAddTest_q_2.aclr
areset => dspba_delay:rInfOvf_uid121_fpAddTest_delay.aclr
areset => dspba_delay:redist16_aMinusA_uid87_fpAddTest_q_3.aclr
areset => dspba_delay:redist31_excZ_bSig_uid17_uid37_fpAddTest_q_8.aclr
areset => dspba_delay:redist35_excZ_aSig_uid16_uid23_fpAddTest_q_3.aclr
areset => dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2.aclr


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist21_sigB_uid51_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist23_sigA_uid50_fpAddTest_b_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist1_rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_selLSBs_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
clk => delay_signals[2][16].CLK
clk => delay_signals[2][17].CLK
clk => delay_signals[2][18].CLK
clk => delay_signals[2][19].CLK
clk => delay_signals[2][20].CLK
clk => delay_signals[2][21].CLK
clk => delay_signals[2][22].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[3][8].CLK
clk => delay_signals[3][9].CLK
clk => delay_signals[3][10].CLK
clk => delay_signals[3][11].CLK
clk => delay_signals[3][12].CLK
clk => delay_signals[3][13].CLK
clk => delay_signals[3][14].CLK
clk => delay_signals[3][15].CLK
clk => delay_signals[3][16].CLK
clk => delay_signals[3][17].CLK
clk => delay_signals[3][18].CLK
clk => delay_signals[3][19].CLK
clk => delay_signals[3][20].CLK
clk => delay_signals[3][21].CLK
clk => delay_signals[3][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
aclr => delay_signals[2][16].ACLR
aclr => delay_signals[2][17].ACLR
aclr => delay_signals[2][18].ACLR
aclr => delay_signals[2][19].ACLR
aclr => delay_signals[2][20].ACLR
aclr => delay_signals[2][21].ACLR
aclr => delay_signals[2][22].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[3][8].ACLR
aclr => delay_signals[3][9].ACLR
aclr => delay_signals[3][10].ACLR
aclr => delay_signals[3][11].ACLR
aclr => delay_signals[3][12].ACLR
aclr => delay_signals[3][13].ACLR
aclr => delay_signals[3][14].ACLR
aclr => delay_signals[3][15].ACLR
aclr => delay_signals[3][16].ACLR
aclr => delay_signals[3][17].ACLR
aclr => delay_signals[3][18].ACLR
aclr => delay_signals[3][19].ACLR
aclr => delay_signals[3][20].ACLR
aclr => delay_signals[3][21].ACLR
aclr => delay_signals[3][22].ACLR
ena => delay_signals[3][22].ENA
ena => delay_signals[3][21].ENA
ena => delay_signals[3][20].ENA
ena => delay_signals[3][19].ENA
ena => delay_signals[3][18].ENA
ena => delay_signals[3][17].ENA
ena => delay_signals[3][16].ENA
ena => delay_signals[3][15].ENA
ena => delay_signals[3][14].ENA
ena => delay_signals[3][13].ENA
ena => delay_signals[3][12].ENA
ena => delay_signals[3][11].ENA
ena => delay_signals[3][10].ENA
ena => delay_signals[3][9].ENA
ena => delay_signals[3][8].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][22].ENA
ena => delay_signals[2][21].ENA
ena => delay_signals[2][20].ENA
ena => delay_signals[2][19].ENA
ena => delay_signals[2][18].ENA
ena => delay_signals[2][17].ENA
ena => delay_signals[2][16].ENA
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xin[1] => delay_signals[3][1].DATAIN
xin[2] => delay_signals[3][2].DATAIN
xin[3] => delay_signals[3][3].DATAIN
xin[4] => delay_signals[3][4].DATAIN
xin[5] => delay_signals[3][5].DATAIN
xin[6] => delay_signals[3][6].DATAIN
xin[7] => delay_signals[3][7].DATAIN
xin[8] => delay_signals[3][8].DATAIN
xin[9] => delay_signals[3][9].DATAIN
xin[10] => delay_signals[3][10].DATAIN
xin[11] => delay_signals[3][11].DATAIN
xin[12] => delay_signals[3][12].DATAIN
xin[13] => delay_signals[3][13].DATAIN
xin[14] => delay_signals[3][14].DATAIN
xin[15] => delay_signals[3][15].DATAIN
xin[16] => delay_signals[3][16].DATAIN
xin[17] => delay_signals[3][17].DATAIN
xin[18] => delay_signals[3][18].DATAIN
xin[19] => delay_signals[3][19].DATAIN
xin[20] => delay_signals[3][20].DATAIN
xin[21] => delay_signals[3][21].DATAIN
xin[22] => delay_signals[3][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:effSubInvSticky_uid74_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:vCount_uid152_lzCountVal_uid85_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist8_vCount_uid152_lzCountVal_uid85_fpAddTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist6_vCount_uid160_lzCountVal_uid85_fpAddTest_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:vCount_uid166_lzCountVal_uid85_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist3_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:aMinusA_uid87_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist24_sigA_uid50_fpAddTest_b_7
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:excR_bSig_uid45_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[4][1].CLK
clk => delay_signals[4][2].CLK
clk => delay_signals[4][3].CLK
clk => delay_signals[4][4].CLK
clk => delay_signals[4][5].CLK
clk => delay_signals[4][6].CLK
clk => delay_signals[4][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[4][1].ACLR
aclr => delay_signals[4][2].ACLR
aclr => delay_signals[4][3].ACLR
aclr => delay_signals[4][4].ACLR
aclr => delay_signals[4][5].ACLR
aclr => delay_signals[4][6].ACLR
aclr => delay_signals[4][7].ACLR
ena => delay_signals[4][7].ENA
ena => delay_signals[4][6].ENA
ena => delay_signals[4][5].ENA
ena => delay_signals[4][4].ENA
ena => delay_signals[4][3].ENA
ena => delay_signals[4][2].ENA
ena => delay_signals[4][1].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xin[1] => delay_signals[4][1].DATAIN
xin[2] => delay_signals[4][2].DATAIN
xin[3] => delay_signals[4][3].DATAIN
xin[4] => delay_signals[4][4].DATAIN
xin[5] => delay_signals[4][5].DATAIN
xin[6] => delay_signals[4][6].DATAIN
xin[7] => delay_signals[4][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:expXIsMax_uid24_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist22_sigB_uid51_fpAddTest_b_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:fracXIsZero_uid39_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist28_fracXIsZero_uid39_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist29_expXIsMax_uid38_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:fracXIsZero_uid25_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist34_fracXIsZero_uid25_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:signRInfRZRReg_uid137_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist10_signRInfRZRReg_uid137_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:excN_bSig_uid42_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist26_excN_bSig_uid42_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:excN_aSig_uid28_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist32_excN_aSig_uid28_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist20_effSub_uid52_fpAddTest_q_7
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[6][0].ACLR
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[6][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist27_excI_bSig_uid41_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist33_excI_aSig_uid27_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:signRPostExc_uid139_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist18_fracGRS_uid84_fpAddTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist0_leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_selLSBs_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:rBi_uid100_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:regInputs_uid118_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist11_regInputs_uid118_fpAddTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:rInfOvf_uid121_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist16_aMinusA_uid87_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist31_excZ_bSig_uid17_uid37_fpAddTest_q_8
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist35_excZ_aSig_uid16_uid23_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add4|AddFP32_0002:addfp32_inst|dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5
clk => AddFP32_0002:addfp32_inst.clk
areset => AddFP32_0002:addfp32_inst.areset
a[0] => AddFP32_0002:addfp32_inst.a[0]
a[1] => AddFP32_0002:addfp32_inst.a[1]
a[2] => AddFP32_0002:addfp32_inst.a[2]
a[3] => AddFP32_0002:addfp32_inst.a[3]
a[4] => AddFP32_0002:addfp32_inst.a[4]
a[5] => AddFP32_0002:addfp32_inst.a[5]
a[6] => AddFP32_0002:addfp32_inst.a[6]
a[7] => AddFP32_0002:addfp32_inst.a[7]
a[8] => AddFP32_0002:addfp32_inst.a[8]
a[9] => AddFP32_0002:addfp32_inst.a[9]
a[10] => AddFP32_0002:addfp32_inst.a[10]
a[11] => AddFP32_0002:addfp32_inst.a[11]
a[12] => AddFP32_0002:addfp32_inst.a[12]
a[13] => AddFP32_0002:addfp32_inst.a[13]
a[14] => AddFP32_0002:addfp32_inst.a[14]
a[15] => AddFP32_0002:addfp32_inst.a[15]
a[16] => AddFP32_0002:addfp32_inst.a[16]
a[17] => AddFP32_0002:addfp32_inst.a[17]
a[18] => AddFP32_0002:addfp32_inst.a[18]
a[19] => AddFP32_0002:addfp32_inst.a[19]
a[20] => AddFP32_0002:addfp32_inst.a[20]
a[21] => AddFP32_0002:addfp32_inst.a[21]
a[22] => AddFP32_0002:addfp32_inst.a[22]
a[23] => AddFP32_0002:addfp32_inst.a[23]
a[24] => AddFP32_0002:addfp32_inst.a[24]
a[25] => AddFP32_0002:addfp32_inst.a[25]
a[26] => AddFP32_0002:addfp32_inst.a[26]
a[27] => AddFP32_0002:addfp32_inst.a[27]
a[28] => AddFP32_0002:addfp32_inst.a[28]
a[29] => AddFP32_0002:addfp32_inst.a[29]
a[30] => AddFP32_0002:addfp32_inst.a[30]
a[31] => AddFP32_0002:addfp32_inst.a[31]
b[0] => AddFP32_0002:addfp32_inst.b[0]
b[1] => AddFP32_0002:addfp32_inst.b[1]
b[2] => AddFP32_0002:addfp32_inst.b[2]
b[3] => AddFP32_0002:addfp32_inst.b[3]
b[4] => AddFP32_0002:addfp32_inst.b[4]
b[5] => AddFP32_0002:addfp32_inst.b[5]
b[6] => AddFP32_0002:addfp32_inst.b[6]
b[7] => AddFP32_0002:addfp32_inst.b[7]
b[8] => AddFP32_0002:addfp32_inst.b[8]
b[9] => AddFP32_0002:addfp32_inst.b[9]
b[10] => AddFP32_0002:addfp32_inst.b[10]
b[11] => AddFP32_0002:addfp32_inst.b[11]
b[12] => AddFP32_0002:addfp32_inst.b[12]
b[13] => AddFP32_0002:addfp32_inst.b[13]
b[14] => AddFP32_0002:addfp32_inst.b[14]
b[15] => AddFP32_0002:addfp32_inst.b[15]
b[16] => AddFP32_0002:addfp32_inst.b[16]
b[17] => AddFP32_0002:addfp32_inst.b[17]
b[18] => AddFP32_0002:addfp32_inst.b[18]
b[19] => AddFP32_0002:addfp32_inst.b[19]
b[20] => AddFP32_0002:addfp32_inst.b[20]
b[21] => AddFP32_0002:addfp32_inst.b[21]
b[22] => AddFP32_0002:addfp32_inst.b[22]
b[23] => AddFP32_0002:addfp32_inst.b[23]
b[24] => AddFP32_0002:addfp32_inst.b[24]
b[25] => AddFP32_0002:addfp32_inst.b[25]
b[26] => AddFP32_0002:addfp32_inst.b[26]
b[27] => AddFP32_0002:addfp32_inst.b[27]
b[28] => AddFP32_0002:addfp32_inst.b[28]
b[29] => AddFP32_0002:addfp32_inst.b[29]
b[30] => AddFP32_0002:addfp32_inst.b[30]
b[31] => AddFP32_0002:addfp32_inst.b[31]
q[0] <= AddFP32_0002:addfp32_inst.q[0]
q[1] <= AddFP32_0002:addfp32_inst.q[1]
q[2] <= AddFP32_0002:addfp32_inst.q[2]
q[3] <= AddFP32_0002:addfp32_inst.q[3]
q[4] <= AddFP32_0002:addfp32_inst.q[4]
q[5] <= AddFP32_0002:addfp32_inst.q[5]
q[6] <= AddFP32_0002:addfp32_inst.q[6]
q[7] <= AddFP32_0002:addfp32_inst.q[7]
q[8] <= AddFP32_0002:addfp32_inst.q[8]
q[9] <= AddFP32_0002:addfp32_inst.q[9]
q[10] <= AddFP32_0002:addfp32_inst.q[10]
q[11] <= AddFP32_0002:addfp32_inst.q[11]
q[12] <= AddFP32_0002:addfp32_inst.q[12]
q[13] <= AddFP32_0002:addfp32_inst.q[13]
q[14] <= AddFP32_0002:addfp32_inst.q[14]
q[15] <= AddFP32_0002:addfp32_inst.q[15]
q[16] <= AddFP32_0002:addfp32_inst.q[16]
q[17] <= AddFP32_0002:addfp32_inst.q[17]
q[18] <= AddFP32_0002:addfp32_inst.q[18]
q[19] <= AddFP32_0002:addfp32_inst.q[19]
q[20] <= AddFP32_0002:addfp32_inst.q[20]
q[21] <= AddFP32_0002:addfp32_inst.q[21]
q[22] <= AddFP32_0002:addfp32_inst.q[22]
q[23] <= AddFP32_0002:addfp32_inst.q[23]
q[24] <= AddFP32_0002:addfp32_inst.q[24]
q[25] <= AddFP32_0002:addfp32_inst.q[25]
q[26] <= AddFP32_0002:addfp32_inst.q[26]
q[27] <= AddFP32_0002:addfp32_inst.q[27]
q[28] <= AddFP32_0002:addfp32_inst.q[28]
q[29] <= AddFP32_0002:addfp32_inst.q[29]
q[30] <= AddFP32_0002:addfp32_inst.q[30]
q[31] <= AddFP32_0002:addfp32_inst.q[31]


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst
a[0] => bSig_uid17_fpAddTest_q.DATAB
a[0] => frac_aSig_uid22_fpAddTest_b[0].DATAA
a[0] => Add0.IN66
a[1] => bSig_uid17_fpAddTest_q.DATAB
a[1] => frac_aSig_uid22_fpAddTest_b[1].DATAA
a[1] => Add0.IN65
a[2] => bSig_uid17_fpAddTest_q.DATAB
a[2] => frac_aSig_uid22_fpAddTest_b[2].DATAA
a[2] => Add0.IN64
a[3] => bSig_uid17_fpAddTest_q.DATAB
a[3] => frac_aSig_uid22_fpAddTest_b[3].DATAA
a[3] => Add0.IN63
a[4] => bSig_uid17_fpAddTest_q.DATAB
a[4] => frac_aSig_uid22_fpAddTest_b[4].DATAA
a[4] => Add0.IN62
a[5] => bSig_uid17_fpAddTest_q.DATAB
a[5] => frac_aSig_uid22_fpAddTest_b[5].DATAA
a[5] => Add0.IN61
a[6] => bSig_uid17_fpAddTest_q.DATAB
a[6] => frac_aSig_uid22_fpAddTest_b[6].DATAA
a[6] => Add0.IN60
a[7] => bSig_uid17_fpAddTest_q.DATAB
a[7] => frac_aSig_uid22_fpAddTest_b[7].DATAA
a[7] => Add0.IN59
a[8] => bSig_uid17_fpAddTest_q.DATAB
a[8] => frac_aSig_uid22_fpAddTest_b[8].DATAA
a[8] => Add0.IN58
a[9] => bSig_uid17_fpAddTest_q.DATAB
a[9] => frac_aSig_uid22_fpAddTest_b[9].DATAA
a[9] => Add0.IN57
a[10] => bSig_uid17_fpAddTest_q.DATAB
a[10] => frac_aSig_uid22_fpAddTest_b[10].DATAA
a[10] => Add0.IN56
a[11] => bSig_uid17_fpAddTest_q.DATAB
a[11] => frac_aSig_uid22_fpAddTest_b[11].DATAA
a[11] => Add0.IN55
a[12] => bSig_uid17_fpAddTest_q.DATAB
a[12] => frac_aSig_uid22_fpAddTest_b[12].DATAA
a[12] => Add0.IN54
a[13] => bSig_uid17_fpAddTest_q.DATAB
a[13] => frac_aSig_uid22_fpAddTest_b[13].DATAA
a[13] => Add0.IN53
a[14] => bSig_uid17_fpAddTest_q.DATAB
a[14] => frac_aSig_uid22_fpAddTest_b[14].DATAA
a[14] => Add0.IN52
a[15] => bSig_uid17_fpAddTest_q.DATAB
a[15] => frac_aSig_uid22_fpAddTest_b[15].DATAA
a[15] => Add0.IN51
a[16] => bSig_uid17_fpAddTest_q.DATAB
a[16] => frac_aSig_uid22_fpAddTest_b[16].DATAA
a[16] => Add0.IN50
a[17] => bSig_uid17_fpAddTest_q.DATAB
a[17] => frac_aSig_uid22_fpAddTest_b[17].DATAA
a[17] => Add0.IN49
a[18] => bSig_uid17_fpAddTest_q.DATAB
a[18] => frac_aSig_uid22_fpAddTest_b[18].DATAA
a[18] => Add0.IN48
a[19] => bSig_uid17_fpAddTest_q.DATAB
a[19] => frac_aSig_uid22_fpAddTest_b[19].DATAA
a[19] => Add0.IN47
a[20] => bSig_uid17_fpAddTest_q.DATAB
a[20] => frac_aSig_uid22_fpAddTest_b[20].DATAA
a[20] => Add0.IN46
a[21] => bSig_uid17_fpAddTest_q.DATAB
a[21] => frac_aSig_uid22_fpAddTest_b[21].DATAA
a[21] => Add0.IN45
a[22] => bSig_uid17_fpAddTest_q.DATAB
a[22] => frac_aSig_uid22_fpAddTest_b[22].DATAA
a[22] => Add0.IN44
a[23] => bSig_uid17_fpAddTest_q.DATAB
a[23] => exp_aSig_uid21_fpAddTest_b[0].DATAA
a[23] => Add0.IN43
a[24] => bSig_uid17_fpAddTest_q.DATAB
a[24] => exp_aSig_uid21_fpAddTest_b[1].DATAA
a[24] => Add0.IN42
a[25] => bSig_uid17_fpAddTest_q.DATAB
a[25] => exp_aSig_uid21_fpAddTest_b[2].DATAA
a[25] => Add0.IN41
a[26] => bSig_uid17_fpAddTest_q.DATAB
a[26] => exp_aSig_uid21_fpAddTest_b[3].DATAA
a[26] => Add0.IN40
a[27] => bSig_uid17_fpAddTest_q.DATAB
a[27] => exp_aSig_uid21_fpAddTest_b[4].DATAA
a[27] => Add0.IN39
a[28] => bSig_uid17_fpAddTest_q.DATAB
a[28] => exp_aSig_uid21_fpAddTest_b[5].DATAA
a[28] => Add0.IN38
a[29] => bSig_uid17_fpAddTest_q.DATAB
a[29] => exp_aSig_uid21_fpAddTest_b[6].DATAA
a[29] => Add0.IN37
a[30] => bSig_uid17_fpAddTest_q.DATAB
a[30] => exp_aSig_uid21_fpAddTest_b[7].DATAA
a[30] => Add0.IN36
a[31] => bSig_uid17_fpAddTest_q.DATAB
a[31] => sigA_uid50_fpAddTest_b[0].DATAA
b[0] => bSig_uid17_fpAddTest_q.DATAA
b[0] => frac_aSig_uid22_fpAddTest_b[0].DATAB
b[0] => Add0.IN35
b[1] => bSig_uid17_fpAddTest_q.DATAA
b[1] => frac_aSig_uid22_fpAddTest_b[1].DATAB
b[1] => Add0.IN34
b[2] => bSig_uid17_fpAddTest_q.DATAA
b[2] => frac_aSig_uid22_fpAddTest_b[2].DATAB
b[2] => Add0.IN33
b[3] => bSig_uid17_fpAddTest_q.DATAA
b[3] => frac_aSig_uid22_fpAddTest_b[3].DATAB
b[3] => Add0.IN32
b[4] => bSig_uid17_fpAddTest_q.DATAA
b[4] => frac_aSig_uid22_fpAddTest_b[4].DATAB
b[4] => Add0.IN31
b[5] => bSig_uid17_fpAddTest_q.DATAA
b[5] => frac_aSig_uid22_fpAddTest_b[5].DATAB
b[5] => Add0.IN30
b[6] => bSig_uid17_fpAddTest_q.DATAA
b[6] => frac_aSig_uid22_fpAddTest_b[6].DATAB
b[6] => Add0.IN29
b[7] => bSig_uid17_fpAddTest_q.DATAA
b[7] => frac_aSig_uid22_fpAddTest_b[7].DATAB
b[7] => Add0.IN28
b[8] => bSig_uid17_fpAddTest_q.DATAA
b[8] => frac_aSig_uid22_fpAddTest_b[8].DATAB
b[8] => Add0.IN27
b[9] => bSig_uid17_fpAddTest_q.DATAA
b[9] => frac_aSig_uid22_fpAddTest_b[9].DATAB
b[9] => Add0.IN26
b[10] => bSig_uid17_fpAddTest_q.DATAA
b[10] => frac_aSig_uid22_fpAddTest_b[10].DATAB
b[10] => Add0.IN25
b[11] => bSig_uid17_fpAddTest_q.DATAA
b[11] => frac_aSig_uid22_fpAddTest_b[11].DATAB
b[11] => Add0.IN24
b[12] => bSig_uid17_fpAddTest_q.DATAA
b[12] => frac_aSig_uid22_fpAddTest_b[12].DATAB
b[12] => Add0.IN23
b[13] => bSig_uid17_fpAddTest_q.DATAA
b[13] => frac_aSig_uid22_fpAddTest_b[13].DATAB
b[13] => Add0.IN22
b[14] => bSig_uid17_fpAddTest_q.DATAA
b[14] => frac_aSig_uid22_fpAddTest_b[14].DATAB
b[14] => Add0.IN21
b[15] => bSig_uid17_fpAddTest_q.DATAA
b[15] => frac_aSig_uid22_fpAddTest_b[15].DATAB
b[15] => Add0.IN20
b[16] => bSig_uid17_fpAddTest_q.DATAA
b[16] => frac_aSig_uid22_fpAddTest_b[16].DATAB
b[16] => Add0.IN19
b[17] => bSig_uid17_fpAddTest_q.DATAA
b[17] => frac_aSig_uid22_fpAddTest_b[17].DATAB
b[17] => Add0.IN18
b[18] => bSig_uid17_fpAddTest_q.DATAA
b[18] => frac_aSig_uid22_fpAddTest_b[18].DATAB
b[18] => Add0.IN17
b[19] => bSig_uid17_fpAddTest_q.DATAA
b[19] => frac_aSig_uid22_fpAddTest_b[19].DATAB
b[19] => Add0.IN16
b[20] => bSig_uid17_fpAddTest_q.DATAA
b[20] => frac_aSig_uid22_fpAddTest_b[20].DATAB
b[20] => Add0.IN15
b[21] => bSig_uid17_fpAddTest_q.DATAA
b[21] => frac_aSig_uid22_fpAddTest_b[21].DATAB
b[21] => Add0.IN14
b[22] => bSig_uid17_fpAddTest_q.DATAA
b[22] => frac_aSig_uid22_fpAddTest_b[22].DATAB
b[22] => Add0.IN13
b[23] => bSig_uid17_fpAddTest_q.DATAA
b[23] => exp_aSig_uid21_fpAddTest_b[0].DATAB
b[23] => Add0.IN12
b[24] => bSig_uid17_fpAddTest_q.DATAA
b[24] => exp_aSig_uid21_fpAddTest_b[1].DATAB
b[24] => Add0.IN11
b[25] => bSig_uid17_fpAddTest_q.DATAA
b[25] => exp_aSig_uid21_fpAddTest_b[2].DATAB
b[25] => Add0.IN10
b[26] => bSig_uid17_fpAddTest_q.DATAA
b[26] => exp_aSig_uid21_fpAddTest_b[3].DATAB
b[26] => Add0.IN9
b[27] => bSig_uid17_fpAddTest_q.DATAA
b[27] => exp_aSig_uid21_fpAddTest_b[4].DATAB
b[27] => Add0.IN8
b[28] => bSig_uid17_fpAddTest_q.DATAA
b[28] => exp_aSig_uid21_fpAddTest_b[5].DATAB
b[28] => Add0.IN7
b[29] => bSig_uid17_fpAddTest_q.DATAA
b[29] => exp_aSig_uid21_fpAddTest_b[6].DATAB
b[29] => Add0.IN6
b[30] => bSig_uid17_fpAddTest_q.DATAA
b[30] => exp_aSig_uid21_fpAddTest_b[7].DATAB
b[30] => Add0.IN5
b[31] => bSig_uid17_fpAddTest_q.DATAA
b[31] => sigA_uid50_fpAddTest_b[0].DATAB
q[0] <= Mux241.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux240.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux239.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux238.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux237.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux236.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux235.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux234.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux233.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux232.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dspba_delay:signRPostExc_uid139_fpAddTest_delay.xout[0]
clk => dspba_delay:redist21_sigB_uid51_fpAddTest_b_2.clk
clk => excREnc_uid128_fpAddTest_q[0].CLK
clk => excREnc_uid128_fpAddTest_q[1].CLK
clk => excRZero_uid120_fpAddTest_q[0].CLK
clk => rndExpFrac_uid104_fpAddTest_o[1].CLK
clk => rndExpFrac_uid104_fpAddTest_o[2].CLK
clk => rndExpFrac_uid104_fpAddTest_o[3].CLK
clk => rndExpFrac_uid104_fpAddTest_o[4].CLK
clk => rndExpFrac_uid104_fpAddTest_o[5].CLK
clk => rndExpFrac_uid104_fpAddTest_o[6].CLK
clk => rndExpFrac_uid104_fpAddTest_o[7].CLK
clk => rndExpFrac_uid104_fpAddTest_o[8].CLK
clk => rndExpFrac_uid104_fpAddTest_o[9].CLK
clk => rndExpFrac_uid104_fpAddTest_o[10].CLK
clk => rndExpFrac_uid104_fpAddTest_o[11].CLK
clk => rndExpFrac_uid104_fpAddTest_o[12].CLK
clk => rndExpFrac_uid104_fpAddTest_o[13].CLK
clk => rndExpFrac_uid104_fpAddTest_o[14].CLK
clk => rndExpFrac_uid104_fpAddTest_o[15].CLK
clk => rndExpFrac_uid104_fpAddTest_o[16].CLK
clk => rndExpFrac_uid104_fpAddTest_o[17].CLK
clk => rndExpFrac_uid104_fpAddTest_o[18].CLK
clk => rndExpFrac_uid104_fpAddTest_o[19].CLK
clk => rndExpFrac_uid104_fpAddTest_o[20].CLK
clk => rndExpFrac_uid104_fpAddTest_o[21].CLK
clk => rndExpFrac_uid104_fpAddTest_o[22].CLK
clk => rndExpFrac_uid104_fpAddTest_o[23].CLK
clk => rndExpFrac_uid104_fpAddTest_o[24].CLK
clk => rndExpFrac_uid104_fpAddTest_o[25].CLK
clk => rndExpFrac_uid104_fpAddTest_o[26].CLK
clk => rndExpFrac_uid104_fpAddTest_o[27].CLK
clk => rndExpFrac_uid104_fpAddTest_o[28].CLK
clk => rndExpFrac_uid104_fpAddTest_o[29].CLK
clk => rndExpFrac_uid104_fpAddTest_o[30].CLK
clk => rndExpFrac_uid104_fpAddTest_o[31].CLK
clk => rndExpFrac_uid104_fpAddTest_o[32].CLK
clk => rndExpFrac_uid104_fpAddTest_o[33].CLK
clk => expPostNorm_uid92_fpAddTest_o[0].CLK
clk => expPostNorm_uid92_fpAddTest_o[1].CLK
clk => expPostNorm_uid92_fpAddTest_o[2].CLK
clk => expPostNorm_uid92_fpAddTest_o[3].CLK
clk => expPostNorm_uid92_fpAddTest_o[4].CLK
clk => expPostNorm_uid92_fpAddTest_o[5].CLK
clk => expPostNorm_uid92_fpAddTest_o[6].CLK
clk => expPostNorm_uid92_fpAddTest_o[7].CLK
clk => expPostNorm_uid92_fpAddTest_o[8].CLK
clk => expPostNorm_uid92_fpAddTest_o[9].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[0].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[1].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[2].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[3].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[4].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[5].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[6].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[7].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[8].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[9].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[10].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[11].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[12].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[13].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[14].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[15].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[16].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[17].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[18].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[19].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[20].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[21].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[22].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[23].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[24].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[25].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[26].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[0].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[1].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[2].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[3].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[4].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[5].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[6].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[7].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[8].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[9].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[10].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[11].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[12].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[13].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[14].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[15].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[16].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[17].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[18].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[19].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[20].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[21].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[22].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[23].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[24].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[25].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[26].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[0].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[1].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[2].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[3].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[4].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[5].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[6].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[7].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[8].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[9].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[10].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[11].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[12].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[13].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[14].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[15].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[16].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[17].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[18].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[19].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[20].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[21].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[22].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[23].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[24].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[25].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[26].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[27].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[28].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[29].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[30].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[31].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[32].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[33].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[34].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[35].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[36].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[37].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[38].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[39].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[40].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[41].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[42].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[43].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[44].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[45].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[46].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[47].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[48].CLK
clk => shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_o[10].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[0].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[1].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[2].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[3].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[4].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[5].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[6].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[7].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[8].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[9].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[10].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[11].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[12].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[13].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[14].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[15].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[16].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[17].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[18].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[19].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[20].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[21].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[22].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[23].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[24].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[25].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[26].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[27].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[28].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[29].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[30].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[31].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[32].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[33].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[34].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[35].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[36].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[37].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[38].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[39].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[40].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[41].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[42].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[43].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[44].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[45].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[46].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[47].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[48].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[0].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[1].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[2].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[3].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[4].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[5].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[6].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[7].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[8].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[9].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[10].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[11].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[12].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[13].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[14].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[15].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[16].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[17].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[18].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[19].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[20].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[21].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[22].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[23].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[24].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[25].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[26].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[27].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[28].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[29].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[30].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[31].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[32].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[33].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[34].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[35].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[36].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[37].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[38].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[39].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[40].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[41].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[42].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[43].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[44].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[45].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[46].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[47].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[48].CLK
clk => shiftedOut_uid63_fpAddTest_o[10].CLK
clk => bSig_uid17_fpAddTest_q[0].CLK
clk => bSig_uid17_fpAddTest_q[1].CLK
clk => bSig_uid17_fpAddTest_q[2].CLK
clk => bSig_uid17_fpAddTest_q[3].CLK
clk => bSig_uid17_fpAddTest_q[4].CLK
clk => bSig_uid17_fpAddTest_q[5].CLK
clk => bSig_uid17_fpAddTest_q[6].CLK
clk => bSig_uid17_fpAddTest_q[7].CLK
clk => bSig_uid17_fpAddTest_q[8].CLK
clk => bSig_uid17_fpAddTest_q[9].CLK
clk => bSig_uid17_fpAddTest_q[10].CLK
clk => bSig_uid17_fpAddTest_q[11].CLK
clk => bSig_uid17_fpAddTest_q[12].CLK
clk => bSig_uid17_fpAddTest_q[13].CLK
clk => bSig_uid17_fpAddTest_q[14].CLK
clk => bSig_uid17_fpAddTest_q[15].CLK
clk => bSig_uid17_fpAddTest_q[16].CLK
clk => bSig_uid17_fpAddTest_q[17].CLK
clk => bSig_uid17_fpAddTest_q[18].CLK
clk => bSig_uid17_fpAddTest_q[19].CLK
clk => bSig_uid17_fpAddTest_q[20].CLK
clk => bSig_uid17_fpAddTest_q[21].CLK
clk => bSig_uid17_fpAddTest_q[22].CLK
clk => bSig_uid17_fpAddTest_q[23].CLK
clk => bSig_uid17_fpAddTest_q[24].CLK
clk => bSig_uid17_fpAddTest_q[25].CLK
clk => bSig_uid17_fpAddTest_q[26].CLK
clk => bSig_uid17_fpAddTest_q[27].CLK
clk => bSig_uid17_fpAddTest_q[28].CLK
clk => bSig_uid17_fpAddTest_q[29].CLK
clk => bSig_uid17_fpAddTest_q[30].CLK
clk => bSig_uid17_fpAddTest_q[31].CLK
clk => dspba_delay:redist23_sigA_uid50_fpAddTest_b_3.clk
clk => dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1.clk
clk => dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2.clk
clk => dspba_delay:redist1_rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_selLSBs_merged_bit_select_c_1.clk
clk => dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay.clk
clk => dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4.clk
clk => dspba_delay:effSubInvSticky_uid74_fpAddTest_delay.clk
clk => dspba_delay:invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay.clk
clk => dspba_delay:vCount_uid152_lzCountVal_uid85_fpAddTest_delay.clk
clk => dspba_delay:redist8_vCount_uid152_lzCountVal_uid85_fpAddTest_q_2.clk
clk => dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1.clk
clk => dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1.clk
clk => dspba_delay:redist6_vCount_uid160_lzCountVal_uid85_fpAddTest_q_1.clk
clk => dspba_delay:vCount_uid166_lzCountVal_uid85_fpAddTest_delay.clk
clk => dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:redist3_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b_1.clk
clk => dspba_delay:aMinusA_uid87_fpAddTest_delay.clk
clk => dspba_delay:redist24_sigA_uid50_fpAddTest_b_7.clk
clk => dspba_delay:excR_bSig_uid45_fpAddTest_delay.clk
clk => dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6.clk
clk => dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6.clk
clk => dspba_delay:expXIsMax_uid24_fpAddTest_delay.clk
clk => dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay.clk
clk => dspba_delay:redist22_sigB_uid51_fpAddTest_b_6.clk
clk => dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid39_fpAddTest_delay.clk
clk => dspba_delay:redist28_fracXIsZero_uid39_fpAddTest_q_6.clk
clk => dspba_delay:redist29_expXIsMax_uid38_fpAddTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid25_fpAddTest_delay.clk
clk => dspba_delay:redist34_fracXIsZero_uid25_fpAddTest_q_3.clk
clk => dspba_delay:signRInfRZRReg_uid137_fpAddTest_delay.clk
clk => dspba_delay:redist10_signRInfRZRReg_uid137_fpAddTest_q_3.clk
clk => dspba_delay:excN_bSig_uid42_fpAddTest_delay.clk
clk => dspba_delay:redist26_excN_bSig_uid42_fpAddTest_q_3.clk
clk => dspba_delay:excN_aSig_uid28_fpAddTest_delay.clk
clk => dspba_delay:redist32_excN_aSig_uid28_fpAddTest_q_3.clk
clk => dspba_delay:redist20_effSub_uid52_fpAddTest_q_7.clk
clk => dspba_delay:redist27_excI_bSig_uid41_fpAddTest_q_3.clk
clk => dspba_delay:redist33_excI_aSig_uid27_fpAddTest_q_3.clk
clk => dspba_delay:signRPostExc_uid139_fpAddTest_delay.clk
clk => dspba_delay:redist18_fracGRS_uid84_fpAddTest_q_2.clk
clk => dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1.clk
clk => dspba_delay:redist0_leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_selLSBs_merged_bit_select_c_1.clk
clk => dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:rBi_uid100_fpAddTest_delay.clk
clk => dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2.clk
clk => dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1.clk
clk => dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2.clk
clk => dspba_delay:regInputs_uid118_fpAddTest_delay.clk
clk => dspba_delay:redist11_regInputs_uid118_fpAddTest_q_2.clk
clk => dspba_delay:rInfOvf_uid121_fpAddTest_delay.clk
clk => dspba_delay:redist16_aMinusA_uid87_fpAddTest_q_3.clk
clk => dspba_delay:redist31_excZ_bSig_uid17_uid37_fpAddTest_q_8.clk
clk => dspba_delay:redist35_excZ_aSig_uid16_uid23_fpAddTest_q_3.clk
clk => dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2.clk
areset => dspba_delay:redist21_sigB_uid51_fpAddTest_b_2.aclr
areset => excREnc_uid128_fpAddTest_q[0].PRESET
areset => excREnc_uid128_fpAddTest_q[1].ACLR
areset => excRZero_uid120_fpAddTest_q[0].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[1].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[2].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[3].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[4].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[5].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[6].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[7].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[8].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[9].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[10].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[11].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[12].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[13].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[14].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[15].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[16].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[17].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[18].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[19].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[20].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[21].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[22].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[23].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[24].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[25].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[26].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[27].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[28].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[29].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[30].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[31].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[32].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[33].ACLR
areset => expPostNorm_uid92_fpAddTest_o[0].ACLR
areset => expPostNorm_uid92_fpAddTest_o[1].ACLR
areset => expPostNorm_uid92_fpAddTest_o[2].ACLR
areset => expPostNorm_uid92_fpAddTest_o[3].ACLR
areset => expPostNorm_uid92_fpAddTest_o[4].ACLR
areset => expPostNorm_uid92_fpAddTest_o[5].ACLR
areset => expPostNorm_uid92_fpAddTest_o[6].ACLR
areset => expPostNorm_uid92_fpAddTest_o[7].ACLR
areset => expPostNorm_uid92_fpAddTest_o[8].ACLR
areset => expPostNorm_uid92_fpAddTest_o[9].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[0].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[1].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[2].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[3].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[4].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[5].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[6].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[7].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[8].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[9].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[10].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[11].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[12].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[13].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[14].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[15].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[16].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[17].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[18].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[19].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[20].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[21].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[22].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[23].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[24].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[25].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[26].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[0].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[1].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[2].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[3].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[4].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[5].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[6].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[7].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[8].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[9].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[10].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[11].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[12].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[13].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[14].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[15].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[16].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[17].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[18].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[19].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[20].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[21].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[22].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[23].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[24].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[25].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[26].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[0].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[1].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[2].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[3].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[4].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[5].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[6].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[7].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[8].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[9].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[10].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[11].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[12].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[13].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[14].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[15].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[16].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[17].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[18].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[19].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[20].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[21].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[22].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[23].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[24].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[25].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[26].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[27].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[28].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[29].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[30].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[31].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[32].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[33].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[34].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[35].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[36].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[37].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[38].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[39].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[40].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[41].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[42].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[43].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[44].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[45].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[46].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[47].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[48].ACLR
areset => shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_o[10].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[0].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[1].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[2].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[3].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[4].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[5].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[6].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[7].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[8].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[9].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[10].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[11].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[12].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[13].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[14].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[15].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[16].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[17].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[18].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[19].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[20].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[21].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[22].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[23].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[24].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[25].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[26].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[27].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[28].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[29].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[30].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[31].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[32].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[33].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[34].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[35].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[36].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[37].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[38].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[39].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[40].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[41].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[42].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[43].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[44].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[45].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[46].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[47].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[48].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[0].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[1].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[2].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[3].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[4].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[5].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[6].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[7].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[8].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[9].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[10].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[11].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[12].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[13].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[14].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[15].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[16].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[17].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[18].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[19].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[20].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[21].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[22].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[23].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[24].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[25].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[26].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[27].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[28].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[29].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[30].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[31].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[32].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[33].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[34].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[35].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[36].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[37].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[38].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[39].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[40].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[41].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[42].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[43].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[44].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[45].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[46].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[47].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[48].ACLR
areset => shiftedOut_uid63_fpAddTest_o[10].ACLR
areset => bSig_uid17_fpAddTest_q[0].ACLR
areset => bSig_uid17_fpAddTest_q[1].ACLR
areset => bSig_uid17_fpAddTest_q[2].ACLR
areset => bSig_uid17_fpAddTest_q[3].ACLR
areset => bSig_uid17_fpAddTest_q[4].ACLR
areset => bSig_uid17_fpAddTest_q[5].ACLR
areset => bSig_uid17_fpAddTest_q[6].ACLR
areset => bSig_uid17_fpAddTest_q[7].ACLR
areset => bSig_uid17_fpAddTest_q[8].ACLR
areset => bSig_uid17_fpAddTest_q[9].ACLR
areset => bSig_uid17_fpAddTest_q[10].ACLR
areset => bSig_uid17_fpAddTest_q[11].ACLR
areset => bSig_uid17_fpAddTest_q[12].ACLR
areset => bSig_uid17_fpAddTest_q[13].ACLR
areset => bSig_uid17_fpAddTest_q[14].ACLR
areset => bSig_uid17_fpAddTest_q[15].ACLR
areset => bSig_uid17_fpAddTest_q[16].ACLR
areset => bSig_uid17_fpAddTest_q[17].ACLR
areset => bSig_uid17_fpAddTest_q[18].ACLR
areset => bSig_uid17_fpAddTest_q[19].ACLR
areset => bSig_uid17_fpAddTest_q[20].ACLR
areset => bSig_uid17_fpAddTest_q[21].ACLR
areset => bSig_uid17_fpAddTest_q[22].ACLR
areset => bSig_uid17_fpAddTest_q[23].ACLR
areset => bSig_uid17_fpAddTest_q[24].ACLR
areset => bSig_uid17_fpAddTest_q[25].ACLR
areset => bSig_uid17_fpAddTest_q[26].ACLR
areset => bSig_uid17_fpAddTest_q[27].ACLR
areset => bSig_uid17_fpAddTest_q[28].ACLR
areset => bSig_uid17_fpAddTest_q[29].ACLR
areset => bSig_uid17_fpAddTest_q[30].ACLR
areset => bSig_uid17_fpAddTest_q[31].ACLR
areset => dspba_delay:redist23_sigA_uid50_fpAddTest_b_3.aclr
areset => dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1.aclr
areset => dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2.aclr
areset => dspba_delay:redist1_rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_selLSBs_merged_bit_select_c_1.aclr
areset => dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay.aclr
areset => dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4.aclr
areset => dspba_delay:effSubInvSticky_uid74_fpAddTest_delay.aclr
areset => dspba_delay:invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay.aclr
areset => dspba_delay:vCount_uid152_lzCountVal_uid85_fpAddTest_delay.aclr
areset => dspba_delay:redist8_vCount_uid152_lzCountVal_uid85_fpAddTest_q_2.aclr
areset => dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1.aclr
areset => dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1.aclr
areset => dspba_delay:redist6_vCount_uid160_lzCountVal_uid85_fpAddTest_q_1.aclr
areset => dspba_delay:vCount_uid166_lzCountVal_uid85_fpAddTest_delay.aclr
areset => dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:redist3_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b_1.aclr
areset => dspba_delay:aMinusA_uid87_fpAddTest_delay.aclr
areset => dspba_delay:redist24_sigA_uid50_fpAddTest_b_7.aclr
areset => dspba_delay:excR_bSig_uid45_fpAddTest_delay.aclr
areset => dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6.aclr
areset => dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6.aclr
areset => dspba_delay:expXIsMax_uid24_fpAddTest_delay.aclr
areset => dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay.aclr
areset => dspba_delay:redist22_sigB_uid51_fpAddTest_b_6.aclr
areset => dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid39_fpAddTest_delay.aclr
areset => dspba_delay:redist28_fracXIsZero_uid39_fpAddTest_q_6.aclr
areset => dspba_delay:redist29_expXIsMax_uid38_fpAddTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid25_fpAddTest_delay.aclr
areset => dspba_delay:redist34_fracXIsZero_uid25_fpAddTest_q_3.aclr
areset => dspba_delay:signRInfRZRReg_uid137_fpAddTest_delay.aclr
areset => dspba_delay:redist10_signRInfRZRReg_uid137_fpAddTest_q_3.aclr
areset => dspba_delay:excN_bSig_uid42_fpAddTest_delay.aclr
areset => dspba_delay:redist26_excN_bSig_uid42_fpAddTest_q_3.aclr
areset => dspba_delay:excN_aSig_uid28_fpAddTest_delay.aclr
areset => dspba_delay:redist32_excN_aSig_uid28_fpAddTest_q_3.aclr
areset => dspba_delay:redist20_effSub_uid52_fpAddTest_q_7.aclr
areset => dspba_delay:redist27_excI_bSig_uid41_fpAddTest_q_3.aclr
areset => dspba_delay:redist33_excI_aSig_uid27_fpAddTest_q_3.aclr
areset => dspba_delay:signRPostExc_uid139_fpAddTest_delay.aclr
areset => dspba_delay:redist18_fracGRS_uid84_fpAddTest_q_2.aclr
areset => dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1.aclr
areset => dspba_delay:redist0_leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_selLSBs_merged_bit_select_c_1.aclr
areset => dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:rBi_uid100_fpAddTest_delay.aclr
areset => dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2.aclr
areset => dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1.aclr
areset => dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2.aclr
areset => dspba_delay:regInputs_uid118_fpAddTest_delay.aclr
areset => dspba_delay:redist11_regInputs_uid118_fpAddTest_q_2.aclr
areset => dspba_delay:rInfOvf_uid121_fpAddTest_delay.aclr
areset => dspba_delay:redist16_aMinusA_uid87_fpAddTest_q_3.aclr
areset => dspba_delay:redist31_excZ_bSig_uid17_uid37_fpAddTest_q_8.aclr
areset => dspba_delay:redist35_excZ_aSig_uid16_uid23_fpAddTest_q_3.aclr
areset => dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2.aclr


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist21_sigB_uid51_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist23_sigA_uid50_fpAddTest_b_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist1_rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_selLSBs_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
clk => delay_signals[2][16].CLK
clk => delay_signals[2][17].CLK
clk => delay_signals[2][18].CLK
clk => delay_signals[2][19].CLK
clk => delay_signals[2][20].CLK
clk => delay_signals[2][21].CLK
clk => delay_signals[2][22].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[3][8].CLK
clk => delay_signals[3][9].CLK
clk => delay_signals[3][10].CLK
clk => delay_signals[3][11].CLK
clk => delay_signals[3][12].CLK
clk => delay_signals[3][13].CLK
clk => delay_signals[3][14].CLK
clk => delay_signals[3][15].CLK
clk => delay_signals[3][16].CLK
clk => delay_signals[3][17].CLK
clk => delay_signals[3][18].CLK
clk => delay_signals[3][19].CLK
clk => delay_signals[3][20].CLK
clk => delay_signals[3][21].CLK
clk => delay_signals[3][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
aclr => delay_signals[2][16].ACLR
aclr => delay_signals[2][17].ACLR
aclr => delay_signals[2][18].ACLR
aclr => delay_signals[2][19].ACLR
aclr => delay_signals[2][20].ACLR
aclr => delay_signals[2][21].ACLR
aclr => delay_signals[2][22].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[3][8].ACLR
aclr => delay_signals[3][9].ACLR
aclr => delay_signals[3][10].ACLR
aclr => delay_signals[3][11].ACLR
aclr => delay_signals[3][12].ACLR
aclr => delay_signals[3][13].ACLR
aclr => delay_signals[3][14].ACLR
aclr => delay_signals[3][15].ACLR
aclr => delay_signals[3][16].ACLR
aclr => delay_signals[3][17].ACLR
aclr => delay_signals[3][18].ACLR
aclr => delay_signals[3][19].ACLR
aclr => delay_signals[3][20].ACLR
aclr => delay_signals[3][21].ACLR
aclr => delay_signals[3][22].ACLR
ena => delay_signals[3][22].ENA
ena => delay_signals[3][21].ENA
ena => delay_signals[3][20].ENA
ena => delay_signals[3][19].ENA
ena => delay_signals[3][18].ENA
ena => delay_signals[3][17].ENA
ena => delay_signals[3][16].ENA
ena => delay_signals[3][15].ENA
ena => delay_signals[3][14].ENA
ena => delay_signals[3][13].ENA
ena => delay_signals[3][12].ENA
ena => delay_signals[3][11].ENA
ena => delay_signals[3][10].ENA
ena => delay_signals[3][9].ENA
ena => delay_signals[3][8].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][22].ENA
ena => delay_signals[2][21].ENA
ena => delay_signals[2][20].ENA
ena => delay_signals[2][19].ENA
ena => delay_signals[2][18].ENA
ena => delay_signals[2][17].ENA
ena => delay_signals[2][16].ENA
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xin[1] => delay_signals[3][1].DATAIN
xin[2] => delay_signals[3][2].DATAIN
xin[3] => delay_signals[3][3].DATAIN
xin[4] => delay_signals[3][4].DATAIN
xin[5] => delay_signals[3][5].DATAIN
xin[6] => delay_signals[3][6].DATAIN
xin[7] => delay_signals[3][7].DATAIN
xin[8] => delay_signals[3][8].DATAIN
xin[9] => delay_signals[3][9].DATAIN
xin[10] => delay_signals[3][10].DATAIN
xin[11] => delay_signals[3][11].DATAIN
xin[12] => delay_signals[3][12].DATAIN
xin[13] => delay_signals[3][13].DATAIN
xin[14] => delay_signals[3][14].DATAIN
xin[15] => delay_signals[3][15].DATAIN
xin[16] => delay_signals[3][16].DATAIN
xin[17] => delay_signals[3][17].DATAIN
xin[18] => delay_signals[3][18].DATAIN
xin[19] => delay_signals[3][19].DATAIN
xin[20] => delay_signals[3][20].DATAIN
xin[21] => delay_signals[3][21].DATAIN
xin[22] => delay_signals[3][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:effSubInvSticky_uid74_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:vCount_uid152_lzCountVal_uid85_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist8_vCount_uid152_lzCountVal_uid85_fpAddTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist6_vCount_uid160_lzCountVal_uid85_fpAddTest_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:vCount_uid166_lzCountVal_uid85_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist3_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:aMinusA_uid87_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist24_sigA_uid50_fpAddTest_b_7
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:excR_bSig_uid45_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[4][1].CLK
clk => delay_signals[4][2].CLK
clk => delay_signals[4][3].CLK
clk => delay_signals[4][4].CLK
clk => delay_signals[4][5].CLK
clk => delay_signals[4][6].CLK
clk => delay_signals[4][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[4][1].ACLR
aclr => delay_signals[4][2].ACLR
aclr => delay_signals[4][3].ACLR
aclr => delay_signals[4][4].ACLR
aclr => delay_signals[4][5].ACLR
aclr => delay_signals[4][6].ACLR
aclr => delay_signals[4][7].ACLR
ena => delay_signals[4][7].ENA
ena => delay_signals[4][6].ENA
ena => delay_signals[4][5].ENA
ena => delay_signals[4][4].ENA
ena => delay_signals[4][3].ENA
ena => delay_signals[4][2].ENA
ena => delay_signals[4][1].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xin[1] => delay_signals[4][1].DATAIN
xin[2] => delay_signals[4][2].DATAIN
xin[3] => delay_signals[4][3].DATAIN
xin[4] => delay_signals[4][4].DATAIN
xin[5] => delay_signals[4][5].DATAIN
xin[6] => delay_signals[4][6].DATAIN
xin[7] => delay_signals[4][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:expXIsMax_uid24_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist22_sigB_uid51_fpAddTest_b_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:fracXIsZero_uid39_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist28_fracXIsZero_uid39_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist29_expXIsMax_uid38_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:fracXIsZero_uid25_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist34_fracXIsZero_uid25_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:signRInfRZRReg_uid137_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist10_signRInfRZRReg_uid137_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:excN_bSig_uid42_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist26_excN_bSig_uid42_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:excN_aSig_uid28_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist32_excN_aSig_uid28_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist20_effSub_uid52_fpAddTest_q_7
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[6][0].ACLR
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[6][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist27_excI_bSig_uid41_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist33_excI_aSig_uid27_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:signRPostExc_uid139_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist18_fracGRS_uid84_fpAddTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist0_leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_selLSBs_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:rBi_uid100_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:regInputs_uid118_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist11_regInputs_uid118_fpAddTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:rInfOvf_uid121_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist16_aMinusA_uid87_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist31_excZ_bSig_uid17_uid37_fpAddTest_q_8
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist35_excZ_aSig_uid16_uid23_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add5|AddFP32_0002:addfp32_inst|dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6
clk => AddFP32_0002:addfp32_inst.clk
areset => AddFP32_0002:addfp32_inst.areset
a[0] => AddFP32_0002:addfp32_inst.a[0]
a[1] => AddFP32_0002:addfp32_inst.a[1]
a[2] => AddFP32_0002:addfp32_inst.a[2]
a[3] => AddFP32_0002:addfp32_inst.a[3]
a[4] => AddFP32_0002:addfp32_inst.a[4]
a[5] => AddFP32_0002:addfp32_inst.a[5]
a[6] => AddFP32_0002:addfp32_inst.a[6]
a[7] => AddFP32_0002:addfp32_inst.a[7]
a[8] => AddFP32_0002:addfp32_inst.a[8]
a[9] => AddFP32_0002:addfp32_inst.a[9]
a[10] => AddFP32_0002:addfp32_inst.a[10]
a[11] => AddFP32_0002:addfp32_inst.a[11]
a[12] => AddFP32_0002:addfp32_inst.a[12]
a[13] => AddFP32_0002:addfp32_inst.a[13]
a[14] => AddFP32_0002:addfp32_inst.a[14]
a[15] => AddFP32_0002:addfp32_inst.a[15]
a[16] => AddFP32_0002:addfp32_inst.a[16]
a[17] => AddFP32_0002:addfp32_inst.a[17]
a[18] => AddFP32_0002:addfp32_inst.a[18]
a[19] => AddFP32_0002:addfp32_inst.a[19]
a[20] => AddFP32_0002:addfp32_inst.a[20]
a[21] => AddFP32_0002:addfp32_inst.a[21]
a[22] => AddFP32_0002:addfp32_inst.a[22]
a[23] => AddFP32_0002:addfp32_inst.a[23]
a[24] => AddFP32_0002:addfp32_inst.a[24]
a[25] => AddFP32_0002:addfp32_inst.a[25]
a[26] => AddFP32_0002:addfp32_inst.a[26]
a[27] => AddFP32_0002:addfp32_inst.a[27]
a[28] => AddFP32_0002:addfp32_inst.a[28]
a[29] => AddFP32_0002:addfp32_inst.a[29]
a[30] => AddFP32_0002:addfp32_inst.a[30]
a[31] => AddFP32_0002:addfp32_inst.a[31]
b[0] => AddFP32_0002:addfp32_inst.b[0]
b[1] => AddFP32_0002:addfp32_inst.b[1]
b[2] => AddFP32_0002:addfp32_inst.b[2]
b[3] => AddFP32_0002:addfp32_inst.b[3]
b[4] => AddFP32_0002:addfp32_inst.b[4]
b[5] => AddFP32_0002:addfp32_inst.b[5]
b[6] => AddFP32_0002:addfp32_inst.b[6]
b[7] => AddFP32_0002:addfp32_inst.b[7]
b[8] => AddFP32_0002:addfp32_inst.b[8]
b[9] => AddFP32_0002:addfp32_inst.b[9]
b[10] => AddFP32_0002:addfp32_inst.b[10]
b[11] => AddFP32_0002:addfp32_inst.b[11]
b[12] => AddFP32_0002:addfp32_inst.b[12]
b[13] => AddFP32_0002:addfp32_inst.b[13]
b[14] => AddFP32_0002:addfp32_inst.b[14]
b[15] => AddFP32_0002:addfp32_inst.b[15]
b[16] => AddFP32_0002:addfp32_inst.b[16]
b[17] => AddFP32_0002:addfp32_inst.b[17]
b[18] => AddFP32_0002:addfp32_inst.b[18]
b[19] => AddFP32_0002:addfp32_inst.b[19]
b[20] => AddFP32_0002:addfp32_inst.b[20]
b[21] => AddFP32_0002:addfp32_inst.b[21]
b[22] => AddFP32_0002:addfp32_inst.b[22]
b[23] => AddFP32_0002:addfp32_inst.b[23]
b[24] => AddFP32_0002:addfp32_inst.b[24]
b[25] => AddFP32_0002:addfp32_inst.b[25]
b[26] => AddFP32_0002:addfp32_inst.b[26]
b[27] => AddFP32_0002:addfp32_inst.b[27]
b[28] => AddFP32_0002:addfp32_inst.b[28]
b[29] => AddFP32_0002:addfp32_inst.b[29]
b[30] => AddFP32_0002:addfp32_inst.b[30]
b[31] => AddFP32_0002:addfp32_inst.b[31]
q[0] <= AddFP32_0002:addfp32_inst.q[0]
q[1] <= AddFP32_0002:addfp32_inst.q[1]
q[2] <= AddFP32_0002:addfp32_inst.q[2]
q[3] <= AddFP32_0002:addfp32_inst.q[3]
q[4] <= AddFP32_0002:addfp32_inst.q[4]
q[5] <= AddFP32_0002:addfp32_inst.q[5]
q[6] <= AddFP32_0002:addfp32_inst.q[6]
q[7] <= AddFP32_0002:addfp32_inst.q[7]
q[8] <= AddFP32_0002:addfp32_inst.q[8]
q[9] <= AddFP32_0002:addfp32_inst.q[9]
q[10] <= AddFP32_0002:addfp32_inst.q[10]
q[11] <= AddFP32_0002:addfp32_inst.q[11]
q[12] <= AddFP32_0002:addfp32_inst.q[12]
q[13] <= AddFP32_0002:addfp32_inst.q[13]
q[14] <= AddFP32_0002:addfp32_inst.q[14]
q[15] <= AddFP32_0002:addfp32_inst.q[15]
q[16] <= AddFP32_0002:addfp32_inst.q[16]
q[17] <= AddFP32_0002:addfp32_inst.q[17]
q[18] <= AddFP32_0002:addfp32_inst.q[18]
q[19] <= AddFP32_0002:addfp32_inst.q[19]
q[20] <= AddFP32_0002:addfp32_inst.q[20]
q[21] <= AddFP32_0002:addfp32_inst.q[21]
q[22] <= AddFP32_0002:addfp32_inst.q[22]
q[23] <= AddFP32_0002:addfp32_inst.q[23]
q[24] <= AddFP32_0002:addfp32_inst.q[24]
q[25] <= AddFP32_0002:addfp32_inst.q[25]
q[26] <= AddFP32_0002:addfp32_inst.q[26]
q[27] <= AddFP32_0002:addfp32_inst.q[27]
q[28] <= AddFP32_0002:addfp32_inst.q[28]
q[29] <= AddFP32_0002:addfp32_inst.q[29]
q[30] <= AddFP32_0002:addfp32_inst.q[30]
q[31] <= AddFP32_0002:addfp32_inst.q[31]


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst
a[0] => bSig_uid17_fpAddTest_q.DATAB
a[0] => frac_aSig_uid22_fpAddTest_b[0].DATAA
a[0] => Add0.IN66
a[1] => bSig_uid17_fpAddTest_q.DATAB
a[1] => frac_aSig_uid22_fpAddTest_b[1].DATAA
a[1] => Add0.IN65
a[2] => bSig_uid17_fpAddTest_q.DATAB
a[2] => frac_aSig_uid22_fpAddTest_b[2].DATAA
a[2] => Add0.IN64
a[3] => bSig_uid17_fpAddTest_q.DATAB
a[3] => frac_aSig_uid22_fpAddTest_b[3].DATAA
a[3] => Add0.IN63
a[4] => bSig_uid17_fpAddTest_q.DATAB
a[4] => frac_aSig_uid22_fpAddTest_b[4].DATAA
a[4] => Add0.IN62
a[5] => bSig_uid17_fpAddTest_q.DATAB
a[5] => frac_aSig_uid22_fpAddTest_b[5].DATAA
a[5] => Add0.IN61
a[6] => bSig_uid17_fpAddTest_q.DATAB
a[6] => frac_aSig_uid22_fpAddTest_b[6].DATAA
a[6] => Add0.IN60
a[7] => bSig_uid17_fpAddTest_q.DATAB
a[7] => frac_aSig_uid22_fpAddTest_b[7].DATAA
a[7] => Add0.IN59
a[8] => bSig_uid17_fpAddTest_q.DATAB
a[8] => frac_aSig_uid22_fpAddTest_b[8].DATAA
a[8] => Add0.IN58
a[9] => bSig_uid17_fpAddTest_q.DATAB
a[9] => frac_aSig_uid22_fpAddTest_b[9].DATAA
a[9] => Add0.IN57
a[10] => bSig_uid17_fpAddTest_q.DATAB
a[10] => frac_aSig_uid22_fpAddTest_b[10].DATAA
a[10] => Add0.IN56
a[11] => bSig_uid17_fpAddTest_q.DATAB
a[11] => frac_aSig_uid22_fpAddTest_b[11].DATAA
a[11] => Add0.IN55
a[12] => bSig_uid17_fpAddTest_q.DATAB
a[12] => frac_aSig_uid22_fpAddTest_b[12].DATAA
a[12] => Add0.IN54
a[13] => bSig_uid17_fpAddTest_q.DATAB
a[13] => frac_aSig_uid22_fpAddTest_b[13].DATAA
a[13] => Add0.IN53
a[14] => bSig_uid17_fpAddTest_q.DATAB
a[14] => frac_aSig_uid22_fpAddTest_b[14].DATAA
a[14] => Add0.IN52
a[15] => bSig_uid17_fpAddTest_q.DATAB
a[15] => frac_aSig_uid22_fpAddTest_b[15].DATAA
a[15] => Add0.IN51
a[16] => bSig_uid17_fpAddTest_q.DATAB
a[16] => frac_aSig_uid22_fpAddTest_b[16].DATAA
a[16] => Add0.IN50
a[17] => bSig_uid17_fpAddTest_q.DATAB
a[17] => frac_aSig_uid22_fpAddTest_b[17].DATAA
a[17] => Add0.IN49
a[18] => bSig_uid17_fpAddTest_q.DATAB
a[18] => frac_aSig_uid22_fpAddTest_b[18].DATAA
a[18] => Add0.IN48
a[19] => bSig_uid17_fpAddTest_q.DATAB
a[19] => frac_aSig_uid22_fpAddTest_b[19].DATAA
a[19] => Add0.IN47
a[20] => bSig_uid17_fpAddTest_q.DATAB
a[20] => frac_aSig_uid22_fpAddTest_b[20].DATAA
a[20] => Add0.IN46
a[21] => bSig_uid17_fpAddTest_q.DATAB
a[21] => frac_aSig_uid22_fpAddTest_b[21].DATAA
a[21] => Add0.IN45
a[22] => bSig_uid17_fpAddTest_q.DATAB
a[22] => frac_aSig_uid22_fpAddTest_b[22].DATAA
a[22] => Add0.IN44
a[23] => bSig_uid17_fpAddTest_q.DATAB
a[23] => exp_aSig_uid21_fpAddTest_b[0].DATAA
a[23] => Add0.IN43
a[24] => bSig_uid17_fpAddTest_q.DATAB
a[24] => exp_aSig_uid21_fpAddTest_b[1].DATAA
a[24] => Add0.IN42
a[25] => bSig_uid17_fpAddTest_q.DATAB
a[25] => exp_aSig_uid21_fpAddTest_b[2].DATAA
a[25] => Add0.IN41
a[26] => bSig_uid17_fpAddTest_q.DATAB
a[26] => exp_aSig_uid21_fpAddTest_b[3].DATAA
a[26] => Add0.IN40
a[27] => bSig_uid17_fpAddTest_q.DATAB
a[27] => exp_aSig_uid21_fpAddTest_b[4].DATAA
a[27] => Add0.IN39
a[28] => bSig_uid17_fpAddTest_q.DATAB
a[28] => exp_aSig_uid21_fpAddTest_b[5].DATAA
a[28] => Add0.IN38
a[29] => bSig_uid17_fpAddTest_q.DATAB
a[29] => exp_aSig_uid21_fpAddTest_b[6].DATAA
a[29] => Add0.IN37
a[30] => bSig_uid17_fpAddTest_q.DATAB
a[30] => exp_aSig_uid21_fpAddTest_b[7].DATAA
a[30] => Add0.IN36
a[31] => bSig_uid17_fpAddTest_q.DATAB
a[31] => sigA_uid50_fpAddTest_b[0].DATAA
b[0] => bSig_uid17_fpAddTest_q.DATAA
b[0] => frac_aSig_uid22_fpAddTest_b[0].DATAB
b[0] => Add0.IN35
b[1] => bSig_uid17_fpAddTest_q.DATAA
b[1] => frac_aSig_uid22_fpAddTest_b[1].DATAB
b[1] => Add0.IN34
b[2] => bSig_uid17_fpAddTest_q.DATAA
b[2] => frac_aSig_uid22_fpAddTest_b[2].DATAB
b[2] => Add0.IN33
b[3] => bSig_uid17_fpAddTest_q.DATAA
b[3] => frac_aSig_uid22_fpAddTest_b[3].DATAB
b[3] => Add0.IN32
b[4] => bSig_uid17_fpAddTest_q.DATAA
b[4] => frac_aSig_uid22_fpAddTest_b[4].DATAB
b[4] => Add0.IN31
b[5] => bSig_uid17_fpAddTest_q.DATAA
b[5] => frac_aSig_uid22_fpAddTest_b[5].DATAB
b[5] => Add0.IN30
b[6] => bSig_uid17_fpAddTest_q.DATAA
b[6] => frac_aSig_uid22_fpAddTest_b[6].DATAB
b[6] => Add0.IN29
b[7] => bSig_uid17_fpAddTest_q.DATAA
b[7] => frac_aSig_uid22_fpAddTest_b[7].DATAB
b[7] => Add0.IN28
b[8] => bSig_uid17_fpAddTest_q.DATAA
b[8] => frac_aSig_uid22_fpAddTest_b[8].DATAB
b[8] => Add0.IN27
b[9] => bSig_uid17_fpAddTest_q.DATAA
b[9] => frac_aSig_uid22_fpAddTest_b[9].DATAB
b[9] => Add0.IN26
b[10] => bSig_uid17_fpAddTest_q.DATAA
b[10] => frac_aSig_uid22_fpAddTest_b[10].DATAB
b[10] => Add0.IN25
b[11] => bSig_uid17_fpAddTest_q.DATAA
b[11] => frac_aSig_uid22_fpAddTest_b[11].DATAB
b[11] => Add0.IN24
b[12] => bSig_uid17_fpAddTest_q.DATAA
b[12] => frac_aSig_uid22_fpAddTest_b[12].DATAB
b[12] => Add0.IN23
b[13] => bSig_uid17_fpAddTest_q.DATAA
b[13] => frac_aSig_uid22_fpAddTest_b[13].DATAB
b[13] => Add0.IN22
b[14] => bSig_uid17_fpAddTest_q.DATAA
b[14] => frac_aSig_uid22_fpAddTest_b[14].DATAB
b[14] => Add0.IN21
b[15] => bSig_uid17_fpAddTest_q.DATAA
b[15] => frac_aSig_uid22_fpAddTest_b[15].DATAB
b[15] => Add0.IN20
b[16] => bSig_uid17_fpAddTest_q.DATAA
b[16] => frac_aSig_uid22_fpAddTest_b[16].DATAB
b[16] => Add0.IN19
b[17] => bSig_uid17_fpAddTest_q.DATAA
b[17] => frac_aSig_uid22_fpAddTest_b[17].DATAB
b[17] => Add0.IN18
b[18] => bSig_uid17_fpAddTest_q.DATAA
b[18] => frac_aSig_uid22_fpAddTest_b[18].DATAB
b[18] => Add0.IN17
b[19] => bSig_uid17_fpAddTest_q.DATAA
b[19] => frac_aSig_uid22_fpAddTest_b[19].DATAB
b[19] => Add0.IN16
b[20] => bSig_uid17_fpAddTest_q.DATAA
b[20] => frac_aSig_uid22_fpAddTest_b[20].DATAB
b[20] => Add0.IN15
b[21] => bSig_uid17_fpAddTest_q.DATAA
b[21] => frac_aSig_uid22_fpAddTest_b[21].DATAB
b[21] => Add0.IN14
b[22] => bSig_uid17_fpAddTest_q.DATAA
b[22] => frac_aSig_uid22_fpAddTest_b[22].DATAB
b[22] => Add0.IN13
b[23] => bSig_uid17_fpAddTest_q.DATAA
b[23] => exp_aSig_uid21_fpAddTest_b[0].DATAB
b[23] => Add0.IN12
b[24] => bSig_uid17_fpAddTest_q.DATAA
b[24] => exp_aSig_uid21_fpAddTest_b[1].DATAB
b[24] => Add0.IN11
b[25] => bSig_uid17_fpAddTest_q.DATAA
b[25] => exp_aSig_uid21_fpAddTest_b[2].DATAB
b[25] => Add0.IN10
b[26] => bSig_uid17_fpAddTest_q.DATAA
b[26] => exp_aSig_uid21_fpAddTest_b[3].DATAB
b[26] => Add0.IN9
b[27] => bSig_uid17_fpAddTest_q.DATAA
b[27] => exp_aSig_uid21_fpAddTest_b[4].DATAB
b[27] => Add0.IN8
b[28] => bSig_uid17_fpAddTest_q.DATAA
b[28] => exp_aSig_uid21_fpAddTest_b[5].DATAB
b[28] => Add0.IN7
b[29] => bSig_uid17_fpAddTest_q.DATAA
b[29] => exp_aSig_uid21_fpAddTest_b[6].DATAB
b[29] => Add0.IN6
b[30] => bSig_uid17_fpAddTest_q.DATAA
b[30] => exp_aSig_uid21_fpAddTest_b[7].DATAB
b[30] => Add0.IN5
b[31] => bSig_uid17_fpAddTest_q.DATAA
b[31] => sigA_uid50_fpAddTest_b[0].DATAB
q[0] <= Mux241.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux240.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux239.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux238.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux237.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux236.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux235.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux234.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux233.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux232.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dspba_delay:signRPostExc_uid139_fpAddTest_delay.xout[0]
clk => dspba_delay:redist21_sigB_uid51_fpAddTest_b_2.clk
clk => excREnc_uid128_fpAddTest_q[0].CLK
clk => excREnc_uid128_fpAddTest_q[1].CLK
clk => excRZero_uid120_fpAddTest_q[0].CLK
clk => rndExpFrac_uid104_fpAddTest_o[1].CLK
clk => rndExpFrac_uid104_fpAddTest_o[2].CLK
clk => rndExpFrac_uid104_fpAddTest_o[3].CLK
clk => rndExpFrac_uid104_fpAddTest_o[4].CLK
clk => rndExpFrac_uid104_fpAddTest_o[5].CLK
clk => rndExpFrac_uid104_fpAddTest_o[6].CLK
clk => rndExpFrac_uid104_fpAddTest_o[7].CLK
clk => rndExpFrac_uid104_fpAddTest_o[8].CLK
clk => rndExpFrac_uid104_fpAddTest_o[9].CLK
clk => rndExpFrac_uid104_fpAddTest_o[10].CLK
clk => rndExpFrac_uid104_fpAddTest_o[11].CLK
clk => rndExpFrac_uid104_fpAddTest_o[12].CLK
clk => rndExpFrac_uid104_fpAddTest_o[13].CLK
clk => rndExpFrac_uid104_fpAddTest_o[14].CLK
clk => rndExpFrac_uid104_fpAddTest_o[15].CLK
clk => rndExpFrac_uid104_fpAddTest_o[16].CLK
clk => rndExpFrac_uid104_fpAddTest_o[17].CLK
clk => rndExpFrac_uid104_fpAddTest_o[18].CLK
clk => rndExpFrac_uid104_fpAddTest_o[19].CLK
clk => rndExpFrac_uid104_fpAddTest_o[20].CLK
clk => rndExpFrac_uid104_fpAddTest_o[21].CLK
clk => rndExpFrac_uid104_fpAddTest_o[22].CLK
clk => rndExpFrac_uid104_fpAddTest_o[23].CLK
clk => rndExpFrac_uid104_fpAddTest_o[24].CLK
clk => rndExpFrac_uid104_fpAddTest_o[25].CLK
clk => rndExpFrac_uid104_fpAddTest_o[26].CLK
clk => rndExpFrac_uid104_fpAddTest_o[27].CLK
clk => rndExpFrac_uid104_fpAddTest_o[28].CLK
clk => rndExpFrac_uid104_fpAddTest_o[29].CLK
clk => rndExpFrac_uid104_fpAddTest_o[30].CLK
clk => rndExpFrac_uid104_fpAddTest_o[31].CLK
clk => rndExpFrac_uid104_fpAddTest_o[32].CLK
clk => rndExpFrac_uid104_fpAddTest_o[33].CLK
clk => expPostNorm_uid92_fpAddTest_o[0].CLK
clk => expPostNorm_uid92_fpAddTest_o[1].CLK
clk => expPostNorm_uid92_fpAddTest_o[2].CLK
clk => expPostNorm_uid92_fpAddTest_o[3].CLK
clk => expPostNorm_uid92_fpAddTest_o[4].CLK
clk => expPostNorm_uid92_fpAddTest_o[5].CLK
clk => expPostNorm_uid92_fpAddTest_o[6].CLK
clk => expPostNorm_uid92_fpAddTest_o[7].CLK
clk => expPostNorm_uid92_fpAddTest_o[8].CLK
clk => expPostNorm_uid92_fpAddTest_o[9].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[0].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[1].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[2].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[3].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[4].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[5].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[6].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[7].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[8].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[9].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[10].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[11].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[12].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[13].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[14].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[15].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[16].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[17].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[18].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[19].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[20].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[21].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[22].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[23].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[24].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[25].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[26].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[0].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[1].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[2].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[3].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[4].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[5].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[6].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[7].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[8].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[9].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[10].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[11].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[12].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[13].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[14].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[15].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[16].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[17].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[18].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[19].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[20].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[21].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[22].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[23].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[24].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[25].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[26].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[0].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[1].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[2].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[3].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[4].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[5].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[6].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[7].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[8].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[9].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[10].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[11].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[12].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[13].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[14].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[15].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[16].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[17].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[18].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[19].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[20].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[21].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[22].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[23].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[24].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[25].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[26].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[27].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[28].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[29].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[30].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[31].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[32].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[33].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[34].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[35].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[36].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[37].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[38].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[39].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[40].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[41].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[42].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[43].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[44].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[45].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[46].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[47].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[48].CLK
clk => shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_o[10].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[0].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[1].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[2].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[3].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[4].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[5].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[6].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[7].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[8].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[9].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[10].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[11].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[12].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[13].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[14].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[15].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[16].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[17].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[18].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[19].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[20].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[21].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[22].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[23].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[24].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[25].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[26].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[27].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[28].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[29].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[30].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[31].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[32].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[33].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[34].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[35].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[36].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[37].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[38].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[39].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[40].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[41].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[42].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[43].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[44].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[45].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[46].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[47].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[48].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[0].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[1].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[2].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[3].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[4].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[5].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[6].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[7].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[8].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[9].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[10].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[11].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[12].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[13].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[14].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[15].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[16].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[17].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[18].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[19].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[20].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[21].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[22].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[23].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[24].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[25].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[26].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[27].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[28].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[29].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[30].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[31].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[32].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[33].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[34].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[35].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[36].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[37].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[38].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[39].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[40].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[41].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[42].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[43].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[44].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[45].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[46].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[47].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[48].CLK
clk => shiftedOut_uid63_fpAddTest_o[10].CLK
clk => bSig_uid17_fpAddTest_q[0].CLK
clk => bSig_uid17_fpAddTest_q[1].CLK
clk => bSig_uid17_fpAddTest_q[2].CLK
clk => bSig_uid17_fpAddTest_q[3].CLK
clk => bSig_uid17_fpAddTest_q[4].CLK
clk => bSig_uid17_fpAddTest_q[5].CLK
clk => bSig_uid17_fpAddTest_q[6].CLK
clk => bSig_uid17_fpAddTest_q[7].CLK
clk => bSig_uid17_fpAddTest_q[8].CLK
clk => bSig_uid17_fpAddTest_q[9].CLK
clk => bSig_uid17_fpAddTest_q[10].CLK
clk => bSig_uid17_fpAddTest_q[11].CLK
clk => bSig_uid17_fpAddTest_q[12].CLK
clk => bSig_uid17_fpAddTest_q[13].CLK
clk => bSig_uid17_fpAddTest_q[14].CLK
clk => bSig_uid17_fpAddTest_q[15].CLK
clk => bSig_uid17_fpAddTest_q[16].CLK
clk => bSig_uid17_fpAddTest_q[17].CLK
clk => bSig_uid17_fpAddTest_q[18].CLK
clk => bSig_uid17_fpAddTest_q[19].CLK
clk => bSig_uid17_fpAddTest_q[20].CLK
clk => bSig_uid17_fpAddTest_q[21].CLK
clk => bSig_uid17_fpAddTest_q[22].CLK
clk => bSig_uid17_fpAddTest_q[23].CLK
clk => bSig_uid17_fpAddTest_q[24].CLK
clk => bSig_uid17_fpAddTest_q[25].CLK
clk => bSig_uid17_fpAddTest_q[26].CLK
clk => bSig_uid17_fpAddTest_q[27].CLK
clk => bSig_uid17_fpAddTest_q[28].CLK
clk => bSig_uid17_fpAddTest_q[29].CLK
clk => bSig_uid17_fpAddTest_q[30].CLK
clk => bSig_uid17_fpAddTest_q[31].CLK
clk => dspba_delay:redist23_sigA_uid50_fpAddTest_b_3.clk
clk => dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1.clk
clk => dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2.clk
clk => dspba_delay:redist1_rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_selLSBs_merged_bit_select_c_1.clk
clk => dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay.clk
clk => dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4.clk
clk => dspba_delay:effSubInvSticky_uid74_fpAddTest_delay.clk
clk => dspba_delay:invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay.clk
clk => dspba_delay:vCount_uid152_lzCountVal_uid85_fpAddTest_delay.clk
clk => dspba_delay:redist8_vCount_uid152_lzCountVal_uid85_fpAddTest_q_2.clk
clk => dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1.clk
clk => dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1.clk
clk => dspba_delay:redist6_vCount_uid160_lzCountVal_uid85_fpAddTest_q_1.clk
clk => dspba_delay:vCount_uid166_lzCountVal_uid85_fpAddTest_delay.clk
clk => dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:redist3_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b_1.clk
clk => dspba_delay:aMinusA_uid87_fpAddTest_delay.clk
clk => dspba_delay:redist24_sigA_uid50_fpAddTest_b_7.clk
clk => dspba_delay:excR_bSig_uid45_fpAddTest_delay.clk
clk => dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6.clk
clk => dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6.clk
clk => dspba_delay:expXIsMax_uid24_fpAddTest_delay.clk
clk => dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay.clk
clk => dspba_delay:redist22_sigB_uid51_fpAddTest_b_6.clk
clk => dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid39_fpAddTest_delay.clk
clk => dspba_delay:redist28_fracXIsZero_uid39_fpAddTest_q_6.clk
clk => dspba_delay:redist29_expXIsMax_uid38_fpAddTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid25_fpAddTest_delay.clk
clk => dspba_delay:redist34_fracXIsZero_uid25_fpAddTest_q_3.clk
clk => dspba_delay:signRInfRZRReg_uid137_fpAddTest_delay.clk
clk => dspba_delay:redist10_signRInfRZRReg_uid137_fpAddTest_q_3.clk
clk => dspba_delay:excN_bSig_uid42_fpAddTest_delay.clk
clk => dspba_delay:redist26_excN_bSig_uid42_fpAddTest_q_3.clk
clk => dspba_delay:excN_aSig_uid28_fpAddTest_delay.clk
clk => dspba_delay:redist32_excN_aSig_uid28_fpAddTest_q_3.clk
clk => dspba_delay:redist20_effSub_uid52_fpAddTest_q_7.clk
clk => dspba_delay:redist27_excI_bSig_uid41_fpAddTest_q_3.clk
clk => dspba_delay:redist33_excI_aSig_uid27_fpAddTest_q_3.clk
clk => dspba_delay:signRPostExc_uid139_fpAddTest_delay.clk
clk => dspba_delay:redist18_fracGRS_uid84_fpAddTest_q_2.clk
clk => dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1.clk
clk => dspba_delay:redist0_leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_selLSBs_merged_bit_select_c_1.clk
clk => dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:rBi_uid100_fpAddTest_delay.clk
clk => dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2.clk
clk => dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1.clk
clk => dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2.clk
clk => dspba_delay:regInputs_uid118_fpAddTest_delay.clk
clk => dspba_delay:redist11_regInputs_uid118_fpAddTest_q_2.clk
clk => dspba_delay:rInfOvf_uid121_fpAddTest_delay.clk
clk => dspba_delay:redist16_aMinusA_uid87_fpAddTest_q_3.clk
clk => dspba_delay:redist31_excZ_bSig_uid17_uid37_fpAddTest_q_8.clk
clk => dspba_delay:redist35_excZ_aSig_uid16_uid23_fpAddTest_q_3.clk
clk => dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2.clk
areset => dspba_delay:redist21_sigB_uid51_fpAddTest_b_2.aclr
areset => excREnc_uid128_fpAddTest_q[0].PRESET
areset => excREnc_uid128_fpAddTest_q[1].ACLR
areset => excRZero_uid120_fpAddTest_q[0].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[1].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[2].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[3].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[4].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[5].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[6].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[7].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[8].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[9].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[10].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[11].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[12].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[13].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[14].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[15].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[16].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[17].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[18].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[19].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[20].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[21].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[22].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[23].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[24].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[25].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[26].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[27].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[28].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[29].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[30].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[31].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[32].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[33].ACLR
areset => expPostNorm_uid92_fpAddTest_o[0].ACLR
areset => expPostNorm_uid92_fpAddTest_o[1].ACLR
areset => expPostNorm_uid92_fpAddTest_o[2].ACLR
areset => expPostNorm_uid92_fpAddTest_o[3].ACLR
areset => expPostNorm_uid92_fpAddTest_o[4].ACLR
areset => expPostNorm_uid92_fpAddTest_o[5].ACLR
areset => expPostNorm_uid92_fpAddTest_o[6].ACLR
areset => expPostNorm_uid92_fpAddTest_o[7].ACLR
areset => expPostNorm_uid92_fpAddTest_o[8].ACLR
areset => expPostNorm_uid92_fpAddTest_o[9].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[0].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[1].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[2].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[3].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[4].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[5].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[6].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[7].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[8].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[9].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[10].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[11].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[12].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[13].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[14].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[15].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[16].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[17].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[18].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[19].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[20].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[21].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[22].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[23].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[24].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[25].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[26].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[0].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[1].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[2].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[3].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[4].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[5].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[6].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[7].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[8].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[9].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[10].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[11].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[12].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[13].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[14].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[15].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[16].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[17].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[18].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[19].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[20].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[21].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[22].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[23].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[24].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[25].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[26].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[0].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[1].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[2].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[3].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[4].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[5].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[6].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[7].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[8].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[9].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[10].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[11].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[12].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[13].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[14].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[15].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[16].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[17].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[18].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[19].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[20].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[21].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[22].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[23].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[24].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[25].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[26].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[27].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[28].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[29].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[30].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[31].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[32].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[33].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[34].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[35].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[36].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[37].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[38].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[39].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[40].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[41].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[42].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[43].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[44].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[45].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[46].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[47].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[48].ACLR
areset => shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_o[10].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[0].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[1].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[2].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[3].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[4].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[5].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[6].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[7].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[8].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[9].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[10].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[11].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[12].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[13].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[14].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[15].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[16].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[17].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[18].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[19].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[20].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[21].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[22].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[23].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[24].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[25].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[26].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[27].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[28].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[29].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[30].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[31].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[32].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[33].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[34].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[35].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[36].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[37].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[38].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[39].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[40].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[41].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[42].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[43].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[44].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[45].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[46].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[47].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[48].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[0].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[1].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[2].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[3].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[4].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[5].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[6].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[7].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[8].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[9].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[10].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[11].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[12].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[13].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[14].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[15].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[16].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[17].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[18].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[19].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[20].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[21].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[22].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[23].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[24].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[25].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[26].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[27].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[28].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[29].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[30].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[31].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[32].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[33].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[34].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[35].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[36].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[37].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[38].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[39].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[40].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[41].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[42].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[43].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[44].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[45].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[46].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[47].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[48].ACLR
areset => shiftedOut_uid63_fpAddTest_o[10].ACLR
areset => bSig_uid17_fpAddTest_q[0].ACLR
areset => bSig_uid17_fpAddTest_q[1].ACLR
areset => bSig_uid17_fpAddTest_q[2].ACLR
areset => bSig_uid17_fpAddTest_q[3].ACLR
areset => bSig_uid17_fpAddTest_q[4].ACLR
areset => bSig_uid17_fpAddTest_q[5].ACLR
areset => bSig_uid17_fpAddTest_q[6].ACLR
areset => bSig_uid17_fpAddTest_q[7].ACLR
areset => bSig_uid17_fpAddTest_q[8].ACLR
areset => bSig_uid17_fpAddTest_q[9].ACLR
areset => bSig_uid17_fpAddTest_q[10].ACLR
areset => bSig_uid17_fpAddTest_q[11].ACLR
areset => bSig_uid17_fpAddTest_q[12].ACLR
areset => bSig_uid17_fpAddTest_q[13].ACLR
areset => bSig_uid17_fpAddTest_q[14].ACLR
areset => bSig_uid17_fpAddTest_q[15].ACLR
areset => bSig_uid17_fpAddTest_q[16].ACLR
areset => bSig_uid17_fpAddTest_q[17].ACLR
areset => bSig_uid17_fpAddTest_q[18].ACLR
areset => bSig_uid17_fpAddTest_q[19].ACLR
areset => bSig_uid17_fpAddTest_q[20].ACLR
areset => bSig_uid17_fpAddTest_q[21].ACLR
areset => bSig_uid17_fpAddTest_q[22].ACLR
areset => bSig_uid17_fpAddTest_q[23].ACLR
areset => bSig_uid17_fpAddTest_q[24].ACLR
areset => bSig_uid17_fpAddTest_q[25].ACLR
areset => bSig_uid17_fpAddTest_q[26].ACLR
areset => bSig_uid17_fpAddTest_q[27].ACLR
areset => bSig_uid17_fpAddTest_q[28].ACLR
areset => bSig_uid17_fpAddTest_q[29].ACLR
areset => bSig_uid17_fpAddTest_q[30].ACLR
areset => bSig_uid17_fpAddTest_q[31].ACLR
areset => dspba_delay:redist23_sigA_uid50_fpAddTest_b_3.aclr
areset => dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1.aclr
areset => dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2.aclr
areset => dspba_delay:redist1_rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_selLSBs_merged_bit_select_c_1.aclr
areset => dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay.aclr
areset => dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4.aclr
areset => dspba_delay:effSubInvSticky_uid74_fpAddTest_delay.aclr
areset => dspba_delay:invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay.aclr
areset => dspba_delay:vCount_uid152_lzCountVal_uid85_fpAddTest_delay.aclr
areset => dspba_delay:redist8_vCount_uid152_lzCountVal_uid85_fpAddTest_q_2.aclr
areset => dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1.aclr
areset => dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1.aclr
areset => dspba_delay:redist6_vCount_uid160_lzCountVal_uid85_fpAddTest_q_1.aclr
areset => dspba_delay:vCount_uid166_lzCountVal_uid85_fpAddTest_delay.aclr
areset => dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:redist3_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b_1.aclr
areset => dspba_delay:aMinusA_uid87_fpAddTest_delay.aclr
areset => dspba_delay:redist24_sigA_uid50_fpAddTest_b_7.aclr
areset => dspba_delay:excR_bSig_uid45_fpAddTest_delay.aclr
areset => dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6.aclr
areset => dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6.aclr
areset => dspba_delay:expXIsMax_uid24_fpAddTest_delay.aclr
areset => dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay.aclr
areset => dspba_delay:redist22_sigB_uid51_fpAddTest_b_6.aclr
areset => dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid39_fpAddTest_delay.aclr
areset => dspba_delay:redist28_fracXIsZero_uid39_fpAddTest_q_6.aclr
areset => dspba_delay:redist29_expXIsMax_uid38_fpAddTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid25_fpAddTest_delay.aclr
areset => dspba_delay:redist34_fracXIsZero_uid25_fpAddTest_q_3.aclr
areset => dspba_delay:signRInfRZRReg_uid137_fpAddTest_delay.aclr
areset => dspba_delay:redist10_signRInfRZRReg_uid137_fpAddTest_q_3.aclr
areset => dspba_delay:excN_bSig_uid42_fpAddTest_delay.aclr
areset => dspba_delay:redist26_excN_bSig_uid42_fpAddTest_q_3.aclr
areset => dspba_delay:excN_aSig_uid28_fpAddTest_delay.aclr
areset => dspba_delay:redist32_excN_aSig_uid28_fpAddTest_q_3.aclr
areset => dspba_delay:redist20_effSub_uid52_fpAddTest_q_7.aclr
areset => dspba_delay:redist27_excI_bSig_uid41_fpAddTest_q_3.aclr
areset => dspba_delay:redist33_excI_aSig_uid27_fpAddTest_q_3.aclr
areset => dspba_delay:signRPostExc_uid139_fpAddTest_delay.aclr
areset => dspba_delay:redist18_fracGRS_uid84_fpAddTest_q_2.aclr
areset => dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1.aclr
areset => dspba_delay:redist0_leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_selLSBs_merged_bit_select_c_1.aclr
areset => dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:rBi_uid100_fpAddTest_delay.aclr
areset => dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2.aclr
areset => dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1.aclr
areset => dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2.aclr
areset => dspba_delay:regInputs_uid118_fpAddTest_delay.aclr
areset => dspba_delay:redist11_regInputs_uid118_fpAddTest_q_2.aclr
areset => dspba_delay:rInfOvf_uid121_fpAddTest_delay.aclr
areset => dspba_delay:redist16_aMinusA_uid87_fpAddTest_q_3.aclr
areset => dspba_delay:redist31_excZ_bSig_uid17_uid37_fpAddTest_q_8.aclr
areset => dspba_delay:redist35_excZ_aSig_uid16_uid23_fpAddTest_q_3.aclr
areset => dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2.aclr


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist21_sigB_uid51_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist23_sigA_uid50_fpAddTest_b_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist1_rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_selLSBs_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
clk => delay_signals[2][16].CLK
clk => delay_signals[2][17].CLK
clk => delay_signals[2][18].CLK
clk => delay_signals[2][19].CLK
clk => delay_signals[2][20].CLK
clk => delay_signals[2][21].CLK
clk => delay_signals[2][22].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[3][8].CLK
clk => delay_signals[3][9].CLK
clk => delay_signals[3][10].CLK
clk => delay_signals[3][11].CLK
clk => delay_signals[3][12].CLK
clk => delay_signals[3][13].CLK
clk => delay_signals[3][14].CLK
clk => delay_signals[3][15].CLK
clk => delay_signals[3][16].CLK
clk => delay_signals[3][17].CLK
clk => delay_signals[3][18].CLK
clk => delay_signals[3][19].CLK
clk => delay_signals[3][20].CLK
clk => delay_signals[3][21].CLK
clk => delay_signals[3][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
aclr => delay_signals[2][16].ACLR
aclr => delay_signals[2][17].ACLR
aclr => delay_signals[2][18].ACLR
aclr => delay_signals[2][19].ACLR
aclr => delay_signals[2][20].ACLR
aclr => delay_signals[2][21].ACLR
aclr => delay_signals[2][22].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[3][8].ACLR
aclr => delay_signals[3][9].ACLR
aclr => delay_signals[3][10].ACLR
aclr => delay_signals[3][11].ACLR
aclr => delay_signals[3][12].ACLR
aclr => delay_signals[3][13].ACLR
aclr => delay_signals[3][14].ACLR
aclr => delay_signals[3][15].ACLR
aclr => delay_signals[3][16].ACLR
aclr => delay_signals[3][17].ACLR
aclr => delay_signals[3][18].ACLR
aclr => delay_signals[3][19].ACLR
aclr => delay_signals[3][20].ACLR
aclr => delay_signals[3][21].ACLR
aclr => delay_signals[3][22].ACLR
ena => delay_signals[3][22].ENA
ena => delay_signals[3][21].ENA
ena => delay_signals[3][20].ENA
ena => delay_signals[3][19].ENA
ena => delay_signals[3][18].ENA
ena => delay_signals[3][17].ENA
ena => delay_signals[3][16].ENA
ena => delay_signals[3][15].ENA
ena => delay_signals[3][14].ENA
ena => delay_signals[3][13].ENA
ena => delay_signals[3][12].ENA
ena => delay_signals[3][11].ENA
ena => delay_signals[3][10].ENA
ena => delay_signals[3][9].ENA
ena => delay_signals[3][8].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][22].ENA
ena => delay_signals[2][21].ENA
ena => delay_signals[2][20].ENA
ena => delay_signals[2][19].ENA
ena => delay_signals[2][18].ENA
ena => delay_signals[2][17].ENA
ena => delay_signals[2][16].ENA
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xin[1] => delay_signals[3][1].DATAIN
xin[2] => delay_signals[3][2].DATAIN
xin[3] => delay_signals[3][3].DATAIN
xin[4] => delay_signals[3][4].DATAIN
xin[5] => delay_signals[3][5].DATAIN
xin[6] => delay_signals[3][6].DATAIN
xin[7] => delay_signals[3][7].DATAIN
xin[8] => delay_signals[3][8].DATAIN
xin[9] => delay_signals[3][9].DATAIN
xin[10] => delay_signals[3][10].DATAIN
xin[11] => delay_signals[3][11].DATAIN
xin[12] => delay_signals[3][12].DATAIN
xin[13] => delay_signals[3][13].DATAIN
xin[14] => delay_signals[3][14].DATAIN
xin[15] => delay_signals[3][15].DATAIN
xin[16] => delay_signals[3][16].DATAIN
xin[17] => delay_signals[3][17].DATAIN
xin[18] => delay_signals[3][18].DATAIN
xin[19] => delay_signals[3][19].DATAIN
xin[20] => delay_signals[3][20].DATAIN
xin[21] => delay_signals[3][21].DATAIN
xin[22] => delay_signals[3][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:effSubInvSticky_uid74_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:vCount_uid152_lzCountVal_uid85_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist8_vCount_uid152_lzCountVal_uid85_fpAddTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist6_vCount_uid160_lzCountVal_uid85_fpAddTest_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:vCount_uid166_lzCountVal_uid85_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist3_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:aMinusA_uid87_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist24_sigA_uid50_fpAddTest_b_7
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:excR_bSig_uid45_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[4][1].CLK
clk => delay_signals[4][2].CLK
clk => delay_signals[4][3].CLK
clk => delay_signals[4][4].CLK
clk => delay_signals[4][5].CLK
clk => delay_signals[4][6].CLK
clk => delay_signals[4][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[4][1].ACLR
aclr => delay_signals[4][2].ACLR
aclr => delay_signals[4][3].ACLR
aclr => delay_signals[4][4].ACLR
aclr => delay_signals[4][5].ACLR
aclr => delay_signals[4][6].ACLR
aclr => delay_signals[4][7].ACLR
ena => delay_signals[4][7].ENA
ena => delay_signals[4][6].ENA
ena => delay_signals[4][5].ENA
ena => delay_signals[4][4].ENA
ena => delay_signals[4][3].ENA
ena => delay_signals[4][2].ENA
ena => delay_signals[4][1].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xin[1] => delay_signals[4][1].DATAIN
xin[2] => delay_signals[4][2].DATAIN
xin[3] => delay_signals[4][3].DATAIN
xin[4] => delay_signals[4][4].DATAIN
xin[5] => delay_signals[4][5].DATAIN
xin[6] => delay_signals[4][6].DATAIN
xin[7] => delay_signals[4][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:expXIsMax_uid24_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist22_sigB_uid51_fpAddTest_b_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:fracXIsZero_uid39_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist28_fracXIsZero_uid39_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist29_expXIsMax_uid38_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:fracXIsZero_uid25_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist34_fracXIsZero_uid25_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:signRInfRZRReg_uid137_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist10_signRInfRZRReg_uid137_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:excN_bSig_uid42_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist26_excN_bSig_uid42_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:excN_aSig_uid28_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist32_excN_aSig_uid28_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist20_effSub_uid52_fpAddTest_q_7
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[6][0].ACLR
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[6][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist27_excI_bSig_uid41_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist33_excI_aSig_uid27_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:signRPostExc_uid139_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist18_fracGRS_uid84_fpAddTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist0_leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_selLSBs_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:rBi_uid100_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:regInputs_uid118_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist11_regInputs_uid118_fpAddTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:rInfOvf_uid121_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist16_aMinusA_uid87_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist31_excZ_bSig_uid17_uid37_fpAddTest_q_8
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist35_excZ_aSig_uid16_uid23_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add6|AddFP32_0002:addfp32_inst|dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7
clk => AddFP32_0002:addfp32_inst.clk
areset => AddFP32_0002:addfp32_inst.areset
a[0] => AddFP32_0002:addfp32_inst.a[0]
a[1] => AddFP32_0002:addfp32_inst.a[1]
a[2] => AddFP32_0002:addfp32_inst.a[2]
a[3] => AddFP32_0002:addfp32_inst.a[3]
a[4] => AddFP32_0002:addfp32_inst.a[4]
a[5] => AddFP32_0002:addfp32_inst.a[5]
a[6] => AddFP32_0002:addfp32_inst.a[6]
a[7] => AddFP32_0002:addfp32_inst.a[7]
a[8] => AddFP32_0002:addfp32_inst.a[8]
a[9] => AddFP32_0002:addfp32_inst.a[9]
a[10] => AddFP32_0002:addfp32_inst.a[10]
a[11] => AddFP32_0002:addfp32_inst.a[11]
a[12] => AddFP32_0002:addfp32_inst.a[12]
a[13] => AddFP32_0002:addfp32_inst.a[13]
a[14] => AddFP32_0002:addfp32_inst.a[14]
a[15] => AddFP32_0002:addfp32_inst.a[15]
a[16] => AddFP32_0002:addfp32_inst.a[16]
a[17] => AddFP32_0002:addfp32_inst.a[17]
a[18] => AddFP32_0002:addfp32_inst.a[18]
a[19] => AddFP32_0002:addfp32_inst.a[19]
a[20] => AddFP32_0002:addfp32_inst.a[20]
a[21] => AddFP32_0002:addfp32_inst.a[21]
a[22] => AddFP32_0002:addfp32_inst.a[22]
a[23] => AddFP32_0002:addfp32_inst.a[23]
a[24] => AddFP32_0002:addfp32_inst.a[24]
a[25] => AddFP32_0002:addfp32_inst.a[25]
a[26] => AddFP32_0002:addfp32_inst.a[26]
a[27] => AddFP32_0002:addfp32_inst.a[27]
a[28] => AddFP32_0002:addfp32_inst.a[28]
a[29] => AddFP32_0002:addfp32_inst.a[29]
a[30] => AddFP32_0002:addfp32_inst.a[30]
a[31] => AddFP32_0002:addfp32_inst.a[31]
b[0] => AddFP32_0002:addfp32_inst.b[0]
b[1] => AddFP32_0002:addfp32_inst.b[1]
b[2] => AddFP32_0002:addfp32_inst.b[2]
b[3] => AddFP32_0002:addfp32_inst.b[3]
b[4] => AddFP32_0002:addfp32_inst.b[4]
b[5] => AddFP32_0002:addfp32_inst.b[5]
b[6] => AddFP32_0002:addfp32_inst.b[6]
b[7] => AddFP32_0002:addfp32_inst.b[7]
b[8] => AddFP32_0002:addfp32_inst.b[8]
b[9] => AddFP32_0002:addfp32_inst.b[9]
b[10] => AddFP32_0002:addfp32_inst.b[10]
b[11] => AddFP32_0002:addfp32_inst.b[11]
b[12] => AddFP32_0002:addfp32_inst.b[12]
b[13] => AddFP32_0002:addfp32_inst.b[13]
b[14] => AddFP32_0002:addfp32_inst.b[14]
b[15] => AddFP32_0002:addfp32_inst.b[15]
b[16] => AddFP32_0002:addfp32_inst.b[16]
b[17] => AddFP32_0002:addfp32_inst.b[17]
b[18] => AddFP32_0002:addfp32_inst.b[18]
b[19] => AddFP32_0002:addfp32_inst.b[19]
b[20] => AddFP32_0002:addfp32_inst.b[20]
b[21] => AddFP32_0002:addfp32_inst.b[21]
b[22] => AddFP32_0002:addfp32_inst.b[22]
b[23] => AddFP32_0002:addfp32_inst.b[23]
b[24] => AddFP32_0002:addfp32_inst.b[24]
b[25] => AddFP32_0002:addfp32_inst.b[25]
b[26] => AddFP32_0002:addfp32_inst.b[26]
b[27] => AddFP32_0002:addfp32_inst.b[27]
b[28] => AddFP32_0002:addfp32_inst.b[28]
b[29] => AddFP32_0002:addfp32_inst.b[29]
b[30] => AddFP32_0002:addfp32_inst.b[30]
b[31] => AddFP32_0002:addfp32_inst.b[31]
q[0] <= AddFP32_0002:addfp32_inst.q[0]
q[1] <= AddFP32_0002:addfp32_inst.q[1]
q[2] <= AddFP32_0002:addfp32_inst.q[2]
q[3] <= AddFP32_0002:addfp32_inst.q[3]
q[4] <= AddFP32_0002:addfp32_inst.q[4]
q[5] <= AddFP32_0002:addfp32_inst.q[5]
q[6] <= AddFP32_0002:addfp32_inst.q[6]
q[7] <= AddFP32_0002:addfp32_inst.q[7]
q[8] <= AddFP32_0002:addfp32_inst.q[8]
q[9] <= AddFP32_0002:addfp32_inst.q[9]
q[10] <= AddFP32_0002:addfp32_inst.q[10]
q[11] <= AddFP32_0002:addfp32_inst.q[11]
q[12] <= AddFP32_0002:addfp32_inst.q[12]
q[13] <= AddFP32_0002:addfp32_inst.q[13]
q[14] <= AddFP32_0002:addfp32_inst.q[14]
q[15] <= AddFP32_0002:addfp32_inst.q[15]
q[16] <= AddFP32_0002:addfp32_inst.q[16]
q[17] <= AddFP32_0002:addfp32_inst.q[17]
q[18] <= AddFP32_0002:addfp32_inst.q[18]
q[19] <= AddFP32_0002:addfp32_inst.q[19]
q[20] <= AddFP32_0002:addfp32_inst.q[20]
q[21] <= AddFP32_0002:addfp32_inst.q[21]
q[22] <= AddFP32_0002:addfp32_inst.q[22]
q[23] <= AddFP32_0002:addfp32_inst.q[23]
q[24] <= AddFP32_0002:addfp32_inst.q[24]
q[25] <= AddFP32_0002:addfp32_inst.q[25]
q[26] <= AddFP32_0002:addfp32_inst.q[26]
q[27] <= AddFP32_0002:addfp32_inst.q[27]
q[28] <= AddFP32_0002:addfp32_inst.q[28]
q[29] <= AddFP32_0002:addfp32_inst.q[29]
q[30] <= AddFP32_0002:addfp32_inst.q[30]
q[31] <= AddFP32_0002:addfp32_inst.q[31]


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst
a[0] => bSig_uid17_fpAddTest_q.DATAB
a[0] => frac_aSig_uid22_fpAddTest_b[0].DATAA
a[0] => Add0.IN66
a[1] => bSig_uid17_fpAddTest_q.DATAB
a[1] => frac_aSig_uid22_fpAddTest_b[1].DATAA
a[1] => Add0.IN65
a[2] => bSig_uid17_fpAddTest_q.DATAB
a[2] => frac_aSig_uid22_fpAddTest_b[2].DATAA
a[2] => Add0.IN64
a[3] => bSig_uid17_fpAddTest_q.DATAB
a[3] => frac_aSig_uid22_fpAddTest_b[3].DATAA
a[3] => Add0.IN63
a[4] => bSig_uid17_fpAddTest_q.DATAB
a[4] => frac_aSig_uid22_fpAddTest_b[4].DATAA
a[4] => Add0.IN62
a[5] => bSig_uid17_fpAddTest_q.DATAB
a[5] => frac_aSig_uid22_fpAddTest_b[5].DATAA
a[5] => Add0.IN61
a[6] => bSig_uid17_fpAddTest_q.DATAB
a[6] => frac_aSig_uid22_fpAddTest_b[6].DATAA
a[6] => Add0.IN60
a[7] => bSig_uid17_fpAddTest_q.DATAB
a[7] => frac_aSig_uid22_fpAddTest_b[7].DATAA
a[7] => Add0.IN59
a[8] => bSig_uid17_fpAddTest_q.DATAB
a[8] => frac_aSig_uid22_fpAddTest_b[8].DATAA
a[8] => Add0.IN58
a[9] => bSig_uid17_fpAddTest_q.DATAB
a[9] => frac_aSig_uid22_fpAddTest_b[9].DATAA
a[9] => Add0.IN57
a[10] => bSig_uid17_fpAddTest_q.DATAB
a[10] => frac_aSig_uid22_fpAddTest_b[10].DATAA
a[10] => Add0.IN56
a[11] => bSig_uid17_fpAddTest_q.DATAB
a[11] => frac_aSig_uid22_fpAddTest_b[11].DATAA
a[11] => Add0.IN55
a[12] => bSig_uid17_fpAddTest_q.DATAB
a[12] => frac_aSig_uid22_fpAddTest_b[12].DATAA
a[12] => Add0.IN54
a[13] => bSig_uid17_fpAddTest_q.DATAB
a[13] => frac_aSig_uid22_fpAddTest_b[13].DATAA
a[13] => Add0.IN53
a[14] => bSig_uid17_fpAddTest_q.DATAB
a[14] => frac_aSig_uid22_fpAddTest_b[14].DATAA
a[14] => Add0.IN52
a[15] => bSig_uid17_fpAddTest_q.DATAB
a[15] => frac_aSig_uid22_fpAddTest_b[15].DATAA
a[15] => Add0.IN51
a[16] => bSig_uid17_fpAddTest_q.DATAB
a[16] => frac_aSig_uid22_fpAddTest_b[16].DATAA
a[16] => Add0.IN50
a[17] => bSig_uid17_fpAddTest_q.DATAB
a[17] => frac_aSig_uid22_fpAddTest_b[17].DATAA
a[17] => Add0.IN49
a[18] => bSig_uid17_fpAddTest_q.DATAB
a[18] => frac_aSig_uid22_fpAddTest_b[18].DATAA
a[18] => Add0.IN48
a[19] => bSig_uid17_fpAddTest_q.DATAB
a[19] => frac_aSig_uid22_fpAddTest_b[19].DATAA
a[19] => Add0.IN47
a[20] => bSig_uid17_fpAddTest_q.DATAB
a[20] => frac_aSig_uid22_fpAddTest_b[20].DATAA
a[20] => Add0.IN46
a[21] => bSig_uid17_fpAddTest_q.DATAB
a[21] => frac_aSig_uid22_fpAddTest_b[21].DATAA
a[21] => Add0.IN45
a[22] => bSig_uid17_fpAddTest_q.DATAB
a[22] => frac_aSig_uid22_fpAddTest_b[22].DATAA
a[22] => Add0.IN44
a[23] => bSig_uid17_fpAddTest_q.DATAB
a[23] => exp_aSig_uid21_fpAddTest_b[0].DATAA
a[23] => Add0.IN43
a[24] => bSig_uid17_fpAddTest_q.DATAB
a[24] => exp_aSig_uid21_fpAddTest_b[1].DATAA
a[24] => Add0.IN42
a[25] => bSig_uid17_fpAddTest_q.DATAB
a[25] => exp_aSig_uid21_fpAddTest_b[2].DATAA
a[25] => Add0.IN41
a[26] => bSig_uid17_fpAddTest_q.DATAB
a[26] => exp_aSig_uid21_fpAddTest_b[3].DATAA
a[26] => Add0.IN40
a[27] => bSig_uid17_fpAddTest_q.DATAB
a[27] => exp_aSig_uid21_fpAddTest_b[4].DATAA
a[27] => Add0.IN39
a[28] => bSig_uid17_fpAddTest_q.DATAB
a[28] => exp_aSig_uid21_fpAddTest_b[5].DATAA
a[28] => Add0.IN38
a[29] => bSig_uid17_fpAddTest_q.DATAB
a[29] => exp_aSig_uid21_fpAddTest_b[6].DATAA
a[29] => Add0.IN37
a[30] => bSig_uid17_fpAddTest_q.DATAB
a[30] => exp_aSig_uid21_fpAddTest_b[7].DATAA
a[30] => Add0.IN36
a[31] => bSig_uid17_fpAddTest_q.DATAB
a[31] => sigA_uid50_fpAddTest_b[0].DATAA
b[0] => bSig_uid17_fpAddTest_q.DATAA
b[0] => frac_aSig_uid22_fpAddTest_b[0].DATAB
b[0] => Add0.IN35
b[1] => bSig_uid17_fpAddTest_q.DATAA
b[1] => frac_aSig_uid22_fpAddTest_b[1].DATAB
b[1] => Add0.IN34
b[2] => bSig_uid17_fpAddTest_q.DATAA
b[2] => frac_aSig_uid22_fpAddTest_b[2].DATAB
b[2] => Add0.IN33
b[3] => bSig_uid17_fpAddTest_q.DATAA
b[3] => frac_aSig_uid22_fpAddTest_b[3].DATAB
b[3] => Add0.IN32
b[4] => bSig_uid17_fpAddTest_q.DATAA
b[4] => frac_aSig_uid22_fpAddTest_b[4].DATAB
b[4] => Add0.IN31
b[5] => bSig_uid17_fpAddTest_q.DATAA
b[5] => frac_aSig_uid22_fpAddTest_b[5].DATAB
b[5] => Add0.IN30
b[6] => bSig_uid17_fpAddTest_q.DATAA
b[6] => frac_aSig_uid22_fpAddTest_b[6].DATAB
b[6] => Add0.IN29
b[7] => bSig_uid17_fpAddTest_q.DATAA
b[7] => frac_aSig_uid22_fpAddTest_b[7].DATAB
b[7] => Add0.IN28
b[8] => bSig_uid17_fpAddTest_q.DATAA
b[8] => frac_aSig_uid22_fpAddTest_b[8].DATAB
b[8] => Add0.IN27
b[9] => bSig_uid17_fpAddTest_q.DATAA
b[9] => frac_aSig_uid22_fpAddTest_b[9].DATAB
b[9] => Add0.IN26
b[10] => bSig_uid17_fpAddTest_q.DATAA
b[10] => frac_aSig_uid22_fpAddTest_b[10].DATAB
b[10] => Add0.IN25
b[11] => bSig_uid17_fpAddTest_q.DATAA
b[11] => frac_aSig_uid22_fpAddTest_b[11].DATAB
b[11] => Add0.IN24
b[12] => bSig_uid17_fpAddTest_q.DATAA
b[12] => frac_aSig_uid22_fpAddTest_b[12].DATAB
b[12] => Add0.IN23
b[13] => bSig_uid17_fpAddTest_q.DATAA
b[13] => frac_aSig_uid22_fpAddTest_b[13].DATAB
b[13] => Add0.IN22
b[14] => bSig_uid17_fpAddTest_q.DATAA
b[14] => frac_aSig_uid22_fpAddTest_b[14].DATAB
b[14] => Add0.IN21
b[15] => bSig_uid17_fpAddTest_q.DATAA
b[15] => frac_aSig_uid22_fpAddTest_b[15].DATAB
b[15] => Add0.IN20
b[16] => bSig_uid17_fpAddTest_q.DATAA
b[16] => frac_aSig_uid22_fpAddTest_b[16].DATAB
b[16] => Add0.IN19
b[17] => bSig_uid17_fpAddTest_q.DATAA
b[17] => frac_aSig_uid22_fpAddTest_b[17].DATAB
b[17] => Add0.IN18
b[18] => bSig_uid17_fpAddTest_q.DATAA
b[18] => frac_aSig_uid22_fpAddTest_b[18].DATAB
b[18] => Add0.IN17
b[19] => bSig_uid17_fpAddTest_q.DATAA
b[19] => frac_aSig_uid22_fpAddTest_b[19].DATAB
b[19] => Add0.IN16
b[20] => bSig_uid17_fpAddTest_q.DATAA
b[20] => frac_aSig_uid22_fpAddTest_b[20].DATAB
b[20] => Add0.IN15
b[21] => bSig_uid17_fpAddTest_q.DATAA
b[21] => frac_aSig_uid22_fpAddTest_b[21].DATAB
b[21] => Add0.IN14
b[22] => bSig_uid17_fpAddTest_q.DATAA
b[22] => frac_aSig_uid22_fpAddTest_b[22].DATAB
b[22] => Add0.IN13
b[23] => bSig_uid17_fpAddTest_q.DATAA
b[23] => exp_aSig_uid21_fpAddTest_b[0].DATAB
b[23] => Add0.IN12
b[24] => bSig_uid17_fpAddTest_q.DATAA
b[24] => exp_aSig_uid21_fpAddTest_b[1].DATAB
b[24] => Add0.IN11
b[25] => bSig_uid17_fpAddTest_q.DATAA
b[25] => exp_aSig_uid21_fpAddTest_b[2].DATAB
b[25] => Add0.IN10
b[26] => bSig_uid17_fpAddTest_q.DATAA
b[26] => exp_aSig_uid21_fpAddTest_b[3].DATAB
b[26] => Add0.IN9
b[27] => bSig_uid17_fpAddTest_q.DATAA
b[27] => exp_aSig_uid21_fpAddTest_b[4].DATAB
b[27] => Add0.IN8
b[28] => bSig_uid17_fpAddTest_q.DATAA
b[28] => exp_aSig_uid21_fpAddTest_b[5].DATAB
b[28] => Add0.IN7
b[29] => bSig_uid17_fpAddTest_q.DATAA
b[29] => exp_aSig_uid21_fpAddTest_b[6].DATAB
b[29] => Add0.IN6
b[30] => bSig_uid17_fpAddTest_q.DATAA
b[30] => exp_aSig_uid21_fpAddTest_b[7].DATAB
b[30] => Add0.IN5
b[31] => bSig_uid17_fpAddTest_q.DATAA
b[31] => sigA_uid50_fpAddTest_b[0].DATAB
q[0] <= Mux241.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux240.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux239.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux238.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux237.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux236.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux235.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux234.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux233.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux232.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dspba_delay:signRPostExc_uid139_fpAddTest_delay.xout[0]
clk => dspba_delay:redist21_sigB_uid51_fpAddTest_b_2.clk
clk => excREnc_uid128_fpAddTest_q[0].CLK
clk => excREnc_uid128_fpAddTest_q[1].CLK
clk => excRZero_uid120_fpAddTest_q[0].CLK
clk => rndExpFrac_uid104_fpAddTest_o[1].CLK
clk => rndExpFrac_uid104_fpAddTest_o[2].CLK
clk => rndExpFrac_uid104_fpAddTest_o[3].CLK
clk => rndExpFrac_uid104_fpAddTest_o[4].CLK
clk => rndExpFrac_uid104_fpAddTest_o[5].CLK
clk => rndExpFrac_uid104_fpAddTest_o[6].CLK
clk => rndExpFrac_uid104_fpAddTest_o[7].CLK
clk => rndExpFrac_uid104_fpAddTest_o[8].CLK
clk => rndExpFrac_uid104_fpAddTest_o[9].CLK
clk => rndExpFrac_uid104_fpAddTest_o[10].CLK
clk => rndExpFrac_uid104_fpAddTest_o[11].CLK
clk => rndExpFrac_uid104_fpAddTest_o[12].CLK
clk => rndExpFrac_uid104_fpAddTest_o[13].CLK
clk => rndExpFrac_uid104_fpAddTest_o[14].CLK
clk => rndExpFrac_uid104_fpAddTest_o[15].CLK
clk => rndExpFrac_uid104_fpAddTest_o[16].CLK
clk => rndExpFrac_uid104_fpAddTest_o[17].CLK
clk => rndExpFrac_uid104_fpAddTest_o[18].CLK
clk => rndExpFrac_uid104_fpAddTest_o[19].CLK
clk => rndExpFrac_uid104_fpAddTest_o[20].CLK
clk => rndExpFrac_uid104_fpAddTest_o[21].CLK
clk => rndExpFrac_uid104_fpAddTest_o[22].CLK
clk => rndExpFrac_uid104_fpAddTest_o[23].CLK
clk => rndExpFrac_uid104_fpAddTest_o[24].CLK
clk => rndExpFrac_uid104_fpAddTest_o[25].CLK
clk => rndExpFrac_uid104_fpAddTest_o[26].CLK
clk => rndExpFrac_uid104_fpAddTest_o[27].CLK
clk => rndExpFrac_uid104_fpAddTest_o[28].CLK
clk => rndExpFrac_uid104_fpAddTest_o[29].CLK
clk => rndExpFrac_uid104_fpAddTest_o[30].CLK
clk => rndExpFrac_uid104_fpAddTest_o[31].CLK
clk => rndExpFrac_uid104_fpAddTest_o[32].CLK
clk => rndExpFrac_uid104_fpAddTest_o[33].CLK
clk => expPostNorm_uid92_fpAddTest_o[0].CLK
clk => expPostNorm_uid92_fpAddTest_o[1].CLK
clk => expPostNorm_uid92_fpAddTest_o[2].CLK
clk => expPostNorm_uid92_fpAddTest_o[3].CLK
clk => expPostNorm_uid92_fpAddTest_o[4].CLK
clk => expPostNorm_uid92_fpAddTest_o[5].CLK
clk => expPostNorm_uid92_fpAddTest_o[6].CLK
clk => expPostNorm_uid92_fpAddTest_o[7].CLK
clk => expPostNorm_uid92_fpAddTest_o[8].CLK
clk => expPostNorm_uid92_fpAddTest_o[9].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[0].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[1].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[2].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[3].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[4].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[5].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[6].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[7].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[8].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[9].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[10].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[11].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[12].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[13].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[14].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[15].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[16].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[17].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[18].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[19].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[20].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[21].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[22].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[23].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[24].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[25].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[26].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[0].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[1].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[2].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[3].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[4].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[5].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[6].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[7].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[8].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[9].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[10].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[11].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[12].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[13].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[14].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[15].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[16].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[17].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[18].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[19].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[20].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[21].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[22].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[23].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[24].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[25].CLK
clk => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[26].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[0].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[1].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[2].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[3].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[4].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[5].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[6].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[7].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[8].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[9].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[10].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[11].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[12].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[13].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[14].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[15].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[16].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[17].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[18].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[19].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[20].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[21].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[22].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[23].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[24].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[25].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[26].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[27].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[28].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[29].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[30].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[31].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[32].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[33].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[34].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[35].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[36].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[37].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[38].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[39].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[40].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[41].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[42].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[43].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[44].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[45].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[46].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[47].CLK
clk => r_uid230_alignmentShifter_uid64_fpAddTest_q[48].CLK
clk => shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_o[10].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[0].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[1].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[2].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[3].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[4].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[5].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[6].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[7].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[8].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[9].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[10].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[11].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[12].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[13].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[14].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[15].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[16].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[17].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[18].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[19].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[20].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[21].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[22].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[23].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[24].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[25].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[26].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[27].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[28].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[29].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[30].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[31].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[32].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[33].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[34].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[35].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[36].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[37].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[38].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[39].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[40].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[41].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[42].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[43].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[44].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[45].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[46].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[47].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[48].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[0].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[1].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[2].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[3].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[4].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[5].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[6].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[7].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[8].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[9].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[10].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[11].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[12].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[13].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[14].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[15].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[16].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[17].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[18].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[19].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[20].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[21].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[22].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[23].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[24].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[25].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[26].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[27].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[28].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[29].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[30].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[31].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[32].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[33].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[34].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[35].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[36].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[37].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[38].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[39].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[40].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[41].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[42].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[43].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[44].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[45].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[46].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[47].CLK
clk => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[48].CLK
clk => shiftedOut_uid63_fpAddTest_o[10].CLK
clk => bSig_uid17_fpAddTest_q[0].CLK
clk => bSig_uid17_fpAddTest_q[1].CLK
clk => bSig_uid17_fpAddTest_q[2].CLK
clk => bSig_uid17_fpAddTest_q[3].CLK
clk => bSig_uid17_fpAddTest_q[4].CLK
clk => bSig_uid17_fpAddTest_q[5].CLK
clk => bSig_uid17_fpAddTest_q[6].CLK
clk => bSig_uid17_fpAddTest_q[7].CLK
clk => bSig_uid17_fpAddTest_q[8].CLK
clk => bSig_uid17_fpAddTest_q[9].CLK
clk => bSig_uid17_fpAddTest_q[10].CLK
clk => bSig_uid17_fpAddTest_q[11].CLK
clk => bSig_uid17_fpAddTest_q[12].CLK
clk => bSig_uid17_fpAddTest_q[13].CLK
clk => bSig_uid17_fpAddTest_q[14].CLK
clk => bSig_uid17_fpAddTest_q[15].CLK
clk => bSig_uid17_fpAddTest_q[16].CLK
clk => bSig_uid17_fpAddTest_q[17].CLK
clk => bSig_uid17_fpAddTest_q[18].CLK
clk => bSig_uid17_fpAddTest_q[19].CLK
clk => bSig_uid17_fpAddTest_q[20].CLK
clk => bSig_uid17_fpAddTest_q[21].CLK
clk => bSig_uid17_fpAddTest_q[22].CLK
clk => bSig_uid17_fpAddTest_q[23].CLK
clk => bSig_uid17_fpAddTest_q[24].CLK
clk => bSig_uid17_fpAddTest_q[25].CLK
clk => bSig_uid17_fpAddTest_q[26].CLK
clk => bSig_uid17_fpAddTest_q[27].CLK
clk => bSig_uid17_fpAddTest_q[28].CLK
clk => bSig_uid17_fpAddTest_q[29].CLK
clk => bSig_uid17_fpAddTest_q[30].CLK
clk => bSig_uid17_fpAddTest_q[31].CLK
clk => dspba_delay:redist23_sigA_uid50_fpAddTest_b_3.clk
clk => dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1.clk
clk => dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2.clk
clk => dspba_delay:redist1_rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_selLSBs_merged_bit_select_c_1.clk
clk => dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay.clk
clk => dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4.clk
clk => dspba_delay:effSubInvSticky_uid74_fpAddTest_delay.clk
clk => dspba_delay:invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay.clk
clk => dspba_delay:vCount_uid152_lzCountVal_uid85_fpAddTest_delay.clk
clk => dspba_delay:redist8_vCount_uid152_lzCountVal_uid85_fpAddTest_q_2.clk
clk => dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1.clk
clk => dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1.clk
clk => dspba_delay:redist6_vCount_uid160_lzCountVal_uid85_fpAddTest_q_1.clk
clk => dspba_delay:vCount_uid166_lzCountVal_uid85_fpAddTest_delay.clk
clk => dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:redist3_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b_1.clk
clk => dspba_delay:aMinusA_uid87_fpAddTest_delay.clk
clk => dspba_delay:redist24_sigA_uid50_fpAddTest_b_7.clk
clk => dspba_delay:excR_bSig_uid45_fpAddTest_delay.clk
clk => dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6.clk
clk => dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6.clk
clk => dspba_delay:expXIsMax_uid24_fpAddTest_delay.clk
clk => dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay.clk
clk => dspba_delay:redist22_sigB_uid51_fpAddTest_b_6.clk
clk => dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid39_fpAddTest_delay.clk
clk => dspba_delay:redist28_fracXIsZero_uid39_fpAddTest_q_6.clk
clk => dspba_delay:redist29_expXIsMax_uid38_fpAddTest_q_6.clk
clk => dspba_delay:fracXIsZero_uid25_fpAddTest_delay.clk
clk => dspba_delay:redist34_fracXIsZero_uid25_fpAddTest_q_3.clk
clk => dspba_delay:signRInfRZRReg_uid137_fpAddTest_delay.clk
clk => dspba_delay:redist10_signRInfRZRReg_uid137_fpAddTest_q_3.clk
clk => dspba_delay:excN_bSig_uid42_fpAddTest_delay.clk
clk => dspba_delay:redist26_excN_bSig_uid42_fpAddTest_q_3.clk
clk => dspba_delay:excN_aSig_uid28_fpAddTest_delay.clk
clk => dspba_delay:redist32_excN_aSig_uid28_fpAddTest_q_3.clk
clk => dspba_delay:redist20_effSub_uid52_fpAddTest_q_7.clk
clk => dspba_delay:redist27_excI_bSig_uid41_fpAddTest_q_3.clk
clk => dspba_delay:redist33_excI_aSig_uid27_fpAddTest_q_3.clk
clk => dspba_delay:signRPostExc_uid139_fpAddTest_delay.clk
clk => dspba_delay:redist18_fracGRS_uid84_fpAddTest_q_2.clk
clk => dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1.clk
clk => dspba_delay:redist0_leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_selLSBs_merged_bit_select_c_1.clk
clk => dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:rBi_uid100_fpAddTest_delay.clk
clk => dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2.clk
clk => dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1.clk
clk => dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2.clk
clk => dspba_delay:regInputs_uid118_fpAddTest_delay.clk
clk => dspba_delay:redist11_regInputs_uid118_fpAddTest_q_2.clk
clk => dspba_delay:rInfOvf_uid121_fpAddTest_delay.clk
clk => dspba_delay:redist16_aMinusA_uid87_fpAddTest_q_3.clk
clk => dspba_delay:redist31_excZ_bSig_uid17_uid37_fpAddTest_q_8.clk
clk => dspba_delay:redist35_excZ_aSig_uid16_uid23_fpAddTest_q_3.clk
clk => dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2.clk
areset => dspba_delay:redist21_sigB_uid51_fpAddTest_b_2.aclr
areset => excREnc_uid128_fpAddTest_q[0].PRESET
areset => excREnc_uid128_fpAddTest_q[1].ACLR
areset => excRZero_uid120_fpAddTest_q[0].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[1].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[2].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[3].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[4].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[5].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[6].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[7].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[8].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[9].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[10].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[11].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[12].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[13].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[14].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[15].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[16].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[17].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[18].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[19].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[20].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[21].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[22].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[23].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[24].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[25].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[26].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[27].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[28].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[29].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[30].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[31].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[32].ACLR
areset => rndExpFrac_uid104_fpAddTest_o[33].ACLR
areset => expPostNorm_uid92_fpAddTest_o[0].ACLR
areset => expPostNorm_uid92_fpAddTest_o[1].ACLR
areset => expPostNorm_uid92_fpAddTest_o[2].ACLR
areset => expPostNorm_uid92_fpAddTest_o[3].ACLR
areset => expPostNorm_uid92_fpAddTest_o[4].ACLR
areset => expPostNorm_uid92_fpAddTest_o[5].ACLR
areset => expPostNorm_uid92_fpAddTest_o[6].ACLR
areset => expPostNorm_uid92_fpAddTest_o[7].ACLR
areset => expPostNorm_uid92_fpAddTest_o[8].ACLR
areset => expPostNorm_uid92_fpAddTest_o[9].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[0].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[1].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[2].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[3].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[4].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[5].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[6].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[7].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[8].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[9].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[10].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[11].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[12].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[13].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[14].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[15].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[16].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[17].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[18].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[19].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[20].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[21].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[22].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[23].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[24].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[25].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_0_q[26].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[0].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[1].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[2].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[3].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[4].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[5].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[6].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[7].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[8].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[9].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[10].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[11].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[12].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[13].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[14].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[15].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[16].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[17].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[18].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[19].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[20].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[21].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[22].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[23].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[24].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[25].ACLR
areset => leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_msplit_1_q[26].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[0].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[1].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[2].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[3].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[4].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[5].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[6].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[7].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[8].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[9].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[10].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[11].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[12].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[13].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[14].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[15].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[16].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[17].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[18].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[19].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[20].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[21].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[22].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[23].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[24].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[25].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[26].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[27].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[28].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[29].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[30].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[31].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[32].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[33].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[34].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[35].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[36].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[37].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[38].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[39].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[40].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[41].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[42].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[43].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[44].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[45].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[46].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[47].ACLR
areset => r_uid230_alignmentShifter_uid64_fpAddTest_q[48].ACLR
areset => shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_o[10].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[0].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[1].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[2].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[3].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[4].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[5].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[6].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[7].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[8].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[9].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[10].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[11].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[12].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[13].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[14].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[15].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[16].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[17].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[18].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[19].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[20].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[21].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[22].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[23].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[24].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[25].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[26].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[27].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[28].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[29].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[30].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[31].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[32].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[33].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[34].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[35].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[36].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[37].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[38].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[39].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[40].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[41].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[42].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[43].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[44].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[45].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[46].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[47].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_0_q[48].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[0].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[1].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[2].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[3].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[4].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[5].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[6].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[7].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[8].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[9].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[10].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[11].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[12].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[13].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[14].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[15].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[16].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[17].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[18].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[19].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[20].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[21].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[22].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[23].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[24].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[25].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[26].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[27].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[28].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[29].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[30].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[31].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[32].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[33].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[34].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[35].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[36].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[37].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[38].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[39].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[40].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[41].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[42].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[43].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[44].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[45].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[46].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[47].ACLR
areset => rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_msplit_1_q[48].ACLR
areset => shiftedOut_uid63_fpAddTest_o[10].ACLR
areset => bSig_uid17_fpAddTest_q[0].ACLR
areset => bSig_uid17_fpAddTest_q[1].ACLR
areset => bSig_uid17_fpAddTest_q[2].ACLR
areset => bSig_uid17_fpAddTest_q[3].ACLR
areset => bSig_uid17_fpAddTest_q[4].ACLR
areset => bSig_uid17_fpAddTest_q[5].ACLR
areset => bSig_uid17_fpAddTest_q[6].ACLR
areset => bSig_uid17_fpAddTest_q[7].ACLR
areset => bSig_uid17_fpAddTest_q[8].ACLR
areset => bSig_uid17_fpAddTest_q[9].ACLR
areset => bSig_uid17_fpAddTest_q[10].ACLR
areset => bSig_uid17_fpAddTest_q[11].ACLR
areset => bSig_uid17_fpAddTest_q[12].ACLR
areset => bSig_uid17_fpAddTest_q[13].ACLR
areset => bSig_uid17_fpAddTest_q[14].ACLR
areset => bSig_uid17_fpAddTest_q[15].ACLR
areset => bSig_uid17_fpAddTest_q[16].ACLR
areset => bSig_uid17_fpAddTest_q[17].ACLR
areset => bSig_uid17_fpAddTest_q[18].ACLR
areset => bSig_uid17_fpAddTest_q[19].ACLR
areset => bSig_uid17_fpAddTest_q[20].ACLR
areset => bSig_uid17_fpAddTest_q[21].ACLR
areset => bSig_uid17_fpAddTest_q[22].ACLR
areset => bSig_uid17_fpAddTest_q[23].ACLR
areset => bSig_uid17_fpAddTest_q[24].ACLR
areset => bSig_uid17_fpAddTest_q[25].ACLR
areset => bSig_uid17_fpAddTest_q[26].ACLR
areset => bSig_uid17_fpAddTest_q[27].ACLR
areset => bSig_uid17_fpAddTest_q[28].ACLR
areset => bSig_uid17_fpAddTest_q[29].ACLR
areset => bSig_uid17_fpAddTest_q[30].ACLR
areset => bSig_uid17_fpAddTest_q[31].ACLR
areset => dspba_delay:redist23_sigA_uid50_fpAddTest_b_3.aclr
areset => dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1.aclr
areset => dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2.aclr
areset => dspba_delay:redist1_rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_selLSBs_merged_bit_select_c_1.aclr
areset => dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay.aclr
areset => dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4.aclr
areset => dspba_delay:effSubInvSticky_uid74_fpAddTest_delay.aclr
areset => dspba_delay:invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay.aclr
areset => dspba_delay:vCount_uid152_lzCountVal_uid85_fpAddTest_delay.aclr
areset => dspba_delay:redist8_vCount_uid152_lzCountVal_uid85_fpAddTest_q_2.aclr
areset => dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1.aclr
areset => dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1.aclr
areset => dspba_delay:redist6_vCount_uid160_lzCountVal_uid85_fpAddTest_q_1.aclr
areset => dspba_delay:vCount_uid166_lzCountVal_uid85_fpAddTest_delay.aclr
areset => dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:redist3_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b_1.aclr
areset => dspba_delay:aMinusA_uid87_fpAddTest_delay.aclr
areset => dspba_delay:redist24_sigA_uid50_fpAddTest_b_7.aclr
areset => dspba_delay:excR_bSig_uid45_fpAddTest_delay.aclr
areset => dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6.aclr
areset => dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6.aclr
areset => dspba_delay:expXIsMax_uid24_fpAddTest_delay.aclr
areset => dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay.aclr
areset => dspba_delay:redist22_sigB_uid51_fpAddTest_b_6.aclr
areset => dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid39_fpAddTest_delay.aclr
areset => dspba_delay:redist28_fracXIsZero_uid39_fpAddTest_q_6.aclr
areset => dspba_delay:redist29_expXIsMax_uid38_fpAddTest_q_6.aclr
areset => dspba_delay:fracXIsZero_uid25_fpAddTest_delay.aclr
areset => dspba_delay:redist34_fracXIsZero_uid25_fpAddTest_q_3.aclr
areset => dspba_delay:signRInfRZRReg_uid137_fpAddTest_delay.aclr
areset => dspba_delay:redist10_signRInfRZRReg_uid137_fpAddTest_q_3.aclr
areset => dspba_delay:excN_bSig_uid42_fpAddTest_delay.aclr
areset => dspba_delay:redist26_excN_bSig_uid42_fpAddTest_q_3.aclr
areset => dspba_delay:excN_aSig_uid28_fpAddTest_delay.aclr
areset => dspba_delay:redist32_excN_aSig_uid28_fpAddTest_q_3.aclr
areset => dspba_delay:redist20_effSub_uid52_fpAddTest_q_7.aclr
areset => dspba_delay:redist27_excI_bSig_uid41_fpAddTest_q_3.aclr
areset => dspba_delay:redist33_excI_aSig_uid27_fpAddTest_q_3.aclr
areset => dspba_delay:signRPostExc_uid139_fpAddTest_delay.aclr
areset => dspba_delay:redist18_fracGRS_uid84_fpAddTest_q_2.aclr
areset => dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1.aclr
areset => dspba_delay:redist0_leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_selLSBs_merged_bit_select_c_1.aclr
areset => dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:rBi_uid100_fpAddTest_delay.aclr
areset => dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2.aclr
areset => dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1.aclr
areset => dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2.aclr
areset => dspba_delay:regInputs_uid118_fpAddTest_delay.aclr
areset => dspba_delay:redist11_regInputs_uid118_fpAddTest_q_2.aclr
areset => dspba_delay:rInfOvf_uid121_fpAddTest_delay.aclr
areset => dspba_delay:redist16_aMinusA_uid87_fpAddTest_q_3.aclr
areset => dspba_delay:redist31_excZ_bSig_uid17_uid37_fpAddTest_q_8.aclr
areset => dspba_delay:redist35_excZ_aSig_uid16_uid23_fpAddTest_q_3.aclr
areset => dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2.aclr


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist21_sigB_uid51_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist23_sigA_uid50_fpAddTest_b_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist37_exp_aSig_uid21_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist19_shiftedOut_uid63_fpAddTest_c_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist1_rightShiftStage0_uid205_alignmentShifter_uid64_fpAddTest_selLSBs_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist5_rightShiftStageSel5Dto3_uid204_alignmentShifter_uid64_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:fracBAddOpPostXor_uid81_fpAddTest_delay
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist36_frac_aSig_uid22_fpAddTest_b_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
clk => delay_signals[2][16].CLK
clk => delay_signals[2][17].CLK
clk => delay_signals[2][18].CLK
clk => delay_signals[2][19].CLK
clk => delay_signals[2][20].CLK
clk => delay_signals[2][21].CLK
clk => delay_signals[2][22].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[3][8].CLK
clk => delay_signals[3][9].CLK
clk => delay_signals[3][10].CLK
clk => delay_signals[3][11].CLK
clk => delay_signals[3][12].CLK
clk => delay_signals[3][13].CLK
clk => delay_signals[3][14].CLK
clk => delay_signals[3][15].CLK
clk => delay_signals[3][16].CLK
clk => delay_signals[3][17].CLK
clk => delay_signals[3][18].CLK
clk => delay_signals[3][19].CLK
clk => delay_signals[3][20].CLK
clk => delay_signals[3][21].CLK
clk => delay_signals[3][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
aclr => delay_signals[2][16].ACLR
aclr => delay_signals[2][17].ACLR
aclr => delay_signals[2][18].ACLR
aclr => delay_signals[2][19].ACLR
aclr => delay_signals[2][20].ACLR
aclr => delay_signals[2][21].ACLR
aclr => delay_signals[2][22].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[3][8].ACLR
aclr => delay_signals[3][9].ACLR
aclr => delay_signals[3][10].ACLR
aclr => delay_signals[3][11].ACLR
aclr => delay_signals[3][12].ACLR
aclr => delay_signals[3][13].ACLR
aclr => delay_signals[3][14].ACLR
aclr => delay_signals[3][15].ACLR
aclr => delay_signals[3][16].ACLR
aclr => delay_signals[3][17].ACLR
aclr => delay_signals[3][18].ACLR
aclr => delay_signals[3][19].ACLR
aclr => delay_signals[3][20].ACLR
aclr => delay_signals[3][21].ACLR
aclr => delay_signals[3][22].ACLR
ena => delay_signals[3][22].ENA
ena => delay_signals[3][21].ENA
ena => delay_signals[3][20].ENA
ena => delay_signals[3][19].ENA
ena => delay_signals[3][18].ENA
ena => delay_signals[3][17].ENA
ena => delay_signals[3][16].ENA
ena => delay_signals[3][15].ENA
ena => delay_signals[3][14].ENA
ena => delay_signals[3][13].ENA
ena => delay_signals[3][12].ENA
ena => delay_signals[3][11].ENA
ena => delay_signals[3][10].ENA
ena => delay_signals[3][9].ENA
ena => delay_signals[3][8].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][22].ENA
ena => delay_signals[2][21].ENA
ena => delay_signals[2][20].ENA
ena => delay_signals[2][19].ENA
ena => delay_signals[2][18].ENA
ena => delay_signals[2][17].ENA
ena => delay_signals[2][16].ENA
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xin[1] => delay_signals[3][1].DATAIN
xin[2] => delay_signals[3][2].DATAIN
xin[3] => delay_signals[3][3].DATAIN
xin[4] => delay_signals[3][4].DATAIN
xin[5] => delay_signals[3][5].DATAIN
xin[6] => delay_signals[3][6].DATAIN
xin[7] => delay_signals[3][7].DATAIN
xin[8] => delay_signals[3][8].DATAIN
xin[9] => delay_signals[3][9].DATAIN
xin[10] => delay_signals[3][10].DATAIN
xin[11] => delay_signals[3][11].DATAIN
xin[12] => delay_signals[3][12].DATAIN
xin[13] => delay_signals[3][13].DATAIN
xin[14] => delay_signals[3][14].DATAIN
xin[15] => delay_signals[3][15].DATAIN
xin[16] => delay_signals[3][16].DATAIN
xin[17] => delay_signals[3][17].DATAIN
xin[18] => delay_signals[3][18].DATAIN
xin[19] => delay_signals[3][19].DATAIN
xin[20] => delay_signals[3][20].DATAIN
xin[21] => delay_signals[3][21].DATAIN
xin[22] => delay_signals[3][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:effSubInvSticky_uid74_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:vCount_uid152_lzCountVal_uid85_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist8_vCount_uid152_lzCountVal_uid85_fpAddTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist17_fracGRS_uid84_fpAddTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist9_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist6_vCount_uid160_lzCountVal_uid85_fpAddTest_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:vCount_uid166_lzCountVal_uid85_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist4_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist3_rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:aMinusA_uid87_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist24_sigA_uid50_fpAddTest_b_7
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:excR_bSig_uid45_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist25_excR_bSig_uid45_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist38_exp_aSig_uid21_fpAddTest_b_6
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[4][1].CLK
clk => delay_signals[4][2].CLK
clk => delay_signals[4][3].CLK
clk => delay_signals[4][4].CLK
clk => delay_signals[4][5].CLK
clk => delay_signals[4][6].CLK
clk => delay_signals[4][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[4][1].ACLR
aclr => delay_signals[4][2].ACLR
aclr => delay_signals[4][3].ACLR
aclr => delay_signals[4][4].ACLR
aclr => delay_signals[4][5].ACLR
aclr => delay_signals[4][6].ACLR
aclr => delay_signals[4][7].ACLR
ena => delay_signals[4][7].ENA
ena => delay_signals[4][6].ENA
ena => delay_signals[4][5].ENA
ena => delay_signals[4][4].ENA
ena => delay_signals[4][3].ENA
ena => delay_signals[4][2].ENA
ena => delay_signals[4][1].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xin[1] => delay_signals[4][1].DATAIN
xin[2] => delay_signals[4][2].DATAIN
xin[3] => delay_signals[4][3].DATAIN
xin[4] => delay_signals[4][4].DATAIN
xin[5] => delay_signals[4][5].DATAIN
xin[6] => delay_signals[4][6].DATAIN
xin[7] => delay_signals[4][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:expXIsMax_uid24_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist22_sigB_uid51_fpAddTest_b_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist30_excZ_bSig_uid17_uid37_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:fracXIsZero_uid39_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist28_fracXIsZero_uid39_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist29_expXIsMax_uid38_fpAddTest_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:fracXIsZero_uid25_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist34_fracXIsZero_uid25_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:signRInfRZRReg_uid137_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist10_signRInfRZRReg_uid137_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:excN_bSig_uid42_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist26_excN_bSig_uid42_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:excN_aSig_uid28_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist32_excN_aSig_uid28_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist20_effSub_uid52_fpAddTest_q_7
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[6][0].ACLR
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[6][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist27_excI_bSig_uid41_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist33_excI_aSig_uid27_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:signRPostExc_uid139_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist18_fracGRS_uid84_fpAddTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist7_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist0_leftShiftStage0_uid254_fracPostNormExt_uid88_fpAddTest_selLSBs_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist2_leftShiftStageSel4Dto2_uid253_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:rBi_uid100_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist15_expPostNorm_uid92_fpAddTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist14_fracPostNormRndRange_uid102_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist12_expRPreExc_uid117_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:regInputs_uid118_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist11_regInputs_uid118_fpAddTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:rInfOvf_uid121_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist16_aMinusA_uid87_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist31_excZ_bSig_uid17_uid37_fpAddTest_q_8
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist35_excZ_aSig_uid16_uid23_fpAddTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|fir:fir1|Datapath:FIR|AddFP32:add7|AddFP32_0002:addfp32_inst|dspba_delay:redist13_fracRPreExc_uid116_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|ROM:rom1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
rden => altsyncram:altsyncram_component.rden_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|fir_filter|ROM:rom1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_v9u3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v9u3:auto_generated.address_a[0]
address_a[1] => altsyncram_v9u3:auto_generated.address_a[1]
address_a[2] => altsyncram_v9u3:auto_generated.address_a[2]
address_a[3] => altsyncram_v9u3:auto_generated.address_a[3]
address_a[4] => altsyncram_v9u3:auto_generated.address_a[4]
address_a[5] => altsyncram_v9u3:auto_generated.address_a[5]
address_a[6] => altsyncram_v9u3:auto_generated.address_a[6]
address_a[7] => altsyncram_v9u3:auto_generated.address_a[7]
address_a[8] => altsyncram_v9u3:auto_generated.address_a[8]
address_a[9] => altsyncram_v9u3:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v9u3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v9u3:auto_generated.q_a[0]
q_a[1] <= altsyncram_v9u3:auto_generated.q_a[1]
q_a[2] <= altsyncram_v9u3:auto_generated.q_a[2]
q_a[3] <= altsyncram_v9u3:auto_generated.q_a[3]
q_a[4] <= altsyncram_v9u3:auto_generated.q_a[4]
q_a[5] <= altsyncram_v9u3:auto_generated.q_a[5]
q_a[6] <= altsyncram_v9u3:auto_generated.q_a[6]
q_a[7] <= altsyncram_v9u3:auto_generated.q_a[7]
q_a[8] <= altsyncram_v9u3:auto_generated.q_a[8]
q_a[9] <= altsyncram_v9u3:auto_generated.q_a[9]
q_a[10] <= altsyncram_v9u3:auto_generated.q_a[10]
q_a[11] <= altsyncram_v9u3:auto_generated.q_a[11]
q_a[12] <= altsyncram_v9u3:auto_generated.q_a[12]
q_a[13] <= altsyncram_v9u3:auto_generated.q_a[13]
q_a[14] <= altsyncram_v9u3:auto_generated.q_a[14]
q_a[15] <= altsyncram_v9u3:auto_generated.q_a[15]
q_a[16] <= altsyncram_v9u3:auto_generated.q_a[16]
q_a[17] <= altsyncram_v9u3:auto_generated.q_a[17]
q_a[18] <= altsyncram_v9u3:auto_generated.q_a[18]
q_a[19] <= altsyncram_v9u3:auto_generated.q_a[19]
q_a[20] <= altsyncram_v9u3:auto_generated.q_a[20]
q_a[21] <= altsyncram_v9u3:auto_generated.q_a[21]
q_a[22] <= altsyncram_v9u3:auto_generated.q_a[22]
q_a[23] <= altsyncram_v9u3:auto_generated.q_a[23]
q_a[24] <= altsyncram_v9u3:auto_generated.q_a[24]
q_a[25] <= altsyncram_v9u3:auto_generated.q_a[25]
q_a[26] <= altsyncram_v9u3:auto_generated.q_a[26]
q_a[27] <= altsyncram_v9u3:auto_generated.q_a[27]
q_a[28] <= altsyncram_v9u3:auto_generated.q_a[28]
q_a[29] <= altsyncram_v9u3:auto_generated.q_a[29]
q_a[30] <= altsyncram_v9u3:auto_generated.q_a[30]
q_a[31] <= altsyncram_v9u3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fir_filter|ROM:rom1|altsyncram:altsyncram_component|altsyncram_v9u3:auto_generated
address_a[0] => altsyncram_6tu2:altsyncram1.address_a[0]
address_a[1] => altsyncram_6tu2:altsyncram1.address_a[1]
address_a[2] => altsyncram_6tu2:altsyncram1.address_a[2]
address_a[3] => altsyncram_6tu2:altsyncram1.address_a[3]
address_a[4] => altsyncram_6tu2:altsyncram1.address_a[4]
address_a[5] => altsyncram_6tu2:altsyncram1.address_a[5]
address_a[6] => altsyncram_6tu2:altsyncram1.address_a[6]
address_a[7] => altsyncram_6tu2:altsyncram1.address_a[7]
address_a[8] => altsyncram_6tu2:altsyncram1.address_a[8]
address_a[9] => altsyncram_6tu2:altsyncram1.address_a[9]
clock0 => altsyncram_6tu2:altsyncram1.clock0
q_a[0] <= altsyncram_6tu2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_6tu2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_6tu2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_6tu2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_6tu2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_6tu2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_6tu2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_6tu2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_6tu2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_6tu2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_6tu2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_6tu2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_6tu2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_6tu2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_6tu2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_6tu2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_6tu2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_6tu2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_6tu2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_6tu2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_6tu2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_6tu2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_6tu2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_6tu2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_6tu2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_6tu2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_6tu2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_6tu2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_6tu2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_6tu2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_6tu2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_6tu2:altsyncram1.q_a[31]
rden_a => altsyncram_6tu2:altsyncram1.rden_a


|fir_filter|ROM:rom1|altsyncram:altsyncram_component|altsyncram_v9u3:auto_generated|altsyncram_6tu2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
rden_a => ram_block3a16.PORTARE
rden_a => ram_block3a17.PORTARE
rden_a => ram_block3a18.PORTARE
rden_a => ram_block3a19.PORTARE
rden_a => ram_block3a20.PORTARE
rden_a => ram_block3a21.PORTARE
rden_a => ram_block3a22.PORTARE
rden_a => ram_block3a23.PORTARE
rden_a => ram_block3a24.PORTARE
rden_a => ram_block3a25.PORTARE
rden_a => ram_block3a26.PORTARE
rden_a => ram_block3a27.PORTARE
rden_a => ram_block3a28.PORTARE
rden_a => ram_block3a29.PORTARE
rden_a => ram_block3a30.PORTARE
rden_a => ram_block3a31.PORTARE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|fir_filter|ROM:rom1|altsyncram:altsyncram_component|altsyncram_v9u3:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|fir_filter|ROM:rom1|altsyncram:altsyncram_component|altsyncram_v9u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|fir_filter|ROM:rom1|altsyncram:altsyncram_component|altsyncram_v9u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|fir_filter|ROM:rom1|altsyncram:altsyncram_component|altsyncram_v9u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|address_generator:ramgenerator
ingenerate => ~NO_FANOUT~
reset => address[0].ACLR
reset => address[1].ACLR
reset => address[2].ACLR
reset => address[3].ACLR
reset => address[4].ACLR
reset => address[5].ACLR
reset => address[6].ACLR
reset => address[7].ACLR
reset => address[8].ACLR
reset => address[9].ACLR
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => address[9].CLK
decodedaddress[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
decodedaddress[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
decodedaddress[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
decodedaddress[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
decodedaddress[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
decodedaddress[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
decodedaddress[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
decodedaddress[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
decodedaddress[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
decodedaddress[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|address_generator:romgenerator
ingenerate => ~NO_FANOUT~
reset => address[0].ACLR
reset => address[1].ACLR
reset => address[2].ACLR
reset => address[3].ACLR
reset => address[4].ACLR
reset => address[5].ACLR
reset => address[6].ACLR
reset => address[7].ACLR
reset => address[8].ACLR
reset => address[9].ACLR
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => address[9].CLK
decodedaddress[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
decodedaddress[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
decodedaddress[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
decodedaddress[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
decodedaddress[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
decodedaddress[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
decodedaddress[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
decodedaddress[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
decodedaddress[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
decodedaddress[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE


|fir_filter|RAM:outputram
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|fir_filter|RAM:outputram|altsyncram:altsyncram_component
wren_a => altsyncram_gcr3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gcr3:auto_generated.data_a[0]
data_a[1] => altsyncram_gcr3:auto_generated.data_a[1]
data_a[2] => altsyncram_gcr3:auto_generated.data_a[2]
data_a[3] => altsyncram_gcr3:auto_generated.data_a[3]
data_a[4] => altsyncram_gcr3:auto_generated.data_a[4]
data_a[5] => altsyncram_gcr3:auto_generated.data_a[5]
data_a[6] => altsyncram_gcr3:auto_generated.data_a[6]
data_a[7] => altsyncram_gcr3:auto_generated.data_a[7]
data_a[8] => altsyncram_gcr3:auto_generated.data_a[8]
data_a[9] => altsyncram_gcr3:auto_generated.data_a[9]
data_a[10] => altsyncram_gcr3:auto_generated.data_a[10]
data_a[11] => altsyncram_gcr3:auto_generated.data_a[11]
data_a[12] => altsyncram_gcr3:auto_generated.data_a[12]
data_a[13] => altsyncram_gcr3:auto_generated.data_a[13]
data_a[14] => altsyncram_gcr3:auto_generated.data_a[14]
data_a[15] => altsyncram_gcr3:auto_generated.data_a[15]
data_a[16] => altsyncram_gcr3:auto_generated.data_a[16]
data_a[17] => altsyncram_gcr3:auto_generated.data_a[17]
data_a[18] => altsyncram_gcr3:auto_generated.data_a[18]
data_a[19] => altsyncram_gcr3:auto_generated.data_a[19]
data_a[20] => altsyncram_gcr3:auto_generated.data_a[20]
data_a[21] => altsyncram_gcr3:auto_generated.data_a[21]
data_a[22] => altsyncram_gcr3:auto_generated.data_a[22]
data_a[23] => altsyncram_gcr3:auto_generated.data_a[23]
data_a[24] => altsyncram_gcr3:auto_generated.data_a[24]
data_a[25] => altsyncram_gcr3:auto_generated.data_a[25]
data_a[26] => altsyncram_gcr3:auto_generated.data_a[26]
data_a[27] => altsyncram_gcr3:auto_generated.data_a[27]
data_a[28] => altsyncram_gcr3:auto_generated.data_a[28]
data_a[29] => altsyncram_gcr3:auto_generated.data_a[29]
data_a[30] => altsyncram_gcr3:auto_generated.data_a[30]
data_a[31] => altsyncram_gcr3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gcr3:auto_generated.address_a[0]
address_a[1] => altsyncram_gcr3:auto_generated.address_a[1]
address_a[2] => altsyncram_gcr3:auto_generated.address_a[2]
address_a[3] => altsyncram_gcr3:auto_generated.address_a[3]
address_a[4] => altsyncram_gcr3:auto_generated.address_a[4]
address_a[5] => altsyncram_gcr3:auto_generated.address_a[5]
address_a[6] => altsyncram_gcr3:auto_generated.address_a[6]
address_a[7] => altsyncram_gcr3:auto_generated.address_a[7]
address_a[8] => altsyncram_gcr3:auto_generated.address_a[8]
address_a[9] => altsyncram_gcr3:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gcr3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gcr3:auto_generated.q_a[0]
q_a[1] <= altsyncram_gcr3:auto_generated.q_a[1]
q_a[2] <= altsyncram_gcr3:auto_generated.q_a[2]
q_a[3] <= altsyncram_gcr3:auto_generated.q_a[3]
q_a[4] <= altsyncram_gcr3:auto_generated.q_a[4]
q_a[5] <= altsyncram_gcr3:auto_generated.q_a[5]
q_a[6] <= altsyncram_gcr3:auto_generated.q_a[6]
q_a[7] <= altsyncram_gcr3:auto_generated.q_a[7]
q_a[8] <= altsyncram_gcr3:auto_generated.q_a[8]
q_a[9] <= altsyncram_gcr3:auto_generated.q_a[9]
q_a[10] <= altsyncram_gcr3:auto_generated.q_a[10]
q_a[11] <= altsyncram_gcr3:auto_generated.q_a[11]
q_a[12] <= altsyncram_gcr3:auto_generated.q_a[12]
q_a[13] <= altsyncram_gcr3:auto_generated.q_a[13]
q_a[14] <= altsyncram_gcr3:auto_generated.q_a[14]
q_a[15] <= altsyncram_gcr3:auto_generated.q_a[15]
q_a[16] <= altsyncram_gcr3:auto_generated.q_a[16]
q_a[17] <= altsyncram_gcr3:auto_generated.q_a[17]
q_a[18] <= altsyncram_gcr3:auto_generated.q_a[18]
q_a[19] <= altsyncram_gcr3:auto_generated.q_a[19]
q_a[20] <= altsyncram_gcr3:auto_generated.q_a[20]
q_a[21] <= altsyncram_gcr3:auto_generated.q_a[21]
q_a[22] <= altsyncram_gcr3:auto_generated.q_a[22]
q_a[23] <= altsyncram_gcr3:auto_generated.q_a[23]
q_a[24] <= altsyncram_gcr3:auto_generated.q_a[24]
q_a[25] <= altsyncram_gcr3:auto_generated.q_a[25]
q_a[26] <= altsyncram_gcr3:auto_generated.q_a[26]
q_a[27] <= altsyncram_gcr3:auto_generated.q_a[27]
q_a[28] <= altsyncram_gcr3:auto_generated.q_a[28]
q_a[29] <= altsyncram_gcr3:auto_generated.q_a[29]
q_a[30] <= altsyncram_gcr3:auto_generated.q_a[30]
q_a[31] <= altsyncram_gcr3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fir_filter|RAM:outputram|altsyncram:altsyncram_component|altsyncram_gcr3:auto_generated
address_a[0] => altsyncram_hto2:altsyncram1.address_a[0]
address_a[1] => altsyncram_hto2:altsyncram1.address_a[1]
address_a[2] => altsyncram_hto2:altsyncram1.address_a[2]
address_a[3] => altsyncram_hto2:altsyncram1.address_a[3]
address_a[4] => altsyncram_hto2:altsyncram1.address_a[4]
address_a[5] => altsyncram_hto2:altsyncram1.address_a[5]
address_a[6] => altsyncram_hto2:altsyncram1.address_a[6]
address_a[7] => altsyncram_hto2:altsyncram1.address_a[7]
address_a[8] => altsyncram_hto2:altsyncram1.address_a[8]
address_a[9] => altsyncram_hto2:altsyncram1.address_a[9]
clock0 => altsyncram_hto2:altsyncram1.clock0
data_a[0] => altsyncram_hto2:altsyncram1.data_a[0]
data_a[1] => altsyncram_hto2:altsyncram1.data_a[1]
data_a[2] => altsyncram_hto2:altsyncram1.data_a[2]
data_a[3] => altsyncram_hto2:altsyncram1.data_a[3]
data_a[4] => altsyncram_hto2:altsyncram1.data_a[4]
data_a[5] => altsyncram_hto2:altsyncram1.data_a[5]
data_a[6] => altsyncram_hto2:altsyncram1.data_a[6]
data_a[7] => altsyncram_hto2:altsyncram1.data_a[7]
data_a[8] => altsyncram_hto2:altsyncram1.data_a[8]
data_a[9] => altsyncram_hto2:altsyncram1.data_a[9]
data_a[10] => altsyncram_hto2:altsyncram1.data_a[10]
data_a[11] => altsyncram_hto2:altsyncram1.data_a[11]
data_a[12] => altsyncram_hto2:altsyncram1.data_a[12]
data_a[13] => altsyncram_hto2:altsyncram1.data_a[13]
data_a[14] => altsyncram_hto2:altsyncram1.data_a[14]
data_a[15] => altsyncram_hto2:altsyncram1.data_a[15]
data_a[16] => altsyncram_hto2:altsyncram1.data_a[16]
data_a[17] => altsyncram_hto2:altsyncram1.data_a[17]
data_a[18] => altsyncram_hto2:altsyncram1.data_a[18]
data_a[19] => altsyncram_hto2:altsyncram1.data_a[19]
data_a[20] => altsyncram_hto2:altsyncram1.data_a[20]
data_a[21] => altsyncram_hto2:altsyncram1.data_a[21]
data_a[22] => altsyncram_hto2:altsyncram1.data_a[22]
data_a[23] => altsyncram_hto2:altsyncram1.data_a[23]
data_a[24] => altsyncram_hto2:altsyncram1.data_a[24]
data_a[25] => altsyncram_hto2:altsyncram1.data_a[25]
data_a[26] => altsyncram_hto2:altsyncram1.data_a[26]
data_a[27] => altsyncram_hto2:altsyncram1.data_a[27]
data_a[28] => altsyncram_hto2:altsyncram1.data_a[28]
data_a[29] => altsyncram_hto2:altsyncram1.data_a[29]
data_a[30] => altsyncram_hto2:altsyncram1.data_a[30]
data_a[31] => altsyncram_hto2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_hto2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_hto2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_hto2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_hto2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_hto2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_hto2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_hto2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_hto2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_hto2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_hto2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_hto2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_hto2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_hto2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_hto2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_hto2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_hto2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_hto2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_hto2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_hto2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_hto2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_hto2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_hto2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_hto2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_hto2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_hto2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_hto2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_hto2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_hto2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_hto2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_hto2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_hto2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_hto2:altsyncram1.q_a[31]
wren_a => altsyncram_hto2:altsyncram1.wren_a


|fir_filter|RAM:outputram|altsyncram:altsyncram_component|altsyncram_gcr3:auto_generated|altsyncram_hto2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|fir_filter|RAM:outputram|altsyncram:altsyncram_component|altsyncram_gcr3:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|fir_filter|RAM:outputram|altsyncram:altsyncram_component|altsyncram_gcr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|fir_filter|RAM:outputram|altsyncram:altsyncram_component|altsyncram_gcr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|fir_filter|RAM:outputram|altsyncram:altsyncram_component|altsyncram_gcr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


