from ctypes import *
import numpy as np

class lg_out (object):
    """Logic generator output control.
    
    +--------------+--------------+-------------+----------------+-------------+-------------------------------+
    | ``cfg_oe0``  | ``cfg_oe1``  | ``cfg_msk`` | ``cfg_val``    | **output**  |  **output**                   |
    | out enable 0 | out enable 1 |  out mask   | value/polarity | **enable**  | **equation**                  |
    +==============+==============+=============+================+=============+===============================+
    | 0            | 0            | x           | x              | Hi-Z        | ``z``                         |
    +--------------+--------------+-------------+----------------+-------------+-------------------------------+
    | 0            | 1            | 0           |                | open drain  | ``          cfg_val ? 1 : z`` |
    +--------------+--------------+-------------+----------------+-------------+-------------------------------+
    | 0            | 1            | 1           |                | open drain  | ``asg_val ^ cfg_val ? 1 : z`` |
    +--------------+--------------+-------------+----------------+-------------+-------------------------------+
    | 1            | 0            | 0           |                | open source | ``          cfg_val ? z : 0`` | 
    +--------------+--------------+-------------+----------------+-------------+-------------------------------+
    | 1            | 0            | 1           |                | open source | ``asg_val ^ cfg_val ? z : 0`` |
    +--------------+--------------+-------------+----------------+-------------+-------------------------------+
    | 1            | 1            | 0           |                | push-pull   | ``          cfg_val``         |
    +--------------+--------------+-------------+----------------+-------------+-------------------------------+
    | 1            | 1            | 1           |                | push-pull   | ``asg_val ^ cfg_val``         |
    +--------------+--------------+-------------+----------------+-------------+-------------------------------+
    """
    class _regset_t (Structure):
        _fields_ = [('cfg_oe0', c_uint32),  # output enable 0
                    ('cfg_oe1', c_uint32),  # output enable 1
                    ('cfg_msk', c_uint32),  # mask
                    ('cfg_val', c_uint32)]  # value/polarity

    def show_regset (self):
        """Print FPGA module register set for debugging purposes."""
        print (
            "cfg_oe0 = 0x{reg:08x} = {reg:10d}  # output enable 0\n".format(reg=self.regset.out.cfg_oe0)+
            "cfg_oe1 = 0x{reg:08x} = {reg:10d}  # output enable 1\n".format(reg=self.regset.out.cfg_oe1)+
            "cfg_msk = 0x{reg:08x} = {reg:10d}  # output mask    \n".format(reg=self.regset.out.cfg_msk)+
            "cfg_val = 0x{reg:08x} = {reg:10d}  # value/polarity \n".format(reg=self.regset.out.cfg_val)
        )

    @property
    def enable (self) -> tuple:
        """Output enable [oe0, oe1]."""
        return ([self.regset.out.cfg_oe0, self.regset.out.cfg_oe1])

    @enable.setter
    def enable (self, value: tuple):
        if isinstance(value, int):
            value = [value]*2
        [self.regset.out.cfg_oe0, self.regset.out.cfg_oe1] = value

    @property
    def mask (self) -> int:
        """Output mask."""
        return (self.regset.out.cfg_msk)

    @mask.setter
    def mask (self, value: int):
        self.regset.out.cfg_msk = value

    @property
    def value (self) -> int:
        """Output value."""
        return (self.regset.out.cfg_val)

    @value.setter
    def value (self, value: int):
        self.regset.out.cfg_val = value
