{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711618850685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711618850686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 16:40:49 2024 " "Processing started: Thu Mar 28 16:40:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711618850686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711618850686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SMART_WATCH -c SMART_WATCH " "Command: quartus_map --read_settings_files=on --write_settings_files=off SMART_WATCH -c SMART_WATCH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711618850686 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711618851057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711618851057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file secondcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SecondCounter " "Found entity 1: SecondCounter" {  } { { "SecondCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/SecondCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711618859892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711618859892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_hz_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file one_hz_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_hz_clock " "Found entity 1: one_hz_clock" {  } { { "one_hz_clock.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/one_hz_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711618859894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711618859894 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "module LEDDisplay(.v " "Can't analyze file -- file module LEDDisplay(.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711618859898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_0 hex_0 ClockDisplay.v(7) " "Verilog HDL Declaration information at ClockDisplay.v(7): object \"Hex_0\" differs only in case from object \"hex_0\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711618859899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_1 hex_1 ClockDisplay.v(8) " "Verilog HDL Declaration information at ClockDisplay.v(8): object \"Hex_1\" differs only in case from object \"hex_1\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711618859900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_2 hex_2 ClockDisplay.v(9) " "Verilog HDL Declaration information at ClockDisplay.v(9): object \"Hex_2\" differs only in case from object \"hex_2\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711618859900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_3 hex_3 ClockDisplay.v(10) " "Verilog HDL Declaration information at ClockDisplay.v(10): object \"Hex_3\" differs only in case from object \"hex_3\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711618859900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_4 hex_4 ClockDisplay.v(11) " "Verilog HDL Declaration information at ClockDisplay.v(11): object \"Hex_4\" differs only in case from object \"hex_4\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711618859900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_5 hex_5 ClockDisplay.v(13) " "Verilog HDL Declaration information at ClockDisplay.v(13): object \"Hex_5\" differs only in case from object \"hex_5\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711618859900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDisplay " "Found entity 1: ClockDisplay" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711618859900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711618859900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minutecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file minutecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MinuteCounter " "Found entity 1: MinuteCounter" {  } { { "MinuteCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MinuteCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711618859902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711618859902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file leddisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDDisplay " "Found entity 1: LEDDisplay" {  } { { "LEDDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/LEDDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711618859903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711618859903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hourcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file hourcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HourCounter " "Found entity 1: HourCounter" {  } { { "HourCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/HourCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711618859905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711618859905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "daycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file daycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DayCounter " "Found entity 1: DayCounter" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711618859907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711618859907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monthcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file monthcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MonthCounter " "Found entity 1: MonthCounter" {  } { { "MonthCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MonthCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711618859909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711618859909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yearcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file yearcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 YearCounter " "Found entity 1: YearCounter" {  } { { "YearCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/YearCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711618859911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711618859911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binarytobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/BinaryToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711618859912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711618859912 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ClockDisplay " "Elaborating entity \"ClockDisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711618859994 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state ClockDisplay.v(193) " "Verilog HDL Always Construct warning at ClockDisplay.v(193): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 193 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711618859995 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seconds ClockDisplay.v(214) " "Verilog HDL Always Construct warning at ClockDisplay.v(214): variable \"seconds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711618859995 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ClockDisplay.v(214) " "Verilog HDL assignment warning at ClockDisplay.v(214): truncated value with size 32 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711618859995 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens_seconds ClockDisplay.v(215) " "Verilog HDL Always Construct warning at ClockDisplay.v(215): variable \"tens_seconds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711618859995 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones_minutes ClockDisplay.v(217) " "Verilog HDL Always Construct warning at ClockDisplay.v(217): variable \"ones_minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711618859995 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens_minutes ClockDisplay.v(218) " "Verilog HDL Always Construct warning at ClockDisplay.v(218): variable \"tens_minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711618859995 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones_hours ClockDisplay.v(220) " "Verilog HDL Always Construct warning at ClockDisplay.v(220): variable \"ones_hours\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711618859995 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens_hours ClockDisplay.v(221) " "Verilog HDL Always Construct warning at ClockDisplay.v(221): variable \"tens_hours\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711618859995 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones_years ClockDisplay.v(227) " "Verilog HDL Always Construct warning at ClockDisplay.v(227): variable \"ones_years\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711618859995 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens_years ClockDisplay.v(228) " "Verilog HDL Always Construct warning at ClockDisplay.v(228): variable \"tens_years\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711618859996 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones_months ClockDisplay.v(230) " "Verilog HDL Always Construct warning at ClockDisplay.v(230): variable \"ones_months\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711618859996 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens_months ClockDisplay.v(231) " "Verilog HDL Always Construct warning at ClockDisplay.v(231): variable \"tens_months\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711618859996 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones_days ClockDisplay.v(233) " "Verilog HDL Always Construct warning at ClockDisplay.v(233): variable \"ones_days\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711618859996 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens_days ClockDisplay.v(234) " "Verilog HDL Always Construct warning at ClockDisplay.v(234): variable \"tens_days\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711618859996 "|ClockDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state ClockDisplay.v(193) " "Inferred latch for \"state\" at ClockDisplay.v(193)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711618859996 "|ClockDisplay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_hz_clock one_hz_clock:OHC " "Elaborating entity \"one_hz_clock\" for hierarchy \"one_hz_clock:OHC\"" {  } { { "ClockDisplay.v" "OHC" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711618859996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 one_hz_clock.v(22) " "Verilog HDL assignment warning at one_hz_clock.v(22): truncated value with size 32 to match size of target (26)" {  } { { "one_hz_clock.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/one_hz_clock.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711618859997 "|ClockDisplay|one_hz_clock:OHC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondCounter SecondCounter:sc " "Elaborating entity \"SecondCounter\" for hierarchy \"SecondCounter:sc\"" {  } { { "ClockDisplay.v" "sc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711618859998 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SecondCounter.v(20) " "Verilog HDL assignment warning at SecondCounter.v(20): truncated value with size 32 to match size of target (6)" {  } { { "SecondCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/SecondCounter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711618859998 "|ClockDisplay|SecondCounter:sc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD BinaryToBCD:BCDsecond " "Elaborating entity \"BinaryToBCD\" for hierarchy \"BinaryToBCD:BCDsecond\"" {  } { { "ClockDisplay.v" "BCDsecond" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711618859999 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinaryToBCD.v(16) " "Verilog HDL assignment warning at BinaryToBCD.v(16): truncated value with size 32 to match size of target (4)" {  } { { "BinaryToBCD.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/BinaryToBCD.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711618859999 "|ClockDisplay|BinaryToBCD:BCDsecond"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinaryToBCD.v(14) " "Verilog HDL assignment warning at BinaryToBCD.v(14): truncated value with size 32 to match size of target (4)" {  } { { "BinaryToBCD.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/BinaryToBCD.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711618860000 "|ClockDisplay|BinaryToBCD:BCDsecond"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MinuteCounter MinuteCounter:mc " "Elaborating entity \"MinuteCounter\" for hierarchy \"MinuteCounter:mc\"" {  } { { "ClockDisplay.v" "mc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711618860008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 MinuteCounter.v(19) " "Verilog HDL assignment warning at MinuteCounter.v(19): truncated value with size 32 to match size of target (6)" {  } { { "MinuteCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MinuteCounter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711618860009 "|ClockDisplay|MinuteCounter:mc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HourCounter HourCounter:hc " "Elaborating entity \"HourCounter\" for hierarchy \"HourCounter:hc\"" {  } { { "ClockDisplay.v" "hc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711618860011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 HourCounter.v(20) " "Verilog HDL assignment warning at HourCounter.v(20): truncated value with size 32 to match size of target (5)" {  } { { "HourCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/HourCounter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711618860011 "|ClockDisplay|HourCounter:hc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DayCounter DayCounter:dc " "Elaborating entity \"DayCounter\" for hierarchy \"DayCounter:dc\"" {  } { { "ClockDisplay.v" "dc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711618860012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DayCounter.v(13) " "Verilog HDL assignment warning at DayCounter.v(13): truncated value with size 32 to match size of target (5)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711618860014 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DayCounter.v(18) " "Verilog HDL assignment warning at DayCounter.v(18): truncated value with size 32 to match size of target (5)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711618860014 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DayCounter.v(27) " "Verilog HDL assignment warning at DayCounter.v(27): truncated value with size 32 to match size of target (5)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711618860014 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DayCounter.v(30) " "Verilog HDL assignment warning at DayCounter.v(30): truncated value with size 32 to match size of target (6)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711618860014 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DayCounter.v(36) " "Verilog HDL assignment warning at DayCounter.v(36): truncated value with size 32 to match size of target (5)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711618860014 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DayCounter.v(39) " "Verilog HDL assignment warning at DayCounter.v(39): truncated value with size 32 to match size of target (6)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711618860014 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DayCounter.v(45) " "Verilog HDL assignment warning at DayCounter.v(45): truncated value with size 32 to match size of target (5)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711618860014 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DayCounter.v(48) " "Verilog HDL assignment warning at DayCounter.v(48): truncated value with size 32 to match size of target (6)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711618860014 "|ClockDisplay|DayCounter:dc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MonthCounter MonthCounter:monthc " "Elaborating entity \"MonthCounter\" for hierarchy \"MonthCounter:monthc\"" {  } { { "ClockDisplay.v" "monthc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711618860015 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MonthCounter.v(20) " "Verilog HDL assignment warning at MonthCounter.v(20): truncated value with size 32 to match size of target (4)" {  } { { "MonthCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MonthCounter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711618860016 "|ClockDisplay|MonthCounter:monthc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YearCounter YearCounter:yc " "Elaborating entity \"YearCounter\" for hierarchy \"YearCounter:yc\"" {  } { { "ClockDisplay.v" "yc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711618860017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 YearCounter.v(19) " "Verilog HDL assignment warning at YearCounter.v(19): truncated value with size 32 to match size of target (7)" {  } { { "YearCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/YearCounter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711618860018 "|ClockDisplay|YearCounter:yc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDDisplay LEDDisplay:hex_0 " "Elaborating entity \"LEDDisplay\" for hierarchy \"LEDDisplay:hex_0\"" {  } { { "ClockDisplay.v" "hex_0" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711618860019 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "ClockDisplay.v" "Mod0" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 214 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711618860434 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1711618860434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 214 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711618860507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711618860507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711618860507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711618860507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711618860507 ""}  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 214 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711618860507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711618860557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711618860557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711618860571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711618860571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711618860588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711618860588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711618860633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711618860633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711618860674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711618860674 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711618860819 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MonthCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MonthCounter.v" 16 -1 0 } } { "MinuteCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MinuteCounter.v" 13 -1 0 } } { "HourCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/HourCounter.v" 16 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711618860835 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711618860835 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711618861159 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/output_files/SMART_WATCH.map.smsg " "Generated suppressed messages file C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/output_files/SMART_WATCH.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711618861704 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711618861843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711618861843 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_day " "No output dependent on input pin \"reset_day\"" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711618861955 "|ClockDisplay|reset_day"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_month " "No output dependent on input pin \"reset_month\"" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711618861955 "|ClockDisplay|reset_month"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711618861955 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "319 " "Implemented 319 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711618861956 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711618861956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "272 " "Implemented 272 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711618861956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711618861956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711618861975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 16:41:01 2024 " "Processing ended: Thu Mar 28 16:41:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711618861975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711618861975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711618861975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711618861975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711618864302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711618864303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 16:41:02 2024 " "Processing started: Thu Mar 28 16:41:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711618864303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711618864303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SMART_WATCH -c SMART_WATCH " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SMART_WATCH -c SMART_WATCH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711618864303 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711618864467 ""}
{ "Info" "0" "" "Project  = SMART_WATCH" {  } {  } 0 0 "Project  = SMART_WATCH" 0 0 "Fitter" 0 0 1711618864469 ""}
{ "Info" "0" "" "Revision = SMART_WATCH" {  } {  } 0 0 "Revision = SMART_WATCH" 0 0 "Fitter" 0 0 1711618864470 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711618864553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711618864554 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SMART_WATCH EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SMART_WATCH\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711618864570 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711618864632 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711618864632 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711618865004 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711618865017 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711618865182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711618865182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711618865182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711618865182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711618865182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711618865182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711618865182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711618865182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711618865182 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711618865182 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711618865197 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711618865197 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711618865197 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711618865197 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711618865197 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711618865197 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711618865201 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 47 " "No exact pin location assignment(s) for 2 pins of 47 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1711618865794 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SMART_WATCH.sdc " "Synopsys Design Constraints File file not found: 'SMART_WATCH.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1711618866046 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711618866046 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "state~0\|combout " "Node \"state~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711618866048 ""} { "Warning" "WSTA_SCC_NODE" "state~0\|datab " "Node \"state~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711618866048 ""}  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711618866048 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1711618866050 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1711618866051 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1711618866051 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711618866080 ""}  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711618866080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HourCounter:hc\|one_day  " "Automatically promoted node HourCounter:hc\|one_day " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711618866080 ""}  } { { "HourCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/HourCounter.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711618866080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MonthCounter:monthc\|one_year  " "Automatically promoted node MonthCounter:monthc\|one_year " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711618866080 ""}  } { { "MonthCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MonthCounter.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711618866080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "one_hz_clock:OHC\|one_hz  " "Automatically promoted node one_hz_clock:OHC\|one_hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711618866080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "one_hz_clock:OHC\|one_hz~0 " "Destination node one_hz_clock:OHC\|one_hz~0" {  } { { "one_hz_clock.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/one_hz_clock.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711618866080 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711618866080 ""}  } { { "one_hz_clock.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/one_hz_clock.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711618866080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SecondCounter:sc\|one_min  " "Automatically promoted node SecondCounter:sc\|one_min " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711618866080 ""}  } { { "SecondCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/SecondCounter.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711618866080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MinuteCounter:mc\|one_hour  " "Automatically promoted node MinuteCounter:mc\|one_hour " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711618866081 ""}  } { { "MinuteCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MinuteCounter.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711618866081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DayCounter:dc\|one_month  " "Automatically promoted node DayCounter:dc\|one_month " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711618866081 ""}  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711618866081 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711618866315 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711618866315 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711618866315 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711618866317 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711618866317 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711618866318 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711618866318 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711618866318 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711618866318 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711618866319 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711618866319 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1711618866325 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1711618866325 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1711618866325 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711618866326 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711618866326 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711618866326 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 19 52 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711618866326 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 15 50 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711618866326 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 50 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711618866326 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711618866326 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711618866326 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1711618866326 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1711618866326 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW1 " "Node \"SW1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711618866381 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1711618866381 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711618866381 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711618866397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711618868968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711618869201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711618869268 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711618878867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711618878867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711618879104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X92_Y12 X103_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23" {  } { { "loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23"} { { 12 { 0 ""} 92 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1711618881925 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711618881925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1711618882843 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1711618882843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711618882846 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.46 " "Total time spent on timing analysis during the Fitter is 0.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711618882962 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711618882976 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711618883168 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711618883168 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711618883334 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711618883719 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1711618883934 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/output_files/SMART_WATCH.fit.smsg " "Generated suppressed messages file C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/output_files/SMART_WATCH.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711618884216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6311 " "Peak virtual memory: 6311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711618884514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 16:41:24 2024 " "Processing ended: Thu Mar 28 16:41:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711618884514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711618884514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711618884514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711618884514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1711618886961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711618886961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 16:41:25 2024 " "Processing started: Thu Mar 28 16:41:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711618886961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1711618886961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SMART_WATCH -c SMART_WATCH " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SMART_WATCH -c SMART_WATCH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1711618886961 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1711618887290 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1711618889381 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1711618889468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711618890105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 16:41:30 2024 " "Processing ended: Thu Mar 28 16:41:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711618890105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711618890105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711618890105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1711618890105 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1711618890746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1711618892371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711618892371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 16:41:31 2024 " "Processing started: Thu Mar 28 16:41:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711618892371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1711618892371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SMART_WATCH -c SMART_WATCH " "Command: quartus_sta SMART_WATCH -c SMART_WATCH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711618892371 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1711618892514 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1711618892660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1711618892661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711618892706 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711618892706 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SMART_WATCH.sdc " "Synopsys Design Constraints File file not found: 'SMART_WATCH.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1711618893086 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1711618893086 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name HourCounter:hc\|one_day HourCounter:hc\|one_day " "create_clock -period 1.000 -name HourCounter:hc\|one_day HourCounter:hc\|one_day" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711618893088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MinuteCounter:mc\|one_hour MinuteCounter:mc\|one_hour " "create_clock -period 1.000 -name MinuteCounter:mc\|one_hour MinuteCounter:mc\|one_hour" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711618893088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SecondCounter:sc\|one_min SecondCounter:sc\|one_min " "create_clock -period 1.000 -name SecondCounter:sc\|one_min SecondCounter:sc\|one_min" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711618893088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name one_hz_clock:OHC\|one_hz one_hz_clock:OHC\|one_hz " "create_clock -period 1.000 -name one_hz_clock:OHC\|one_hz one_hz_clock:OHC\|one_hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711618893088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711618893088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MonthCounter:monthc\|one_year MonthCounter:monthc\|one_year " "create_clock -period 1.000 -name MonthCounter:monthc\|one_year MonthCounter:monthc\|one_year" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711618893088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DayCounter:dc\|one_month DayCounter:dc\|one_month " "create_clock -period 1.000 -name DayCounter:dc\|one_month DayCounter:dc\|one_month" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711618893088 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711618893088 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "state~0\|combout " "Node \"state~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711618893088 ""} { "Warning" "WSTA_SCC_NODE" "state~0\|datac " "Node \"state~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711618893088 ""}  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1711618893088 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1711618893090 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711618893091 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1711618893093 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711618893108 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711618893140 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711618893140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.018 " "Worst-case setup slack is -4.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.018             -51.656 clk  " "   -4.018             -51.656 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.805             -32.148 HourCounter:hc\|one_day  " "   -2.805             -32.148 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.501              -7.197 SecondCounter:sc\|one_min  " "   -1.501              -7.197 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.396              -5.262 MinuteCounter:mc\|one_hour  " "   -1.396              -5.262 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.357              -6.674 one_hz_clock:OHC\|one_hz  " "   -1.357              -6.674 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.992              -6.472 MonthCounter:monthc\|one_year  " "   -0.992              -6.472 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.447              -0.924 DayCounter:dc\|one_month  " "   -0.447              -0.924 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711618893143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 DayCounter:dc\|one_month  " "    0.403               0.000 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 HourCounter:hc\|one_day  " "    0.407               0.000 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 MonthCounter:monthc\|one_year  " "    0.410               0.000 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 clk  " "    0.443               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 one_hz_clock:OHC\|one_hz  " "    0.639               0.000 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 MinuteCounter:mc\|one_hour  " "    0.666               0.000 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 SecondCounter:sc\|one_min  " "    0.680               0.000 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711618893149 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711618893154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711618893158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.695 clk  " "   -3.000             -37.695 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 HourCounter:hc\|one_day  " "   -1.285             -15.420 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 MonthCounter:monthc\|one_year  " "   -1.285             -10.280 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 SecondCounter:sc\|one_min  " "   -1.285              -8.995 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 one_hz_clock:OHC\|one_hz  " "   -1.285              -8.995 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 MinuteCounter:mc\|one_hour  " "   -1.285              -7.710 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 DayCounter:dc\|one_month  " "   -1.285              -6.425 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711618893161 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711618893269 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711618893290 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711618893507 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711618893545 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711618893553 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711618893553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.593 " "Worst-case setup slack is -3.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.593             -43.936 clk  " "   -3.593             -43.936 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.488             -28.202 HourCounter:hc\|one_day  " "   -2.488             -28.202 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.235              -5.773 SecondCounter:sc\|one_min  " "   -1.235              -5.773 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.143              -4.118 MinuteCounter:mc\|one_hour  " "   -1.143              -4.118 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.119              -5.310 one_hz_clock:OHC\|one_hz  " "   -1.119              -5.310 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.790              -5.211 MonthCounter:monthc\|one_year  " "   -0.790              -5.211 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.302              -0.530 DayCounter:dc\|one_month  " "   -0.302              -0.530 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711618893557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 DayCounter:dc\|one_month  " "    0.353               0.000 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 HourCounter:hc\|one_day  " "    0.356               0.000 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 MonthCounter:monthc\|one_year  " "    0.368               0.000 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 one_hz_clock:OHC\|one_hz  " "    0.576               0.000 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.609               0.000 MinuteCounter:mc\|one_hour  " "    0.609               0.000 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.620               0.000 SecondCounter:sc\|one_min  " "    0.620               0.000 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711618893566 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711618893574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711618893581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.695 clk  " "   -3.000             -37.695 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 HourCounter:hc\|one_day  " "   -1.285             -15.420 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 MonthCounter:monthc\|one_year  " "   -1.285             -10.280 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 SecondCounter:sc\|one_min  " "   -1.285              -8.995 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 one_hz_clock:OHC\|one_hz  " "   -1.285              -8.995 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 MinuteCounter:mc\|one_hour  " "   -1.285              -7.710 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 DayCounter:dc\|one_month  " "   -1.285              -6.425 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711618893586 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711618893735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711618893802 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711618893804 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711618893804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.602 " "Worst-case setup slack is -1.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.602             -12.683 clk  " "   -1.602             -12.683 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.805              -9.269 HourCounter:hc\|one_day  " "   -0.805              -9.269 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.216              -0.581 SecondCounter:sc\|one_min  " "   -0.216              -0.581 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.157              -0.206 MinuteCounter:mc\|one_hour  " "   -0.157              -0.206 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136              -0.332 one_hz_clock:OHC\|one_hz  " "   -0.136              -0.332 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 MonthCounter:monthc\|one_year  " "    0.035               0.000 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 DayCounter:dc\|one_month  " "    0.283               0.000 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711618893810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 DayCounter:dc\|one_month  " "    0.182               0.000 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 HourCounter:hc\|one_day  " "    0.184               0.000 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 MonthCounter:monthc\|one_year  " "    0.190               0.000 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 clk  " "    0.200               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 one_hz_clock:OHC\|one_hz  " "    0.297               0.000 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 MinuteCounter:mc\|one_hour  " "    0.307               0.000 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 SecondCounter:sc\|one_min  " "    0.311               0.000 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711618893818 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711618893826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711618893832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.667 clk  " "   -3.000             -31.667 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 HourCounter:hc\|one_day  " "   -1.000             -12.000 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 MonthCounter:monthc\|one_year  " "   -1.000              -8.000 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 SecondCounter:sc\|one_min  " "   -1.000              -7.000 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 one_hz_clock:OHC\|one_hz  " "   -1.000              -7.000 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 MinuteCounter:mc\|one_hour  " "   -1.000              -6.000 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 DayCounter:dc\|one_month  " "   -1.000              -5.000 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711618893838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711618893838 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711618894305 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711618894306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4960 " "Peak virtual memory: 4960 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711618894397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 16:41:34 2024 " "Processing ended: Thu Mar 28 16:41:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711618894397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711618894397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711618894397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711618894397 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus Prime Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711618895112 ""}
