/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  reg [2:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_1z | celloutsig_0_4z;
  assign celloutsig_1_0z = in_data[139] | in_data[142];
  assign celloutsig_0_1z = in_data[94] | in_data[21];
  assign celloutsig_1_14z = celloutsig_1_0z | celloutsig_1_5z;
  assign celloutsig_1_17z = celloutsig_1_12z | celloutsig_1_11z;
  assign celloutsig_1_15z = celloutsig_1_14z | celloutsig_1_3z;
  assign celloutsig_0_0z = in_data[21:16] && in_data[81:76];
  assign celloutsig_1_5z = { in_data[123:115], celloutsig_1_3z } && { in_data[118:112], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_6z = in_data[181:177] && { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_8z = in_data[118:105] && { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_10z = in_data[185:180] && { in_data[190:187], celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_11z = { in_data[154:150], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_7z } && in_data[163:156];
  assign celloutsig_1_12z = { in_data[188:187], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z } && { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_12z } && { celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_3z = & { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_4z = & { celloutsig_0_1z, in_data[21], celloutsig_0_0z };
  assign celloutsig_1_2z = & in_data[189:185];
  assign celloutsig_1_4z = & { celloutsig_1_1z, celloutsig_1_0z, in_data[172:169] };
  assign celloutsig_1_7z = & { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, in_data[189:185], in_data[172:169], in_data[159:141] };
  assign celloutsig_1_9z = & { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, in_data[159:142] };
  assign celloutsig_1_16z = & { celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, in_data[189:185], in_data[172:169], in_data[159:141] };
  assign celloutsig_0_7z = ^ { in_data[72:63], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_1z = ^ in_data[102:97];
  assign celloutsig_1_3z = ^ { in_data[116:111], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_19z = ^ { in_data[168], celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_12z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_8z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_15z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
