Fitter report for pong
Thu Feb 22 10:31:34 2018
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Fitter RAM Summary
 24. |pong|vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ALTSYNCRAM
 25. |pong|vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ALTSYNCRAM
 26. |pong|nios:nios|nios_memory:memory|altsyncram:the_altsyncram|altsyncram_g6f1:auto_generated|ALTSYNCRAM
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu Feb 22 10:31:33 2018       ;
; Quartus Prime Version              ; 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Revision Name                      ; pong                                        ;
; Top-level Entity Name              ; pong                                        ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE30F23C7                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,690 / 28,848 ( 9 % )                      ;
;     Total combinational functions  ; 2,467 / 28,848 ( 9 % )                      ;
;     Dedicated logic registers      ; 1,483 / 28,848 ( 5 % )                      ;
; Total registers                    ; 1483                                        ;
; Total pins                         ; 47 / 329 ( 14 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 77,344 / 608,256 ( 13 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE30F23C7                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.9%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                             ;
+--------------+----------------+--------------+-----------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To      ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+-----------------+---------------+----------------+
; Location     ;                ;              ; DAC_CLR         ; PIN_AA15      ; QSF Assignment ;
; Location     ;                ;              ; DAC_CS_N        ; PIN_AB15      ; QSF Assignment ;
; Location     ;                ;              ; DAC_DIN         ; PIN_AB14      ; QSF Assignment ;
; Location     ;                ;              ; DAC_SCLK        ; PIN_AA14      ; QSF Assignment ;
; Location     ;                ;              ; DISP0_D[0]      ; PIN_V2        ; QSF Assignment ;
; Location     ;                ;              ; DISP0_D[1]      ; PIN_V1        ; QSF Assignment ;
; Location     ;                ;              ; DISP0_D[2]      ; PIN_U2        ; QSF Assignment ;
; Location     ;                ;              ; DISP0_D[3]      ; PIN_U1        ; QSF Assignment ;
; Location     ;                ;              ; DISP0_D[4]      ; PIN_Y2        ; QSF Assignment ;
; Location     ;                ;              ; DISP0_D[5]      ; PIN_Y1        ; QSF Assignment ;
; Location     ;                ;              ; DISP0_D[6]      ; PIN_W2        ; QSF Assignment ;
; Location     ;                ;              ; DISP0_D[7]      ; PIN_W1        ; QSF Assignment ;
; Location     ;                ;              ; DISP1_D[0]      ; PIN_R5        ; QSF Assignment ;
; Location     ;                ;              ; DISP1_D[1]      ; PIN_T5        ; QSF Assignment ;
; Location     ;                ;              ; DISP1_D[2]      ; PIN_T3        ; QSF Assignment ;
; Location     ;                ;              ; DISP1_D[3]      ; PIN_T4        ; QSF Assignment ;
; Location     ;                ;              ; DISP1_D[4]      ; PIN_M6        ; QSF Assignment ;
; Location     ;                ;              ; DISP1_D[5]      ; PIN_N7        ; QSF Assignment ;
; Location     ;                ;              ; DISP1_D[6]      ; PIN_N6        ; QSF Assignment ;
; Location     ;                ;              ; DISP1_D[7]      ; PIN_P6        ; QSF Assignment ;
; Location     ;                ;              ; ETH_COL         ; PIN_F22       ; QSF Assignment ;
; Location     ;                ;              ; ETH_CRS         ; PIN_F21       ; QSF Assignment ;
; Location     ;                ;              ; ETH_MDC         ; PIN_A18       ; QSF Assignment ;
; Location     ;                ;              ; ETH_MDIO        ; PIN_B17       ; QSF Assignment ;
; Location     ;                ;              ; ETH_RST_N       ; PIN_G11       ; QSF Assignment ;
; Location     ;                ;              ; ETH_RXCLK       ; PIN_C20       ; QSF Assignment ;
; Location     ;                ;              ; ETH_RXDV        ; PIN_B20       ; QSF Assignment ;
; Location     ;                ;              ; ETH_RXD[0]      ; PIN_A20       ; QSF Assignment ;
; Location     ;                ;              ; ETH_RXD[1]      ; PIN_B19       ; QSF Assignment ;
; Location     ;                ;              ; ETH_RXD[2]      ; PIN_A19       ; QSF Assignment ;
; Location     ;                ;              ; ETH_RXD[3]      ; PIN_B18       ; QSF Assignment ;
; Location     ;                ;              ; ETH_RXER        ; PIN_B21       ; QSF Assignment ;
; Location     ;                ;              ; ETH_TXCLK       ; PIN_C21       ; QSF Assignment ;
; Location     ;                ;              ; ETH_TXD[0]      ; PIN_D21       ; QSF Assignment ;
; Location     ;                ;              ; ETH_TXD[1]      ; PIN_D22       ; QSF Assignment ;
; Location     ;                ;              ; ETH_TXD[2]      ; PIN_E21       ; QSF Assignment ;
; Location     ;                ;              ; ETH_TXD[3]      ; PIN_E22       ; QSF Assignment ;
; Location     ;                ;              ; ETH_TXEN        ; PIN_C22       ; QSF Assignment ;
; Location     ;                ;              ; ETH_TXER        ; PIN_B22       ; QSF Assignment ;
; Location     ;                ;              ; FLASH_ASDO      ; PIN_D1        ; QSF Assignment ;
; Location     ;                ;              ; FLASH_CS0_N     ; PIN_E2        ; QSF Assignment ;
; Location     ;                ;              ; FLASH_DATA0     ; PIN_K1        ; QSF Assignment ;
; Location     ;                ;              ; FLASH_DCLK      ; PIN_K2        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_CLKIN[0]  ; PIN_G21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_CLKIN[1]  ; PIN_G22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_CLKOUT[0] ; PIN_K18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_CLKOUT[1] ; PIN_M22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[0]      ; PIN_E16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[10]     ; PIN_H20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[11]     ; PIN_H18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[12]     ; PIN_L22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[13]     ; PIN_L21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[14]     ; PIN_J18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[15]     ; PIN_M21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[16]     ; PIN_K19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[17]     ; PIN_M19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[18]     ; PIN_N22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[19]     ; PIN_N21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[1]      ; PIN_H22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[20]     ; PIN_M20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[21]     ; PIN_K17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[22]     ; PIN_N20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[23]     ; PIN_N19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[24]     ; PIN_P22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[25]     ; PIN_P21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[26]     ; PIN_N18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[27]     ; PIN_R19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[28]     ; PIN_R22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[29]     ; PIN_R21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[2]      ; PIN_F16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[30]     ; PIN_R18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[31]     ; PIN_T18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[3]      ; PIN_F19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[4]      ; PIN_H21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[5]      ; PIN_J22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[6]      ; PIN_F20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[7]      ; PIN_H19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[8]      ; PIN_J21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[9]      ; PIN_K21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_CLKIN[0]  ; PIN_A11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_CLKIN[1]  ; PIN_B11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_CLKOUT[0] ; PIN_F15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_CLKOUT[1] ; PIN_D19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[0]      ; PIN_E11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[10]     ; PIN_D15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[11]     ; PIN_E15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[12]     ; PIN_C17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[13]     ; PIN_D17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[14]     ; PIN_C19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[15]     ; PIN_D20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[16]     ; PIN_G15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[17]     ; PIN_F17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[18]     ; PIN_G18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[19]     ; PIN_G17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[1]      ; PIN_F11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[20]     ; PIN_H17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[21]     ; PIN_H16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[22]     ; PIN_G16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[23]     ; PIN_J17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[24]     ; PIN_M16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[25]     ; PIN_P17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[26]     ; PIN_P20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[27]     ; PIN_R17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[28]     ; PIN_R20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[29]     ; PIN_R16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[2]      ; PIN_E12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[30]     ; PIN_T17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[31]     ; PIN_T16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[3]      ; PIN_D13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[4]      ; PIN_E13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[5]      ; PIN_F13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[6]      ; PIN_G13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[7]      ; PIN_F14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[8]      ; PIN_E14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[9]      ; PIN_C15       ; QSF Assignment ;
; Location     ;                ;              ; I2C_OVERTEMP_N  ; PIN_AA20      ; QSF Assignment ;
; Location     ;                ;              ; I2C_SCL         ; PIN_AA21      ; QSF Assignment ;
; Location     ;                ;              ; I2C_SDA         ; PIN_Y21       ; QSF Assignment ;
; Location     ;                ;              ; LCD_BACKLIGHT   ; PIN_V10       ; QSF Assignment ;
; Location     ;                ;              ; LEDM_C[0]       ; PIN_J7        ; QSF Assignment ;
; Location     ;                ;              ; LEDM_C[1]       ; PIN_J6        ; QSF Assignment ;
; Location     ;                ;              ; LEDM_C[2]       ; PIN_K8        ; QSF Assignment ;
; Location     ;                ;              ; LEDM_C[3]       ; PIN_J8        ; QSF Assignment ;
; Location     ;                ;              ; LEDM_C[4]       ; PIN_L8        ; QSF Assignment ;
; Location     ;                ;              ; LEDM_R[0]       ; PIN_F10       ; QSF Assignment ;
; Location     ;                ;              ; LEDM_R[1]       ; PIN_C8        ; QSF Assignment ;
; Location     ;                ;              ; LEDM_R[2]       ; PIN_E9        ; QSF Assignment ;
; Location     ;                ;              ; LEDM_R[3]       ; PIN_G9        ; QSF Assignment ;
; Location     ;                ;              ; LEDM_R[4]       ; PIN_F9        ; QSF Assignment ;
; Location     ;                ;              ; LEDM_R[5]       ; PIN_F8        ; QSF Assignment ;
; Location     ;                ;              ; LEDM_R[6]       ; PIN_G8        ; QSF Assignment ;
; Location     ;                ;              ; LEDM_R[7]       ; PIN_H11       ; QSF Assignment ;
; Location     ;                ;              ; LED_B           ; PIN_E7        ; QSF Assignment ;
; Location     ;                ;              ; LED_G           ; PIN_D6        ; QSF Assignment ;
; Location     ;                ;              ; LED_R           ; PIN_D7        ; QSF Assignment ;
; Location     ;                ;              ; PROTO_A[0]      ; PIN_AB5       ; QSF Assignment ;
; Location     ;                ;              ; PROTO_A[1]      ; PIN_AB4       ; QSF Assignment ;
; Location     ;                ;              ; PROTO_A[2]      ; PIN_AB3       ; QSF Assignment ;
; Location     ;                ;              ; PROTO_A[3]      ; PIN_AA1       ; QSF Assignment ;
; Location     ;                ;              ; PROTO_A[4]      ; PIN_AA7       ; QSF Assignment ;
; Location     ;                ;              ; PROTO_A[5]      ; PIN_AA5       ; QSF Assignment ;
; Location     ;                ;              ; PROTO_A[6]      ; PIN_AA4       ; QSF Assignment ;
; Location     ;                ;              ; PROTO_A[7]      ; PIN_AA3       ; QSF Assignment ;
; Location     ;                ;              ; PROTO_B[0]      ; PIN_AB10      ; QSF Assignment ;
; Location     ;                ;              ; PROTO_B[1]      ; PIN_AB9       ; QSF Assignment ;
; Location     ;                ;              ; PROTO_B[2]      ; PIN_AB8       ; QSF Assignment ;
; Location     ;                ;              ; PROTO_B[3]      ; PIN_AB7       ; QSF Assignment ;
; Location     ;                ;              ; PROTO_B[4]      ; PIN_Y10       ; QSF Assignment ;
; Location     ;                ;              ; PROTO_B[5]      ; PIN_AA10      ; QSF Assignment ;
; Location     ;                ;              ; PROTO_B[6]      ; PIN_AA9       ; QSF Assignment ;
; Location     ;                ;              ; PROTO_B[7]      ; PIN_AA8       ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_A[0]      ; PIN_P2        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_A[10]     ; PIN_P1        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_A[11]     ; PIN_M3        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_A[12]     ; PIN_L6        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_A[1]      ; PIN_R1        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_A[2]      ; PIN_P3        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_A[3]      ; PIN_R2        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_A[4]      ; PIN_P4        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_A[5]      ; PIN_P5        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_A[6]      ; PIN_N5        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_A[7]      ; PIN_M4        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_A[8]      ; PIN_N1        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_A[9]      ; PIN_M2        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_BA[0]     ; PIN_J4        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_BA[1]     ; PIN_H2        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_CAS_N     ; PIN_M1        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_CKE       ; PIN_M5        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_CLK       ; PIN_E5        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_CS_N      ; PIN_H1        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_DQM[0]    ; PIN_E1        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_DQM[1]    ; PIN_J5        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_D[0]      ; PIN_B2        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_D[10]     ; PIN_H5        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_D[11]     ; PIN_J3        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_D[12]     ; PIN_G3        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_D[13]     ; PIN_G4        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_D[14]     ; PIN_G5        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_D[15]     ; PIN_E4        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_D[1]      ; PIN_B1        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_D[2]      ; PIN_C2        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_D[3]      ; PIN_C1        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_D[4]      ; PIN_D2        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_D[5]      ; PIN_E3        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_D[6]      ; PIN_F2        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_D[7]      ; PIN_F1        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_D[8]      ; PIN_J2        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_D[9]      ; PIN_H6        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_RAS_N     ; PIN_N2        ; QSF Assignment ;
; Location     ;                ;              ; SDRAM_WE_N      ; PIN_J1        ; QSF Assignment ;
; Location     ;                ;              ; SD_CD_N         ; PIN_U7        ; QSF Assignment ;
; Location     ;                ;              ; SD_CLK          ; PIN_Y7        ; QSF Assignment ;
; Location     ;                ;              ; SD_CMD          ; PIN_W7        ; QSF Assignment ;
; Location     ;                ;              ; SD_D[0]         ; PIN_W6        ; QSF Assignment ;
; Location     ;                ;              ; SD_D[1]         ; PIN_Y6        ; QSF Assignment ;
; Location     ;                ;              ; SD_D[2]         ; PIN_W8        ; QSF Assignment ;
; Location     ;                ;              ; SD_D[3]         ; PIN_Y8        ; QSF Assignment ;
; Location     ;                ;              ; SMA_CLKIN       ; PIN_A12       ; QSF Assignment ;
; Location     ;                ;              ; SMA_CLKIN1      ; PIN_B12       ; QSF Assignment ;
; Location     ;                ;              ; SMA_CLKOUT      ; PIN_E6        ; QSF Assignment ;
; Location     ;                ;              ; Switch[0]       ; PIN_V21       ; QSF Assignment ;
; Location     ;                ;              ; Switch[1]       ; PIN_W22       ; QSF Assignment ;
; Location     ;                ;              ; Switch[2]       ; PIN_W21       ; QSF Assignment ;
; Location     ;                ;              ; Switch[3]       ; PIN_Y22       ; QSF Assignment ;
; Location     ;                ;              ; UART_CTS        ; PIN_C7        ; QSF Assignment ;
; Location     ;                ;              ; UART_RTS        ; PIN_C6        ; QSF Assignment ;
; Location     ;                ;              ; UART_Rx         ; PIN_C3        ; QSF Assignment ;
; Location     ;                ;              ; UART_Tx         ; PIN_C4        ; QSF Assignment ;
; Location     ;                ;              ; USB_D[0]        ; PIN_B4        ; QSF Assignment ;
; Location     ;                ;              ; USB_D[1]        ; PIN_A5        ; QSF Assignment ;
; Location     ;                ;              ; USB_D[2]        ; PIN_B5        ; QSF Assignment ;
; Location     ;                ;              ; USB_D[3]        ; PIN_A7        ; QSF Assignment ;
; Location     ;                ;              ; USB_D[4]        ; PIN_A4        ; QSF Assignment ;
; Location     ;                ;              ; USB_D[5]        ; PIN_A6        ; QSF Assignment ;
; Location     ;                ;              ; USB_D[6]        ; PIN_B7        ; QSF Assignment ;
; Location     ;                ;              ; USB_D[7]        ; PIN_B6        ; QSF Assignment ;
; Location     ;                ;              ; USB_POWEREN_N   ; PIN_B8        ; QSF Assignment ;
; Location     ;                ;              ; USB_RD          ; PIN_A8        ; QSF Assignment ;
; Location     ;                ;              ; USB_RXF_N       ; PIN_A3        ; QSF Assignment ;
; Location     ;                ;              ; USB_TXE_N       ; PIN_B3        ; QSF Assignment ;
; Location     ;                ;              ; USB_WR          ; PIN_B9        ; QSF Assignment ;
; Location     ;                ;              ; clock1_50MHz    ; PIN_T2        ; QSF Assignment ;
; Location     ;                ;              ; clock2_50MHz    ; PIN_T21       ; QSF Assignment ;
; Location     ;                ;              ; clock3_50MHz    ; PIN_T22       ; QSF Assignment ;
; I/O Standard ; pong           ;              ; DAC_CLR         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; DAC_CS_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; DAC_DIN         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; DAC_SCLK        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; DISP0_D[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; DISP0_D[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; DISP0_D[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; DISP0_D[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; DISP0_D[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; DISP0_D[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; DISP0_D[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; DISP0_D[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; DISP1_D[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; DISP1_D[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; DISP1_D[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; DISP1_D[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; DISP1_D[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; DISP1_D[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; DISP1_D[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; DISP1_D[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; ETH_COL         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; ETH_CRS         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; ETH_MDC         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; ETH_MDIO        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; ETH_RST_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; ETH_RXCLK       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; ETH_RXDV        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; ETH_RXD[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; ETH_RXD[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; ETH_RXD[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; ETH_RXD[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; ETH_RXER        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; ETH_TXCLK       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; ETH_TXD[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; ETH_TXD[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; ETH_TXD[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; ETH_TXD[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; ETH_TXEN        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; ETH_TXER        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; FLASH_ASDO      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; FLASH_CS0_N     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; FLASH_DATA0     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; FLASH_DCLK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_CLKIN[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_CLKIN[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_CLKOUT[0] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_CLKOUT[1] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[10]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[11]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[12]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[13]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[14]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[15]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[16]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[17]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[18]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[19]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[20]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[21]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[22]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[23]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[24]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[25]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[26]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[27]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[28]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[29]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[30]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[31]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[8]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO0_D[9]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_CLKIN[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_CLKIN[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_CLKOUT[0] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_CLKOUT[1] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[10]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[11]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[12]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[13]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[14]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[15]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[16]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[17]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[18]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[19]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[20]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[21]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[22]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[23]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[24]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[25]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[26]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[27]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[28]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[29]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[30]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[31]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[8]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; GPIO1_D[9]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; I2C_OVERTEMP_N  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; I2C_SCL         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; I2C_SDA         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; LCD_BACKLIGHT   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; LEDM_C[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; LEDM_C[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; LEDM_C[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; LEDM_C[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; LEDM_C[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; LEDM_R[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; LEDM_R[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; LEDM_R[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; LEDM_R[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; LEDM_R[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; LEDM_R[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; LEDM_R[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; LEDM_R[7]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; LED_B           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; LED_G           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; LED_R           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; PROTO_A[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; PROTO_A[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; PROTO_A[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; PROTO_A[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; PROTO_A[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; PROTO_A[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; PROTO_A[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; PROTO_A[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; PROTO_B[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; PROTO_B[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; PROTO_B[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; PROTO_B[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; PROTO_B[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; PROTO_B[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; PROTO_B[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; PROTO_B[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_A[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_A[10]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_A[11]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_A[12]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_A[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_A[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_A[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_A[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_A[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_A[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_A[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_A[8]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_A[9]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_BA[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_BA[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_CAS_N     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_CKE       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_CLK       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_CS_N      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_DQM[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_DQM[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_D[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_D[10]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_D[11]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_D[12]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_D[13]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_D[14]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_D[15]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_D[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_D[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_D[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_D[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_D[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_D[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_D[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_D[8]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_D[9]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_RAS_N     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SDRAM_WE_N      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SD_CD_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SD_CLK          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SD_CMD          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SD_D[0]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SD_D[1]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SD_D[2]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SD_D[3]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SMA_CLKIN       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SMA_CLKIN1      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; SMA_CLKOUT      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; Switch[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; Switch[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; Switch[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; Switch[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; UART_CTS        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; UART_RTS        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; UART_Rx         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; UART_Tx         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; USB_D[0]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; USB_D[1]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; USB_D[2]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; USB_D[3]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; USB_D[4]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; USB_D[5]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; USB_D[6]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; USB_D[7]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; USB_POWEREN_N   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; USB_RD          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; USB_RXF_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; USB_TXE_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; USB_WR          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; clock1_50MHz    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; clock2_50MHz    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; pong           ;              ; clock3_50MHz    ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+-----------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4214 ) ; 0.00 % ( 0 / 4214 )        ; 0.00 % ( 0 / 4214 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4214 ) ; 0.00 % ( 0 / 4214 )        ; 0.00 % ( 0 / 4214 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4006 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 198 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Havallon/Desktop/mi/problema 4/pong/output_files/pong.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,690 / 28,848 ( 9 % )     ;
;     -- Combinational with no register       ; 1207                       ;
;     -- Register only                        ; 223                        ;
;     -- Combinational with a register        ; 1260                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 995                        ;
;     -- 3 input functions                    ; 996                        ;
;     -- <=2 input functions                  ; 476                        ;
;     -- Register only                        ; 223                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1999                       ;
;     -- arithmetic mode                      ; 468                        ;
;                                             ;                            ;
; Total registers*                            ; 1,483 / 30,421 ( 5 % )     ;
;     -- Dedicated logic registers            ; 1,483 / 28,848 ( 5 % )     ;
;     -- I/O registers                        ; 0 / 1,573 ( 0 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 216 / 1,803 ( 12 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 47 / 329 ( 14 % )          ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 13 / 66 ( 20 % )           ;
; Total block memory bits                     ; 77,344 / 608,256 ( 13 % )  ;
; Total block memory implementation bits      ; 119,808 / 608,256 ( 20 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global signals                              ; 6                          ;
;     -- Global clocks                        ; 6 / 20 ( 30 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 2.7% / 2.5% / 3.0%         ;
; Peak interconnect usage (total/H/V)         ; 31.0% / 28.9% / 33.9%      ;
; Maximum fan-out                             ; 1237                       ;
; Highest non-global fan-out                  ; 137                        ;
; Total fan-out                               ; 13753                      ;
; Average fan-out                             ; 3.26                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                 ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                   ; Low                            ;
;                                             ;                      ;                       ;                                ;
; Total logic elements                        ; 2556 / 28848 ( 9 % ) ; 134 / 28848 ( < 1 % ) ; 0 / 28848 ( 0 % )              ;
;     -- Combinational with no register       ; 1150                 ; 57                    ; 0                              ;
;     -- Register only                        ; 210                  ; 13                    ; 0                              ;
;     -- Combinational with a register        ; 1196                 ; 64                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                       ;                                ;
;     -- 4 input functions                    ; 937                  ; 58                    ; 0                              ;
;     -- 3 input functions                    ; 971                  ; 25                    ; 0                              ;
;     -- <=2 input functions                  ; 438                  ; 38                    ; 0                              ;
;     -- Register only                        ; 210                  ; 13                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Logic elements by mode                      ;                      ;                       ;                                ;
;     -- normal mode                          ; 1886                 ; 113                   ; 0                              ;
;     -- arithmetic mode                      ; 460                  ; 8                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Total registers                             ; 1406                 ; 77                    ; 0                              ;
;     -- Dedicated logic registers            ; 1406 / 28848 ( 5 % ) ; 77 / 28848 ( < 1 % )  ; 0 / 28848 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Total LABs:  partially or completely used   ; 204 / 1803 ( 11 % )  ; 12 / 1803 ( < 1 % )   ; 0 / 1803 ( 0 % )               ;
;                                             ;                      ;                       ;                                ;
; Virtual pins                                ; 0                    ; 0                     ; 0                              ;
; I/O pins                                    ; 47                   ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )      ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 77344                ; 0                     ; 0                              ;
; Total RAM block bits                        ; 119808               ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 13 / 66 ( 19 % )     ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 6 / 24 ( 25 % )      ; 0 / 24 ( 0 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                      ;                       ;                                ;
; Connections                                 ;                      ;                       ;                                ;
;     -- Input Connections                    ; 143                  ; 112                   ; 0                              ;
;     -- Registered Input Connections         ; 48                   ; 87                    ; 0                              ;
;     -- Output Connections                   ; 163                  ; 92                    ; 0                              ;
;     -- Registered Output Connections        ; 3                    ; 92                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Internal Connections                        ;                      ;                       ;                                ;
;     -- Total Connections                    ; 13275                ; 726                   ; 5                              ;
;     -- Registered Connections               ; 5145                 ; 510                   ; 0                              ;
;                                             ;                      ;                       ;                                ;
; External Connections                        ;                      ;                       ;                                ;
;     -- Top                                  ; 102                  ; 204                   ; 0                              ;
;     -- sld_hub:auto_hub                     ; 204                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Partition Interface                         ;                      ;                       ;                                ;
;     -- Input Ports                          ; 42                   ; 37                    ; 0                              ;
;     -- Output Ports                         ; 36                   ; 54                    ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Registered Ports                            ;                      ;                       ;                                ;
;     -- Registered Input Ports               ; 0                    ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 21                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Port Connectivity                           ;                      ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 1                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 25                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 30                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 43                    ; 0                              ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ADC_DOUT[0] ; AB19  ; 4        ; 59           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADC_DOUT[1] ; AA19  ; 4        ; 56           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[0]      ; V22   ; 5        ; 67           ; 10           ; 7            ; 118                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[10]     ; U17   ; 4        ; 63           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[11]     ; Y17   ; 4        ; 61           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[1]      ; U20   ; 5        ; 67           ; 7            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[2]      ; U22   ; 5        ; 67           ; 11           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[3]      ; U16   ; 4        ; 61           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[4]      ; W20   ; 5        ; 67           ; 3            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[5]      ; U21   ; 5        ; 67           ; 11           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[6]      ; V15   ; 4        ; 50           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[7]      ; W17   ; 4        ; 59           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[8]      ; W19   ; 5        ; 67           ; 5            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[9]      ; W15   ; 4        ; 52           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; clock_50MHz ; T1    ; 2        ; 0            ; 21           ; 21           ; 1237                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CNVST  ; AB18  ; 4        ; 52           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_CS_N   ; AA17  ; 4        ; 54           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_REFSEL ; AB17  ; 4        ; 54           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_SCLK   ; AA18  ; 4        ; 54           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_SD     ; AA16  ; 4        ; 45           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_SEL    ; AB16  ; 4        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_UB     ; AB20  ; 4        ; 61           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_D[0]   ; V8    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_D[1]   ; V7    ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_D[2]   ; V6    ; 3        ; 1            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_D[3]   ; V5    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_D[4]   ; V4    ; 2        ; 0            ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_D[5]   ; Y4    ; 3        ; 3            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_D[6]   ; V3    ; 2        ; 0            ; 5            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_D[7]   ; Y3    ; 3        ; 3            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_EN     ; V9    ; 3        ; 20           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_RS     ; U9    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_RW     ; U8    ; 3        ; 3            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[0]   ; B14   ; 7        ; 38           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[1]   ; A15   ; 7        ; 45           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[2]   ; B15   ; 7        ; 45           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[3]   ; A16   ; 7        ; 50           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[0]   ; C13   ; 7        ; 45           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[1]   ; A13   ; 7        ; 38           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[2]   ; B13   ; 7        ; 38           ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[3]   ; A14   ; 7        ; 41           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HS     ; B16   ; 7        ; 50           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[0]   ; A9    ; 8        ; 32           ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[1]   ; C10   ; 8        ; 29           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[2]   ; A10   ; 8        ; 32           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[3]   ; B10   ; 8        ; 32           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VS     ; A17   ; 7        ; 52           ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                    ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                               ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+
; D1       ; DIFFIO_L8n, DATA1, ASDO                ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L10p, FLASH_nCE, nCSO           ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                                ; -                        ; -                       ; Dedicated Programming Pin ;
; K2       ; DCLK                                   ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; K1       ; DATA0                                  ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                                ; -                        ; -                       ; Dedicated Programming Pin ;
; L5       ; TDI                                    ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; L2       ; TCK                                    ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; L1       ; TMS                                    ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; L4       ; TDO                                    ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; L3       ; nCE                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; M18      ; CONF_DONE                              ; -                        ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; K22      ; DIFFIO_R24n, nCEO                      ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; A17      ; DIFFIO_T41n, PADD1                     ; Use as regular IO        ; VGA_VS                  ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T36n, PADD5                     ; Use as regular IO        ; VGA_B[1]                ; Dual Purpose Pin          ;
; B15      ; DIFFIO_T36p, PADD6                     ; Use as regular IO        ; VGA_B[2]                ; Dual Purpose Pin          ;
; C13      ; DIFFIO_T35n, PADD7                     ; Use as regular IO        ; VGA_G[0]                ; Dual Purpose Pin          ;
; A14      ; DIFFIO_T31n, PADD9                     ; Use as regular IO        ; VGA_G[3]                ; Dual Purpose Pin          ;
; B14      ; DIFFIO_T31p, PADD10                    ; Use as regular IO        ; VGA_B[0]                ; Dual Purpose Pin          ;
; A13      ; DIFFIO_T29n, PADD11                    ; Use as regular IO        ; VGA_G[1]                ; Dual Purpose Pin          ;
; B13      ; DIFFIO_T29p, PADD12, DQS4T/CQ5T,DPCLK9 ; Use as regular IO        ; VGA_G[2]                ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T25p, PADD15                    ; Use as regular IO        ; VGA_R[3]                ; Dual Purpose Pin          ;
; A9       ; DIFFIO_T24n, PADD16                    ; Use as regular IO        ; VGA_R[0]                ; Dual Purpose Pin          ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 35 ( 11 % )  ; 2.5V          ; --           ;
; 2        ; 3 / 45 ( 7 % )   ; 3.3V          ; --           ;
; 3        ; 9 / 42 ( 21 % )  ; 3.3V          ; --           ;
; 4        ; 15 / 43 ( 35 % ) ; 3.3V          ; --           ;
; 5        ; 6 / 41 ( 15 % )  ; 3.3V          ; --           ;
; 6        ; 1 / 37 ( 3 % )   ; 2.5V          ; --           ;
; 7        ; 10 / 43 ( 23 % ) ; 3.3V          ; --           ;
; 8        ; 4 / 43 ( 9 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 487        ; 8        ; VGA_R[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 485        ; 8        ; VGA_R[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 481        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 479        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 473        ; 7        ; VGA_G[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 469        ; 7        ; VGA_G[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 458        ; 7        ; VGA_B[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ; 448        ; 7        ; VGA_B[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A17      ; 446        ; 7        ; VGA_VS                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA4      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA5      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA7      ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 202        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 204        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 206        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 224        ; 4        ; ADC_SD                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA17     ; 243        ; 4        ; ADC_CS_N                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ; 245        ; 4        ; ADC_SCLK                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA19     ; 252        ; 4        ; ADC_DOUT[1]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB3      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB5      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 203        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 205        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 207        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 225        ; 4        ; ADC_SEL                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB17     ; 244        ; 4        ; ADC_REFSEL                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 242        ; 4        ; ADC_CNVST                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ; 253        ; 4        ; ADC_DOUT[0]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 260        ; 4        ; ADC_UB                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B6       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 486        ; 8        ; VGA_R[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 482        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 480        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 474        ; 7        ; VGA_G[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 470        ; 7        ; VGA_B[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 459        ; 7        ; VGA_B[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B16      ; 449        ; 7        ; VGA_HS                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B21      ; 404        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 403        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 491        ; 8        ; VGA_R[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 460        ; 7        ; VGA_G[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 405        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 401        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 400        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 17         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D7       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D10      ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D13      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D15      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D17      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D19      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 407        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; D21      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D22      ; 394        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 21         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ; 546        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 545        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E9       ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E10      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 477        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 476        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E14      ; 453        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 544        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 478        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F13      ; 457        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F14      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 410        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 67         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 547        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 411        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 345        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G22      ; 344        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 52         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H6       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 399        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H19      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 55         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 54         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J4       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J17      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 59         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 58         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 60         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 41         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K20      ; 350        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 360        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 63         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L2       ; 62         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L3       ; 65         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 64         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L5       ; 61         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ; 349        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 348        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M7       ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ; 337        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M17      ; 347        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 346        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 336        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M20      ; 335        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N5       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N18      ; 330        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P6       ; 131        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P7       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P15      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P21      ; 320        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R5       ; 135        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R6       ; 136        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 137        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R18      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R20      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 316        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 69         ; 2        ; clock_50MHz                                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T2       ; 68         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T4       ; 134        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 133        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 138        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T8       ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 343        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 342        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ; 146        ; 3        ; LCD_RW                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U9       ; 170        ; 3        ; LCD_RS                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U10      ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U11      ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U12      ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U13      ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U14      ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U15      ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ; 262        ; 4        ; KEY[3]                                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U17      ; 263        ; 4        ; KEY[10]                                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; KEY[1]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U21      ; 308        ; 5        ; KEY[5]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 307        ; 5        ; KEY[2]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 130        ; 2        ; LCD_D[6]                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V4       ; 129        ; 2        ; LCD_D[4]                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V5       ; 142        ; 3        ; LCD_D[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V6       ; 141        ; 3        ; LCD_D[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V7       ; 157        ; 3        ; LCD_D[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V8       ; 171        ; 3        ; LCD_D[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V9       ; 178        ; 3        ; LCD_EN                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V10      ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 199        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V13      ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 237        ; 4        ; KEY[6]                                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V16      ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 303        ; 5        ; KEY[0]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W1       ; 111        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 110        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W6       ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ; 200        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W13      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W15      ; 239        ; 4        ; KEY[9]                                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W17      ; 257        ; 4        ; KEY[7]                                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ; 285        ; 5        ; KEY[8]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W20      ; 280        ; 5        ; KEY[4]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 113        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 112        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 148        ; 3        ; LCD_D[7]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y4       ; 147        ; 3        ; LCD_D[5]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 201        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 258        ; 4        ; KEY[11]                                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+-------------+-------------------------------+
; Pin Name    ; Reason                        ;
+-------------+-------------------------------+
; VGA_HS      ; Missing drive strength        ;
; VGA_VS      ; Missing drive strength        ;
; VGA_R[0]    ; Missing drive strength        ;
; VGA_R[1]    ; Missing drive strength        ;
; VGA_R[2]    ; Missing drive strength        ;
; VGA_R[3]    ; Missing drive strength        ;
; VGA_G[0]    ; Missing drive strength        ;
; VGA_G[1]    ; Missing drive strength        ;
; VGA_G[2]    ; Missing drive strength        ;
; VGA_G[3]    ; Missing drive strength        ;
; VGA_B[0]    ; Missing drive strength        ;
; VGA_B[1]    ; Missing drive strength        ;
; VGA_B[2]    ; Missing drive strength        ;
; VGA_B[3]    ; Missing drive strength        ;
; LCD_D[0]    ; Missing drive strength        ;
; LCD_D[1]    ; Missing drive strength        ;
; LCD_D[2]    ; Missing drive strength        ;
; LCD_D[3]    ; Missing drive strength        ;
; LCD_D[4]    ; Missing drive strength        ;
; LCD_D[5]    ; Missing drive strength        ;
; LCD_D[6]    ; Missing drive strength        ;
; LCD_D[7]    ; Missing drive strength        ;
; LCD_EN      ; Missing drive strength        ;
; LCD_RS      ; Missing drive strength        ;
; LCD_RW      ; Missing drive strength        ;
; ADC_CNVST   ; Missing drive strength        ;
; ADC_CS_N    ; Missing drive strength        ;
; ADC_REFSEL  ; Missing drive strength        ;
; ADC_SCLK    ; Missing drive strength        ;
; ADC_SD      ; Missing drive strength        ;
; ADC_UB      ; Missing drive strength        ;
; ADC_SEL     ; Missing drive strength        ;
; ADC_DOUT[1] ; Incomplete set of assignments ;
; ADC_DOUT[0] ; Incomplete set of assignments ;
+-------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; |pong                                                                                                                                   ; 2690 (0)    ; 1483 (0)                  ; 0 (0)         ; 77344       ; 13   ; 0            ; 0       ; 0         ; 47   ; 0            ; 1207 (0)     ; 223 (0)           ; 1260 (0)         ; |pong                                                                                                                                                                                                                                                                                                                                            ; pong                                               ; work         ;
;    |AD:AD|                                                                                                                              ; 69 (69)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 32 (32)           ; 11 (11)          ; |pong|AD:AD                                                                                                                                                                                                                                                                                                                                      ; AD                                                 ; work         ;
;    |nios:nios|                                                                                                                          ; 2182 (0)    ; 1262 (0)                  ; 0 (0)         ; 75776       ; 11   ; 0            ; 0       ; 0         ; 0    ; 0            ; 920 (0)      ; 172 (0)           ; 1090 (0)         ; |pong|nios:nios                                                                                                                                                                                                                                                                                                                                  ; nios                                               ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 17 (11)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 8 (6)            ; |pong|nios:nios|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                           ; altera_reset_controller                            ; work         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |pong|nios:nios|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer                          ; work         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |pong|nios:nios|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                          ; work         ;
;       |delay30fps:delay_0|                                                                                                              ; 31 (31)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 23 (23)          ; |pong|nios:nios|delay30fps:delay_0                                                                                                                                                                                                                                                                                                               ; delay30fps                                         ; work         ;
;       |div:div_0|                                                                                                                       ; 322 (322)   ; 206 (206)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 116 (116)    ; 0 (0)             ; 206 (206)        ; |pong|nios:nios|div:div_0                                                                                                                                                                                                                                                                                                                        ; div                                                ; work         ;
;       |lcd_driver:lcd_0|                                                                                                                ; 39 (39)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 9 (9)             ; 21 (21)          ; |pong|nios:nios|lcd_driver:lcd_0                                                                                                                                                                                                                                                                                                                 ; lcd_driver                                         ; work         ;
;       |mul:mult|                                                                                                                        ; 150 (150)   ; 139 (139)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 31 (31)           ; 108 (108)        ; |pong|nios:nios|mul:mult                                                                                                                                                                                                                                                                                                                         ; mul                                                ; work         ;
;       |nios_busy:busy|                                                                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |pong|nios:nios|nios_busy:busy                                                                                                                                                                                                                                                                                                                   ; nios_busy                                          ; work         ;
;       |nios_busy:start|                                                                                                                 ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |pong|nios:nios|nios_busy:start                                                                                                                                                                                                                                                                                                                  ; nios_busy                                          ; work         ;
;       |nios_bx:bx|                                                                                                                      ; 22 (22)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 10 (10)           ; 10 (10)          ; |pong|nios:nios|nios_bx:bx                                                                                                                                                                                                                                                                                                                       ; nios_bx                                            ; work         ;
;       |nios_bx:by|                                                                                                                      ; 22 (22)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 10 (10)           ; 10 (10)          ; |pong|nios:nios|nios_bx:by                                                                                                                                                                                                                                                                                                                       ; nios_bx                                            ; work         ;
;       |nios_bx:p1x|                                                                                                                     ; 22 (22)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 10 (10)           ; 10 (10)          ; |pong|nios:nios|nios_bx:p1x                                                                                                                                                                                                                                                                                                                      ; nios_bx                                            ; work         ;
;       |nios_bx:p1y|                                                                                                                     ; 22 (22)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 10 (10)           ; 10 (10)          ; |pong|nios:nios|nios_bx:p1y                                                                                                                                                                                                                                                                                                                      ; nios_bx                                            ; work         ;
;       |nios_bx:p2x|                                                                                                                     ; 24 (24)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 10 (10)           ; 10 (10)          ; |pong|nios:nios|nios_bx:p2x                                                                                                                                                                                                                                                                                                                      ; nios_bx                                            ; work         ;
;       |nios_bx:p2y|                                                                                                                     ; 22 (22)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 10 (10)           ; 10 (10)          ; |pong|nios:nios|nios_bx:p2y                                                                                                                                                                                                                                                                                                                      ; nios_bx                                            ; work         ;
;       |nios_memory:memory|                                                                                                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_memory:memory                                                                                                                                                                                                                                                                                                               ; nios_memory                                        ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_memory:memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                     ; altsyncram                                         ; work         ;
;             |altsyncram_g6f1:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_memory:memory|altsyncram:the_altsyncram|altsyncram_g6f1:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_g6f1                                    ; work         ;
;       |nios_mm_interconnect_0:mm_interconnect_0|                                                                                        ; 450 (0)     ; 196 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 205 (0)      ; 8 (0)             ; 237 (0)          ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                         ; nios_mm_interconnect_0                             ; work         ;
;          |altera_avalon_sc_fifo:busy_s1_agent_rsp_fifo|                                                                                 ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:busy_s1_agent_rsp_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                              ; work         ;
;          |altera_avalon_sc_fifo:bx_s1_agent_rsp_fifo|                                                                                   ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bx_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                              ; work         ;
;          |altera_avalon_sc_fifo:by_s1_agent_rsp_fifo|                                                                                   ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:by_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                              ; work         ;
;          |altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|                                                                               ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                              ; work         ;
;          |altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|                                                                    ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                              ; work         ;
;          |altera_avalon_sc_fifo:p1x_s1_agent_rsp_fifo|                                                                                  ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1x_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                              ; work         ;
;          |altera_avalon_sc_fifo:p1y_s1_agent_rsp_fifo|                                                                                  ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1y_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                              ; work         ;
;          |altera_avalon_sc_fifo:p2x_s1_agent_rsp_fifo|                                                                                  ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p2x_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                              ; work         ;
;          |altera_avalon_sc_fifo:p2y_s1_agent_rsp_fifo|                                                                                  ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p2y_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                              ; work         ;
;          |altera_avalon_sc_fifo:player1_s1_agent_rsp_fifo|                                                                              ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player1_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; work         ;
;          |altera_avalon_sc_fifo:player_2_s1_agent_rsp_fifo|                                                                             ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                              ; work         ;
;          |altera_avalon_sc_fifo:random_s1_agent_rsp_fifo|                                                                               ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:random_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                              ; work         ;
;          |altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|                                                                                ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                              ; work         ;
;          |altera_merlin_master_agent:nios_data_master_agent|                                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent                                                                                                                                                                                                                                       ; altera_merlin_master_agent                         ; work         ;
;          |altera_merlin_master_agent:nios_instruction_master_agent|                                                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent                                                                                                                                                                                                                                ; altera_merlin_master_agent                         ; work         ;
;          |altera_merlin_master_translator:nios_data_master_translator|                                                                  ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator                                                                                                                                                                                                                             ; altera_merlin_master_translator                    ; work         ;
;          |altera_merlin_master_translator:nios_instruction_master_translator|                                                           ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator                                                                                                                                                                                                                      ; altera_merlin_master_translator                    ; work         ;
;          |altera_merlin_slave_agent:bx_s1_agent|                                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bx_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                          ; work         ;
;          |altera_merlin_slave_agent:by_s1_agent|                                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:by_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                          ; work         ;
;          |altera_merlin_slave_agent:p1x_s1_agent|                                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1x_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                          ; work         ;
;          |altera_merlin_slave_agent:p1y_s1_agent|                                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1y_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                          ; work         ;
;          |altera_merlin_slave_agent:p2y_s1_agent|                                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p2y_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                          ; work         ;
;          |altera_merlin_slave_agent:player1_s1_agent|                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:player1_s1_agent                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                          ; work         ;
;          |altera_merlin_slave_agent:player_2_s1_agent|                                                                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:player_2_s1_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                          ; work         ;
;          |altera_merlin_slave_agent:random_s1_agent|                                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:random_s1_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                          ; work         ;
;          |altera_merlin_slave_agent:start_s1_agent|                                                                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:start_s1_agent                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                          ; work         ;
;          |altera_merlin_slave_translator:busy_s1_translator|                                                                            ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 3 (3)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:busy_s1_translator                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                     ; work         ;
;          |altera_merlin_slave_translator:bx_s1_translator|                                                                              ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 13 (13)          ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bx_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                     ; work         ;
;          |altera_merlin_slave_translator:by_s1_translator|                                                                              ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 13 (13)          ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:by_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                     ; work         ;
;          |altera_merlin_slave_translator:memory_s1_translator|                                                                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:memory_s1_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                     ; work         ;
;          |altera_merlin_slave_translator:nios_debug_mem_slave_translator|                                                               ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator                     ; work         ;
;          |altera_merlin_slave_translator:p1x_s1_translator|                                                                             ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 13 (13)          ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1x_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                     ; work         ;
;          |altera_merlin_slave_translator:p1y_s1_translator|                                                                             ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 13 (13)          ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1y_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                     ; work         ;
;          |altera_merlin_slave_translator:p2x_s1_translator|                                                                             ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 13 (13)          ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p2x_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                     ; work         ;
;          |altera_merlin_slave_translator:p2y_s1_translator|                                                                             ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 13 (13)          ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p2y_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                     ; work         ;
;          |altera_merlin_slave_translator:player1_s1_translator|                                                                         ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 10 (10)          ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:player1_s1_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                     ; work         ;
;          |altera_merlin_slave_translator:player_2_s1_translator|                                                                        ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 5 (5)             ; 6 (6)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:player_2_s1_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                     ; work         ;
;          |altera_merlin_slave_translator:random_s1_translator|                                                                          ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:random_s1_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                     ; work         ;
;          |altera_merlin_slave_translator:start_s1_translator|                                                                           ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_s1_translator                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                     ; work         ;
;          |nios_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                   ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                              ; nios_mm_interconnect_0_cmd_demux                   ; work         ;
;          |nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                      ; nios_mm_interconnect_0_cmd_demux_001               ; work         ;
;          |nios_mm_interconnect_0_cmd_demux_001:rsp_demux_012|                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_demux_001:rsp_demux_012                                                                                                                                                                                                                                      ; nios_mm_interconnect_0_cmd_demux_001               ; work         ;
;          |nios_mm_interconnect_0_cmd_demux_001:rsp_demux|                                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                                                                                                          ; nios_mm_interconnect_0_cmd_demux_001               ; work         ;
;          |nios_mm_interconnect_0_cmd_mux:cmd_mux_012|                                                                                   ; 57 (54)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (47)      ; 1 (1)             ; 8 (5)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                              ; nios_mm_interconnect_0_cmd_mux                     ; work         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                           ; work         ;
;          |nios_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                       ; 54 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 51 (47)          ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                  ; nios_mm_interconnect_0_cmd_mux                     ; work         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                     ; altera_merlin_arbitrator                           ; work         ;
;          |nios_mm_interconnect_0_router:router|                                                                                         ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_router:router                                                                                                                                                                                                                                                    ; nios_mm_interconnect_0_router                      ; work         ;
;          |nios_mm_interconnect_0_router_001:router_001|                                                                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                            ; nios_mm_interconnect_0_router_001                  ; work         ;
;          |nios_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                       ; 70 (70)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 32 (32)          ; |pong|nios:nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                  ; nios_mm_interconnect_0_rsp_mux                     ; work         ;
;       |nios_nios:nios|                                                                                                                  ; 1129 (0)    ; 572 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 542 (0)      ; 55 (0)            ; 532 (0)          ; |pong|nios:nios|nios_nios:nios                                                                                                                                                                                                                                                                                                                   ; nios_nios                                          ; work         ;
;          |nios_nios_cpu:cpu|                                                                                                            ; 1129 (742)  ; 572 (304)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 542 (424)    ; 55 (7)            ; 532 (311)        ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu                                                                                                                                                                                                                                                                                                 ; nios_nios_cpu                                      ; work         ;
;             |nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|                                                                       ; 387 (84)    ; 268 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (4)      ; 48 (0)            ; 221 (80)         ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci                                                                                                                                                                                                                                             ; nios_nios_cpu_nios2_oci                            ; work         ;
;                |nios_nios_cpu_debug_slave_wrapper:the_nios_nios_cpu_debug_slave_wrapper|                                                ; 139 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 45 (0)            ; 52 (0)           ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_debug_slave_wrapper:the_nios_nios_cpu_debug_slave_wrapper                                                                                                                                                                     ; nios_nios_cpu_debug_slave_wrapper                  ; work         ;
;                   |nios_nios_cpu_debug_slave_sysclk:the_nios_nios_cpu_debug_slave_sysclk|                                               ; 52 (48)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 37 (34)           ; 12 (11)          ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_debug_slave_wrapper:the_nios_nios_cpu_debug_slave_wrapper|nios_nios_cpu_debug_slave_sysclk:the_nios_nios_cpu_debug_slave_sysclk                                                                                               ; nios_nios_cpu_debug_slave_sysclk                   ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_debug_slave_wrapper:the_nios_nios_cpu_debug_slave_wrapper|nios_nios_cpu_debug_slave_sysclk:the_nios_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                          ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_debug_slave_wrapper:the_nios_nios_cpu_debug_slave_wrapper|nios_nios_cpu_debug_slave_sysclk:the_nios_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                          ; altera_std_synchronizer                            ; work         ;
;                   |nios_nios_cpu_debug_slave_tck:the_nios_nios_cpu_debug_slave_tck|                                                     ; 90 (86)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 8 (4)             ; 46 (46)          ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_debug_slave_wrapper:the_nios_nios_cpu_debug_slave_wrapper|nios_nios_cpu_debug_slave_tck:the_nios_nios_cpu_debug_slave_tck                                                                                                     ; nios_nios_cpu_debug_slave_tck                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_debug_slave_wrapper:the_nios_nios_cpu_debug_slave_wrapper|nios_nios_cpu_debug_slave_tck:the_nios_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_debug_slave_wrapper:the_nios_nios_cpu_debug_slave_wrapper|nios_nios_cpu_debug_slave_tck:the_nios_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                ; altera_std_synchronizer                            ; work         ;
;                   |sld_virtual_jtag_basic:nios_nios_cpu_debug_slave_phy|                                                                ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_debug_slave_wrapper:the_nios_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_nios_cpu_debug_slave_phy                                                                                                                ; sld_virtual_jtag_basic                             ; work         ;
;                |nios_nios_cpu_nios2_avalon_reg:the_nios_nios_cpu_nios2_avalon_reg|                                                      ; 7 (7)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_nios2_avalon_reg:the_nios_nios_cpu_nios2_avalon_reg                                                                                                                                                                           ; nios_nios_cpu_nios2_avalon_reg                     ; work         ;
;                |nios_nios_cpu_nios2_oci_break:the_nios_nios_cpu_nios2_oci_break|                                                        ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_nios2_oci_break:the_nios_nios_cpu_nios2_oci_break                                                                                                                                                                             ; nios_nios_cpu_nios2_oci_break                      ; work         ;
;                |nios_nios_cpu_nios2_oci_debug:the_nios_nios_cpu_nios2_oci_debug|                                                        ; 12 (10)     ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (1)             ; 7 (7)            ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_nios2_oci_debug:the_nios_nios_cpu_nios2_oci_debug                                                                                                                                                                             ; nios_nios_cpu_nios2_oci_debug                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_nios2_oci_debug:the_nios_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                         ; altera_std_synchronizer                            ; work         ;
;                |nios_nios_cpu_nios2_ocimem:the_nios_nios_cpu_nios2_ocimem|                                                              ; 115 (115)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 51 (51)          ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_nios2_ocimem:the_nios_nios_cpu_nios2_ocimem                                                                                                                                                                                   ; nios_nios_cpu_nios2_ocimem                         ; work         ;
;                   |nios_nios_cpu_ociram_sp_ram_module:nios_nios_cpu_ociram_sp_ram|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_nios2_ocimem:the_nios_nios_cpu_nios2_ocimem|nios_nios_cpu_ociram_sp_ram_module:nios_nios_cpu_ociram_sp_ram                                                                                                                    ; nios_nios_cpu_ociram_sp_ram_module                 ; work         ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_nios2_ocimem:the_nios_nios_cpu_nios2_ocimem|nios_nios_cpu_ociram_sp_ram_module:nios_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                          ; altsyncram                                         ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_nios2_ocimem:the_nios_nios_cpu_nios2_ocimem|nios_nios_cpu_ociram_sp_ram_module:nios_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                           ; altsyncram_ac71                                    ; work         ;
;             |nios_nios_cpu_register_bank_a_module:nios_nios_cpu_register_bank_a|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_register_bank_a_module:nios_nios_cpu_register_bank_a                                                                                                                                                                                                                              ; nios_nios_cpu_register_bank_a_module               ; work         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_register_bank_a_module:nios_nios_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                    ; altsyncram                                         ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_register_bank_a_module:nios_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                     ; altsyncram_6mc1                                    ; work         ;
;             |nios_nios_cpu_register_bank_b_module:nios_nios_cpu_register_bank_b|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_register_bank_b_module:nios_nios_cpu_register_bank_b                                                                                                                                                                                                                              ; nios_nios_cpu_register_bank_b_module               ; work         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_register_bank_b_module:nios_nios_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                    ; altsyncram                                         ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pong|nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_register_bank_b_module:nios_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                     ; altsyncram_6mc1                                    ; work         ;
;       |nios_nios_custom_instruction_master_multi_xconnect:nios_custom_instruction_master_multi_xconnect|                                ; 43 (43)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 30 (30)          ; |pong|nios:nios|nios_nios_custom_instruction_master_multi_xconnect:nios_custom_instruction_master_multi_xconnect                                                                                                                                                                                                                                 ; nios_nios_custom_instruction_master_multi_xconnect ; work         ;
;       |nios_player1:player1|                                                                                                            ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |pong|nios:nios|nios_player1:player1                                                                                                                                                                                                                                                                                                             ; nios_player1                                       ; work         ;
;       |nios_player1:player_2|                                                                                                           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |pong|nios:nios|nios_player1:player_2                                                                                                                                                                                                                                                                                                            ; nios_player1                                       ; work         ;
;       |nios_random:random|                                                                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |pong|nios:nios|nios_random:random                                                                                                                                                                                                                                                                                                               ; nios_random                                        ; work         ;
;    |random:random|                                                                                                                      ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |pong|random:random                                                                                                                                                                                                                                                                                                                              ; random                                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 134 (1)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (1)       ; 13 (0)            ; 64 (0)           ; |pong|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                            ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 133 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 13 (0)            ; 64 (0)           ; |pong|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 133 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 13 (0)            ; 64 (0)           ; |pong|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 133 (6)     ; 77 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (1)       ; 13 (1)            ; 64 (0)           ; |pong|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 131 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 12 (0)            ; 64 (0)           ; |pong|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 131 (90)    ; 72 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (42)      ; 12 (12)           ; 64 (38)          ; |pong|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                       ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |pong|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |pong|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                     ; altera_sld   ;
;    |vgaDriver:vgaDriver|                                                                                                                ; 301 (0)     ; 97 (0)                    ; 0 (0)         ; 1568        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 204 (0)      ; 6 (0)             ; 91 (0)           ; |pong|vgaDriver:vgaDriver                                                                                                                                                                                                                                                                                                                        ; vgaDriver                                          ; work         ;
;       |clk50to25:clk50to25|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |pong|vgaDriver:vgaDriver|clk50to25:clk50to25                                                                                                                                                                                                                                                                                                    ; clk50to25                                          ; work         ;
;       |vgaPxlGen:vgaPxlGen|                                                                                                             ; 266 (266)   ; 73 (73)                   ; 0 (0)         ; 1568        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 193 (193)    ; 6 (6)             ; 67 (67)          ; |pong|vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen                                                                                                                                                                                                                                                                                                    ; vgaPxlGen                                          ; work         ;
;          |barrasprite:Barra|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pong|vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|barrasprite:Barra                                                                                                                                                                                                                                                                                  ; barrasprite                                        ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pong|vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component                                                                                                                                                                                                                                                  ; altsyncram                                         ; work         ;
;                |altsyncram_3s91:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pong|vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated                                                                                                                                                                                                                   ; altsyncram_3s91                                    ; work         ;
;          |bolasprite:bola|                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 288         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pong|vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bolasprite:bola                                                                                                                                                                                                                                                                                    ; bolasprite                                         ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 288         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pong|vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component                                                                                                                                                                                                                                                    ; altsyncram                                         ; work         ;
;                |altsyncram_pl91:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 288         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pong|vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated                                                                                                                                                                                                                     ; altsyncram_pl91                                    ; work         ;
;       |vgaSync:vgaSync|                                                                                                                 ; 34 (34)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 23 (23)          ; |pong|vgaDriver:vgaDriver|vgaSync:vgaSync                                                                                                                                                                                                                                                                                                        ; vgaSync                                            ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; KEY[1]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[2]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[3]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[4]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[5]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[6]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[7]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[8]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[9]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[10]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; VGA_HS      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_VS      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_D[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_D[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_D[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_D[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_D[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_D[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_D[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_D[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_EN      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_RS      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_RW      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_CNVST   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_CS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_REFSEL  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_SCLK    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_SD      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_UB      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_SEL     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; KEY[0]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; clock_50MHz ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; KEY[11]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_DOUT[1] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC_DOUT[0] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                       ;
+------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------+-------------------+---------+
; KEY[1]                                                                 ;                   ;         ;
; KEY[2]                                                                 ;                   ;         ;
; KEY[3]                                                                 ;                   ;         ;
; KEY[4]                                                                 ;                   ;         ;
; KEY[5]                                                                 ;                   ;         ;
; KEY[6]                                                                 ;                   ;         ;
; KEY[7]                                                                 ;                   ;         ;
; KEY[8]                                                                 ;                   ;         ;
; KEY[9]                                                                 ;                   ;         ;
; KEY[10]                                                                ;                   ;         ;
; KEY[0]                                                                 ;                   ;         ;
;      - vgaDriver:vgaDriver|clk50to25:clk50to25|clk_out                 ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|vsync                       ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|hsync                       ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|b                       ; 1                 ; 6       ;
;      - AD:AD|ADC_SCLK                                                  ; 1                 ; 6       ;
;      - AD:AD|counter[1]                                                ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|hpos[4]                     ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|hpos[5]                     ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|hpos[6]                     ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|hpos[0]                     ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|hpos[1]                     ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|hpos[2]                     ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|hpos[3]                     ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|hpos[7]                     ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|hpos[8]                     ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|hpos[9]                     ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|vpos[0]                     ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|vpos[1]                     ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|vpos[2]                     ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|vpos[3]                     ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|vpos[4]                     ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|vpos[5]                     ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|vpos[6]                     ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|vpos[7]                     ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|vpos[8]                     ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|vpos[9]                     ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|relY[0]                 ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|relY[1]                 ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|relY[2]                 ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|relY[3]                 ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|relY[4]                 ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|relY[5]                 ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|relY[6]                 ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaSync:vgaSync|pxl_en                      ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p1X[1]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p1X[0]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p1X[2]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p1X[3]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p2X[1]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p2X[0]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p2X[2]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p2X[3]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p2Y[9]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p2Y[8]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p2Y[7]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p2Y[6]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p2Y[4]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p2Y[5]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p2Y[3]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p2Y[2]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p2Y[1]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p2Y[0]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p2X[9]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p2X[8]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p2X[7]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p2X[6]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p2X[5]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p2X[4]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bX[2]                   ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bX[1]                   ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bX[0]                   ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bX[3]                   ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bY[9]                   ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bY[8]                   ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bY[7]                   ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bY[6]                   ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bY[5]                   ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bY[4]                   ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bY[2]                   ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bY[3]                   ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bY[1]                   ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bY[0]                   ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bX[9]                   ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bX[8]                   ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bX[7]                   ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bX[6]                   ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bX[5]                   ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bX[4]                   ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p1Y[9]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p1Y[8]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p1Y[7]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p1Y[6]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p1Y[4]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p1Y[5]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p1Y[3]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p1Y[2]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p1Y[1]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p1Y[0]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p1X[9]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p1X[8]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p1X[7]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p1X[6]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p1X[5]                  ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|p1X[4]                  ; 1                 ; 6       ;
;      - AD:AD|ADC_CNVST~0                                               ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|relYB[0]                ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|relYB[1]                ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|relYB[2]                ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|relYB[3]                ; 1                 ; 6       ;
;      - vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|relYB[4]                ; 1                 ; 6       ;
;      - AD:AD|latencia[0]~2                                             ; 1                 ; 6       ;
;      - AD:AD|latencia~3                                                ; 1                 ; 6       ;
;      - AD:AD|latencia[1]~4                                             ; 1                 ; 6       ;
;      - AD:AD|counter~0                                                 ; 1                 ; 6       ;
;      - AD:AD|BUSY~1                                                    ; 1                 ; 6       ;
;      - nios:nios|altera_reset_controller:rst_controller|merged_reset~0 ; 1                 ; 6       ;
;      - AD:AD|data1~0                                                   ; 1                 ; 6       ;
;      - AD:AD|data0[4]~0                                                ; 1                 ; 6       ;
;      - AD:AD|data0~1                                                   ; 1                 ; 6       ;
;      - AD:AD|data0[5]~2                                                ; 1                 ; 6       ;
;      - AD:AD|data0[6]~3                                                ; 1                 ; 6       ;
;      - AD:AD|data0[7]~4                                                ; 1                 ; 6       ;
;      - AD:AD|data0[8]~6                                                ; 1                 ; 6       ;
;      - AD:AD|data1[9]~2                                                ; 1                 ; 6       ;
;      - AD:AD|data0[10]~8                                               ; 1                 ; 6       ;
;      - AD:AD|data0[11]~9                                               ; 1                 ; 6       ;
;      - AD:AD|i[1]~8                                                    ; 1                 ; 6       ;
;      - AD:AD|DATA_AD0[0]~4                                             ; 1                 ; 6       ;
; clock_50MHz                                                            ;                   ;         ;
; KEY[11]                                                                ;                   ;         ;
;      - nios:nios|nios_busy:start|read_mux_out                          ; 0                 ; 6       ;
; ADC_DOUT[1]                                                            ;                   ;         ;
;      - AD:AD|data1~0                                                   ; 1                 ; 6       ;
; ADC_DOUT[0]                                                            ;                   ;         ;
;      - AD:AD|data0~1                                                   ; 0                 ; 6       ;
+------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; AD:AD|ADC_SCLK                                                                                                                                                                                                                                                                                                                                              ; FF_X46_Y5_N25      ; 40      ; Clock                     ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; AD:AD|DATA_AD0[0]~4                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X42_Y21_N22 ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; AD:AD|data0[10]~8                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X43_Y21_N2  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; AD:AD|data0[11]~9                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X43_Y21_N20 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; AD:AD|data0[4]~0                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X42_Y21_N18 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; AD:AD|data0[5]~2                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X42_Y21_N6  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; AD:AD|data0[6]~3                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X42_Y21_N24 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; AD:AD|data0[7]~4                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X42_Y21_N12 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; AD:AD|data0[8]~6                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X43_Y21_N10 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; AD:AD|data1[9]~2                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X43_Y21_N22 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                      ; PIN_V22            ; 118     ; Async. clear, Sync. clear ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y22_N0     ; 124     ; Clock                     ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y22_N0     ; 23      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; clock_50MHz                                                                                                                                                                                                                                                                                                                                                 ; PIN_T1             ; 1237    ; Clock                     ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; nios:nios|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X32_Y35_N8  ; 3       ; Async. clear              ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; nios:nios|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                ; FF_X18_Y26_N19     ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                 ; FF_X19_Y26_N3      ; 979     ; Async. clear              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; nios:nios|delay30fps:delay_0|counter[20]~26                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X30_Y20_N10 ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|delay30fps:delay_0|state                                                                                                                                                                                                                                                                                                                          ; FF_X30_Y20_N1      ; 23      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios:nios|div:div_0|contador[0]~11                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X33_Y27_N22 ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|div:div_0|divisor[31]~2                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X33_Y27_N24 ; 14      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios:nios|div:div_0|divisor[31]~6                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X33_Y27_N20 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|div:div_0|divisor[62]~7                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X33_Y27_N14 ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|div:div_0|quociente[14]~0                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X33_Y27_N16 ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|div:div_0|resto[62]~4                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X34_Y23_N22 ; 63      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|div:div_0|result[14]~0                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X33_Y27_N18 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|div:div_0|state.calculando                                                                                                                                                                                                                                                                                                                        ; FF_X34_Y23_N27     ; 137     ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; nios:nios|div:div_0|substate~14                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X33_Y27_N26 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|lcd_driver:lcd_0|contador[15]~19                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X33_Y20_N14 ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|lcd_driver:lcd_0|contador[8]~18                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X33_Y20_N12 ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios:nios|lcd_driver:lcd_0|db[0]~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X33_Y20_N4  ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|mul:mult|Selector2~0                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X27_Y30_N16 ; 9       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios:nios|mul:mult|contador[5]~8                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X27_Y30_N0  ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|mul:mult|multiplicando[63]~1                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X27_Y30_N4  ; 64      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|mul:mult|produto[14]~41                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X27_Y30_N28 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|mul:mult|result[14]~0                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X27_Y30_N20 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|mul:mult|state.calculando                                                                                                                                                                                                                                                                                                                         ; FF_X27_Y30_N13     ; 101     ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_bx:bx|always0~1                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X36_Y26_N16 ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_bx:by|always0~1                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X35_Y24_N2  ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_bx:p1x|always0~1                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X36_Y27_N4  ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_bx:p1y|always0~1                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X36_Y26_N0  ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_bx:p2x|always0~3                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X34_Y28_N28 ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_bx:p2y|always0~1                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X37_Y24_N2  ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_memory:memory|wren~1                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X30_Y21_N30 ; 8       ; Read enable, Write enable ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                 ; LCCOMB_X35_Y25_N26 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                      ; LCCOMB_X34_Y27_N14 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LCCOMB_X34_Y21_N14 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_mux:cmd_mux_012|update_grant~2                                                                                                                                                                                                                                                ; LCCOMB_X30_Y21_N20 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                ; LCCOMB_X34_Y25_N8  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~1                                                                                                                                                                                                                                                    ; LCCOMB_X34_Y25_N12 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y26_N6  ; 12      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                          ; FF_X26_Y24_N15     ; 25      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|E_ci_multi_clk_en                                                                                                                                                                                                                                                                                                ; FF_X34_Y23_N25     ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                       ; FF_X35_Y23_N27     ; 43      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                                   ; FF_X35_Y23_N3      ; 27      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                        ; LCCOMB_X22_Y22_N16 ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                  ; FF_X26_Y24_N21     ; 18      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|R_src1~39                                                                                                                                                                                                                                                                                                        ; LCCOMB_X26_Y22_N24 ; 32      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|R_src2_hi~2                                                                                                                                                                                                                                                                                                      ; LCCOMB_X29_Y25_N14 ; 15      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                        ; LCCOMB_X19_Y26_N26 ; 2       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                          ; FF_X35_Y23_N9      ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|av_ld_byte0_data[0]~0                                                                                                                                                                                                                                                                                            ; LCCOMB_X26_Y28_N4  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                            ; LCCOMB_X26_Y28_N14 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                  ; LCCOMB_X26_Y28_N18 ; 31      ; Clock enable, Sync. load  ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                   ; FF_X21_Y26_N3      ; 37      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_debug_slave_wrapper:the_nios_nios_cpu_debug_slave_wrapper|nios_nios_cpu_debug_slave_sysclk:the_nios_nios_cpu_debug_slave_sysclk|jxuir                                                                                                          ; FF_X18_Y31_N1      ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_debug_slave_wrapper:the_nios_nios_cpu_debug_slave_wrapper|nios_nios_cpu_debug_slave_sysclk:the_nios_nios_cpu_debug_slave_sysclk|take_action_ocimem_a                                                                                           ; LCCOMB_X19_Y28_N22 ; 5       ; Clock enable, Sync. load  ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_debug_slave_wrapper:the_nios_nios_cpu_debug_slave_wrapper|nios_nios_cpu_debug_slave_sysclk:the_nios_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                                                         ; LCCOMB_X19_Y28_N10 ; 14      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_debug_slave_wrapper:the_nios_nios_cpu_debug_slave_wrapper|nios_nios_cpu_debug_slave_sysclk:the_nios_nios_cpu_debug_slave_sysclk|take_action_ocimem_b                                                                                           ; LCCOMB_X18_Y28_N0  ; 36      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_debug_slave_wrapper:the_nios_nios_cpu_debug_slave_wrapper|nios_nios_cpu_debug_slave_sysclk:the_nios_nios_cpu_debug_slave_sysclk|update_jdo_strobe                                                                                              ; FF_X17_Y28_N3      ; 39      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_debug_slave_wrapper:the_nios_nios_cpu_debug_slave_wrapper|nios_nios_cpu_debug_slave_tck:the_nios_nios_cpu_debug_slave_tck|sr[13]~13                                                                                                            ; LCCOMB_X15_Y29_N24 ; 13      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_debug_slave_wrapper:the_nios_nios_cpu_debug_slave_wrapper|nios_nios_cpu_debug_slave_tck:the_nios_nios_cpu_debug_slave_tck|sr[23]~21                                                                                                            ; LCCOMB_X15_Y32_N20 ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_debug_slave_wrapper:the_nios_nios_cpu_debug_slave_wrapper|nios_nios_cpu_debug_slave_tck:the_nios_nios_cpu_debug_slave_tck|sr[37]~31                                                                                                            ; LCCOMB_X15_Y32_N2  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_debug_slave_wrapper:the_nios_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_nios_cpu_debug_slave_phy|virtual_state_sdr~0                                                                                                             ; LCCOMB_X16_Y29_N4  ; 38      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_debug_slave_wrapper:the_nios_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_nios_cpu_debug_slave_phy|virtual_state_uir~0                                                                                                             ; LCCOMB_X14_Y32_N24 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_nios2_oci_break:the_nios_nios_cpu_nios2_oci_break|break_readreg[12]~1                                                                                                                                                                          ; LCCOMB_X19_Y28_N0  ; 61      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_nios2_ocimem:the_nios_nios_cpu_nios2_ocimem|MonDReg[0]~12                                                                                                                                                                                      ; LCCOMB_X19_Y28_N14 ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_nios2_ocimem:the_nios_nios_cpu_nios2_ocimem|MonDReg[13]~16                                                                                                                                                                                     ; LCCOMB_X19_Y28_N12 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_nios2_ocimem:the_nios_nios_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                                   ; LCCOMB_X19_Y27_N20 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_nios2_ocimem:the_nios_nios_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                                                                     ; LCCOMB_X22_Y27_N4  ; 2       ; Read enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X12_Y29_N17     ; 12      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X12_Y27_N12 ; 4       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X12_Y27_N2  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X12_Y29_N30 ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X10_Y27_N2  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X12_Y28_N26 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~15                             ; LCCOMB_X12_Y28_N14 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16              ; LCCOMB_X11_Y27_N22 ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19              ; LCCOMB_X11_Y27_N6  ; 5       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X15_Y28_N14 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~15      ; LCCOMB_X12_Y27_N10 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~22 ; LCCOMB_X11_Y29_N14 ; 5       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~23 ; LCCOMB_X12_Y27_N4  ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X14_Y28_N23     ; 15      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X15_Y28_N7      ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X15_Y28_N24 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X10_Y28_N1      ; 30      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X10_Y27_N28 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; vgaDriver:vgaDriver|clk50to25:clk50to25|clk_out                                                                                                                                                                                                                                                                                                             ; FF_X66_Y22_N25     ; 96      ; Clock                     ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|relYB[0]~3                                                                                                                                                                                                                                                                                                          ; LCCOMB_X39_Y30_N14 ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|relY[0]~9                                                                                                                                                                                                                                                                                                           ; LCCOMB_X39_Y30_N20 ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; vgaDriver:vgaDriver|vgaSync:vgaSync|LessThan0~1                                                                                                                                                                                                                                                                                                             ; LCCOMB_X43_Y31_N4  ; 20      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; vgaDriver:vgaDriver|vgaSync:vgaSync|LessThan1~0                                                                                                                                                                                                                                                                                                             ; LCCOMB_X44_Y31_N22 ; 10      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; vgaDriver:vgaDriver|vgaSync:vgaSync|vsync                                                                                                                                                                                                                                                                                                                   ; FF_X38_Y30_N1      ; 61      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                ;
+-----------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                            ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; AD:AD|ADC_SCLK                                                  ; FF_X46_Y5_N25     ; 40      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; altera_internal_jtag~TCKUTAP                                    ; JTAG_X1_Y22_N0    ; 124     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; clock_50MHz                                                     ; PIN_T1            ; 1237    ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; nios:nios|altera_reset_controller:rst_controller|merged_reset~0 ; LCCOMB_X32_Y35_N8 ; 3       ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; nios:nios|altera_reset_controller:rst_controller|r_sync_rst     ; FF_X19_Y26_N3     ; 979     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; vgaDriver:vgaDriver|clk50to25:clk50to25|clk_out                 ; FF_X66_Y22_N25    ; 96      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+-----------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF       ; Location                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; nios:nios|nios_memory:memory|altsyncram:the_altsyncram|altsyncram_g6f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                            ; AUTO ; Single Port      ; Single Clock ; 2048         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536 ; 2048                        ; 32                          ; --                          ; --                          ; 65536               ; 8    ; pong.hex  ; M9K_X24_Y22_N0, M9K_X24_Y23_N0, M9K_X40_Y22_N0, M9K_X40_Y24_N0, M9K_X24_Y24_N0, M9K_X24_Y21_N0, M9K_X24_Y25_N0, M9K_X24_Y20_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_nios2_ocimem:the_nios_nios_cpu_nios2_ocimem|nios_nios_cpu_ociram_sp_ram_module:nios_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None      ; M9K_X24_Y27_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_register_bank_a_module:nios_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None      ; M9K_X24_Y28_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_register_bank_b_module:nios_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None      ; M9K_X24_Y26_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; ROM              ; Single Clock ; 128          ; 10           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1280  ; 128                         ; 10                          ; --                          ; --                          ; 1280                ; 1    ; barra.mif ; M9K_X40_Y31_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; ROM              ; Single Clock ; 32           ; 9            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 288   ; 32                          ; 9                           ; --                          ; --                          ; 288                 ; 1    ; bola.mif  ; M9K_X40_Y30_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |pong|vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ALTSYNCRAM                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(1111111111) (1777) (1023) (3FF)    ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;
;8;(1111111111) (1777) (1023) (3FF)    ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;
;16;(1111111111) (1777) (1023) (3FF)    ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;
;24;(1111111111) (1777) (1023) (3FF)    ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;
;32;(1111111111) (1777) (1023) (3FF)    ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;
;40;(1111111111) (1777) (1023) (3FF)    ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;
;48;(1111111111) (1777) (1023) (3FF)    ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;
;56;(1111111111) (1777) (1023) (3FF)    ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;
;64;(1111111111) (1777) (1023) (3FF)    ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;
;72;(1111111111) (1777) (1023) (3FF)    ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;
;80;(1111111111) (1777) (1023) (3FF)    ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;
;88;(1111111111) (1777) (1023) (3FF)    ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;
;96;(1111111111) (1777) (1023) (3FF)    ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;
;104;(1111111111) (1777) (1023) (3FF)    ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;
;112;(1111111111) (1777) (1023) (3FF)    ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;
;120;(1111111111) (1777) (1023) (3FF)    ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |pong|vgaDriver:vgaDriver|vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ALTSYNCRAM                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111) (777) (511) (1FF)    ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;
;8;(111111111) (777) (511) (1FF)    ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;
;16;(111111111) (777) (511) (1FF)    ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;
;24;(111111111) (777) (511) (1FF)    ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;(111111111) (777) (511) (1FF)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |pong|nios:nios|nios_memory:memory|altsyncram:the_altsyncram|altsyncram_g6f1:auto_generated|ALTSYNCRAM                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000100011111001000000) (437100) (147008) (23E40)    ;(00000000000000100110010010000000) (462200) (156800) (26480)   ;(00000000000000100111101100000000) (475400) (162560) (27B00)   ;(00000010110000000000000000110100) (260000064) (46137396) (2C00034)   ;(01011010110101000010100000000100) (1117540356) (1523853316) (5AD42804)   ;(00000001110000000000000011000100) (160000304) (29360324) (1C000C4)   ;(00000010000000000000000011000100) (200000304) (33554628) (20000C4)   ;(00000000000100111000100000111010) (4704072) (1280058) (13883A)   ;
;8;(00000000000101011000100000111010) (5304072) (1411130) (15883A)    ;(01011000100000000000000000110111) (892516419) (1484783671) (58800037)   ;(00010000001111111111111000100110) (2017777046) (272629286) (103FFE26)   ;(00000000100000000000000001000100) (40000104) (8388676) (800044)   ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;(00000000000000100110100101000000) (464500) (158016) (26940)   ;(00000000000000100011011001000000) (433100) (144960) (23640)   ;(00000000000000100011010000000000) (432000) (144384) (23400)   ;
;16;(00000000000000100000010100000000) (402400) (132352) (20500)    ;(00000000000000100010100110000000) (424600) (141696) (22980)   ;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)   ;(00000000001111111111101000000110) (17775006) (4192774) (3FFA06)   ;(00000000010000001001100010000100) (20114204) (4233348) (409884)   ;(00101000000001011000100000111010) (706336776) (671451194) (2805883A)   ;(00010000100000000000000100000100) (2040000404) (276824324) (10800104)   ;(00010000010000000000010000001110) (2020002016) (272630798) (1040040E)   ;
;24;(00000000010000000000010100000100) (20002404) (4195588) (400504)    ;(00010000101111111111111000000100) (2057777004) (281017860) (10BFFE04)   ;(00001000100000000000111000001110) (1040007016) (142609934) (8800E0E)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000011010000000000000000110100) (320000064) (54526004) (3400034)   ;(01101011010101000000100000000100) (-1117446940) (1800669188) (6B540804)   ;(00000011101111111111111111000100) (357777704) (62914500) (3BFFFC4)   ;(01101000010000000000000000110111) (-1422450877) (1749024823) (68400037)   ;
;32;(00001000010000000000000001000100) (1020000104) (138412100) (8400044)    ;(00000000110000000000000100000100) (60000404) (12583172) (C00104)   ;(00001000110000111100000000110010) (1060740062) (147046450) (8C3C032)   ;(00000000110000000000000110000100) (60000604) (12583300) (C00184)   ;(00001000110000111100000010110010) (1060740262) (147046578) (8C3C0B2)   ;(00001000010000000000000111000100) (1020000704) (138412484) (84001C4)   ;(00110000000001011000100000111010) (1706336776) (805668922) (3005883A)   ;(00010000010000000000111000001110) (2020007016) (272633358) (10400E0E)   ;
;40;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)    ;(00000011010000000000000000110100) (320000064) (54526004) (3400034)   ;(01101011010101000000110000000100) (-1117444940) (1800670212) (6B540C04)   ;(01101000010000000000000000110111) (-1422450877) (1749024823) (68400037)   ;(00000011100000000000000001000100) (340000104) (58720324) (3800044)   ;(00001000010000000000000001000100) (1020000104) (138412100) (8400044)   ;(00000000110000000000000100000100) (60000404) (12583172) (C00104)   ;(00001000110000111100000000110010) (1060740062) (147046450) (8C3C032)   ;
;48;(00000000110000000000000110000100) (60000604) (12583300) (C00184)    ;(00001000110000111100000010110010) (1060740262) (147046578) (8C3C0B2)   ;(00001000010000000000000111000100) (1020000704) (138412484) (84001C4)   ;(00110000000001011000100000111010) (1706336776) (805668922) (3005883A)   ;(00010000010000000000110000001110) (2020006016) (272632846) (10400C0E)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00001000010000000000010000000100) (1020002004) (138413060) (8400404)   ;(00001000100000000001010000001110) (1040012016) (142611470) (880140E)   ;
;56;(00001000010000000000010000000100) (1020002004) (138413060) (8400404)    ;(00001000100000000001111000001110) (1040017016) (142614030) (8801E0E)   ;(00001000010000000000010000000100) (1020002004) (138413060) (8400404)   ;(00001000100000000001111100001110) (1040017416) (142614286) (8801F0E)   ;(00001000010000000000010000000100) (1020002004) (138413060) (8400404)   ;(00001000100000000010000000001110) (1040020016) (142614542) (880200E)   ;(00001000010000000000010000000100) (1020002004) (138413060) (8400404)   ;(00001000100000000010000100001110) (1040020416) (142614798) (880210E)   ;
;64;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)    ;(00001000010000000000010000000100) (1020002004) (138413060) (8400404)   ;(00001000100000000010101000001110) (1040025016) (142617102) (8802A0E)   ;(00001000010000000000010000000100) (1020002004) (138413060) (8400404)   ;(00001000100000000011010000001110) (1040032016) (142619662) (880340E)   ;(00001000010000000000010000000100) (1020002004) (138413060) (8400404)   ;(00001000100000000011010100001110) (1040032416) (142619918) (880350E)   ;(00001000010000000000010000000100) (1020002004) (138413060) (8400404)   ;
;72;(00001000100000000011011000001110) (1040033016) (142620174) (880360E)    ;(00001000010000000000010000000100) (1020002004) (138413060) (8400404)   ;(00001000100000000011011100001110) (1040033416) (142620430) (880370E)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000011100000000000000000110100) (340000064) (58720308) (3800034)   ;(01110011100101000000000000000100) (-97450940) (1939079172) (73940004)   ;(01110000010000000000000000110111) (-422450877) (1883242551) (70400037)   ;(00000000000001011000100000111010) (1304072) (362554) (5883A)   ;
;80;(00001000100000000011110100100110) (1040036446) (142621990) (8803D26)    ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;(00001000100000000011111000100110) (1040037046) (142622246) (8803E26)   ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;(00001000100000000011111100100110) (1040037446) (142622502) (8803F26)   ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;(00001000100000000100000000100110) (1040040046) (142622758) (8804026)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;
;88;(00000001111111111111111101000100) (177777504) (33554244) (1FFFF44)    ;(00000010001111111111111101000100) (217777504) (37748548) (23FFF44)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000010000000000000000000000100) (200000004) (33554436) (2000004)   ;(00000001111111111111111101000100) (177777504) (33554244) (1FFFF44)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000001111111111111111101000100) (177777504) (33554244) (1FFFF44)   ;(00000010000000000000000011000100) (200000304) (33554628) (20000C4)   ;
;96;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)    ;(00000011100000000000000000110100) (340000064) (58720308) (3800034)   ;(01110011100101000000000000000100) (-97450940) (1939079172) (73940004)   ;(01110000010000000000000000110111) (-422450877) (1883242551) (70400037)   ;(00000000000001011000100000111010) (1304072) (362554) (5883A)   ;(00001000100000000010100000100110) (1040024046) (142616614) (8802826)   ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;(00001000100000000010100100100110) (1040024446) (142616870) (8802926)   ;
;104;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)    ;(00001000100000000010101000100110) (1040025046) (142617126) (8802A26)   ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;(00001000100000000010101100100110) (1040025446) (142617382) (8802B26)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000011100000000000000000110100) (340000064) (58720308) (3800034)   ;(01110011100101000000000000000100) (-97450940) (1939079172) (73940004)   ;(01110000010000000000000000110111) (-422450877) (1883242551) (70400037)   ;
;112;(00000000000001011000100000111010) (1304072) (362554) (5883A)    ;(00001000100000000010100000100110) (1040024046) (142616614) (8802826)   ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;(00001000100000000010100100100110) (1040024446) (142616870) (8802926)   ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;(00001000100000000010101000100110) (1040025046) (142617126) (8802A26)   ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;(00001000100000000010101100100110) (1040025446) (142617382) (8802B26)   ;
;120;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)    ;(00000001110000000000000011000100) (160000304) (29360324) (1C000C4)   ;(00000010001111111111111101000100) (217777504) (37748548) (23FFF44)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000010000000000000000000000100) (200000004) (33554436) (2000004)   ;(00000001110000000000000011000100) (160000304) (29360324) (1C000C4)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000001110000000000000011000100) (160000304) (29360324) (1C000C4)   ;
;128;(00000010000000000000000011000100) (200000304) (33554628) (20000C4)    ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000011100000000000000000110100) (340000064) (58720308) (3800034)   ;(01110011100101000000000000000100) (-97450940) (1939079172) (73940004)   ;(01110000010000000000000000110111) (-422450877) (1883242551) (70400037)   ;(00000000000001011000100000111010) (1304072) (362554) (5883A)   ;(00001000100000000001001100100110) (1040011446) (142611238) (8801326)   ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;
;136;(00001000100000000001010000100110) (1040012046) (142611494) (8801426)    ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;(00001000100000000001010100100110) (1040012446) (142611750) (8801526)   ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;(00001000100000000001011000100110) (1040013046) (142612006) (8801626)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000010000000000000000000000100) (200000004) (33554436) (2000004)   ;(00000001111111111111111101000100) (177777504) (33554244) (1FFFF44)   ;
;144;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)    ;(00000001111111111111111101000100) (177777504) (33554244) (1FFFF44)   ;(00000010001111111111111101000100) (217777504) (37748548) (23FFF44)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000001111111111111111111000100) (177777704) (33554372) (1FFFFC4)   ;(00000010001111111111111101000100) (217777504) (37748548) (23FFF44)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000001111111111111111101000100) (177777504) (33554244) (1FFFF44)   ;
;152;(00000010001111111111111111000100) (217777704) (37748676) (23FFFC4)    ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000010000000000000000000000100) (200000004) (33554436) (2000004)   ;(00000001110000000000000011000100) (160000304) (29360324) (1C000C4)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000001110000000000000011000100) (160000304) (29360324) (1C000C4)   ;(00000010000000000000000011000100) (200000304) (33554628) (20000C4)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;
;160;(00000001110000000000000001000100) (160000104) (29360196) (1C00044)    ;(00000010000000000000000011000100) (200000304) (33554628) (20000C4)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000001110000000000000011000100) (160000304) (29360324) (1C000C4)   ;(00000010000000000000000001000100) (200000104) (33554500) (2000044)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000000010000000111010111000100) (20072704) (4224452) (4075C4)   ;(00110000000001011000100000111010) (1706336776) (805668922) (3005883A)   ;
;168;(00010000100000000000000100000100) (2040000404) (276824324) (10800104)    ;(00010000010000000010001100001110) (2020021416) (272638734) (1040230E)   ;(00000000010000001001110001000100) (20116104) (4234308) (409C44)   ;(00101000000001011000100000111010) (706336776) (671451194) (2805883A)   ;(00010000100000000000000100000100) (2040000404) (276824324) (10800104)   ;(00010000010000000000100100001110) (2020004416) (272632078) (1040090E)   ;(00000000010000000000001000000100) (20001004) (4194820) (400204)   ;(00110000000001011000100000111010) (1706336776) (805668922) (3005883A)   ;
;176;(00010000101111111111111100000100) (2057777404) (281018116) (10BFFF04)    ;(00001000100000000001101100001110) (1040015416) (142613262) (8801B0E)   ;(00000000010000000000001000000100) (20001004) (4194820) (400204)   ;(00101000000001011000100000111010) (706336776) (671451194) (2805883A)   ;(00010000101111111111111100000100) (2057777404) (281018116) (10BFFF04)   ;(00001000100000000000110000001110) (1040006016) (142609422) (8800C0E)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(01001010010000000000000001000100) (-927483544) (1245708356) (4A400044)   ;
;184;(00000000010000000000000101000100) (20000504) (4194628) (400144)    ;(00001010010000000100101000100110) (1220045046) (171985446) (A404A26)   ;(01001000110000000000110000000100) (-1087477644) (1220545540) (48C00C04)   ;(00000000010000000010001010000100) (20021204) (4203140) (402284)   ;(00000000010000011100000001110010) (20340162) (4309106) (41C072)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000110000011100000001110010) (1060340162) (146915442) (8C1C072)   ;(00000001110000000000000011000100) (160000304) (29360324) (1C000C4)   ;
;192;(00111000000100011000100000111010) (-1585630520) (940673082) (3811883A)    ;(00000000000000000011011100000110) (33406) (14086) (3706)   ;(01010010100000000000000001000100) (92516456) (1384120388) (52800044)   ;(00000000010000000000000101000100) (20000504) (4194628) (400144)   ;(00001010100000000111010100100110) (1240072446) (176190758) (A807526)   ;(01010000110000000000110000000100) (-87477644) (1354763268) (50C00C04)   ;(00000000010000000011001010000100) (20031204) (4207236) (403284)   ;(00000000010000011100000001110010) (20340162) (4309106) (41C072)   ;
;200;(00000000010000000000000001000100) (20000104) (4194372) (400044)    ;(00001000110000011100000001110010) (1060340162) (146915442) (8C1C072)   ;(00000001110000000000000011000100) (160000304) (29360324) (1C000C4)   ;(00111000000100011000100000111010) (-1585630520) (940673082) (3811883A)   ;(00000000000000000010110000000110) (26006) (11270) (2C06)   ;(00000000011111111111111111000100) (37777704) (8388548) (7FFFC4)   ;(01000000010100011100000010110010) (-2123143386) (1079099570) (4051C0B2)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;
;208;(00101001110010111000100000111010) (867736776) (701204538) (29CB883A)    ;(00110010000011011000100000111010) (1908336776) (839747642) (320D883A)   ;(00000011000000000000000000110100) (300000064) (50331700) (3000034)   ;(01100011000101000001010000000100) (-2137438940) (1662260228) (63141404)   ;(01100001010000000000000000110101) (1972516417) (1631584309) (61400035)   ;(00000011000000000000000000110100) (300000064) (50331700) (3000034)   ;(01100011000101000001000000000100) (-2137440940) (1662259204) (63141004)   ;(01100001100000000000000000110101) (1992516417) (1635778613) (61800035)   ;
;216;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)    ;(00000011000000000000000000110100) (300000064) (50331700) (3000034)   ;(01100011000101000000110000000100) (-2137444940) (1662258180) (63140C04)   ;(00000011010000000000000000110100) (320000064) (54526004) (3400034)   ;(01101011010101000000100000000100) (-1117446940) (1800669188) (6B540804)   ;(01100000010000000000000000110111) (1872516419) (1614807095) (60400037)   ;(01101000100000000000000000110111) (-1402450877) (1753219127) (68800037)   ;(00001000010000000000000001000100) (1020000104) (138412100) (8400044)   ;
;224;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)    ;(00000000110000000000000100000100) (60000404) (12583172) (C00104)   ;(00001000110000111100000000110010) (1060740062) (147046450) (8C3C032)   ;(00010000110001011100000000110010) (2061340062) (281395250) (10C5C032)   ;(00000000110000000000000110000100) (60000604) (12583300) (C00184)   ;(00001000110000111100000010110010) (1060740262) (147046578) (8C3C0B2)   ;(00010000110001011100000010110010) (2061340262) (281395378) (10C5C0B2)   ;(00001000010000000000000111000100) (1020000704) (138412484) (84001C4)   ;
;232;(00010000100000000000000111000100) (2040000704) (276824516) (108001C4)    ;(00000000110000000000001010000100) (60001204) (12583556) (C00284)   ;(00000011000000000000000000110100) (300000064) (50331700) (3000034)   ;(01100011000101000010010000000100) (-2137428940) (1662264324) (63142404)   ;(01100000110000000000000000110101) (1912516417) (1623195701) (60C00035)   ;(00000011000000000000000000110100) (300000064) (50331700) (3000034)   ;(01100011000101000010000000000100) (-2137430940) (1662263300) (63142004)   ;(01100000010000000000000000110101) (1872516417) (1614807093) (60400035)   ;
;240;(00000000110000000000000000110100) (60000064) (12582964) (C00034)    ;(00011000110000001001100010000100) (-1234853092) (415275140) (18C09884)   ;(00000011000000000000000000110100) (300000064) (50331700) (3000034)   ;(01100011000101000001110000000100) (-2137434940) (1662262276) (63141C04)   ;(01100000110000000000000000110101) (1912516417) (1623195701) (60C00035)   ;(00000011000000000000000000110100) (300000064) (50331700) (3000034)   ;(01100011000101000001100000000100) (-2137436940) (1662261252) (63141804)   ;(01100000100000000000000000110101) (1892516417) (1619001397) (60800035)   ;
;248;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)    ;(00000011000000000000000000110100) (300000064) (50331700) (3000034)   ;(01100011000101000001010000000100) (-2137438940) (1662260228) (63141404)   ;(00000000010000000100111100000100) (20047404) (4214532) (404F04)   ;(01100000010000000000000000110101) (1872516417) (1614807093) (60400035)   ;(00000011000000000000000000110100) (300000064) (50331700) (3000034)   ;(01100011000101000001000000000100) (-2137440940) (1662259204) (63141004)   ;(00000000010000000011101100000100) (20035404) (4209412) (403B04)   ;
;256;(01100000010000000000000000110101) (1872516417) (1614807093) (60400035)    ;(00000001010000000100111100000100) (120047404) (20991748) (1404F04)   ;(00000001100000000011101100000100) (140035404) (25180932) (1803B04)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000000100000000000000001000100) (40000104) (8388676) (800044)   ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;(00000000100000000010000100000100) (40020404) (8397060) (802104)   ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;
;264;(00000000100000000001001010000100) (40011204) (8393348) (801284)    ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001101111000100) (40015704) (8395716) (801BC4)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001100111000100) (40014704) (8395204) (8019C4)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;
;272;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)    ;(00000000100000000001100001000100) (40014104) (8394820) (801844)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001100100000100) (40014404) (8395012) (801904)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001101111000100) (40015704) (8395716) (801BC4)   ;
;280;(00000000010000000000000001000100) (20000104) (4194372) (400044)    ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001110010000100) (40016204) (8395908) (801C84)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000000100000000100) (40004004) (8390660) (800804)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;
;288;(00000000100000000000110001000100) (40006104) (8391748) (800C44)    ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000011000101000100) (40030504) (8401220) (803144)   ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;(00000000100000000001000111000100) (40010704) (8393156) (8011C4)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;
;296;(00000000100000000001100001000100) (40014104) (8394820) (801844)    ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001101110000100) (40015604) (8395652) (801B84)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001101000000100) (40015004) (8395268) (801A04)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;
;304;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)    ;(00000000100000000001101111000100) (40015704) (8395716) (801BC4)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001110101000100) (40016504) (8396100) (801D44)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000010110000000000000000110100) (260000064) (46137396) (2C00034)   ;
;312;(01011010110101000010100000000100) (1117540356) (1523853316) (5AD42804)    ;(00000000000000000011011000000110) (33006) (13830) (3606)   ;(00000000100000000000000001000100) (40000104) (8388676) (800044)   ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;(00000000100000000010000100000100) (40020404) (8397060) (802104)   ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;(00000000100000000001001010000100) (40011204) (8393348) (801284)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;
;320;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)    ;(00000000100000000001101111000100) (40015704) (8395716) (801BC4)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001100111000100) (40014704) (8395204) (8019C4)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001100001000100) (40014104) (8394820) (801844)   ;
;328;(00000000010000000000000001000100) (20000104) (4194372) (400044)    ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001100100000100) (40014404) (8395012) (801904)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001101111000100) (40015704) (8395716) (801BC4)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;
;336;(00000000100000000001110010000100) (40016204) (8395908) (801C84)    ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000000100000000100) (40004004) (8390660) (800804)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000000110010000100) (40006204) (8391812) (800C84)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;
;344;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)    ;(00000000100000000011000101000100) (40030504) (8401220) (803144)   ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;(00000000100000000001000111000100) (40010704) (8393156) (8011C4)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001100001000100) (40014104) (8394820) (801844)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;
;352;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)    ;(00000000100000000001101110000100) (40015604) (8395652) (801B84)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001101000000100) (40015004) (8395268) (801A04)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001101111000100) (40015704) (8395716) (801BC4)   ;
;360;(00000000010000000000000001000100) (20000104) (4194372) (400044)    ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001110101000100) (40016504) (8396100) (801D44)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000010110000000000000000110100) (260000064) (46137396) (2C00034)   ;(01011010110101000010100000000100) (1117540356) (1523853316) (5AD42804)   ;(00000000000000000000000000000110) (6) (6) (06)   ;
;368;(01011000100000000000000000110111) (892516419) (1484783671) (58800037)    ;(00010000001111111111111000100110) (2017777046) (272629286) (103FFE26)   ;(00000000100000000000000001000100) (40000104) (8388676) (800044)   ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;(00000000000100111000100000111010) (4704072) (1280058) (13883A)   ;(00000000000101011000100000111010) (5304072) (1411130) (15883A)   ;(00000000000000100111101100000000) (475400) (162560) (27B00)   ;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)   ;
;376;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)    ;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)   ;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)   ;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)   ;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)   ;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)   ;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)   ;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)   ;
;384;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)    ;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)   ;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)   ;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)   ;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)   ;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)   ;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)   ;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)   ;
;392;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)    ;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)   ;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)   ;(00001000010000111100000011110010) (1020740362) (138658034) (843C0F2)   ;(00000000000000100011111001000000) (437100) (147008) (23E40)   ;(00000001110000000000000011000100) (160000304) (29360324) (1C000C4)   ;(00000010000000000000000011000100) (200000304) (33554628) (20000C4)   ;(00000000000100111000100000111010) (4704072) (1280058) (13883A)   ;
;400;(00000000000101011000100000111010) (5304072) (1411130) (15883A)    ;(00000000001111100111011100000110) (17473406) (4093702) (3E7706)   ;(00000000100000000000110000000100) (40006004) (8391684) (800C04)   ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;(00000000100000000000110000000100) (40006004) (8391684) (800C04)   ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;(00000000100000000000111001000100) (40007104) (8392260) (800E44)   ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;
;408;(00000000100000000000010100000100) (40002404) (8389892) (800504)    ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;(00000000100000000001010110000100) (40012604) (8394116) (801584)   ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;(00000000100000000001101101000100) (40015504) (8395588) (801B44)   ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;(00000000100000000000001100000100) (40001404) (8389380) (800304)   ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;
;416;(00000000100000000000000110000100) (40000604) (8388996) (800184)    ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;(00000000100000000000000001000100) (40000104) (8388676) (800044)   ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000000100000000010000000000100) (40020004) (8396804) (802004)   ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;(00000000100000000001001010000100) (40011204) (8393348) (801284)   ;
;424;(00000000010000000000000001000100) (20000104) (4194372) (400044)    ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001101111000100) (40015704) (8395716) (801BC4)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001100111000100) (40014704) (8395204) (8019C4)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;
;432;(00000000100000000001100001000100) (40014104) (8394820) (801844)    ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001100100000100) (40014404) (8395012) (801904)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001101111000100) (40015704) (8395716) (801BC4)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;
;440;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)    ;(00000000100000000001110010000100) (40016204) (8395908) (801C84)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000000100000000100) (40004004) (8390660) (800804)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000000110001000100) (40006104) (8391748) (800C44)   ;
;448;(00000000010000000000000001000100) (20000104) (4194372) (400044)    ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000000111010000100) (40007204) (8392324) (800E84)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000000110000000100) (40006004) (8391684) (800C04)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;
;456;(00000000100000000011000000000100) (40030004) (8400900) (803004)    ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;(00000000100000000001001010000100) (40011204) (8393348) (801284)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001101111000100) (40015704) (8395716) (801BC4)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;
;464;(00000000100000000001100111000100) (40014704) (8395204) (8019C4)    ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001100001000100) (40014104) (8394820) (801844)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001100100000100) (40014404) (8395012) (801904)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;
;472;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)    ;(00000000100000000001101111000100) (40015704) (8395716) (801BC4)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001110010000100) (40016204) (8395908) (801C84)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000000100000000100) (40004004) (8390660) (800804)   ;
;480;(00000000010000000000000001000100) (20000104) (4194372) (400044)    ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000000110010000100) (40006204) (8391812) (800C84)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000000111010000100) (40007204) (8392324) (800E84)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;
;488;(00000000100000000000110000000100) (40006004) (8391684) (800C04)    ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000000100000000000000001000100) (40000104) (8388676) (800044)   ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;(00000000100000000010000100000100) (40020404) (8397060) (802104)   ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;
;496;(00000000100000000001010000000100) (40012004) (8393732) (801404)    ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001101111000100) (40015704) (8395716) (801BC4)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001101110000100) (40015604) (8395652) (801B84)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;
;504;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)    ;(00000000100000000001100111000100) (40014704) (8395204) (8019C4)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000000100000000100) (40004004) (8390660) (800804)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001000111000100) (40010704) (8393156) (8011C4)   ;
;512;(00000000010000000000000001000100) (20000104) (4194372) (400044)    ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001100001000100) (40014104) (8394820) (801844)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001101101000100) (40015504) (8395588) (801B44)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;
;520;(00000000100000000001100101000100) (40014504) (8395076) (801944)    ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000011000011000100) (40030304) (8401092) (8030C4)   ;(00000000100000011100000001110010) (40340162) (8503410) (81C072)   ;(00000000100000000001010000000100) (40012004) (8393732) (801404)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;
;528;(00000000100000000001110010000100) (40016204) (8395908) (801C84)    ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001100101000100) (40014504) (8395076) (801944)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001110011000100) (40016304) (8395972) (801CC4)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;
;536;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)    ;(00000000100000000001110011000100) (40016304) (8395972) (801CC4)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000000100000000100) (40004004) (8390660) (800804)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001010011000100) (40012304) (8393924) (8014C4)   ;
;544;(00000000010000000000000001000100) (20000104) (4194372) (400044)    ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001110100000100) (40016404) (8396036) (801D04)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001100001000100) (40014104) (8394820) (801844)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;
;552;(00000000100000000001110010000100) (40016204) (8395908) (801C84)    ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(00000000100000000001110100000100) (40016404) (8396036) (801D04)   ;(00000000010000000000000001000100) (20000104) (4194372) (400044)   ;(00001000100000011100000001110010) (1040340162) (142721138) (881C072)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000000001111111111111100000110) (17777406) (4194054) (3FFF06)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 3,989 / 116,715 ( 3 % ) ;
; C16 interconnects     ; 31 / 3,886 ( < 1 % )    ;
; C4 interconnects      ; 2,340 / 73,752 ( 3 % )  ;
; Direct links          ; 425 / 116,715 ( < 1 % ) ;
; Global clocks         ; 6 / 20 ( 30 % )         ;
; Local interconnects   ; 1,266 / 39,600 ( 3 % )  ;
; R24 interconnects     ; 51 / 3,777 ( 1 % )      ;
; R4 interconnects      ; 2,549 / 99,858 ( 3 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.45) ; Number of LABs  (Total = 216) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 17                            ;
; 2                                           ; 6                             ;
; 3                                           ; 2                             ;
; 4                                           ; 8                             ;
; 5                                           ; 1                             ;
; 6                                           ; 3                             ;
; 7                                           ; 3                             ;
; 8                                           ; 4                             ;
; 9                                           ; 3                             ;
; 10                                          ; 9                             ;
; 11                                          ; 5                             ;
; 12                                          ; 6                             ;
; 13                                          ; 9                             ;
; 14                                          ; 18                            ;
; 15                                          ; 18                            ;
; 16                                          ; 104                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.17) ; Number of LABs  (Total = 216) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 141                           ;
; 1 Clock                            ; 171                           ;
; 1 Clock enable                     ; 76                            ;
; 1 Sync. clear                      ; 12                            ;
; 1 Sync. load                       ; 27                            ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 31                            ;
; 2 Clocks                           ; 9                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.38) ; Number of LABs  (Total = 216) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 11                            ;
; 2                                            ; 11                            ;
; 3                                            ; 2                             ;
; 4                                            ; 4                             ;
; 5                                            ; 1                             ;
; 6                                            ; 5                             ;
; 7                                            ; 4                             ;
; 8                                            ; 4                             ;
; 9                                            ; 2                             ;
; 10                                           ; 3                             ;
; 11                                           ; 2                             ;
; 12                                           ; 2                             ;
; 13                                           ; 0                             ;
; 14                                           ; 5                             ;
; 15                                           ; 3                             ;
; 16                                           ; 15                            ;
; 17                                           ; 4                             ;
; 18                                           ; 5                             ;
; 19                                           ; 14                            ;
; 20                                           ; 14                            ;
; 21                                           ; 13                            ;
; 22                                           ; 8                             ;
; 23                                           ; 13                            ;
; 24                                           ; 11                            ;
; 25                                           ; 7                             ;
; 26                                           ; 8                             ;
; 27                                           ; 13                            ;
; 28                                           ; 5                             ;
; 29                                           ; 4                             ;
; 30                                           ; 2                             ;
; 31                                           ; 2                             ;
; 32                                           ; 17                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.61) ; Number of LABs  (Total = 216) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 23                            ;
; 2                                               ; 13                            ;
; 3                                               ; 6                             ;
; 4                                               ; 16                            ;
; 5                                               ; 12                            ;
; 6                                               ; 7                             ;
; 7                                               ; 12                            ;
; 8                                               ; 18                            ;
; 9                                               ; 13                            ;
; 10                                              ; 12                            ;
; 11                                              ; 19                            ;
; 12                                              ; 13                            ;
; 13                                              ; 9                             ;
; 14                                              ; 6                             ;
; 15                                              ; 2                             ;
; 16                                              ; 29                            ;
; 17                                              ; 1                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 0                             ;
; 32                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.24) ; Number of LABs  (Total = 216) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 11                            ;
; 3                                            ; 3                             ;
; 4                                            ; 7                             ;
; 5                                            ; 6                             ;
; 6                                            ; 3                             ;
; 7                                            ; 8                             ;
; 8                                            ; 8                             ;
; 9                                            ; 5                             ;
; 10                                           ; 8                             ;
; 11                                           ; 9                             ;
; 12                                           ; 8                             ;
; 13                                           ; 2                             ;
; 14                                           ; 5                             ;
; 15                                           ; 5                             ;
; 16                                           ; 6                             ;
; 17                                           ; 5                             ;
; 18                                           ; 9                             ;
; 19                                           ; 6                             ;
; 20                                           ; 14                            ;
; 21                                           ; 14                            ;
; 22                                           ; 6                             ;
; 23                                           ; 14                            ;
; 24                                           ; 8                             ;
; 25                                           ; 2                             ;
; 26                                           ; 7                             ;
; 27                                           ; 3                             ;
; 28                                           ; 4                             ;
; 29                                           ; 5                             ;
; 30                                           ; 4                             ;
; 31                                           ; 2                             ;
; 32                                           ; 1                             ;
; 33                                           ; 12                            ;
; 34                                           ; 0                             ;
; 35                                           ; 0                             ;
; 36                                           ; 2                             ;
; 37                                           ; 1                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 47           ; 0            ; 47           ; 0            ; 0            ; 51        ; 47           ; 0            ; 51        ; 51        ; 0            ; 0            ; 0            ; 0            ; 15           ; 0            ; 0            ; 15           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 51        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 51           ; 4            ; 51           ; 51           ; 0         ; 4            ; 51           ; 0         ; 0         ; 51           ; 51           ; 51           ; 51           ; 36           ; 51           ; 51           ; 36           ; 51           ; 51           ; 51           ; 51           ; 51           ; 51           ; 51           ; 51           ; 51           ; 0         ; 51           ; 51           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[8]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[9]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[10]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_D[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_D[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_D[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_D[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_D[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_D[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_D[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_D[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_EN              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_RS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_RW              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_CNVST           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_CS_N            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_REFSEL          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SD              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_UB              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SEL             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clock_50MHz         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[11]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP4CE30F23C7 for design "pong"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE15F23A7 is compatible
    Info (176445): Device EP4CE15F23C7 is compatible
    Info (176445): Device EP4CE15F23I7 is compatible
    Info (176445): Device EP4CE40F23A7 is compatible
    Info (176445): Device EP4CE40F23C7 is compatible
    Info (176445): Device EP4CE40F23I7 is compatible
    Info (176445): Device EP4CE30F23A7 is compatible
    Info (176445): Device EP4CE30F23I7 is compatible
    Info (176445): Device EP4CE55F23C7 is compatible
    Info (176445): Device EP4CE55F23A7 is compatible
    Info (176445): Device EP4CE55F23I7 is compatible
    Info (176445): Device EP4CE75F23C7 is compatible
    Info (176445): Device EP4CE75F23I7 is compatible
    Info (176445): Device EP4CE115F23C7 is compatible
    Info (176445): Device EP4CE115F23I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pong.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: clock_50MHz was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AD:AD|ADC_SCLK is being clocked by clock_50MHz
Warning (332060): Node: AD:AD|ADC_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AD:AD|DATA_AD0[3] is being clocked by AD:AD|ADC_SCLK
Warning (332060): Node: vgaDriver:vgaDriver|clk50to25:clk50to25|clk_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vgaDriver:vgaDriver|vgaSync:vgaSync|hpos[7] is being clocked by vgaDriver:vgaDriver|clk50to25:clk50to25|clk_out
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node clock_50MHz~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) File: C:/Users/Havallon/Desktop/mi/problema 4/pong/pong.v Line: 3
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node vgaDriver:vgaDriver|clk50to25:clk50to25|clk_out  File: C:/Users/Havallon/Desktop/mi/problema 4/pong/clk50to25.v Line: 6
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node vgaDriver:vgaDriver|clk50to25:clk50to25|clk_out~0 File: C:/Users/Havallon/Desktop/mi/problema 4/pong/clk50to25.v Line: 6
Info (176353): Automatically promoted node AD:AD|ADC_SCLK  File: C:/Users/Havallon/Desktop/mi/problema 4/pong/AD.v Line: 29
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node AD:AD|ADC_SCLK~0 File: C:/Users/Havallon/Desktop/mi/problema 4/pong/AD.v Line: 29
        Info (176357): Destination node ADC_SCLK~output File: C:/Users/Havallon/Desktop/mi/problema 4/pong/pong.v Line: 10
Info (176353): Automatically promoted node nios:nios|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/Havallon/Desktop/mi/problema 4/pong/nios/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node nios:nios|altera_reset_controller:rst_controller|WideOr0~0 File: C:/Users/Havallon/Desktop/mi/problema 4/pong/nios/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node nios:nios|nios_nios:nios|nios_nios_cpu:cpu|W_rf_wren File: C:/Users/Havallon/Desktop/mi/problema 4/pong/nios/synthesis/submodules/nios_nios_cpu.v Line: 3511
        Info (176357): Destination node nios:nios|lcd_driver:lcd_0|done~1 File: C:/Users/Havallon/Desktop/mi/problema 4/pong/nios/synthesis/submodules/lcd_driver.v Line: 15
        Info (176357): Destination node nios:nios|nios_nios:nios|nios_nios_cpu:cpu|nios_nios_cpu_nios2_oci:the_nios_nios_cpu_nios2_oci|nios_nios_cpu_nios2_oci_debug:the_nios_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node nios:nios|altera_reset_controller:rst_controller|merged_reset~0  File: C:/Users/Havallon/Desktop/mi/problema 4/pong/nios/synthesis/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "DAC_CLR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DISP0_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DISP0_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DISP0_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DISP0_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DISP0_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DISP0_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DISP0_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DISP0_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DISP1_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DISP1_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DISP1_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DISP1_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DISP1_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DISP1_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DISP1_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DISP1_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ETH_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ETH_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ETH_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ETH_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ETH_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ETH_RXCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ETH_RXDV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ETH_RXD[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ETH_RXD[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ETH_RXD[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ETH_RXD[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ETH_RXER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ETH_TXCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ETH_TXD[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ETH_TXD[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ETH_TXD[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ETH_TXD[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ETH_TXEN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ETH_TXER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_ASDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_CS0_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_DATA0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_CLKIN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_CLKIN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_CLKOUT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_CLKOUT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_CLKIN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_CLKIN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_CLKOUT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_CLKOUT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_OVERTEMP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BACKLIGHT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDM_C[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDM_C[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDM_C[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDM_C[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDM_C[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDM_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDM_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDM_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDM_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDM_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDM_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDM_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDM_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_B" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_G" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_R" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PROTO_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PROTO_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PROTO_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PROTO_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PROTO_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PROTO_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PROTO_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PROTO_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PROTO_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PROTO_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PROTO_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PROTO_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PROTO_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PROTO_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PROTO_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PROTO_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKIN1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Switch[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Switch[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Switch[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Switch[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_Rx" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_Tx" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_POWEREN_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RXF_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_TXE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_WR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clock1_50MHz" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clock2_50MHz" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clock3_50MHz" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:06
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 0.59 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 15 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin KEY[1] uses I/O standard 3.3-V LVTTL at U20 File: C:/Users/Havallon/Desktop/mi/problema 4/pong/pong.v Line: 4
    Info (169178): Pin KEY[2] uses I/O standard 3.3-V LVTTL at U22 File: C:/Users/Havallon/Desktop/mi/problema 4/pong/pong.v Line: 4
    Info (169178): Pin KEY[3] uses I/O standard 3.3-V LVTTL at U16 File: C:/Users/Havallon/Desktop/mi/problema 4/pong/pong.v Line: 4
    Info (169178): Pin KEY[4] uses I/O standard 3.3-V LVTTL at W20 File: C:/Users/Havallon/Desktop/mi/problema 4/pong/pong.v Line: 4
    Info (169178): Pin KEY[5] uses I/O standard 3.3-V LVTTL at U21 File: C:/Users/Havallon/Desktop/mi/problema 4/pong/pong.v Line: 4
    Info (169178): Pin KEY[6] uses I/O standard 3.3-V LVTTL at V15 File: C:/Users/Havallon/Desktop/mi/problema 4/pong/pong.v Line: 4
    Info (169178): Pin KEY[7] uses I/O standard 3.3-V LVTTL at W17 File: C:/Users/Havallon/Desktop/mi/problema 4/pong/pong.v Line: 4
    Info (169178): Pin KEY[8] uses I/O standard 3.3-V LVTTL at W19 File: C:/Users/Havallon/Desktop/mi/problema 4/pong/pong.v Line: 4
    Info (169178): Pin KEY[9] uses I/O standard 3.3-V LVTTL at W15 File: C:/Users/Havallon/Desktop/mi/problema 4/pong/pong.v Line: 4
    Info (169178): Pin KEY[10] uses I/O standard 3.3-V LVTTL at U17 File: C:/Users/Havallon/Desktop/mi/problema 4/pong/pong.v Line: 4
    Info (169178): Pin KEY[0] uses I/O standard 3.3-V LVTTL at V22 File: C:/Users/Havallon/Desktop/mi/problema 4/pong/pong.v Line: 4
    Info (169178): Pin clock_50MHz uses I/O standard 3.3-V LVTTL at T1 File: C:/Users/Havallon/Desktop/mi/problema 4/pong/pong.v Line: 3
    Info (169178): Pin KEY[11] uses I/O standard 3.3-V LVTTL at Y17 File: C:/Users/Havallon/Desktop/mi/problema 4/pong/pong.v Line: 4
    Info (169178): Pin ADC_DOUT[1] uses I/O standard 2.5 V at AA19 File: C:/Users/Havallon/Desktop/mi/problema 4/pong/pong.v Line: 5
    Info (169178): Pin ADC_DOUT[0] uses I/O standard 2.5 V at AB19 File: C:/Users/Havallon/Desktop/mi/problema 4/pong/pong.v Line: 5
Info (144001): Generated suppressed messages file C:/Users/Havallon/Desktop/mi/problema 4/pong/output_files/pong.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 237 warnings
    Info: Peak virtual memory: 1275 megabytes
    Info: Processing ended: Thu Feb 22 10:31:36 2018
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:28


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Havallon/Desktop/mi/problema 4/pong/output_files/pong.fit.smsg.


