#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jun  2 23:35:31 2025
# Process ID         : 21832
# Current directory  : C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1
# Command line       : vivado.exe -log scalp_user_design.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source scalp_user_design.tcl
# Log file           : C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/scalp_user_design.vds
# Journal file       : C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1\vivado.jou
# Running On         : Torchet
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency      : 3072 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 33687 MB
# Swap memory        : 4563 MB
# Total Virtual      : 38250 MB
# Available Virtual  : 14596 MB
#-----------------------------------------------------------
source scalp_user_design.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CochetVictorLPSC/scalp_revc_windows'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/CochetVictorLPSC/scalp_revc_windows' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.cache/ip 
INFO: [Project 1-5578] Found utility IPs instantiated in block design C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/scalp_zynqps.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994. 
Command: read_checkpoint -auto_incremental -incremental C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/utils_1/imports/synth_1/scalp_user_design.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/utils_1/imports/synth_1/scalp_user_design.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top scalp_user_design -part xc7z015clg485-2 -shreg_min_size 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z015'
INFO: [Device 21-403] Loading part xc7z015clg485-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21724
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1140.922 ; gain = 469.555
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'scalp_user_design' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:309]
INFO: [Synth 8-638] synthesizing module 'scalp_zynqps_wrapper' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_zynqps_user.vhd:102]
	Parameter C_AXI4_ARADDR_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_RDATA_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_RRESP_SIZE bound to: 2 - type: integer 
	Parameter C_AXI4_AWADDR_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_WDATA_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_WSTRB_SIZE bound to: 4 - type: integer 
	Parameter C_AXI4_BRESP_SIZE bound to: 2 - type: integer 
	Parameter C_GPIO_SWITCHES_SIZE bound to: 2 - type: integer 
	Parameter C_GPIO_JOYSTICK_SIZE bound to: 5 - type: integer 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS25 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'IoExtIICSclxI' to cell 'IOBUF' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_zynqps_user.vhd:121]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS25 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'IoExtIICSdaxI' to cell 'IOBUF' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_zynqps_user.vhd:132]
INFO: [Synth 8-638] synthesizing module 'scalp_zynqps' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:1880]
INFO: [Synth 8-3491] module 'scalp_zynqps_axi_gpio_joystick_0' declared at 'C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_axi_gpio_joystick_0_stub.vhdl:6' bound to instance 'axi_gpio_joystick' of component 'scalp_zynqps_axi_gpio_joystick_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:2533]
INFO: [Synth 8-638] synthesizing module 'scalp_zynqps_axi_gpio_joystick_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_axi_gpio_joystick_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'scalp_zynqps_axi_gpio_reset_btn_0' declared at 'C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_axi_gpio_reset_btn_0_stub.vhdl:6' bound to instance 'axi_gpio_reset_btn' of component 'scalp_zynqps_axi_gpio_reset_btn_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:2557]
INFO: [Synth 8-638] synthesizing module 'scalp_zynqps_axi_gpio_reset_btn_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_axi_gpio_reset_btn_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'scalp_zynqps_axi_gpio_switches_0' declared at 'C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_axi_gpio_switches_0_stub.vhdl:6' bound to instance 'axi_gpio_switches' of component 'scalp_zynqps_axi_gpio_switches_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:2580]
INFO: [Synth 8-638] synthesizing module 'scalp_zynqps_axi_gpio_switches_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_axi_gpio_switches_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'scalp_zynqps_axi_iic_ioext_0' declared at 'C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_axi_iic_ioext_0_stub.vhdl:6' bound to instance 'axi_iic_ioext' of component 'scalp_zynqps_axi_iic_ioext_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:2604]
INFO: [Synth 8-638] synthesizing module 'scalp_zynqps_axi_iic_ioext_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_axi_iic_ioext_0_stub.vhdl:45]
INFO: [Synth 8-3491] module 'scalp_zynqps_axi_intc_0_0' declared at 'C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_axi_intc_0_0_stub.vhdl:6' bound to instance 'axi_intc_0' of component 'scalp_zynqps_axi_intc_0_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:2634]
INFO: [Synth 8-638] synthesizing module 'scalp_zynqps_axi_intc_0_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_axi_intc_0_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'scalp_zynqps_gnd_constant_0' declared at 'c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_gnd_constant_0/synth/scalp_zynqps_gnd_constant_0.v:53' bound to instance 'gnd_constant' of component 'scalp_zynqps_gnd_constant_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:2658]
INFO: [Synth 8-6157] synthesizing module 'scalp_zynqps_gnd_constant_0' [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_gnd_constant_0/synth/scalp_zynqps_gnd_constant_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'scalp_zynqps_gnd_constant_0' (0#1) [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_gnd_constant_0/synth/scalp_zynqps_gnd_constant_0.v:53]
INFO: [Synth 8-3491] module 'scalp_zynqps_processing_system7_0_0' declared at 'C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_processing_system7_0_0_stub.vhdl:6' bound to instance 'processing_system7_0' of component 'scalp_zynqps_processing_system7_0_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:2662]
INFO: [Synth 8-638] synthesizing module 'scalp_zynqps_processing_system7_0_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_processing_system7_0_0_stub.vhdl:98]
INFO: [Synth 8-638] synthesizing module 'scalp_zynqps_ps7_0_axi_periph_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:1100]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_FF8Z4U' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_FF8Z4U' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:58]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_931Y5A' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_931Y5A' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:159]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_75GW2M' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:260]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_75GW2M' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:260]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_455P5Q' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_455P5Q' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:361]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_TQZ7BY' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:462]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_TQZ7BY' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:462]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_YFU1B2' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:563]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_YFU1B2' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:563]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_J98Y8U' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_J98Y8U' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:664]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_BVJLL9' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:788]
INFO: [Synth 8-3491] module 'scalp_zynqps_ps7_0_axi_periph_imp_auto_pc_0' declared at 'C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_ps7_0_axi_periph_imp_auto_pc_0_stub.vhdl:6' bound to instance 'auto_pc' of component 'scalp_zynqps_ps7_0_axi_periph_imp_auto_pc_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:853]
INFO: [Synth 8-638] synthesizing module 'scalp_zynqps_ps7_0_axi_periph_imp_auto_pc_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_ps7_0_axi_periph_imp_auto_pc_0_stub.vhdl:77]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_BVJLL9' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:788]
INFO: [Synth 8-3491] module 'scalp_zynqps_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0' declared at 'C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0_stub.vhdl:6' bound to instance 'xbar' of component 'scalp_zynqps_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:1637]
INFO: [Synth 8-638] synthesizing module 'scalp_zynqps_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0_stub.vhdl:58]
INFO: [Synth 8-256] done synthesizing module 'scalp_zynqps_ps7_0_axi_periph_0' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:1100]
INFO: [Synth 8-3491] module 'scalp_zynqps_rst_ps7_0_125M_0' declared at 'C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_rst_ps7_0_125M_0_stub.vhdl:6' bound to instance 'rst_ps7_0_125M' of component 'scalp_zynqps_rst_ps7_0_125M_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:2923]
INFO: [Synth 8-638] synthesizing module 'scalp_zynqps_rst_ps7_0_125M_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_rst_ps7_0_125M_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'scalp_zynqps_scalp_axi_link_cplx_num_regs_0' declared at 'C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_scalp_axi_link_cplx_num_regs_0_stub.vhdl:6' bound to instance 'scalp_axi_link_cplx_num_regs' of component 'scalp_zynqps_scalp_axi_link_cplx_num_regs_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:2936]
INFO: [Synth 8-638] synthesizing module 'scalp_zynqps_scalp_axi_link_cplx_num_regs_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_scalp_axi_link_cplx_num_regs_0_stub.vhdl:56]
INFO: [Synth 8-3491] module 'scalp_zynqps_scalp_axi_link_firmwareid_0' declared at 'C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_scalp_axi_link_firmwareid_0_stub.vhdl:6' bound to instance 'scalp_axi_link_firmwareid' of component 'scalp_zynqps_scalp_axi_link_firmwareid_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:2977]
INFO: [Synth 8-638] synthesizing module 'scalp_zynqps_scalp_axi_link_firmwareid_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_scalp_axi_link_firmwareid_0_stub.vhdl:56]
INFO: [Synth 8-3491] module 'scalp_zynqps_sys_clock_0' declared at 'C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_sys_clock_0_stub.vhdl:6' bound to instance 'sys_clock' of component 'scalp_zynqps_sys_clock_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:3018]
INFO: [Synth 8-638] synthesizing module 'scalp_zynqps_sys_clock_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_sys_clock_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'scalp_zynqps_system_ila_0_0' declared at 'C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_system_ila_0_0_stub.vhdl:6' bound to instance 'system_ila_0' of component 'scalp_zynqps_system_ila_0_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:3026]
INFO: [Synth 8-638] synthesizing module 'scalp_zynqps_system_ila_0_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/scalp_zynqps_system_ila_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'vga_hdmi_clk_rst_system_inst_0' declared at 'C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/bd/vga_hdmi_clk_rst_system_inst_0/synth/vga_hdmi_clk_rst_system_inst_0.vhd:15' bound to instance 'vga_hdmi_clk_rst_sys_0' of component 'vga_hdmi_clk_rst_system_inst_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:3035]
INFO: [Synth 8-638] synthesizing module 'vga_hdmi_clk_rst_system_inst_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/bd/vga_hdmi_clk_rst_system_inst_0/synth/vga_hdmi_clk_rst_system_inst_0.vhd:33]
INFO: [Synth 8-3491] module 'vga_hdmi_clk_rst_system_inst_0_rst_ps7_1_vga_0' declared at 'C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/vga_hdmi_clk_rst_system_inst_0_rst_ps7_1_vga_0_stub.vhdl:6' bound to instance 'rst_ps7_1_vga' of component 'vga_hdmi_clk_rst_system_inst_0_rst_ps7_1_vga_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/bd/vga_hdmi_clk_rst_system_inst_0/synth/vga_hdmi_clk_rst_system_inst_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'vga_hdmi_clk_rst_system_inst_0_rst_ps7_1_vga_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/vga_hdmi_clk_rst_system_inst_0_rst_ps7_1_vga_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'vga_hdmi_clk_rst_system_inst_0_rst_ps7_2_hdmi_0' declared at 'C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/vga_hdmi_clk_rst_system_inst_0_rst_ps7_2_hdmi_0_stub.vhdl:6' bound to instance 'rst_ps7_2_hdmi' of component 'vga_hdmi_clk_rst_system_inst_0_rst_ps7_2_hdmi_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/bd/vga_hdmi_clk_rst_system_inst_0/synth/vga_hdmi_clk_rst_system_inst_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'vga_hdmi_clk_rst_system_inst_0_rst_ps7_2_hdmi_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/vga_hdmi_clk_rst_system_inst_0_rst_ps7_2_hdmi_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0' declared at 'C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0_stub.vhdl:6' bound to instance 'vga_hdmi_clock' of component 'vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/bd/vga_hdmi_clk_rst_system_inst_0/synth/vga_hdmi_clk_rst_system_inst_0.vhd:130]
INFO: [Synth 8-638] synthesizing module 'vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'vga_hdmi_clk_rst_system_inst_0' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/bd/vga_hdmi_clk_rst_system_inst_0/synth/vga_hdmi_clk_rst_system_inst_0.vhd:33]
INFO: [Synth 8-3491] module 'scalp_zynqps_xlconcat_0_0' declared at 'c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_xlconcat_0_0/synth/scalp_zynqps_xlconcat_0_0.v:53' bound to instance 'xlconcat_0' of component 'scalp_zynqps_xlconcat_0_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:3047]
INFO: [Synth 8-6157] synthesizing module 'scalp_zynqps_xlconcat_0_0' [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_xlconcat_0_0/synth/scalp_zynqps_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_6_xlconcat' [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_6_xlconcat' (0#1) [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'scalp_zynqps_xlconcat_0_0' (0#1) [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_xlconcat_0_0/synth/scalp_zynqps_xlconcat_0_0.v:53]
INFO: [Synth 8-256] done synthesizing module 'scalp_zynqps' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:1880]
INFO: [Synth 8-256] done synthesizing module 'scalp_zynqps_wrapper' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_zynqps_user.vhd:102]
INFO: [Synth 8-638] synthesizing module 'scalp_firmwareid' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_firmwareid.vhd:61]
	Parameter C_REGS_ADDR_SIZE bound to: 4096 - type: integer 
	Parameter C_NB_REGS_IN bound to: 0 - type: integer 
	Parameter C_NB_REGS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'scalp_firmwareid' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_firmwareid.vhd:61]
INFO: [Synth 8-638] synthesizing module 'scalp_pwm' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_pwm.vhd:47]
	Parameter C_PWM_SIZE bound to: 8 - type: integer 
	Parameter C_CLK_CNT_LEN bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'scalp_pwm' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_pwm.vhd:47]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OutBufLed1RxI' to cell 'OBUF' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:625]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OutBufLed2RxI' to cell 'OBUF' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:634]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OutBufLed1GxI' to cell 'OBUF' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:668]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OutBufLed2RxI' to cell 'OBUF' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:677]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OutBufLed1BxI' to cell 'OBUF' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:711]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OutBufLed2BxI' to cell 'OBUF' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:720]
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'InBufSwitch0xI' to cell 'IBUF' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:737]
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'InBufSwitch0xI' to cell 'IBUF' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:737]
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'InBufJoystickIdxxI' to cell 'IBUF' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:752]
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'InBufJoystickIdxxI' to cell 'IBUF' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:752]
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'InBufJoystickIdxxI' to cell 'IBUF' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:752]
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'InBufJoystickIdxxI' to cell 'IBUF' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:752]
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'InBufJoystickIdxxI' to cell 'IBUF' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:752]
INFO: [Synth 8-638] synthesizing module 'scalp_cplx_num_regs' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_cplx_num_regs.vhd:61]
	Parameter C_REGS_ADDR_SIZE bound to: 4096 - type: integer 
	Parameter C_NB_REGS_IN bound to: 0 - type: integer 
	Parameter C_NB_REGS_OUT bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'scalp_cplx_num_regs' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_cplx_num_regs.vhd:61]
INFO: [Synth 8-638] synthesizing module 'scalp_hdmi' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_hdmi.vhd:52]
	Parameter C_VGA_CONFIG[HActivexD] bound to: 16'b0000001011010000 
	Parameter C_VGA_CONFIG[VActivexD] bound to: 16'b0000001011010000 
	Parameter C_VGA_CONFIG[HFrontPorchxD] bound to: 16'b0000000001100100 
	Parameter C_VGA_CONFIG[HBackPorchxD] bound to: 16'b0000000001100100 
	Parameter C_VGA_CONFIG[VFrontPorchxD] bound to: 16'b0000000000010100 
	Parameter C_VGA_CONFIG[VBackPorchxD] bound to: 16'b0000000000010100 
	Parameter C_VGA_CONFIG[HSyncLenxD] bound to: 16'b0000000000010100 
	Parameter C_VGA_CONFIG[VSyncLenxD] bound to: 16'b0000000000001000 
	Parameter C_VGA_CONFIG[HLenxD] bound to: 16'b0000001110101100 
	Parameter C_VGA_CONFIG[VLenxD] bound to: 16'b0000001100000000 
	Parameter C_VGA_CONFIG[HSyncActivexD] bound to: 16'b0000000000000000 
	Parameter C_VGA_CONFIG[VSyncActivexD] bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'vga' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/vga.vhd:48]
	Parameter C_VGA_CONFIG[HActivexD] bound to: 16'b0000001011010000 
	Parameter C_VGA_CONFIG[VActivexD] bound to: 16'b0000001011010000 
	Parameter C_VGA_CONFIG[HFrontPorchxD] bound to: 16'b0000000001100100 
	Parameter C_VGA_CONFIG[HBackPorchxD] bound to: 16'b0000000001100100 
	Parameter C_VGA_CONFIG[VFrontPorchxD] bound to: 16'b0000000000010100 
	Parameter C_VGA_CONFIG[VBackPorchxD] bound to: 16'b0000000000010100 
	Parameter C_VGA_CONFIG[HSyncLenxD] bound to: 16'b0000000000010100 
	Parameter C_VGA_CONFIG[VSyncLenxD] bound to: 16'b0000000000001000 
	Parameter C_VGA_CONFIG[HLenxD] bound to: 16'b0000001110101100 
	Parameter C_VGA_CONFIG[VLenxD] bound to: 16'b0000001100000000 
	Parameter C_VGA_CONFIG[HSyncActivexD] bound to: 16'b0000000000000000 
	Parameter C_VGA_CONFIG[VSyncActivexD] bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'vga_stripes' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/vga_stripes.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'vga_stripes' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/vga_stripes.vhd:45]
INFO: [Synth 8-638] synthesizing module 'vga_controler' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/vga_controler.vhd:47]
	Parameter C_VGA_CONFIG[HActivexD] bound to: 16'b0000001011010000 
	Parameter C_VGA_CONFIG[VActivexD] bound to: 16'b0000001011010000 
	Parameter C_VGA_CONFIG[HFrontPorchxD] bound to: 16'b0000000001100100 
	Parameter C_VGA_CONFIG[HBackPorchxD] bound to: 16'b0000000001100100 
	Parameter C_VGA_CONFIG[VFrontPorchxD] bound to: 16'b0000000000010100 
	Parameter C_VGA_CONFIG[VBackPorchxD] bound to: 16'b0000000000010100 
	Parameter C_VGA_CONFIG[HSyncLenxD] bound to: 16'b0000000000010100 
	Parameter C_VGA_CONFIG[VSyncLenxD] bound to: 16'b0000000000001000 
	Parameter C_VGA_CONFIG[HLenxD] bound to: 16'b0000001110101100 
	Parameter C_VGA_CONFIG[VLenxD] bound to: 16'b0000001100000000 
	Parameter C_VGA_CONFIG[HSyncActivexD] bound to: 16'b0000000000000000 
	Parameter C_VGA_CONFIG[VSyncActivexD] bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'vga_controler' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/vga_controler.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'vga' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/vga.vhd:48]
INFO: [Synth 8-638] synthesizing module 'vga_to_hdmi' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/vga_to_hdmi.vhd:45]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/tmds_encoder.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/tmds_encoder.vhd:46]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder__parameterized0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/tmds_encoder.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder__parameterized0' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/tmds_encoder.vhd:46]
INFO: [Synth 8-638] synthesizing module 'serializer_10_to_1' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/serializer_10_to_1.vhd:44]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'MasterOSERDESE2xI' to cell 'OSERDESE2' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/serializer_10_to_1.vhd:60]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SlaveOSERDESE2xI' to cell 'OSERDESE2' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/serializer_10_to_1.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'serializer_10_to_1' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/serializer_10_to_1.vhd:44]
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBufDSHdmiTxCNxI' to cell 'OBUFDS' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/vga_to_hdmi.vhd:160]
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBufDSHdmiTxCNxI' to cell 'OBUFDS' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/vga_to_hdmi.vhd:160]
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBufDSHdmiTxCNxI' to cell 'OBUFDS' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/vga_to_hdmi.vhd:160]
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBufDSHdmiTxC3xI' to cell 'OBUFDS' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/vga_to_hdmi.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'vga_to_hdmi' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/vga_to_hdmi.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'scalp_hdmi' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_hdmi.vhd:52]
INFO: [Synth 8-638] synthesizing module 'MndlCalc' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/new/MndlCalc.vhd:57]
	Parameter comma bound to: 12 - type: integer 
	Parameter max_iter bound to: 100 - type: integer 
	Parameter SIZE bound to: 16 - type: integer 
	Parameter IT_SIZE bound to: 24 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 0 - type: integer 
	Parameter WIDTH_A bound to: 16 - type: integer 
	Parameter WIDTH_B bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'MULT_MACRO' declared at 'C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/MULT_MACRO.vhd:35' bound to instance 'A2mB2_Mult' of component 'MULT_MACRO' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/new/MndlCalc.vhd:193]
INFO: [Synth 8-638] synthesizing module 'unimacro_MULT_MACRO' [C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/MULT_MACRO.vhd:54]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 0 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 16 - type: integer 
	Parameter WIDTH_B bound to: 16 - type: integer 
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter MREG bound to: 0 - type: integer 
	Parameter PREG bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'DSP48E_2' to cell 'DSP48E1' [C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/MULT_MACRO.vhd:446]
INFO: [Synth 8-256] done synthesizing module 'unimacro_MULT_MACRO' (0#1) [C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/MULT_MACRO.vhd:54]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 0 - type: integer 
	Parameter WIDTH_A bound to: 16 - type: integer 
	Parameter WIDTH_B bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'MULT_MACRO' declared at 'C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/MULT_MACRO.vhd:35' bound to instance 'AB_Mult' of component 'MULT_MACRO' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/new/MndlCalc.vhd:211]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 0 - type: integer 
	Parameter WIDTH_A bound to: 16 - type: integer 
	Parameter WIDTH_B bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'MULT_MACRO' declared at 'C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/MULT_MACRO.vhd:35' bound to instance 'ZRE' of component 'MULT_MACRO' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/new/MndlCalc.vhd:228]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 0 - type: integer 
	Parameter WIDTH_A bound to: 16 - type: integer 
	Parameter WIDTH_B bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'MULT_MACRO' declared at 'C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/MULT_MACRO.vhd:35' bound to instance 'ZIM' of component 'MULT_MACRO' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/new/MndlCalc.vhd:245]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 0 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ADDSUB_MACRO' declared at 'C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/ADDSUB_MACRO.vhd:37' bound to instance 'ZRE_N1' of component 'ADDSUB_MACRO' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/new/MndlCalc.vhd:260]
INFO: [Synth 8-638] synthesizing module 'unimacro_ADDSUB_MACRO' [C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/ADDSUB_MACRO.vhd:62]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 0 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH_B bound to: 48 - type: integer 
	Parameter WIDTH_RESULT bound to: 48 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter MREG bound to: 0 - type: integer 
	Parameter PREG bound to: 0 - type: integer 
	Parameter USE_MULT bound to: NONE - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48_2' to cell 'DSP48E1' [C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/ADDSUB_MACRO.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'unimacro_ADDSUB_MACRO' (0#1) [C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/ADDSUB_MACRO.vhd:62]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 0 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ADDSUB_MACRO' declared at 'C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/ADDSUB_MACRO.vhd:37' bound to instance 'ZIM_N1' of component 'ADDSUB_MACRO' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/new/MndlCalc.vhd:277]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 0 - type: integer 
	Parameter WIDTH_A bound to: 16 - type: integer 
	Parameter WIDTH_B bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'MULT_MACRO' declared at 'C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/MULT_MACRO.vhd:35' bound to instance 'ZRE2' of component 'MULT_MACRO' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/new/MndlCalc.vhd:294]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 0 - type: integer 
	Parameter WIDTH_A bound to: 16 - type: integer 
	Parameter WIDTH_B bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'MULT_MACRO' declared at 'C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/MULT_MACRO.vhd:35' bound to instance 'ZIM2' of component 'MULT_MACRO' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/new/MndlCalc.vhd:309]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 0 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ADDSUB_MACRO' declared at 'C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/ADDSUB_MACRO.vhd:37' bound to instance 'ZNORM2' of component 'ADDSUB_MACRO' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/new/MndlCalc.vhd:324]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 0 - type: integer 
	Parameter WIDTH_A bound to: 20 - type: integer 
	Parameter WIDTH_B bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MULT_MACRO' declared at 'C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/MULT_MACRO.vhd:35' bound to instance 'IterOut_Mult' of component 'MULT_MACRO' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/new/MndlCalc.vhd:341]
INFO: [Synth 8-638] synthesizing module 'unimacro_MULT_MACRO__parameterized0' [C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/MULT_MACRO.vhd:54]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 0 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 20 - type: integer 
	Parameter WIDTH_B bound to: 8 - type: integer 
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter MREG bound to: 0 - type: integer 
	Parameter PREG bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'DSP48E_2' to cell 'DSP48E1' [C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/MULT_MACRO.vhd:446]
INFO: [Synth 8-256] done synthesizing module 'unimacro_MULT_MACRO__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/MULT_MACRO.vhd:54]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 0 - type: integer 
	Parameter WIDTH_A bound to: 16 - type: integer 
	Parameter WIDTH_B bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'MULT_MACRO' declared at 'C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/MULT_MACRO.vhd:35' bound to instance 'Pix_X_Mult' of component 'MULT_MACRO' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/new/MndlCalc.vhd:357]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 0 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ADDSUB_MACRO' declared at 'C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/ADDSUB_MACRO.vhd:37' bound to instance 'Pix_X_Offset' of component 'ADDSUB_MACRO' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/new/MndlCalc.vhd:372]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 0 - type: integer 
	Parameter WIDTH_A bound to: 16 - type: integer 
	Parameter WIDTH_B bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'MULT_MACRO' declared at 'C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/MULT_MACRO.vhd:35' bound to instance 'Pix_Y_Mult' of component 'MULT_MACRO' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/new/MndlCalc.vhd:390]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 0 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ADDSUB_MACRO' declared at 'C:/Xilinx/Vivado/2024.2/data/vhdl/src/unimacro/ADDSUB_MACRO.vhd:37' bound to instance 'Pix_Y_Offset' of component 'ADDSUB_MACRO' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/new/MndlCalc.vhd:405]
WARNING: [Synth 8-614] signal 'RstxI' is read in the process but is not in the sensitivity list [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/new/MndlCalc.vhd:425]
INFO: [Synth 8-256] done synthesizing module 'MndlCalc' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/new/MndlCalc.vhd:57]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/blk_mem_gen_0_stub.vhdl:27]
INFO: [Synth 8-638] synthesizing module 'mem0' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/.Xil/Vivado-21832-Torchet/realtime/mem0_stub.vhdl:27]
INFO: [Synth 8-638] synthesizing module 'MandelCacl_wrapper' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/bd/MandelCacl/hdl/MandelCacl_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'MandelCacl' declared at 'c:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/bd/MandelCacl/synth/MandelCacl.vhd:15' bound to instance 'MandelCacl_i' of component 'MandelCacl' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/bd/MandelCacl/hdl/MandelCacl_wrapper.vhd:34]
INFO: [Synth 8-638] synthesizing module 'MandelCacl' [c:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/bd/MandelCacl/synth/MandelCacl.vhd:28]
INFO: [Synth 8-3491] module 'MandelCacl_xpm_cdc_gen_0_1' declared at 'c:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/bd/MandelCacl/ip/MandelCacl_xpm_cdc_gen_0_1/synth/MandelCacl_xpm_cdc_gen_0_1.v:53' bound to instance 'xpm_cdc_gen_0' of component 'MandelCacl_xpm_cdc_gen_0_1' [c:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/bd/MandelCacl/synth/MandelCacl.vhd:46]
INFO: [Synth 8-6157] synthesizing module 'MandelCacl_xpm_cdc_gen_0_1' [c:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/bd/MandelCacl/ip/MandelCacl_xpm_cdc_gen_0_1/synth/MandelCacl_xpm_cdc_gen_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gen_v1_0_4' [c:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/bd/MandelCacl/ipshared/745f/hdl/xpm_cdc_gen_v1_0_vl_rfs.v:51]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gen_v1_0_4' (0#1) [c:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/bd/MandelCacl/ipshared/745f/hdl/xpm_cdc_gen_v1_0_vl_rfs.v:51]
INFO: [Synth 8-6155] done synthesizing module 'MandelCacl_xpm_cdc_gen_0_1' (0#1) [c:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/bd/MandelCacl/ip/MandelCacl_xpm_cdc_gen_0_1/synth/MandelCacl_xpm_cdc_gen_0_1.v:53]
INFO: [Synth 8-256] done synthesizing module 'MandelCacl' (0#1) [c:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/bd/MandelCacl/synth/MandelCacl.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'MandelCacl_wrapper' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/bd/MandelCacl/hdl/MandelCacl_wrapper.vhd:24]
WARNING: [Synth 8-614] signal 'RstxS' is read in the process but is not in the sensitivity list [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'scalp_user_design' (0#1) [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:309]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'xlconcat_0'. This will prevent further optimization [C:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/synth/scalp_zynqps.vhd:3047]
WARNING: [Synth 8-3848] Net VgaPixCounterxDO[VidOnxS] in module/entity vga_stripes does not have driver. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/vga_stripes.vhd:39]
WARNING: [Synth 8-3848] Net RdyxO in module/entity MndlCalc does not have driver. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/new/MndlCalc.vhd:50]
WARNING: [Synth 8-3848] Net dest_out_bin in module/entity xpm_cdc_gen_v1_0_4 does not have driver. [c:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/bd/MandelCacl/ipshared/745f/hdl/xpm_cdc_gen_v1_0_vl_rfs.v:84]
WARNING: [Synth 8-3848] Net src_rcv in module/entity xpm_cdc_gen_v1_0_4 does not have driver. [c:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/bd/MandelCacl/ipshared/745f/hdl/xpm_cdc_gen_v1_0_vl_rfs.v:85]
WARNING: [Synth 8-3848] Net dest_req in module/entity xpm_cdc_gen_v1_0_4 does not have driver. [c:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/bd/MandelCacl/ipshared/745f/hdl/xpm_cdc_gen_v1_0_vl_rfs.v:86]
WARNING: [Synth 8-3848] Net dest_pulse in module/entity xpm_cdc_gen_v1_0_4 does not have driver. [c:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/bd/MandelCacl/ipshared/745f/hdl/xpm_cdc_gen_v1_0_vl_rfs.v:87]
WARNING: [Synth 8-3848] Net dest_rst_out in module/entity xpm_cdc_gen_v1_0_4 does not have driver. [c:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/bd/MandelCacl/ipshared/745f/hdl/xpm_cdc_gen_v1_0_vl_rfs.v:88]
WARNING: [Synth 8-3848] Net dest_arst in module/entity xpm_cdc_gen_v1_0_4 does not have driver. [c:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/bd/MandelCacl/ipshared/745f/hdl/xpm_cdc_gen_v1_0_vl_rfs.v:89]
WARNING: [Synth 8-3848] Net Pll2V5GOExSO in module/entity scalp_user_design does not have driver. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:86]
WARNING: [Synth 8-3848] Net Pll2V5SyncxSO in module/entity scalp_user_design does not have driver. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:88]
WARNING: [Synth 8-7129] Port dest_out_bin[2] in module xpm_cdc_gen_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_out_bin[1] in module xpm_cdc_gen_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_out_bin[0] in module xpm_cdc_gen_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_rcv in module xpm_cdc_gen_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_req in module xpm_cdc_gen_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_pulse in module xpm_cdc_gen_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_rst_out in module xpm_cdc_gen_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_arst in module xpm_cdc_gen_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_in_bin[2] in module xpm_cdc_gen_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_in_bin[1] in module xpm_cdc_gen_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_in_bin[0] in module xpm_cdc_gen_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_send in module xpm_cdc_gen_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_ack in module xpm_cdc_gen_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_pulse in module xpm_cdc_gen_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_rst in module xpm_cdc_gen_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_rst_in in module xpm_cdc_gen_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_arst in module xpm_cdc_gen_v1_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RdyxO in module MndlCalc is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClocksxCI[VgaResetxRNA] in module serializer_10_to_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClocksxCI[HdmiResetxR] in module serializer_10_to_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClocksxCI[HdmiResetxRNA] in module serializer_10_to_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClocksxCI[PllLockedxS] in module serializer_10_to_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port HdmixDIO[InxD][HpdxS] in module vga_to_hdmi is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClocksxCI[HdmixC] in module vga_controler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClocksxCI[VgaResetxRNA] in module vga_controler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClocksxCI[HdmiResetxR] in module vga_controler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ClocksxCI[HdmiResetxRNA] in module vga_controler is either unconnected or has no load
WARNING: [Synth 8-7129] Port VgaPixCounterxDO[VidOnxS] in module vga_stripes is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[ResetxR][RstxRAN] in module scalp_cplx_num_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[RdxD][AddrxD][M2SxD][ARCachexD][3] in module scalp_cplx_num_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[RdxD][AddrxD][M2SxD][ARCachexD][2] in module scalp_cplx_num_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[RdxD][AddrxD][M2SxD][ARCachexD][1] in module scalp_cplx_num_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[RdxD][AddrxD][M2SxD][ARCachexD][0] in module scalp_cplx_num_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[RdxD][AddrxD][M2SxD][ARProtxD][2] in module scalp_cplx_num_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[RdxD][AddrxD][M2SxD][ARProtxD][1] in module scalp_cplx_num_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[RdxD][AddrxD][M2SxD][ARProtxD][0] in module scalp_cplx_num_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[WrxD][AddrxD][M2SxD][AWCachexD][3] in module scalp_cplx_num_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[WrxD][AddrxD][M2SxD][AWCachexD][2] in module scalp_cplx_num_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[WrxD][AddrxD][M2SxD][AWCachexD][1] in module scalp_cplx_num_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[WrxD][AddrxD][M2SxD][AWCachexD][0] in module scalp_cplx_num_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[WrxD][AddrxD][M2SxD][AWProtxD][2] in module scalp_cplx_num_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[WrxD][AddrxD][M2SxD][AWProtxD][1] in module scalp_cplx_num_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[WrxD][AddrxD][M2SxD][AWProtxD][0] in module scalp_cplx_num_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[ResetxR][RstxRAN] in module scalp_firmwareid is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[RdxD][AddrxD][M2SxD][ARCachexD][3] in module scalp_firmwareid is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[RdxD][AddrxD][M2SxD][ARCachexD][2] in module scalp_firmwareid is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[RdxD][AddrxD][M2SxD][ARCachexD][1] in module scalp_firmwareid is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[RdxD][AddrxD][M2SxD][ARCachexD][0] in module scalp_firmwareid is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[RdxD][AddrxD][M2SxD][ARProtxD][2] in module scalp_firmwareid is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[RdxD][AddrxD][M2SxD][ARProtxD][1] in module scalp_firmwareid is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[RdxD][AddrxD][M2SxD][ARProtxD][0] in module scalp_firmwareid is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[WrxD][AddrxD][M2SxD][AWCachexD][3] in module scalp_firmwareid is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[WrxD][AddrxD][M2SxD][AWCachexD][2] in module scalp_firmwareid is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[WrxD][AddrxD][M2SxD][AWCachexD][1] in module scalp_firmwareid is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[WrxD][AddrxD][M2SxD][AWCachexD][0] in module scalp_firmwareid is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[WrxD][AddrxD][M2SxD][AWProtxD][2] in module scalp_firmwareid is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[WrxD][AddrxD][M2SxD][AWProtxD][1] in module scalp_firmwareid is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiSlvxDIO[WrxD][AddrxD][M2SxD][AWProtxD][0] in module scalp_firmwareid is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1283.289 ; gain = 611.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1283.289 ; gain = 611.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1283.289 ; gain = 611.922
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1283.289 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/ip/mem0/mem0/blk_mem_gen_0_in_context.xdc] for cell 'PLxB.ImGenxB.Mem2'
Finished Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/ip/mem0/mem0/blk_mem_gen_0_in_context.xdc] for cell 'PLxB.ImGenxB.Mem2'
Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/bd/vga_hdmi_clk_rst_system_inst_0/ip/vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0/vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0/vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock'
Finished Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/bd/vga_hdmi_clk_rst_system_inst_0/ip/vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0/vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0/vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock'
Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/bd/vga_hdmi_clk_rst_system_inst_0/ip/vga_hdmi_clk_rst_system_inst_0_rst_ps7_1_vga_0/vga_hdmi_clk_rst_system_inst_0_rst_ps7_1_vga_0/vga_hdmi_clk_rst_system_inst_0_rst_ps7_1_vga_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga'
Finished Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/bd/vga_hdmi_clk_rst_system_inst_0/ip/vga_hdmi_clk_rst_system_inst_0_rst_ps7_1_vga_0/vga_hdmi_clk_rst_system_inst_0_rst_ps7_1_vga_0/vga_hdmi_clk_rst_system_inst_0_rst_ps7_1_vga_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga'
Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/bd/vga_hdmi_clk_rst_system_inst_0/ip/vga_hdmi_clk_rst_system_inst_0_rst_ps7_2_hdmi_0/vga_hdmi_clk_rst_system_inst_0_rst_ps7_2_hdmi_0/vga_hdmi_clk_rst_system_inst_0_rst_ps7_2_hdmi_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_2_hdmi'
Finished Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/bd/vga_hdmi_clk_rst_system_inst_0/ip/vga_hdmi_clk_rst_system_inst_0_rst_ps7_2_hdmi_0/vga_hdmi_clk_rst_system_inst_0_rst_ps7_2_hdmi_0/vga_hdmi_clk_rst_system_inst_0_rst_ps7_2_hdmi_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_2_hdmi'
Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0'
Finished Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0'
Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_firmwareid_0/scalp_zynqps_scalp_axi_link_firmwareid_0/scalp_zynqps_scalp_axi_link_cplx_num_regs_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/scalp_axi_link_firmwareid'
Finished Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_firmwareid_0/scalp_zynqps_scalp_axi_link_firmwareid_0/scalp_zynqps_scalp_axi_link_cplx_num_regs_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/scalp_axi_link_firmwareid'
Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0/scalp_zynqps_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0/scalp_zynqps_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0/scalp_zynqps_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0/scalp_zynqps_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/xbar'
Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_ps7_0_axi_periph_imp_auto_pc_0/scalp_zynqps_ps7_0_axi_periph_imp_auto_pc_0/scalp_zynqps_ps7_0_axi_periph_imp_auto_pc_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_ps7_0_axi_periph_imp_auto_pc_0/scalp_zynqps_ps7_0_axi_periph_imp_auto_pc_0/scalp_zynqps_ps7_0_axi_periph_imp_auto_pc_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_axi_gpio_switches_0/scalp_zynqps_axi_gpio_switches_0/scalp_zynqps_axi_gpio_switches_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches'
Finished Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_axi_gpio_switches_0/scalp_zynqps_axi_gpio_switches_0/scalp_zynqps_axi_gpio_switches_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches'
Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_axi_intc_0_0/scalp_zynqps_axi_intc_0_0/scalp_zynqps_axi_intc_0_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_intc_0'
Finished Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_axi_intc_0_0/scalp_zynqps_axi_intc_0_0/scalp_zynqps_axi_intc_0_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_intc_0'
Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_axi_gpio_reset_btn_0/scalp_zynqps_axi_gpio_reset_btn_0/scalp_zynqps_axi_gpio_reset_btn_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_reset_btn'
Finished Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_axi_gpio_reset_btn_0/scalp_zynqps_axi_gpio_reset_btn_0/scalp_zynqps_axi_gpio_reset_btn_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_reset_btn'
Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_system_ila_0_0/scalp_zynqps_system_ila_0_0/scalp_zynqps_system_ila_0_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0'
Finished Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_system_ila_0_0/scalp_zynqps_system_ila_0_0/scalp_zynqps_system_ila_0_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0'
Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/scalp_zynqps_scalp_axi_link_cplx_num_regs_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/scalp_axi_link_cplx_num_regs'
Finished Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/scalp_zynqps_scalp_axi_link_cplx_num_regs_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/scalp_axi_link_cplx_num_regs'
Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_rst_ps7_0_125M_0/scalp_zynqps_rst_ps7_0_125M_0/scalp_zynqps_rst_ps7_0_125M_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M'
Finished Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_rst_ps7_0_125M_0/scalp_zynqps_rst_ps7_0_125M_0/scalp_zynqps_rst_ps7_0_125M_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M'
Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_sys_clock_0/scalp_zynqps_sys_clock_0/scalp_zynqps_sys_clock_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock'
Finished Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_sys_clock_0/scalp_zynqps_sys_clock_0/scalp_zynqps_sys_clock_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock'
Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_axi_iic_ioext_0/scalp_zynqps_axi_iic_ioext_0/scalp_zynqps_axi_iic_ioext_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext'
Finished Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_axi_iic_ioext_0/scalp_zynqps_axi_iic_ioext_0/scalp_zynqps_axi_iic_ioext_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext'
Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_axi_gpio_joystick_0/scalp_zynqps_axi_gpio_joystick_0/scalp_zynqps_axi_gpio_joystick_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick'
Finished Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_axi_gpio_joystick_0/scalp_zynqps_axi_gpio_joystick_0/scalp_zynqps_axi_gpio_joystick_0_in_context.xdc] for cell 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick'
Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'PLxB.ImGenxB.Mem1'
Finished Parsing XDC File [c:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'PLxB.ImGenxB.Mem1'
Parsing XDC File [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/debug.xdc]
Finished Parsing XDC File [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/debug.xdc]
Parsing XDC File [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/scalp_firmware.xdc]
Finished Parsing XDC File [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/scalp_firmware.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/scalp_firmware.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scalp_user_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scalp_user_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.FifoWrEnxD'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:46]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.FifoRdEnxD'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:52]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/ZIM2_n_28'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:63]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/ZIM2_n_22'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:64]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/RESULT[3]'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:67]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/ZIM2_n_27'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:70]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/ZIM2_n_30'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:71]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/RESULT[15]'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:73]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/ZIM2_n_24'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:76]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/RESULT[5]'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:78]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/RESULT[11]'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:79]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/ZIM2_n_29'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:83]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/ZIM2_n_23'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:84]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/ZIM2_n_20'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:95]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/RESULT[9]'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:98]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/ZIM2_n_3'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:103]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/RESULT[8]'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:105]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/ZIM2_n_21'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:111]
WARNING: [Vivado 12-507] No nets matched 'HdmiVgaClocksxC'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:116]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/RESULT[14]'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:122]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/ZIM2_n_1'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:125]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/RESULT[4]'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:127]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/RESULT[13]'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:128]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/ZIM2_n_25'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:131]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/ZIM2_n_31'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/RESULT[6]'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:136]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/RESULT[0]'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:137]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/RESULT[12]'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:138]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/ZIM2_n_2'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:144]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/RESULT[2]'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:147]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/RESULT[7]'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/ZIM2_n_26'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:158]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/RESULT[1]'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:160]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/RESULT[10]'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'PLxB.ImGenxB.MandelCalc/ZIM2_n_0'. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc:170]
Finished Parsing XDC File [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/scalp_user_design_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scalp_user_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scalp_user_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scalp_user_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scalp_user_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1360.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1360.074 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick' at clock pin 's_axi_aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_reset_btn' at clock pin 's_axi_aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches' at clock pin 's_axi_aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1362.906 ; gain = 691.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z015clg485-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1362.906 ; gain = 691.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDRAddrxDIO[0]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRAddrxDIO[0]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDRAddrxDIO[10]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRAddrxDIO[10]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDRAddrxDIO[11]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRAddrxDIO[11]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDRAddrxDIO[12]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRAddrxDIO[12]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDRAddrxDIO[13]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRAddrxDIO[13]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDRAddrxDIO[14]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRAddrxDIO[14]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDRAddrxDIO[1]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRAddrxDIO[1]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDRAddrxDIO[2]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRAddrxDIO[2]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDRAddrxDIO[3]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRAddrxDIO[3]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDRAddrxDIO[4]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRAddrxDIO[4]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDRAddrxDIO[5]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRAddrxDIO[5]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDRAddrxDIO[6]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRAddrxDIO[6]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDRAddrxDIO[7]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRAddrxDIO[7]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDRAddrxDIO[8]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRAddrxDIO[8]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDRAddrxDIO[9]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRAddrxDIO[9]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDRBankAddrxDIO[0]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRBankAddrxDIO[0]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDRBankAddrxDIO[1]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRBankAddrxDIO[1]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDRBankAddrxDIO[2]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRBankAddrxDIO[2]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDRCasxSNIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRCasxSNIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDRCkexSIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRCkexSIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDRCsxSNIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRCsxSNIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDRClkxCPIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRClkxCPIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDRClkxCNIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRClkxCNIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDmxDIO[0]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDmxDIO[0]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDmxDIO[1]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDmxDIO[1]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDmxDIO[2]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDmxDIO[2]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDmxDIO[3]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDmxDIO[3]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqsxDPIO[0]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqsxDPIO[0]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqsxDPIO[1]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqsxDPIO[1]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqsxDPIO[2]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqsxDPIO[2]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqsxDPIO[3]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqsxDPIO[3]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqsxDNIO[0]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqsxDNIO[0]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqsxDNIO[1]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqsxDNIO[1]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqsxDNIO[2]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqsxDNIO[2]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqsxDNIO[3]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqsxDNIO[3]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[0]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[0]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[10]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[10]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[11]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[11]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[12]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[12]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[13]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[13]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[14]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[14]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[15]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[15]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[16]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[16]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[17]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[17]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[18]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[18]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[19]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[19]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[1]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[1]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[20]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[20]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[21]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[21]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[22]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[22]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[23]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[23]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[24]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[24]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[25]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[25]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[26]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[26]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[27]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[27]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[28]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[28]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[29]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[29]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[2]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[2]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[30]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[30]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[31]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[31]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[3]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[3]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[4]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[4]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[5]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[5]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[6]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[6]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[7]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[7]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[8]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[8]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDqxDIO[9]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDqxDIO[9]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDRDRstxRNIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRDRstxRNIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDROdtxSIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDROdtxSIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDRRasxSNIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRRasxSNIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for DDRVrxSNIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRVrxSNIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for DDRVrxSPIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRVrxSPIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDRWexSNIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDRWexSNIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[0]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[0]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[10]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[10]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[11]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[11]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[12]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[12]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[13]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[13]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[14]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[14]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[15]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[15]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[16]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[16]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[17]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[17]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[18]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[18]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[19]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[19]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[1]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[1]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[20]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[20]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[21]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[21]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[22]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[22]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[23]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[23]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[24]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[24]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[25]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[25]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[26]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[26]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[27]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[27]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[28]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[28]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[29]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[29]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[2]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[2]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[30]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[30]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[31]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[31]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[32]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[32]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[33]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[33]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[34]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[34]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[35]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[35]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[36]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[36]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[37]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[37]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[38]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[38]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[39]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[39]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[3]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[3]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[40]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[40]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[41]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[41]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[42]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[42]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[43]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[43]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[44]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[44]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[45]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[45]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[46]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[46]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[47]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[47]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[48]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[48]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[49]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[49]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[4]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[4]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[50]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[50]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[51]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[51]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[52]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[52]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[53]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[53]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[5]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[5]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[6]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[6]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[7]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[7]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[8]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[8]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for MIOxDIO[9]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIOxDIO[9]. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for PSClkxCIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PSClkxCIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for PSPorxSNIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PSPorxSNIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for PSSRstxRNIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PSSRstxRNIO. (constraint file  c:/CochetVictorLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0/scalp_zynqps_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property DONT_TOUCH = true for \PLxB.ImGenxB.MandelCalc . (constraint file  C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc, line 44).
Applied set_property MARK_DEBUG = true for \ClpxNumRegsAxixD[ClockxC][ClkxC] . (constraint file  C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc, line 50).
Applied set_property MARK_DEBUG = true for \HdmiVgaClocksxC[VgaxC] . (constraint file  C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc, line 51).
Applied set_property MARK_DEBUG = false for \PLxB.ImGenxB.MandelCalc /ZIm2OutPxD[24]. (constraint file  C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc, line 61).
Applied set_property MARK_DEBUG = false for \VgaPixCountersxD[HxD] [14]. (constraint file  C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc, line 65).
Applied set_property MARK_DEBUG = false for \VgaPixCountersxD[VxD] [4]. (constraint file  C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc, line 66).
Applied set_property MARK_DEBUG = false for \PLxB.ImGenxB.MandelCalc /ZimN1OutPxD[15]. (constraint file  C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc, line 68).
Applied set_property MARK_DEBUG = false for \PLxB.ImGenxB.MandelCalc /Znorm2OutPxD[9]. (constraint file  C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc, line 69).
Applied set_property MARK_DEBUG = true for \PLxB.ImGenxB.FinishedxS . (constraint file  C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc, line 174).
Applied set_property MARK_DEBUG = false for \PLxB.ImGenxB.IterxD [0]. (constraint file  C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc, line 175).
Applied set_property MARK_DEBUG = true for \PLxB.ImGenxB.MandelCalc /state[0]. (constraint file  C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/constrs_1/imports/files/timing_constraints.xdc, line 199).
Applied set_property KEEP_HIERARCHY = SOFT for \PLxB.ImGenxB.SwitchSource /MandelCacl_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PLxB.ImGenxB.SwitchSource /MandelCacl_i/xpm_cdc_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PLxB.ImGenxB.Mem2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PSxB.ZynqxI /\PlatformxB.ScalpZynqPSxI . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PSxB.ZynqxI /\PlatformxB.ScalpZynqPSxI /gnd_constant. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PSxB.ZynqxI /\PlatformxB.ScalpZynqPSxI /processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PSxB.ZynqxI /\PlatformxB.ScalpZynqPSxI /scalp_axi_link_firmwareid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PSxB.ZynqxI /\PlatformxB.ScalpZynqPSxI /ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PSxB.ZynqxI /\PlatformxB.ScalpZynqPSxI /ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PSxB.ZynqxI /\PlatformxB.ScalpZynqPSxI /ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PSxB.ZynqxI /\PlatformxB.ScalpZynqPSxI /axi_gpio_switches. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PSxB.ZynqxI /\PlatformxB.ScalpZynqPSxI /axi_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PSxB.ZynqxI /\PlatformxB.ScalpZynqPSxI /xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PSxB.ZynqxI /\PlatformxB.ScalpZynqPSxI /axi_gpio_reset_btn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PSxB.ZynqxI /\PlatformxB.ScalpZynqPSxI /system_ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PSxB.ZynqxI /\PlatformxB.ScalpZynqPSxI /scalp_axi_link_cplx_num_regs. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PSxB.ZynqxI /\PlatformxB.ScalpZynqPSxI /rst_ps7_0_125M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PSxB.ZynqxI /\PlatformxB.ScalpZynqPSxI /sys_clock. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PSxB.ZynqxI /\PlatformxB.ScalpZynqPSxI /axi_iic_ioext. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PSxB.ZynqxI /\PlatformxB.ScalpZynqPSxI /axi_gpio_joystick. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PSxB.ZynqxI /\PlatformxB.ScalpZynqPSxI /vga_hdmi_clk_rst_sys_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PSxB.ZynqxI /\PlatformxB.ScalpZynqPSxI /vga_hdmi_clk_rst_sys_0/vga_hdmi_clock. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PSxB.ZynqxI /\PlatformxB.ScalpZynqPSxI /vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PSxB.ZynqxI /\PlatformxB.ScalpZynqPSxI /vga_hdmi_clk_rst_sys_0/rst_ps7_2_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PLxB.ImGenxB.Mem1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \PLxB.ImGenxB.SwitchSource /MandelCacl_i/xpm_cdc_gen_0/inst/xarray. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1362.906 ; gain = 691.539
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'AxiLitexB.WriteChanxB.WriteM2SRegPortxD_reg[WrAddrxD]' and it is trimmed from '32' to '12' bits. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_firmwareid.vhd:264]
INFO: [Synth 8-802] inferred FSM for state register 'AxiLitexB.ReadChanxB.ReadStatexD_reg' in module 'scalp_firmwareid'
INFO: [Synth 8-802] inferred FSM for state register 'AxiLitexB.WriteChanxB.WriteStatexD_reg' in module 'scalp_firmwareid'
WARNING: [Synth 8-3936] Found unconnected internal register 'AxiLitexB.WriteChanxB.WriteM2SRegPortxD_reg[WrAddrxD]' and it is trimmed from '32' to '12' bits. [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_cplx_num_regs.vhd:256]
INFO: [Synth 8-802] inferred FSM for state register 'AxiLitexB.ReadChanxB.ReadStatexD_reg' in module 'scalp_cplx_num_regs'
INFO: [Synth 8-802] inferred FSM for state register 'AxiLitexB.WriteChanxB.WriteStatexD_reg' in module 'scalp_cplx_num_regs'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MndlCalc'
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PSxB.ZynqxI'. This will prevent further optimization [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:503]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PLxB.ImGenxB.SwitchSource'. This will prevent further optimization [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:958]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PLxB.HdmixB.TxxI'. This will prevent further optimization [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:798]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PLxB.ImGenxB.MandelCalc'. This will prevent further optimization [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:917]
INFO: [Synth 8-802] inferred FSM for state register 'PLxB.ImGenxB.BramState_reg' in module 'scalp_user_design'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
c_write_waiting_on_valid_addr_data |                              001 |                               00
c_write_waiting_on_handshake |                              010 |                               01
c_write_complete_transaction |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'AxiLitexB.WriteChanxB.WriteStatexD_reg' using encoding 'one-hot' in module 'scalp_firmwareid'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
c_read_waiting_on_valid_addr |                              001 |                               00
c_read_waiting_on_handshake |                              010 |                               01
c_read_complete_transaction |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'AxiLitexB.ReadChanxB.ReadStatexD_reg' using encoding 'one-hot' in module 'scalp_firmwareid'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
c_write_waiting_on_valid_addr_data |                              001 |                               00
c_write_waiting_on_handshake |                              010 |                               01
c_write_complete_transaction |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'AxiLitexB.WriteChanxB.WriteStatexD_reg' using encoding 'one-hot' in module 'scalp_cplx_num_regs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
c_read_waiting_on_valid_addr |                              001 |                               00
c_read_waiting_on_handshake |                              010 |                               01
c_read_complete_transaction |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'AxiLitexB.ReadChanxB.ReadStatexD_reg' using encoding 'one-hot' in module 'scalp_cplx_num_regs'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'MndlCalc', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 startup |                              000 |                              000
                new_data |                              011 |                              011
               wait_rslt |                              001 |                              001
              write_fifo |                              100 |                              100
              done_write |                              101 |                              101
               wait_mmry |                              010 |                              010
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 startup |                              001 |                               00
              fill_first |                              010 |                               01
                fill_2nd |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PLxB.ImGenxB.BramState_reg' using encoding 'one-hot' in module 'scalp_user_design'
WARNING: [Synth 8-327] inferring latch for variable 'PLxB.ImGenxB.RstxS_reg' [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:925]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1362.906 ; gain = 691.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 6     
	   3 Input   16 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 13    
	   8 Input    4 Bit       Adders := 3     
	   9 Input    4 Bit       Adders := 3     
	   4 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               32 Bit    Registers := 21    
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 12    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 16    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   3 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   7 Input   16 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	   5 Input   10 Bit        Muxes := 6     
	   4 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 9     
	   2 Input    9 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 35    
	   7 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 15    
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 44    
	   2 Input    1 Bit        Muxes := 39    
	   5 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:60)
BRAMs: 190 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1408.039 ; gain = 736.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1517.648 ; gain = 846.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1577.578 ; gain = 906.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1595.680 ; gain = 924.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_user_design.vhd:1025]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1759.219 ; gain = 1087.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1759.219 ; gain = 1087.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1759.219 ; gain = 1087.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1759.219 ; gain = 1087.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1759.219 ; gain = 1087.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1759.219 ; gain = 1087.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|unimacro_MULT_MACRO                 | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|unimacro_MULT_MACRO_5               | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|unimacro_MULT_MACRO__parameterized0 | A*B         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|unimacro_MULT_MACRO_6               | A*B         | 25     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|unimacro_ADDSUB_MACRO               | C-(A:B)     | 27     | 0      | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|unimacro_MULT_MACRO_7               | A*B         | 25     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|unimacro_ADDSUB_MACRO_8             | C-(A:B)     | 27     | 0      | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|unimacro_MULT_MACRO_9               | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|unimacro_MULT_MACRO_10              | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|unimacro_ADDSUB_MACRO_11            | C+A:B       | 30     | 0      | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|unimacro_ADDSUB_MACRO_12            | C+A:B       | 30     | 0      | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|unimacro_MULT_MACRO_13              | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|unimacro_MULT_MACRO_14              | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|unimacro_ADDSUB_MACRO_15            | C+A:B       | 30     | 0      | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+------------------------------------------------------+----------+
|      |BlackBox name                                         |Instances |
+------+------------------------------------------------------+----------+
|1     |scalp_zynqps_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0 |         1|
|2     |scalp_zynqps_ps7_0_axi_periph_imp_auto_pc_0           |         1|
|3     |vga_hdmi_clk_rst_system_inst_0_rst_ps7_1_vga_0        |         1|
|4     |vga_hdmi_clk_rst_system_inst_0_rst_ps7_2_hdmi_0       |         1|
|5     |vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0       |         1|
|6     |scalp_zynqps_axi_gpio_joystick_0                      |         1|
|7     |scalp_zynqps_axi_gpio_reset_btn_0                     |         1|
|8     |scalp_zynqps_axi_gpio_switches_0                      |         1|
|9     |scalp_zynqps_axi_iic_ioext_0                          |         1|
|10    |scalp_zynqps_axi_intc_0_0                             |         1|
|11    |scalp_zynqps_processing_system7_0_0                   |         1|
|12    |scalp_zynqps_rst_ps7_0_125M_0                         |         1|
|13    |scalp_zynqps_scalp_axi_link_cplx_num_regs_0           |         1|
|14    |scalp_zynqps_scalp_axi_link_firmwareid_0              |         1|
|15    |scalp_zynqps_sys_clock_0                              |         1|
|16    |scalp_zynqps_system_ila_0_0                           |         1|
|17    |blk_mem_gen_0                                         |         1|
|18    |mem0                                                  |         1|
+------+------------------------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------------------------+------+
|      |Cell                                                       |Count |
+------+-----------------------------------------------------------+------+
|1     |blk_mem_gen                                                |     1|
|2     |mem0                                                       |     1|
|3     |scalp_zynqps_axi_gpio_joystick_0_bbox                      |     1|
|4     |scalp_zynqps_axi_gpio_reset_btn_0_bbox                     |     1|
|5     |scalp_zynqps_axi_gpio_switches_0_bbox                      |     1|
|6     |scalp_zynqps_axi_iic_ioext_0_bbox                          |     1|
|7     |scalp_zynqps_axi_intc_0_0_bbox                             |     1|
|8     |scalp_zynqps_processing_system7_0_0_bbox                   |     1|
|9     |scalp_zynqps_ps7_0_axi_periph_imp_auto_pc_0_bbox           |     1|
|10    |scalp_zynqps_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0_bbox |     1|
|11    |scalp_zynqps_rst_ps7_0_125M_0_bbox                         |     1|
|12    |scalp_zynqps_scalp_axi_link_cplx_num_regs_0_bbox           |     1|
|13    |scalp_zynqps_scalp_axi_link_firmwareid_0_bbox              |     1|
|14    |scalp_zynqps_sys_clock_0_bbox                              |     1|
|15    |scalp_zynqps_system_ila_0_0_bbox                           |     1|
|16    |vga_hdmi_clk_rst_system_inst_0_rst_ps7_1_vga_0_bbox        |     1|
|17    |vga_hdmi_clk_rst_system_inst_0_rst_ps7_2_hdmi_0_bbox       |     1|
|18    |vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0_bbox       |     1|
|19    |CARRY4                                                     |    44|
|20    |DSP48E1                                                    |    14|
|22    |LUT1                                                       |    19|
|23    |LUT2                                                       |   191|
|24    |LUT3                                                       |   166|
|25    |LUT4                                                       |   202|
|26    |LUT5                                                       |   170|
|27    |LUT6                                                       |   192|
|28    |OSERDESE2                                                  |     8|
|30    |FDCE                                                       |   167|
|31    |FDPE                                                       |     1|
|32    |FDRE                                                       |   811|
|33    |FDSE                                                       |    22|
|34    |LD                                                         |     1|
|35    |IBUF                                                       |     9|
|36    |IOBUF                                                      |     2|
|37    |OBUF                                                       |    10|
|38    |OBUFDS                                                     |     4|
|39    |OBUFT                                                      |     2|
+------+-----------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1759.219 ; gain = 1087.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 139 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1759.219 ; gain = 1008.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1759.219 ; gain = 1087.852
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1762.082 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: PSxB.ZynqxI/<const0>.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 1 instance 

Synth Design complete | Checksum: b7903681
INFO: [Common 17-83] Releasing license: Synthesis
199 Infos, 159 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1768.473 ; gain = 1321.148
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1768.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/synth_1/scalp_user_design.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file scalp_user_design_utilization_synth.rpt -pb scalp_user_design_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  2 23:36:21 2025...
