// Seed: 1862007539
module module_0 (
    input tri id_0,
    input wor id_1
);
  assign id_3[1] = 1'b0 ? 1 : id_1;
  wire id_4;
  assign id_3[1] = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output tri id_2,
    output supply1 id_3,
    input wor id_4,
    output tri1 id_5,
    output tri id_6,
    input wand id_7,
    input supply1 id_8,
    input supply0 id_9,
    output wor id_10,
    output wire id_11,
    input wand id_12,
    input tri id_13,
    input uwire id_14,
    output uwire id_15,
    output wor id_16,
    input wand id_17,
    output supply1 id_18,
    input wand id_19,
    output wire id_20
);
  id_22(
      .id_0(id_0), .id_1(1), .id_2(id_18)
  ); module_0(
      id_9, id_9
  );
endmodule
