part=xcvu9p-flga2104-2-i

[hls]
clock=25
flow_target=vivado
syn.file=loop_imperfect.cpp
syn.top=loop_imperfect
tb.file=loop_imperfect_test.cpp
tb.file=result.golden.dat
syn.directive.pipeline=loop_imperfect/LOOP_J
package.output.format=ip_catalog
package.output.syn=false

