// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
// Date        : Thu Dec  5 17:26:13 2019
// Host        : DESKTOP-P8TPC4Q running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top ten_gig_eth_pcs_pma_0 -prefix
//               ten_gig_eth_pcs_pma_0_ ten_gig_eth_pcs_pma_0_sim_netlist.v
// Design      : ten_gig_eth_pcs_pma_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcku040-ffva1156-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer
   (\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    rxresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]rxresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]rxresetdone_out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rxresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_2_bit_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_32
   (\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    txresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]txresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]txresetdone_out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(txresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_2_bit_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_33
   (gtpowergood_sync,
    gtpowergood_out,
    gtwiz_reset_clk_freerun_in);
  output gtpowergood_sync;
  input [0:0]gtpowergood_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]gtpowergood_out;
  wire gtpowergood_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtpowergood_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtpowergood_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_2_bit_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_34
   (gtwiz_reset_rx_datapath_dly,
    in0,
    gtwiz_reset_clk_freerun_in);
  output gtwiz_reset_rx_datapath_dly;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_2_bit_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_35
   (\FSM_sequential_sm_reset_rx_reg[0] ,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    sm_reset_rx_pll_timer_sat,
    sm_reset_rx_pll_timer_clr_reg,
    out,
    gtwiz_reset_rx_datapath_dly,
    p_0_in11_out);
  output \FSM_sequential_sm_reset_rx_reg[0] ;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input sm_reset_rx_pll_timer_sat;
  input sm_reset_rx_pll_timer_clr_reg;
  input [2:0]out;
  input gtwiz_reset_rx_datapath_dly;
  input p_0_in11_out;

  wire [1:0]D;
  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire [2:0]out;
  wire p_0_in11_out;
  wire sm_reset_rx_pll_timer_clr_reg;
  wire sm_reset_rx_pll_timer_sat;

  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h0303BFBC)) 
    \FSM_sequential_sm_reset_rx[0]_i_1 
       (.I0(p_0_in11_out),
        .I1(out[1]),
        .I2(out[2]),
        .I3(gtwiz_reset_rx_pll_and_datapath_dly),
        .I4(out[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h00F3FF11)) 
    \FSM_sequential_sm_reset_rx[1]_i_1 
       (.I0(gtwiz_reset_rx_pll_and_datapath_dly),
        .I1(out[2]),
        .I2(p_0_in11_out),
        .I3(out[0]),
        .I4(out[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h2F2F2F20)) 
    \FSM_sequential_sm_reset_rx[2]_i_5 
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx_pll_timer_clr_reg),
        .I2(out[0]),
        .I3(gtwiz_reset_rx_pll_and_datapath_dly),
        .I4(gtwiz_reset_rx_datapath_dly),
        .O(\FSM_sequential_sm_reset_rx_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_2_bit_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_36
   (gtwiz_reset_tx_datapath_dly,
    in0,
    gtwiz_reset_clk_freerun_in);
  output gtwiz_reset_tx_datapath_dly;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_2_bit_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_37
   (\FSM_sequential_sm_reset_tx_reg[0] ,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    sm_reset_tx_pll_timer_sat,
    sm_reset_tx_pll_timer_clr_reg,
    out,
    gtwiz_reset_tx_datapath_dly);
  output \FSM_sequential_sm_reset_tx_reg[0] ;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input sm_reset_tx_pll_timer_sat;
  input sm_reset_tx_pll_timer_clr_reg;
  input [2:0]out;
  input gtwiz_reset_tx_datapath_dly;

  wire [1:0]D;
  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire [2:0]out;
  wire sm_reset_tx_pll_timer_clr_reg;
  wire sm_reset_tx_pll_timer_sat;

  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h5756)) 
    \FSM_sequential_sm_reset_tx[0]_i_1 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(gtwiz_reset_tx_pll_and_datapath_dly),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h03F1)) 
    \FSM_sequential_sm_reset_tx[1]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h2F2F2F20)) 
    \FSM_sequential_sm_reset_tx[2]_i_6 
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(sm_reset_tx_pll_timer_clr_reg),
        .I2(out[0]),
        .I3(gtwiz_reset_tx_pll_and_datapath_dly),
        .I4(gtwiz_reset_tx_datapath_dly),
        .O(\FSM_sequential_sm_reset_tx_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_2_bit_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_38
   (rxuserrdy_out_reg,
    sm_reset_rx_timer_clr_reg,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    out,
    gtwiz_reset_rx_any_sync,
    \gen_gtwizard_gthe3.rxuserrdy_int ,
    i_in_out_reg_0,
    sm_reset_rx_timer_clr_reg_0,
    sm_reset_rx_timer_sat,
    p_0_in11_out,
    sm_reset_rx_cdr_to_sat,
    gtwiz_reset_rx_cdr_stable_out,
    \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync );
  output rxuserrdy_out_reg;
  output sm_reset_rx_timer_clr_reg;
  output \FSM_sequential_sm_reset_rx_reg[0] ;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]out;
  input gtwiz_reset_rx_any_sync;
  input \gen_gtwizard_gthe3.rxuserrdy_int ;
  input i_in_out_reg_0;
  input sm_reset_rx_timer_clr_reg_0;
  input sm_reset_rx_timer_sat;
  input p_0_in11_out;
  input sm_reset_rx_cdr_to_sat;
  input [0:0]gtwiz_reset_rx_cdr_stable_out;
  input \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;

  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire \gen_gtwizard_gthe3.rxuserrdy_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_cdr_stable_out;
  wire gtwiz_reset_userclk_rx_active_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [2:0]out;
  wire p_0_in11_out;
  wire rxuserrdy_out_reg;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_timer_clr0;
  wire sm_reset_rx_timer_clr_i_2_n_0;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_clr_reg_0;
  wire sm_reset_rx_timer_sat;

  LUT6 #(
    .INIT(64'h30BB30BB30BB3088)) 
    \FSM_sequential_sm_reset_rx[2]_i_4 
       (.I0(p_0_in11_out),
        .I1(out[1]),
        .I2(sm_reset_rx_timer_clr0),
        .I3(out[0]),
        .I4(sm_reset_rx_cdr_to_sat),
        .I5(gtwiz_reset_rx_cdr_stable_out),
        .O(\FSM_sequential_sm_reset_rx_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_rx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFEDED00000800)) 
    rxuserrdy_out_i_1
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(sm_reset_rx_timer_clr0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(\gen_gtwizard_gthe3.rxuserrdy_int ),
        .O(rxuserrdy_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h40)) 
    rxuserrdy_out_i_2
       (.I0(sm_reset_rx_timer_clr_reg_0),
        .I1(sm_reset_rx_timer_sat),
        .I2(gtwiz_reset_userclk_rx_active_sync),
        .O(sm_reset_rx_timer_clr0));
  LUT6 #(
    .INIT(64'hFAAFCCFF0AA0CC0F)) 
    sm_reset_rx_timer_clr_i_1
       (.I0(sm_reset_rx_timer_clr_i_2_n_0),
        .I1(i_in_out_reg_0),
        .I2(out[0]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(sm_reset_rx_timer_clr_reg_0),
        .O(sm_reset_rx_timer_clr_reg));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h0B000800)) 
    sm_reset_rx_timer_clr_i_2
       (.I0(\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .I1(out[1]),
        .I2(sm_reset_rx_timer_clr_reg_0),
        .I3(sm_reset_rx_timer_sat),
        .I4(gtwiz_reset_userclk_rx_active_sync),
        .O(sm_reset_rx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_2_bit_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_39
   (txuserrdy_out_reg,
    sm_reset_tx_timer_clr0,
    sm_reset_tx_timer_clr_reg,
    gtwiz_userclk_tx_active_in,
    gtwiz_reset_clk_freerun_in,
    out,
    gtwiz_reset_tx_any_sync,
    \gen_gtwizard_gthe3.txuserrdy_int ,
    i_in_out_reg_0,
    sm_reset_tx_timer_clr_reg_0,
    sm_reset_tx_timer_sat,
    \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    sm_reset_tx_timer_sat_reg);
  output txuserrdy_out_reg;
  output sm_reset_tx_timer_clr0;
  output sm_reset_tx_timer_clr_reg;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]out;
  input gtwiz_reset_tx_any_sync;
  input \gen_gtwizard_gthe3.txuserrdy_int ;
  input i_in_out_reg_0;
  input sm_reset_tx_timer_clr_reg_0;
  input sm_reset_tx_timer_sat;
  input \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input sm_reset_tx_timer_sat_reg;

  wire \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire \gen_gtwizard_gthe3.txuserrdy_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_userclk_tx_active_sync;
  wire [0:0]gtwiz_userclk_tx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [2:0]out;
  wire sm_reset_tx_timer_clr0;
  wire sm_reset_tx_timer_clr_i_2_n_0;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_clr_reg_0;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_reg;
  wire txuserrdy_out_reg;

  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_tx[2]_i_5 
       (.I0(sm_reset_tx_timer_clr_reg_0),
        .I1(sm_reset_tx_timer_sat),
        .I2(gtwiz_reset_userclk_tx_active_sync),
        .O(sm_reset_tx_timer_clr0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_tx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_tx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFACFFACF0AC00ACF)) 
    sm_reset_tx_timer_clr_i_1
       (.I0(sm_reset_tx_timer_clr_i_2_n_0),
        .I1(i_in_out_reg_0),
        .I2(out[1]),
        .I3(out[2]),
        .I4(out[0]),
        .I5(sm_reset_tx_timer_clr_reg_0),
        .O(sm_reset_tx_timer_clr_reg));
  LUT6 #(
    .INIT(64'hBABF00008A800000)) 
    sm_reset_tx_timer_clr_i_2
       (.I0(\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .I1(out[0]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(sm_reset_tx_timer_sat_reg),
        .I5(gtwiz_reset_userclk_tx_active_sync),
        .O(sm_reset_tx_timer_clr_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFCCF00000008)) 
    txuserrdy_out_i_1
       (.I0(sm_reset_tx_timer_clr0),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(gtwiz_reset_tx_any_sync),
        .I5(\gen_gtwizard_gthe3.txuserrdy_int ),
        .O(txuserrdy_out_reg));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_2_bit_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_40
   (gtrxreset_out_reg,
    gtrxreset_out_reg_0,
    gtwiz_reset_rx_done_int_reg,
    E,
    sm_reset_rx_timer_clr_reg,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_clk_freerun_in,
    out,
    gtwiz_reset_rx_any_sync,
    \gen_gtwizard_gthe3.gtrxreset_int ,
    p_0_in11_out,
    gtwiz_reset_rx_done_int_reg_0,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    sm_reset_rx_timer_sat,
    sm_reset_rx_timer_clr_reg_0,
    sm_reset_rx_pll_timer_sat_reg);
  output gtrxreset_out_reg;
  output gtrxreset_out_reg_0;
  output gtwiz_reset_rx_done_int_reg;
  output [0:0]E;
  output sm_reset_rx_timer_clr_reg;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]out;
  input gtwiz_reset_rx_any_sync;
  input \gen_gtwizard_gthe3.gtrxreset_int ;
  input p_0_in11_out;
  input gtwiz_reset_rx_done_int_reg_0;
  input \FSM_sequential_sm_reset_rx_reg[1] ;
  input sm_reset_rx_timer_sat;
  input sm_reset_rx_timer_clr_reg_0;
  input sm_reset_rx_pll_timer_sat_reg;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_rx[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire \gen_gtwizard_gthe3.gtrxreset_int ;
  wire gtrxreset_out_reg;
  wire gtrxreset_out_reg_0;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_rx_done_int_reg;
  wire gtwiz_reset_rx_done_int_reg_0;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [2:0]out;
  wire p_0_in11_out;
  wire plllock_rx_sync;
  wire sm_reset_rx_pll_timer_sat_reg;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_clr_reg_0;
  wire sm_reset_rx_timer_sat;

  LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
    \FSM_sequential_sm_reset_rx[2]_i_3 
       (.I0(plllock_rx_sync),
        .I1(out[0]),
        .I2(sm_reset_rx_timer_sat),
        .I3(sm_reset_rx_timer_clr_reg_0),
        .I4(out[1]),
        .I5(sm_reset_rx_pll_timer_sat_reg),
        .O(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ));
  MUXF7 \FSM_sequential_sm_reset_rx_reg[2]_i_1 
       (.I0(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ),
        .I1(\FSM_sequential_sm_reset_rx_reg[1] ),
        .O(E),
        .S(out[2]));
  LUT6 #(
    .INIT(64'hFFFFFF7F0000003E)) 
    gtrxreset_out_i_1
       (.I0(gtrxreset_out_reg_0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(\gen_gtwizard_gthe3.gtrxreset_int ),
        .O(gtrxreset_out_reg));
  LUT6 #(
    .INIT(64'hFFFF77FF00800080)) 
    gtwiz_reset_rx_done_int_i_1
       (.I0(out[2]),
        .I1(out[1]),
        .I2(p_0_in11_out),
        .I3(out[0]),
        .I4(plllock_rx_sync),
        .I5(gtwiz_reset_rx_done_int_reg_0),
        .O(gtwiz_reset_rx_done_int_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_qpll0lock_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_rx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sm_reset_rx_cdr_to_clr_i_3
       (.I0(out[1]),
        .I1(plllock_rx_sync),
        .I2(sm_reset_rx_timer_sat),
        .I3(sm_reset_rx_timer_clr_reg_0),
        .O(gtrxreset_out_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    sm_reset_rx_timer_clr_i_3
       (.I0(plllock_rx_sync),
        .I1(out[0]),
        .I2(sm_reset_rx_timer_sat),
        .I3(sm_reset_rx_timer_clr_reg_0),
        .O(sm_reset_rx_timer_clr_reg));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_2_bit_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_41
   (gttxreset_out_reg,
    gtwiz_reset_tx_done_int_reg,
    E,
    sm_reset_tx_timer_clr_reg,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_clk_freerun_in,
    out,
    gtwiz_reset_tx_any_sync,
    \gen_gtwizard_gthe3.gttxreset_int ,
    gtwiz_reset_tx_done_int0,
    gtwiz_reset_tx_done_int_reg_0,
    sm_reset_tx_timer_clr_reg_0,
    sm_reset_tx_timer_sat,
    sm_reset_tx_timer_clr0,
    sm_reset_tx_pll_timer_sat_reg);
  output gttxreset_out_reg;
  output gtwiz_reset_tx_done_int_reg;
  output [0:0]E;
  output sm_reset_tx_timer_clr_reg;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]out;
  input gtwiz_reset_tx_any_sync;
  input \gen_gtwizard_gthe3.gttxreset_int ;
  input gtwiz_reset_tx_done_int0;
  input gtwiz_reset_tx_done_int_reg_0;
  input sm_reset_tx_timer_clr_reg_0;
  input sm_reset_tx_timer_sat;
  input sm_reset_tx_timer_clr0;
  input sm_reset_tx_pll_timer_sat_reg;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_tx[2]_i_3_n_0 ;
  wire \gen_gtwizard_gthe3.gttxreset_int ;
  wire gttxreset_out_reg;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0;
  wire gtwiz_reset_tx_done_int_reg;
  wire gtwiz_reset_tx_done_int_reg_0;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [2:0]out;
  wire plllock_tx_sync;
  wire sm_reset_tx_pll_timer_sat_reg;
  wire sm_reset_tx_timer_clr0;
  wire sm_reset_tx_timer_clr012_out;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_clr_reg_0;
  wire sm_reset_tx_timer_sat;

  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \FSM_sequential_sm_reset_tx[2]_i_1 
       (.I0(\FSM_sequential_sm_reset_tx[2]_i_3_n_0 ),
        .I1(out[1]),
        .I2(out[2]),
        .I3(gtwiz_reset_tx_done_int0),
        .I4(out[0]),
        .I5(sm_reset_tx_timer_clr0),
        .O(E));
  LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
    \FSM_sequential_sm_reset_tx[2]_i_3 
       (.I0(plllock_tx_sync),
        .I1(out[0]),
        .I2(sm_reset_tx_timer_sat),
        .I3(sm_reset_tx_timer_clr_reg_0),
        .I4(out[1]),
        .I5(sm_reset_tx_pll_timer_sat_reg),
        .O(\FSM_sequential_sm_reset_tx[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7F0000003C)) 
    gttxreset_out_i_1
       (.I0(sm_reset_tx_timer_clr012_out),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(gtwiz_reset_tx_any_sync),
        .I5(\gen_gtwizard_gthe3.gttxreset_int ),
        .O(gttxreset_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h40)) 
    gttxreset_out_i_2
       (.I0(sm_reset_tx_timer_clr_reg_0),
        .I1(sm_reset_tx_timer_sat),
        .I2(plllock_tx_sync),
        .O(sm_reset_tx_timer_clr012_out));
  LUT6 #(
    .INIT(64'hFFCFFFFF00008080)) 
    gtwiz_reset_tx_done_int_i_1
       (.I0(gtwiz_reset_tx_done_int0),
        .I1(out[0]),
        .I2(out[2]),
        .I3(plllock_tx_sync),
        .I4(out[1]),
        .I5(gtwiz_reset_tx_done_int_reg_0),
        .O(gtwiz_reset_tx_done_int_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_qpll0lock_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_tx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    sm_reset_tx_timer_clr_i_3
       (.I0(plllock_tx_sync),
        .I1(out[0]),
        .I2(sm_reset_tx_timer_sat),
        .I3(sm_reset_tx_timer_clr_reg_0),
        .O(sm_reset_tx_timer_clr_reg));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_2_bit_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_42
   (gtwiz_reset_rx_cdr_stable_out,
    sm_reset_rx_cdr_to_clr_reg,
    rxprogdivreset_out_reg,
    rxcdrlock_out,
    gtwiz_reset_clk_freerun_in,
    out,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    sm_reset_rx_cdr_to_clr,
    gtwiz_reset_rx_any_sync,
    \gen_gtwizard_gthe3.rxprogdivreset_int ,
    sm_reset_rx_cdr_to_sat);
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output sm_reset_rx_cdr_to_clr_reg;
  output rxprogdivreset_out_reg;
  input [0:0]rxcdrlock_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]out;
  input \FSM_sequential_sm_reset_rx_reg[1] ;
  input sm_reset_rx_cdr_to_clr;
  input gtwiz_reset_rx_any_sync;
  input \gen_gtwizard_gthe3.rxprogdivreset_int ;
  input sm_reset_rx_cdr_to_sat;

  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire \gen_gtwizard_gthe3.rxprogdivreset_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_cdr_stable_out;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [2:0]out;
  wire [0:0]rxcdrlock_out;
  wire rxprogdivreset_out_reg;
  wire sm_reset_rx_cdr_to_clr;
  wire sm_reset_rx_cdr_to_clr0;
  wire sm_reset_rx_cdr_to_clr_reg;
  wire sm_reset_rx_cdr_to_sat;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rxcdrlock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_cdr_stable_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFF700000330)) 
    rxprogdivreset_out_i_1
       (.I0(sm_reset_rx_cdr_to_clr0),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(\gen_gtwizard_gthe3.rxprogdivreset_int ),
        .O(rxprogdivreset_out_reg));
  LUT6 #(
    .INIT(64'hFFFF3FFF02023303)) 
    sm_reset_rx_cdr_to_clr_i_1
       (.I0(sm_reset_rx_cdr_to_clr0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\FSM_sequential_sm_reset_rx_reg[1] ),
        .I4(out[2]),
        .I5(sm_reset_rx_cdr_to_clr),
        .O(sm_reset_rx_cdr_to_clr_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sm_reset_rx_cdr_to_clr_i_2
       (.I0(sm_reset_rx_cdr_to_sat),
        .I1(gtwiz_reset_rx_cdr_stable_out),
        .O(sm_reset_rx_cdr_to_clr0));
endmodule

module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_gthe3_channel
   (cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    pcierategen3_out,
    pcierateidle_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    phystatus_out,
    resetexception_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txcomfinish_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    pcsrsvdout_out,
    rxdata_out,
    drpdo_out,
    rxctrl0_out,
    rxctrl1_out,
    dmonitorout_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    rxclkcorcnt_out,
    rxdatavalid_out,
    rxheadervalid_out,
    rxstartofseq_out,
    txbufstatus_out,
    bufgtce_out,
    bufgtcemask_out,
    bufgtreset_out,
    bufgtrstmask_out,
    rxbufstatus_out,
    rxstatus_out,
    rxchbondo_out,
    rxheader_out,
    rxmonitorout_out,
    pinrsrvdas_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdataextendrsvd_out,
    bufgtdiv_out,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpclk_in,
    drpen_in,
    drpwe_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    \gen_gtwizard_gthe3.gtrxreset_int ,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    \gen_gtwizard_gthe3.gttxreset_int ,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxcommadeten_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    \gen_gtwizard_gthe3.rxprogdivreset_int ,
    rxqpien_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    \gen_gtwizard_gthe3.rxuserrdy_int ,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tx8b10ben_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txinhibit_in,
    txlatclk_in,
    txpcsreset_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpisopd_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprecursorinv_in,
    \gen_gtwizard_gthe3.txprogdivreset_int ,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txratemode_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    \gen_gtwizard_gthe3.txuserrdy_int ,
    txusrclk_in,
    txusrclk2_in,
    txdata_in,
    drpdi_in,
    gtrsvd_in,
    pcsrsvdin_in,
    txctrl0_in,
    txctrl1_in,
    rxdfeagcctrl_in,
    rxelecidlemode_in,
    rxmonitorsel_in,
    rxpd_in,
    rxpllclksel_in,
    rxsysclksel_in,
    txpd_in,
    txpllclksel_in,
    txsysclksel_in,
    cpllrefclksel_in,
    loopback_in,
    rxchbondlevel_in,
    rxoutclksel_in,
    rxrate_in,
    txbufdiffctrl_in,
    txmargin_in,
    txoutclksel_in,
    txrate_in,
    rxosintcfg_in,
    rxprbssel_in,
    txdiffctrl_in,
    txprbssel_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    rxchbondi_in,
    txpippmstepsize_in,
    txpostcursor_in,
    txprecursor_in,
    txheader_in,
    txmaincursor_in,
    txsequence_in,
    tx8b10bbypass_in,
    txctrl2_in,
    txdataextendrsvd_in,
    drpaddr_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output [0:0]cpllfbclklost_out;
  output [0:0]cplllock_out;
  output [0:0]cpllrefclklost_out;
  output [0:0]drprdy_out;
  output [0:0]eyescandataerror_out;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [0:0]gtpowergood_out;
  output [0:0]gtrefclkmonitor_out;
  output [0:0]pcierategen3_out;
  output [0:0]pcierateidle_out;
  output [0:0]pciesynctxsyncdone_out;
  output [0:0]pcieusergen3rdy_out;
  output [0:0]pcieuserphystatusrst_out;
  output [0:0]pcieuserratestart_out;
  output [0:0]phystatus_out;
  output [0:0]resetexception_out;
  output [0:0]rxbyteisaligned_out;
  output [0:0]rxbyterealign_out;
  output [0:0]rxcdrlock_out;
  output [0:0]rxcdrphdone_out;
  output [0:0]rxchanbondseq_out;
  output [0:0]rxchanisaligned_out;
  output [0:0]rxchanrealign_out;
  output [0:0]rxcominitdet_out;
  output [0:0]rxcommadet_out;
  output [0:0]rxcomsasdet_out;
  output [0:0]rxcomwakedet_out;
  output [0:0]rxdlysresetdone_out;
  output [0:0]rxelecidle_out;
  output [0:0]rxosintdone_out;
  output [0:0]rxosintstarted_out;
  output [0:0]rxosintstrobedone_out;
  output [0:0]rxosintstrobestarted_out;
  output [0:0]rxoutclk_out;
  output [0:0]rxoutclkfabric_out;
  output [0:0]rxoutclkpcs_out;
  output [0:0]rxphaligndone_out;
  output [0:0]rxphalignerr_out;
  output [0:0]rxpmaresetdone_out;
  output [0:0]rxprbserr_out;
  output [0:0]rxprbslocked_out;
  output [0:0]rxprgdivresetdone_out;
  output [0:0]rxqpisenn_out;
  output [0:0]rxqpisenp_out;
  output [0:0]rxratedone_out;
  output [0:0]rxrecclkout_out;
  output [0:0]rxresetdone_out;
  output [0:0]rxsliderdy_out;
  output [0:0]rxslipdone_out;
  output [0:0]rxslipoutclkrdy_out;
  output [0:0]rxslippmardy_out;
  output [0:0]rxsyncdone_out;
  output [0:0]rxsyncout_out;
  output [0:0]rxvalid_out;
  output [0:0]txcomfinish_out;
  output [0:0]txdlysresetdone_out;
  output [0:0]txoutclk_out;
  output [0:0]txoutclkfabric_out;
  output [0:0]txoutclkpcs_out;
  output [0:0]txphaligndone_out;
  output [0:0]txphinitdone_out;
  output [0:0]txpmaresetdone_out;
  output [0:0]txprgdivresetdone_out;
  output [0:0]txqpisenn_out;
  output [0:0]txqpisenp_out;
  output [0:0]txratedone_out;
  output [0:0]txresetdone_out;
  output [0:0]txsyncdone_out;
  output [0:0]txsyncout_out;
  output [11:0]pcsrsvdout_out;
  output [127:0]rxdata_out;
  output [15:0]drpdo_out;
  output [15:0]rxctrl0_out;
  output [15:0]rxctrl1_out;
  output [16:0]dmonitorout_out;
  output [1:0]pcierateqpllpd_out;
  output [1:0]pcierateqpllreset_out;
  output [1:0]rxclkcorcnt_out;
  output [1:0]rxdatavalid_out;
  output [1:0]rxheadervalid_out;
  output [1:0]rxstartofseq_out;
  output [1:0]txbufstatus_out;
  output [2:0]bufgtce_out;
  output [2:0]bufgtcemask_out;
  output [2:0]bufgtreset_out;
  output [2:0]bufgtrstmask_out;
  output [2:0]rxbufstatus_out;
  output [2:0]rxstatus_out;
  output [4:0]rxchbondo_out;
  output [5:0]rxheader_out;
  output [6:0]rxmonitorout_out;
  output [7:0]pinrsrvdas_out;
  output [7:0]rxctrl2_out;
  output [7:0]rxctrl3_out;
  output [7:0]rxdataextendrsvd_out;
  output [8:0]bufgtdiv_out;
  input [0:0]cfgreset_in;
  input [0:0]clkrsvd0_in;
  input [0:0]clkrsvd1_in;
  input [0:0]cplllockdetclk_in;
  input [0:0]cplllocken_in;
  input [0:0]cpllpd_in;
  input [0:0]cpllreset_in;
  input [0:0]dmonfiforeset_in;
  input [0:0]dmonitorclk_in;
  input [0:0]drpclk_in;
  input [0:0]drpen_in;
  input [0:0]drpwe_in;
  input [0:0]evoddphicaldone_in;
  input [0:0]evoddphicalstart_in;
  input [0:0]evoddphidrden_in;
  input [0:0]evoddphidwren_in;
  input [0:0]evoddphixrden_in;
  input [0:0]evoddphixwren_in;
  input [0:0]eyescanmode_in;
  input [0:0]eyescanreset_in;
  input [0:0]eyescantrigger_in;
  input [0:0]gtgrefclk_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [0:0]gtnorthrefclk0_in;
  input [0:0]gtnorthrefclk1_in;
  input [0:0]gtrefclk0_in;
  input [0:0]gtrefclk1_in;
  input [0:0]gtresetsel_in;
  input \gen_gtwizard_gthe3.gtrxreset_int ;
  input [0:0]gtsouthrefclk0_in;
  input [0:0]gtsouthrefclk1_in;
  input \gen_gtwizard_gthe3.gttxreset_int ;
  input [0:0]lpbkrxtxseren_in;
  input [0:0]lpbktxrxseren_in;
  input [0:0]pcieeqrxeqadaptdone_in;
  input [0:0]pcierstidle_in;
  input [0:0]pciersttxsyncstart_in;
  input [0:0]pcieuserratedone_in;
  input [0:0]qpll0clk_in;
  input [0:0]qpll0refclk_in;
  input [0:0]qpll1clk_in;
  input [0:0]qpll1refclk_in;
  input [0:0]resetovrd_in;
  input [0:0]rstclkentx_in;
  input [0:0]rx8b10ben_in;
  input [0:0]rxbufreset_in;
  input [0:0]rxcdrfreqreset_in;
  input [0:0]rxcdrhold_in;
  input [0:0]rxcdrovrden_in;
  input [0:0]rxcdrreset_in;
  input [0:0]rxcdrresetrsv_in;
  input [0:0]rxchbonden_in;
  input [0:0]rxchbondmaster_in;
  input [0:0]rxchbondslave_in;
  input [0:0]rxcommadeten_in;
  input [0:0]rxdfeagchold_in;
  input [0:0]rxdfeagcovrden_in;
  input [0:0]rxdfelfhold_in;
  input [0:0]rxdfelfovrden_in;
  input [0:0]rxdfelpmreset_in;
  input [0:0]rxdfetap10hold_in;
  input [0:0]rxdfetap10ovrden_in;
  input [0:0]rxdfetap11hold_in;
  input [0:0]rxdfetap11ovrden_in;
  input [0:0]rxdfetap12hold_in;
  input [0:0]rxdfetap12ovrden_in;
  input [0:0]rxdfetap13hold_in;
  input [0:0]rxdfetap13ovrden_in;
  input [0:0]rxdfetap14hold_in;
  input [0:0]rxdfetap14ovrden_in;
  input [0:0]rxdfetap15hold_in;
  input [0:0]rxdfetap15ovrden_in;
  input [0:0]rxdfetap2hold_in;
  input [0:0]rxdfetap2ovrden_in;
  input [0:0]rxdfetap3hold_in;
  input [0:0]rxdfetap3ovrden_in;
  input [0:0]rxdfetap4hold_in;
  input [0:0]rxdfetap4ovrden_in;
  input [0:0]rxdfetap5hold_in;
  input [0:0]rxdfetap5ovrden_in;
  input [0:0]rxdfetap6hold_in;
  input [0:0]rxdfetap6ovrden_in;
  input [0:0]rxdfetap7hold_in;
  input [0:0]rxdfetap7ovrden_in;
  input [0:0]rxdfetap8hold_in;
  input [0:0]rxdfetap8ovrden_in;
  input [0:0]rxdfetap9hold_in;
  input [0:0]rxdfetap9ovrden_in;
  input [0:0]rxdfeuthold_in;
  input [0:0]rxdfeutovrden_in;
  input [0:0]rxdfevphold_in;
  input [0:0]rxdfevpovrden_in;
  input [0:0]rxdfevsen_in;
  input [0:0]rxdfexyden_in;
  input [0:0]rxdlybypass_in;
  input [0:0]rxdlyen_in;
  input [0:0]rxdlyovrden_in;
  input [0:0]rxdlysreset_in;
  input [0:0]rxgearboxslip_in;
  input [0:0]rxlatclk_in;
  input [0:0]rxlpmen_in;
  input [0:0]rxlpmgchold_in;
  input [0:0]rxlpmgcovrden_in;
  input [0:0]rxlpmhfhold_in;
  input [0:0]rxlpmhfovrden_in;
  input [0:0]rxlpmlfhold_in;
  input [0:0]rxlpmlfklovrden_in;
  input [0:0]rxlpmoshold_in;
  input [0:0]rxlpmosovrden_in;
  input [0:0]rxmcommaalignen_in;
  input [0:0]rxoobreset_in;
  input [0:0]rxoscalreset_in;
  input [0:0]rxoshold_in;
  input [0:0]rxosinten_in;
  input [0:0]rxosinthold_in;
  input [0:0]rxosintovrden_in;
  input [0:0]rxosintstrobe_in;
  input [0:0]rxosinttestovrden_in;
  input [0:0]rxosovrden_in;
  input [0:0]rxpcommaalignen_in;
  input [0:0]rxpcsreset_in;
  input [0:0]rxphalign_in;
  input [0:0]rxphalignen_in;
  input [0:0]rxphdlypd_in;
  input [0:0]rxphdlyreset_in;
  input [0:0]rxphovrden_in;
  input [0:0]rxpmareset_in;
  input [0:0]rxpolarity_in;
  input [0:0]rxprbscntreset_in;
  input \gen_gtwizard_gthe3.rxprogdivreset_int ;
  input [0:0]rxqpien_in;
  input [0:0]rxratemode_in;
  input [0:0]rxslide_in;
  input [0:0]rxslipoutclk_in;
  input [0:0]rxslippma_in;
  input [0:0]rxsyncallin_in;
  input [0:0]rxsyncin_in;
  input [0:0]rxsyncmode_in;
  input \gen_gtwizard_gthe3.rxuserrdy_int ;
  input [0:0]rxusrclk_in;
  input [0:0]rxusrclk2_in;
  input [0:0]sigvalidclk_in;
  input [0:0]tx8b10ben_in;
  input [0:0]txcominit_in;
  input [0:0]txcomsas_in;
  input [0:0]txcomwake_in;
  input [0:0]txdeemph_in;
  input [0:0]txdetectrx_in;
  input [0:0]txdiffpd_in;
  input [0:0]txdlybypass_in;
  input [0:0]txdlyen_in;
  input [0:0]txdlyhold_in;
  input [0:0]txdlyovrden_in;
  input [0:0]txdlysreset_in;
  input [0:0]txdlyupdown_in;
  input [0:0]txelecidle_in;
  input [0:0]txinhibit_in;
  input [0:0]txlatclk_in;
  input [0:0]txpcsreset_in;
  input [0:0]txpdelecidlemode_in;
  input [0:0]txphalign_in;
  input [0:0]txphalignen_in;
  input [0:0]txphdlypd_in;
  input [0:0]txphdlyreset_in;
  input [0:0]txphdlytstclk_in;
  input [0:0]txphinit_in;
  input [0:0]txphovrden_in;
  input [0:0]txpippmen_in;
  input [0:0]txpippmovrden_in;
  input [0:0]txpippmpd_in;
  input [0:0]txpippmsel_in;
  input [0:0]txpisopd_in;
  input [0:0]txpmareset_in;
  input [0:0]txpolarity_in;
  input [0:0]txpostcursorinv_in;
  input [0:0]txprbsforceerr_in;
  input [0:0]txprecursorinv_in;
  input \gen_gtwizard_gthe3.txprogdivreset_int ;
  input [0:0]txqpibiasen_in;
  input [0:0]txqpistrongpdown_in;
  input [0:0]txqpiweakpup_in;
  input [0:0]txratemode_in;
  input [0:0]txswing_in;
  input [0:0]txsyncallin_in;
  input [0:0]txsyncin_in;
  input [0:0]txsyncmode_in;
  input \gen_gtwizard_gthe3.txuserrdy_int ;
  input [0:0]txusrclk_in;
  input [0:0]txusrclk2_in;
  input [127:0]txdata_in;
  input [15:0]drpdi_in;
  input [15:0]gtrsvd_in;
  input [15:0]pcsrsvdin_in;
  input [15:0]txctrl0_in;
  input [15:0]txctrl1_in;
  input [1:0]rxdfeagcctrl_in;
  input [1:0]rxelecidlemode_in;
  input [1:0]rxmonitorsel_in;
  input [1:0]rxpd_in;
  input [1:0]rxpllclksel_in;
  input [1:0]rxsysclksel_in;
  input [1:0]txpd_in;
  input [1:0]txpllclksel_in;
  input [1:0]txsysclksel_in;
  input [2:0]cpllrefclksel_in;
  input [2:0]loopback_in;
  input [2:0]rxchbondlevel_in;
  input [2:0]rxoutclksel_in;
  input [2:0]rxrate_in;
  input [2:0]txbufdiffctrl_in;
  input [2:0]txmargin_in;
  input [2:0]txoutclksel_in;
  input [2:0]txrate_in;
  input [3:0]rxosintcfg_in;
  input [3:0]rxprbssel_in;
  input [3:0]txdiffctrl_in;
  input [3:0]txprbssel_in;
  input [4:0]pcsrsvdin2_in;
  input [4:0]pmarsvdin_in;
  input [4:0]rxchbondi_in;
  input [4:0]txpippmstepsize_in;
  input [4:0]txpostcursor_in;
  input [4:0]txprecursor_in;
  input [5:0]txheader_in;
  input [6:0]txmaincursor_in;
  input [6:0]txsequence_in;
  input [7:0]tx8b10bbypass_in;
  input [7:0]txctrl2_in;
  input [7:0]txdataextendrsvd_in;
  input [8:0]drpaddr_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire [2:0]bufgtce_out;
  wire [2:0]bufgtcemask_out;
  wire [8:0]bufgtdiv_out;
  wire [2:0]bufgtreset_out;
  wire [2:0]bufgtrstmask_out;
  wire [0:0]cfgreset_in;
  wire [0:0]clkrsvd0_in;
  wire [0:0]clkrsvd1_in;
  wire [0:0]cpllfbclklost_out;
  wire [0:0]cplllock_out;
  wire [0:0]cplllockdetclk_in;
  wire [0:0]cplllocken_in;
  wire [0:0]cpllpd_in;
  wire [0:0]cpllrefclklost_out;
  wire [2:0]cpllrefclksel_in;
  wire [0:0]cpllreset_in;
  wire [0:0]dmonfiforeset_in;
  wire [0:0]dmonitorclk_in;
  wire [16:0]dmonitorout_out;
  wire [8:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [15:0]drpdi_in;
  wire [15:0]drpdo_out;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drpwe_in;
  wire [0:0]evoddphicaldone_in;
  wire [0:0]evoddphicalstart_in;
  wire [0:0]evoddphidrden_in;
  wire [0:0]evoddphidwren_in;
  wire [0:0]evoddphixrden_in;
  wire [0:0]evoddphixwren_in;
  wire [0:0]eyescandataerror_out;
  wire [0:0]eyescanmode_in;
  wire [0:0]eyescanreset_in;
  wire [0:0]eyescantrigger_in;
  wire \gen_gtwizard_gthe3.gtrxreset_int ;
  wire \gen_gtwizard_gthe3.gttxreset_int ;
  wire \gen_gtwizard_gthe3.rxprogdivreset_int ;
  wire \gen_gtwizard_gthe3.rxuserrdy_int ;
  wire \gen_gtwizard_gthe3.txprogdivreset_int ;
  wire \gen_gtwizard_gthe3.txuserrdy_int ;
  wire [0:0]gtgrefclk_in;
  wire [0:0]gthrxn_in;
  wire [0:0]gthrxp_in;
  wire [0:0]gthtxn_out;
  wire [0:0]gthtxp_out;
  wire [0:0]gtnorthrefclk0_in;
  wire [0:0]gtnorthrefclk1_in;
  wire [0:0]gtpowergood_out;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtrefclk1_in;
  wire [0:0]gtrefclkmonitor_out;
  wire [0:0]gtresetsel_in;
  wire [15:0]gtrsvd_in;
  wire [0:0]gtsouthrefclk0_in;
  wire [0:0]gtsouthrefclk1_in;
  wire [2:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire [0:0]lpbkrxtxseren_in;
  wire [0:0]lpbktxrxseren_in;
  wire [0:0]pcieeqrxeqadaptdone_in;
  wire [0:0]pcierategen3_out;
  wire [0:0]pcierateidle_out;
  wire [1:0]pcierateqpllpd_out;
  wire [1:0]pcierateqpllreset_out;
  wire [0:0]pcierstidle_in;
  wire [0:0]pciersttxsyncstart_in;
  wire [0:0]pciesynctxsyncdone_out;
  wire [0:0]pcieusergen3rdy_out;
  wire [0:0]pcieuserphystatusrst_out;
  wire [0:0]pcieuserratedone_in;
  wire [0:0]pcieuserratestart_out;
  wire [4:0]pcsrsvdin2_in;
  wire [15:0]pcsrsvdin_in;
  wire [11:0]pcsrsvdout_out;
  wire [0:0]phystatus_out;
  wire [7:0]pinrsrvdas_out;
  wire [4:0]pmarsvdin_in;
  wire [0:0]qpll0clk_in;
  wire [0:0]qpll0refclk_in;
  wire [0:0]qpll1clk_in;
  wire [0:0]qpll1refclk_in;
  wire [0:0]resetexception_out;
  wire [0:0]resetovrd_in;
  wire [0:0]rstclkentx_in;
  wire [0:0]rx8b10ben_in;
  wire [0:0]rxbufreset_in;
  wire [2:0]rxbufstatus_out;
  wire [0:0]rxbyteisaligned_out;
  wire [0:0]rxbyterealign_out;
  wire [0:0]rxcdrfreqreset_in;
  wire [0:0]rxcdrhold_in;
  wire [0:0]rxcdrlock_out;
  wire [0:0]rxcdrovrden_in;
  wire [0:0]rxcdrphdone_out;
  wire [0:0]rxcdrreset_in;
  wire [0:0]rxcdrresetrsv_in;
  wire [0:0]rxchanbondseq_out;
  wire [0:0]rxchanisaligned_out;
  wire [0:0]rxchanrealign_out;
  wire [0:0]rxchbonden_in;
  wire [4:0]rxchbondi_in;
  wire [2:0]rxchbondlevel_in;
  wire [0:0]rxchbondmaster_in;
  wire [4:0]rxchbondo_out;
  wire [0:0]rxchbondslave_in;
  wire [1:0]rxclkcorcnt_out;
  wire [0:0]rxcominitdet_out;
  wire [0:0]rxcommadet_out;
  wire [0:0]rxcommadeten_in;
  wire [0:0]rxcomsasdet_out;
  wire [0:0]rxcomwakedet_out;
  wire [15:0]rxctrl0_out;
  wire [15:0]rxctrl1_out;
  wire [7:0]rxctrl2_out;
  wire [7:0]rxctrl3_out;
  wire [127:0]rxdata_out;
  wire [7:0]rxdataextendrsvd_out;
  wire [1:0]rxdatavalid_out;
  wire [1:0]rxdfeagcctrl_in;
  wire [0:0]rxdfeagchold_in;
  wire [0:0]rxdfeagcovrden_in;
  wire [0:0]rxdfelfhold_in;
  wire [0:0]rxdfelfovrden_in;
  wire [0:0]rxdfelpmreset_in;
  wire [0:0]rxdfetap10hold_in;
  wire [0:0]rxdfetap10ovrden_in;
  wire [0:0]rxdfetap11hold_in;
  wire [0:0]rxdfetap11ovrden_in;
  wire [0:0]rxdfetap12hold_in;
  wire [0:0]rxdfetap12ovrden_in;
  wire [0:0]rxdfetap13hold_in;
  wire [0:0]rxdfetap13ovrden_in;
  wire [0:0]rxdfetap14hold_in;
  wire [0:0]rxdfetap14ovrden_in;
  wire [0:0]rxdfetap15hold_in;
  wire [0:0]rxdfetap15ovrden_in;
  wire [0:0]rxdfetap2hold_in;
  wire [0:0]rxdfetap2ovrden_in;
  wire [0:0]rxdfetap3hold_in;
  wire [0:0]rxdfetap3ovrden_in;
  wire [0:0]rxdfetap4hold_in;
  wire [0:0]rxdfetap4ovrden_in;
  wire [0:0]rxdfetap5hold_in;
  wire [0:0]rxdfetap5ovrden_in;
  wire [0:0]rxdfetap6hold_in;
  wire [0:0]rxdfetap6ovrden_in;
  wire [0:0]rxdfetap7hold_in;
  wire [0:0]rxdfetap7ovrden_in;
  wire [0:0]rxdfetap8hold_in;
  wire [0:0]rxdfetap8ovrden_in;
  wire [0:0]rxdfetap9hold_in;
  wire [0:0]rxdfetap9ovrden_in;
  wire [0:0]rxdfeuthold_in;
  wire [0:0]rxdfeutovrden_in;
  wire [0:0]rxdfevphold_in;
  wire [0:0]rxdfevpovrden_in;
  wire [0:0]rxdfevsen_in;
  wire [0:0]rxdfexyden_in;
  wire [0:0]rxdlybypass_in;
  wire [0:0]rxdlyen_in;
  wire [0:0]rxdlyovrden_in;
  wire [0:0]rxdlysreset_in;
  wire [0:0]rxdlysresetdone_out;
  wire [0:0]rxelecidle_out;
  wire [1:0]rxelecidlemode_in;
  wire [0:0]rxgearboxslip_in;
  wire [5:0]rxheader_out;
  wire [1:0]rxheadervalid_out;
  wire [0:0]rxlatclk_in;
  wire [0:0]rxlpmen_in;
  wire [0:0]rxlpmgchold_in;
  wire [0:0]rxlpmgcovrden_in;
  wire [0:0]rxlpmhfhold_in;
  wire [0:0]rxlpmhfovrden_in;
  wire [0:0]rxlpmlfhold_in;
  wire [0:0]rxlpmlfklovrden_in;
  wire [0:0]rxlpmoshold_in;
  wire [0:0]rxlpmosovrden_in;
  wire [0:0]rxmcommaalignen_in;
  wire [6:0]rxmonitorout_out;
  wire [1:0]rxmonitorsel_in;
  wire [0:0]rxoobreset_in;
  wire [0:0]rxoscalreset_in;
  wire [0:0]rxoshold_in;
  wire [3:0]rxosintcfg_in;
  wire [0:0]rxosintdone_out;
  wire [0:0]rxosinten_in;
  wire [0:0]rxosinthold_in;
  wire [0:0]rxosintovrden_in;
  wire [0:0]rxosintstarted_out;
  wire [0:0]rxosintstrobe_in;
  wire [0:0]rxosintstrobedone_out;
  wire [0:0]rxosintstrobestarted_out;
  wire [0:0]rxosinttestovrden_in;
  wire [0:0]rxosovrden_in;
  wire [0:0]rxoutclk_out;
  wire [0:0]rxoutclkfabric_out;
  wire [0:0]rxoutclkpcs_out;
  wire [2:0]rxoutclksel_in;
  wire [0:0]rxpcommaalignen_in;
  wire [0:0]rxpcsreset_in;
  wire [1:0]rxpd_in;
  wire [0:0]rxphalign_in;
  wire [0:0]rxphaligndone_out;
  wire [0:0]rxphalignen_in;
  wire [0:0]rxphalignerr_out;
  wire [0:0]rxphdlypd_in;
  wire [0:0]rxphdlyreset_in;
  wire [0:0]rxphovrden_in;
  wire [1:0]rxpllclksel_in;
  wire [0:0]rxpmareset_in;
  wire [0:0]rxpmaresetdone_out;
  wire [0:0]rxpolarity_in;
  wire [0:0]rxprbscntreset_in;
  wire [0:0]rxprbserr_out;
  wire [0:0]rxprbslocked_out;
  wire [3:0]rxprbssel_in;
  wire [0:0]rxprgdivresetdone_out;
  wire [0:0]rxqpien_in;
  wire [0:0]rxqpisenn_out;
  wire [0:0]rxqpisenp_out;
  wire [2:0]rxrate_in;
  wire [0:0]rxratedone_out;
  wire [0:0]rxratemode_in;
  wire [0:0]rxrecclkout_out;
  wire [0:0]rxresetdone_out;
  wire [0:0]rxslide_in;
  wire [0:0]rxsliderdy_out;
  wire [0:0]rxslipdone_out;
  wire [0:0]rxslipoutclk_in;
  wire [0:0]rxslipoutclkrdy_out;
  wire [0:0]rxslippma_in;
  wire [0:0]rxslippmardy_out;
  wire [1:0]rxstartofseq_out;
  wire [2:0]rxstatus_out;
  wire [0:0]rxsyncallin_in;
  wire [0:0]rxsyncdone_out;
  wire [0:0]rxsyncin_in;
  wire [0:0]rxsyncmode_in;
  wire [0:0]rxsyncout_out;
  wire [1:0]rxsysclksel_in;
  wire [0:0]rxusrclk2_in;
  wire [0:0]rxusrclk_in;
  wire [0:0]rxvalid_out;
  wire [0:0]sigvalidclk_in;
  wire [7:0]tx8b10bbypass_in;
  wire [0:0]tx8b10ben_in;
  wire [2:0]txbufdiffctrl_in;
  wire [1:0]txbufstatus_out;
  wire [0:0]txcomfinish_out;
  wire [0:0]txcominit_in;
  wire [0:0]txcomsas_in;
  wire [0:0]txcomwake_in;
  wire [15:0]txctrl0_in;
  wire [15:0]txctrl1_in;
  wire [7:0]txctrl2_in;
  wire [127:0]txdata_in;
  wire [7:0]txdataextendrsvd_in;
  wire [0:0]txdeemph_in;
  wire [0:0]txdetectrx_in;
  wire [3:0]txdiffctrl_in;
  wire [0:0]txdiffpd_in;
  wire [0:0]txdlybypass_in;
  wire [0:0]txdlyen_in;
  wire [0:0]txdlyhold_in;
  wire [0:0]txdlyovrden_in;
  wire [0:0]txdlysreset_in;
  wire [0:0]txdlysresetdone_out;
  wire [0:0]txdlyupdown_in;
  wire [0:0]txelecidle_in;
  wire [5:0]txheader_in;
  wire [0:0]txinhibit_in;
  wire [0:0]txlatclk_in;
  wire [6:0]txmaincursor_in;
  wire [2:0]txmargin_in;
  wire [0:0]txoutclk_out;
  wire [0:0]txoutclkfabric_out;
  wire [0:0]txoutclkpcs_out;
  wire [2:0]txoutclksel_in;
  wire [0:0]txpcsreset_in;
  wire [1:0]txpd_in;
  wire [0:0]txpdelecidlemode_in;
  wire [0:0]txphalign_in;
  wire [0:0]txphaligndone_out;
  wire [0:0]txphalignen_in;
  wire [0:0]txphdlypd_in;
  wire [0:0]txphdlyreset_in;
  wire [0:0]txphdlytstclk_in;
  wire [0:0]txphinit_in;
  wire [0:0]txphinitdone_out;
  wire [0:0]txphovrden_in;
  wire [0:0]txpippmen_in;
  wire [0:0]txpippmovrden_in;
  wire [0:0]txpippmpd_in;
  wire [0:0]txpippmsel_in;
  wire [4:0]txpippmstepsize_in;
  wire [0:0]txpisopd_in;
  wire [1:0]txpllclksel_in;
  wire [0:0]txpmareset_in;
  wire [0:0]txpmaresetdone_out;
  wire [0:0]txpolarity_in;
  wire [4:0]txpostcursor_in;
  wire [0:0]txpostcursorinv_in;
  wire [0:0]txprbsforceerr_in;
  wire [3:0]txprbssel_in;
  wire [4:0]txprecursor_in;
  wire [0:0]txprecursorinv_in;
  wire [0:0]txprgdivresetdone_out;
  wire [0:0]txqpibiasen_in;
  wire [0:0]txqpisenn_out;
  wire [0:0]txqpisenp_out;
  wire [0:0]txqpistrongpdown_in;
  wire [0:0]txqpiweakpup_in;
  wire [2:0]txrate_in;
  wire [0:0]txratedone_out;
  wire [0:0]txratemode_in;
  wire [0:0]txresetdone_out;
  wire [6:0]txsequence_in;
  wire [0:0]txswing_in;
  wire [0:0]txsyncallin_in;
  wire [0:0]txsyncdone_out;
  wire [0:0]txsyncin_in;
  wire [0:0]txsyncmode_in;
  wire [0:0]txsyncout_out;
  wire [1:0]txsysclksel_in;
  wire [0:0]txusrclk2_in;
  wire [0:0]txusrclk_in;
  wire xlnx_opt_;
  wire xlnx_opt__1;

  assign lopt_2 = xlnx_opt_;
  assign lopt_3 = xlnx_opt__1;
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(lopt),
        .CESYNC(xlnx_opt_),
        .CLK(rxoutclk_out),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE3_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'hF800),
    .ADAPT_CFG1(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(20),
    .CLK_COR_MIN_LAT(18),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h67F8),
    .CPLL_CFG1(16'hA4AC),
    .CPLL_CFG2(16'h5007),
    .CPLL_CFG3(6'h00),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_INIT_CFG1(8'h00),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DFE_D_X_REL_POS(1'b0),
    .DFE_VCM_COMP_EN(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .EVODD_PHI_CFG(11'b00000000000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b10001),
    .GM_BIAS_SELECT(1'b0),
    .LOCAL_MASTER(1'b1),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_RXPCS_CFG_GEN3(16'h02A4),
    .PCIE_RXPMA_CFG(16'h000A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h000A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PCS_RSVD1(3'b000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PLL_SEL_MODE_GEN12(2'h3),
    .PLL_SEL_MODE_GEN3(2'h3),
    .PMA_RSV1(16'hF000),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b1),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("FALSE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(0),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(0),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0000),
    .RXCDR_CFG0_GEN3(16'h0000),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h07E6),
    .RXCDR_CFG2_GEN3(16'h07E6),
    .RXCDR_CFG3(16'h0000),
    .RXCDR_CFG3_GEN3(16'h0000),
    .RXCDR_CFG4(16'h0000),
    .RXCDR_CFG4_GEN3(16'h0000),
    .RXCDR_CFG5(16'h0000),
    .RXCDR_CFG5_GEN3(16'h0000),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h4480),
    .RXCDR_LOCK_CFG1(16'h5FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h4000),
    .RXCFOK_CFG1(16'h0065),
    .RXCFOK_CFG2(16'h002E),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'h0002),
    .RXDFELPM_KL_CFG2(16'h0000),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h7870),
    .RXDFE_GC_CFG2(16'h0000),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0000),
    .RXDFE_H3_CFG0(16'h4000),
    .RXDFE_H3_CFG1(16'h0000),
    .RXDFE_H4_CFG0(16'h2000),
    .RXDFE_H4_CFG1(16'h0003),
    .RXDFE_H5_CFG0(16'h2000),
    .RXDFE_H5_CFG1(16'h0003),
    .RXDFE_H6_CFG0(16'h2000),
    .RXDFE_H6_CFG1(16'h0000),
    .RXDFE_H7_CFG0(16'h2000),
    .RXDFE_H7_CFG1(16'h0000),
    .RXDFE_H8_CFG0(16'h2000),
    .RXDFE_H8_CFG1(16'h0000),
    .RXDFE_H9_CFG0(16'h2000),
    .RXDFE_H9_CFG1(16'h0000),
    .RXDFE_HA_CFG0(16'h2000),
    .RXDFE_HA_CFG1(16'h0000),
    .RXDFE_HB_CFG0(16'h2000),
    .RXDFE_HB_CFG1(16'h0000),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h0000),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h0000),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h0000),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h0000),
    .RXDFE_OS_CFG0(16'h8000),
    .RXDFE_OS_CFG1(16'h0000),
    .RXDFE_UT_CFG0(16'h8000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_VP_CFG0(16'hAA00),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("Sigcfg_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("TRUE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h1000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h8000),
    .RXLPM_OS_CFG1(16'h0002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2020),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h6622),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b00),
    .RXPI_CFG2(2'b00),
    .RXPI_CFG3(2'b00),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b1),
    .RXPI_CFG6(3'b000),
    .RXPI_LPM(1'b0),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b0),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h0AB4),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_CTLE3_LPF(8'b00000001),
    .RX_DATA_WIDTH(64),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_KL_LPM_KH_CFG0(2'b01),
    .RX_DFE_KL_LPM_KH_CFG1(3'b100),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(3'b100),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_HI_LR(1'b1),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(1),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PROGDIV_CFG(16.500000),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_RES_CTRL(2'b00),
    .RX_SUM_VCMTUNE(4'b0000),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b000),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_WIDEMODE_CDR(1'b1),
    .RX_XCLK_SEL("RXDES"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1110),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL(1'b0),
    .SIM_VERSION(2),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATUR_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h0009),
    .TXDLY_LCFG(16'h0050),
    .TXDRVBIAS_N(4'b1010),
    .TXDRVBIAS_P(4'b1010),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("TRUE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h2020),
    .TXPHDLY_CFG1(16'h0075),
    .TXPH_CFG(16'h0980),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b1),
    .TXPI_CFG5(3'b000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_LPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(64),
    .TX_DCD_CFG(6'b000010),
    .TX_DCD_EN(1'b0),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_EML_PHI_TUNE(1'b0),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001100),
    .TX_MARGIN_FULL_3(7'b1001010),
    .TX_MARGIN_FULL_4(7'b1001000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_MODE_SEL(3'b000),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(16.500000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(3'b100),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_XCLK_SEL("TXOUT"),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .WB_MODE(2'b00)) 
    \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST 
       (.BUFGTCE(bufgtce_out),
        .BUFGTCEMASK(bufgtcemask_out),
        .BUFGTDIV(bufgtdiv_out),
        .BUFGTRESET(bufgtreset_out),
        .BUFGTRSTMASK(bufgtrstmask_out),
        .CFGRESET(cfgreset_in),
        .CLKRSVD0(clkrsvd0_in),
        .CLKRSVD1(clkrsvd1_in),
        .CPLLFBCLKLOST(cpllfbclklost_out),
        .CPLLLOCK(cplllock_out),
        .CPLLLOCKDETCLK(cplllockdetclk_in),
        .CPLLLOCKEN(cplllocken_in),
        .CPLLPD(cpllpd_in),
        .CPLLREFCLKLOST(cpllrefclklost_out),
        .CPLLREFCLKSEL(cpllrefclksel_in),
        .CPLLRESET(cpllreset_in),
        .DMONFIFORESET(dmonfiforeset_in),
        .DMONITORCLK(dmonitorclk_in),
        .DMONITOROUT(dmonitorout_out),
        .DRPADDR(drpaddr_in),
        .DRPCLK(drpclk_in),
        .DRPDI(drpdi_in),
        .DRPDO(drpdo_out),
        .DRPEN(drpen_in),
        .DRPRDY(drprdy_out),
        .DRPWE(drpwe_in),
        .EVODDPHICALDONE(evoddphicaldone_in),
        .EVODDPHICALSTART(evoddphicalstart_in),
        .EVODDPHIDRDEN(evoddphidrden_in),
        .EVODDPHIDWREN(evoddphidwren_in),
        .EVODDPHIXRDEN(evoddphixrden_in),
        .EVODDPHIXWREN(evoddphixwren_in),
        .EYESCANDATAERROR(eyescandataerror_out),
        .EYESCANMODE(eyescanmode_in),
        .EYESCANRESET(eyescanreset_in),
        .EYESCANTRIGGER(eyescantrigger_in),
        .GTGREFCLK(gtgrefclk_in),
        .GTHRXN(gthrxn_in),
        .GTHRXP(gthrxp_in),
        .GTHTXN(gthtxn_out),
        .GTHTXP(gthtxp_out),
        .GTNORTHREFCLK0(gtnorthrefclk0_in),
        .GTNORTHREFCLK1(gtnorthrefclk1_in),
        .GTPOWERGOOD(gtpowergood_out),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(gtrefclk1_in),
        .GTREFCLKMONITOR(gtrefclkmonitor_out),
        .GTRESETSEL(gtresetsel_in),
        .GTRSVD(gtrsvd_in),
        .GTRXRESET(\gen_gtwizard_gthe3.gtrxreset_int ),
        .GTSOUTHREFCLK0(gtsouthrefclk0_in),
        .GTSOUTHREFCLK1(gtsouthrefclk1_in),
        .GTTXRESET(\gen_gtwizard_gthe3.gttxreset_int ),
        .LOOPBACK(loopback_in),
        .LPBKRXTXSEREN(lpbkrxtxseren_in),
        .LPBKTXRXSEREN(lpbktxrxseren_in),
        .PCIEEQRXEQADAPTDONE(pcieeqrxeqadaptdone_in),
        .PCIERATEGEN3(pcierategen3_out),
        .PCIERATEIDLE(pcierateidle_out),
        .PCIERATEQPLLPD(pcierateqpllpd_out),
        .PCIERATEQPLLRESET(pcierateqpllreset_out),
        .PCIERSTIDLE(pcierstidle_in),
        .PCIERSTTXSYNCSTART(pciersttxsyncstart_in),
        .PCIESYNCTXSYNCDONE(pciesynctxsyncdone_out),
        .PCIEUSERGEN3RDY(pcieusergen3rdy_out),
        .PCIEUSERPHYSTATUSRST(pcieuserphystatusrst_out),
        .PCIEUSERRATEDONE(pcieuserratedone_in),
        .PCIEUSERRATESTART(pcieuserratestart_out),
        .PCSRSVDIN(pcsrsvdin_in),
        .PCSRSVDIN2(pcsrsvdin2_in),
        .PCSRSVDOUT(pcsrsvdout_out),
        .PHYSTATUS(phystatus_out),
        .PINRSRVDAS(pinrsrvdas_out),
        .PMARSVDIN(pmarsvdin_in),
        .QPLL0CLK(qpll0clk_in),
        .QPLL0REFCLK(qpll0refclk_in),
        .QPLL1CLK(qpll1clk_in),
        .QPLL1REFCLK(qpll1refclk_in),
        .RESETEXCEPTION(resetexception_out),
        .RESETOVRD(resetovrd_in),
        .RSTCLKENTX(rstclkentx_in),
        .RX8B10BEN(rx8b10ben_in),
        .RXBUFRESET(rxbufreset_in),
        .RXBUFSTATUS(rxbufstatus_out),
        .RXBYTEISALIGNED(rxbyteisaligned_out),
        .RXBYTEREALIGN(rxbyterealign_out),
        .RXCDRFREQRESET(rxcdrfreqreset_in),
        .RXCDRHOLD(rxcdrhold_in),
        .RXCDRLOCK(rxcdrlock_out),
        .RXCDROVRDEN(rxcdrovrden_in),
        .RXCDRPHDONE(rxcdrphdone_out),
        .RXCDRRESET(rxcdrreset_in),
        .RXCDRRESETRSV(rxcdrresetrsv_in),
        .RXCHANBONDSEQ(rxchanbondseq_out),
        .RXCHANISALIGNED(rxchanisaligned_out),
        .RXCHANREALIGN(rxchanrealign_out),
        .RXCHBONDEN(rxchbonden_in),
        .RXCHBONDI(rxchbondi_in),
        .RXCHBONDLEVEL(rxchbondlevel_in),
        .RXCHBONDMASTER(rxchbondmaster_in),
        .RXCHBONDO(rxchbondo_out),
        .RXCHBONDSLAVE(rxchbondslave_in),
        .RXCLKCORCNT(rxclkcorcnt_out),
        .RXCOMINITDET(rxcominitdet_out),
        .RXCOMMADET(rxcommadet_out),
        .RXCOMMADETEN(rxcommadeten_in),
        .RXCOMSASDET(rxcomsasdet_out),
        .RXCOMWAKEDET(rxcomwakedet_out),
        .RXCTRL0(rxctrl0_out),
        .RXCTRL1(rxctrl1_out),
        .RXCTRL2(rxctrl2_out),
        .RXCTRL3(rxctrl3_out),
        .RXDATA(rxdata_out),
        .RXDATAEXTENDRSVD(rxdataextendrsvd_out),
        .RXDATAVALID(rxdatavalid_out),
        .RXDFEAGCCTRL(rxdfeagcctrl_in),
        .RXDFEAGCHOLD(rxdfeagchold_in),
        .RXDFEAGCOVRDEN(rxdfeagcovrden_in),
        .RXDFELFHOLD(rxdfelfhold_in),
        .RXDFELFOVRDEN(rxdfelfovrden_in),
        .RXDFELPMRESET(rxdfelpmreset_in),
        .RXDFETAP10HOLD(rxdfetap10hold_in),
        .RXDFETAP10OVRDEN(rxdfetap10ovrden_in),
        .RXDFETAP11HOLD(rxdfetap11hold_in),
        .RXDFETAP11OVRDEN(rxdfetap11ovrden_in),
        .RXDFETAP12HOLD(rxdfetap12hold_in),
        .RXDFETAP12OVRDEN(rxdfetap12ovrden_in),
        .RXDFETAP13HOLD(rxdfetap13hold_in),
        .RXDFETAP13OVRDEN(rxdfetap13ovrden_in),
        .RXDFETAP14HOLD(rxdfetap14hold_in),
        .RXDFETAP14OVRDEN(rxdfetap14ovrden_in),
        .RXDFETAP15HOLD(rxdfetap15hold_in),
        .RXDFETAP15OVRDEN(rxdfetap15ovrden_in),
        .RXDFETAP2HOLD(rxdfetap2hold_in),
        .RXDFETAP2OVRDEN(rxdfetap2ovrden_in),
        .RXDFETAP3HOLD(rxdfetap3hold_in),
        .RXDFETAP3OVRDEN(rxdfetap3ovrden_in),
        .RXDFETAP4HOLD(rxdfetap4hold_in),
        .RXDFETAP4OVRDEN(rxdfetap4ovrden_in),
        .RXDFETAP5HOLD(rxdfetap5hold_in),
        .RXDFETAP5OVRDEN(rxdfetap5ovrden_in),
        .RXDFETAP6HOLD(rxdfetap6hold_in),
        .RXDFETAP6OVRDEN(rxdfetap6ovrden_in),
        .RXDFETAP7HOLD(rxdfetap7hold_in),
        .RXDFETAP7OVRDEN(rxdfetap7ovrden_in),
        .RXDFETAP8HOLD(rxdfetap8hold_in),
        .RXDFETAP8OVRDEN(rxdfetap8ovrden_in),
        .RXDFETAP9HOLD(rxdfetap9hold_in),
        .RXDFETAP9OVRDEN(rxdfetap9ovrden_in),
        .RXDFEUTHOLD(rxdfeuthold_in),
        .RXDFEUTOVRDEN(rxdfeutovrden_in),
        .RXDFEVPHOLD(rxdfevphold_in),
        .RXDFEVPOVRDEN(rxdfevpovrden_in),
        .RXDFEVSEN(rxdfevsen_in),
        .RXDFEXYDEN(rxdfexyden_in),
        .RXDLYBYPASS(rxdlybypass_in),
        .RXDLYEN(rxdlyen_in),
        .RXDLYOVRDEN(rxdlyovrden_in),
        .RXDLYSRESET(rxdlysreset_in),
        .RXDLYSRESETDONE(rxdlysresetdone_out),
        .RXELECIDLE(rxelecidle_out),
        .RXELECIDLEMODE(rxelecidlemode_in),
        .RXGEARBOXSLIP(rxgearboxslip_in),
        .RXHEADER(rxheader_out),
        .RXHEADERVALID(rxheadervalid_out),
        .RXLATCLK(rxlatclk_in),
        .RXLPMEN(rxlpmen_in),
        .RXLPMGCHOLD(rxlpmgchold_in),
        .RXLPMGCOVRDEN(rxlpmgcovrden_in),
        .RXLPMHFHOLD(rxlpmhfhold_in),
        .RXLPMHFOVRDEN(rxlpmhfovrden_in),
        .RXLPMLFHOLD(rxlpmlfhold_in),
        .RXLPMLFKLOVRDEN(rxlpmlfklovrden_in),
        .RXLPMOSHOLD(rxlpmoshold_in),
        .RXLPMOSOVRDEN(rxlpmosovrden_in),
        .RXMCOMMAALIGNEN(rxmcommaalignen_in),
        .RXMONITOROUT(rxmonitorout_out),
        .RXMONITORSEL(rxmonitorsel_in),
        .RXOOBRESET(rxoobreset_in),
        .RXOSCALRESET(rxoscalreset_in),
        .RXOSHOLD(rxoshold_in),
        .RXOSINTCFG(rxosintcfg_in),
        .RXOSINTDONE(rxosintdone_out),
        .RXOSINTEN(rxosinten_in),
        .RXOSINTHOLD(rxosinthold_in),
        .RXOSINTOVRDEN(rxosintovrden_in),
        .RXOSINTSTARTED(rxosintstarted_out),
        .RXOSINTSTROBE(rxosintstrobe_in),
        .RXOSINTSTROBEDONE(rxosintstrobedone_out),
        .RXOSINTSTROBESTARTED(rxosintstrobestarted_out),
        .RXOSINTTESTOVRDEN(rxosinttestovrden_in),
        .RXOSOVRDEN(rxosovrden_in),
        .RXOUTCLK(rxoutclk_out),
        .RXOUTCLKFABRIC(rxoutclkfabric_out),
        .RXOUTCLKPCS(rxoutclkpcs_out),
        .RXOUTCLKSEL(rxoutclksel_in),
        .RXPCOMMAALIGNEN(rxpcommaalignen_in),
        .RXPCSRESET(rxpcsreset_in),
        .RXPD(rxpd_in),
        .RXPHALIGN(rxphalign_in),
        .RXPHALIGNDONE(rxphaligndone_out),
        .RXPHALIGNEN(rxphalignen_in),
        .RXPHALIGNERR(rxphalignerr_out),
        .RXPHDLYPD(rxphdlypd_in),
        .RXPHDLYRESET(rxphdlyreset_in),
        .RXPHOVRDEN(rxphovrden_in),
        .RXPLLCLKSEL(rxpllclksel_in),
        .RXPMARESET(rxpmareset_in),
        .RXPMARESETDONE(rxpmaresetdone_out),
        .RXPOLARITY(rxpolarity_in),
        .RXPRBSCNTRESET(rxprbscntreset_in),
        .RXPRBSERR(rxprbserr_out),
        .RXPRBSLOCKED(rxprbslocked_out),
        .RXPRBSSEL(rxprbssel_in),
        .RXPRGDIVRESETDONE(rxprgdivresetdone_out),
        .RXPROGDIVRESET(\gen_gtwizard_gthe3.rxprogdivreset_int ),
        .RXQPIEN(rxqpien_in),
        .RXQPISENN(rxqpisenn_out),
        .RXQPISENP(rxqpisenp_out),
        .RXRATE(rxrate_in),
        .RXRATEDONE(rxratedone_out),
        .RXRATEMODE(rxratemode_in),
        .RXRECCLKOUT(rxrecclkout_out),
        .RXRESETDONE(rxresetdone_out),
        .RXSLIDE(rxslide_in),
        .RXSLIDERDY(rxsliderdy_out),
        .RXSLIPDONE(rxslipdone_out),
        .RXSLIPOUTCLK(rxslipoutclk_in),
        .RXSLIPOUTCLKRDY(rxslipoutclkrdy_out),
        .RXSLIPPMA(rxslippma_in),
        .RXSLIPPMARDY(rxslippmardy_out),
        .RXSTARTOFSEQ(rxstartofseq_out),
        .RXSTATUS(rxstatus_out),
        .RXSYNCALLIN(rxsyncallin_in),
        .RXSYNCDONE(rxsyncdone_out),
        .RXSYNCIN(rxsyncin_in),
        .RXSYNCMODE(rxsyncmode_in),
        .RXSYNCOUT(rxsyncout_out),
        .RXSYSCLKSEL(rxsysclksel_in),
        .RXUSERRDY(\gen_gtwizard_gthe3.rxuserrdy_int ),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk2_in),
        .RXVALID(rxvalid_out),
        .SIGVALIDCLK(sigvalidclk_in),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS(tx8b10bbypass_in),
        .TX8B10BEN(tx8b10ben_in),
        .TXBUFDIFFCTRL(txbufdiffctrl_in),
        .TXBUFSTATUS(txbufstatus_out),
        .TXCOMFINISH(txcomfinish_out),
        .TXCOMINIT(txcominit_in),
        .TXCOMSAS(txcomsas_in),
        .TXCOMWAKE(txcomwake_in),
        .TXCTRL0(txctrl0_in),
        .TXCTRL1(txctrl1_in),
        .TXCTRL2(txctrl2_in),
        .TXDATA(txdata_in),
        .TXDATAEXTENDRSVD(txdataextendrsvd_in),
        .TXDEEMPH(txdeemph_in),
        .TXDETECTRX(txdetectrx_in),
        .TXDIFFCTRL(txdiffctrl_in),
        .TXDIFFPD(txdiffpd_in),
        .TXDLYBYPASS(txdlybypass_in),
        .TXDLYEN(txdlyen_in),
        .TXDLYHOLD(txdlyhold_in),
        .TXDLYOVRDEN(txdlyovrden_in),
        .TXDLYSRESET(txdlysreset_in),
        .TXDLYSRESETDONE(txdlysresetdone_out),
        .TXDLYUPDOWN(txdlyupdown_in),
        .TXELECIDLE(txelecidle_in),
        .TXHEADER(txheader_in),
        .TXINHIBIT(txinhibit_in),
        .TXLATCLK(txlatclk_in),
        .TXMAINCURSOR(txmaincursor_in),
        .TXMARGIN(txmargin_in),
        .TXOUTCLK(txoutclk_out),
        .TXOUTCLKFABRIC(txoutclkfabric_out),
        .TXOUTCLKPCS(txoutclkpcs_out),
        .TXOUTCLKSEL(txoutclksel_in),
        .TXPCSRESET(txpcsreset_in),
        .TXPD(txpd_in),
        .TXPDELECIDLEMODE(txpdelecidlemode_in),
        .TXPHALIGN(txphalign_in),
        .TXPHALIGNDONE(txphaligndone_out),
        .TXPHALIGNEN(txphalignen_in),
        .TXPHDLYPD(txphdlypd_in),
        .TXPHDLYRESET(txphdlyreset_in),
        .TXPHDLYTSTCLK(txphdlytstclk_in),
        .TXPHINIT(txphinit_in),
        .TXPHINITDONE(txphinitdone_out),
        .TXPHOVRDEN(txphovrden_in),
        .TXPIPPMEN(txpippmen_in),
        .TXPIPPMOVRDEN(txpippmovrden_in),
        .TXPIPPMPD(txpippmpd_in),
        .TXPIPPMSEL(txpippmsel_in),
        .TXPIPPMSTEPSIZE(txpippmstepsize_in),
        .TXPISOPD(txpisopd_in),
        .TXPLLCLKSEL(txpllclksel_in),
        .TXPMARESET(txpmareset_in),
        .TXPMARESETDONE(txpmaresetdone_out),
        .TXPOLARITY(txpolarity_in),
        .TXPOSTCURSOR(txpostcursor_in),
        .TXPOSTCURSORINV(txpostcursorinv_in),
        .TXPRBSFORCEERR(txprbsforceerr_in),
        .TXPRBSSEL(txprbssel_in),
        .TXPRECURSOR(txprecursor_in),
        .TXPRECURSORINV(txprecursorinv_in),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out),
        .TXPROGDIVRESET(\gen_gtwizard_gthe3.txprogdivreset_int ),
        .TXQPIBIASEN(txqpibiasen_in),
        .TXQPISENN(txqpisenn_out),
        .TXQPISENP(txqpisenp_out),
        .TXQPISTRONGPDOWN(txqpistrongpdown_in),
        .TXQPIWEAKPUP(txqpiweakpup_in),
        .TXRATE(txrate_in),
        .TXRATEDONE(txratedone_out),
        .TXRATEMODE(txratemode_in),
        .TXRESETDONE(txresetdone_out),
        .TXSEQUENCE(txsequence_in),
        .TXSWING(txswing_in),
        .TXSYNCALLIN(txsyncallin_in),
        .TXSYNCDONE(txsyncdone_out),
        .TXSYNCIN(txsyncin_in),
        .TXSYNCMODE(txsyncmode_in),
        .TXSYNCOUT(txsyncout_out),
        .TXSYSCLKSEL(txsysclksel_in),
        .TXUSERRDY(\gen_gtwizard_gthe3.txuserrdy_int ),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk2_in));
endmodule

module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_gtwiz_reset
   (\gen_gtwizard_gthe3.txprogdivreset_int ,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_rx_done_out,
    \gen_gtwizard_gthe3.gttxreset_int ,
    \gen_gtwizard_gthe3.txuserrdy_int ,
    \gen_gtwizard_gthe3.rxprogdivreset_int ,
    \gen_gtwizard_gthe3.gtrxreset_int ,
    \gen_gtwizard_gthe3.rxuserrdy_int ,
    gtwiz_reset_qpll0reset_out,
    gtpowergood_out,
    gtwiz_userclk_tx_active_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_userclk_rx_active_in,
    rxcdrlock_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    txusrclk2_in,
    rxusrclk2_in,
    \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in);
  output \gen_gtwizard_gthe3.txprogdivreset_int ;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output \gen_gtwizard_gthe3.gttxreset_int ;
  output \gen_gtwizard_gthe3.txuserrdy_int ;
  output \gen_gtwizard_gthe3.rxprogdivreset_int ;
  output \gen_gtwizard_gthe3.gtrxreset_int ;
  output \gen_gtwizard_gthe3.rxuserrdy_int ;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [0:0]gtpowergood_out;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]rxcdrlock_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]txusrclk2_in;
  input [0:0]rxusrclk2_in;
  input \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;

  wire \/FSM_sequential_sm_reset_all[0]_i_1_n_0 ;
  wire \/FSM_sequential_sm_reset_all[2]_i_2_n_0 ;
  wire \FSM_sequential_sm_reset_all[1]_i_1_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_1_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_rx[2]_i_2_n_0 ;
  wire \FSM_sequential_sm_reset_tx[2]_i_2_n_0 ;
  wire bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_1;
  wire bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2;
  wire bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_1;
  wire bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_2;
  wire bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1;
  wire bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_0;
  wire bit_synchronizer_plllock_rx_inst_n_1;
  wire bit_synchronizer_plllock_rx_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_3;
  wire bit_synchronizer_plllock_rx_inst_n_4;
  wire bit_synchronizer_plllock_tx_inst_n_0;
  wire bit_synchronizer_plllock_tx_inst_n_1;
  wire bit_synchronizer_plllock_tx_inst_n_2;
  wire bit_synchronizer_plllock_tx_inst_n_3;
  wire bit_synchronizer_rxcdrlock_inst_n_1;
  wire bit_synchronizer_rxcdrlock_inst_n_2;
  wire \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire \gen_gtwizard_gthe3.gtrxreset_int ;
  wire \gen_gtwizard_gthe3.gttxreset_int ;
  wire \gen_gtwizard_gthe3.rxprogdivreset_int ;
  wire \gen_gtwizard_gthe3.rxuserrdy_int ;
  wire \gen_gtwizard_gthe3.txprogdivreset_int ;
  wire \gen_gtwizard_gthe3.txuserrdy_int ;
  wire [0:0]gtpowergood_out;
  wire gtpowergood_sync;
  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_cdr_stable_out;
  wire gtwiz_reset_rx_datapath_dly;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_datapath_sync;
  wire gtwiz_reset_rx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_sync;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_datapath_dly;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire gtwiz_reset_tx_datapath_sync;
  wire gtwiz_reset_tx_done_int0;
  wire gtwiz_reset_tx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire p_0_in;
  wire p_0_in11_out;
  wire [9:0]p_0_in__0;
  wire [9:0]p_0_in__1;
  wire [2:0]p_1_in;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_1;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_1;
  wire [0:0]rxcdrlock_out;
  wire [0:0]rxusrclk2_in;
  wire sel;
  (* RTL_KEEP = "yes" *) wire [2:0]sm_reset_all;
  wire sm_reset_all_timer_clr_i_1_n_0;
  wire sm_reset_all_timer_clr_i_2_n_0;
  wire sm_reset_all_timer_clr_reg_n_0;
  wire [2:0]sm_reset_all_timer_ctr;
  wire \sm_reset_all_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_all_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_all_timer_sat;
  wire sm_reset_all_timer_sat_i_1_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]sm_reset_rx;
  wire sm_reset_rx_cdr_to_clr;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_9_n_0 ;
  wire [25:0]sm_reset_rx_cdr_to_ctr_reg;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_cdr_to_sat_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_reg_n_0;
  wire \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_rx_pll_timer_ctr_reg__0;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_pll_timer_sat_i_1_n_0;
  wire sm_reset_rx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_rx_timer_ctr;
  wire \sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_rx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_rx_timer_sat;
  wire sm_reset_rx_timer_sat_i_1_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]sm_reset_tx;
  wire sm_reset_tx_pll_timer_clr_i_1_n_0;
  wire sm_reset_tx_pll_timer_clr_reg_n_0;
  wire \sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_tx_pll_timer_ctr_reg__0;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_pll_timer_sat_i_1_n_0;
  wire sm_reset_tx_timer_clr0;
  wire sm_reset_tx_timer_clr_i_4_n_0;
  wire sm_reset_tx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_tx_timer_ctr;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_i_1_n_0;
  wire [0:0]txusrclk2_in;
  wire [3:3]\NLW_sm_reset_rx_cdr_to_ctr_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sm_reset_rx_cdr_to_ctr_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_DI_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_S_UNCONNECTED ;
  wire [3:3]\NLW_sm_reset_rx_cdr_to_ctr_reg[8]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h77777777DDDD5DDD)) 
    \/FSM_sequential_sm_reset_all[0]_i_1 
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[2]),
        .I2(gtwiz_reset_rx_done_int_reg_n_0),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .I5(sm_reset_all[1]),
        .O(\/FSM_sequential_sm_reset_all[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h2C)) 
    \/FSM_sequential_sm_reset_all[2]_i_2 
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[2]),
        .I2(sm_reset_all[1]),
        .O(\/FSM_sequential_sm_reset_all[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_sm_reset_all[1]_i_1 
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[1]),
        .O(\FSM_sequential_sm_reset_all[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000AAEA)) 
    \FSM_sequential_sm_reset_all[2]_i_1 
       (.I0(sm_reset_all[0]),
        .I1(gtwiz_reset_tx_done_int_reg_n_0),
        .I2(sm_reset_all_timer_sat),
        .I3(sm_reset_all_timer_clr_reg_n_0),
        .I4(sm_reset_all[2]),
        .I5(\FSM_sequential_sm_reset_all[2]_i_3_n_0 ),
        .O(\FSM_sequential_sm_reset_all[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888B88833333333)) 
    \FSM_sequential_sm_reset_all[2]_i_3 
       (.I0(gtpowergood_sync),
        .I1(sm_reset_all[1]),
        .I2(gtwiz_reset_rx_done_int_reg_n_0),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .I5(sm_reset_all[0]),
        .O(\FSM_sequential_sm_reset_all[2]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_INIT:111,ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_WAIT:101,iSTATE:110" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\FSM_sequential_sm_reset_all[2]_i_1_n_0 ),
        .D(\/FSM_sequential_sm_reset_all[0]_i_1_n_0 ),
        .Q(sm_reset_all[0]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_INIT:111,ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_WAIT:101,iSTATE:110" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\FSM_sequential_sm_reset_all[2]_i_1_n_0 ),
        .D(\FSM_sequential_sm_reset_all[1]_i_1_n_0 ),
        .Q(sm_reset_all[1]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_INIT:111,ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_WAIT:101,iSTATE:110" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\FSM_sequential_sm_reset_all[2]_i_1_n_0 ),
        .D(\/FSM_sequential_sm_reset_all[2]_i_2_n_0 ),
        .Q(sm_reset_all[2]),
        .R(gtwiz_reset_all_sync));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_rx[1]_i_2 
       (.I0(sm_reset_rx_timer_clr_reg_n_0),
        .I1(sm_reset_rx_timer_sat),
        .I2(\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .O(p_0_in11_out));
  LUT6 #(
    .INIT(64'hCCCCECCCAAAAAAAA)) 
    \FSM_sequential_sm_reset_rx[2]_i_2 
       (.I0(sm_reset_rx[2]),
        .I1(sm_reset_rx[0]),
        .I2(\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .I3(sm_reset_rx_timer_sat),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .I5(sm_reset_rx[1]),
        .O(\FSM_sequential_sm_reset_rx[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_BRANCH:000,ST_RESET_RX_PLL:001,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_IDLE:111" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sm_reset_rx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_plllock_rx_inst_n_3),
        .D(bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2),
        .Q(sm_reset_rx[0]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_BRANCH:000,ST_RESET_RX_PLL:001,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_IDLE:111" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sm_reset_rx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_plllock_rx_inst_n_3),
        .D(bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_1),
        .Q(sm_reset_rx[1]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_BRANCH:000,ST_RESET_RX_PLL:001,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_IDLE:111" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sm_reset_rx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_plllock_rx_inst_n_3),
        .D(\FSM_sequential_sm_reset_rx[2]_i_2_n_0 ),
        .Q(sm_reset_rx[2]),
        .R(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h38)) 
    \FSM_sequential_sm_reset_tx[2]_i_2 
       (.I0(sm_reset_tx[0]),
        .I1(sm_reset_tx[1]),
        .I2(sm_reset_tx[2]),
        .O(\FSM_sequential_sm_reset_tx[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_tx[2]_i_4 
       (.I0(sm_reset_tx_timer_clr_reg_n_0),
        .I1(sm_reset_tx_timer_sat),
        .I2(\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .O(gtwiz_reset_tx_done_int0));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_PLL:001,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sm_reset_tx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_plllock_tx_inst_n_2),
        .D(bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_2),
        .Q(sm_reset_tx[0]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_PLL:001,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sm_reset_tx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_plllock_tx_inst_n_2),
        .D(bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_1),
        .Q(sm_reset_tx[1]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_PLL:001,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sm_reset_tx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_plllock_tx_inst_n_2),
        .D(\FSM_sequential_sm_reset_tx[2]_i_2_n_0 ),
        .Q(sm_reset_tx[2]),
        .R(gtwiz_reset_tx_any_sync));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_33 bit_synchronizer_gtpowergood_inst
       (.gtpowergood_out(gtpowergood_out),
        .gtpowergood_sync(gtpowergood_sync),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_34 bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_dly(gtwiz_reset_rx_datapath_dly),
        .in0(gtwiz_reset_rx_datapath_sync));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_35 bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst
       (.D({bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_1,bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2}),
        .\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_0),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_dly(gtwiz_reset_rx_datapath_dly),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .out(sm_reset_rx),
        .p_0_in11_out(p_0_in11_out),
        .sm_reset_rx_pll_timer_clr_reg(sm_reset_rx_pll_timer_clr_reg_n_0),
        .sm_reset_rx_pll_timer_sat(sm_reset_rx_pll_timer_sat));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_36 bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_datapath_dly(gtwiz_reset_tx_datapath_dly),
        .in0(gtwiz_reset_tx_datapath_sync));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_37 bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst
       (.D({bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_1,bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_2}),
        .\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_datapath_dly(gtwiz_reset_tx_datapath_dly),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync),
        .out(sm_reset_tx),
        .sm_reset_tx_pll_timer_clr_reg(sm_reset_tx_pll_timer_clr_reg_n_0),
        .sm_reset_tx_pll_timer_sat(sm_reset_tx_pll_timer_sat));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_38 bit_synchronizer_gtwiz_reset_userclk_rx_active_inst
       (.\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2),
        .\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .\gen_gtwizard_gthe3.rxuserrdy_int (\gen_gtwizard_gthe3.rxuserrdy_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_cdr_stable_out(gtwiz_reset_rx_cdr_stable_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .i_in_out_reg_0(bit_synchronizer_plllock_rx_inst_n_4),
        .out(sm_reset_rx),
        .p_0_in11_out(p_0_in11_out),
        .rxuserrdy_out_reg(bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat),
        .sm_reset_rx_timer_clr_reg(bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1),
        .sm_reset_rx_timer_clr_reg_0(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_39 bit_synchronizer_gtwiz_reset_userclk_tx_active_inst
       (.\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .\gen_gtwizard_gthe3.txuserrdy_int (\gen_gtwizard_gthe3.txuserrdy_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .i_in_out_reg_0(bit_synchronizer_plllock_tx_inst_n_3),
        .out(sm_reset_tx),
        .sm_reset_tx_timer_clr0(sm_reset_tx_timer_clr0),
        .sm_reset_tx_timer_clr_reg(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .sm_reset_tx_timer_clr_reg_0(sm_reset_tx_timer_clr_reg_n_0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat),
        .sm_reset_tx_timer_sat_reg(sm_reset_tx_timer_clr_i_4_n_0),
        .txuserrdy_out_reg(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_40 bit_synchronizer_plllock_rx_inst
       (.E(bit_synchronizer_plllock_rx_inst_n_3),
        .\FSM_sequential_sm_reset_rx_reg[1] (bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2),
        .\gen_gtwizard_gthe3.gtrxreset_int (\gen_gtwizard_gthe3.gtrxreset_int ),
        .gtrxreset_out_reg(bit_synchronizer_plllock_rx_inst_n_0),
        .gtrxreset_out_reg_0(bit_synchronizer_plllock_rx_inst_n_1),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_done_int_reg(bit_synchronizer_plllock_rx_inst_n_2),
        .gtwiz_reset_rx_done_int_reg_0(gtwiz_reset_rx_done_int_reg_n_0),
        .out(sm_reset_rx),
        .p_0_in11_out(p_0_in11_out),
        .sm_reset_rx_pll_timer_sat_reg(bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_0),
        .sm_reset_rx_timer_clr_reg(bit_synchronizer_plllock_rx_inst_n_4),
        .sm_reset_rx_timer_clr_reg_0(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_41 bit_synchronizer_plllock_tx_inst
       (.E(bit_synchronizer_plllock_tx_inst_n_2),
        .\gen_gtwizard_gthe3.gttxreset_int (\gen_gtwizard_gthe3.gttxreset_int ),
        .gttxreset_out_reg(bit_synchronizer_plllock_tx_inst_n_0),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0(gtwiz_reset_tx_done_int0),
        .gtwiz_reset_tx_done_int_reg(bit_synchronizer_plllock_tx_inst_n_1),
        .gtwiz_reset_tx_done_int_reg_0(gtwiz_reset_tx_done_int_reg_n_0),
        .out(sm_reset_tx),
        .sm_reset_tx_pll_timer_sat_reg(bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0),
        .sm_reset_tx_timer_clr0(sm_reset_tx_timer_clr0),
        .sm_reset_tx_timer_clr_reg(bit_synchronizer_plllock_tx_inst_n_3),
        .sm_reset_tx_timer_clr_reg_0(sm_reset_tx_timer_clr_reg_n_0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_42 bit_synchronizer_rxcdrlock_inst
       (.\FSM_sequential_sm_reset_rx_reg[1] (bit_synchronizer_plllock_rx_inst_n_1),
        .\gen_gtwizard_gthe3.rxprogdivreset_int (\gen_gtwizard_gthe3.rxprogdivreset_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_cdr_stable_out(gtwiz_reset_rx_cdr_stable_out),
        .out(sm_reset_rx),
        .rxcdrlock_out(rxcdrlock_out),
        .rxprogdivreset_out_reg(bit_synchronizer_rxcdrlock_inst_n_2),
        .sm_reset_rx_cdr_to_clr(sm_reset_rx_cdr_to_clr),
        .sm_reset_rx_cdr_to_clr_reg(bit_synchronizer_rxcdrlock_inst_n_1),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat));
  FDRE #(
    .INIT(1'b1)) 
    gtrxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_0),
        .Q(\gen_gtwizard_gthe3.gtrxreset_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    gttxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_0),
        .Q(\gen_gtwizard_gthe3.gttxreset_int ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \gtwiz_reset_qpll0reset_out[0]_INST_0 
       (.I0(\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .I1(\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(gtwiz_reset_qpll0reset_out));
  LUT4 #(
    .INIT(16'hF720)) 
    gtwiz_reset_rx_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[2]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_2),
        .Q(gtwiz_reset_rx_done_int_reg_n_0),
        .R(gtwiz_reset_rx_any_sync));
  LUT4 #(
    .INIT(16'hF704)) 
    gtwiz_reset_rx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[2]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_1),
        .Q(gtwiz_reset_tx_done_int_reg_n_0),
        .R(gtwiz_reset_tx_any_sync));
  LUT4 #(
    .INIT(16'hFD04)) 
    gtwiz_reset_tx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[1]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[2]),
        .I3(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    pllreset_rx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .Q(\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_tx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .R(1'b0));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_reset_synchronizer reset_synchronizer_gtwiz_reset_all_inst
       (.SR(gtwiz_reset_all_sync),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_reset_synchronizer_43 reset_synchronizer_gtwiz_reset_rx_any_inst
       (.\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int (\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_datapath_int_reg(gtwiz_reset_rx_datapath_int_reg_n_0),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_rx_pll_and_datapath_int_reg(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .out(sm_reset_rx),
        .pllreset_rx_out_reg(reset_synchronizer_gtwiz_reset_rx_any_inst_n_1));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_reset_synchronizer_44 reset_synchronizer_gtwiz_reset_rx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_datapath_int_reg(gtwiz_reset_rx_datapath_int_reg_n_0),
        .in0(gtwiz_reset_rx_datapath_sync));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_reset_synchronizer_45 reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_rx_pll_and_datapath_int_reg(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_reset_synchronizer_46 reset_synchronizer_gtwiz_reset_tx_any_inst
       (.\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int (\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .gtwiz_reset_tx_pll_and_datapath_int_reg(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .out(sm_reset_tx),
        .pllreset_tx_out_reg(reset_synchronizer_gtwiz_reset_tx_any_inst_n_1));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_reset_synchronizer_47 reset_synchronizer_gtwiz_reset_tx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .in0(gtwiz_reset_tx_datapath_sync));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_reset_synchronizer_48 reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .gtwiz_reset_tx_pll_and_datapath_int_reg(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_reset_inv_synchronizer reset_synchronizer_rx_done_inst
       (.gtwiz_reset_rx_done_int_reg(gtwiz_reset_rx_done_int_reg_n_0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .rxusrclk2_in(rxusrclk2_in));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_reset_inv_synchronizer_49 reset_synchronizer_tx_done_inst
       (.gtwiz_reset_tx_done_int_reg(gtwiz_reset_tx_done_int_reg_n_0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .txusrclk2_in(txusrclk2_in));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_reset_synchronizer_50 reset_synchronizer_txprogdivreset_inst
       (.\gen_gtwizard_gthe3.txprogdivreset_int (\gen_gtwizard_gthe3.txprogdivreset_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in));
  FDRE #(
    .INIT(1'b1)) 
    rxprogdivreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_2),
        .Q(\gen_gtwizard_gthe3.rxprogdivreset_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0),
        .Q(\gen_gtwizard_gthe3.rxuserrdy_int ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFA200A)) 
    sm_reset_all_timer_clr_i_1
       (.I0(sm_reset_all_timer_clr_i_2_n_0),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[0]),
        .I3(sm_reset_all[2]),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h05050505DD0D0505)) 
    sm_reset_all_timer_clr_i_2
       (.I0(sm_reset_all[1]),
        .I1(gtwiz_reset_tx_done_int_reg_n_0),
        .I2(sm_reset_all[2]),
        .I3(gtwiz_reset_rx_done_int_reg_n_0),
        .I4(sm_reset_all_timer_sat),
        .I5(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_clr_i_2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_all_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_clr_i_1_n_0),
        .Q(sm_reset_all_timer_clr_reg_n_0),
        .S(gtwiz_reset_all_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_all_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_all_timer_ctr[0]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .O(\sm_reset_all_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_all_timer_ctr[1]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_all_timer_ctr[2]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .I2(sm_reset_all_timer_ctr[2]),
        .O(\sm_reset_all_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[0]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[1]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[2]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_all_timer_sat_i_1
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_all_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_sat_i_1_n_0),
        .Q(sm_reset_all_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_cdr_to_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_1),
        .Q(sm_reset_rx_cdr_to_clr),
        .S(gtwiz_reset_rx_any_sync));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_1 
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ),
        .I1(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I2(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ),
        .I3(\sm_reset_rx_cdr_to_ctr[0]_i_6_n_0 ),
        .I4(\sm_reset_rx_cdr_to_ctr[0]_i_7_n_0 ),
        .I5(\sm_reset_rx_cdr_to_ctr[0]_i_8_n_0 ),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_3 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[7]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[11]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[8]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_4 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[14]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[13]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[12]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_5 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[4]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[3]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[0]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[16]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[18]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_6 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[10]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[9]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[6]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[5]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_7 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[17]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[15]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[19]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_8 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[24]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[23]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[25]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[20]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[22]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_9 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[0]),
        .R(sm_reset_rx_cdr_to_clr));
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ,\NLW_sm_reset_rx_cdr_to_ctr_reg[0]_i_2_CO_UNCONNECTED [3],\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 }),
        .S({sm_reset_rx_cdr_to_ctr_reg[7:1],\sm_reset_rx_cdr_to_ctr[0]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[10] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[10]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[11] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[11]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[12] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[12]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[13] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[13]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[14] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[14]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[15] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[15]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[16] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[16]),
        .R(sm_reset_rx_cdr_to_clr));
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[16]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ,\NLW_sm_reset_rx_cdr_to_ctr_reg[16]_i_1_CO_UNCONNECTED [3],\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[23:16]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[17] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[17]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[18] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[18]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[19] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[19]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[1]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[20] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[20]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[21] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[21]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[22] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[22]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[23] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[23]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[24] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[24]),
        .R(sm_reset_rx_cdr_to_clr));
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[24]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED [7:1],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 }),
        .DI({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_DI_UNCONNECTED [7:2],1'b0,1'b0}),
        .O({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED [7:2],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 }),
        .S({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_S_UNCONNECTED [7:2],sm_reset_rx_cdr_to_ctr_reg[25:24]}));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[25] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[25]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[2]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[3]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[4]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[5]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[6]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[7]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[8]),
        .R(sm_reset_rx_cdr_to_clr));
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[8]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ,\NLW_sm_reset_rx_cdr_to_ctr_reg[8]_i_1_CO_UNCONNECTED [3],\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[9]),
        .R(sm_reset_rx_cdr_to_clr));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_rx_cdr_to_sat_i_1
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .I1(sm_reset_rx_cdr_to_sat),
        .I2(sm_reset_rx_cdr_to_clr),
        .O(sm_reset_rx_cdr_to_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_cdr_to_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_cdr_to_sat_i_1_n_0),
        .Q(sm_reset_rx_cdr_to_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_rx_pll_timer_clr_i_1
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx[0]),
        .I2(sm_reset_rx[1]),
        .I3(sm_reset_rx[2]),
        .I4(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .O(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg__0[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_rx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .I4(sm_reset_rx_pll_timer_ctr_reg__0[4]),
        .I5(sm_reset_rx_pll_timer_ctr_reg__0[5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[6]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[7]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[6]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[7]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[8]),
        .O(p_0_in__1[8]));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg__0[4]),
        .I5(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[7]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[6]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[8]),
        .I4(sm_reset_rx_pll_timer_ctr_reg__0[9]),
        .O(p_0_in__1[9]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[8]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[9]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[5]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[6]),
        .I4(sm_reset_rx_pll_timer_ctr_reg__0[7]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[5]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[3]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .I4(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .I5(sm_reset_rx_pll_timer_ctr_reg__0[4]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[3]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[4]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[5]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[6]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[7]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[8]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[8]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[9]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[9]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_rx_pll_timer_sat_i_1
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .I1(sm_reset_rx_pll_timer_sat),
        .I2(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1),
        .Q(sm_reset_rx_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_rx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .O(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .I2(sm_reset_rx_timer_ctr[2]),
        .O(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[0]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[1]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[2]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_rx_timer_sat_i_1
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .I3(sm_reset_rx_timer_sat),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_timer_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_tx_pll_timer_clr_i_1
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(sm_reset_tx[0]),
        .I2(sm_reset_tx[1]),
        .I3(sm_reset_tx[2]),
        .I4(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[2]),
        .O(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[2]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg__0[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_tx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[2]),
        .I4(sm_reset_tx_pll_timer_ctr_reg__0[4]),
        .I5(sm_reset_tx_pll_timer_ctr_reg__0[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[6]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[6]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[7]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[8]),
        .O(p_0_in__0[8]));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg__0[4]),
        .I5(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[7]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[6]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[8]),
        .I4(sm_reset_tx_pll_timer_ctr_reg__0[9]),
        .O(p_0_in__0[9]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[8]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[9]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[5]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[6]),
        .I4(sm_reset_tx_pll_timer_ctr_reg__0[7]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[5]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[3]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .I4(sm_reset_tx_pll_timer_ctr_reg__0[2]),
        .I5(sm_reset_tx_pll_timer_ctr_reg__0[4]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[0]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[1]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[2]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[3]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[3]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[4]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[4]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[5]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[5]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[6]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[6]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[7]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[7]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[8]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[8]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[9]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[9]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_tx_pll_timer_sat_i_1
       (.I0(sel),
        .I1(sm_reset_tx_pll_timer_sat),
        .I2(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_sat),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sm_reset_tx_timer_clr_i_4
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg_n_0),
        .O(sm_reset_tx_timer_clr_i_4_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .Q(sm_reset_tx_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_tx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .I2(sm_reset_tx_timer_ctr[2]),
        .O(p_1_in[2]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(p_1_in[0]),
        .Q(sm_reset_tx_timer_ctr[0]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(p_1_in[1]),
        .Q(sm_reset_tx_timer_ctr[1]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(p_1_in[2]),
        .Q(sm_reset_tx_timer_ctr[2]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_tx_timer_sat_i_1
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .I3(sm_reset_tx_timer_sat),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .O(sm_reset_tx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_timer_sat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .Q(\gen_gtwizard_gthe3.txuserrdy_int ),
        .R(1'b0));
endmodule

module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_reset_inv_synchronizer
   (gtwiz_reset_rx_done_out,
    rxusrclk2_in,
    gtwiz_reset_rx_done_int_reg);
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]rxusrclk2_in;
  input gtwiz_reset_rx_done_int_reg;

  wire gtwiz_reset_rx_done_int_reg;
  wire [0:0]gtwiz_reset_rx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1__0_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]rxusrclk2_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1__0
       (.I0(gtwiz_reset_rx_done_int_reg),
        .O(rst_in_out_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_rx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_2_reset_inv_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_reset_inv_synchronizer_49
   (gtwiz_reset_tx_done_out,
    txusrclk2_in,
    gtwiz_reset_tx_done_int_reg);
  output [0:0]gtwiz_reset_tx_done_out;
  input [0:0]txusrclk2_in;
  input gtwiz_reset_tx_done_int_reg;

  wire gtwiz_reset_tx_done_int_reg;
  wire [0:0]gtwiz_reset_tx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]txusrclk2_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1
       (.I0(gtwiz_reset_tx_done_int_reg),
        .O(rst_in_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_tx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_reset_synchronizer
   (SR,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in);
  output [0:0]SR;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;

  wire [0:0]SR;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_all_in),
        .Q(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_2_reset_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_reset_synchronizer_43
   (gtwiz_reset_rx_any_sync,
    pllreset_rx_out_reg,
    gtwiz_reset_clk_freerun_in,
    out,
    \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ,
    gtwiz_reset_rx_datapath_int_reg,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_int_reg);
  output gtwiz_reset_rx_any_sync;
  output pllreset_rx_out_reg;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]out;
  input \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  input gtwiz_reset_rx_datapath_int_reg;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input gtwiz_reset_rx_pll_and_datapath_int_reg;

  wire \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_reg;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg;
  wire [2:0]out;
  wire pllreset_rx_out_reg;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_rx_out_i_1
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(gtwiz_reset_rx_any_sync),
        .I4(\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(pllreset_rx_out_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rst_in_meta_i_1__1
       (.I0(gtwiz_reset_rx_datapath_int_reg),
        .I1(gtwiz_reset_rx_datapath_in),
        .I2(gtwiz_reset_rx_pll_and_datapath_in),
        .I3(gtwiz_reset_rx_pll_and_datapath_int_reg),
        .O(gtwiz_reset_rx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_rx_any),
        .Q(gtwiz_reset_rx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_2_reset_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_reset_synchronizer_44
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_datapath_int_reg);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input gtwiz_reset_rx_datapath_int_reg;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_reg;
  wire in0;
  wire rst_in0_2;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__3
       (.I0(gtwiz_reset_rx_datapath_in),
        .I1(gtwiz_reset_rx_datapath_int_reg),
        .O(rst_in0_2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0_2),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0_2),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0_2),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0_2),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0_2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_2_reset_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_reset_synchronizer_45
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_rx_pll_and_datapath_int_reg,
    gtwiz_reset_rx_pll_and_datapath_in);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input gtwiz_reset_rx_pll_and_datapath_int_reg;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg;
  wire in0;
  wire p_0_in_1;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__2
       (.I0(gtwiz_reset_rx_pll_and_datapath_int_reg),
        .I1(gtwiz_reset_rx_pll_and_datapath_in),
        .O(p_0_in_1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(p_0_in_1),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(p_0_in_1),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(p_0_in_1),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(p_0_in_1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(p_0_in_1),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_2_reset_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_reset_synchronizer_46
   (gtwiz_reset_tx_any_sync,
    pllreset_tx_out_reg,
    gtwiz_reset_clk_freerun_in,
    out,
    \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_pll_and_datapath_int_reg);
  output gtwiz_reset_tx_any_sync;
  output pllreset_tx_out_reg;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]out;
  input \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input gtwiz_reset_tx_pll_and_datapath_int_reg;

  wire \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg;
  wire [2:0]out;
  wire pllreset_tx_out_reg;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_tx_out_i_1
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .O(pllreset_tx_out_reg));
  LUT3 #(
    .INIT(8'hFE)) 
    rst_in_meta_i_1
       (.I0(gtwiz_reset_tx_datapath_in),
        .I1(gtwiz_reset_tx_pll_and_datapath_in),
        .I2(gtwiz_reset_tx_pll_and_datapath_int_reg),
        .O(gtwiz_reset_tx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_any),
        .Q(gtwiz_reset_tx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_2_reset_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_reset_synchronizer_47
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_datapath_in);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_tx_datapath_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_2_reset_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_reset_synchronizer_48
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_pll_and_datapath_int_reg,
    gtwiz_reset_tx_pll_and_datapath_in);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input gtwiz_reset_tx_pll_and_datapath_int_reg;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg;
  wire in0;
  wire p_1_in_0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__0
       (.I0(gtwiz_reset_tx_pll_and_datapath_int_reg),
        .I1(gtwiz_reset_tx_pll_and_datapath_in),
        .O(p_1_in_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(p_1_in_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(p_1_in_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(p_1_in_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(p_1_in_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(p_1_in_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_2_reset_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_reset_synchronizer_50
   (\gen_gtwizard_gthe3.txprogdivreset_int ,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_qpll0lock_in);
  output \gen_gtwizard_gthe3.txprogdivreset_int ;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_qpll0lock_in;

  wire \gen_gtwizard_gthe3.txprogdivreset_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire rst_in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT1 #(
    .INIT(2'h1)) 
    rst_in_meta_i_1__4
       (.I0(gtwiz_reset_qpll0lock_in),
        .O(rst_in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0),
        .Q(\gen_gtwizard_gthe3.txprogdivreset_int ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0),
        .Q(rst_in_sync3));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "ten_gig_eth_pcs_pma_v6_0_11,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module ten_gig_eth_pcs_pma_0
   (dclk,
    rxrecclk_out,
    coreclk,
    txusrclk,
    txusrclk2,
    txoutclk,
    areset,
    areset_coreclk,
    gttxreset,
    gtrxreset,
    sim_speedup_control,
    txuserrdy,
    qpll0lock,
    qpll0outclk,
    qpll0outrefclk,
    qpll0reset,
    reset_tx_bufg_gt,
    reset_counter_done,
    xgmii_txd,
    xgmii_txc,
    xgmii_rxd,
    xgmii_rxc,
    txp,
    txn,
    rxp,
    rxn,
    configuration_vector,
    status_vector,
    core_status,
    tx_resetdone,
    rx_resetdone,
    signal_detect,
    tx_fault,
    drp_req,
    drp_gnt,
    core_to_gt_drpen,
    core_to_gt_drpwe,
    core_to_gt_drpaddr,
    core_to_gt_drpdi,
    gt_drprdy,
    gt_drpdo,
    gt_drpen,
    gt_drpwe,
    gt_drpaddr,
    gt_drpdi,
    core_to_gt_drprdy,
    core_to_gt_drpdo,
    pma_pmd_type,
    tx_disable);
  input dclk;
  output rxrecclk_out;
  input coreclk;
  input txusrclk;
  input txusrclk2;
  output txoutclk;
  input areset;
  input areset_coreclk;
  input gttxreset;
  input gtrxreset;
  input sim_speedup_control;
  input txuserrdy;
  input qpll0lock;
  input qpll0outclk;
  input qpll0outrefclk;
  output qpll0reset;
  output reset_tx_bufg_gt;
  input reset_counter_done;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  output txp;
  output txn;
  input rxp;
  input rxn;
  input [535:0]configuration_vector;
  output [447:0]status_vector;
  output [7:0]core_status;
  output tx_resetdone;
  output rx_resetdone;
  input signal_detect;
  input tx_fault;
  output drp_req;
  input drp_gnt;
  output core_to_gt_drpen;
  output core_to_gt_drpwe;
  output [15:0]core_to_gt_drpaddr;
  output [15:0]core_to_gt_drpdi;
  output gt_drprdy;
  output [15:0]gt_drpdo;
  input gt_drpen;
  input gt_drpwe;
  input [15:0]gt_drpaddr;
  input [15:0]gt_drpdi;
  input core_to_gt_drprdy;
  input [15:0]core_to_gt_drpdo;
  input [2:0]pma_pmd_type;
  output tx_disable;

  wire areset;
  wire areset_coreclk;
  wire [535:0]configuration_vector;
  wire [7:0]core_status;
  wire [15:0]core_to_gt_drpaddr;
  wire [15:0]core_to_gt_drpdi;
  wire [15:0]core_to_gt_drpdo;
  wire core_to_gt_drpen;
  wire core_to_gt_drprdy;
  wire core_to_gt_drpwe;
  wire coreclk;
  wire dclk;
  wire drp_gnt;
  wire drp_req;
  wire [15:0]gt_drpaddr;
  wire [15:0]gt_drpdi;
  wire [15:0]gt_drpdo;
  wire gt_drpen;
  wire gt_drprdy;
  wire gt_drpwe;
  wire gtrxreset;
  wire gttxreset;
  wire [2:0]pma_pmd_type;
  wire qpll0lock;
  wire qpll0outclk;
  wire qpll0outrefclk;
  wire qpll0reset;
  wire reset_counter_done;
  wire reset_tx_bufg_gt;
  wire rx_resetdone;
  wire rxn;
  wire rxp;
  wire rxrecclk_out;
  wire signal_detect;
  wire sim_speedup_control;
  wire [447:0]status_vector;
  wire tx_disable;
  wire tx_fault;
  wire tx_resetdone;
  wire txn;
  wire txoutclk;
  wire txp;
  wire txuserrdy;
  wire txusrclk;
  wire txusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;

  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* MASTER_WATCHDOG_TIMER_RESET = "29'b00110111111000010010110100000" *) 
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_block inst
       (.areset(areset),
        .areset_coreclk(areset_coreclk),
        .configuration_vector(configuration_vector),
        .core_status(core_status),
        .core_to_gt_drpaddr(core_to_gt_drpaddr),
        .core_to_gt_drpdi(core_to_gt_drpdi),
        .core_to_gt_drpdo(core_to_gt_drpdo),
        .core_to_gt_drpen(core_to_gt_drpen),
        .core_to_gt_drprdy(core_to_gt_drprdy),
        .core_to_gt_drpwe(core_to_gt_drpwe),
        .coreclk(coreclk),
        .dclk(dclk),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .gt_drpaddr(gt_drpaddr),
        .gt_drpdi(gt_drpdi),
        .gt_drpdo(gt_drpdo),
        .gt_drpen(gt_drpen),
        .gt_drprdy(gt_drprdy),
        .gt_drpwe(gt_drpwe),
        .gtrxreset(gtrxreset),
        .gttxreset(gttxreset),
        .pma_pmd_type(pma_pmd_type),
        .qpll0lock(qpll0lock),
        .qpll0outclk(qpll0outclk),
        .qpll0outrefclk(qpll0outrefclk),
        .qpll0reset(qpll0reset),
        .reset_counter_done(reset_counter_done),
        .reset_tx_bufg_gt(reset_tx_bufg_gt),
        .rx_resetdone(rx_resetdone),
        .rxn(rxn),
        .rxp(rxp),
        .rxrecclk_out(rxrecclk_out),
        .signal_detect(signal_detect),
        .sim_speedup_control(sim_speedup_control),
        .status_vector(status_vector),
        .tx_disable(tx_disable),
        .tx_fault(tx_fault),
        .tx_resetdone(tx_resetdone),
        .txn(txn),
        .txoutclk(txoutclk),
        .txp(txp),
        .txuserrdy(txuserrdy),
        .txusrclk(txusrclk),
        .txusrclk2(txusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* MASTER_WATCHDOG_TIMER_RESET = "29'b00110111111000010010110100000" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_block
   (dclk,
    coreclk,
    txusrclk,
    txusrclk2,
    rxrecclk_out,
    txoutclk,
    areset,
    areset_coreclk,
    txuserrdy,
    gttxreset,
    gtrxreset,
    sim_speedup_control,
    qpll0lock,
    qpll0outclk,
    qpll0outrefclk,
    qpll0reset,
    reset_tx_bufg_gt,
    reset_counter_done,
    xgmii_txd,
    xgmii_txc,
    xgmii_rxd,
    xgmii_rxc,
    txp,
    txn,
    rxp,
    rxn,
    configuration_vector,
    status_vector,
    core_status,
    tx_resetdone,
    rx_resetdone,
    signal_detect,
    tx_fault,
    drp_req,
    drp_gnt,
    core_to_gt_drpen,
    core_to_gt_drpwe,
    core_to_gt_drpaddr,
    core_to_gt_drpdi,
    gt_drprdy,
    gt_drpdo,
    gt_drpen,
    gt_drpwe,
    gt_drpaddr,
    gt_drpdi,
    core_to_gt_drprdy,
    core_to_gt_drpdo,
    pma_pmd_type,
    tx_disable);
  input dclk;
  input coreclk;
  input txusrclk;
  input txusrclk2;
  output rxrecclk_out;
  output txoutclk;
  input areset;
  input areset_coreclk;
  input txuserrdy;
  input gttxreset;
  input gtrxreset;
  input sim_speedup_control;
  input qpll0lock;
  input qpll0outclk;
  input qpll0outrefclk;
  output qpll0reset;
  output reset_tx_bufg_gt;
  input reset_counter_done;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  output txp;
  output txn;
  input rxp;
  input rxn;
  input [535:0]configuration_vector;
  output [447:0]status_vector;
  output [7:0]core_status;
  output tx_resetdone;
  output rx_resetdone;
  input signal_detect;
  input tx_fault;
  output drp_req;
  input drp_gnt;
  output core_to_gt_drpen;
  output core_to_gt_drpwe;
  output [15:0]core_to_gt_drpaddr;
  output [15:0]core_to_gt_drpdi;
  output gt_drprdy;
  output [15:0]gt_drpdo;
  input gt_drpen;
  input gt_drpwe;
  input [15:0]gt_drpaddr;
  input [15:0]gt_drpdi;
  input core_to_gt_drprdy;
  input [15:0]core_to_gt_drpdo;
  input [2:0]pma_pmd_type;
  output tx_disable;

  wire \<const0> ;
  wire \<const1> ;
  wire areset;
  wire areset_coreclk;
  wire areset_rxusrclk2;
  wire areset_txusrclk2;
  wire cable_is_pulled;
  wire cable_pull;
  wire cable_pull_coreclk_sync;
  wire cable_pull_coreclk_sync_i_n_1;
  wire cable_pull_coreclk_sync_i_n_2;
  wire cable_pull_falling;
  wire cable_pull_reg;
  wire cable_pull_rising;
  wire [535:0]configuration_vector;
  wire core_in_testmode;
  wire core_in_testmode_coreclk;
  wire [0:0]\^core_status ;
  wire [1:1]\^core_to_gt_drpaddr ;
  wire [15:0]core_to_gt_drpdo;
  wire core_to_gt_drpen;
  wire core_to_gt_drprdy;
  wire core_to_gt_drpwe;
  wire coreclk;
  wire dclk;
  wire dclk_reset;
  wire drp_gnt;
  wire drp_req;
  wire gt0_clear_rx_prbs_err_count_i;
  wire gt0_gtrxreset_c;
  wire gt0_gtrxreset_i;
  wire gt0_gttxreset_c;
  wire gt0_gttxreset_i;
  wire gt0_rxbufreset_i;
  wire gt0_rxbufreset_i0;
  wire gt0_rxgearboxslip_i;
  wire gt0_rxresetdone_i_reg_rxusrclk2;
  (* DONT_TOUCH *) wire gt0_rxresetdone_reg;
  wire gt0_rxresetdone_reg1;
  (* DONT_TOUCH *) wire gt0_rxresetdone_reg_dup;
  wire gt0_rxresetdone_reg_reg0;
  wire gt0_txresetdone_reg;
  wire gt0_txresetdone_reg0;
  wire gt0_txresetdone_reg1;
  wire [15:0]gt_drpaddr;
  wire [15:0]gt_drpdi;
  wire [15:0]gt_drpdo;
  wire gt_drpen;
  wire gt_drprdy;
  wire gt_drpwe;
  wire [2:0]gt_rxc_d1;
  wire [63:0]gt_rxd_d1;
  wire [1:0]gt_txc;
  wire [63:0]gt_txd;
  wire gtrxreset;
  wire gtrxreset_coreclk;
  wire gttxreset;
  wire gtwiz_reset_rx_done_out;
  wire gtwiz_reset_tx_done_out;
  wire gtwiz_userclk_rx_active_in;
  wire gtwiz_userclk_tx_active_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire master_watchdog0;
  wire \master_watchdog[0]_i_10_n_0 ;
  wire \master_watchdog[0]_i_3_n_0 ;
  wire \master_watchdog[0]_i_4_n_0 ;
  wire \master_watchdog[0]_i_5_n_0 ;
  wire \master_watchdog[0]_i_6_n_0 ;
  wire \master_watchdog[0]_i_7_n_0 ;
  wire \master_watchdog[0]_i_8_n_0 ;
  wire \master_watchdog[0]_i_9_n_0 ;
  wire \master_watchdog[16]_i_2_n_0 ;
  wire \master_watchdog[16]_i_3_n_0 ;
  wire \master_watchdog[16]_i_4_n_0 ;
  wire \master_watchdog[16]_i_5_n_0 ;
  wire \master_watchdog[16]_i_6_n_0 ;
  wire \master_watchdog[16]_i_7_n_0 ;
  wire \master_watchdog[16]_i_8_n_0 ;
  wire \master_watchdog[16]_i_9_n_0 ;
  wire \master_watchdog[24]_i_2_n_0 ;
  wire \master_watchdog[24]_i_3_n_0 ;
  wire \master_watchdog[24]_i_4_n_0 ;
  wire \master_watchdog[24]_i_5_n_0 ;
  wire \master_watchdog[24]_i_6_n_0 ;
  wire \master_watchdog[8]_i_2_n_0 ;
  wire \master_watchdog[8]_i_3_n_0 ;
  wire \master_watchdog[8]_i_4_n_0 ;
  wire \master_watchdog[8]_i_5_n_0 ;
  wire \master_watchdog[8]_i_6_n_0 ;
  wire \master_watchdog[8]_i_7_n_0 ;
  wire \master_watchdog[8]_i_8_n_0 ;
  wire \master_watchdog[8]_i_9_n_0 ;
  wire master_watchdog_barking_i_1_n_0;
  wire master_watchdog_barking_i_2_n_0;
  wire master_watchdog_barking_i_3_n_0;
  wire master_watchdog_barking_i_4_n_0;
  wire master_watchdog_barking_i_5_n_0;
  wire master_watchdog_barking_i_6_n_0;
  wire master_watchdog_barking_reg_n_0;
  wire [28:0]master_watchdog_reg;
  wire \master_watchdog_reg[0]_i_2_n_0 ;
  wire \master_watchdog_reg[0]_i_2_n_1 ;
  wire \master_watchdog_reg[0]_i_2_n_10 ;
  wire \master_watchdog_reg[0]_i_2_n_11 ;
  wire \master_watchdog_reg[0]_i_2_n_12 ;
  wire \master_watchdog_reg[0]_i_2_n_13 ;
  wire \master_watchdog_reg[0]_i_2_n_14 ;
  wire \master_watchdog_reg[0]_i_2_n_15 ;
  wire \master_watchdog_reg[0]_i_2_n_2 ;
  wire \master_watchdog_reg[0]_i_2_n_3 ;
  wire \master_watchdog_reg[0]_i_2_n_5 ;
  wire \master_watchdog_reg[0]_i_2_n_6 ;
  wire \master_watchdog_reg[0]_i_2_n_7 ;
  wire \master_watchdog_reg[0]_i_2_n_8 ;
  wire \master_watchdog_reg[0]_i_2_n_9 ;
  wire \master_watchdog_reg[16]_i_1_n_0 ;
  wire \master_watchdog_reg[16]_i_1_n_1 ;
  wire \master_watchdog_reg[16]_i_1_n_10 ;
  wire \master_watchdog_reg[16]_i_1_n_11 ;
  wire \master_watchdog_reg[16]_i_1_n_12 ;
  wire \master_watchdog_reg[16]_i_1_n_13 ;
  wire \master_watchdog_reg[16]_i_1_n_14 ;
  wire \master_watchdog_reg[16]_i_1_n_15 ;
  wire \master_watchdog_reg[16]_i_1_n_2 ;
  wire \master_watchdog_reg[16]_i_1_n_3 ;
  wire \master_watchdog_reg[16]_i_1_n_5 ;
  wire \master_watchdog_reg[16]_i_1_n_6 ;
  wire \master_watchdog_reg[16]_i_1_n_7 ;
  wire \master_watchdog_reg[16]_i_1_n_8 ;
  wire \master_watchdog_reg[16]_i_1_n_9 ;
  wire \master_watchdog_reg[24]_i_1_n_11 ;
  wire \master_watchdog_reg[24]_i_1_n_12 ;
  wire \master_watchdog_reg[24]_i_1_n_13 ;
  wire \master_watchdog_reg[24]_i_1_n_14 ;
  wire \master_watchdog_reg[24]_i_1_n_15 ;
  wire \master_watchdog_reg[24]_i_1_n_5 ;
  wire \master_watchdog_reg[24]_i_1_n_6 ;
  wire \master_watchdog_reg[24]_i_1_n_7 ;
  wire \master_watchdog_reg[8]_i_1_n_0 ;
  wire \master_watchdog_reg[8]_i_1_n_1 ;
  wire \master_watchdog_reg[8]_i_1_n_10 ;
  wire \master_watchdog_reg[8]_i_1_n_11 ;
  wire \master_watchdog_reg[8]_i_1_n_12 ;
  wire \master_watchdog_reg[8]_i_1_n_13 ;
  wire \master_watchdog_reg[8]_i_1_n_14 ;
  wire \master_watchdog_reg[8]_i_1_n_15 ;
  wire \master_watchdog_reg[8]_i_1_n_2 ;
  wire \master_watchdog_reg[8]_i_1_n_3 ;
  wire \master_watchdog_reg[8]_i_1_n_5 ;
  wire \master_watchdog_reg[8]_i_1_n_6 ;
  wire \master_watchdog_reg[8]_i_1_n_7 ;
  wire \master_watchdog_reg[8]_i_1_n_8 ;
  wire \master_watchdog_reg[8]_i_1_n_9 ;
  wire pcs_resetout_coreclk_sync;
  wire pcs_resetout_coreclk_sync_i_n_1;
  wire pcs_resetout_reg;
  wire pcs_resetout_reg_txuserclk2;
  wire pcs_resetout_rising;
  wire [2:0]pma_pmd_type;
  wire pma_resetout_coreclk_sync;
  wire pma_resetout_coreclk_sync_i_n_1;
  wire pma_resetout_reg;
  wire pma_resetout_reg_txuserclk2;
  wire pma_resetout_rising;
  wire pma_resetout_rising_rxusrclk2;
  wire qpll0lock;
  wire qpll0outclk;
  wire qpll0outrefclk;
  wire qpll0reset;
  wire reset_tx_bufg_gt;
  wire reset_tx_bufg_gt_reg;
  wire reset_tx_bufg_gt_sig;
  wire resetdone_txusrclk2;
  wire rst0;
  wire rx_prbs31_en;
  wire rx_resetdone;
  wire [2:2]rxbufstatus_out;
  wire [63:0]rxdata_out;
  wire rxdatavalid_out;
  wire [1:0]rxheader_out;
  wire rxheadervalid_out;
  wire rxn;
  wire rxoutclk;
  wire rxp;
  wire rxpmaresetdone_out;
  wire rxprogdivresetdone;
  wire rxrecclk_out;
  wire rxreset_rxusrclk2;
  wire rxusrclk_in;
  wire signal_detect;
  wire signal_detect_comb;
  wire signal_detect_coreclk;
  wire signal_detect_rxusrclk2_sync_i_n_0;
  wire [303:15]\^status_vector ;
  wire tx_disable;
  wire tx_prbs31_en;
  wire tx_resetdone;
  wire txn;
  wire txoutclk;
  wire txp;
  wire txpmaresetdone_out;
  wire txprogdivresetdone;
  wire txreset_txusrclk2;
  wire txusrclk;
  wire txusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;
  wire [3:3]\NLW_master_watchdog_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_master_watchdog_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_master_watchdog_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_master_watchdog_reg[24]_i_1_DI_UNCONNECTED ;
  wire [7:5]\NLW_master_watchdog_reg[24]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_master_watchdog_reg[24]_i_1_S_UNCONNECTED ;
  wire [3:3]\NLW_master_watchdog_reg[8]_i_1_CO_UNCONNECTED ;
  wire NLW_ten_gig_eth_pcs_pma_0_core_gt_progdiv_reset_UNCONNECTED;
  wire NLW_ten_gig_eth_pcs_pma_0_core_is_eval_UNCONNECTED;
  wire NLW_ten_gig_eth_pcs_pma_0_core_mdio_out_UNCONNECTED;
  wire NLW_ten_gig_eth_pcs_pma_0_core_mdio_tri_UNCONNECTED;
  wire NLW_ten_gig_eth_pcs_pma_0_core_pcs_resetout_UNCONNECTED;
  wire NLW_ten_gig_eth_pcs_pma_0_core_pma_resetout_UNCONNECTED;
  wire NLW_ten_gig_eth_pcs_pma_0_core_training_rdack_UNCONNECTED;
  wire NLW_ten_gig_eth_pcs_pma_0_core_training_wrack_UNCONNECTED;
  wire [4:0]NLW_ten_gig_eth_pcs_pma_0_core_coeff_minus_1_UNCONNECTED;
  wire [4:0]NLW_ten_gig_eth_pcs_pma_0_core_coeff_plus_1_UNCONNECTED;
  wire [6:0]NLW_ten_gig_eth_pcs_pma_0_core_coeff_zero_UNCONNECTED;
  wire [7:1]NLW_ten_gig_eth_pcs_pma_0_core_core_status_UNCONNECTED;
  wire [15:0]NLW_ten_gig_eth_pcs_pma_0_core_drp_daddr_UNCONNECTED;
  wire [15:0]NLW_ten_gig_eth_pcs_pma_0_core_drp_di_UNCONNECTED;
  wire [7:2]NLW_ten_gig_eth_pcs_pma_0_core_gt_txc_UNCONNECTED;
  wire [2:0]NLW_ten_gig_eth_pcs_pma_0_core_loopback_ctrl_UNCONNECTED;
  wire [63:0]NLW_ten_gig_eth_pcs_pma_0_core_rxphy_correction_timer_UNCONNECTED;
  wire [35:0]NLW_ten_gig_eth_pcs_pma_0_core_rxphy_ns_field_UNCONNECTED;
  wire [47:0]NLW_ten_gig_eth_pcs_pma_0_core_rxphy_s_field_UNCONNECTED;
  wire [447:0]NLW_ten_gig_eth_pcs_pma_0_core_status_vector_UNCONNECTED;
  wire [15:0]NLW_ten_gig_eth_pcs_pma_0_core_training_rddata_UNCONNECTED;
  wire [4:0]NLW_ten_gig_eth_pcs_pma_0_core_txdiffctrl_UNCONNECTED;
  wire [15:0]NLW_ten_gig_eth_pcs_pma_0_core_txphy_async_gb_latency_UNCONNECTED;
  wire [16:0]NLW_ten_gig_eth_pcs_pma_0_gt_i_dmonitorout_out_UNCONNECTED;
  wire [0:0]NLW_ten_gig_eth_pcs_pma_0_gt_i_eyescandataerror_out_UNCONNECTED;
  wire [0:0]NLW_ten_gig_eth_pcs_pma_0_gt_i_gtpowergood_out_UNCONNECTED;
  wire [0:0]NLW_ten_gig_eth_pcs_pma_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [1:0]NLW_ten_gig_eth_pcs_pma_0_gt_i_rxbufstatus_out_UNCONNECTED;
  wire [0:0]NLW_ten_gig_eth_pcs_pma_0_gt_i_rxcdrlock_out_UNCONNECTED;
  wire [127:64]NLW_ten_gig_eth_pcs_pma_0_gt_i_rxdata_out_UNCONNECTED;
  wire [1:1]NLW_ten_gig_eth_pcs_pma_0_gt_i_rxdatavalid_out_UNCONNECTED;
  wire [5:2]NLW_ten_gig_eth_pcs_pma_0_gt_i_rxheader_out_UNCONNECTED;
  wire [1:1]NLW_ten_gig_eth_pcs_pma_0_gt_i_rxheadervalid_out_UNCONNECTED;
  wire [0:0]NLW_ten_gig_eth_pcs_pma_0_gt_i_rxprbserr_out_UNCONNECTED;
  wire [0:0]NLW_ten_gig_eth_pcs_pma_0_gt_i_rxprbslocked_out_UNCONNECTED;
  wire [1:0]NLW_ten_gig_eth_pcs_pma_0_gt_i_rxstartofseq_out_UNCONNECTED;
  wire [1:0]NLW_ten_gig_eth_pcs_pma_0_gt_i_txbufstatus_out_UNCONNECTED;

  assign core_status[7] = \<const0> ;
  assign core_status[6] = \<const0> ;
  assign core_status[5] = \<const0> ;
  assign core_status[4] = \<const0> ;
  assign core_status[3] = \<const0> ;
  assign core_status[2] = \<const0> ;
  assign core_status[1] = \<const0> ;
  assign core_status[0] = \^core_status [0];
  assign core_to_gt_drpaddr[15] = \<const0> ;
  assign core_to_gt_drpaddr[14] = \<const0> ;
  assign core_to_gt_drpaddr[13] = \<const0> ;
  assign core_to_gt_drpaddr[12] = \<const0> ;
  assign core_to_gt_drpaddr[11] = \<const0> ;
  assign core_to_gt_drpaddr[10] = \<const0> ;
  assign core_to_gt_drpaddr[9] = \<const0> ;
  assign core_to_gt_drpaddr[8] = \^core_to_gt_drpaddr [1];
  assign core_to_gt_drpaddr[7] = \<const0> ;
  assign core_to_gt_drpaddr[6] = \^core_to_gt_drpaddr [1];
  assign core_to_gt_drpaddr[5] = \<const0> ;
  assign core_to_gt_drpaddr[4] = \^core_to_gt_drpaddr [1];
  assign core_to_gt_drpaddr[3] = \^core_to_gt_drpaddr [1];
  assign core_to_gt_drpaddr[2] = \^core_to_gt_drpaddr [1];
  assign core_to_gt_drpaddr[1] = \^core_to_gt_drpaddr [1];
  assign core_to_gt_drpaddr[0] = \<const0> ;
  assign core_to_gt_drpdi[15] = \<const0> ;
  assign core_to_gt_drpdi[14] = \<const0> ;
  assign core_to_gt_drpdi[13] = \<const0> ;
  assign core_to_gt_drpdi[12] = \<const0> ;
  assign core_to_gt_drpdi[11] = \<const0> ;
  assign core_to_gt_drpdi[10] = \<const0> ;
  assign core_to_gt_drpdi[9] = \<const0> ;
  assign core_to_gt_drpdi[8] = \<const0> ;
  assign core_to_gt_drpdi[7] = \<const0> ;
  assign core_to_gt_drpdi[6] = \<const0> ;
  assign core_to_gt_drpdi[5] = \<const0> ;
  assign core_to_gt_drpdi[4] = \<const0> ;
  assign core_to_gt_drpdi[3] = \<const0> ;
  assign core_to_gt_drpdi[2] = \<const0> ;
  assign core_to_gt_drpdi[1] = \<const0> ;
  assign core_to_gt_drpdi[0] = \<const0> ;
  assign status_vector[447] = \<const0> ;
  assign status_vector[446] = \<const0> ;
  assign status_vector[445] = \<const0> ;
  assign status_vector[444] = \<const0> ;
  assign status_vector[443] = \<const0> ;
  assign status_vector[442] = \<const0> ;
  assign status_vector[441] = \<const0> ;
  assign status_vector[440] = \<const0> ;
  assign status_vector[439] = \<const0> ;
  assign status_vector[438] = \<const0> ;
  assign status_vector[437] = \<const0> ;
  assign status_vector[436] = \<const0> ;
  assign status_vector[435] = \<const0> ;
  assign status_vector[434] = \<const0> ;
  assign status_vector[433] = \<const0> ;
  assign status_vector[432] = \<const0> ;
  assign status_vector[431] = \<const0> ;
  assign status_vector[430] = \<const0> ;
  assign status_vector[429] = \<const0> ;
  assign status_vector[428] = \<const0> ;
  assign status_vector[427] = \<const0> ;
  assign status_vector[426] = \<const0> ;
  assign status_vector[425] = \<const0> ;
  assign status_vector[424] = \<const0> ;
  assign status_vector[423] = \<const0> ;
  assign status_vector[422] = \<const0> ;
  assign status_vector[421] = \<const0> ;
  assign status_vector[420] = \<const0> ;
  assign status_vector[419] = \<const0> ;
  assign status_vector[418] = \<const0> ;
  assign status_vector[417] = \<const0> ;
  assign status_vector[416] = \<const0> ;
  assign status_vector[415] = \<const0> ;
  assign status_vector[414] = \<const0> ;
  assign status_vector[413] = \<const0> ;
  assign status_vector[412] = \<const0> ;
  assign status_vector[411] = \<const0> ;
  assign status_vector[410] = \<const0> ;
  assign status_vector[409] = \<const0> ;
  assign status_vector[408] = \<const0> ;
  assign status_vector[407] = \<const0> ;
  assign status_vector[406] = \<const0> ;
  assign status_vector[405] = \<const0> ;
  assign status_vector[404] = \<const0> ;
  assign status_vector[403] = \<const0> ;
  assign status_vector[402] = \<const0> ;
  assign status_vector[401] = \<const0> ;
  assign status_vector[400] = \<const0> ;
  assign status_vector[399] = \<const0> ;
  assign status_vector[398] = \<const0> ;
  assign status_vector[397] = \<const0> ;
  assign status_vector[396] = \<const0> ;
  assign status_vector[395] = \<const0> ;
  assign status_vector[394] = \<const0> ;
  assign status_vector[393] = \<const0> ;
  assign status_vector[392] = \<const0> ;
  assign status_vector[391] = \<const0> ;
  assign status_vector[390] = \<const0> ;
  assign status_vector[389] = \<const0> ;
  assign status_vector[388] = \<const0> ;
  assign status_vector[387] = \<const0> ;
  assign status_vector[386] = \<const0> ;
  assign status_vector[385] = \<const0> ;
  assign status_vector[384] = \<const0> ;
  assign status_vector[383] = \<const0> ;
  assign status_vector[382] = \<const0> ;
  assign status_vector[381] = \<const0> ;
  assign status_vector[380] = \<const0> ;
  assign status_vector[379] = \<const0> ;
  assign status_vector[378] = \<const0> ;
  assign status_vector[377] = \<const0> ;
  assign status_vector[376] = \<const0> ;
  assign status_vector[375] = \<const0> ;
  assign status_vector[374] = \<const0> ;
  assign status_vector[373] = \<const0> ;
  assign status_vector[372] = \<const0> ;
  assign status_vector[371] = \<const0> ;
  assign status_vector[370] = \<const0> ;
  assign status_vector[369] = \<const0> ;
  assign status_vector[368] = \<const0> ;
  assign status_vector[367] = \<const0> ;
  assign status_vector[366] = \<const0> ;
  assign status_vector[365] = \<const0> ;
  assign status_vector[364] = \<const0> ;
  assign status_vector[363] = \<const0> ;
  assign status_vector[362] = \<const0> ;
  assign status_vector[361] = \<const0> ;
  assign status_vector[360] = \<const0> ;
  assign status_vector[359] = \<const0> ;
  assign status_vector[358] = \<const0> ;
  assign status_vector[357] = \<const0> ;
  assign status_vector[356] = \<const0> ;
  assign status_vector[355] = \<const0> ;
  assign status_vector[354] = \<const0> ;
  assign status_vector[353] = \<const0> ;
  assign status_vector[352] = \<const0> ;
  assign status_vector[351] = \<const0> ;
  assign status_vector[350] = \<const0> ;
  assign status_vector[349] = \<const0> ;
  assign status_vector[348] = \<const0> ;
  assign status_vector[347] = \<const0> ;
  assign status_vector[346] = \<const0> ;
  assign status_vector[345] = \<const0> ;
  assign status_vector[344] = \<const0> ;
  assign status_vector[343] = \<const0> ;
  assign status_vector[342] = \<const0> ;
  assign status_vector[341] = \<const0> ;
  assign status_vector[340] = \<const0> ;
  assign status_vector[339] = \<const0> ;
  assign status_vector[338] = \<const0> ;
  assign status_vector[337] = \<const0> ;
  assign status_vector[336] = \<const0> ;
  assign status_vector[335] = \<const0> ;
  assign status_vector[334] = \<const0> ;
  assign status_vector[333] = \<const0> ;
  assign status_vector[332] = \<const0> ;
  assign status_vector[331] = \<const0> ;
  assign status_vector[330] = \<const0> ;
  assign status_vector[329] = \<const0> ;
  assign status_vector[328] = \<const0> ;
  assign status_vector[327] = \<const0> ;
  assign status_vector[326] = \<const0> ;
  assign status_vector[325] = \<const0> ;
  assign status_vector[324] = \<const0> ;
  assign status_vector[323] = \<const0> ;
  assign status_vector[322] = \<const0> ;
  assign status_vector[321] = \<const0> ;
  assign status_vector[320] = \<const0> ;
  assign status_vector[319] = \<const0> ;
  assign status_vector[318] = \<const0> ;
  assign status_vector[317] = \<const0> ;
  assign status_vector[316] = \<const0> ;
  assign status_vector[315] = \<const0> ;
  assign status_vector[314] = \<const0> ;
  assign status_vector[313] = \<const0> ;
  assign status_vector[312] = \<const0> ;
  assign status_vector[311] = \<const0> ;
  assign status_vector[310] = \<const0> ;
  assign status_vector[309] = \<const0> ;
  assign status_vector[308] = \<const0> ;
  assign status_vector[307] = \<const0> ;
  assign status_vector[306] = \<const0> ;
  assign status_vector[305] = \<const0> ;
  assign status_vector[304] = \<const0> ;
  assign status_vector[303:272] = \^status_vector [303:272];
  assign status_vector[271] = \<const0> ;
  assign status_vector[270] = \<const0> ;
  assign status_vector[269] = \<const0> ;
  assign status_vector[268] = \^status_vector [268];
  assign status_vector[267] = \<const0> ;
  assign status_vector[266] = \<const0> ;
  assign status_vector[265] = \<const0> ;
  assign status_vector[264] = \<const0> ;
  assign status_vector[263] = \<const0> ;
  assign status_vector[262] = \<const0> ;
  assign status_vector[261] = \<const0> ;
  assign status_vector[260] = \<const0> ;
  assign status_vector[259] = \<const0> ;
  assign status_vector[258] = \<const1> ;
  assign status_vector[257:256] = \^status_vector [257:256];
  assign status_vector[255] = \<const1> ;
  assign status_vector[254] = \<const0> ;
  assign status_vector[253] = \<const0> ;
  assign status_vector[252] = \<const0> ;
  assign status_vector[251] = \<const0> ;
  assign status_vector[250] = \^status_vector [231];
  assign status_vector[249] = \<const0> ;
  assign status_vector[248] = \<const0> ;
  assign status_vector[247] = \<const0> ;
  assign status_vector[246] = \<const0> ;
  assign status_vector[245] = \<const0> ;
  assign status_vector[244] = \<const0> ;
  assign status_vector[243] = \<const0> ;
  assign status_vector[242] = \<const0> ;
  assign status_vector[241] = \<const0> ;
  assign status_vector[240] = \<const1> ;
  assign status_vector[239] = \<const0> ;
  assign status_vector[238] = \<const0> ;
  assign status_vector[237] = \<const0> ;
  assign status_vector[236] = \<const0> ;
  assign status_vector[235] = \<const0> ;
  assign status_vector[234] = \<const0> ;
  assign status_vector[233] = \<const0> ;
  assign status_vector[232] = \<const0> ;
  assign status_vector[231] = \^status_vector [231];
  assign status_vector[230] = \<const0> ;
  assign status_vector[229] = \<const0> ;
  assign status_vector[228] = \<const0> ;
  assign status_vector[227] = \<const0> ;
  assign status_vector[226] = \^status_vector [226];
  assign status_vector[225] = \<const0> ;
  assign status_vector[224] = \<const0> ;
  assign status_vector[223] = \^status_vector [223];
  assign status_vector[222] = \<const0> ;
  assign status_vector[221] = \<const0> ;
  assign status_vector[220] = \<const0> ;
  assign status_vector[219] = \<const0> ;
  assign status_vector[218] = \<const0> ;
  assign status_vector[217] = \<const0> ;
  assign status_vector[216] = \<const0> ;
  assign status_vector[215] = \<const0> ;
  assign status_vector[214] = \<const0> ;
  assign status_vector[213] = \<const0> ;
  assign status_vector[212] = \<const0> ;
  assign status_vector[211] = \<const0> ;
  assign status_vector[210] = \<const0> ;
  assign status_vector[209] = \<const0> ;
  assign status_vector[208] = \<const0> ;
  assign status_vector[207] = \<const0> ;
  assign status_vector[206] = \<const1> ;
  assign status_vector[205] = \<const1> ;
  assign status_vector[204] = \<const0> ;
  assign status_vector[203] = \<const0> ;
  assign status_vector[202] = \<const0> ;
  assign status_vector[201] = \<const0> ;
  assign status_vector[200] = \<const0> ;
  assign status_vector[199] = \<const0> ;
  assign status_vector[198] = \<const0> ;
  assign status_vector[197] = \<const0> ;
  assign status_vector[196] = \<const0> ;
  assign status_vector[195] = \<const0> ;
  assign status_vector[194] = \<const0> ;
  assign status_vector[193] = \<const1> ;
  assign status_vector[192] = \<const0> ;
  assign status_vector[191] = \<const0> ;
  assign status_vector[190] = \<const0> ;
  assign status_vector[189] = \<const0> ;
  assign status_vector[188] = \<const0> ;
  assign status_vector[187] = \<const0> ;
  assign status_vector[186] = \<const0> ;
  assign status_vector[185] = \<const0> ;
  assign status_vector[184] = \<const0> ;
  assign status_vector[183] = \<const0> ;
  assign status_vector[182] = \<const0> ;
  assign status_vector[181] = \<const0> ;
  assign status_vector[180] = \<const0> ;
  assign status_vector[179] = \<const0> ;
  assign status_vector[178] = \<const0> ;
  assign status_vector[177] = \<const0> ;
  assign status_vector[176] = \<const0> ;
  assign status_vector[175] = \<const0> ;
  assign status_vector[174] = \<const0> ;
  assign status_vector[173] = \<const0> ;
  assign status_vector[172] = \<const0> ;
  assign status_vector[171] = \<const0> ;
  assign status_vector[170] = \<const0> ;
  assign status_vector[169] = \<const0> ;
  assign status_vector[168] = \<const0> ;
  assign status_vector[167] = \<const0> ;
  assign status_vector[166] = \<const0> ;
  assign status_vector[165] = \<const0> ;
  assign status_vector[164] = \<const0> ;
  assign status_vector[163] = \<const0> ;
  assign status_vector[162] = \<const0> ;
  assign status_vector[161] = \<const0> ;
  assign status_vector[160] = \<const0> ;
  assign status_vector[159] = \<const0> ;
  assign status_vector[158] = \<const0> ;
  assign status_vector[157] = \<const0> ;
  assign status_vector[156] = \<const0> ;
  assign status_vector[155] = \<const0> ;
  assign status_vector[154] = \<const0> ;
  assign status_vector[153] = \<const0> ;
  assign status_vector[152] = \<const0> ;
  assign status_vector[151] = \<const0> ;
  assign status_vector[150] = \<const0> ;
  assign status_vector[149] = \<const0> ;
  assign status_vector[148] = \<const0> ;
  assign status_vector[147] = \<const0> ;
  assign status_vector[146] = \<const0> ;
  assign status_vector[145] = \<const0> ;
  assign status_vector[144] = \<const0> ;
  assign status_vector[143] = \<const0> ;
  assign status_vector[142] = \<const0> ;
  assign status_vector[141] = \<const0> ;
  assign status_vector[140] = \<const0> ;
  assign status_vector[139] = \<const0> ;
  assign status_vector[138] = \<const0> ;
  assign status_vector[137] = \<const0> ;
  assign status_vector[136] = \<const0> ;
  assign status_vector[135] = \<const0> ;
  assign status_vector[134] = \<const0> ;
  assign status_vector[133] = \<const0> ;
  assign status_vector[132] = \<const0> ;
  assign status_vector[131] = \<const0> ;
  assign status_vector[130] = \<const0> ;
  assign status_vector[129] = \<const0> ;
  assign status_vector[128] = \<const0> ;
  assign status_vector[127] = \<const0> ;
  assign status_vector[126] = \<const0> ;
  assign status_vector[125] = \<const0> ;
  assign status_vector[124] = \<const0> ;
  assign status_vector[123] = \<const0> ;
  assign status_vector[122] = \<const0> ;
  assign status_vector[121] = \<const0> ;
  assign status_vector[120] = \<const0> ;
  assign status_vector[119] = \<const0> ;
  assign status_vector[118] = \<const0> ;
  assign status_vector[117] = \<const0> ;
  assign status_vector[116] = \<const0> ;
  assign status_vector[115] = \<const0> ;
  assign status_vector[114] = \<const0> ;
  assign status_vector[113] = \<const0> ;
  assign status_vector[112] = \<const0> ;
  assign status_vector[111] = \<const0> ;
  assign status_vector[110] = \<const0> ;
  assign status_vector[109] = \<const0> ;
  assign status_vector[108] = \<const0> ;
  assign status_vector[107] = \<const0> ;
  assign status_vector[106] = \<const0> ;
  assign status_vector[105] = \<const0> ;
  assign status_vector[104] = \<const0> ;
  assign status_vector[103] = \<const0> ;
  assign status_vector[102] = \<const0> ;
  assign status_vector[101] = \<const0> ;
  assign status_vector[100] = \<const0> ;
  assign status_vector[99] = \<const0> ;
  assign status_vector[98] = \<const0> ;
  assign status_vector[97] = \<const0> ;
  assign status_vector[96] = \<const0> ;
  assign status_vector[95] = \<const0> ;
  assign status_vector[94] = \<const0> ;
  assign status_vector[93] = \<const0> ;
  assign status_vector[92] = \<const0> ;
  assign status_vector[91] = \<const0> ;
  assign status_vector[90] = \<const0> ;
  assign status_vector[89] = \<const0> ;
  assign status_vector[88] = \<const0> ;
  assign status_vector[87] = \<const0> ;
  assign status_vector[86] = \<const0> ;
  assign status_vector[85] = \<const0> ;
  assign status_vector[84] = \<const0> ;
  assign status_vector[83] = \<const0> ;
  assign status_vector[82] = \<const0> ;
  assign status_vector[81] = \<const0> ;
  assign status_vector[80] = \<const0> ;
  assign status_vector[79] = \<const0> ;
  assign status_vector[78] = \<const0> ;
  assign status_vector[77] = \<const0> ;
  assign status_vector[76] = \<const0> ;
  assign status_vector[75] = \<const0> ;
  assign status_vector[74] = \<const0> ;
  assign status_vector[73] = \<const0> ;
  assign status_vector[72] = \<const0> ;
  assign status_vector[71] = \<const0> ;
  assign status_vector[70] = \<const0> ;
  assign status_vector[69] = \<const0> ;
  assign status_vector[68] = \<const0> ;
  assign status_vector[67] = \<const0> ;
  assign status_vector[66] = \<const0> ;
  assign status_vector[65] = \<const0> ;
  assign status_vector[64] = \<const0> ;
  assign status_vector[63] = \<const0> ;
  assign status_vector[62] = \<const0> ;
  assign status_vector[61] = \<const0> ;
  assign status_vector[60] = \<const0> ;
  assign status_vector[59] = \<const0> ;
  assign status_vector[58] = \<const0> ;
  assign status_vector[57] = \<const0> ;
  assign status_vector[56] = \<const0> ;
  assign status_vector[55] = \<const0> ;
  assign status_vector[54] = \<const0> ;
  assign status_vector[53] = \<const0> ;
  assign status_vector[52] = \<const0> ;
  assign status_vector[51] = \<const0> ;
  assign status_vector[50] = \<const0> ;
  assign status_vector[49] = \<const0> ;
  assign status_vector[48] = \^status_vector [48];
  assign status_vector[47] = \<const1> ;
  assign status_vector[46] = \<const0> ;
  assign status_vector[45] = \<const1> ;
  assign status_vector[44] = \<const1> ;
  assign status_vector[43] = \<const0> ;
  assign status_vector[42] = \<const0> ;
  assign status_vector[41] = \<const1> ;
  assign status_vector[40] = \<const1> ;
  assign status_vector[39:37] = \^status_vector [39:37];
  assign status_vector[36] = \<const0> ;
  assign status_vector[35] = \<const0> ;
  assign status_vector[34] = \<const0> ;
  assign status_vector[33] = \<const0> ;
  assign status_vector[32] = \<const1> ;
  assign status_vector[31] = \<const0> ;
  assign status_vector[30] = \<const0> ;
  assign status_vector[29] = \<const0> ;
  assign status_vector[28] = \<const0> ;
  assign status_vector[27] = \<const0> ;
  assign status_vector[26] = \<const0> ;
  assign status_vector[25] = \<const0> ;
  assign status_vector[24] = \<const0> ;
  assign status_vector[23] = \<const0> ;
  assign status_vector[22] = \<const0> ;
  assign status_vector[21] = \<const0> ;
  assign status_vector[20] = \<const0> ;
  assign status_vector[19] = \<const0> ;
  assign status_vector[18] = \^status_vector [18];
  assign status_vector[17] = \<const0> ;
  assign status_vector[16] = \<const0> ;
  assign status_vector[15] = \^status_vector [15];
  assign status_vector[14] = \<const0> ;
  assign status_vector[13] = \<const0> ;
  assign status_vector[12] = \<const0> ;
  assign status_vector[11] = \<const0> ;
  assign status_vector[10] = \<const0> ;
  assign status_vector[9] = \<const0> ;
  assign status_vector[8] = \<const0> ;
  assign status_vector[7] = \<const0> ;
  assign status_vector[6] = \<const0> ;
  assign status_vector[5] = \<const0> ;
  assign status_vector[4] = \<const0> ;
  assign status_vector[3] = \<const0> ;
  assign status_vector[2] = \<const0> ;
  assign status_vector[1] = \<const0> ;
  assign status_vector[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst areset_txusrclk2_sync_i
       (.areset_coreclk(areset_coreclk),
        .areset_txusrclk2(areset_txusrclk2),
        .txusrclk2(txusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer block_lock_sync_i
       (.D(rx_resetdone),
        .core_in_testmode_coreclk(core_in_testmode_coreclk),
        .core_status(\^core_status ),
        .coreclk(coreclk),
        .master_watchdog0(master_watchdog0),
        .tx_resetdone(tx_resetdone));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_0 cable_pull_coreclk_sync_i
       (.D(cable_pull),
        .cable_pull_coreclk_sync(cable_pull_coreclk_sync),
        .cable_pull_falling_reg(cable_pull_coreclk_sync_i_n_2),
        .cable_pull_reg(cable_pull_reg),
        .cable_pull_rising_reg(cable_pull_coreclk_sync_i_n_1),
        .coreclk(coreclk));
  FDRE #(
    .INIT(1'b0)) 
    cable_pull_falling_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_pull_coreclk_sync_i_n_2),
        .Q(cable_pull_falling),
        .R(areset_coreclk));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_cable_pull_logic cable_pull_logic_i
       (.AS(pma_resetout_rising),
        .CLK(rxrecclk_out),
        .D({rxdata_out[56],rxdata_out[57],rxdata_out[58],rxdata_out[59]}),
        .SS(gt0_rxgearboxslip_i),
        .areset_rxusrclk2(areset_rxusrclk2),
        .cable_is_pulled(cable_is_pulled),
        .cable_pull_falling(cable_pull_falling),
        .cable_pull_rising(cable_pull_rising),
        .coreclk(coreclk),
        .gt0_gtrxreset_c(gt0_gtrxreset_c),
        .gt0_rxresetdone_i_reg_rxusrclk2(gt0_rxresetdone_i_reg_rxusrclk2),
        .gtrxreset_coreclk(gtrxreset_coreclk),
        .master_watchdog_barking_reg(master_watchdog_barking_reg_n_0),
        .pma_resetout_rising_rxusrclk2(pma_resetout_rising_rxusrclk2),
        .signal_detect_coreclk(signal_detect_coreclk));
  FDRE cable_pull_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_pull_coreclk_sync),
        .Q(cable_pull_reg),
        .R(areset_coreclk));
  FDRE #(
    .INIT(1'b0)) 
    cable_pull_rising_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_pull_coreclk_sync_i_n_1),
        .Q(cable_pull_rising),
        .R(areset_coreclk));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_1 core_in_testmode_sync_i
       (.D(core_in_testmode),
        .core_in_testmode_coreclk(core_in_testmode_coreclk),
        .coreclk(coreclk));
  FDRE gt0_gtrxreset_i_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(gt0_gtrxreset_c),
        .Q(gt0_gtrxreset_i),
        .R(1'b0));
  FDRE gt0_gttxreset_i_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(gt0_gttxreset_c),
        .Q(gt0_gttxreset_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    gt0_rxbufreset_i_reg
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(gt0_rxbufreset_i0),
        .Q(gt0_rxbufreset_i),
        .R(1'b0));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_2 gt0_rxresetdone_i_reg_rxusrclk2_sync_i
       (.CLK(rxrecclk_out),
        .D(gt0_rxresetdone_reg_dup),
        .gt0_rxbufreset_i0(gt0_rxbufreset_i0),
        .gt0_rxresetdone_i_reg_rxusrclk2(gt0_rxresetdone_i_reg_rxusrclk2),
        .rxbufstatus_out(rxbufstatus_out));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_3 gt0_rxresetdone_i_sync_i
       (.D(rx_resetdone),
        .coreclk(coreclk),
        .gt0_rxresetdone_reg1_reg(gt0_rxresetdone_reg1));
  FDRE #(
    .INIT(1'b0)) 
    gt0_rxresetdone_reg1_reg
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(gt0_rxresetdone_reg),
        .Q(gt0_rxresetdone_reg1),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    gt0_rxresetdone_reg_dup_reg
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(gt0_rxresetdone_reg_reg0),
        .Q(gt0_rxresetdone_reg_dup),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    gt0_rxresetdone_reg_reg
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(gt0_rxresetdone_reg_reg0),
        .Q(gt0_rxresetdone_reg),
        .R(1'b0));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_4 gt0_rxresetdone_reg_sync_i
       (.D(gt0_rxresetdone_reg),
        .gt0_txresetdone_reg(gt0_txresetdone_reg),
        .resetdone(resetdone_txusrclk2),
        .txusrclk2(txusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_5 gt0_txresetdone_i_sync_i
       (.D(gt0_txresetdone_reg1),
        .coreclk(coreclk),
        .tx_resetdone(tx_resetdone));
  FDRE #(
    .INIT(1'b0)) 
    gt0_txresetdone_reg1_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt0_txresetdone_reg),
        .Q(gt0_txresetdone_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    gt0_txresetdone_reg_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt0_txresetdone_reg0),
        .Q(gt0_txresetdone_reg),
        .R(1'b0));
  FDRE \gt_rxc_d1_reg[0] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxheader_out[1]),
        .Q(gt_rxc_d1[0]),
        .R(1'b0));
  FDRE \gt_rxc_d1_reg[1] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxheader_out[0]),
        .Q(gt_rxc_d1[1]),
        .R(1'b0));
  FDRE \gt_rxc_d1_reg[2] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdatavalid_out),
        .Q(gt_rxc_d1[2]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[0] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[63]),
        .Q(gt_rxd_d1[0]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[10] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[53]),
        .Q(gt_rxd_d1[10]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[11] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[52]),
        .Q(gt_rxd_d1[11]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[12] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[51]),
        .Q(gt_rxd_d1[12]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[13] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[50]),
        .Q(gt_rxd_d1[13]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[14] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[49]),
        .Q(gt_rxd_d1[14]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[15] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[48]),
        .Q(gt_rxd_d1[15]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[16] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[47]),
        .Q(gt_rxd_d1[16]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[17] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[46]),
        .Q(gt_rxd_d1[17]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[18] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[45]),
        .Q(gt_rxd_d1[18]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[19] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[44]),
        .Q(gt_rxd_d1[19]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[1] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[62]),
        .Q(gt_rxd_d1[1]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[20] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[43]),
        .Q(gt_rxd_d1[20]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[21] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[42]),
        .Q(gt_rxd_d1[21]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[22] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[41]),
        .Q(gt_rxd_d1[22]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[23] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[40]),
        .Q(gt_rxd_d1[23]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[24] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[39]),
        .Q(gt_rxd_d1[24]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[25] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[38]),
        .Q(gt_rxd_d1[25]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[26] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[37]),
        .Q(gt_rxd_d1[26]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[27] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[36]),
        .Q(gt_rxd_d1[27]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[28] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[35]),
        .Q(gt_rxd_d1[28]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[29] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[34]),
        .Q(gt_rxd_d1[29]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[2] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[61]),
        .Q(gt_rxd_d1[2]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[30] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[33]),
        .Q(gt_rxd_d1[30]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[31] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[32]),
        .Q(gt_rxd_d1[31]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[32] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[31]),
        .Q(gt_rxd_d1[32]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[33] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[30]),
        .Q(gt_rxd_d1[33]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[34] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[29]),
        .Q(gt_rxd_d1[34]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[35] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[28]),
        .Q(gt_rxd_d1[35]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[36] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[27]),
        .Q(gt_rxd_d1[36]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[37] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[26]),
        .Q(gt_rxd_d1[37]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[38] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[25]),
        .Q(gt_rxd_d1[38]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[39] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[24]),
        .Q(gt_rxd_d1[39]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[3] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[60]),
        .Q(gt_rxd_d1[3]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[40] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[23]),
        .Q(gt_rxd_d1[40]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[41] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[22]),
        .Q(gt_rxd_d1[41]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[42] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[21]),
        .Q(gt_rxd_d1[42]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[43] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[20]),
        .Q(gt_rxd_d1[43]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[44] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[19]),
        .Q(gt_rxd_d1[44]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[45] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[18]),
        .Q(gt_rxd_d1[45]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[46] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[17]),
        .Q(gt_rxd_d1[46]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[47] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[16]),
        .Q(gt_rxd_d1[47]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[48] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[15]),
        .Q(gt_rxd_d1[48]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[49] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[14]),
        .Q(gt_rxd_d1[49]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[4] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[59]),
        .Q(gt_rxd_d1[4]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[50] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[13]),
        .Q(gt_rxd_d1[50]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[51] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[12]),
        .Q(gt_rxd_d1[51]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[52] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[11]),
        .Q(gt_rxd_d1[52]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[53] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[10]),
        .Q(gt_rxd_d1[53]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[54] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[9]),
        .Q(gt_rxd_d1[54]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[55] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[8]),
        .Q(gt_rxd_d1[55]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[56] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[7]),
        .Q(gt_rxd_d1[56]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[57] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[6]),
        .Q(gt_rxd_d1[57]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[58] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[5]),
        .Q(gt_rxd_d1[58]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[59] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[4]),
        .Q(gt_rxd_d1[59]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[5] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[58]),
        .Q(gt_rxd_d1[5]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[60] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[3]),
        .Q(gt_rxd_d1[60]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[61] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[2]),
        .Q(gt_rxd_d1[61]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[62] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[1]),
        .Q(gt_rxd_d1[62]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[63] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[0]),
        .Q(gt_rxd_d1[63]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[6] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[57]),
        .Q(gt_rxd_d1[6]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[7] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[56]),
        .Q(gt_rxd_d1[7]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[8] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[55]),
        .Q(gt_rxd_d1[8]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[9] 
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(rxdata_out[54]),
        .Q(gt_rxd_d1[9]),
        .R(1'b0));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_6 gtrxreset_coreclk_sync_i
       (.coreclk(coreclk),
        .gtrxreset(gtrxreset),
        .gtrxreset_coreclk(gtrxreset_coreclk));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_7 gttxreset_coreclk_sync_i
       (.AS(pma_resetout_rising),
        .coreclk(coreclk),
        .gt0_gttxreset_c(gt0_gttxreset_c),
        .gttxreset(gttxreset),
        .reset_tx_bufg_gt_reg(reset_tx_bufg_gt_reg),
        .reset_tx_bufg_gt_sig(reset_tx_bufg_gt_sig));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_10 
       (.I0(master_watchdog_reg[0]),
        .O(\master_watchdog[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_3 
       (.I0(master_watchdog_reg[7]),
        .O(\master_watchdog[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_4 
       (.I0(master_watchdog_reg[6]),
        .O(\master_watchdog[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_5 
       (.I0(master_watchdog_reg[5]),
        .O(\master_watchdog[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_6 
       (.I0(master_watchdog_reg[4]),
        .O(\master_watchdog[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_7 
       (.I0(master_watchdog_reg[3]),
        .O(\master_watchdog[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_8 
       (.I0(master_watchdog_reg[2]),
        .O(\master_watchdog[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_9 
       (.I0(master_watchdog_reg[1]),
        .O(\master_watchdog[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_2 
       (.I0(master_watchdog_reg[23]),
        .O(\master_watchdog[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_3 
       (.I0(master_watchdog_reg[22]),
        .O(\master_watchdog[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_4 
       (.I0(master_watchdog_reg[21]),
        .O(\master_watchdog[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_5 
       (.I0(master_watchdog_reg[20]),
        .O(\master_watchdog[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_6 
       (.I0(master_watchdog_reg[19]),
        .O(\master_watchdog[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_7 
       (.I0(master_watchdog_reg[18]),
        .O(\master_watchdog[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_8 
       (.I0(master_watchdog_reg[17]),
        .O(\master_watchdog[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_9 
       (.I0(master_watchdog_reg[16]),
        .O(\master_watchdog[16]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_2 
       (.I0(master_watchdog_reg[28]),
        .O(\master_watchdog[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_3 
       (.I0(master_watchdog_reg[27]),
        .O(\master_watchdog[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_4 
       (.I0(master_watchdog_reg[26]),
        .O(\master_watchdog[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_5 
       (.I0(master_watchdog_reg[25]),
        .O(\master_watchdog[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_6 
       (.I0(master_watchdog_reg[24]),
        .O(\master_watchdog[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_2 
       (.I0(master_watchdog_reg[15]),
        .O(\master_watchdog[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_3 
       (.I0(master_watchdog_reg[14]),
        .O(\master_watchdog[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_4 
       (.I0(master_watchdog_reg[13]),
        .O(\master_watchdog[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_5 
       (.I0(master_watchdog_reg[12]),
        .O(\master_watchdog[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_6 
       (.I0(master_watchdog_reg[11]),
        .O(\master_watchdog[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_7 
       (.I0(master_watchdog_reg[10]),
        .O(\master_watchdog[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_8 
       (.I0(master_watchdog_reg[9]),
        .O(\master_watchdog[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_9 
       (.I0(master_watchdog_reg[8]),
        .O(\master_watchdog[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    master_watchdog_barking_i_1
       (.I0(master_watchdog_barking_i_2_n_0),
        .I1(master_watchdog_barking_i_3_n_0),
        .I2(master_watchdog_barking_i_4_n_0),
        .I3(master_watchdog_barking_i_5_n_0),
        .I4(master_watchdog_barking_i_6_n_0),
        .O(master_watchdog_barking_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_2
       (.I0(master_watchdog_reg[25]),
        .I1(master_watchdog_reg[26]),
        .I2(master_watchdog_reg[23]),
        .I3(master_watchdog_reg[24]),
        .I4(master_watchdog_reg[28]),
        .I5(master_watchdog_reg[27]),
        .O(master_watchdog_barking_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_3
       (.I0(master_watchdog_reg[19]),
        .I1(master_watchdog_reg[20]),
        .I2(master_watchdog_reg[17]),
        .I3(master_watchdog_reg[18]),
        .I4(master_watchdog_reg[22]),
        .I5(master_watchdog_reg[21]),
        .O(master_watchdog_barking_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_4
       (.I0(master_watchdog_reg[13]),
        .I1(master_watchdog_reg[14]),
        .I2(master_watchdog_reg[11]),
        .I3(master_watchdog_reg[12]),
        .I4(master_watchdog_reg[16]),
        .I5(master_watchdog_reg[15]),
        .O(master_watchdog_barking_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_5
       (.I0(master_watchdog_reg[7]),
        .I1(master_watchdog_reg[8]),
        .I2(master_watchdog_reg[5]),
        .I3(master_watchdog_reg[6]),
        .I4(master_watchdog_reg[10]),
        .I5(master_watchdog_reg[9]),
        .O(master_watchdog_barking_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    master_watchdog_barking_i_6
       (.I0(master_watchdog_reg[0]),
        .I1(master_watchdog_reg[1]),
        .I2(master_watchdog_reg[2]),
        .I3(master_watchdog_reg[4]),
        .I4(master_watchdog_reg[3]),
        .O(master_watchdog_barking_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    master_watchdog_barking_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(master_watchdog_barking_i_1_n_0),
        .Q(master_watchdog_barking_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_15 ),
        .Q(master_watchdog_reg[0]),
        .R(master_watchdog0));
  CARRY8 \master_watchdog_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[0]_i_2_n_0 ,\master_watchdog_reg[0]_i_2_n_1 ,\master_watchdog_reg[0]_i_2_n_2 ,\master_watchdog_reg[0]_i_2_n_3 ,\NLW_master_watchdog_reg[0]_i_2_CO_UNCONNECTED [3],\master_watchdog_reg[0]_i_2_n_5 ,\master_watchdog_reg[0]_i_2_n_6 ,\master_watchdog_reg[0]_i_2_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[0]_i_2_n_8 ,\master_watchdog_reg[0]_i_2_n_9 ,\master_watchdog_reg[0]_i_2_n_10 ,\master_watchdog_reg[0]_i_2_n_11 ,\master_watchdog_reg[0]_i_2_n_12 ,\master_watchdog_reg[0]_i_2_n_13 ,\master_watchdog_reg[0]_i_2_n_14 ,\master_watchdog_reg[0]_i_2_n_15 }),
        .S({\master_watchdog[0]_i_3_n_0 ,\master_watchdog[0]_i_4_n_0 ,\master_watchdog[0]_i_5_n_0 ,\master_watchdog[0]_i_6_n_0 ,\master_watchdog[0]_i_7_n_0 ,\master_watchdog[0]_i_8_n_0 ,\master_watchdog[0]_i_9_n_0 ,\master_watchdog[0]_i_10_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[10] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_13 ),
        .Q(master_watchdog_reg[10]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[11] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_12 ),
        .Q(master_watchdog_reg[11]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[12] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_11 ),
        .Q(master_watchdog_reg[12]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[13] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_10 ),
        .Q(master_watchdog_reg[13]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[14] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_9 ),
        .Q(master_watchdog_reg[14]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[15] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_8 ),
        .Q(master_watchdog_reg[15]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[16] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_15 ),
        .Q(master_watchdog_reg[16]),
        .R(master_watchdog0));
  CARRY8 \master_watchdog_reg[16]_i_1 
       (.CI(\master_watchdog_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[16]_i_1_n_0 ,\master_watchdog_reg[16]_i_1_n_1 ,\master_watchdog_reg[16]_i_1_n_2 ,\master_watchdog_reg[16]_i_1_n_3 ,\NLW_master_watchdog_reg[16]_i_1_CO_UNCONNECTED [3],\master_watchdog_reg[16]_i_1_n_5 ,\master_watchdog_reg[16]_i_1_n_6 ,\master_watchdog_reg[16]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[16]_i_1_n_8 ,\master_watchdog_reg[16]_i_1_n_9 ,\master_watchdog_reg[16]_i_1_n_10 ,\master_watchdog_reg[16]_i_1_n_11 ,\master_watchdog_reg[16]_i_1_n_12 ,\master_watchdog_reg[16]_i_1_n_13 ,\master_watchdog_reg[16]_i_1_n_14 ,\master_watchdog_reg[16]_i_1_n_15 }),
        .S({\master_watchdog[16]_i_2_n_0 ,\master_watchdog[16]_i_3_n_0 ,\master_watchdog[16]_i_4_n_0 ,\master_watchdog[16]_i_5_n_0 ,\master_watchdog[16]_i_6_n_0 ,\master_watchdog[16]_i_7_n_0 ,\master_watchdog[16]_i_8_n_0 ,\master_watchdog[16]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[17] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_14 ),
        .Q(master_watchdog_reg[17]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[18] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_13 ),
        .Q(master_watchdog_reg[18]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[19] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_12 ),
        .Q(master_watchdog_reg[19]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_14 ),
        .Q(master_watchdog_reg[1]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[20] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_11 ),
        .Q(master_watchdog_reg[20]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[21] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_10 ),
        .Q(master_watchdog_reg[21]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[22] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_9 ),
        .Q(master_watchdog_reg[22]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[23] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_8 ),
        .Q(master_watchdog_reg[23]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[24] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_15 ),
        .Q(master_watchdog_reg[24]),
        .R(master_watchdog0));
  CARRY8 \master_watchdog_reg[24]_i_1 
       (.CI(\master_watchdog_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_master_watchdog_reg[24]_i_1_CO_UNCONNECTED [7:3],\master_watchdog_reg[24]_i_1_n_5 ,\master_watchdog_reg[24]_i_1_n_6 ,\master_watchdog_reg[24]_i_1_n_7 }),
        .DI({\NLW_master_watchdog_reg[24]_i_1_DI_UNCONNECTED [7:5],1'b0,1'b1,1'b1,1'b1,1'b1}),
        .O({\NLW_master_watchdog_reg[24]_i_1_O_UNCONNECTED [7:5],\master_watchdog_reg[24]_i_1_n_11 ,\master_watchdog_reg[24]_i_1_n_12 ,\master_watchdog_reg[24]_i_1_n_13 ,\master_watchdog_reg[24]_i_1_n_14 ,\master_watchdog_reg[24]_i_1_n_15 }),
        .S({\NLW_master_watchdog_reg[24]_i_1_S_UNCONNECTED [7:5],\master_watchdog[24]_i_2_n_0 ,\master_watchdog[24]_i_3_n_0 ,\master_watchdog[24]_i_4_n_0 ,\master_watchdog[24]_i_5_n_0 ,\master_watchdog[24]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[25] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_14 ),
        .Q(master_watchdog_reg[25]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[26] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_13 ),
        .Q(master_watchdog_reg[26]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[27] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_12 ),
        .Q(master_watchdog_reg[27]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[28] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_11 ),
        .Q(master_watchdog_reg[28]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_13 ),
        .Q(master_watchdog_reg[2]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_12 ),
        .Q(master_watchdog_reg[3]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_11 ),
        .Q(master_watchdog_reg[4]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_10 ),
        .Q(master_watchdog_reg[5]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_9 ),
        .Q(master_watchdog_reg[6]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_8 ),
        .Q(master_watchdog_reg[7]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[8] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_15 ),
        .Q(master_watchdog_reg[8]),
        .S(master_watchdog0));
  CARRY8 \master_watchdog_reg[8]_i_1 
       (.CI(\master_watchdog_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[8]_i_1_n_0 ,\master_watchdog_reg[8]_i_1_n_1 ,\master_watchdog_reg[8]_i_1_n_2 ,\master_watchdog_reg[8]_i_1_n_3 ,\NLW_master_watchdog_reg[8]_i_1_CO_UNCONNECTED [3],\master_watchdog_reg[8]_i_1_n_5 ,\master_watchdog_reg[8]_i_1_n_6 ,\master_watchdog_reg[8]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[8]_i_1_n_8 ,\master_watchdog_reg[8]_i_1_n_9 ,\master_watchdog_reg[8]_i_1_n_10 ,\master_watchdog_reg[8]_i_1_n_11 ,\master_watchdog_reg[8]_i_1_n_12 ,\master_watchdog_reg[8]_i_1_n_13 ,\master_watchdog_reg[8]_i_1_n_14 ,\master_watchdog_reg[8]_i_1_n_15 }),
        .S({\master_watchdog[8]_i_2_n_0 ,\master_watchdog[8]_i_3_n_0 ,\master_watchdog[8]_i_4_n_0 ,\master_watchdog[8]_i_5_n_0 ,\master_watchdog[8]_i_6_n_0 ,\master_watchdog[8]_i_7_n_0 ,\master_watchdog[8]_i_8_n_0 ,\master_watchdog[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[9] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_14 ),
        .Q(master_watchdog_reg[9]),
        .R(master_watchdog0));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_8 pcs_resetout_coreclk_sync_i
       (.AS(pcs_resetout_reg_txuserclk2),
        .coreclk(coreclk),
        .pcs_resetout_coreclk_sync(pcs_resetout_coreclk_sync),
        .pcs_resetout_reg(pcs_resetout_reg),
        .pcs_resetout_rising_reg(pcs_resetout_coreclk_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    pcs_resetout_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(pcs_resetout_coreclk_sync),
        .Q(pcs_resetout_reg),
        .R(areset_coreclk));
  FDRE #(
    .INIT(1'b0)) 
    pcs_resetout_reg_txuserclk2_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(configuration_vector[111]),
        .Q(pcs_resetout_reg_txuserclk2),
        .R(areset_txusrclk2));
  FDRE #(
    .INIT(1'b0)) 
    pcs_resetout_rising_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(pcs_resetout_coreclk_sync_i_n_1),
        .Q(pcs_resetout_rising),
        .R(areset_coreclk));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_9 pma_resetout_coreclk_sync_i
       (.AS(pma_resetout_reg_txuserclk2),
        .coreclk(coreclk),
        .pma_resetout_coreclk_sync(pma_resetout_coreclk_sync),
        .pma_resetout_reg(pma_resetout_reg),
        .pma_resetout_rising_reg(pma_resetout_coreclk_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    pma_resetout_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(pma_resetout_coreclk_sync),
        .Q(pma_resetout_reg),
        .R(areset_coreclk));
  FDRE #(
    .INIT(1'b0)) 
    pma_resetout_reg_txuserclk2_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(configuration_vector[15]),
        .Q(pma_resetout_reg_txuserclk2),
        .R(areset_txusrclk2));
  FDRE pma_resetout_rising_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(pma_resetout_coreclk_sync_i_n_1),
        .Q(pma_resetout_rising),
        .R(areset_coreclk));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst__parameterized0 qplllock_coreclk_sync_i
       (.AR(rst0),
        .coreclk(coreclk));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst__parameterized0_10 qplllock_rxusrclk2_sync_i
       (.AR(rst0),
        .CLK(rxrecclk_out),
        .gt0_rxresetdone_reg_reg0(gt0_rxresetdone_reg_reg0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .qpll0lock(qpll0lock));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst__parameterized0_11 qplllock_txusrclk2_sync_i
       (.AR(rst0),
        .gt0_txresetdone_reg0(gt0_txresetdone_reg0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .txusrclk2(txusrclk2));
  FDRE #(
    .INIT(1'b0)) 
    reset_tx_bufg_gt_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(reset_tx_bufg_gt_sig),
        .Q(reset_tx_bufg_gt_reg),
        .R(areset_coreclk));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_12 reset_tx_bufg_gt_sync_i
       (.coreclk(coreclk),
        .reset_tx_bufg_gt(reset_tx_bufg_gt),
        .reset_tx_bufg_gt_sig(reset_tx_bufg_gt_sig),
        .txprgdivresetdone_out(txprogdivresetdone));
  FDRE #(
    .INIT(1'b1)) 
    signal_detect_comb_reg
       (.C(rxrecclk_out),
        .CE(1'b1),
        .D(signal_detect_rxusrclk2_sync_i_n_0),
        .Q(signal_detect_comb),
        .R(1'b0));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_13 signal_detect_coreclk_sync_i
       (.coreclk(coreclk),
        .signal_detect(signal_detect),
        .signal_detect_coreclk(signal_detect_coreclk));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_14 signal_detect_rxusrclk2_sync_i
       (.CLK(rxrecclk_out),
        .cable_is_pulled(cable_is_pulled),
        .signal_detect(signal_detect),
        .signal_detect_comb_reg(signal_detect_rxusrclk2_sync_i_n_0));
  (* C_1588 = "0" *) 
  (* C_DP_WIDTH = "64" *) 
  (* C_GTIF_WIDTH = "64" *) 
  (* C_GTTYPE = "2" *) 
  (* C_HAS_AN = "1'b0" *) 
  (* C_HAS_FEC = "1'b0" *) 
  (* C_HAS_MDIO = "1'b0" *) 
  (* C_IS_32BIT = "1'b0" *) 
  (* C_IS_KR = "1'b0" *) 
  (* C_NO_EBUFF = "1'b0" *) 
  (* C_REFCLKRATE = "156" *) 
  (* C_SPEED10_25 = "10" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11 ten_gig_eth_pcs_pma_0_core
       (.an_enable(1'b0),
        .areset_coreclk(1'b0),
        .areset_rxusrclk2(1'b0),
        .cable_pull(cable_pull),
        .clear_rx_prbs_err_count(gt0_clear_rx_prbs_err_count_i),
        .coeff_minus_1(NLW_ten_gig_eth_pcs_pma_0_core_coeff_minus_1_UNCONNECTED[4:0]),
        .coeff_plus_1(NLW_ten_gig_eth_pcs_pma_0_core_coeff_plus_1_UNCONNECTED[4:0]),
        .coeff_zero(NLW_ten_gig_eth_pcs_pma_0_core_coeff_zero_UNCONNECTED[6:0]),
        .configuration_vector({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,configuration_vector[519:516],1'b0,1'b0,1'b0,configuration_vector[512],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,configuration_vector[399:384],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,configuration_vector[245:240],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,configuration_vector[233:176],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,configuration_vector[169:110],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,configuration_vector[16:15],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .core_in_testmode(core_in_testmode),
        .core_status({NLW_ten_gig_eth_pcs_pma_0_core_core_status_UNCONNECTED[7:1],\^core_status }),
        .coreclk(txusrclk2),
        .correction_timer({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .drp_daddr({NLW_ten_gig_eth_pcs_pma_0_core_drp_daddr_UNCONNECTED[15:9],\^core_to_gt_drpaddr ,NLW_ten_gig_eth_pcs_pma_0_core_drp_daddr_UNCONNECTED[7:0]}),
        .drp_den(core_to_gt_drpen),
        .drp_di(NLW_ten_gig_eth_pcs_pma_0_core_drp_di_UNCONNECTED[15:0]),
        .drp_drdy(core_to_gt_drprdy),
        .drp_drpdo(core_to_gt_drpdo),
        .drp_dwe(core_to_gt_drpwe),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .fr_clk(1'b0),
        .gt_latclk(1'b0),
        .gt_progdiv_reset(NLW_ten_gig_eth_pcs_pma_0_core_gt_progdiv_reset_UNCONNECTED),
        .gt_rxc({1'b0,1'b0,1'b0,1'b0,1'b0,gt_rxc_d1}),
        .gt_rxd(gt_rxd_d1),
        .gt_rxstartofseq(1'b0),
        .gt_slip(gt0_rxgearboxslip_i),
        .gt_txc({NLW_ten_gig_eth_pcs_pma_0_core_gt_txc_UNCONNECTED[7:2],gt_txc}),
        .gt_txd(gt_txd),
        .is_eval(NLW_ten_gig_eth_pcs_pma_0_core_is_eval_UNCONNECTED),
        .lfreset(1'b0),
        .loopback_ctrl(NLW_ten_gig_eth_pcs_pma_0_core_loopback_ctrl_UNCONNECTED[2:0]),
        .mdc(1'b0),
        .mdio_in(1'b0),
        .mdio_out(NLW_ten_gig_eth_pcs_pma_0_core_mdio_out_UNCONNECTED),
        .mdio_tri(NLW_ten_gig_eth_pcs_pma_0_core_mdio_tri_UNCONNECTED),
        .pcs_resetout(NLW_ten_gig_eth_pcs_pma_0_core_pcs_resetout_UNCONNECTED),
        .pma_pmd_type(pma_pmd_type),
        .pma_resetout(NLW_ten_gig_eth_pcs_pma_0_core_pma_resetout_UNCONNECTED),
        .prtad({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .reset(txreset_txusrclk2),
        .resetdone(resetdone_txusrclk2),
        .rx_prbs31_en(rx_prbs31_en),
        .rxphy_correction_timer(NLW_ten_gig_eth_pcs_pma_0_core_rxphy_correction_timer_UNCONNECTED[63:0]),
        .rxphy_ns_field(NLW_ten_gig_eth_pcs_pma_0_core_rxphy_ns_field_UNCONNECTED[35:0]),
        .rxphy_s_field(NLW_ten_gig_eth_pcs_pma_0_core_rxphy_s_field_UNCONNECTED[47:0]),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxrecclk_out),
        .signal_detect(signal_detect_comb),
        .sim_speedup_control(1'b0),
        .status_vector({NLW_ten_gig_eth_pcs_pma_0_core_status_vector_UNCONNECTED[447:304],\^status_vector [303:251],\^status_vector [231:227],NLW_ten_gig_eth_pcs_pma_0_core_status_vector_UNCONNECTED[245:227],\^status_vector [226:15],NLW_ten_gig_eth_pcs_pma_0_core_status_vector_UNCONNECTED[14:0]}),
        .systemtimer_ns_field({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .systemtimer_s_field({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .training_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .training_drp_cs(1'b0),
        .training_enable(1'b0),
        .training_ipif_cs(1'b0),
        .training_rdack(NLW_ten_gig_eth_pcs_pma_0_core_training_rdack_UNCONNECTED),
        .training_rddata(NLW_ten_gig_eth_pcs_pma_0_core_training_rddata_UNCONNECTED[15:0]),
        .training_rnw(1'b0),
        .training_wrack(NLW_ten_gig_eth_pcs_pma_0_core_training_wrack_UNCONNECTED),
        .training_wrdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_disable(tx_disable),
        .tx_fault(1'b0),
        .tx_prbs31_en(tx_prbs31_en),
        .txdiffctrl(NLW_ten_gig_eth_pcs_pma_0_core_txdiffctrl_UNCONNECTED[4:0]),
        .txphy_async_gb_latency(NLW_ten_gig_eth_pcs_pma_0_core_txphy_async_gb_latency_UNCONNECTED[15:0]),
        .txreset_txusrclk2(1'b0),
        .txusrclk2(1'b0),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
  (* CHECK_LICENSE_TYPE = "ten_gig_eth_pcs_pma_0_gt,ten_gig_eth_pcs_pma_0_gt_gtwizard_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "ten_gig_eth_pcs_pma_0_gt_gtwizard_top,Vivado 2017.4" *) 
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_gt ten_gig_eth_pcs_pma_0_gt_i
       (.cpllpd_in(1'b1),
        .dmonitorout_out(NLW_ten_gig_eth_pcs_pma_0_gt_i_dmonitorout_out_UNCONNECTED[16:0]),
        .drpaddr_in(gt_drpaddr[8:0]),
        .drpclk_in(dclk),
        .drpdi_in(gt_drpdi),
        .drpdo_out(gt_drpdo),
        .drpen_in(gt_drpen),
        .drprdy_out(gt_drprdy),
        .drpwe_in(gt_drpwe),
        .eyescandataerror_out(NLW_ten_gig_eth_pcs_pma_0_gt_i_eyescandataerror_out_UNCONNECTED[0]),
        .eyescanreset_in(1'b0),
        .eyescantrigger_in(1'b0),
        .gthrxn_in(rxn),
        .gthrxp_in(rxp),
        .gthtxn_out(txn),
        .gthtxp_out(txp),
        .gtpowergood_out(NLW_ten_gig_eth_pcs_pma_0_gt_i_gtpowergood_out_UNCONNECTED[0]),
        .gtwiz_reset_all_in(areset),
        .gtwiz_reset_clk_freerun_in(dclk),
        .gtwiz_reset_qpll0lock_in(qpll0lock),
        .gtwiz_reset_qpll0reset_out(qpll0reset),
        .gtwiz_reset_rx_cdr_stable_out(NLW_ten_gig_eth_pcs_pma_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gt0_gtrxreset_i),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(1'b0),
        .gtwiz_reset_tx_datapath_in(gt0_gttxreset_i),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .loopback_in({1'b0,configuration_vector[0],1'b0}),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0clk_in(qpll0outclk),
        .qpll0refclk_in(qpll0outrefclk),
        .qpll1clk_in(1'b0),
        .qpll1refclk_in(1'b0),
        .rxbufreset_in(gt0_rxbufreset_i),
        .rxbufstatus_out({rxbufstatus_out,NLW_ten_gig_eth_pcs_pma_0_gt_i_rxbufstatus_out_UNCONNECTED[1:0]}),
        .rxcdrhold_in(1'b0),
        .rxcdrlock_out(NLW_ten_gig_eth_pcs_pma_0_gt_i_rxcdrlock_out_UNCONNECTED[0]),
        .rxdata_out({NLW_ten_gig_eth_pcs_pma_0_gt_i_rxdata_out_UNCONNECTED[127:64],rxdata_out}),
        .rxdatavalid_out({NLW_ten_gig_eth_pcs_pma_0_gt_i_rxdatavalid_out_UNCONNECTED[1],rxdatavalid_out}),
        .rxdfelpmreset_in(1'b0),
        .rxgearboxslip_in(gt0_rxgearboxslip_i),
        .rxheader_out({NLW_ten_gig_eth_pcs_pma_0_gt_i_rxheader_out_UNCONNECTED[5:2],rxheader_out}),
        .rxheadervalid_out({NLW_ten_gig_eth_pcs_pma_0_gt_i_rxheadervalid_out_UNCONNECTED[1],rxheadervalid_out}),
        .rxlatclk_in(1'b0),
        .rxlpmen_in(1'b0),
        .rxoutclk_out(rxoutclk),
        .rxpcsreset_in(pcs_resetout_rising),
        .rxpd_in({1'b0,1'b0}),
        .rxpmareset_in(1'b0),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(1'b0),
        .rxprbscntreset_in(gt0_clear_rx_prbs_err_count_i),
        .rxprbserr_out(NLW_ten_gig_eth_pcs_pma_0_gt_i_rxprbserr_out_UNCONNECTED[0]),
        .rxprbslocked_out(NLW_ten_gig_eth_pcs_pma_0_gt_i_rxprbslocked_out_UNCONNECTED[0]),
        .rxprbssel_in({1'b0,rx_prbs31_en,1'b0,rx_prbs31_en}),
        .rxprgdivresetdone_out(rxprogdivresetdone),
        .rxrate_in({1'b0,1'b0,1'b0}),
        .rxstartofseq_out(NLW_ten_gig_eth_pcs_pma_0_gt_i_rxstartofseq_out_UNCONNECTED[1:0]),
        .rxusrclk2_in(rxrecclk_out),
        .rxusrclk_in(rxusrclk_in),
        .txbufstatus_out(NLW_ten_gig_eth_pcs_pma_0_gt_i_txbufstatus_out_UNCONNECTED[1:0]),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt_txd[0],gt_txd[1],gt_txd[2],gt_txd[3],gt_txd[4],gt_txd[5],gt_txd[6],gt_txd[7],gt_txd[8],gt_txd[9],gt_txd[10],gt_txd[11],gt_txd[12],gt_txd[13],gt_txd[14],gt_txd[15],gt_txd[16],gt_txd[17],gt_txd[18],gt_txd[19],gt_txd[20],gt_txd[21],gt_txd[22],gt_txd[23],gt_txd[24],gt_txd[25],gt_txd[26],gt_txd[27],gt_txd[28],gt_txd[29],gt_txd[30],gt_txd[31],gt_txd[32],gt_txd[33],gt_txd[34],gt_txd[35],gt_txd[36],gt_txd[37],gt_txd[38],gt_txd[39],gt_txd[40],gt_txd[41],gt_txd[42],gt_txd[43],gt_txd[44],gt_txd[45],gt_txd[46],gt_txd[47],gt_txd[48],gt_txd[49],gt_txd[50],gt_txd[51],gt_txd[52],gt_txd[53],gt_txd[54],gt_txd[55],gt_txd[56],gt_txd[57],gt_txd[58],gt_txd[59],gt_txd[60],gt_txd[61],gt_txd[62],gt_txd[63]}),
        .txdiffctrl_in({1'b1,1'b1,1'b1,1'b0}),
        .txelecidle_in(1'b0),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,gt_txc[0],gt_txc[1]}),
        .txinhibit_in(tx_disable),
        .txlatclk_in(1'b0),
        .txoutclk_out(txoutclk),
        .txoutclksel_in({1'b1,1'b0,1'b1}),
        .txpcsreset_in(pcs_resetout_rising),
        .txpd_in({1'b0,1'b0}),
        .txpdelecidlemode_in(1'b0),
        .txpmareset_in(1'b0),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(1'b0),
        .txpostcursor_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprbsforceerr_in(1'b0),
        .txprbssel_in({1'b0,tx_prbs31_en,1'b0,tx_prbs31_en}),
        .txprecursor_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprgdivresetdone_out(txprogdivresetdone),
        .txsequence_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txusrclk2_in(txusrclk2),
        .txusrclk_in(txusrclk));
  LUT2 #(
    .INIT(4'h8)) 
    ten_gig_eth_pcs_pma_0_gt_i_i_1
       (.I0(txprogdivresetdone),
        .I1(txpmaresetdone_out),
        .O(gtwiz_userclk_tx_active_in));
  LUT2 #(
    .INIT(4'h8)) 
    ten_gig_eth_pcs_pma_0_gt_i_i_2
       (.I0(rxprogdivresetdone),
        .I1(rxpmaresetdone_out),
        .O(gtwiz_userclk_rx_active_in));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_local_clock_and_reset ten_gig_eth_pcs_pma_0_local_clock_reset_block
       (.AS(pma_resetout_rising),
        .CLK(rxrecclk_out),
        .D(rx_resetdone),
        .areset(areset),
        .areset_rxusrclk2(areset_rxusrclk2),
        .coreclk(coreclk),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .gt0_gtrxreset_i_reg(gt0_gtrxreset_i),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .pma_resetout_rising_rxusrclk2(pma_resetout_rising_rxusrclk2),
        .reset(txreset_txusrclk2),
        .rxoutclk_out(rxoutclk),
        .rxprgdivresetdone_out(rxprogdivresetdone),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk_in(rxusrclk_in),
        .signal_detect(signal_detect),
        .tx_resetdone(tx_resetdone),
        .txusrclk2(txusrclk2));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_cable_pull_logic
   (cable_is_pulled,
    gt0_gtrxreset_c,
    CLK,
    coreclk,
    pma_resetout_rising_rxusrclk2,
    areset_rxusrclk2,
    gt0_rxresetdone_i_reg_rxusrclk2,
    master_watchdog_barking_reg,
    AS,
    signal_detect_coreclk,
    cable_pull_rising,
    gtrxreset_coreclk,
    cable_pull_falling,
    SS,
    D);
  output cable_is_pulled;
  output gt0_gtrxreset_c;
  input CLK;
  input coreclk;
  input pma_resetout_rising_rxusrclk2;
  input areset_rxusrclk2;
  input gt0_rxresetdone_i_reg_rxusrclk2;
  input master_watchdog_barking_reg;
  input [0:0]AS;
  input signal_detect_coreclk;
  input cable_pull_rising;
  input gtrxreset_coreclk;
  input cable_pull_falling;
  input [0:0]SS;
  input [3:0]D;

  wire [0:0]AS;
  wire CLK;
  wire [3:0]D;
  wire [0:0]SS;
  wire areset_rxusrclk2;
  wire cable_is_pulled;
  wire cable_pull_falling;
  wire cable_pull_reset;
  wire cable_pull_reset_i_2_n_0;
  wire cable_pull_reset_i_3_n_0;
  wire cable_pull_reset_i_4_n_0;
  wire cable_pull_reset_i_5_n_0;
  wire cable_pull_reset_i_6_n_0;
  wire cable_pull_reset_reg__0;
  wire cable_pull_reset_reg_reg;
  wire cable_pull_reset_rising;
  wire cable_pull_reset_rising_reg__0;
  wire cable_pull_reset_rising_rxusrclk2;
  wire cable_pull_reset_rising_rxusrclk2_sync_i_n_1;
  wire cable_pull_reset_sync_i_n_1;
  wire cable_pull_rising;
  wire \cable_pull_watchdog[0]_i_10_n_0 ;
  wire \cable_pull_watchdog[0]_i_3_n_0 ;
  wire \cable_pull_watchdog[0]_i_4_n_0 ;
  wire \cable_pull_watchdog[0]_i_5_n_0 ;
  wire \cable_pull_watchdog[0]_i_6_n_0 ;
  wire \cable_pull_watchdog[0]_i_7_n_0 ;
  wire \cable_pull_watchdog[0]_i_8_n_0 ;
  wire \cable_pull_watchdog[0]_i_9_n_0 ;
  wire \cable_pull_watchdog[16]_i_2_n_0 ;
  wire \cable_pull_watchdog[16]_i_3_n_0 ;
  wire \cable_pull_watchdog[16]_i_4_n_0 ;
  wire \cable_pull_watchdog[16]_i_5_n_0 ;
  wire \cable_pull_watchdog[8]_i_2_n_0 ;
  wire \cable_pull_watchdog[8]_i_3_n_0 ;
  wire \cable_pull_watchdog[8]_i_4_n_0 ;
  wire \cable_pull_watchdog[8]_i_5_n_0 ;
  wire \cable_pull_watchdog[8]_i_6_n_0 ;
  wire \cable_pull_watchdog[8]_i_7_n_0 ;
  wire \cable_pull_watchdog[8]_i_8_n_0 ;
  wire \cable_pull_watchdog[8]_i_9_n_0 ;
  wire [1:0]cable_pull_watchdog_event;
  wire cable_pull_watchdog_event0;
  wire cable_pull_watchdog_event1__2;
  wire \cable_pull_watchdog_event[0]_i_1_n_0 ;
  wire \cable_pull_watchdog_event[1]_i_1_n_0 ;
  wire \cable_pull_watchdog_event[1]_i_3_n_0 ;
  wire [19:0]cable_pull_watchdog_reg;
  wire \cable_pull_watchdog_reg[0]_i_2_n_0 ;
  wire \cable_pull_watchdog_reg[0]_i_2_n_1 ;
  wire \cable_pull_watchdog_reg[0]_i_2_n_10 ;
  wire \cable_pull_watchdog_reg[0]_i_2_n_11 ;
  wire \cable_pull_watchdog_reg[0]_i_2_n_12 ;
  wire \cable_pull_watchdog_reg[0]_i_2_n_13 ;
  wire \cable_pull_watchdog_reg[0]_i_2_n_14 ;
  wire \cable_pull_watchdog_reg[0]_i_2_n_15 ;
  wire \cable_pull_watchdog_reg[0]_i_2_n_2 ;
  wire \cable_pull_watchdog_reg[0]_i_2_n_3 ;
  wire \cable_pull_watchdog_reg[0]_i_2_n_5 ;
  wire \cable_pull_watchdog_reg[0]_i_2_n_6 ;
  wire \cable_pull_watchdog_reg[0]_i_2_n_7 ;
  wire \cable_pull_watchdog_reg[0]_i_2_n_8 ;
  wire \cable_pull_watchdog_reg[0]_i_2_n_9 ;
  wire \cable_pull_watchdog_reg[16]_i_1_n_12 ;
  wire \cable_pull_watchdog_reg[16]_i_1_n_13 ;
  wire \cable_pull_watchdog_reg[16]_i_1_n_14 ;
  wire \cable_pull_watchdog_reg[16]_i_1_n_15 ;
  wire \cable_pull_watchdog_reg[16]_i_1_n_5 ;
  wire \cable_pull_watchdog_reg[16]_i_1_n_6 ;
  wire \cable_pull_watchdog_reg[16]_i_1_n_7 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_0 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_1 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_10 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_11 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_12 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_13 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_14 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_15 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_2 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_3 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_5 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_6 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_7 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_8 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_9 ;
  wire cable_unpull_enable_i_1_n_0;
  wire cable_unpull_reset1;
  wire cable_unpull_reset_reg__0;
  wire cable_unpull_reset_reg_n_0;
  wire cable_unpull_reset_reg_reg;
  wire cable_unpull_reset_rising;
  wire cable_unpull_reset_rising_reg__0;
  wire cable_unpull_reset_rising_rxusrclk2_sync_i_n_0;
  wire cable_unpull_reset_rising_rxusrclk2_sync_i_n_1;
  wire cable_unpull_reset_rising_rxusrclk2_sync_i_n_2;
  wire cable_unpull_reset_sync_i_n_1;
  wire \cable_unpull_watchdog[0]_i_10_n_0 ;
  wire \cable_unpull_watchdog[0]_i_11_n_0 ;
  wire \cable_unpull_watchdog[0]_i_12_n_0 ;
  wire \cable_unpull_watchdog[0]_i_13_n_0 ;
  wire \cable_unpull_watchdog[0]_i_14_n_0 ;
  wire \cable_unpull_watchdog[0]_i_15_n_0 ;
  wire \cable_unpull_watchdog[0]_i_16_n_0 ;
  wire \cable_unpull_watchdog[0]_i_4_n_0 ;
  wire \cable_unpull_watchdog[0]_i_5_n_0 ;
  wire \cable_unpull_watchdog[0]_i_6_n_0 ;
  wire \cable_unpull_watchdog[0]_i_7_n_0 ;
  wire \cable_unpull_watchdog[0]_i_8_n_0 ;
  wire \cable_unpull_watchdog[0]_i_9_n_0 ;
  wire \cable_unpull_watchdog[16]_i_2_n_0 ;
  wire \cable_unpull_watchdog[16]_i_3_n_0 ;
  wire \cable_unpull_watchdog[16]_i_4_n_0 ;
  wire \cable_unpull_watchdog[16]_i_5_n_0 ;
  wire \cable_unpull_watchdog[8]_i_2_n_0 ;
  wire \cable_unpull_watchdog[8]_i_3_n_0 ;
  wire \cable_unpull_watchdog[8]_i_4_n_0 ;
  wire \cable_unpull_watchdog[8]_i_5_n_0 ;
  wire \cable_unpull_watchdog[8]_i_6_n_0 ;
  wire \cable_unpull_watchdog[8]_i_7_n_0 ;
  wire \cable_unpull_watchdog[8]_i_8_n_0 ;
  wire \cable_unpull_watchdog[8]_i_9_n_0 ;
  wire cable_unpull_watchdog_event;
  wire \cable_unpull_watchdog_event[10]_i_4_n_0 ;
  wire \cable_unpull_watchdog_event_reg_n_0_[0] ;
  wire \cable_unpull_watchdog_event_reg_n_0_[1] ;
  wire \cable_unpull_watchdog_event_reg_n_0_[2] ;
  wire \cable_unpull_watchdog_event_reg_n_0_[3] ;
  wire \cable_unpull_watchdog_event_reg_n_0_[4] ;
  wire \cable_unpull_watchdog_event_reg_n_0_[5] ;
  wire \cable_unpull_watchdog_event_reg_n_0_[6] ;
  wire \cable_unpull_watchdog_event_reg_n_0_[7] ;
  wire \cable_unpull_watchdog_event_reg_n_0_[8] ;
  wire \cable_unpull_watchdog_event_reg_n_0_[9] ;
  wire [19:0]cable_unpull_watchdog_reg;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_0 ;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_1 ;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_10 ;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_11 ;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_12 ;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_13 ;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_14 ;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_15 ;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_2 ;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_3 ;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_5 ;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_6 ;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_7 ;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_8 ;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_9 ;
  wire \cable_unpull_watchdog_reg[16]_i_1_n_12 ;
  wire \cable_unpull_watchdog_reg[16]_i_1_n_13 ;
  wire \cable_unpull_watchdog_reg[16]_i_1_n_14 ;
  wire \cable_unpull_watchdog_reg[16]_i_1_n_15 ;
  wire \cable_unpull_watchdog_reg[16]_i_1_n_5 ;
  wire \cable_unpull_watchdog_reg[16]_i_1_n_6 ;
  wire \cable_unpull_watchdog_reg[16]_i_1_n_7 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_0 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_1 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_10 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_11 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_12 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_13 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_14 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_15 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_2 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_3 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_5 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_6 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_7 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_8 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_9 ;
  wire coreclk;
  wire gearboxslipignore;
  wire gearboxslipignore_i_1_n_0;
  wire [0:0]gearboxslipignorecount0;
  wire \gearboxslipignorecount[1]_i_1_n_0 ;
  wire \gearboxslipignorecount[2]_i_1_n_0 ;
  wire \gearboxslipignorecount[3]_i_1_n_0 ;
  wire \gearboxslipignorecount[3]_i_2_n_0 ;
  wire [3:0]gearboxslipignorecount_reg__0;
  wire gt0_gtrxreset_c;
  wire gt0_gtrxreset_i_i_2_n_0;
  wire gt0_rxresetdone_i_reg_rxusrclk2;
  wire gtrxreset_coreclk;
  wire master_watchdog_barking_reg;
  wire [10:0]p_0_in;
  wire p_1_in;
  wire pma_resetout_rising_rxusrclk2;
  wire [3:0]rx_sample;
  wire \rx_sample[3]_i_1_n_0 ;
  wire [3:0]rx_sample_prev;
  wire signal_detect_coreclk;
  wire [3:3]\NLW_cable_pull_watchdog_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_cable_pull_watchdog_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_cable_pull_watchdog_reg[16]_i_1_DI_UNCONNECTED ;
  wire [7:4]\NLW_cable_pull_watchdog_reg[16]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_cable_pull_watchdog_reg[16]_i_1_S_UNCONNECTED ;
  wire [3:3]\NLW_cable_pull_watchdog_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cable_unpull_watchdog_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:3]\NLW_cable_unpull_watchdog_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_cable_unpull_watchdog_reg[16]_i_1_DI_UNCONNECTED ;
  wire [7:4]\NLW_cable_unpull_watchdog_reg[16]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_cable_unpull_watchdog_reg[16]_i_1_S_UNCONNECTED ;
  wire [3:3]\NLW_cable_unpull_watchdog_reg[8]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h02)) 
    cable_pull_reset_i_1
       (.I0(gt0_rxresetdone_i_reg_rxusrclk2),
        .I1(cable_is_pulled),
        .I2(cable_pull_reset),
        .O(cable_pull_watchdog_event0));
  LUT4 #(
    .INIT(16'h4000)) 
    cable_pull_reset_i_2
       (.I0(cable_pull_reset_i_3_n_0),
        .I1(cable_pull_reset_i_4_n_0),
        .I2(cable_pull_reset_i_5_n_0),
        .I3(cable_pull_reset_i_6_n_0),
        .O(cable_pull_reset_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    cable_pull_reset_i_3
       (.I0(cable_pull_watchdog_reg[12]),
        .I1(cable_pull_watchdog_reg[10]),
        .I2(cable_pull_watchdog_reg[11]),
        .I3(cable_pull_watchdog_reg[14]),
        .I4(cable_pull_watchdog_reg[13]),
        .O(cable_pull_reset_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    cable_pull_reset_i_4
       (.I0(cable_pull_watchdog_reg[18]),
        .I1(cable_pull_watchdog_reg[19]),
        .I2(cable_pull_watchdog_reg[15]),
        .I3(cable_pull_watchdog_reg[16]),
        .I4(cable_pull_watchdog_reg[17]),
        .O(cable_pull_reset_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    cable_pull_reset_i_5
       (.I0(cable_pull_watchdog_reg[9]),
        .I1(cable_pull_watchdog_reg[8]),
        .I2(cable_pull_watchdog_reg[5]),
        .I3(cable_pull_watchdog_reg[6]),
        .I4(cable_pull_watchdog_reg[7]),
        .O(cable_pull_reset_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    cable_pull_reset_i_6
       (.I0(cable_pull_watchdog_reg[4]),
        .I1(cable_pull_watchdog_reg[3]),
        .I2(cable_pull_watchdog_reg[0]),
        .I3(cable_pull_watchdog_reg[1]),
        .I4(cable_pull_watchdog_reg[2]),
        .O(cable_pull_reset_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cable_pull_reset_reg
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(cable_pull_reset_i_2_n_0),
        .Q(cable_pull_reset),
        .R(cable_pull_reset_rising_rxusrclk2));
  FDRE #(
    .INIT(1'b0)) 
    cable_pull_reset_reg_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_pull_reset_reg__0),
        .Q(cable_pull_reset_reg_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cable_pull_reset_rising_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_pull_reset_sync_i_n_1),
        .Q(cable_pull_reset_rising),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cable_pull_reset_rising_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_pull_reset_rising),
        .Q(cable_pull_reset_rising_reg__0),
        .R(1'b0));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_28 cable_pull_reset_rising_rxusrclk2_sync_i
       (.AS(cable_pull_reset_rising),
        .CLK(CLK),
        .Q(cable_pull_watchdog_event),
        .SR(cable_pull_reset_rising_rxusrclk2),
        .cable_pull_reset(cable_pull_reset),
        .\cable_pull_watchdog_reg[0] (cable_pull_reset_rising_rxusrclk2_sync_i_n_1),
        .cable_unpull_enable_reg(cable_is_pulled),
        .gt0_rxresetdone_i_reg_rxusrclk2(gt0_rxresetdone_i_reg_rxusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_29 cable_pull_reset_sync_i
       (.cable_pull_reset(cable_pull_reset),
        .cable_pull_reset_reg(cable_pull_reset_reg__0),
        .cable_pull_reset_reg_reg(cable_pull_reset_reg_reg),
        .cable_pull_reset_rising_reg(cable_pull_reset_sync_i_n_1),
        .coreclk(coreclk));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[0]_i_10 
       (.I0(cable_pull_watchdog_reg[0]),
        .O(\cable_pull_watchdog[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[0]_i_3 
       (.I0(cable_pull_watchdog_reg[7]),
        .O(\cable_pull_watchdog[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[0]_i_4 
       (.I0(cable_pull_watchdog_reg[6]),
        .O(\cable_pull_watchdog[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[0]_i_5 
       (.I0(cable_pull_watchdog_reg[5]),
        .O(\cable_pull_watchdog[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[0]_i_6 
       (.I0(cable_pull_watchdog_reg[4]),
        .O(\cable_pull_watchdog[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[0]_i_7 
       (.I0(cable_pull_watchdog_reg[3]),
        .O(\cable_pull_watchdog[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[0]_i_8 
       (.I0(cable_pull_watchdog_reg[2]),
        .O(\cable_pull_watchdog[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[0]_i_9 
       (.I0(cable_pull_watchdog_reg[1]),
        .O(\cable_pull_watchdog[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[16]_i_2 
       (.I0(cable_pull_watchdog_reg[19]),
        .O(\cable_pull_watchdog[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[16]_i_3 
       (.I0(cable_pull_watchdog_reg[18]),
        .O(\cable_pull_watchdog[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[16]_i_4 
       (.I0(cable_pull_watchdog_reg[17]),
        .O(\cable_pull_watchdog[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[16]_i_5 
       (.I0(cable_pull_watchdog_reg[16]),
        .O(\cable_pull_watchdog[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[8]_i_2 
       (.I0(cable_pull_watchdog_reg[15]),
        .O(\cable_pull_watchdog[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[8]_i_3 
       (.I0(cable_pull_watchdog_reg[14]),
        .O(\cable_pull_watchdog[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[8]_i_4 
       (.I0(cable_pull_watchdog_reg[13]),
        .O(\cable_pull_watchdog[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[8]_i_5 
       (.I0(cable_pull_watchdog_reg[12]),
        .O(\cable_pull_watchdog[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[8]_i_6 
       (.I0(cable_pull_watchdog_reg[11]),
        .O(\cable_pull_watchdog[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[8]_i_7 
       (.I0(cable_pull_watchdog_reg[10]),
        .O(\cable_pull_watchdog[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[8]_i_8 
       (.I0(cable_pull_watchdog_reg[9]),
        .O(\cable_pull_watchdog[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[8]_i_9 
       (.I0(cable_pull_watchdog_reg[8]),
        .O(\cable_pull_watchdog[8]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \cable_pull_watchdog_event[0]_i_1 
       (.I0(cable_pull_watchdog_event1__2),
        .I1(cable_pull_watchdog_event[1]),
        .I2(cable_pull_watchdog_event[0]),
        .O(\cable_pull_watchdog_event[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \cable_pull_watchdog_event[1]_i_1 
       (.I0(cable_pull_watchdog_event1__2),
        .I1(cable_pull_watchdog_event[1]),
        .I2(cable_pull_watchdog_event[0]),
        .O(\cable_pull_watchdog_event[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F06E0F0EFF6EFF6)) 
    \cable_pull_watchdog_event[1]_i_2 
       (.I0(rx_sample[0]),
        .I1(rx_sample[2]),
        .I2(rx_sample[3]),
        .I3(rx_sample[1]),
        .I4(rx_sample_prev[3]),
        .I5(\cable_pull_watchdog_event[1]_i_3_n_0 ),
        .O(cable_pull_watchdog_event1__2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cable_pull_watchdog_event[1]_i_3 
       (.I0(rx_sample[0]),
        .I1(rx_sample_prev[0]),
        .I2(rx_sample_prev[2]),
        .I3(rx_sample[2]),
        .I4(rx_sample_prev[1]),
        .I5(rx_sample[1]),
        .O(\cable_pull_watchdog_event[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_event_reg[0] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_event[0]_i_1_n_0 ),
        .Q(cable_pull_watchdog_event[0]),
        .R(cable_pull_reset_rising_rxusrclk2));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_event_reg[1] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_event[1]_i_1_n_0 ),
        .Q(cable_pull_watchdog_event[1]),
        .R(cable_pull_reset_rising_rxusrclk2));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[0] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[0]_i_2_n_15 ),
        .Q(cable_pull_watchdog_reg[0]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  CARRY8 \cable_pull_watchdog_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\cable_pull_watchdog_reg[0]_i_2_n_0 ,\cable_pull_watchdog_reg[0]_i_2_n_1 ,\cable_pull_watchdog_reg[0]_i_2_n_2 ,\cable_pull_watchdog_reg[0]_i_2_n_3 ,\NLW_cable_pull_watchdog_reg[0]_i_2_CO_UNCONNECTED [3],\cable_pull_watchdog_reg[0]_i_2_n_5 ,\cable_pull_watchdog_reg[0]_i_2_n_6 ,\cable_pull_watchdog_reg[0]_i_2_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\cable_pull_watchdog_reg[0]_i_2_n_8 ,\cable_pull_watchdog_reg[0]_i_2_n_9 ,\cable_pull_watchdog_reg[0]_i_2_n_10 ,\cable_pull_watchdog_reg[0]_i_2_n_11 ,\cable_pull_watchdog_reg[0]_i_2_n_12 ,\cable_pull_watchdog_reg[0]_i_2_n_13 ,\cable_pull_watchdog_reg[0]_i_2_n_14 ,\cable_pull_watchdog_reg[0]_i_2_n_15 }),
        .S({\cable_pull_watchdog[0]_i_3_n_0 ,\cable_pull_watchdog[0]_i_4_n_0 ,\cable_pull_watchdog[0]_i_5_n_0 ,\cable_pull_watchdog[0]_i_6_n_0 ,\cable_pull_watchdog[0]_i_7_n_0 ,\cable_pull_watchdog[0]_i_8_n_0 ,\cable_pull_watchdog[0]_i_9_n_0 ,\cable_pull_watchdog[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[10] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[8]_i_1_n_13 ),
        .Q(cable_pull_watchdog_reg[10]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[11] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[8]_i_1_n_12 ),
        .Q(cable_pull_watchdog_reg[11]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[12] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[8]_i_1_n_11 ),
        .Q(cable_pull_watchdog_reg[12]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[13] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[8]_i_1_n_10 ),
        .Q(cable_pull_watchdog_reg[13]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[14] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[8]_i_1_n_9 ),
        .Q(cable_pull_watchdog_reg[14]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[15] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[8]_i_1_n_8 ),
        .Q(cable_pull_watchdog_reg[15]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \cable_pull_watchdog_reg[16] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[16]_i_1_n_15 ),
        .Q(cable_pull_watchdog_reg[16]),
        .S(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  CARRY8 \cable_pull_watchdog_reg[16]_i_1 
       (.CI(\cable_pull_watchdog_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_cable_pull_watchdog_reg[16]_i_1_CO_UNCONNECTED [7:3],\cable_pull_watchdog_reg[16]_i_1_n_5 ,\cable_pull_watchdog_reg[16]_i_1_n_6 ,\cable_pull_watchdog_reg[16]_i_1_n_7 }),
        .DI({\NLW_cable_pull_watchdog_reg[16]_i_1_DI_UNCONNECTED [7:4],1'b0,1'b1,1'b1,1'b1}),
        .O({\NLW_cable_pull_watchdog_reg[16]_i_1_O_UNCONNECTED [7:4],\cable_pull_watchdog_reg[16]_i_1_n_12 ,\cable_pull_watchdog_reg[16]_i_1_n_13 ,\cable_pull_watchdog_reg[16]_i_1_n_14 ,\cable_pull_watchdog_reg[16]_i_1_n_15 }),
        .S({\NLW_cable_pull_watchdog_reg[16]_i_1_S_UNCONNECTED [7:4],\cable_pull_watchdog[16]_i_2_n_0 ,\cable_pull_watchdog[16]_i_3_n_0 ,\cable_pull_watchdog[16]_i_4_n_0 ,\cable_pull_watchdog[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[17] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[16]_i_1_n_14 ),
        .Q(cable_pull_watchdog_reg[17]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[18] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[16]_i_1_n_13 ),
        .Q(cable_pull_watchdog_reg[18]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[19] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[16]_i_1_n_12 ),
        .Q(cable_pull_watchdog_reg[19]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[1] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[0]_i_2_n_14 ),
        .Q(cable_pull_watchdog_reg[1]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[2] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[0]_i_2_n_13 ),
        .Q(cable_pull_watchdog_reg[2]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[3] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[0]_i_2_n_12 ),
        .Q(cable_pull_watchdog_reg[3]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[4] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[0]_i_2_n_11 ),
        .Q(cable_pull_watchdog_reg[4]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[5] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[0]_i_2_n_10 ),
        .Q(cable_pull_watchdog_reg[5]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[6] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[0]_i_2_n_9 ),
        .Q(cable_pull_watchdog_reg[6]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[7] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[0]_i_2_n_8 ),
        .Q(cable_pull_watchdog_reg[7]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[8] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[8]_i_1_n_15 ),
        .Q(cable_pull_watchdog_reg[8]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  CARRY8 \cable_pull_watchdog_reg[8]_i_1 
       (.CI(\cable_pull_watchdog_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\cable_pull_watchdog_reg[8]_i_1_n_0 ,\cable_pull_watchdog_reg[8]_i_1_n_1 ,\cable_pull_watchdog_reg[8]_i_1_n_2 ,\cable_pull_watchdog_reg[8]_i_1_n_3 ,\NLW_cable_pull_watchdog_reg[8]_i_1_CO_UNCONNECTED [3],\cable_pull_watchdog_reg[8]_i_1_n_5 ,\cable_pull_watchdog_reg[8]_i_1_n_6 ,\cable_pull_watchdog_reg[8]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\cable_pull_watchdog_reg[8]_i_1_n_8 ,\cable_pull_watchdog_reg[8]_i_1_n_9 ,\cable_pull_watchdog_reg[8]_i_1_n_10 ,\cable_pull_watchdog_reg[8]_i_1_n_11 ,\cable_pull_watchdog_reg[8]_i_1_n_12 ,\cable_pull_watchdog_reg[8]_i_1_n_13 ,\cable_pull_watchdog_reg[8]_i_1_n_14 ,\cable_pull_watchdog_reg[8]_i_1_n_15 }),
        .S({\cable_pull_watchdog[8]_i_2_n_0 ,\cable_pull_watchdog[8]_i_3_n_0 ,\cable_pull_watchdog[8]_i_4_n_0 ,\cable_pull_watchdog[8]_i_5_n_0 ,\cable_pull_watchdog[8]_i_6_n_0 ,\cable_pull_watchdog[8]_i_7_n_0 ,\cable_pull_watchdog[8]_i_8_n_0 ,\cable_pull_watchdog[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[9] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[8]_i_1_n_14 ),
        .Q(cable_pull_watchdog_reg[9]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  LUT5 #(
    .INIT(32'h000000F2)) 
    cable_unpull_enable_i_1
       (.I0(cable_is_pulled),
        .I1(cable_unpull_reset_reg_n_0),
        .I2(cable_pull_reset),
        .I3(pma_resetout_rising_rxusrclk2),
        .I4(areset_rxusrclk2),
        .O(cable_unpull_enable_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cable_unpull_enable_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cable_unpull_enable_i_1_n_0),
        .Q(cable_is_pulled),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cable_unpull_reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cable_unpull_reset_rising_rxusrclk2_sync_i_n_2),
        .Q(cable_unpull_reset_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cable_unpull_reset_reg_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_unpull_reset_reg__0),
        .Q(cable_unpull_reset_reg_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cable_unpull_reset_rising_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_unpull_reset_sync_i_n_1),
        .Q(cable_unpull_reset_rising),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cable_unpull_reset_rising_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_unpull_reset_rising),
        .Q(cable_unpull_reset_rising_reg__0),
        .R(1'b0));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_30 cable_unpull_reset_rising_rxusrclk2_sync_i
       (.AS(cable_unpull_reset_rising),
        .CLK(CLK),
        .Q(p_1_in),
        .SR(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1),
        .cable_unpull_enable_reg(cable_is_pulled),
        .cable_unpull_reset_reg(cable_unpull_reset_rising_rxusrclk2_sync_i_n_2),
        .cable_unpull_reset_reg_0(cable_unpull_reset_reg_n_0),
        .\cable_unpull_watchdog_reg[0] (cable_unpull_reset_rising_rxusrclk2_sync_i_n_0),
        .\cable_unpull_watchdog_reg[12] (\cable_unpull_watchdog[0]_i_4_n_0 ),
        .gt0_rxresetdone_i_reg_rxusrclk2(gt0_rxresetdone_i_reg_rxusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_31 cable_unpull_reset_sync_i
       (.cable_unpull_reset_reg(cable_unpull_reset_reg__0),
        .cable_unpull_reset_reg_0(cable_unpull_reset_reg_n_0),
        .cable_unpull_reset_reg_reg(cable_unpull_reset_reg_reg),
        .cable_unpull_reset_rising_reg(cable_unpull_reset_sync_i_n_1),
        .coreclk(coreclk));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[0]_i_10 
       (.I0(cable_unpull_watchdog_reg[2]),
        .O(\cable_unpull_watchdog[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[0]_i_11 
       (.I0(cable_unpull_watchdog_reg[1]),
        .O(\cable_unpull_watchdog[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[0]_i_12 
       (.I0(cable_unpull_watchdog_reg[0]),
        .O(\cable_unpull_watchdog[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cable_unpull_watchdog[0]_i_13 
       (.I0(cable_unpull_watchdog_reg[12]),
        .I1(cable_unpull_watchdog_reg[10]),
        .I2(cable_unpull_watchdog_reg[11]),
        .I3(cable_unpull_watchdog_reg[14]),
        .I4(cable_unpull_watchdog_reg[13]),
        .O(\cable_unpull_watchdog[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cable_unpull_watchdog[0]_i_14 
       (.I0(cable_unpull_watchdog_reg[18]),
        .I1(cable_unpull_watchdog_reg[19]),
        .I2(cable_unpull_watchdog_reg[15]),
        .I3(cable_unpull_watchdog_reg[16]),
        .I4(cable_unpull_watchdog_reg[17]),
        .O(\cable_unpull_watchdog[0]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cable_unpull_watchdog[0]_i_15 
       (.I0(cable_unpull_watchdog_reg[9]),
        .I1(cable_unpull_watchdog_reg[8]),
        .I2(cable_unpull_watchdog_reg[5]),
        .I3(cable_unpull_watchdog_reg[6]),
        .I4(cable_unpull_watchdog_reg[7]),
        .O(\cable_unpull_watchdog[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cable_unpull_watchdog[0]_i_16 
       (.I0(cable_unpull_watchdog_reg[4]),
        .I1(cable_unpull_watchdog_reg[3]),
        .I2(cable_unpull_watchdog_reg[0]),
        .I3(cable_unpull_watchdog_reg[1]),
        .I4(cable_unpull_watchdog_reg[2]),
        .O(\cable_unpull_watchdog[0]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \cable_unpull_watchdog[0]_i_2 
       (.I0(cable_unpull_reset_reg_n_0),
        .I1(cable_is_pulled),
        .I2(gt0_rxresetdone_i_reg_rxusrclk2),
        .O(cable_unpull_reset1));
  LUT4 #(
    .INIT(16'h4000)) 
    \cable_unpull_watchdog[0]_i_4 
       (.I0(\cable_unpull_watchdog[0]_i_13_n_0 ),
        .I1(\cable_unpull_watchdog[0]_i_14_n_0 ),
        .I2(\cable_unpull_watchdog[0]_i_15_n_0 ),
        .I3(\cable_unpull_watchdog[0]_i_16_n_0 ),
        .O(\cable_unpull_watchdog[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[0]_i_5 
       (.I0(cable_unpull_watchdog_reg[7]),
        .O(\cable_unpull_watchdog[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[0]_i_6 
       (.I0(cable_unpull_watchdog_reg[6]),
        .O(\cable_unpull_watchdog[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[0]_i_7 
       (.I0(cable_unpull_watchdog_reg[5]),
        .O(\cable_unpull_watchdog[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[0]_i_8 
       (.I0(cable_unpull_watchdog_reg[4]),
        .O(\cable_unpull_watchdog[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[0]_i_9 
       (.I0(cable_unpull_watchdog_reg[3]),
        .O(\cable_unpull_watchdog[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[16]_i_2 
       (.I0(cable_unpull_watchdog_reg[19]),
        .O(\cable_unpull_watchdog[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[16]_i_3 
       (.I0(cable_unpull_watchdog_reg[18]),
        .O(\cable_unpull_watchdog[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[16]_i_4 
       (.I0(cable_unpull_watchdog_reg[17]),
        .O(\cable_unpull_watchdog[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[16]_i_5 
       (.I0(cable_unpull_watchdog_reg[16]),
        .O(\cable_unpull_watchdog[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[8]_i_2 
       (.I0(cable_unpull_watchdog_reg[15]),
        .O(\cable_unpull_watchdog[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[8]_i_3 
       (.I0(cable_unpull_watchdog_reg[14]),
        .O(\cable_unpull_watchdog[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[8]_i_4 
       (.I0(cable_unpull_watchdog_reg[13]),
        .O(\cable_unpull_watchdog[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[8]_i_5 
       (.I0(cable_unpull_watchdog_reg[12]),
        .O(\cable_unpull_watchdog[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[8]_i_6 
       (.I0(cable_unpull_watchdog_reg[11]),
        .O(\cable_unpull_watchdog[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[8]_i_7 
       (.I0(cable_unpull_watchdog_reg[10]),
        .O(\cable_unpull_watchdog[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[8]_i_8 
       (.I0(cable_unpull_watchdog_reg[9]),
        .O(\cable_unpull_watchdog[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[8]_i_9 
       (.I0(cable_unpull_watchdog_reg[8]),
        .O(\cable_unpull_watchdog[8]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog_event[0]_i_1 
       (.I0(\cable_unpull_watchdog_event_reg_n_0_[0] ),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'h0800)) 
    \cable_unpull_watchdog_event[10]_i_2 
       (.I0(gt0_rxresetdone_i_reg_rxusrclk2),
        .I1(cable_is_pulled),
        .I2(cable_unpull_reset_reg_n_0),
        .I3(cable_pull_watchdog_event1__2),
        .O(cable_unpull_watchdog_event));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \cable_unpull_watchdog_event[10]_i_3 
       (.I0(\cable_unpull_watchdog_event_reg_n_0_[8] ),
        .I1(\cable_unpull_watchdog_event_reg_n_0_[6] ),
        .I2(\cable_unpull_watchdog_event[10]_i_4_n_0 ),
        .I3(\cable_unpull_watchdog_event_reg_n_0_[7] ),
        .I4(\cable_unpull_watchdog_event_reg_n_0_[9] ),
        .I5(p_1_in),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cable_unpull_watchdog_event[10]_i_4 
       (.I0(\cable_unpull_watchdog_event_reg_n_0_[5] ),
        .I1(\cable_unpull_watchdog_event_reg_n_0_[3] ),
        .I2(\cable_unpull_watchdog_event_reg_n_0_[1] ),
        .I3(\cable_unpull_watchdog_event_reg_n_0_[0] ),
        .I4(\cable_unpull_watchdog_event_reg_n_0_[2] ),
        .I5(\cable_unpull_watchdog_event_reg_n_0_[4] ),
        .O(\cable_unpull_watchdog_event[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cable_unpull_watchdog_event[1]_i_1 
       (.I0(\cable_unpull_watchdog_event_reg_n_0_[0] ),
        .I1(\cable_unpull_watchdog_event_reg_n_0_[1] ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \cable_unpull_watchdog_event[2]_i_1 
       (.I0(\cable_unpull_watchdog_event_reg_n_0_[0] ),
        .I1(\cable_unpull_watchdog_event_reg_n_0_[1] ),
        .I2(\cable_unpull_watchdog_event_reg_n_0_[2] ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \cable_unpull_watchdog_event[3]_i_1 
       (.I0(\cable_unpull_watchdog_event_reg_n_0_[1] ),
        .I1(\cable_unpull_watchdog_event_reg_n_0_[0] ),
        .I2(\cable_unpull_watchdog_event_reg_n_0_[2] ),
        .I3(\cable_unpull_watchdog_event_reg_n_0_[3] ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \cable_unpull_watchdog_event[4]_i_1 
       (.I0(\cable_unpull_watchdog_event_reg_n_0_[2] ),
        .I1(\cable_unpull_watchdog_event_reg_n_0_[0] ),
        .I2(\cable_unpull_watchdog_event_reg_n_0_[1] ),
        .I3(\cable_unpull_watchdog_event_reg_n_0_[3] ),
        .I4(\cable_unpull_watchdog_event_reg_n_0_[4] ),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \cable_unpull_watchdog_event[5]_i_1 
       (.I0(\cable_unpull_watchdog_event_reg_n_0_[3] ),
        .I1(\cable_unpull_watchdog_event_reg_n_0_[1] ),
        .I2(\cable_unpull_watchdog_event_reg_n_0_[0] ),
        .I3(\cable_unpull_watchdog_event_reg_n_0_[2] ),
        .I4(\cable_unpull_watchdog_event_reg_n_0_[4] ),
        .I5(\cable_unpull_watchdog_event_reg_n_0_[5] ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cable_unpull_watchdog_event[6]_i_1 
       (.I0(\cable_unpull_watchdog_event[10]_i_4_n_0 ),
        .I1(\cable_unpull_watchdog_event_reg_n_0_[6] ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \cable_unpull_watchdog_event[7]_i_1 
       (.I0(\cable_unpull_watchdog_event[10]_i_4_n_0 ),
        .I1(\cable_unpull_watchdog_event_reg_n_0_[6] ),
        .I2(\cable_unpull_watchdog_event_reg_n_0_[7] ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \cable_unpull_watchdog_event[8]_i_1 
       (.I0(\cable_unpull_watchdog_event_reg_n_0_[6] ),
        .I1(\cable_unpull_watchdog_event[10]_i_4_n_0 ),
        .I2(\cable_unpull_watchdog_event_reg_n_0_[7] ),
        .I3(\cable_unpull_watchdog_event_reg_n_0_[8] ),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \cable_unpull_watchdog_event[9]_i_1 
       (.I0(\cable_unpull_watchdog_event_reg_n_0_[7] ),
        .I1(\cable_unpull_watchdog_event[10]_i_4_n_0 ),
        .I2(\cable_unpull_watchdog_event_reg_n_0_[6] ),
        .I3(\cable_unpull_watchdog_event_reg_n_0_[8] ),
        .I4(\cable_unpull_watchdog_event_reg_n_0_[9] ),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[0] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[0]),
        .Q(\cable_unpull_watchdog_event_reg_n_0_[0] ),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[10] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[10]),
        .Q(p_1_in),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[1] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[1]),
        .Q(\cable_unpull_watchdog_event_reg_n_0_[1] ),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[2] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[2]),
        .Q(\cable_unpull_watchdog_event_reg_n_0_[2] ),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[3] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[3]),
        .Q(\cable_unpull_watchdog_event_reg_n_0_[3] ),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[4] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[4]),
        .Q(\cable_unpull_watchdog_event_reg_n_0_[4] ),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[5] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[5]),
        .Q(\cable_unpull_watchdog_event_reg_n_0_[5] ),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[6] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[6]),
        .Q(\cable_unpull_watchdog_event_reg_n_0_[6] ),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[7] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[7]),
        .Q(\cable_unpull_watchdog_event_reg_n_0_[7] ),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[8] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[8]),
        .Q(\cable_unpull_watchdog_event_reg_n_0_[8] ),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[9] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[9]),
        .Q(\cable_unpull_watchdog_event_reg_n_0_[9] ),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[0] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[0]_i_3_n_15 ),
        .Q(cable_unpull_watchdog_reg[0]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  CARRY8 \cable_unpull_watchdog_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\cable_unpull_watchdog_reg[0]_i_3_n_0 ,\cable_unpull_watchdog_reg[0]_i_3_n_1 ,\cable_unpull_watchdog_reg[0]_i_3_n_2 ,\cable_unpull_watchdog_reg[0]_i_3_n_3 ,\NLW_cable_unpull_watchdog_reg[0]_i_3_CO_UNCONNECTED [3],\cable_unpull_watchdog_reg[0]_i_3_n_5 ,\cable_unpull_watchdog_reg[0]_i_3_n_6 ,\cable_unpull_watchdog_reg[0]_i_3_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\cable_unpull_watchdog_reg[0]_i_3_n_8 ,\cable_unpull_watchdog_reg[0]_i_3_n_9 ,\cable_unpull_watchdog_reg[0]_i_3_n_10 ,\cable_unpull_watchdog_reg[0]_i_3_n_11 ,\cable_unpull_watchdog_reg[0]_i_3_n_12 ,\cable_unpull_watchdog_reg[0]_i_3_n_13 ,\cable_unpull_watchdog_reg[0]_i_3_n_14 ,\cable_unpull_watchdog_reg[0]_i_3_n_15 }),
        .S({\cable_unpull_watchdog[0]_i_5_n_0 ,\cable_unpull_watchdog[0]_i_6_n_0 ,\cable_unpull_watchdog[0]_i_7_n_0 ,\cable_unpull_watchdog[0]_i_8_n_0 ,\cable_unpull_watchdog[0]_i_9_n_0 ,\cable_unpull_watchdog[0]_i_10_n_0 ,\cable_unpull_watchdog[0]_i_11_n_0 ,\cable_unpull_watchdog[0]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[10] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[8]_i_1_n_13 ),
        .Q(cable_unpull_watchdog_reg[10]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[11] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[8]_i_1_n_12 ),
        .Q(cable_unpull_watchdog_reg[11]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[12] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[8]_i_1_n_11 ),
        .Q(cable_unpull_watchdog_reg[12]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[13] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[8]_i_1_n_10 ),
        .Q(cable_unpull_watchdog_reg[13]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[14] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[8]_i_1_n_9 ),
        .Q(cable_unpull_watchdog_reg[14]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[15] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[8]_i_1_n_8 ),
        .Q(cable_unpull_watchdog_reg[15]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDSE #(
    .INIT(1'b1)) 
    \cable_unpull_watchdog_reg[16] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[16]_i_1_n_15 ),
        .Q(cable_unpull_watchdog_reg[16]),
        .S(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  CARRY8 \cable_unpull_watchdog_reg[16]_i_1 
       (.CI(\cable_unpull_watchdog_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_cable_unpull_watchdog_reg[16]_i_1_CO_UNCONNECTED [7:3],\cable_unpull_watchdog_reg[16]_i_1_n_5 ,\cable_unpull_watchdog_reg[16]_i_1_n_6 ,\cable_unpull_watchdog_reg[16]_i_1_n_7 }),
        .DI({\NLW_cable_unpull_watchdog_reg[16]_i_1_DI_UNCONNECTED [7:4],1'b0,1'b1,1'b1,1'b1}),
        .O({\NLW_cable_unpull_watchdog_reg[16]_i_1_O_UNCONNECTED [7:4],\cable_unpull_watchdog_reg[16]_i_1_n_12 ,\cable_unpull_watchdog_reg[16]_i_1_n_13 ,\cable_unpull_watchdog_reg[16]_i_1_n_14 ,\cable_unpull_watchdog_reg[16]_i_1_n_15 }),
        .S({\NLW_cable_unpull_watchdog_reg[16]_i_1_S_UNCONNECTED [7:4],\cable_unpull_watchdog[16]_i_2_n_0 ,\cable_unpull_watchdog[16]_i_3_n_0 ,\cable_unpull_watchdog[16]_i_4_n_0 ,\cable_unpull_watchdog[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[17] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[16]_i_1_n_14 ),
        .Q(cable_unpull_watchdog_reg[17]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[18] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[16]_i_1_n_13 ),
        .Q(cable_unpull_watchdog_reg[18]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[19] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[16]_i_1_n_12 ),
        .Q(cable_unpull_watchdog_reg[19]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[1] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[0]_i_3_n_14 ),
        .Q(cable_unpull_watchdog_reg[1]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[2] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[0]_i_3_n_13 ),
        .Q(cable_unpull_watchdog_reg[2]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[3] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[0]_i_3_n_12 ),
        .Q(cable_unpull_watchdog_reg[3]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[4] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[0]_i_3_n_11 ),
        .Q(cable_unpull_watchdog_reg[4]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[5] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[0]_i_3_n_10 ),
        .Q(cable_unpull_watchdog_reg[5]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[6] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[0]_i_3_n_9 ),
        .Q(cable_unpull_watchdog_reg[6]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[7] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[0]_i_3_n_8 ),
        .Q(cable_unpull_watchdog_reg[7]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[8] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[8]_i_1_n_15 ),
        .Q(cable_unpull_watchdog_reg[8]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  CARRY8 \cable_unpull_watchdog_reg[8]_i_1 
       (.CI(\cable_unpull_watchdog_reg[0]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\cable_unpull_watchdog_reg[8]_i_1_n_0 ,\cable_unpull_watchdog_reg[8]_i_1_n_1 ,\cable_unpull_watchdog_reg[8]_i_1_n_2 ,\cable_unpull_watchdog_reg[8]_i_1_n_3 ,\NLW_cable_unpull_watchdog_reg[8]_i_1_CO_UNCONNECTED [3],\cable_unpull_watchdog_reg[8]_i_1_n_5 ,\cable_unpull_watchdog_reg[8]_i_1_n_6 ,\cable_unpull_watchdog_reg[8]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\cable_unpull_watchdog_reg[8]_i_1_n_8 ,\cable_unpull_watchdog_reg[8]_i_1_n_9 ,\cable_unpull_watchdog_reg[8]_i_1_n_10 ,\cable_unpull_watchdog_reg[8]_i_1_n_11 ,\cable_unpull_watchdog_reg[8]_i_1_n_12 ,\cable_unpull_watchdog_reg[8]_i_1_n_13 ,\cable_unpull_watchdog_reg[8]_i_1_n_14 ,\cable_unpull_watchdog_reg[8]_i_1_n_15 }),
        .S({\cable_unpull_watchdog[8]_i_2_n_0 ,\cable_unpull_watchdog[8]_i_3_n_0 ,\cable_unpull_watchdog[8]_i_4_n_0 ,\cable_unpull_watchdog[8]_i_5_n_0 ,\cable_unpull_watchdog[8]_i_6_n_0 ,\cable_unpull_watchdog[8]_i_7_n_0 ,\cable_unpull_watchdog[8]_i_8_n_0 ,\cable_unpull_watchdog[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[9] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[8]_i_1_n_14 ),
        .Q(cable_unpull_watchdog_reg[9]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    gearboxslipignore_i_1
       (.I0(gearboxslipignorecount_reg__0[3]),
        .I1(gearboxslipignorecount_reg__0[2]),
        .I2(gearboxslipignorecount_reg__0[0]),
        .I3(gearboxslipignorecount_reg__0[1]),
        .I4(gearboxslipignore),
        .I5(SS),
        .O(gearboxslipignore_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gearboxslipignore_reg
       (.C(CLK),
        .CE(1'b1),
        .D(gearboxslipignore_i_1_n_0),
        .Q(gearboxslipignore),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gearboxslipignorecount[0]_i_1 
       (.I0(gearboxslipignorecount_reg__0[0]),
        .O(gearboxslipignorecount0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gearboxslipignorecount[1]_i_1 
       (.I0(gearboxslipignorecount_reg__0[0]),
        .I1(gearboxslipignorecount_reg__0[1]),
        .O(\gearboxslipignorecount[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \gearboxslipignorecount[2]_i_1 
       (.I0(gearboxslipignorecount_reg__0[1]),
        .I1(gearboxslipignorecount_reg__0[0]),
        .I2(gearboxslipignorecount_reg__0[2]),
        .O(\gearboxslipignorecount[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gearboxslipignorecount[3]_i_1 
       (.I0(gearboxslipignorecount_reg__0[1]),
        .I1(gearboxslipignorecount_reg__0[0]),
        .I2(gearboxslipignorecount_reg__0[2]),
        .I3(gearboxslipignorecount_reg__0[3]),
        .O(\gearboxslipignorecount[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \gearboxslipignorecount[3]_i_2 
       (.I0(gearboxslipignorecount_reg__0[2]),
        .I1(gearboxslipignorecount_reg__0[0]),
        .I2(gearboxslipignorecount_reg__0[1]),
        .I3(gearboxslipignorecount_reg__0[3]),
        .O(\gearboxslipignorecount[3]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gearboxslipignorecount_reg[0] 
       (.C(CLK),
        .CE(\gearboxslipignorecount[3]_i_1_n_0 ),
        .D(gearboxslipignorecount0),
        .Q(gearboxslipignorecount_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \gearboxslipignorecount_reg[1] 
       (.C(CLK),
        .CE(\gearboxslipignorecount[3]_i_1_n_0 ),
        .D(\gearboxslipignorecount[1]_i_1_n_0 ),
        .Q(gearboxslipignorecount_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \gearboxslipignorecount_reg[2] 
       (.C(CLK),
        .CE(\gearboxslipignorecount[3]_i_1_n_0 ),
        .D(\gearboxslipignorecount[2]_i_1_n_0 ),
        .Q(gearboxslipignorecount_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \gearboxslipignorecount_reg[3] 
       (.C(CLK),
        .CE(\gearboxslipignorecount[3]_i_1_n_0 ),
        .D(\gearboxslipignorecount[3]_i_2_n_0 ),
        .Q(gearboxslipignorecount_reg__0[3]),
        .S(SS));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    gt0_gtrxreset_i_i_1
       (.I0(master_watchdog_barking_reg),
        .I1(cable_pull_reset_rising_reg__0),
        .I2(AS),
        .I3(signal_detect_coreclk),
        .I4(gt0_gtrxreset_i_i_2_n_0),
        .O(gt0_gtrxreset_c));
  LUT4 #(
    .INIT(16'hFFFE)) 
    gt0_gtrxreset_i_i_2
       (.I0(cable_pull_rising),
        .I1(cable_unpull_reset_rising_reg__0),
        .I2(gtrxreset_coreclk),
        .I3(cable_pull_falling),
        .O(gt0_gtrxreset_i_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \rx_sample[3]_i_1 
       (.I0(gearboxslipignore),
        .O(\rx_sample[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sample_prev_reg[0] 
       (.C(CLK),
        .CE(\rx_sample[3]_i_1_n_0 ),
        .D(rx_sample[0]),
        .Q(rx_sample_prev[0]),
        .R(cable_pull_reset_rising_rxusrclk2));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sample_prev_reg[1] 
       (.C(CLK),
        .CE(\rx_sample[3]_i_1_n_0 ),
        .D(rx_sample[1]),
        .Q(rx_sample_prev[1]),
        .R(cable_pull_reset_rising_rxusrclk2));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sample_prev_reg[2] 
       (.C(CLK),
        .CE(\rx_sample[3]_i_1_n_0 ),
        .D(rx_sample[2]),
        .Q(rx_sample_prev[2]),
        .R(cable_pull_reset_rising_rxusrclk2));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sample_prev_reg[3] 
       (.C(CLK),
        .CE(\rx_sample[3]_i_1_n_0 ),
        .D(rx_sample[3]),
        .Q(rx_sample_prev[3]),
        .R(cable_pull_reset_rising_rxusrclk2));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sample_reg[0] 
       (.C(CLK),
        .CE(\rx_sample[3]_i_1_n_0 ),
        .D(D[0]),
        .Q(rx_sample[0]),
        .R(cable_pull_reset_rising_rxusrclk2));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sample_reg[1] 
       (.C(CLK),
        .CE(\rx_sample[3]_i_1_n_0 ),
        .D(D[1]),
        .Q(rx_sample[1]),
        .R(cable_pull_reset_rising_rxusrclk2));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sample_reg[2] 
       (.C(CLK),
        .CE(\rx_sample[3]_i_1_n_0 ),
        .D(D[2]),
        .Q(rx_sample[2]),
        .R(cable_pull_reset_rising_rxusrclk2));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sample_reg[3] 
       (.C(CLK),
        .CE(\rx_sample[3]_i_1_n_0 ),
        .D(D[3]),
        .Q(rx_sample[3]),
        .R(cable_pull_reset_rising_rxusrclk2));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer
   (master_watchdog0,
    coreclk,
    core_in_testmode_coreclk,
    D,
    tx_resetdone,
    core_status);
  output master_watchdog0;
  input coreclk;
  input core_in_testmode_coreclk;
  input [0:0]D;
  input tx_resetdone;
  input [0:0]core_status;

  wire [0:0]D;
  wire block_lock_coreclk;
  wire core_in_testmode_coreclk;
  wire [0:0]core_status;
  wire coreclk;
  wire master_watchdog0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;
  wire tx_resetdone;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(block_lock_coreclk),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \master_watchdog[0]_i_1 
       (.I0(block_lock_coreclk),
        .I1(core_in_testmode_coreclk),
        .I2(D),
        .I3(tx_resetdone),
        .O(master_watchdog0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(core_status),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_0
   (cable_pull_coreclk_sync,
    cable_pull_rising_reg,
    cable_pull_falling_reg,
    coreclk,
    cable_pull_reg,
    D);
  output cable_pull_coreclk_sync;
  output cable_pull_rising_reg;
  output cable_pull_falling_reg;
  input coreclk;
  input cable_pull_reg;
  input [0:0]D;

  wire [0:0]D;
  wire cable_pull_coreclk_sync;
  wire cable_pull_falling_reg;
  wire cable_pull_reg;
  wire cable_pull_rising_reg;
  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h2)) 
    cable_pull_falling_i_1
       (.I0(cable_pull_reg),
        .I1(cable_pull_coreclk_sync),
        .O(cable_pull_falling_reg));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h2)) 
    cable_pull_rising_i_1
       (.I0(cable_pull_coreclk_sync),
        .I1(cable_pull_reg),
        .O(cable_pull_rising_reg));
  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(cable_pull_coreclk_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_1
   (core_in_testmode_coreclk,
    coreclk,
    D);
  output core_in_testmode_coreclk;
  input coreclk;
  input [0:0]D;

  wire [0:0]D;
  wire core_in_testmode_coreclk;
  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(core_in_testmode_coreclk),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_12
   (reset_tx_bufg_gt_sig,
    reset_tx_bufg_gt,
    coreclk,
    txprgdivresetdone_out);
  output reset_tx_bufg_gt_sig;
  output reset_tx_bufg_gt;
  input coreclk;
  input [0:0]txprgdivresetdone_out;

  wire coreclk;
  wire reset_tx_bufg_gt;
  wire reset_tx_bufg_gt_sig;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;
  wire [0:0]txprgdivresetdone_out;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(reset_tx_bufg_gt_sig),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    reset_tx_bufg_gt_INST_0
       (.I0(txprgdivresetdone_out),
        .O(reset_tx_bufg_gt));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(reset_tx_bufg_gt),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_13
   (signal_detect_coreclk,
    coreclk,
    signal_detect);
  output signal_detect_coreclk;
  input coreclk;
  input signal_detect;

  wire coreclk;
  wire signal_detect;
  wire signal_detect_coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(signal_detect_coreclk),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(signal_detect),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_14
   (signal_detect_comb_reg,
    CLK,
    cable_is_pulled,
    signal_detect);
  output signal_detect_comb_reg;
  input CLK;
  input cable_is_pulled;
  input signal_detect;

  wire CLK;
  wire cable_is_pulled;
  wire signal_detect;
  wire signal_detect_comb_reg;
  wire signal_detect_rxusrclk2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(signal_detect_rxusrclk2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    signal_detect_comb_i_1
       (.I0(signal_detect_rxusrclk2),
        .I1(cable_is_pulled),
        .O(signal_detect_comb_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(signal_detect),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_2
   (gt0_rxresetdone_i_reg_rxusrclk2,
    gt0_rxbufreset_i0,
    CLK,
    rxbufstatus_out,
    D);
  output gt0_rxresetdone_i_reg_rxusrclk2;
  output gt0_rxbufreset_i0;
  input CLK;
  input [0:0]rxbufstatus_out;
  input [0:0]D;

  wire CLK;
  wire [0:0]D;
  wire gt0_rxbufreset_i0;
  wire gt0_rxresetdone_i_reg_rxusrclk2;
  wire [0:0]rxbufstatus_out;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(gt0_rxresetdone_i_reg_rxusrclk2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    gt0_rxbufreset_i_i_1
       (.I0(rxbufstatus_out),
        .I1(gt0_rxresetdone_i_reg_rxusrclk2),
        .O(gt0_rxbufreset_i0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_24
   (rx_resetdone_dclk,
    dclk,
    D);
  output rx_resetdone_dclk;
  input dclk;
  input [0:0]D;

  wire [0:0]D;
  wire dclk;
  wire rx_resetdone_dclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(rx_resetdone_dclk),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(dclk),
        .CE(1'b1),
        .D(D),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_25
   (signal_detect_coreclk,
    coreclk,
    signal_detect);
  output signal_detect_coreclk;
  input coreclk;
  input signal_detect;

  wire coreclk;
  wire signal_detect;
  wire signal_detect_coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(signal_detect_coreclk),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(signal_detect),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_26
   (signal_detect_dclk,
    dclk,
    signal_detect);
  output signal_detect_dclk;
  input dclk;
  input signal_detect;

  wire dclk;
  wire signal_detect;
  wire signal_detect_dclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(signal_detect_dclk),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(dclk),
        .CE(1'b1),
        .D(signal_detect),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_29
   (cable_pull_reset_reg,
    cable_pull_reset_rising_reg,
    coreclk,
    cable_pull_reset_reg_reg,
    cable_pull_reset);
  output cable_pull_reset_reg;
  output cable_pull_reset_rising_reg;
  input coreclk;
  input cable_pull_reset_reg_reg;
  input cable_pull_reset;

  wire cable_pull_reset;
  wire cable_pull_reset_reg;
  wire cable_pull_reset_reg_reg;
  wire cable_pull_reset_rising_reg;
  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  LUT2 #(
    .INIT(4'h2)) 
    cable_pull_reset_rising_i_1
       (.I0(cable_pull_reset_reg),
        .I1(cable_pull_reset_reg_reg),
        .O(cable_pull_reset_rising_reg));
  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(cable_pull_reset_reg),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_pull_reset),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_3
   (D,
    coreclk,
    gt0_rxresetdone_reg1_reg);
  output [0:0]D;
  input coreclk;
  input [0:0]gt0_rxresetdone_reg1_reg;

  wire [0:0]D;
  wire coreclk;
  wire [0:0]gt0_rxresetdone_reg1_reg;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(D),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(gt0_rxresetdone_reg1_reg),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_31
   (cable_unpull_reset_reg,
    cable_unpull_reset_rising_reg,
    coreclk,
    cable_unpull_reset_reg_reg,
    cable_unpull_reset_reg_0);
  output cable_unpull_reset_reg;
  output cable_unpull_reset_rising_reg;
  input coreclk;
  input cable_unpull_reset_reg_reg;
  input cable_unpull_reset_reg_0;

  wire cable_unpull_reset_reg;
  wire cable_unpull_reset_reg_0;
  wire cable_unpull_reset_reg_reg;
  wire cable_unpull_reset_rising_reg;
  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  LUT2 #(
    .INIT(4'h2)) 
    cable_unpull_reset_rising_i_1
       (.I0(cable_unpull_reset_reg),
        .I1(cable_unpull_reset_reg_reg),
        .O(cable_unpull_reset_rising_reg));
  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(cable_unpull_reset_reg),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_unpull_reset_reg_0),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_4
   (resetdone,
    txusrclk2,
    gt0_txresetdone_reg,
    D);
  output resetdone;
  input txusrclk2;
  input gt0_txresetdone_reg;
  input [0:0]D;

  wire [0:0]D;
  wire gt0_rxresetdone_reg_txusrclk2;
  wire gt0_txresetdone_reg;
  wire resetdone;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;
  wire txusrclk2;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(gt0_rxresetdone_reg_txusrclk2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(D),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    ten_gig_eth_pcs_pma_0_core_i_1
       (.I0(gt0_txresetdone_reg),
        .I1(gt0_rxresetdone_reg_txusrclk2),
        .O(resetdone));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_5
   (tx_resetdone,
    coreclk,
    D);
  output tx_resetdone;
  input coreclk;
  input [0:0]D;

  wire [0:0]D;
  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;
  wire tx_resetdone;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(tx_resetdone),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst
   (areset_txusrclk2,
    txusrclk2,
    areset_coreclk);
  output areset_txusrclk2;
  input txusrclk2;
  input areset_coreclk;

  wire areset_coreclk;
  wire areset_txusrclk2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;
  wire txusrclk2;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(areset_txusrclk2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(1'b0),
        .PRE(areset_coreclk),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(areset_coreclk),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(areset_coreclk),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(areset_coreclk),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(areset_coreclk),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_15
   (areset_rxusrclk2,
    CLK,
    areset);
  output areset_rxusrclk2;
  input CLK;
  input areset;

  wire CLK;
  wire areset;
  wire areset_rxusrclk2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(areset_rxusrclk2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(areset),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(areset),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(areset),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(areset),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(areset),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_16
   (AS,
    \sync1_r_reg[0]_0 ,
    coreclk,
    D,
    signal_detect_coreclk,
    tx_resetdone,
    areset);
  output [0:0]AS;
  output [0:0]\sync1_r_reg[0]_0 ;
  input coreclk;
  input [0:0]D;
  input signal_detect_coreclk;
  input tx_resetdone;
  input areset;

  wire [0:0]AS;
  wire [0:0]D;
  wire areset;
  wire coreclk;
  wire coreclk_areset;
  wire signal_detect_coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;
  wire [0:0]\sync1_r_reg[0]_0 ;
  wire tx_resetdone;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(coreclk_areset),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \sync1_r[4]_i_1 
       (.I0(D),
        .I1(coreclk_areset),
        .I2(signal_detect_coreclk),
        .O(AS));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sync1_r[4]_i_1__1 
       (.I0(coreclk_areset),
        .I1(tx_resetdone),
        .O(\sync1_r_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(areset),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(areset),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(areset),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(areset),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(areset),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_17
   (AS,
    coreclk,
    data_out_reg_0);
  output [0:0]AS;
  input coreclk;
  input [0:0]data_out_reg_0;

  wire [0:0]AS;
  wire coreclk;
  wire [0:0]data_out_reg_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(AS),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(data_out_reg_0),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(data_out_reg_0),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(data_out_reg_0),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(data_out_reg_0),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(data_out_reg_0),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_18
   (AS,
    coreclk,
    data_out_reg_0);
  output [0:0]AS;
  input coreclk;
  input [0:0]data_out_reg_0;

  wire [0:0]AS;
  wire coreclk;
  wire [0:0]data_out_reg_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(AS),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(data_out_reg_0),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(data_out_reg_0),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(data_out_reg_0),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(data_out_reg_0),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(data_out_reg_0),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_19
   (dclk_areset,
    dclk,
    areset);
  output dclk_areset;
  input dclk;
  input areset;

  wire areset;
  wire dclk;
  wire dclk_areset;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(dclk_areset),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(dclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(areset),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(areset),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(areset),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(areset),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(areset),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_20
   (dclk_reset,
    dclk,
    AS);
  output dclk_reset;
  input dclk;
  input [0:0]AS;

  wire [0:0]AS;
  wire dclk;
  wire dclk_reset;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(dclk_reset),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(dclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(AS),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(AS),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(AS),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(AS),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_21
   (CLK,
    gt0_gtrxreset_i_reg);
  input CLK;
  input [0:0]gt0_gtrxreset_i_reg;

  wire CLK;
  wire [0:0]gt0_gtrxreset_i_reg;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gt0_gtrxreset_i_reg),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(gt0_gtrxreset_i_reg),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(gt0_gtrxreset_i_reg),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(gt0_gtrxreset_i_reg),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(gt0_gtrxreset_i_reg),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_22
   (pma_resetout_rising_rxusrclk2,
    CLK,
    AS);
  output pma_resetout_rising_rxusrclk2;
  input CLK;
  input [0:0]AS;

  wire [0:0]AS;
  wire CLK;
  wire pma_resetout_rising_rxusrclk2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(pma_resetout_rising_rxusrclk2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(AS),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(AS),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(AS),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(AS),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_23
   (rxreset_rxusrclk2,
    CLK,
    AS);
  output rxreset_rxusrclk2;
  input CLK;
  input [0:0]AS;

  wire [0:0]AS;
  wire CLK;
  wire rxreset_rxusrclk2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(rxreset_rxusrclk2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(AS),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(AS),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(AS),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(AS),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_27
   (reset,
    txusrclk2,
    AS);
  output reset;
  input txusrclk2;
  input [0:0]AS;

  wire [0:0]AS;
  wire reset;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;
  wire txusrclk2;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(reset),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(AS),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(AS),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(AS),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(AS),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_28
   (SR,
    \cable_pull_watchdog_reg[0] ,
    CLK,
    Q,
    gt0_rxresetdone_i_reg_rxusrclk2,
    cable_unpull_enable_reg,
    cable_pull_reset,
    AS);
  output [0:0]SR;
  output \cable_pull_watchdog_reg[0] ;
  input CLK;
  input [1:0]Q;
  input gt0_rxresetdone_i_reg_rxusrclk2;
  input cable_unpull_enable_reg;
  input cable_pull_reset;
  input [0:0]AS;

  wire [0:0]AS;
  wire CLK;
  wire [1:0]Q;
  wire [0:0]SR;
  wire cable_pull_reset;
  wire \cable_pull_watchdog_reg[0] ;
  wire cable_unpull_enable_reg;
  wire gt0_rxresetdone_i_reg_rxusrclk2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
    \cable_pull_watchdog[0]_i_1 
       (.I0(SR),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(gt0_rxresetdone_i_reg_rxusrclk2),
        .I4(cable_unpull_enable_reg),
        .I5(cable_pull_reset),
        .O(\cable_pull_watchdog_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(SR),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(AS),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(AS),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(AS),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(AS),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_30
   (\cable_unpull_watchdog_reg[0] ,
    SR,
    cable_unpull_reset_reg,
    CLK,
    \cable_unpull_watchdog_reg[12] ,
    Q,
    cable_unpull_reset_reg_0,
    cable_unpull_enable_reg,
    gt0_rxresetdone_i_reg_rxusrclk2,
    AS);
  output \cable_unpull_watchdog_reg[0] ;
  output [0:0]SR;
  output cable_unpull_reset_reg;
  input CLK;
  input \cable_unpull_watchdog_reg[12] ;
  input [0:0]Q;
  input cable_unpull_reset_reg_0;
  input cable_unpull_enable_reg;
  input gt0_rxresetdone_i_reg_rxusrclk2;
  input [0:0]AS;

  wire [0:0]AS;
  wire CLK;
  wire [0:0]Q;
  wire [0:0]SR;
  wire cable_unpull_enable_reg;
  wire cable_unpull_reset_reg;
  wire cable_unpull_reset_reg_0;
  wire cable_unpull_reset_rising_rxusrclk2;
  wire \cable_unpull_watchdog_reg[0] ;
  wire \cable_unpull_watchdog_reg[12] ;
  wire gt0_rxresetdone_i_reg_rxusrclk2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  LUT5 #(
    .INIT(32'h0000EAAA)) 
    cable_unpull_reset_i_1
       (.I0(cable_unpull_reset_reg_0),
        .I1(gt0_rxresetdone_i_reg_rxusrclk2),
        .I2(cable_unpull_enable_reg),
        .I3(Q),
        .I4(cable_unpull_reset_rising_rxusrclk2),
        .O(cable_unpull_reset_reg));
  LUT6 #(
    .INIT(64'hAAFEAAAAAAAAAAAA)) 
    \cable_unpull_watchdog[0]_i_1 
       (.I0(cable_unpull_reset_rising_rxusrclk2),
        .I1(\cable_unpull_watchdog_reg[12] ),
        .I2(Q),
        .I3(cable_unpull_reset_reg_0),
        .I4(cable_unpull_enable_reg),
        .I5(gt0_rxresetdone_i_reg_rxusrclk2),
        .O(\cable_unpull_watchdog_reg[0] ));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \cable_unpull_watchdog_event[10]_i_1 
       (.I0(cable_unpull_reset_rising_rxusrclk2),
        .I1(\cable_unpull_watchdog_reg[12] ),
        .I2(cable_unpull_reset_reg_0),
        .I3(cable_unpull_enable_reg),
        .I4(gt0_rxresetdone_i_reg_rxusrclk2),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(cable_unpull_reset_rising_rxusrclk2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(AS),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(AS),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(AS),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(AS),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_6
   (gtrxreset_coreclk,
    coreclk,
    gtrxreset);
  output gtrxreset_coreclk;
  input coreclk;
  input gtrxreset;

  wire coreclk;
  wire gtrxreset;
  wire gtrxreset_coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(gtrxreset_coreclk),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtrxreset),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(gtrxreset),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(gtrxreset),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(gtrxreset),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(gtrxreset),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_7
   (gt0_gttxreset_c,
    coreclk,
    reset_tx_bufg_gt_reg,
    reset_tx_bufg_gt_sig,
    AS,
    gttxreset);
  output gt0_gttxreset_c;
  input coreclk;
  input reset_tx_bufg_gt_reg;
  input reset_tx_bufg_gt_sig;
  input [0:0]AS;
  input gttxreset;

  wire [0:0]AS;
  wire coreclk;
  wire gt0_gttxreset_c;
  wire gttxreset;
  wire gttxreset_coreclk;
  wire reset_tx_bufg_gt_reg;
  wire reset_tx_bufg_gt_sig;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(gttxreset_coreclk),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFAE)) 
    gt0_gttxreset_i_i_1
       (.I0(gttxreset_coreclk),
        .I1(reset_tx_bufg_gt_reg),
        .I2(reset_tx_bufg_gt_sig),
        .I3(AS),
        .O(gt0_gttxreset_c));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gttxreset),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(gttxreset),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(gttxreset),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(gttxreset),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(gttxreset),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_8
   (pcs_resetout_coreclk_sync,
    pcs_resetout_rising_reg,
    coreclk,
    pcs_resetout_reg,
    AS);
  output pcs_resetout_coreclk_sync;
  output pcs_resetout_rising_reg;
  input coreclk;
  input pcs_resetout_reg;
  input [0:0]AS;

  wire [0:0]AS;
  wire coreclk;
  wire pcs_resetout_coreclk_sync;
  wire pcs_resetout_reg;
  wire pcs_resetout_rising_reg;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(pcs_resetout_coreclk_sync),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    pcs_resetout_rising_i_1
       (.I0(pcs_resetout_coreclk_sync),
        .I1(pcs_resetout_reg),
        .O(pcs_resetout_rising_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(AS),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(AS),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(AS),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(AS),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_9
   (pma_resetout_coreclk_sync,
    pma_resetout_rising_reg,
    coreclk,
    pma_resetout_reg,
    AS);
  output pma_resetout_coreclk_sync;
  output pma_resetout_rising_reg;
  input coreclk;
  input pma_resetout_reg;
  input [0:0]AS;

  wire [0:0]AS;
  wire coreclk;
  wire pma_resetout_coreclk_sync;
  wire pma_resetout_reg;
  wire pma_resetout_rising_reg;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(pma_resetout_coreclk_sync),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    pma_resetout_rising_i_1
       (.I0(pma_resetout_coreclk_sync),
        .I1(pma_resetout_reg),
        .O(pma_resetout_rising_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(AS),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(AS),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(AS),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(AS),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst__parameterized0
   (coreclk,
    AR);
  input coreclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .CLR(AR),
        .D(1'b1),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[0]),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[1]),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[2]),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[3]),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst__parameterized0_10
   (gt0_rxresetdone_reg_reg0,
    AR,
    CLK,
    gtwiz_reset_rx_done_out,
    qpll0lock);
  output gt0_rxresetdone_reg_reg0;
  output [0:0]AR;
  input CLK;
  input [0:0]gtwiz_reset_rx_done_out;
  input qpll0lock;

  wire [0:0]AR;
  wire CLK;
  wire gt0_rxresetdone_reg_reg0;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire qpll0lock;
  wire qplllock_rxusrclk2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(qplllock_rxusrclk2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    gt0_rxresetdone_reg_i_1
       (.I0(gtwiz_reset_rx_done_out),
        .I1(qplllock_rxusrclk2),
        .O(gt0_rxresetdone_reg_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \sync1_r[4]_i_1__0 
       (.I0(qpll0lock),
        .O(AR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(1'b1),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[0]),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[1]),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[2]),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[3]),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_0_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst__parameterized0_11
   (gt0_txresetdone_reg0,
    txusrclk2,
    gtwiz_reset_tx_done_out,
    AR);
  output gt0_txresetdone_reg0;
  input txusrclk2;
  input [0:0]gtwiz_reset_tx_done_out;
  input [0:0]AR;

  wire [0:0]AR;
  wire gt0_txresetdone_reg0;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire qplllock_txusrclk2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;
  wire txusrclk2;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(qplllock_txusrclk2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    gt0_txresetdone_reg_i_1
       (.I0(gtwiz_reset_tx_done_out),
        .I1(qplllock_txusrclk2),
        .O(gt0_txresetdone_reg0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(txusrclk2),
        .CE(1'b1),
        .CLR(AR),
        .D(1'b1),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(txusrclk2),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[0]),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(txusrclk2),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[1]),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(txusrclk2),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[2]),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(txusrclk2),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[3]),
        .Q(sync1_r[4]));
endmodule

(* CHECK_LICENSE_TYPE = "ten_gig_eth_pcs_pma_0_gt,ten_gig_eth_pcs_pma_0_gt_gtwizard_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "ten_gig_eth_pcs_pma_0_gt_gtwizard_top,Vivado 2017.4" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_gt
   (gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    cpllpd_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drpwe_in,
    eyescanreset_in,
    eyescantrigger_in,
    gthrxn_in,
    gthrxp_in,
    loopback_in,
    pcsrsvdin_in,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    rxbufreset_in,
    rxcdrhold_in,
    rxdfelpmreset_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxpcsreset_in,
    rxpd_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxrate_in,
    rxusrclk_in,
    rxusrclk2_in,
    txdata_in,
    txdiffctrl_in,
    txelecidle_in,
    txheader_in,
    txinhibit_in,
    txlatclk_in,
    txoutclksel_in,
    txpcsreset_in,
    txpd_in,
    txpdelecidlemode_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txsequence_in,
    txusrclk_in,
    txusrclk2_in,
    dmonitorout_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    rxbufstatus_out,
    rxcdrlock_out,
    rxdata_out,
    rxdatavalid_out,
    rxheader_out,
    rxheadervalid_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxstartofseq_out,
    txbufstatus_out,
    txoutclk_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [0:0]cpllpd_in;
  input [8:0]drpaddr_in;
  input [0:0]drpclk_in;
  input [15:0]drpdi_in;
  input [0:0]drpen_in;
  input [0:0]drpwe_in;
  input [0:0]eyescanreset_in;
  input [0:0]eyescantrigger_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [2:0]loopback_in;
  input [15:0]pcsrsvdin_in;
  input [0:0]qpll0clk_in;
  input [0:0]qpll0refclk_in;
  input [0:0]qpll1clk_in;
  input [0:0]qpll1refclk_in;
  input [0:0]rxbufreset_in;
  input [0:0]rxcdrhold_in;
  input [0:0]rxdfelpmreset_in;
  input [0:0]rxgearboxslip_in;
  input [0:0]rxlatclk_in;
  input [0:0]rxlpmen_in;
  input [0:0]rxpcsreset_in;
  input [1:0]rxpd_in;
  input [0:0]rxpmareset_in;
  input [0:0]rxpolarity_in;
  input [0:0]rxprbscntreset_in;
  input [3:0]rxprbssel_in;
  input [2:0]rxrate_in;
  input [0:0]rxusrclk_in;
  input [0:0]rxusrclk2_in;
  input [127:0]txdata_in;
  input [3:0]txdiffctrl_in;
  input [0:0]txelecidle_in;
  input [5:0]txheader_in;
  input [0:0]txinhibit_in;
  input [0:0]txlatclk_in;
  input [2:0]txoutclksel_in;
  input [0:0]txpcsreset_in;
  input [1:0]txpd_in;
  input [0:0]txpdelecidlemode_in;
  input [0:0]txpmareset_in;
  input [0:0]txpolarity_in;
  input [4:0]txpostcursor_in;
  input [0:0]txprbsforceerr_in;
  input [3:0]txprbssel_in;
  input [4:0]txprecursor_in;
  input [6:0]txsequence_in;
  input [0:0]txusrclk_in;
  input [0:0]txusrclk2_in;
  output [16:0]dmonitorout_out;
  output [15:0]drpdo_out;
  output [0:0]drprdy_out;
  output [0:0]eyescandataerror_out;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [0:0]gtpowergood_out;
  output [2:0]rxbufstatus_out;
  output [0:0]rxcdrlock_out;
  output [127:0]rxdata_out;
  output [1:0]rxdatavalid_out;
  output [5:0]rxheader_out;
  output [1:0]rxheadervalid_out;
  output [0:0]rxoutclk_out;
  output [0:0]rxpmaresetdone_out;
  output [0:0]rxprbserr_out;
  output [0:0]rxprbslocked_out;
  output [0:0]rxprgdivresetdone_out;
  output [1:0]rxstartofseq_out;
  output [1:0]txbufstatus_out;
  output [0:0]txoutclk_out;
  output [0:0]txpmaresetdone_out;
  output [0:0]txprgdivresetdone_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire [0:0]cpllpd_in;
  wire [16:0]dmonitorout_out;
  wire [8:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [15:0]drpdi_in;
  wire [15:0]drpdo_out;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drpwe_in;
  wire [0:0]eyescandataerror_out;
  wire [0:0]eyescanreset_in;
  wire [0:0]eyescantrigger_in;
  wire [0:0]gthrxn_in;
  wire [0:0]gthrxp_in;
  wire [0:0]gthtxn_out;
  wire [0:0]gthtxp_out;
  wire [0:0]gtpowergood_out;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]gtwiz_reset_rx_cdr_stable_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [2:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire [15:0]pcsrsvdin_in;
  wire [0:0]qpll0clk_in;
  wire [0:0]qpll0refclk_in;
  wire [0:0]qpll1clk_in;
  wire [0:0]qpll1refclk_in;
  wire [0:0]rxbufreset_in;
  wire [2:0]rxbufstatus_out;
  wire [0:0]rxcdrhold_in;
  wire [0:0]rxcdrlock_out;
  wire [127:0]rxdata_out;
  wire [1:0]rxdatavalid_out;
  wire [0:0]rxdfelpmreset_in;
  wire [0:0]rxgearboxslip_in;
  wire [5:0]rxheader_out;
  wire [1:0]rxheadervalid_out;
  wire [0:0]rxlatclk_in;
  wire [0:0]rxlpmen_in;
  wire [0:0]rxoutclk_out;
  wire [0:0]rxpcsreset_in;
  wire [1:0]rxpd_in;
  wire [0:0]rxpmareset_in;
  wire [0:0]rxpmaresetdone_out;
  wire [0:0]rxpolarity_in;
  wire [0:0]rxprbscntreset_in;
  wire [0:0]rxprbserr_out;
  wire [0:0]rxprbslocked_out;
  wire [3:0]rxprbssel_in;
  wire [0:0]rxprgdivresetdone_out;
  wire [2:0]rxrate_in;
  wire [1:0]rxstartofseq_out;
  wire [0:0]rxusrclk2_in;
  wire [0:0]rxusrclk_in;
  wire [1:0]txbufstatus_out;
  wire [127:0]txdata_in;
  wire [3:0]txdiffctrl_in;
  wire [0:0]txelecidle_in;
  wire [5:0]txheader_in;
  wire [0:0]txinhibit_in;
  wire [0:0]txlatclk_in;
  wire [0:0]txoutclk_out;
  wire [2:0]txoutclksel_in;
  wire [0:0]txpcsreset_in;
  wire [1:0]txpd_in;
  wire [0:0]txpdelecidlemode_in;
  wire [0:0]txpmareset_in;
  wire [0:0]txpmaresetdone_out;
  wire [0:0]txpolarity_in;
  wire [4:0]txpostcursor_in;
  wire [0:0]txprbsforceerr_in;
  wire [3:0]txprbssel_in;
  wire [4:0]txprecursor_in;
  wire [0:0]txprgdivresetdone_out;
  wire [6:0]txsequence_in;
  wire [0:0]txusrclk2_in;
  wire [0:0]txusrclk_in;
  wire [2:0]NLW_inst_bufgtce_out_UNCONNECTED;
  wire [2:0]NLW_inst_bufgtcemask_out_UNCONNECTED;
  wire [8:0]NLW_inst_bufgtdiv_out_UNCONNECTED;
  wire [2:0]NLW_inst_bufgtreset_out_UNCONNECTED;
  wire [2:0]NLW_inst_bufgtrstmask_out_UNCONNECTED;
  wire [0:0]NLW_inst_cpllfbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_cplllock_out_UNCONNECTED;
  wire [0:0]NLW_inst_cpllrefclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_dmonitoroutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_drpdo_common_out_UNCONNECTED;
  wire [0:0]NLW_inst_drprdy_common_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtrefclkmonitor_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED;
  wire [63:0]NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtytxn_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtytxp_out_UNCONNECTED;
  wire [0:0]NLW_inst_pcierategen3_out_UNCONNECTED;
  wire [0:0]NLW_inst_pcierateidle_out_UNCONNECTED;
  wire [1:0]NLW_inst_pcierateqpllpd_out_UNCONNECTED;
  wire [1:0]NLW_inst_pcierateqpllreset_out_UNCONNECTED;
  wire [0:0]NLW_inst_pciesynctxsyncdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_pcieusergen3rdy_out_UNCONNECTED;
  wire [0:0]NLW_inst_pcieuserphystatusrst_out_UNCONNECTED;
  wire [0:0]NLW_inst_pcieuserratestart_out_UNCONNECTED;
  wire [11:0]NLW_inst_pcsrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_phystatus_out_UNCONNECTED;
  wire [7:0]NLW_inst_pinrsrvdas_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout1_out_UNCONNECTED;
  wire [0:0]NLW_inst_powerpresent_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0refclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1refclklost_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor0_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor1_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor0_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor1_out_UNCONNECTED;
  wire [0:0]NLW_inst_resetexception_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxbyteisaligned_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxbyterealign_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxcdrphdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxchanbondseq_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxchanisaligned_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxchanrealign_out_UNCONNECTED;
  wire [4:0]NLW_inst_rxchbondo_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxckcaldone_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxclkcorcnt_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxcominitdet_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxcommadet_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxcomsasdet_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxcomwakedet_out_UNCONNECTED;
  wire [15:0]NLW_inst_rxctrl0_out_UNCONNECTED;
  wire [15:0]NLW_inst_rxctrl1_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxctrl2_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxctrl3_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxdataextendrsvd_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxdlysresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxelecidle_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxlfpstresetdet_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED;
  wire [6:0]NLW_inst_rxmonitorout_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxosintdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxosintstarted_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxosintstrobedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxosintstrobestarted_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxoutclkfabric_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxoutclkpcs_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxphaligndone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxphalignerr_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenp_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxratedone_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk0_sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk0sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk1_sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk1sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclkout_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxsliderdy_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxslipdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxslipoutclkrdy_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxslippmardy_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxstatus_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxsyncdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxsyncout_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxvalid_out_UNCONNECTED;
  wire [0:0]NLW_inst_sdm0finalout_out_UNCONNECTED;
  wire [0:0]NLW_inst_sdm0testdata_out_UNCONNECTED;
  wire [0:0]NLW_inst_sdm1finalout_out_UNCONNECTED;
  wire [0:0]NLW_inst_sdm1testdata_out_UNCONNECTED;
  wire [0:0]NLW_inst_tcongpo_out_UNCONNECTED;
  wire [0:0]NLW_inst_tconrsvdout0_out_UNCONNECTED;
  wire [0:0]NLW_inst_txcomfinish_out_UNCONNECTED;
  wire [0:0]NLW_inst_txdccdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txdlysresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txoutclkfabric_out_UNCONNECTED;
  wire [0:0]NLW_inst_txoutclkpcs_out_UNCONNECTED;
  wire [0:0]NLW_inst_txphaligndone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txphinitdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenp_out_UNCONNECTED;
  wire [0:0]NLW_inst_txratedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txsyncdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txsyncout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdaddr_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubden_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdi_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdwe_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubmdmtdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubtxuart_out_UNCONNECTED;

  (* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* C_COMMON_SCALING_FACTOR = "1" *) 
  (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
  (* C_FORCE_COMMONS = "0" *) 
  (* C_FREERUN_FREQUENCY = "100.000000" *) 
  (* C_GT_REV = "17" *) 
  (* C_GT_TYPE = "0" *) 
  (* C_INCLUDE_CPLL_CAL = "2" *) 
  (* C_LOCATE_COMMON = "1" *) 
  (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) 
  (* C_LOCATE_RESET_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_TX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_USER_DATA_WIDTH_SIZING = "1" *) 
  (* C_PCIE_CORECLK_FREQ = "250" *) 
  (* C_PCIE_ENABLE = "0" *) 
  (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) 
  (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
  (* C_RX_BUFFBYPASS_MODE = "0" *) 
  (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_RX_BUFFER_MODE = "1" *) 
  (* C_RX_CB_DISP = "8'b00000000" *) 
  (* C_RX_CB_K = "8'b00000000" *) 
  (* C_RX_CB_LEN_SEQ = "1" *) 
  (* C_RX_CB_MAX_LEVEL = "1" *) 
  (* C_RX_CB_NUM_SEQ = "0" *) 
  (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_CC_DISP = "8'b00000000" *) 
  (* C_RX_CC_ENABLE = "0" *) 
  (* C_RX_CC_K = "8'b00000000" *) 
  (* C_RX_CC_LEN_SEQ = "1" *) 
  (* C_RX_CC_NUM_SEQ = "0" *) 
  (* C_RX_CC_PERIODICITY = "5000" *) 
  (* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_COMMA_M_ENABLE = "0" *) 
  (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
  (* C_RX_COMMA_P_ENABLE = "0" *) 
  (* C_RX_COMMA_P_VAL = "10'b0101111100" *) 
  (* C_RX_DATA_DECODING = "4" *) 
  (* C_RX_ENABLE = "1" *) 
  (* C_RX_INT_DATA_WIDTH = "32" *) 
  (* C_RX_LINE_RATE = "10.312500" *) 
  (* C_RX_MASTER_CHANNEL_IDX = "0" *) 
  (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_RX_OUTCLK_FREQUENCY = "312.500000" *) 
  (* C_RX_OUTCLK_SOURCE = "4" *) 
  (* C_RX_PLL_TYPE = "0" *) 
  (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_REFCLK_FREQUENCY = "156.250000" *) 
  (* C_RX_SLIDE_MODE = "0" *) 
  (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "2" *) 
  (* C_RX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_RX_USER_DATA_WIDTH = "64" *) 
  (* C_RX_USRCLK2_FREQUENCY = "156.250000" *) 
  (* C_RX_USRCLK_FREQUENCY = "312.500000" *) 
  (* C_SECONDARY_QPLL_ENABLE = "0" *) 
  (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
  (* C_SIM_CPLL_CAL_BYPASS = "1'b0" *) 
  (* C_TOTAL_NUM_CHANNELS = "1" *) 
  (* C_TOTAL_NUM_COMMONS = "0" *) 
  (* C_TOTAL_NUM_COMMONS_EXAMPLE = "1" *) 
  (* C_TXPROGDIV_FREQ_ENABLE = "0" *) 
  (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
  (* C_TXPROGDIV_FREQ_VAL = "312.500000" *) 
  (* C_TX_BUFFBYPASS_MODE = "0" *) 
  (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_TX_BUFFER_MODE = "1" *) 
  (* C_TX_DATA_ENCODING = "4" *) 
  (* C_TX_ENABLE = "1" *) 
  (* C_TX_INT_DATA_WIDTH = "32" *) 
  (* C_TX_LINE_RATE = "10.312500" *) 
  (* C_TX_MASTER_CHANNEL_IDX = "0" *) 
  (* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_TX_OUTCLK_FREQUENCY = "312.500000" *) 
  (* C_TX_OUTCLK_SOURCE = "4" *) 
  (* C_TX_PLL_TYPE = "0" *) 
  (* C_TX_REFCLK_FREQUENCY = "156.250000" *) 
  (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "2" *) 
  (* C_TX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_TX_USER_DATA_WIDTH = "64" *) 
  (* C_TX_USRCLK2_FREQUENCY = "156.250000" *) 
  (* C_TX_USRCLK_FREQUENCY = "312.500000" *) 
  (* C_USER_GTPOWERGOOD_DELAY_EN = "0" *) 
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_gt_gtwizard_top inst
       (.bgbypassb_in(1'b1),
        .bgmonitorenb_in(1'b1),
        .bgpdb_in(1'b1),
        .bgrcalovrd_in({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .bgrcalovrdenb_in(1'b1),
        .bufgtce_out(NLW_inst_bufgtce_out_UNCONNECTED[2:0]),
        .bufgtcemask_out(NLW_inst_bufgtcemask_out_UNCONNECTED[2:0]),
        .bufgtdiv_out(NLW_inst_bufgtdiv_out_UNCONNECTED[8:0]),
        .bufgtreset_out(NLW_inst_bufgtreset_out_UNCONNECTED[2:0]),
        .bufgtrstmask_out(NLW_inst_bufgtrstmask_out_UNCONNECTED[2:0]),
        .cdrstepdir_in(1'b0),
        .cdrstepsq_in(1'b0),
        .cdrstepsx_in(1'b0),
        .cfgreset_in(1'b0),
        .clkrsvd0_in(1'b0),
        .clkrsvd1_in(1'b0),
        .cpllfbclklost_out(NLW_inst_cpllfbclklost_out_UNCONNECTED[0]),
        .cpllfreqlock_in(1'b0),
        .cplllock_out(NLW_inst_cplllock_out_UNCONNECTED[0]),
        .cplllockdetclk_in(1'b0),
        .cplllocken_in(1'b0),
        .cpllpd_in(cpllpd_in),
        .cpllrefclklost_out(NLW_inst_cpllrefclklost_out_UNCONNECTED[0]),
        .cpllrefclksel_in({1'b0,1'b0,1'b1}),
        .cpllreset_in(1'b1),
        .dmonfiforeset_in(1'b0),
        .dmonitorclk_in(1'b0),
        .dmonitorout_out(dmonitorout_out),
        .dmonitoroutclk_out(NLW_inst_dmonitoroutclk_out_UNCONNECTED[0]),
        .drpaddr_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpaddr_in(drpaddr_in),
        .drpclk_common_in(1'b0),
        .drpclk_in(drpclk_in),
        .drpdi_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdi_in(drpdi_in),
        .drpdo_common_out(NLW_inst_drpdo_common_out_UNCONNECTED[15:0]),
        .drpdo_out(drpdo_out),
        .drpen_common_in(1'b0),
        .drpen_in(drpen_in),
        .drprdy_common_out(NLW_inst_drprdy_common_out_UNCONNECTED[0]),
        .drprdy_out(drprdy_out),
        .drprst_in(1'b0),
        .drpwe_common_in(1'b0),
        .drpwe_in(drpwe_in),
        .elpcaldvorwren_in(1'b0),
        .elpcalpaorwren_in(1'b0),
        .evoddphicaldone_in(1'b0),
        .evoddphicalstart_in(1'b0),
        .evoddphidrden_in(1'b0),
        .evoddphidwren_in(1'b0),
        .evoddphixrden_in(1'b0),
        .evoddphixwren_in(1'b0),
        .eyescandataerror_out(eyescandataerror_out),
        .eyescanmode_in(1'b0),
        .eyescanreset_in(eyescanreset_in),
        .eyescantrigger_in(eyescantrigger_in),
        .freqos_in(1'b0),
        .gtgrefclk0_in(1'b0),
        .gtgrefclk1_in(1'b0),
        .gtgrefclk_in(1'b0),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtnorthrefclk00_in(1'b0),
        .gtnorthrefclk01_in(1'b0),
        .gtnorthrefclk0_in(1'b0),
        .gtnorthrefclk10_in(1'b0),
        .gtnorthrefclk11_in(1'b0),
        .gtnorthrefclk1_in(1'b0),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(1'b0),
        .gtrefclk01_in(1'b0),
        .gtrefclk0_in(1'b0),
        .gtrefclk10_in(1'b0),
        .gtrefclk11_in(1'b0),
        .gtrefclk1_in(1'b0),
        .gtrefclkmonitor_out(NLW_inst_gtrefclkmonitor_out_UNCONNECTED[0]),
        .gtresetsel_in(1'b0),
        .gtrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrxreset_in(1'b0),
        .gtrxresetsel_in(1'b0),
        .gtsouthrefclk00_in(1'b0),
        .gtsouthrefclk01_in(1'b0),
        .gtsouthrefclk0_in(1'b0),
        .gtsouthrefclk10_in(1'b0),
        .gtsouthrefclk11_in(1'b0),
        .gtsouthrefclk1_in(1'b0),
        .gttxreset_in(1'b0),
        .gttxresetsel_in(1'b0),
        .gtwiz_buffbypass_rx_done_out(NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_error_out(NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_reset_in(1'b0),
        .gtwiz_buffbypass_rx_start_user_in(1'b0),
        .gtwiz_buffbypass_tx_done_out(NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_error_out(NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_reset_in(1'b0),
        .gtwiz_buffbypass_tx_start_user_in(1'b0),
        .gtwiz_gthe3_cpll_cal_bufg_ce_in(1'b0),
        .gtwiz_gthe3_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(1'b0),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_bufg_ce_in(1'b0),
        .gtwiz_gtye4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_cdr_stable_out(gtwiz_reset_rx_cdr_stable_out),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_in(1'b0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_active_out(NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_reset_in(1'b0),
        .gtwiz_userclk_rx_srcclk_out(NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk2_out(NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk_out(NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_active_out(NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_reset_in(1'b0),
        .gtwiz_userclk_tx_srcclk_out(NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk2_out(NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk_out(NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userdata_rx_out(NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED[63:0]),
        .gtwiz_userdata_tx_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtyrxn_in(1'b0),
        .gtyrxp_in(1'b0),
        .gtytxn_out(NLW_inst_gtytxn_out_UNCONNECTED[0]),
        .gtytxp_out(NLW_inst_gtytxp_out_UNCONNECTED[0]),
        .incpctrl_in(1'b0),
        .loopback_in(loopback_in),
        .looprsvd_in(1'b0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lpbkrxtxseren_in(1'b0),
        .lpbktxrxseren_in(1'b0),
        .pcieeqrxeqadaptdone_in(1'b0),
        .pcierategen3_out(NLW_inst_pcierategen3_out_UNCONNECTED[0]),
        .pcierateidle_out(NLW_inst_pcierateidle_out_UNCONNECTED[0]),
        .pcierateqpll0_in(1'b0),
        .pcierateqpll1_in(1'b0),
        .pcierateqpllpd_out(NLW_inst_pcierateqpllpd_out_UNCONNECTED[1:0]),
        .pcierateqpllreset_out(NLW_inst_pcierateqpllreset_out_UNCONNECTED[1:0]),
        .pcierstidle_in(1'b0),
        .pciersttxsyncstart_in(1'b0),
        .pciesynctxsyncdone_out(NLW_inst_pciesynctxsyncdone_out_UNCONNECTED[0]),
        .pcieusergen3rdy_out(NLW_inst_pcieusergen3rdy_out_UNCONNECTED[0]),
        .pcieuserphystatusrst_out(NLW_inst_pcieuserphystatusrst_out_UNCONNECTED[0]),
        .pcieuserratedone_in(1'b0),
        .pcieuserratestart_out(NLW_inst_pcieuserratestart_out_UNCONNECTED[0]),
        .pcsrsvdin2_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdin_in(pcsrsvdin_in),
        .pcsrsvdout_out(NLW_inst_pcsrsvdout_out_UNCONNECTED[11:0]),
        .phystatus_out(NLW_inst_phystatus_out_UNCONNECTED[0]),
        .pinrsrvdas_out(NLW_inst_pinrsrvdas_out_UNCONNECTED[7:0]),
        .pmarsvd0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvdout0_out(NLW_inst_pmarsvdout0_out_UNCONNECTED[7:0]),
        .pmarsvdout1_out(NLW_inst_pmarsvdout1_out_UNCONNECTED[7:0]),
        .powerpresent_out(NLW_inst_powerpresent_out_UNCONNECTED[0]),
        .qpll0clk_in(qpll0clk_in),
        .qpll0clkrsvd0_in(1'b0),
        .qpll0clkrsvd1_in(1'b0),
        .qpll0fbclklost_out(NLW_inst_qpll0fbclklost_out_UNCONNECTED[0]),
        .qpll0fbdiv_in(1'b0),
        .qpll0freqlock_in(1'b0),
        .qpll0lock_out(NLW_inst_qpll0lock_out_UNCONNECTED[0]),
        .qpll0lockdetclk_in(1'b0),
        .qpll0locken_in(1'b1),
        .qpll0outclk_out(NLW_inst_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_inst_qpll0outrefclk_out_UNCONNECTED[0]),
        .qpll0pd_in(1'b0),
        .qpll0refclk_in(qpll0refclk_in),
        .qpll0refclklost_out(NLW_inst_qpll0refclklost_out_UNCONNECTED[0]),
        .qpll0refclksel_in({1'b0,1'b0,1'b1}),
        .qpll0reset_in(1'b0),
        .qpll1clk_in(qpll1clk_in),
        .qpll1clkrsvd0_in(1'b0),
        .qpll1clkrsvd1_in(1'b0),
        .qpll1fbclklost_out(NLW_inst_qpll1fbclklost_out_UNCONNECTED[0]),
        .qpll1fbdiv_in(1'b0),
        .qpll1freqlock_in(1'b0),
        .qpll1lock_out(NLW_inst_qpll1lock_out_UNCONNECTED[0]),
        .qpll1lockdetclk_in(1'b0),
        .qpll1locken_in(1'b0),
        .qpll1outclk_out(NLW_inst_qpll1outclk_out_UNCONNECTED[0]),
        .qpll1outrefclk_out(NLW_inst_qpll1outrefclk_out_UNCONNECTED[0]),
        .qpll1pd_in(1'b1),
        .qpll1refclk_in(qpll1refclk_in),
        .qpll1refclklost_out(NLW_inst_qpll1refclklost_out_UNCONNECTED[0]),
        .qpll1refclksel_in({1'b0,1'b0,1'b1}),
        .qpll1reset_in(1'b1),
        .qplldmonitor0_out(NLW_inst_qplldmonitor0_out_UNCONNECTED[7:0]),
        .qplldmonitor1_out(NLW_inst_qplldmonitor1_out_UNCONNECTED[7:0]),
        .qpllrsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd2_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd3_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd4_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rcalenb_in(1'b1),
        .refclkoutmonitor0_out(NLW_inst_refclkoutmonitor0_out_UNCONNECTED[0]),
        .refclkoutmonitor1_out(NLW_inst_refclkoutmonitor1_out_UNCONNECTED[0]),
        .resetexception_out(NLW_inst_resetexception_out_UNCONNECTED[0]),
        .resetovrd_in(1'b0),
        .rstclkentx_in(1'b0),
        .rx8b10ben_in(1'b0),
        .rxafecfoken_in(1'b0),
        .rxbufreset_in(rxbufreset_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxbyteisaligned_out(NLW_inst_rxbyteisaligned_out_UNCONNECTED[0]),
        .rxbyterealign_out(NLW_inst_rxbyterealign_out_UNCONNECTED[0]),
        .rxcdrfreqreset_in(1'b0),
        .rxcdrhold_in(rxcdrhold_in),
        .rxcdrlock_out(rxcdrlock_out),
        .rxcdrovrden_in(1'b0),
        .rxcdrphdone_out(NLW_inst_rxcdrphdone_out_UNCONNECTED[0]),
        .rxcdrreset_in(1'b0),
        .rxcdrresetrsv_in(1'b0),
        .rxchanbondseq_out(NLW_inst_rxchanbondseq_out_UNCONNECTED[0]),
        .rxchanisaligned_out(NLW_inst_rxchanisaligned_out_UNCONNECTED[0]),
        .rxchanrealign_out(NLW_inst_rxchanrealign_out_UNCONNECTED[0]),
        .rxchbonden_in(1'b0),
        .rxchbondi_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondlevel_in({1'b0,1'b0,1'b0}),
        .rxchbondmaster_in(1'b0),
        .rxchbondo_out(NLW_inst_rxchbondo_out_UNCONNECTED[4:0]),
        .rxchbondslave_in(1'b0),
        .rxckcaldone_out(NLW_inst_rxckcaldone_out_UNCONNECTED[0]),
        .rxckcalreset_in(1'b0),
        .rxckcalstart_in(1'b0),
        .rxclkcorcnt_out(NLW_inst_rxclkcorcnt_out_UNCONNECTED[1:0]),
        .rxcominitdet_out(NLW_inst_rxcominitdet_out_UNCONNECTED[0]),
        .rxcommadet_out(NLW_inst_rxcommadet_out_UNCONNECTED[0]),
        .rxcommadeten_in(1'b0),
        .rxcomsasdet_out(NLW_inst_rxcomsasdet_out_UNCONNECTED[0]),
        .rxcomwakedet_out(NLW_inst_rxcomwakedet_out_UNCONNECTED[0]),
        .rxctrl0_out(NLW_inst_rxctrl0_out_UNCONNECTED[15:0]),
        .rxctrl1_out(NLW_inst_rxctrl1_out_UNCONNECTED[15:0]),
        .rxctrl2_out(NLW_inst_rxctrl2_out_UNCONNECTED[7:0]),
        .rxctrl3_out(NLW_inst_rxctrl3_out_UNCONNECTED[7:0]),
        .rxdata_out(rxdata_out),
        .rxdataextendrsvd_out(NLW_inst_rxdataextendrsvd_out_UNCONNECTED[7:0]),
        .rxdatavalid_out(rxdatavalid_out),
        .rxdccforcestart_in(1'b0),
        .rxdfeagcctrl_in({1'b0,1'b1}),
        .rxdfeagchold_in(1'b0),
        .rxdfeagcovrden_in(1'b0),
        .rxdfecfokfcnum_in(1'b0),
        .rxdfecfokfen_in(1'b0),
        .rxdfecfokfpulse_in(1'b0),
        .rxdfecfokhold_in(1'b0),
        .rxdfecfokovren_in(1'b0),
        .rxdfekhhold_in(1'b0),
        .rxdfekhovrden_in(1'b0),
        .rxdfelfhold_in(1'b0),
        .rxdfelfovrden_in(1'b0),
        .rxdfelpmreset_in(rxdfelpmreset_in),
        .rxdfetap10hold_in(1'b0),
        .rxdfetap10ovrden_in(1'b0),
        .rxdfetap11hold_in(1'b0),
        .rxdfetap11ovrden_in(1'b0),
        .rxdfetap12hold_in(1'b0),
        .rxdfetap12ovrden_in(1'b0),
        .rxdfetap13hold_in(1'b0),
        .rxdfetap13ovrden_in(1'b0),
        .rxdfetap14hold_in(1'b0),
        .rxdfetap14ovrden_in(1'b0),
        .rxdfetap15hold_in(1'b0),
        .rxdfetap15ovrden_in(1'b0),
        .rxdfetap2hold_in(1'b0),
        .rxdfetap2ovrden_in(1'b0),
        .rxdfetap3hold_in(1'b0),
        .rxdfetap3ovrden_in(1'b0),
        .rxdfetap4hold_in(1'b0),
        .rxdfetap4ovrden_in(1'b0),
        .rxdfetap5hold_in(1'b0),
        .rxdfetap5ovrden_in(1'b0),
        .rxdfetap6hold_in(1'b0),
        .rxdfetap6ovrden_in(1'b0),
        .rxdfetap7hold_in(1'b0),
        .rxdfetap7ovrden_in(1'b0),
        .rxdfetap8hold_in(1'b0),
        .rxdfetap8ovrden_in(1'b0),
        .rxdfetap9hold_in(1'b0),
        .rxdfetap9ovrden_in(1'b0),
        .rxdfeuthold_in(1'b0),
        .rxdfeutovrden_in(1'b0),
        .rxdfevphold_in(1'b0),
        .rxdfevpovrden_in(1'b0),
        .rxdfevsen_in(1'b0),
        .rxdfexyden_in(1'b1),
        .rxdlybypass_in(1'b1),
        .rxdlyen_in(1'b0),
        .rxdlyovrden_in(1'b0),
        .rxdlysreset_in(1'b0),
        .rxdlysresetdone_out(NLW_inst_rxdlysresetdone_out_UNCONNECTED[0]),
        .rxelecidle_out(NLW_inst_rxelecidle_out_UNCONNECTED[0]),
        .rxelecidlemode_in({1'b1,1'b1}),
        .rxeqtraining_in(1'b0),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out),
        .rxheadervalid_out(rxheadervalid_out),
        .rxlatclk_in(rxlatclk_in),
        .rxlfpstresetdet_out(NLW_inst_rxlfpstresetdet_out_UNCONNECTED[0]),
        .rxlfpsu2lpexitdet_out(NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED[0]),
        .rxlfpsu3wakedet_out(NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED[0]),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmgchold_in(1'b0),
        .rxlpmgcovrden_in(1'b0),
        .rxlpmhfhold_in(1'b0),
        .rxlpmhfovrden_in(1'b0),
        .rxlpmlfhold_in(1'b0),
        .rxlpmlfklovrden_in(1'b0),
        .rxlpmoshold_in(1'b0),
        .rxlpmosovrden_in(1'b0),
        .rxmcommaalignen_in(1'b0),
        .rxmonitorout_out(NLW_inst_rxmonitorout_out_UNCONNECTED[6:0]),
        .rxmonitorsel_in({1'b0,1'b0}),
        .rxoobreset_in(1'b0),
        .rxoscalreset_in(1'b0),
        .rxoshold_in(1'b0),
        .rxosintcfg_in({1'b1,1'b1,1'b0,1'b1}),
        .rxosintdone_out(NLW_inst_rxosintdone_out_UNCONNECTED[0]),
        .rxosinten_in(1'b1),
        .rxosinthold_in(1'b0),
        .rxosintovrden_in(1'b0),
        .rxosintstarted_out(NLW_inst_rxosintstarted_out_UNCONNECTED[0]),
        .rxosintstrobe_in(1'b0),
        .rxosintstrobedone_out(NLW_inst_rxosintstrobedone_out_UNCONNECTED[0]),
        .rxosintstrobestarted_out(NLW_inst_rxosintstrobestarted_out_UNCONNECTED[0]),
        .rxosinttestovrden_in(1'b0),
        .rxosovrden_in(1'b0),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkfabric_out(NLW_inst_rxoutclkfabric_out_UNCONNECTED[0]),
        .rxoutclkpcs_out(NLW_inst_rxoutclkpcs_out_UNCONNECTED[0]),
        .rxoutclksel_in({1'b1,1'b0,1'b1}),
        .rxpcommaalignen_in(1'b0),
        .rxpcsreset_in(rxpcsreset_in),
        .rxpd_in(rxpd_in),
        .rxphalign_in(1'b0),
        .rxphaligndone_out(NLW_inst_rxphaligndone_out_UNCONNECTED[0]),
        .rxphalignen_in(1'b0),
        .rxphalignerr_out(NLW_inst_rxphalignerr_out_UNCONNECTED[0]),
        .rxphdlypd_in(1'b1),
        .rxphdlyreset_in(1'b0),
        .rxphovrden_in(1'b0),
        .rxpllclksel_in({1'b1,1'b1}),
        .rxpmareset_in(rxpmareset_in),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in(rxprbscntreset_in),
        .rxprbserr_out(rxprbserr_out),
        .rxprbslocked_out(rxprbslocked_out),
        .rxprbssel_in(rxprbssel_in),
        .rxprgdivresetdone_out(rxprgdivresetdone_out),
        .rxprogdivreset_in(1'b0),
        .rxqpien_in(1'b0),
        .rxqpisenn_out(NLW_inst_rxqpisenn_out_UNCONNECTED[0]),
        .rxqpisenp_out(NLW_inst_rxqpisenp_out_UNCONNECTED[0]),
        .rxrate_in(rxrate_in),
        .rxratedone_out(NLW_inst_rxratedone_out_UNCONNECTED[0]),
        .rxratemode_in(1'b0),
        .rxrecclk0_sel_out(NLW_inst_rxrecclk0_sel_out_UNCONNECTED[1:0]),
        .rxrecclk0sel_out(NLW_inst_rxrecclk0sel_out_UNCONNECTED[0]),
        .rxrecclk1_sel_out(NLW_inst_rxrecclk1_sel_out_UNCONNECTED[1:0]),
        .rxrecclk1sel_out(NLW_inst_rxrecclk1sel_out_UNCONNECTED[0]),
        .rxrecclkout_out(NLW_inst_rxrecclkout_out_UNCONNECTED[0]),
        .rxresetdone_out(NLW_inst_rxresetdone_out_UNCONNECTED[0]),
        .rxslide_in(1'b0),
        .rxsliderdy_out(NLW_inst_rxsliderdy_out_UNCONNECTED[0]),
        .rxslipdone_out(NLW_inst_rxslipdone_out_UNCONNECTED[0]),
        .rxslipoutclk_in(1'b0),
        .rxslipoutclkrdy_out(NLW_inst_rxslipoutclkrdy_out_UNCONNECTED[0]),
        .rxslippma_in(1'b0),
        .rxslippmardy_out(NLW_inst_rxslippmardy_out_UNCONNECTED[0]),
        .rxstartofseq_out(rxstartofseq_out),
        .rxstatus_out(NLW_inst_rxstatus_out_UNCONNECTED[2:0]),
        .rxsyncallin_in(1'b0),
        .rxsyncdone_out(NLW_inst_rxsyncdone_out_UNCONNECTED[0]),
        .rxsyncin_in(1'b0),
        .rxsyncmode_in(1'b0),
        .rxsyncout_out(NLW_inst_rxsyncout_out_UNCONNECTED[0]),
        .rxsysclksel_in({1'b1,1'b0}),
        .rxtermination_in(1'b0),
        .rxuserrdy_in(1'b1),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(NLW_inst_rxvalid_out_UNCONNECTED[0]),
        .sdm0data_in(1'b0),
        .sdm0finalout_out(NLW_inst_sdm0finalout_out_UNCONNECTED[0]),
        .sdm0reset_in(1'b0),
        .sdm0testdata_out(NLW_inst_sdm0testdata_out_UNCONNECTED[0]),
        .sdm0toggle_in(1'b0),
        .sdm0width_in(1'b0),
        .sdm1data_in(1'b0),
        .sdm1finalout_out(NLW_inst_sdm1finalout_out_UNCONNECTED[0]),
        .sdm1reset_in(1'b0),
        .sdm1testdata_out(NLW_inst_sdm1testdata_out_UNCONNECTED[0]),
        .sdm1toggle_in(1'b0),
        .sdm1width_in(1'b0),
        .sigvalidclk_in(1'b0),
        .tcongpi_in(1'b0),
        .tcongpo_out(NLW_inst_tcongpo_out_UNCONNECTED[0]),
        .tconpowerup_in(1'b0),
        .tconreset_in(1'b0),
        .tconrsvdin1_in(1'b0),
        .tconrsvdout0_out(NLW_inst_tconrsvdout0_out_UNCONNECTED[0]),
        .tstin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10bbypass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10ben_in(1'b0),
        .txbufdiffctrl_in({1'b0,1'b0,1'b0}),
        .txbufstatus_out(txbufstatus_out),
        .txcomfinish_out(NLW_inst_txcomfinish_out_UNCONNECTED[0]),
        .txcominit_in(1'b0),
        .txcomsas_in(1'b0),
        .txcomwake_in(1'b0),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txctrl2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdata_in(txdata_in),
        .txdataextendrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdccdone_out(NLW_inst_txdccdone_out_UNCONNECTED[0]),
        .txdccforcestart_in(1'b0),
        .txdccreset_in(1'b0),
        .txdeemph_in(1'b0),
        .txdetectrx_in(1'b0),
        .txdiffctrl_in(txdiffctrl_in),
        .txdiffpd_in(1'b0),
        .txdlybypass_in(1'b1),
        .txdlyen_in(1'b0),
        .txdlyhold_in(1'b0),
        .txdlyovrden_in(1'b0),
        .txdlysreset_in(1'b0),
        .txdlysresetdone_out(NLW_inst_txdlysresetdone_out_UNCONNECTED[0]),
        .txdlyupdown_in(1'b0),
        .txelecidle_in(txelecidle_in),
        .txelforcestart_in(1'b0),
        .txheader_in(txheader_in),
        .txinhibit_in(txinhibit_in),
        .txlatclk_in(txlatclk_in),
        .txlfpstreset_in(1'b0),
        .txlfpsu2lpexit_in(1'b0),
        .txlfpsu3wake_in(1'b0),
        .txmaincursor_in({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmargin_in({1'b0,1'b0,1'b0}),
        .txmuxdcdexhold_in(1'b0),
        .txmuxdcdorwren_in(1'b0),
        .txoneszeros_in(1'b0),
        .txoutclk_out(txoutclk_out),
        .txoutclkfabric_out(NLW_inst_txoutclkfabric_out_UNCONNECTED[0]),
        .txoutclkpcs_out(NLW_inst_txoutclkpcs_out_UNCONNECTED[0]),
        .txoutclksel_in(txoutclksel_in),
        .txpcsreset_in(txpcsreset_in),
        .txpd_in(txpd_in),
        .txpdelecidlemode_in(txpdelecidlemode_in),
        .txphalign_in(1'b0),
        .txphaligndone_out(NLW_inst_txphaligndone_out_UNCONNECTED[0]),
        .txphalignen_in(1'b0),
        .txphdlypd_in(1'b1),
        .txphdlyreset_in(1'b0),
        .txphdlytstclk_in(1'b0),
        .txphinit_in(1'b0),
        .txphinitdone_out(NLW_inst_txphinitdone_out_UNCONNECTED[0]),
        .txphovrden_in(1'b0),
        .txpippmen_in(1'b0),
        .txpippmovrden_in(1'b0),
        .txpippmpd_in(1'b0),
        .txpippmsel_in(1'b0),
        .txpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpisopd_in(1'b0),
        .txpllclksel_in({1'b1,1'b1}),
        .txpmareset_in(txpmareset_in),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(txpolarity_in),
        .txpostcursor_in(txpostcursor_in),
        .txpostcursorinv_in(1'b0),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in(txprecursor_in),
        .txprecursorinv_in(1'b0),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txprogdivreset_in(1'b0),
        .txqpibiasen_in(1'b0),
        .txqpisenn_out(NLW_inst_txqpisenn_out_UNCONNECTED[0]),
        .txqpisenp_out(NLW_inst_txqpisenp_out_UNCONNECTED[0]),
        .txqpistrongpdown_in(1'b0),
        .txqpiweakpup_in(1'b0),
        .txrate_in({1'b0,1'b0,1'b0}),
        .txratedone_out(NLW_inst_txratedone_out_UNCONNECTED[0]),
        .txratemode_in(1'b0),
        .txresetdone_out(NLW_inst_txresetdone_out_UNCONNECTED[0]),
        .txsequence_in(txsequence_in),
        .txswing_in(1'b0),
        .txsyncallin_in(1'b0),
        .txsyncdone_out(NLW_inst_txsyncdone_out_UNCONNECTED[0]),
        .txsyncin_in(1'b0),
        .txsyncmode_in(1'b0),
        .txsyncout_out(NLW_inst_txsyncout_out_UNCONNECTED[0]),
        .txsysclksel_in({1'b1,1'b0}),
        .txuserrdy_in(1'b1),
        .txusrclk2_in(txusrclk2_in),
        .txusrclk_in(txusrclk_in),
        .ubcfgstreamen_in(1'b0),
        .ubdaddr_out(NLW_inst_ubdaddr_out_UNCONNECTED[0]),
        .ubden_out(NLW_inst_ubden_out_UNCONNECTED[0]),
        .ubdi_out(NLW_inst_ubdi_out_UNCONNECTED[0]),
        .ubdo_in(1'b0),
        .ubdrdy_in(1'b0),
        .ubdwe_out(NLW_inst_ubdwe_out_UNCONNECTED[0]),
        .ubenable_in(1'b0),
        .ubgpi_in(1'b0),
        .ubintr_in(1'b0),
        .ubiolmbrst_in(1'b0),
        .ubmbrst_in(1'b0),
        .ubmdmcapture_in(1'b0),
        .ubmdmdbgrst_in(1'b0),
        .ubmdmdbgupdate_in(1'b0),
        .ubmdmregen_in(1'b0),
        .ubmdmshift_in(1'b0),
        .ubmdmsysrst_in(1'b0),
        .ubmdmtck_in(1'b0),
        .ubmdmtdi_in(1'b0),
        .ubmdmtdo_out(NLW_inst_ubmdmtdo_out_UNCONNECTED[0]),
        .ubrsvdout_out(NLW_inst_ubrsvdout_out_UNCONNECTED[0]),
        .ubtxuart_out(NLW_inst_ubtxuart_out_UNCONNECTED[0]));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper
   (cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    pcierategen3_out,
    pcierateidle_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    phystatus_out,
    resetexception_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txcomfinish_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    pcsrsvdout_out,
    rxdata_out,
    drpdo_out,
    rxctrl0_out,
    rxctrl1_out,
    dmonitorout_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    rxclkcorcnt_out,
    rxdatavalid_out,
    rxheadervalid_out,
    rxstartofseq_out,
    txbufstatus_out,
    bufgtce_out,
    bufgtcemask_out,
    bufgtreset_out,
    bufgtrstmask_out,
    rxbufstatus_out,
    rxstatus_out,
    rxchbondo_out,
    rxheader_out,
    rxmonitorout_out,
    pinrsrvdas_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdataextendrsvd_out,
    bufgtdiv_out,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpclk_in,
    drpen_in,
    drpwe_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    \gen_gtwizard_gthe3.gtrxreset_int ,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    \gen_gtwizard_gthe3.gttxreset_int ,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxcommadeten_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    \gen_gtwizard_gthe3.rxprogdivreset_int ,
    rxqpien_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    \gen_gtwizard_gthe3.rxuserrdy_int ,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tx8b10ben_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txinhibit_in,
    txlatclk_in,
    txpcsreset_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpisopd_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprecursorinv_in,
    \gen_gtwizard_gthe3.txprogdivreset_int ,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txratemode_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    \gen_gtwizard_gthe3.txuserrdy_int ,
    txusrclk_in,
    txusrclk2_in,
    txdata_in,
    drpdi_in,
    gtrsvd_in,
    pcsrsvdin_in,
    txctrl0_in,
    txctrl1_in,
    rxdfeagcctrl_in,
    rxelecidlemode_in,
    rxmonitorsel_in,
    rxpd_in,
    rxpllclksel_in,
    rxsysclksel_in,
    txpd_in,
    txpllclksel_in,
    txsysclksel_in,
    cpllrefclksel_in,
    loopback_in,
    rxchbondlevel_in,
    rxoutclksel_in,
    rxrate_in,
    txbufdiffctrl_in,
    txmargin_in,
    txoutclksel_in,
    txrate_in,
    rxosintcfg_in,
    rxprbssel_in,
    txdiffctrl_in,
    txprbssel_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    rxchbondi_in,
    txpippmstepsize_in,
    txpostcursor_in,
    txprecursor_in,
    txheader_in,
    txmaincursor_in,
    txsequence_in,
    tx8b10bbypass_in,
    txctrl2_in,
    txdataextendrsvd_in,
    drpaddr_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output [0:0]cpllfbclklost_out;
  output [0:0]cplllock_out;
  output [0:0]cpllrefclklost_out;
  output [0:0]drprdy_out;
  output [0:0]eyescandataerror_out;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [0:0]gtpowergood_out;
  output [0:0]gtrefclkmonitor_out;
  output [0:0]pcierategen3_out;
  output [0:0]pcierateidle_out;
  output [0:0]pciesynctxsyncdone_out;
  output [0:0]pcieusergen3rdy_out;
  output [0:0]pcieuserphystatusrst_out;
  output [0:0]pcieuserratestart_out;
  output [0:0]phystatus_out;
  output [0:0]resetexception_out;
  output [0:0]rxbyteisaligned_out;
  output [0:0]rxbyterealign_out;
  output [0:0]rxcdrlock_out;
  output [0:0]rxcdrphdone_out;
  output [0:0]rxchanbondseq_out;
  output [0:0]rxchanisaligned_out;
  output [0:0]rxchanrealign_out;
  output [0:0]rxcominitdet_out;
  output [0:0]rxcommadet_out;
  output [0:0]rxcomsasdet_out;
  output [0:0]rxcomwakedet_out;
  output [0:0]rxdlysresetdone_out;
  output [0:0]rxelecidle_out;
  output [0:0]rxosintdone_out;
  output [0:0]rxosintstarted_out;
  output [0:0]rxosintstrobedone_out;
  output [0:0]rxosintstrobestarted_out;
  output [0:0]rxoutclk_out;
  output [0:0]rxoutclkfabric_out;
  output [0:0]rxoutclkpcs_out;
  output [0:0]rxphaligndone_out;
  output [0:0]rxphalignerr_out;
  output [0:0]rxpmaresetdone_out;
  output [0:0]rxprbserr_out;
  output [0:0]rxprbslocked_out;
  output [0:0]rxprgdivresetdone_out;
  output [0:0]rxqpisenn_out;
  output [0:0]rxqpisenp_out;
  output [0:0]rxratedone_out;
  output [0:0]rxrecclkout_out;
  output [0:0]rxresetdone_out;
  output [0:0]rxsliderdy_out;
  output [0:0]rxslipdone_out;
  output [0:0]rxslipoutclkrdy_out;
  output [0:0]rxslippmardy_out;
  output [0:0]rxsyncdone_out;
  output [0:0]rxsyncout_out;
  output [0:0]rxvalid_out;
  output [0:0]txcomfinish_out;
  output [0:0]txdlysresetdone_out;
  output [0:0]txoutclk_out;
  output [0:0]txoutclkfabric_out;
  output [0:0]txoutclkpcs_out;
  output [0:0]txphaligndone_out;
  output [0:0]txphinitdone_out;
  output [0:0]txpmaresetdone_out;
  output [0:0]txprgdivresetdone_out;
  output [0:0]txqpisenn_out;
  output [0:0]txqpisenp_out;
  output [0:0]txratedone_out;
  output [0:0]txresetdone_out;
  output [0:0]txsyncdone_out;
  output [0:0]txsyncout_out;
  output [11:0]pcsrsvdout_out;
  output [127:0]rxdata_out;
  output [15:0]drpdo_out;
  output [15:0]rxctrl0_out;
  output [15:0]rxctrl1_out;
  output [16:0]dmonitorout_out;
  output [1:0]pcierateqpllpd_out;
  output [1:0]pcierateqpllreset_out;
  output [1:0]rxclkcorcnt_out;
  output [1:0]rxdatavalid_out;
  output [1:0]rxheadervalid_out;
  output [1:0]rxstartofseq_out;
  output [1:0]txbufstatus_out;
  output [2:0]bufgtce_out;
  output [2:0]bufgtcemask_out;
  output [2:0]bufgtreset_out;
  output [2:0]bufgtrstmask_out;
  output [2:0]rxbufstatus_out;
  output [2:0]rxstatus_out;
  output [4:0]rxchbondo_out;
  output [5:0]rxheader_out;
  output [6:0]rxmonitorout_out;
  output [7:0]pinrsrvdas_out;
  output [7:0]rxctrl2_out;
  output [7:0]rxctrl3_out;
  output [7:0]rxdataextendrsvd_out;
  output [8:0]bufgtdiv_out;
  input [0:0]cfgreset_in;
  input [0:0]clkrsvd0_in;
  input [0:0]clkrsvd1_in;
  input [0:0]cplllockdetclk_in;
  input [0:0]cplllocken_in;
  input [0:0]cpllpd_in;
  input [0:0]cpllreset_in;
  input [0:0]dmonfiforeset_in;
  input [0:0]dmonitorclk_in;
  input [0:0]drpclk_in;
  input [0:0]drpen_in;
  input [0:0]drpwe_in;
  input [0:0]evoddphicaldone_in;
  input [0:0]evoddphicalstart_in;
  input [0:0]evoddphidrden_in;
  input [0:0]evoddphidwren_in;
  input [0:0]evoddphixrden_in;
  input [0:0]evoddphixwren_in;
  input [0:0]eyescanmode_in;
  input [0:0]eyescanreset_in;
  input [0:0]eyescantrigger_in;
  input [0:0]gtgrefclk_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [0:0]gtnorthrefclk0_in;
  input [0:0]gtnorthrefclk1_in;
  input [0:0]gtrefclk0_in;
  input [0:0]gtrefclk1_in;
  input [0:0]gtresetsel_in;
  input \gen_gtwizard_gthe3.gtrxreset_int ;
  input [0:0]gtsouthrefclk0_in;
  input [0:0]gtsouthrefclk1_in;
  input \gen_gtwizard_gthe3.gttxreset_int ;
  input [0:0]lpbkrxtxseren_in;
  input [0:0]lpbktxrxseren_in;
  input [0:0]pcieeqrxeqadaptdone_in;
  input [0:0]pcierstidle_in;
  input [0:0]pciersttxsyncstart_in;
  input [0:0]pcieuserratedone_in;
  input [0:0]qpll0clk_in;
  input [0:0]qpll0refclk_in;
  input [0:0]qpll1clk_in;
  input [0:0]qpll1refclk_in;
  input [0:0]resetovrd_in;
  input [0:0]rstclkentx_in;
  input [0:0]rx8b10ben_in;
  input [0:0]rxbufreset_in;
  input [0:0]rxcdrfreqreset_in;
  input [0:0]rxcdrhold_in;
  input [0:0]rxcdrovrden_in;
  input [0:0]rxcdrreset_in;
  input [0:0]rxcdrresetrsv_in;
  input [0:0]rxchbonden_in;
  input [0:0]rxchbondmaster_in;
  input [0:0]rxchbondslave_in;
  input [0:0]rxcommadeten_in;
  input [0:0]rxdfeagchold_in;
  input [0:0]rxdfeagcovrden_in;
  input [0:0]rxdfelfhold_in;
  input [0:0]rxdfelfovrden_in;
  input [0:0]rxdfelpmreset_in;
  input [0:0]rxdfetap10hold_in;
  input [0:0]rxdfetap10ovrden_in;
  input [0:0]rxdfetap11hold_in;
  input [0:0]rxdfetap11ovrden_in;
  input [0:0]rxdfetap12hold_in;
  input [0:0]rxdfetap12ovrden_in;
  input [0:0]rxdfetap13hold_in;
  input [0:0]rxdfetap13ovrden_in;
  input [0:0]rxdfetap14hold_in;
  input [0:0]rxdfetap14ovrden_in;
  input [0:0]rxdfetap15hold_in;
  input [0:0]rxdfetap15ovrden_in;
  input [0:0]rxdfetap2hold_in;
  input [0:0]rxdfetap2ovrden_in;
  input [0:0]rxdfetap3hold_in;
  input [0:0]rxdfetap3ovrden_in;
  input [0:0]rxdfetap4hold_in;
  input [0:0]rxdfetap4ovrden_in;
  input [0:0]rxdfetap5hold_in;
  input [0:0]rxdfetap5ovrden_in;
  input [0:0]rxdfetap6hold_in;
  input [0:0]rxdfetap6ovrden_in;
  input [0:0]rxdfetap7hold_in;
  input [0:0]rxdfetap7ovrden_in;
  input [0:0]rxdfetap8hold_in;
  input [0:0]rxdfetap8ovrden_in;
  input [0:0]rxdfetap9hold_in;
  input [0:0]rxdfetap9ovrden_in;
  input [0:0]rxdfeuthold_in;
  input [0:0]rxdfeutovrden_in;
  input [0:0]rxdfevphold_in;
  input [0:0]rxdfevpovrden_in;
  input [0:0]rxdfevsen_in;
  input [0:0]rxdfexyden_in;
  input [0:0]rxdlybypass_in;
  input [0:0]rxdlyen_in;
  input [0:0]rxdlyovrden_in;
  input [0:0]rxdlysreset_in;
  input [0:0]rxgearboxslip_in;
  input [0:0]rxlatclk_in;
  input [0:0]rxlpmen_in;
  input [0:0]rxlpmgchold_in;
  input [0:0]rxlpmgcovrden_in;
  input [0:0]rxlpmhfhold_in;
  input [0:0]rxlpmhfovrden_in;
  input [0:0]rxlpmlfhold_in;
  input [0:0]rxlpmlfklovrden_in;
  input [0:0]rxlpmoshold_in;
  input [0:0]rxlpmosovrden_in;
  input [0:0]rxmcommaalignen_in;
  input [0:0]rxoobreset_in;
  input [0:0]rxoscalreset_in;
  input [0:0]rxoshold_in;
  input [0:0]rxosinten_in;
  input [0:0]rxosinthold_in;
  input [0:0]rxosintovrden_in;
  input [0:0]rxosintstrobe_in;
  input [0:0]rxosinttestovrden_in;
  input [0:0]rxosovrden_in;
  input [0:0]rxpcommaalignen_in;
  input [0:0]rxpcsreset_in;
  input [0:0]rxphalign_in;
  input [0:0]rxphalignen_in;
  input [0:0]rxphdlypd_in;
  input [0:0]rxphdlyreset_in;
  input [0:0]rxphovrden_in;
  input [0:0]rxpmareset_in;
  input [0:0]rxpolarity_in;
  input [0:0]rxprbscntreset_in;
  input \gen_gtwizard_gthe3.rxprogdivreset_int ;
  input [0:0]rxqpien_in;
  input [0:0]rxratemode_in;
  input [0:0]rxslide_in;
  input [0:0]rxslipoutclk_in;
  input [0:0]rxslippma_in;
  input [0:0]rxsyncallin_in;
  input [0:0]rxsyncin_in;
  input [0:0]rxsyncmode_in;
  input \gen_gtwizard_gthe3.rxuserrdy_int ;
  input [0:0]rxusrclk_in;
  input [0:0]rxusrclk2_in;
  input [0:0]sigvalidclk_in;
  input [0:0]tx8b10ben_in;
  input [0:0]txcominit_in;
  input [0:0]txcomsas_in;
  input [0:0]txcomwake_in;
  input [0:0]txdeemph_in;
  input [0:0]txdetectrx_in;
  input [0:0]txdiffpd_in;
  input [0:0]txdlybypass_in;
  input [0:0]txdlyen_in;
  input [0:0]txdlyhold_in;
  input [0:0]txdlyovrden_in;
  input [0:0]txdlysreset_in;
  input [0:0]txdlyupdown_in;
  input [0:0]txelecidle_in;
  input [0:0]txinhibit_in;
  input [0:0]txlatclk_in;
  input [0:0]txpcsreset_in;
  input [0:0]txpdelecidlemode_in;
  input [0:0]txphalign_in;
  input [0:0]txphalignen_in;
  input [0:0]txphdlypd_in;
  input [0:0]txphdlyreset_in;
  input [0:0]txphdlytstclk_in;
  input [0:0]txphinit_in;
  input [0:0]txphovrden_in;
  input [0:0]txpippmen_in;
  input [0:0]txpippmovrden_in;
  input [0:0]txpippmpd_in;
  input [0:0]txpippmsel_in;
  input [0:0]txpisopd_in;
  input [0:0]txpmareset_in;
  input [0:0]txpolarity_in;
  input [0:0]txpostcursorinv_in;
  input [0:0]txprbsforceerr_in;
  input [0:0]txprecursorinv_in;
  input \gen_gtwizard_gthe3.txprogdivreset_int ;
  input [0:0]txqpibiasen_in;
  input [0:0]txqpistrongpdown_in;
  input [0:0]txqpiweakpup_in;
  input [0:0]txratemode_in;
  input [0:0]txswing_in;
  input [0:0]txsyncallin_in;
  input [0:0]txsyncin_in;
  input [0:0]txsyncmode_in;
  input \gen_gtwizard_gthe3.txuserrdy_int ;
  input [0:0]txusrclk_in;
  input [0:0]txusrclk2_in;
  input [127:0]txdata_in;
  input [15:0]drpdi_in;
  input [15:0]gtrsvd_in;
  input [15:0]pcsrsvdin_in;
  input [15:0]txctrl0_in;
  input [15:0]txctrl1_in;
  input [1:0]rxdfeagcctrl_in;
  input [1:0]rxelecidlemode_in;
  input [1:0]rxmonitorsel_in;
  input [1:0]rxpd_in;
  input [1:0]rxpllclksel_in;
  input [1:0]rxsysclksel_in;
  input [1:0]txpd_in;
  input [1:0]txpllclksel_in;
  input [1:0]txsysclksel_in;
  input [2:0]cpllrefclksel_in;
  input [2:0]loopback_in;
  input [2:0]rxchbondlevel_in;
  input [2:0]rxoutclksel_in;
  input [2:0]rxrate_in;
  input [2:0]txbufdiffctrl_in;
  input [2:0]txmargin_in;
  input [2:0]txoutclksel_in;
  input [2:0]txrate_in;
  input [3:0]rxosintcfg_in;
  input [3:0]rxprbssel_in;
  input [3:0]txdiffctrl_in;
  input [3:0]txprbssel_in;
  input [4:0]pcsrsvdin2_in;
  input [4:0]pmarsvdin_in;
  input [4:0]rxchbondi_in;
  input [4:0]txpippmstepsize_in;
  input [4:0]txpostcursor_in;
  input [4:0]txprecursor_in;
  input [5:0]txheader_in;
  input [6:0]txmaincursor_in;
  input [6:0]txsequence_in;
  input [7:0]tx8b10bbypass_in;
  input [7:0]txctrl2_in;
  input [7:0]txdataextendrsvd_in;
  input [8:0]drpaddr_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire [2:0]bufgtce_out;
  wire [2:0]bufgtcemask_out;
  wire [8:0]bufgtdiv_out;
  wire [2:0]bufgtreset_out;
  wire [2:0]bufgtrstmask_out;
  wire [0:0]cfgreset_in;
  wire [0:0]clkrsvd0_in;
  wire [0:0]clkrsvd1_in;
  wire [0:0]cpllfbclklost_out;
  wire [0:0]cplllock_out;
  wire [0:0]cplllockdetclk_in;
  wire [0:0]cplllocken_in;
  wire [0:0]cpllpd_in;
  wire [0:0]cpllrefclklost_out;
  wire [2:0]cpllrefclksel_in;
  wire [0:0]cpllreset_in;
  wire [0:0]dmonfiforeset_in;
  wire [0:0]dmonitorclk_in;
  wire [16:0]dmonitorout_out;
  wire [8:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [15:0]drpdi_in;
  wire [15:0]drpdo_out;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drpwe_in;
  wire [0:0]evoddphicaldone_in;
  wire [0:0]evoddphicalstart_in;
  wire [0:0]evoddphidrden_in;
  wire [0:0]evoddphidwren_in;
  wire [0:0]evoddphixrden_in;
  wire [0:0]evoddphixwren_in;
  wire [0:0]eyescandataerror_out;
  wire [0:0]eyescanmode_in;
  wire [0:0]eyescanreset_in;
  wire [0:0]eyescantrigger_in;
  wire \gen_gtwizard_gthe3.gtrxreset_int ;
  wire \gen_gtwizard_gthe3.gttxreset_int ;
  wire \gen_gtwizard_gthe3.rxprogdivreset_int ;
  wire \gen_gtwizard_gthe3.rxuserrdy_int ;
  wire \gen_gtwizard_gthe3.txprogdivreset_int ;
  wire \gen_gtwizard_gthe3.txuserrdy_int ;
  wire [0:0]gtgrefclk_in;
  wire [0:0]gthrxn_in;
  wire [0:0]gthrxp_in;
  wire [0:0]gthtxn_out;
  wire [0:0]gthtxp_out;
  wire [0:0]gtnorthrefclk0_in;
  wire [0:0]gtnorthrefclk1_in;
  wire [0:0]gtpowergood_out;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtrefclk1_in;
  wire [0:0]gtrefclkmonitor_out;
  wire [0:0]gtresetsel_in;
  wire [15:0]gtrsvd_in;
  wire [0:0]gtsouthrefclk0_in;
  wire [0:0]gtsouthrefclk1_in;
  wire [2:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire [0:0]lpbkrxtxseren_in;
  wire [0:0]lpbktxrxseren_in;
  wire [0:0]pcieeqrxeqadaptdone_in;
  wire [0:0]pcierategen3_out;
  wire [0:0]pcierateidle_out;
  wire [1:0]pcierateqpllpd_out;
  wire [1:0]pcierateqpllreset_out;
  wire [0:0]pcierstidle_in;
  wire [0:0]pciersttxsyncstart_in;
  wire [0:0]pciesynctxsyncdone_out;
  wire [0:0]pcieusergen3rdy_out;
  wire [0:0]pcieuserphystatusrst_out;
  wire [0:0]pcieuserratedone_in;
  wire [0:0]pcieuserratestart_out;
  wire [4:0]pcsrsvdin2_in;
  wire [15:0]pcsrsvdin_in;
  wire [11:0]pcsrsvdout_out;
  wire [0:0]phystatus_out;
  wire [7:0]pinrsrvdas_out;
  wire [4:0]pmarsvdin_in;
  wire [0:0]qpll0clk_in;
  wire [0:0]qpll0refclk_in;
  wire [0:0]qpll1clk_in;
  wire [0:0]qpll1refclk_in;
  wire [0:0]resetexception_out;
  wire [0:0]resetovrd_in;
  wire [0:0]rstclkentx_in;
  wire [0:0]rx8b10ben_in;
  wire [0:0]rxbufreset_in;
  wire [2:0]rxbufstatus_out;
  wire [0:0]rxbyteisaligned_out;
  wire [0:0]rxbyterealign_out;
  wire [0:0]rxcdrfreqreset_in;
  wire [0:0]rxcdrhold_in;
  wire [0:0]rxcdrlock_out;
  wire [0:0]rxcdrovrden_in;
  wire [0:0]rxcdrphdone_out;
  wire [0:0]rxcdrreset_in;
  wire [0:0]rxcdrresetrsv_in;
  wire [0:0]rxchanbondseq_out;
  wire [0:0]rxchanisaligned_out;
  wire [0:0]rxchanrealign_out;
  wire [0:0]rxchbonden_in;
  wire [4:0]rxchbondi_in;
  wire [2:0]rxchbondlevel_in;
  wire [0:0]rxchbondmaster_in;
  wire [4:0]rxchbondo_out;
  wire [0:0]rxchbondslave_in;
  wire [1:0]rxclkcorcnt_out;
  wire [0:0]rxcominitdet_out;
  wire [0:0]rxcommadet_out;
  wire [0:0]rxcommadeten_in;
  wire [0:0]rxcomsasdet_out;
  wire [0:0]rxcomwakedet_out;
  wire [15:0]rxctrl0_out;
  wire [15:0]rxctrl1_out;
  wire [7:0]rxctrl2_out;
  wire [7:0]rxctrl3_out;
  wire [127:0]rxdata_out;
  wire [7:0]rxdataextendrsvd_out;
  wire [1:0]rxdatavalid_out;
  wire [1:0]rxdfeagcctrl_in;
  wire [0:0]rxdfeagchold_in;
  wire [0:0]rxdfeagcovrden_in;
  wire [0:0]rxdfelfhold_in;
  wire [0:0]rxdfelfovrden_in;
  wire [0:0]rxdfelpmreset_in;
  wire [0:0]rxdfetap10hold_in;
  wire [0:0]rxdfetap10ovrden_in;
  wire [0:0]rxdfetap11hold_in;
  wire [0:0]rxdfetap11ovrden_in;
  wire [0:0]rxdfetap12hold_in;
  wire [0:0]rxdfetap12ovrden_in;
  wire [0:0]rxdfetap13hold_in;
  wire [0:0]rxdfetap13ovrden_in;
  wire [0:0]rxdfetap14hold_in;
  wire [0:0]rxdfetap14ovrden_in;
  wire [0:0]rxdfetap15hold_in;
  wire [0:0]rxdfetap15ovrden_in;
  wire [0:0]rxdfetap2hold_in;
  wire [0:0]rxdfetap2ovrden_in;
  wire [0:0]rxdfetap3hold_in;
  wire [0:0]rxdfetap3ovrden_in;
  wire [0:0]rxdfetap4hold_in;
  wire [0:0]rxdfetap4ovrden_in;
  wire [0:0]rxdfetap5hold_in;
  wire [0:0]rxdfetap5ovrden_in;
  wire [0:0]rxdfetap6hold_in;
  wire [0:0]rxdfetap6ovrden_in;
  wire [0:0]rxdfetap7hold_in;
  wire [0:0]rxdfetap7ovrden_in;
  wire [0:0]rxdfetap8hold_in;
  wire [0:0]rxdfetap8ovrden_in;
  wire [0:0]rxdfetap9hold_in;
  wire [0:0]rxdfetap9ovrden_in;
  wire [0:0]rxdfeuthold_in;
  wire [0:0]rxdfeutovrden_in;
  wire [0:0]rxdfevphold_in;
  wire [0:0]rxdfevpovrden_in;
  wire [0:0]rxdfevsen_in;
  wire [0:0]rxdfexyden_in;
  wire [0:0]rxdlybypass_in;
  wire [0:0]rxdlyen_in;
  wire [0:0]rxdlyovrden_in;
  wire [0:0]rxdlysreset_in;
  wire [0:0]rxdlysresetdone_out;
  wire [0:0]rxelecidle_out;
  wire [1:0]rxelecidlemode_in;
  wire [0:0]rxgearboxslip_in;
  wire [5:0]rxheader_out;
  wire [1:0]rxheadervalid_out;
  wire [0:0]rxlatclk_in;
  wire [0:0]rxlpmen_in;
  wire [0:0]rxlpmgchold_in;
  wire [0:0]rxlpmgcovrden_in;
  wire [0:0]rxlpmhfhold_in;
  wire [0:0]rxlpmhfovrden_in;
  wire [0:0]rxlpmlfhold_in;
  wire [0:0]rxlpmlfklovrden_in;
  wire [0:0]rxlpmoshold_in;
  wire [0:0]rxlpmosovrden_in;
  wire [0:0]rxmcommaalignen_in;
  wire [6:0]rxmonitorout_out;
  wire [1:0]rxmonitorsel_in;
  wire [0:0]rxoobreset_in;
  wire [0:0]rxoscalreset_in;
  wire [0:0]rxoshold_in;
  wire [3:0]rxosintcfg_in;
  wire [0:0]rxosintdone_out;
  wire [0:0]rxosinten_in;
  wire [0:0]rxosinthold_in;
  wire [0:0]rxosintovrden_in;
  wire [0:0]rxosintstarted_out;
  wire [0:0]rxosintstrobe_in;
  wire [0:0]rxosintstrobedone_out;
  wire [0:0]rxosintstrobestarted_out;
  wire [0:0]rxosinttestovrden_in;
  wire [0:0]rxosovrden_in;
  wire [0:0]rxoutclk_out;
  wire [0:0]rxoutclkfabric_out;
  wire [0:0]rxoutclkpcs_out;
  wire [2:0]rxoutclksel_in;
  wire [0:0]rxpcommaalignen_in;
  wire [0:0]rxpcsreset_in;
  wire [1:0]rxpd_in;
  wire [0:0]rxphalign_in;
  wire [0:0]rxphaligndone_out;
  wire [0:0]rxphalignen_in;
  wire [0:0]rxphalignerr_out;
  wire [0:0]rxphdlypd_in;
  wire [0:0]rxphdlyreset_in;
  wire [0:0]rxphovrden_in;
  wire [1:0]rxpllclksel_in;
  wire [0:0]rxpmareset_in;
  wire [0:0]rxpmaresetdone_out;
  wire [0:0]rxpolarity_in;
  wire [0:0]rxprbscntreset_in;
  wire [0:0]rxprbserr_out;
  wire [0:0]rxprbslocked_out;
  wire [3:0]rxprbssel_in;
  wire [0:0]rxprgdivresetdone_out;
  wire [0:0]rxqpien_in;
  wire [0:0]rxqpisenn_out;
  wire [0:0]rxqpisenp_out;
  wire [2:0]rxrate_in;
  wire [0:0]rxratedone_out;
  wire [0:0]rxratemode_in;
  wire [0:0]rxrecclkout_out;
  wire [0:0]rxresetdone_out;
  wire [0:0]rxslide_in;
  wire [0:0]rxsliderdy_out;
  wire [0:0]rxslipdone_out;
  wire [0:0]rxslipoutclk_in;
  wire [0:0]rxslipoutclkrdy_out;
  wire [0:0]rxslippma_in;
  wire [0:0]rxslippmardy_out;
  wire [1:0]rxstartofseq_out;
  wire [2:0]rxstatus_out;
  wire [0:0]rxsyncallin_in;
  wire [0:0]rxsyncdone_out;
  wire [0:0]rxsyncin_in;
  wire [0:0]rxsyncmode_in;
  wire [0:0]rxsyncout_out;
  wire [1:0]rxsysclksel_in;
  wire [0:0]rxusrclk2_in;
  wire [0:0]rxusrclk_in;
  wire [0:0]rxvalid_out;
  wire [0:0]sigvalidclk_in;
  wire [7:0]tx8b10bbypass_in;
  wire [0:0]tx8b10ben_in;
  wire [2:0]txbufdiffctrl_in;
  wire [1:0]txbufstatus_out;
  wire [0:0]txcomfinish_out;
  wire [0:0]txcominit_in;
  wire [0:0]txcomsas_in;
  wire [0:0]txcomwake_in;
  wire [15:0]txctrl0_in;
  wire [15:0]txctrl1_in;
  wire [7:0]txctrl2_in;
  wire [127:0]txdata_in;
  wire [7:0]txdataextendrsvd_in;
  wire [0:0]txdeemph_in;
  wire [0:0]txdetectrx_in;
  wire [3:0]txdiffctrl_in;
  wire [0:0]txdiffpd_in;
  wire [0:0]txdlybypass_in;
  wire [0:0]txdlyen_in;
  wire [0:0]txdlyhold_in;
  wire [0:0]txdlyovrden_in;
  wire [0:0]txdlysreset_in;
  wire [0:0]txdlysresetdone_out;
  wire [0:0]txdlyupdown_in;
  wire [0:0]txelecidle_in;
  wire [5:0]txheader_in;
  wire [0:0]txinhibit_in;
  wire [0:0]txlatclk_in;
  wire [6:0]txmaincursor_in;
  wire [2:0]txmargin_in;
  wire [0:0]txoutclk_out;
  wire [0:0]txoutclkfabric_out;
  wire [0:0]txoutclkpcs_out;
  wire [2:0]txoutclksel_in;
  wire [0:0]txpcsreset_in;
  wire [1:0]txpd_in;
  wire [0:0]txpdelecidlemode_in;
  wire [0:0]txphalign_in;
  wire [0:0]txphaligndone_out;
  wire [0:0]txphalignen_in;
  wire [0:0]txphdlypd_in;
  wire [0:0]txphdlyreset_in;
  wire [0:0]txphdlytstclk_in;
  wire [0:0]txphinit_in;
  wire [0:0]txphinitdone_out;
  wire [0:0]txphovrden_in;
  wire [0:0]txpippmen_in;
  wire [0:0]txpippmovrden_in;
  wire [0:0]txpippmpd_in;
  wire [0:0]txpippmsel_in;
  wire [4:0]txpippmstepsize_in;
  wire [0:0]txpisopd_in;
  wire [1:0]txpllclksel_in;
  wire [0:0]txpmareset_in;
  wire [0:0]txpmaresetdone_out;
  wire [0:0]txpolarity_in;
  wire [4:0]txpostcursor_in;
  wire [0:0]txpostcursorinv_in;
  wire [0:0]txprbsforceerr_in;
  wire [3:0]txprbssel_in;
  wire [4:0]txprecursor_in;
  wire [0:0]txprecursorinv_in;
  wire [0:0]txprgdivresetdone_out;
  wire [0:0]txqpibiasen_in;
  wire [0:0]txqpisenn_out;
  wire [0:0]txqpisenp_out;
  wire [0:0]txqpistrongpdown_in;
  wire [0:0]txqpiweakpup_in;
  wire [2:0]txrate_in;
  wire [0:0]txratedone_out;
  wire [0:0]txratemode_in;
  wire [0:0]txresetdone_out;
  wire [6:0]txsequence_in;
  wire [0:0]txswing_in;
  wire [0:0]txsyncallin_in;
  wire [0:0]txsyncdone_out;
  wire [0:0]txsyncin_in;
  wire [0:0]txsyncmode_in;
  wire [0:0]txsyncout_out;
  wire [1:0]txsysclksel_in;
  wire [0:0]txusrclk2_in;
  wire [0:0]txusrclk_in;

  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_gthe3_channel channel_inst
       (.bufgtce_out(bufgtce_out),
        .bufgtcemask_out(bufgtcemask_out),
        .bufgtdiv_out(bufgtdiv_out),
        .bufgtreset_out(bufgtreset_out),
        .bufgtrstmask_out(bufgtrstmask_out),
        .cfgreset_in(cfgreset_in),
        .clkrsvd0_in(clkrsvd0_in),
        .clkrsvd1_in(clkrsvd1_in),
        .cpllfbclklost_out(cpllfbclklost_out),
        .cplllock_out(cplllock_out),
        .cplllockdetclk_in(cplllockdetclk_in),
        .cplllocken_in(cplllocken_in),
        .cpllpd_in(cpllpd_in),
        .cpllrefclklost_out(cpllrefclklost_out),
        .cpllrefclksel_in(cpllrefclksel_in),
        .cpllreset_in(cpllreset_in),
        .dmonfiforeset_in(dmonfiforeset_in),
        .dmonitorclk_in(dmonitorclk_in),
        .dmonitorout_out(dmonitorout_out),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .evoddphicaldone_in(evoddphicaldone_in),
        .evoddphicalstart_in(evoddphicalstart_in),
        .evoddphidrden_in(evoddphidrden_in),
        .evoddphidwren_in(evoddphidwren_in),
        .evoddphixrden_in(evoddphixrden_in),
        .evoddphixwren_in(evoddphixwren_in),
        .eyescandataerror_out(eyescandataerror_out),
        .eyescanmode_in(eyescanmode_in),
        .eyescanreset_in(eyescanreset_in),
        .eyescantrigger_in(eyescantrigger_in),
        .\gen_gtwizard_gthe3.gtrxreset_int (\gen_gtwizard_gthe3.gtrxreset_int ),
        .\gen_gtwizard_gthe3.gttxreset_int (\gen_gtwizard_gthe3.gttxreset_int ),
        .\gen_gtwizard_gthe3.rxprogdivreset_int (\gen_gtwizard_gthe3.rxprogdivreset_int ),
        .\gen_gtwizard_gthe3.rxuserrdy_int (\gen_gtwizard_gthe3.rxuserrdy_int ),
        .\gen_gtwizard_gthe3.txprogdivreset_int (\gen_gtwizard_gthe3.txprogdivreset_int ),
        .\gen_gtwizard_gthe3.txuserrdy_int (\gen_gtwizard_gthe3.txuserrdy_int ),
        .gtgrefclk_in(gtgrefclk_in),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtnorthrefclk0_in(gtnorthrefclk0_in),
        .gtnorthrefclk1_in(gtnorthrefclk1_in),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrefclk1_in(gtrefclk1_in),
        .gtrefclkmonitor_out(gtrefclkmonitor_out),
        .gtresetsel_in(gtresetsel_in),
        .gtrsvd_in(gtrsvd_in),
        .gtsouthrefclk0_in(gtsouthrefclk0_in),
        .gtsouthrefclk1_in(gtsouthrefclk1_in),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lpbkrxtxseren_in(lpbkrxtxseren_in),
        .lpbktxrxseren_in(lpbktxrxseren_in),
        .pcieeqrxeqadaptdone_in(pcieeqrxeqadaptdone_in),
        .pcierategen3_out(pcierategen3_out),
        .pcierateidle_out(pcierateidle_out),
        .pcierateqpllpd_out(pcierateqpllpd_out),
        .pcierateqpllreset_out(pcierateqpllreset_out),
        .pcierstidle_in(pcierstidle_in),
        .pciersttxsyncstart_in(pciersttxsyncstart_in),
        .pciesynctxsyncdone_out(pciesynctxsyncdone_out),
        .pcieusergen3rdy_out(pcieusergen3rdy_out),
        .pcieuserphystatusrst_out(pcieuserphystatusrst_out),
        .pcieuserratedone_in(pcieuserratedone_in),
        .pcieuserratestart_out(pcieuserratestart_out),
        .pcsrsvdin2_in(pcsrsvdin2_in),
        .pcsrsvdin_in(pcsrsvdin_in),
        .pcsrsvdout_out(pcsrsvdout_out),
        .phystatus_out(phystatus_out),
        .pinrsrvdas_out(pinrsrvdas_out),
        .pmarsvdin_in(pmarsvdin_in),
        .qpll0clk_in(qpll0clk_in),
        .qpll0refclk_in(qpll0refclk_in),
        .qpll1clk_in(qpll1clk_in),
        .qpll1refclk_in(qpll1refclk_in),
        .resetexception_out(resetexception_out),
        .resetovrd_in(resetovrd_in),
        .rstclkentx_in(rstclkentx_in),
        .rx8b10ben_in(rx8b10ben_in),
        .rxbufreset_in(rxbufreset_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxbyteisaligned_out(rxbyteisaligned_out),
        .rxbyterealign_out(rxbyterealign_out),
        .rxcdrfreqreset_in(rxcdrfreqreset_in),
        .rxcdrhold_in(rxcdrhold_in),
        .rxcdrlock_out(rxcdrlock_out),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxcdrphdone_out(rxcdrphdone_out),
        .rxcdrreset_in(rxcdrreset_in),
        .rxcdrresetrsv_in(rxcdrresetrsv_in),
        .rxchanbondseq_out(rxchanbondseq_out),
        .rxchanisaligned_out(rxchanisaligned_out),
        .rxchanrealign_out(rxchanrealign_out),
        .rxchbonden_in(rxchbonden_in),
        .rxchbondi_in(rxchbondi_in),
        .rxchbondlevel_in(rxchbondlevel_in),
        .rxchbondmaster_in(rxchbondmaster_in),
        .rxchbondo_out(rxchbondo_out),
        .rxchbondslave_in(rxchbondslave_in),
        .rxclkcorcnt_out(rxclkcorcnt_out),
        .rxcominitdet_out(rxcominitdet_out),
        .rxcommadet_out(rxcommadet_out),
        .rxcommadeten_in(rxcommadeten_in),
        .rxcomsasdet_out(rxcomsasdet_out),
        .rxcomwakedet_out(rxcomwakedet_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxctrl2_out(rxctrl2_out),
        .rxctrl3_out(rxctrl3_out),
        .rxdata_out(rxdata_out),
        .rxdataextendrsvd_out(rxdataextendrsvd_out),
        .rxdatavalid_out(rxdatavalid_out),
        .rxdfeagcctrl_in(rxdfeagcctrl_in),
        .rxdfeagchold_in(rxdfeagchold_in),
        .rxdfeagcovrden_in(rxdfeagcovrden_in),
        .rxdfelfhold_in(rxdfelfhold_in),
        .rxdfelfovrden_in(rxdfelfovrden_in),
        .rxdfelpmreset_in(rxdfelpmreset_in),
        .rxdfetap10hold_in(rxdfetap10hold_in),
        .rxdfetap10ovrden_in(rxdfetap10ovrden_in),
        .rxdfetap11hold_in(rxdfetap11hold_in),
        .rxdfetap11ovrden_in(rxdfetap11ovrden_in),
        .rxdfetap12hold_in(rxdfetap12hold_in),
        .rxdfetap12ovrden_in(rxdfetap12ovrden_in),
        .rxdfetap13hold_in(rxdfetap13hold_in),
        .rxdfetap13ovrden_in(rxdfetap13ovrden_in),
        .rxdfetap14hold_in(rxdfetap14hold_in),
        .rxdfetap14ovrden_in(rxdfetap14ovrden_in),
        .rxdfetap15hold_in(rxdfetap15hold_in),
        .rxdfetap15ovrden_in(rxdfetap15ovrden_in),
        .rxdfetap2hold_in(rxdfetap2hold_in),
        .rxdfetap2ovrden_in(rxdfetap2ovrden_in),
        .rxdfetap3hold_in(rxdfetap3hold_in),
        .rxdfetap3ovrden_in(rxdfetap3ovrden_in),
        .rxdfetap4hold_in(rxdfetap4hold_in),
        .rxdfetap4ovrden_in(rxdfetap4ovrden_in),
        .rxdfetap5hold_in(rxdfetap5hold_in),
        .rxdfetap5ovrden_in(rxdfetap5ovrden_in),
        .rxdfetap6hold_in(rxdfetap6hold_in),
        .rxdfetap6ovrden_in(rxdfetap6ovrden_in),
        .rxdfetap7hold_in(rxdfetap7hold_in),
        .rxdfetap7ovrden_in(rxdfetap7ovrden_in),
        .rxdfetap8hold_in(rxdfetap8hold_in),
        .rxdfetap8ovrden_in(rxdfetap8ovrden_in),
        .rxdfetap9hold_in(rxdfetap9hold_in),
        .rxdfetap9ovrden_in(rxdfetap9ovrden_in),
        .rxdfeuthold_in(rxdfeuthold_in),
        .rxdfeutovrden_in(rxdfeutovrden_in),
        .rxdfevphold_in(rxdfevphold_in),
        .rxdfevpovrden_in(rxdfevpovrden_in),
        .rxdfevsen_in(rxdfevsen_in),
        .rxdfexyden_in(rxdfexyden_in),
        .rxdlybypass_in(rxdlybypass_in),
        .rxdlyen_in(rxdlyen_in),
        .rxdlyovrden_in(rxdlyovrden_in),
        .rxdlysreset_in(rxdlysreset_in),
        .rxdlysresetdone_out(rxdlysresetdone_out),
        .rxelecidle_out(rxelecidle_out),
        .rxelecidlemode_in(rxelecidlemode_in),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out),
        .rxheadervalid_out(rxheadervalid_out),
        .rxlatclk_in(rxlatclk_in),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmgchold_in(rxlpmgchold_in),
        .rxlpmgcovrden_in(rxlpmgcovrden_in),
        .rxlpmhfhold_in(rxlpmhfhold_in),
        .rxlpmhfovrden_in(rxlpmhfovrden_in),
        .rxlpmlfhold_in(rxlpmlfhold_in),
        .rxlpmlfklovrden_in(rxlpmlfklovrden_in),
        .rxlpmoshold_in(rxlpmoshold_in),
        .rxlpmosovrden_in(rxlpmosovrden_in),
        .rxmcommaalignen_in(rxmcommaalignen_in),
        .rxmonitorout_out(rxmonitorout_out),
        .rxmonitorsel_in(rxmonitorsel_in),
        .rxoobreset_in(rxoobreset_in),
        .rxoscalreset_in(rxoscalreset_in),
        .rxoshold_in(rxoshold_in),
        .rxosintcfg_in(rxosintcfg_in),
        .rxosintdone_out(rxosintdone_out),
        .rxosinten_in(rxosinten_in),
        .rxosinthold_in(rxosinthold_in),
        .rxosintovrden_in(rxosintovrden_in),
        .rxosintstarted_out(rxosintstarted_out),
        .rxosintstrobe_in(rxosintstrobe_in),
        .rxosintstrobedone_out(rxosintstrobedone_out),
        .rxosintstrobestarted_out(rxosintstrobestarted_out),
        .rxosinttestovrden_in(rxosinttestovrden_in),
        .rxosovrden_in(rxosovrden_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkfabric_out(rxoutclkfabric_out),
        .rxoutclkpcs_out(rxoutclkpcs_out),
        .rxoutclksel_in(rxoutclksel_in),
        .rxpcommaalignen_in(rxpcommaalignen_in),
        .rxpcsreset_in(rxpcsreset_in),
        .rxpd_in(rxpd_in),
        .rxphalign_in(rxphalign_in),
        .rxphaligndone_out(rxphaligndone_out),
        .rxphalignen_in(rxphalignen_in),
        .rxphalignerr_out(rxphalignerr_out),
        .rxphdlypd_in(rxphdlypd_in),
        .rxphdlyreset_in(rxphdlyreset_in),
        .rxphovrden_in(rxphovrden_in),
        .rxpllclksel_in(rxpllclksel_in),
        .rxpmareset_in(rxpmareset_in),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in(rxprbscntreset_in),
        .rxprbserr_out(rxprbserr_out),
        .rxprbslocked_out(rxprbslocked_out),
        .rxprbssel_in(rxprbssel_in),
        .rxprgdivresetdone_out(rxprgdivresetdone_out),
        .rxqpien_in(rxqpien_in),
        .rxqpisenn_out(rxqpisenn_out),
        .rxqpisenp_out(rxqpisenp_out),
        .rxrate_in(rxrate_in),
        .rxratedone_out(rxratedone_out),
        .rxratemode_in(rxratemode_in),
        .rxrecclkout_out(rxrecclkout_out),
        .rxresetdone_out(rxresetdone_out),
        .rxslide_in(rxslide_in),
        .rxsliderdy_out(rxsliderdy_out),
        .rxslipdone_out(rxslipdone_out),
        .rxslipoutclk_in(rxslipoutclk_in),
        .rxslipoutclkrdy_out(rxslipoutclkrdy_out),
        .rxslippma_in(rxslippma_in),
        .rxslippmardy_out(rxslippmardy_out),
        .rxstartofseq_out(rxstartofseq_out),
        .rxstatus_out(rxstatus_out),
        .rxsyncallin_in(rxsyncallin_in),
        .rxsyncdone_out(rxsyncdone_out),
        .rxsyncin_in(rxsyncin_in),
        .rxsyncmode_in(rxsyncmode_in),
        .rxsyncout_out(rxsyncout_out),
        .rxsysclksel_in(rxsysclksel_in),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(rxvalid_out),
        .sigvalidclk_in(sigvalidclk_in),
        .tx8b10bbypass_in(tx8b10bbypass_in),
        .tx8b10ben_in(tx8b10ben_in),
        .txbufdiffctrl_in(txbufdiffctrl_in),
        .txbufstatus_out(txbufstatus_out),
        .txcomfinish_out(txcomfinish_out),
        .txcominit_in(txcominit_in),
        .txcomsas_in(txcomsas_in),
        .txcomwake_in(txcomwake_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txctrl2_in(txctrl2_in),
        .txdata_in(txdata_in),
        .txdataextendrsvd_in(txdataextendrsvd_in),
        .txdeemph_in(txdeemph_in),
        .txdetectrx_in(txdetectrx_in),
        .txdiffctrl_in(txdiffctrl_in),
        .txdiffpd_in(txdiffpd_in),
        .txdlybypass_in(txdlybypass_in),
        .txdlyen_in(txdlyen_in),
        .txdlyhold_in(txdlyhold_in),
        .txdlyovrden_in(txdlyovrden_in),
        .txdlysreset_in(txdlysreset_in),
        .txdlysresetdone_out(txdlysresetdone_out),
        .txdlyupdown_in(txdlyupdown_in),
        .txelecidle_in(txelecidle_in),
        .txheader_in(txheader_in),
        .txinhibit_in(txinhibit_in),
        .txlatclk_in(txlatclk_in),
        .txmaincursor_in(txmaincursor_in),
        .txmargin_in(txmargin_in),
        .txoutclk_out(txoutclk_out),
        .txoutclkfabric_out(txoutclkfabric_out),
        .txoutclkpcs_out(txoutclkpcs_out),
        .txoutclksel_in(txoutclksel_in),
        .txpcsreset_in(txpcsreset_in),
        .txpd_in(txpd_in),
        .txpdelecidlemode_in(txpdelecidlemode_in),
        .txphalign_in(txphalign_in),
        .txphaligndone_out(txphaligndone_out),
        .txphalignen_in(txphalignen_in),
        .txphdlypd_in(txphdlypd_in),
        .txphdlyreset_in(txphdlyreset_in),
        .txphdlytstclk_in(txphdlytstclk_in),
        .txphinit_in(txphinit_in),
        .txphinitdone_out(txphinitdone_out),
        .txphovrden_in(txphovrden_in),
        .txpippmen_in(txpippmen_in),
        .txpippmovrden_in(txpippmovrden_in),
        .txpippmpd_in(txpippmpd_in),
        .txpippmsel_in(txpippmsel_in),
        .txpippmstepsize_in(txpippmstepsize_in),
        .txpisopd_in(txpisopd_in),
        .txpllclksel_in(txpllclksel_in),
        .txpmareset_in(txpmareset_in),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(txpolarity_in),
        .txpostcursor_in(txpostcursor_in),
        .txpostcursorinv_in(txpostcursorinv_in),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in(txprecursor_in),
        .txprecursorinv_in(txprecursorinv_in),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txqpibiasen_in(txqpibiasen_in),
        .txqpisenn_out(txqpisenn_out),
        .txqpisenp_out(txqpisenp_out),
        .txqpistrongpdown_in(txqpistrongpdown_in),
        .txqpiweakpup_in(txqpiweakpup_in),
        .txrate_in(txrate_in),
        .txratedone_out(txratedone_out),
        .txratemode_in(txratemode_in),
        .txresetdone_out(txresetdone_out),
        .txsequence_in(txsequence_in),
        .txswing_in(txswing_in),
        .txsyncallin_in(txsyncallin_in),
        .txsyncdone_out(txsyncdone_out),
        .txsyncin_in(txsyncin_in),
        .txsyncmode_in(txsyncmode_in),
        .txsyncout_out(txsyncout_out),
        .txsysclksel_in(txsysclksel_in),
        .txusrclk2_in(txusrclk2_in),
        .txusrclk_in(txusrclk_in));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3
   (gtpowergood_out,
    rxcdrlock_out,
    gtwiz_reset_rx_cdr_stable_out,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtrefclkmonitor_out,
    pcierategen3_out,
    pcierateidle_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    phystatus_out,
    resetexception_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txcomfinish_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    pcsrsvdout_out,
    rxdata_out,
    drpdo_out,
    rxctrl0_out,
    rxctrl1_out,
    dmonitorout_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    rxclkcorcnt_out,
    rxdatavalid_out,
    rxheadervalid_out,
    rxstartofseq_out,
    txbufstatus_out,
    bufgtce_out,
    bufgtcemask_out,
    bufgtreset_out,
    bufgtrstmask_out,
    rxbufstatus_out,
    rxstatus_out,
    rxchbondo_out,
    rxheader_out,
    rxmonitorout_out,
    pinrsrvdas_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdataextendrsvd_out,
    bufgtdiv_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_userclk_tx_active_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpclk_in,
    drpen_in,
    drpwe_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxcommadeten_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxqpien_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tx8b10ben_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txinhibit_in,
    txlatclk_in,
    txpcsreset_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpisopd_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprecursorinv_in,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txratemode_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txusrclk_in,
    txusrclk2_in,
    txdata_in,
    drpdi_in,
    gtrsvd_in,
    pcsrsvdin_in,
    txctrl0_in,
    txctrl1_in,
    rxdfeagcctrl_in,
    rxelecidlemode_in,
    rxmonitorsel_in,
    rxpd_in,
    rxpllclksel_in,
    rxsysclksel_in,
    txpd_in,
    txpllclksel_in,
    txsysclksel_in,
    cpllrefclksel_in,
    loopback_in,
    rxchbondlevel_in,
    rxoutclksel_in,
    rxrate_in,
    txbufdiffctrl_in,
    txmargin_in,
    txoutclksel_in,
    txrate_in,
    rxosintcfg_in,
    rxprbssel_in,
    txdiffctrl_in,
    txprbssel_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    rxchbondi_in,
    txpippmstepsize_in,
    txpostcursor_in,
    txprecursor_in,
    txheader_in,
    txmaincursor_in,
    txsequence_in,
    tx8b10bbypass_in,
    txctrl2_in,
    txdataextendrsvd_in,
    drpaddr_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output [0:0]gtpowergood_out;
  output [0:0]rxcdrlock_out;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]cpllfbclklost_out;
  output [0:0]cplllock_out;
  output [0:0]cpllrefclklost_out;
  output [0:0]drprdy_out;
  output [0:0]eyescandataerror_out;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [0:0]gtrefclkmonitor_out;
  output [0:0]pcierategen3_out;
  output [0:0]pcierateidle_out;
  output [0:0]pciesynctxsyncdone_out;
  output [0:0]pcieusergen3rdy_out;
  output [0:0]pcieuserphystatusrst_out;
  output [0:0]pcieuserratestart_out;
  output [0:0]phystatus_out;
  output [0:0]resetexception_out;
  output [0:0]rxbyteisaligned_out;
  output [0:0]rxbyterealign_out;
  output [0:0]rxcdrphdone_out;
  output [0:0]rxchanbondseq_out;
  output [0:0]rxchanisaligned_out;
  output [0:0]rxchanrealign_out;
  output [0:0]rxcominitdet_out;
  output [0:0]rxcommadet_out;
  output [0:0]rxcomsasdet_out;
  output [0:0]rxcomwakedet_out;
  output [0:0]rxdlysresetdone_out;
  output [0:0]rxelecidle_out;
  output [0:0]rxosintdone_out;
  output [0:0]rxosintstarted_out;
  output [0:0]rxosintstrobedone_out;
  output [0:0]rxosintstrobestarted_out;
  output [0:0]rxoutclk_out;
  output [0:0]rxoutclkfabric_out;
  output [0:0]rxoutclkpcs_out;
  output [0:0]rxphaligndone_out;
  output [0:0]rxphalignerr_out;
  output [0:0]rxpmaresetdone_out;
  output [0:0]rxprbserr_out;
  output [0:0]rxprbslocked_out;
  output [0:0]rxprgdivresetdone_out;
  output [0:0]rxqpisenn_out;
  output [0:0]rxqpisenp_out;
  output [0:0]rxratedone_out;
  output [0:0]rxrecclkout_out;
  output [0:0]rxresetdone_out;
  output [0:0]rxsliderdy_out;
  output [0:0]rxslipdone_out;
  output [0:0]rxslipoutclkrdy_out;
  output [0:0]rxslippmardy_out;
  output [0:0]rxsyncdone_out;
  output [0:0]rxsyncout_out;
  output [0:0]rxvalid_out;
  output [0:0]txcomfinish_out;
  output [0:0]txdlysresetdone_out;
  output [0:0]txoutclk_out;
  output [0:0]txoutclkfabric_out;
  output [0:0]txoutclkpcs_out;
  output [0:0]txphaligndone_out;
  output [0:0]txphinitdone_out;
  output [0:0]txpmaresetdone_out;
  output [0:0]txprgdivresetdone_out;
  output [0:0]txqpisenn_out;
  output [0:0]txqpisenp_out;
  output [0:0]txratedone_out;
  output [0:0]txresetdone_out;
  output [0:0]txsyncdone_out;
  output [0:0]txsyncout_out;
  output [11:0]pcsrsvdout_out;
  output [127:0]rxdata_out;
  output [15:0]drpdo_out;
  output [15:0]rxctrl0_out;
  output [15:0]rxctrl1_out;
  output [16:0]dmonitorout_out;
  output [1:0]pcierateqpllpd_out;
  output [1:0]pcierateqpllreset_out;
  output [1:0]rxclkcorcnt_out;
  output [1:0]rxdatavalid_out;
  output [1:0]rxheadervalid_out;
  output [1:0]rxstartofseq_out;
  output [1:0]txbufstatus_out;
  output [2:0]bufgtce_out;
  output [2:0]bufgtcemask_out;
  output [2:0]bufgtreset_out;
  output [2:0]bufgtrstmask_out;
  output [2:0]rxbufstatus_out;
  output [2:0]rxstatus_out;
  output [4:0]rxchbondo_out;
  output [5:0]rxheader_out;
  output [6:0]rxmonitorout_out;
  output [7:0]pinrsrvdas_out;
  output [7:0]rxctrl2_out;
  output [7:0]rxctrl3_out;
  output [7:0]rxdataextendrsvd_out;
  output [8:0]bufgtdiv_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]cfgreset_in;
  input [0:0]clkrsvd0_in;
  input [0:0]clkrsvd1_in;
  input [0:0]cplllockdetclk_in;
  input [0:0]cplllocken_in;
  input [0:0]cpllpd_in;
  input [0:0]cpllreset_in;
  input [0:0]dmonfiforeset_in;
  input [0:0]dmonitorclk_in;
  input [0:0]drpclk_in;
  input [0:0]drpen_in;
  input [0:0]drpwe_in;
  input [0:0]evoddphicaldone_in;
  input [0:0]evoddphicalstart_in;
  input [0:0]evoddphidrden_in;
  input [0:0]evoddphidwren_in;
  input [0:0]evoddphixrden_in;
  input [0:0]evoddphixwren_in;
  input [0:0]eyescanmode_in;
  input [0:0]eyescanreset_in;
  input [0:0]eyescantrigger_in;
  input [0:0]gtgrefclk_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [0:0]gtnorthrefclk0_in;
  input [0:0]gtnorthrefclk1_in;
  input [0:0]gtrefclk0_in;
  input [0:0]gtrefclk1_in;
  input [0:0]gtresetsel_in;
  input [0:0]gtsouthrefclk0_in;
  input [0:0]gtsouthrefclk1_in;
  input [0:0]lpbkrxtxseren_in;
  input [0:0]lpbktxrxseren_in;
  input [0:0]pcieeqrxeqadaptdone_in;
  input [0:0]pcierstidle_in;
  input [0:0]pciersttxsyncstart_in;
  input [0:0]pcieuserratedone_in;
  input [0:0]qpll0clk_in;
  input [0:0]qpll0refclk_in;
  input [0:0]qpll1clk_in;
  input [0:0]qpll1refclk_in;
  input [0:0]resetovrd_in;
  input [0:0]rstclkentx_in;
  input [0:0]rx8b10ben_in;
  input [0:0]rxbufreset_in;
  input [0:0]rxcdrfreqreset_in;
  input [0:0]rxcdrhold_in;
  input [0:0]rxcdrovrden_in;
  input [0:0]rxcdrreset_in;
  input [0:0]rxcdrresetrsv_in;
  input [0:0]rxchbonden_in;
  input [0:0]rxchbondmaster_in;
  input [0:0]rxchbondslave_in;
  input [0:0]rxcommadeten_in;
  input [0:0]rxdfeagchold_in;
  input [0:0]rxdfeagcovrden_in;
  input [0:0]rxdfelfhold_in;
  input [0:0]rxdfelfovrden_in;
  input [0:0]rxdfelpmreset_in;
  input [0:0]rxdfetap10hold_in;
  input [0:0]rxdfetap10ovrden_in;
  input [0:0]rxdfetap11hold_in;
  input [0:0]rxdfetap11ovrden_in;
  input [0:0]rxdfetap12hold_in;
  input [0:0]rxdfetap12ovrden_in;
  input [0:0]rxdfetap13hold_in;
  input [0:0]rxdfetap13ovrden_in;
  input [0:0]rxdfetap14hold_in;
  input [0:0]rxdfetap14ovrden_in;
  input [0:0]rxdfetap15hold_in;
  input [0:0]rxdfetap15ovrden_in;
  input [0:0]rxdfetap2hold_in;
  input [0:0]rxdfetap2ovrden_in;
  input [0:0]rxdfetap3hold_in;
  input [0:0]rxdfetap3ovrden_in;
  input [0:0]rxdfetap4hold_in;
  input [0:0]rxdfetap4ovrden_in;
  input [0:0]rxdfetap5hold_in;
  input [0:0]rxdfetap5ovrden_in;
  input [0:0]rxdfetap6hold_in;
  input [0:0]rxdfetap6ovrden_in;
  input [0:0]rxdfetap7hold_in;
  input [0:0]rxdfetap7ovrden_in;
  input [0:0]rxdfetap8hold_in;
  input [0:0]rxdfetap8ovrden_in;
  input [0:0]rxdfetap9hold_in;
  input [0:0]rxdfetap9ovrden_in;
  input [0:0]rxdfeuthold_in;
  input [0:0]rxdfeutovrden_in;
  input [0:0]rxdfevphold_in;
  input [0:0]rxdfevpovrden_in;
  input [0:0]rxdfevsen_in;
  input [0:0]rxdfexyden_in;
  input [0:0]rxdlybypass_in;
  input [0:0]rxdlyen_in;
  input [0:0]rxdlyovrden_in;
  input [0:0]rxdlysreset_in;
  input [0:0]rxgearboxslip_in;
  input [0:0]rxlatclk_in;
  input [0:0]rxlpmen_in;
  input [0:0]rxlpmgchold_in;
  input [0:0]rxlpmgcovrden_in;
  input [0:0]rxlpmhfhold_in;
  input [0:0]rxlpmhfovrden_in;
  input [0:0]rxlpmlfhold_in;
  input [0:0]rxlpmlfklovrden_in;
  input [0:0]rxlpmoshold_in;
  input [0:0]rxlpmosovrden_in;
  input [0:0]rxmcommaalignen_in;
  input [0:0]rxoobreset_in;
  input [0:0]rxoscalreset_in;
  input [0:0]rxoshold_in;
  input [0:0]rxosinten_in;
  input [0:0]rxosinthold_in;
  input [0:0]rxosintovrden_in;
  input [0:0]rxosintstrobe_in;
  input [0:0]rxosinttestovrden_in;
  input [0:0]rxosovrden_in;
  input [0:0]rxpcommaalignen_in;
  input [0:0]rxpcsreset_in;
  input [0:0]rxphalign_in;
  input [0:0]rxphalignen_in;
  input [0:0]rxphdlypd_in;
  input [0:0]rxphdlyreset_in;
  input [0:0]rxphovrden_in;
  input [0:0]rxpmareset_in;
  input [0:0]rxpolarity_in;
  input [0:0]rxprbscntreset_in;
  input [0:0]rxqpien_in;
  input [0:0]rxratemode_in;
  input [0:0]rxslide_in;
  input [0:0]rxslipoutclk_in;
  input [0:0]rxslippma_in;
  input [0:0]rxsyncallin_in;
  input [0:0]rxsyncin_in;
  input [0:0]rxsyncmode_in;
  input [0:0]rxusrclk_in;
  input [0:0]rxusrclk2_in;
  input [0:0]sigvalidclk_in;
  input [0:0]tx8b10ben_in;
  input [0:0]txcominit_in;
  input [0:0]txcomsas_in;
  input [0:0]txcomwake_in;
  input [0:0]txdeemph_in;
  input [0:0]txdetectrx_in;
  input [0:0]txdiffpd_in;
  input [0:0]txdlybypass_in;
  input [0:0]txdlyen_in;
  input [0:0]txdlyhold_in;
  input [0:0]txdlyovrden_in;
  input [0:0]txdlysreset_in;
  input [0:0]txdlyupdown_in;
  input [0:0]txelecidle_in;
  input [0:0]txinhibit_in;
  input [0:0]txlatclk_in;
  input [0:0]txpcsreset_in;
  input [0:0]txpdelecidlemode_in;
  input [0:0]txphalign_in;
  input [0:0]txphalignen_in;
  input [0:0]txphdlypd_in;
  input [0:0]txphdlyreset_in;
  input [0:0]txphdlytstclk_in;
  input [0:0]txphinit_in;
  input [0:0]txphovrden_in;
  input [0:0]txpippmen_in;
  input [0:0]txpippmovrden_in;
  input [0:0]txpippmpd_in;
  input [0:0]txpippmsel_in;
  input [0:0]txpisopd_in;
  input [0:0]txpmareset_in;
  input [0:0]txpolarity_in;
  input [0:0]txpostcursorinv_in;
  input [0:0]txprbsforceerr_in;
  input [0:0]txprecursorinv_in;
  input [0:0]txqpibiasen_in;
  input [0:0]txqpistrongpdown_in;
  input [0:0]txqpiweakpup_in;
  input [0:0]txratemode_in;
  input [0:0]txswing_in;
  input [0:0]txsyncallin_in;
  input [0:0]txsyncin_in;
  input [0:0]txsyncmode_in;
  input [0:0]txusrclk_in;
  input [0:0]txusrclk2_in;
  input [127:0]txdata_in;
  input [15:0]drpdi_in;
  input [15:0]gtrsvd_in;
  input [15:0]pcsrsvdin_in;
  input [15:0]txctrl0_in;
  input [15:0]txctrl1_in;
  input [1:0]rxdfeagcctrl_in;
  input [1:0]rxelecidlemode_in;
  input [1:0]rxmonitorsel_in;
  input [1:0]rxpd_in;
  input [1:0]rxpllclksel_in;
  input [1:0]rxsysclksel_in;
  input [1:0]txpd_in;
  input [1:0]txpllclksel_in;
  input [1:0]txsysclksel_in;
  input [2:0]cpllrefclksel_in;
  input [2:0]loopback_in;
  input [2:0]rxchbondlevel_in;
  input [2:0]rxoutclksel_in;
  input [2:0]rxrate_in;
  input [2:0]txbufdiffctrl_in;
  input [2:0]txmargin_in;
  input [2:0]txoutclksel_in;
  input [2:0]txrate_in;
  input [3:0]rxosintcfg_in;
  input [3:0]rxprbssel_in;
  input [3:0]txdiffctrl_in;
  input [3:0]txprbssel_in;
  input [4:0]pcsrsvdin2_in;
  input [4:0]pmarsvdin_in;
  input [4:0]rxchbondi_in;
  input [4:0]txpippmstepsize_in;
  input [4:0]txpostcursor_in;
  input [4:0]txprecursor_in;
  input [5:0]txheader_in;
  input [6:0]txmaincursor_in;
  input [6:0]txsequence_in;
  input [7:0]tx8b10bbypass_in;
  input [7:0]txctrl2_in;
  input [7:0]txdataextendrsvd_in;
  input [8:0]drpaddr_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire [2:0]bufgtce_out;
  wire [2:0]bufgtcemask_out;
  wire [8:0]bufgtdiv_out;
  wire [2:0]bufgtreset_out;
  wire [2:0]bufgtrstmask_out;
  wire [0:0]cfgreset_in;
  wire [0:0]clkrsvd0_in;
  wire [0:0]clkrsvd1_in;
  wire [0:0]cpllfbclklost_out;
  wire [0:0]cplllock_out;
  wire [0:0]cplllockdetclk_in;
  wire [0:0]cplllocken_in;
  wire [0:0]cpllpd_in;
  wire [0:0]cpllrefclklost_out;
  wire [2:0]cpllrefclksel_in;
  wire [0:0]cpllreset_in;
  wire [0:0]dmonfiforeset_in;
  wire [0:0]dmonitorclk_in;
  wire [16:0]dmonitorout_out;
  wire [8:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [15:0]drpdi_in;
  wire [15:0]drpdo_out;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drpwe_in;
  wire [0:0]evoddphicaldone_in;
  wire [0:0]evoddphicalstart_in;
  wire [0:0]evoddphidrden_in;
  wire [0:0]evoddphidwren_in;
  wire [0:0]evoddphixrden_in;
  wire [0:0]evoddphixwren_in;
  wire [0:0]eyescandataerror_out;
  wire [0:0]eyescanmode_in;
  wire [0:0]eyescanreset_in;
  wire [0:0]eyescantrigger_in;
  wire \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire \gen_gtwizard_gthe3.gtrxreset_int ;
  wire \gen_gtwizard_gthe3.gttxreset_int ;
  wire \gen_gtwizard_gthe3.rxprogdivreset_int ;
  wire \gen_gtwizard_gthe3.rxuserrdy_int ;
  wire \gen_gtwizard_gthe3.txprogdivreset_int ;
  wire \gen_gtwizard_gthe3.txuserrdy_int ;
  wire [0:0]gtgrefclk_in;
  wire [0:0]gthrxn_in;
  wire [0:0]gthrxp_in;
  wire [0:0]gthtxn_out;
  wire [0:0]gthtxp_out;
  wire [0:0]gtnorthrefclk0_in;
  wire [0:0]gtnorthrefclk1_in;
  wire [0:0]gtpowergood_out;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtrefclk1_in;
  wire [0:0]gtrefclkmonitor_out;
  wire [0:0]gtresetsel_in;
  wire [15:0]gtrsvd_in;
  wire [0:0]gtsouthrefclk0_in;
  wire [0:0]gtsouthrefclk1_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]gtwiz_reset_rx_cdr_stable_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [2:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire [0:0]lpbkrxtxseren_in;
  wire [0:0]lpbktxrxseren_in;
  wire [0:0]pcieeqrxeqadaptdone_in;
  wire [0:0]pcierategen3_out;
  wire [0:0]pcierateidle_out;
  wire [1:0]pcierateqpllpd_out;
  wire [1:0]pcierateqpllreset_out;
  wire [0:0]pcierstidle_in;
  wire [0:0]pciersttxsyncstart_in;
  wire [0:0]pciesynctxsyncdone_out;
  wire [0:0]pcieusergen3rdy_out;
  wire [0:0]pcieuserphystatusrst_out;
  wire [0:0]pcieuserratedone_in;
  wire [0:0]pcieuserratestart_out;
  wire [4:0]pcsrsvdin2_in;
  wire [15:0]pcsrsvdin_in;
  wire [11:0]pcsrsvdout_out;
  wire [0:0]phystatus_out;
  wire [7:0]pinrsrvdas_out;
  wire [4:0]pmarsvdin_in;
  wire [0:0]qpll0clk_in;
  wire [0:0]qpll0refclk_in;
  wire [0:0]qpll1clk_in;
  wire [0:0]qpll1refclk_in;
  wire [0:0]resetexception_out;
  wire [0:0]resetovrd_in;
  wire [0:0]rstclkentx_in;
  wire [0:0]rx8b10ben_in;
  wire [0:0]rxbufreset_in;
  wire [2:0]rxbufstatus_out;
  wire [0:0]rxbyteisaligned_out;
  wire [0:0]rxbyterealign_out;
  wire [0:0]rxcdrfreqreset_in;
  wire [0:0]rxcdrhold_in;
  wire [0:0]rxcdrlock_out;
  wire [0:0]rxcdrovrden_in;
  wire [0:0]rxcdrphdone_out;
  wire [0:0]rxcdrreset_in;
  wire [0:0]rxcdrresetrsv_in;
  wire [0:0]rxchanbondseq_out;
  wire [0:0]rxchanisaligned_out;
  wire [0:0]rxchanrealign_out;
  wire [0:0]rxchbonden_in;
  wire [4:0]rxchbondi_in;
  wire [2:0]rxchbondlevel_in;
  wire [0:0]rxchbondmaster_in;
  wire [4:0]rxchbondo_out;
  wire [0:0]rxchbondslave_in;
  wire [1:0]rxclkcorcnt_out;
  wire [0:0]rxcominitdet_out;
  wire [0:0]rxcommadet_out;
  wire [0:0]rxcommadeten_in;
  wire [0:0]rxcomsasdet_out;
  wire [0:0]rxcomwakedet_out;
  wire [15:0]rxctrl0_out;
  wire [15:0]rxctrl1_out;
  wire [7:0]rxctrl2_out;
  wire [7:0]rxctrl3_out;
  wire [127:0]rxdata_out;
  wire [7:0]rxdataextendrsvd_out;
  wire [1:0]rxdatavalid_out;
  wire [1:0]rxdfeagcctrl_in;
  wire [0:0]rxdfeagchold_in;
  wire [0:0]rxdfeagcovrden_in;
  wire [0:0]rxdfelfhold_in;
  wire [0:0]rxdfelfovrden_in;
  wire [0:0]rxdfelpmreset_in;
  wire [0:0]rxdfetap10hold_in;
  wire [0:0]rxdfetap10ovrden_in;
  wire [0:0]rxdfetap11hold_in;
  wire [0:0]rxdfetap11ovrden_in;
  wire [0:0]rxdfetap12hold_in;
  wire [0:0]rxdfetap12ovrden_in;
  wire [0:0]rxdfetap13hold_in;
  wire [0:0]rxdfetap13ovrden_in;
  wire [0:0]rxdfetap14hold_in;
  wire [0:0]rxdfetap14ovrden_in;
  wire [0:0]rxdfetap15hold_in;
  wire [0:0]rxdfetap15ovrden_in;
  wire [0:0]rxdfetap2hold_in;
  wire [0:0]rxdfetap2ovrden_in;
  wire [0:0]rxdfetap3hold_in;
  wire [0:0]rxdfetap3ovrden_in;
  wire [0:0]rxdfetap4hold_in;
  wire [0:0]rxdfetap4ovrden_in;
  wire [0:0]rxdfetap5hold_in;
  wire [0:0]rxdfetap5ovrden_in;
  wire [0:0]rxdfetap6hold_in;
  wire [0:0]rxdfetap6ovrden_in;
  wire [0:0]rxdfetap7hold_in;
  wire [0:0]rxdfetap7ovrden_in;
  wire [0:0]rxdfetap8hold_in;
  wire [0:0]rxdfetap8ovrden_in;
  wire [0:0]rxdfetap9hold_in;
  wire [0:0]rxdfetap9ovrden_in;
  wire [0:0]rxdfeuthold_in;
  wire [0:0]rxdfeutovrden_in;
  wire [0:0]rxdfevphold_in;
  wire [0:0]rxdfevpovrden_in;
  wire [0:0]rxdfevsen_in;
  wire [0:0]rxdfexyden_in;
  wire [0:0]rxdlybypass_in;
  wire [0:0]rxdlyen_in;
  wire [0:0]rxdlyovrden_in;
  wire [0:0]rxdlysreset_in;
  wire [0:0]rxdlysresetdone_out;
  wire [0:0]rxelecidle_out;
  wire [1:0]rxelecidlemode_in;
  wire [0:0]rxgearboxslip_in;
  wire [5:0]rxheader_out;
  wire [1:0]rxheadervalid_out;
  wire [0:0]rxlatclk_in;
  wire [0:0]rxlpmen_in;
  wire [0:0]rxlpmgchold_in;
  wire [0:0]rxlpmgcovrden_in;
  wire [0:0]rxlpmhfhold_in;
  wire [0:0]rxlpmhfovrden_in;
  wire [0:0]rxlpmlfhold_in;
  wire [0:0]rxlpmlfklovrden_in;
  wire [0:0]rxlpmoshold_in;
  wire [0:0]rxlpmosovrden_in;
  wire [0:0]rxmcommaalignen_in;
  wire [6:0]rxmonitorout_out;
  wire [1:0]rxmonitorsel_in;
  wire [0:0]rxoobreset_in;
  wire [0:0]rxoscalreset_in;
  wire [0:0]rxoshold_in;
  wire [3:0]rxosintcfg_in;
  wire [0:0]rxosintdone_out;
  wire [0:0]rxosinten_in;
  wire [0:0]rxosinthold_in;
  wire [0:0]rxosintovrden_in;
  wire [0:0]rxosintstarted_out;
  wire [0:0]rxosintstrobe_in;
  wire [0:0]rxosintstrobedone_out;
  wire [0:0]rxosintstrobestarted_out;
  wire [0:0]rxosinttestovrden_in;
  wire [0:0]rxosovrden_in;
  wire [0:0]rxoutclk_out;
  wire [0:0]rxoutclkfabric_out;
  wire [0:0]rxoutclkpcs_out;
  wire [2:0]rxoutclksel_in;
  wire [0:0]rxpcommaalignen_in;
  wire [0:0]rxpcsreset_in;
  wire [1:0]rxpd_in;
  wire [0:0]rxphalign_in;
  wire [0:0]rxphaligndone_out;
  wire [0:0]rxphalignen_in;
  wire [0:0]rxphalignerr_out;
  wire [0:0]rxphdlypd_in;
  wire [0:0]rxphdlyreset_in;
  wire [0:0]rxphovrden_in;
  wire [1:0]rxpllclksel_in;
  wire [0:0]rxpmareset_in;
  wire [0:0]rxpmaresetdone_out;
  wire [0:0]rxpolarity_in;
  wire [0:0]rxprbscntreset_in;
  wire [0:0]rxprbserr_out;
  wire [0:0]rxprbslocked_out;
  wire [3:0]rxprbssel_in;
  wire [0:0]rxprgdivresetdone_out;
  wire [0:0]rxqpien_in;
  wire [0:0]rxqpisenn_out;
  wire [0:0]rxqpisenp_out;
  wire [2:0]rxrate_in;
  wire [0:0]rxratedone_out;
  wire [0:0]rxratemode_in;
  wire [0:0]rxrecclkout_out;
  wire [0:0]rxresetdone_out;
  wire [0:0]rxslide_in;
  wire [0:0]rxsliderdy_out;
  wire [0:0]rxslipdone_out;
  wire [0:0]rxslipoutclk_in;
  wire [0:0]rxslipoutclkrdy_out;
  wire [0:0]rxslippma_in;
  wire [0:0]rxslippmardy_out;
  wire [1:0]rxstartofseq_out;
  wire [2:0]rxstatus_out;
  wire [0:0]rxsyncallin_in;
  wire [0:0]rxsyncdone_out;
  wire [0:0]rxsyncin_in;
  wire [0:0]rxsyncmode_in;
  wire [0:0]rxsyncout_out;
  wire [1:0]rxsysclksel_in;
  wire [0:0]rxusrclk2_in;
  wire [0:0]rxusrclk_in;
  wire [0:0]rxvalid_out;
  wire [0:0]sigvalidclk_in;
  wire [7:0]tx8b10bbypass_in;
  wire [0:0]tx8b10ben_in;
  wire [2:0]txbufdiffctrl_in;
  wire [1:0]txbufstatus_out;
  wire [0:0]txcomfinish_out;
  wire [0:0]txcominit_in;
  wire [0:0]txcomsas_in;
  wire [0:0]txcomwake_in;
  wire [15:0]txctrl0_in;
  wire [15:0]txctrl1_in;
  wire [7:0]txctrl2_in;
  wire [127:0]txdata_in;
  wire [7:0]txdataextendrsvd_in;
  wire [0:0]txdeemph_in;
  wire [0:0]txdetectrx_in;
  wire [3:0]txdiffctrl_in;
  wire [0:0]txdiffpd_in;
  wire [0:0]txdlybypass_in;
  wire [0:0]txdlyen_in;
  wire [0:0]txdlyhold_in;
  wire [0:0]txdlyovrden_in;
  wire [0:0]txdlysreset_in;
  wire [0:0]txdlysresetdone_out;
  wire [0:0]txdlyupdown_in;
  wire [0:0]txelecidle_in;
  wire [5:0]txheader_in;
  wire [0:0]txinhibit_in;
  wire [0:0]txlatclk_in;
  wire [6:0]txmaincursor_in;
  wire [2:0]txmargin_in;
  wire [0:0]txoutclk_out;
  wire [0:0]txoutclkfabric_out;
  wire [0:0]txoutclkpcs_out;
  wire [2:0]txoutclksel_in;
  wire [0:0]txpcsreset_in;
  wire [1:0]txpd_in;
  wire [0:0]txpdelecidlemode_in;
  wire [0:0]txphalign_in;
  wire [0:0]txphaligndone_out;
  wire [0:0]txphalignen_in;
  wire [0:0]txphdlypd_in;
  wire [0:0]txphdlyreset_in;
  wire [0:0]txphdlytstclk_in;
  wire [0:0]txphinit_in;
  wire [0:0]txphinitdone_out;
  wire [0:0]txphovrden_in;
  wire [0:0]txpippmen_in;
  wire [0:0]txpippmovrden_in;
  wire [0:0]txpippmpd_in;
  wire [0:0]txpippmsel_in;
  wire [4:0]txpippmstepsize_in;
  wire [0:0]txpisopd_in;
  wire [1:0]txpllclksel_in;
  wire [0:0]txpmareset_in;
  wire [0:0]txpmaresetdone_out;
  wire [0:0]txpolarity_in;
  wire [4:0]txpostcursor_in;
  wire [0:0]txpostcursorinv_in;
  wire [0:0]txprbsforceerr_in;
  wire [3:0]txprbssel_in;
  wire [4:0]txprecursor_in;
  wire [0:0]txprecursorinv_in;
  wire [0:0]txprgdivresetdone_out;
  wire [0:0]txqpibiasen_in;
  wire [0:0]txqpisenn_out;
  wire [0:0]txqpisenp_out;
  wire [0:0]txqpistrongpdown_in;
  wire [0:0]txqpiweakpup_in;
  wire [2:0]txrate_in;
  wire [0:0]txratedone_out;
  wire [0:0]txratemode_in;
  wire [0:0]txresetdone_out;
  wire [6:0]txsequence_in;
  wire [0:0]txswing_in;
  wire [0:0]txsyncallin_in;
  wire [0:0]txsyncdone_out;
  wire [0:0]txsyncin_in;
  wire [0:0]txsyncmode_in;
  wire [0:0]txsyncout_out;
  wire [1:0]txsysclksel_in;
  wire [0:0]txusrclk2_in;
  wire [0:0]txusrclk_in;

  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper \gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst 
       (.bufgtce_out(bufgtce_out),
        .bufgtcemask_out(bufgtcemask_out),
        .bufgtdiv_out(bufgtdiv_out),
        .bufgtreset_out(bufgtreset_out),
        .bufgtrstmask_out(bufgtrstmask_out),
        .cfgreset_in(cfgreset_in),
        .clkrsvd0_in(clkrsvd0_in),
        .clkrsvd1_in(clkrsvd1_in),
        .cpllfbclklost_out(cpllfbclklost_out),
        .cplllock_out(cplllock_out),
        .cplllockdetclk_in(cplllockdetclk_in),
        .cplllocken_in(cplllocken_in),
        .cpllpd_in(cpllpd_in),
        .cpllrefclklost_out(cpllrefclklost_out),
        .cpllrefclksel_in(cpllrefclksel_in),
        .cpllreset_in(cpllreset_in),
        .dmonfiforeset_in(dmonfiforeset_in),
        .dmonitorclk_in(dmonitorclk_in),
        .dmonitorout_out(dmonitorout_out),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .evoddphicaldone_in(evoddphicaldone_in),
        .evoddphicalstart_in(evoddphicalstart_in),
        .evoddphidrden_in(evoddphidrden_in),
        .evoddphidwren_in(evoddphidwren_in),
        .evoddphixrden_in(evoddphixrden_in),
        .evoddphixwren_in(evoddphixwren_in),
        .eyescandataerror_out(eyescandataerror_out),
        .eyescanmode_in(eyescanmode_in),
        .eyescanreset_in(eyescanreset_in),
        .eyescantrigger_in(eyescantrigger_in),
        .\gen_gtwizard_gthe3.gtrxreset_int (\gen_gtwizard_gthe3.gtrxreset_int ),
        .\gen_gtwizard_gthe3.gttxreset_int (\gen_gtwizard_gthe3.gttxreset_int ),
        .\gen_gtwizard_gthe3.rxprogdivreset_int (\gen_gtwizard_gthe3.rxprogdivreset_int ),
        .\gen_gtwizard_gthe3.rxuserrdy_int (\gen_gtwizard_gthe3.rxuserrdy_int ),
        .\gen_gtwizard_gthe3.txprogdivreset_int (\gen_gtwizard_gthe3.txprogdivreset_int ),
        .\gen_gtwizard_gthe3.txuserrdy_int (\gen_gtwizard_gthe3.txuserrdy_int ),
        .gtgrefclk_in(gtgrefclk_in),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtnorthrefclk0_in(gtnorthrefclk0_in),
        .gtnorthrefclk1_in(gtnorthrefclk1_in),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrefclk1_in(gtrefclk1_in),
        .gtrefclkmonitor_out(gtrefclkmonitor_out),
        .gtresetsel_in(gtresetsel_in),
        .gtrsvd_in(gtrsvd_in),
        .gtsouthrefclk0_in(gtsouthrefclk0_in),
        .gtsouthrefclk1_in(gtsouthrefclk1_in),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lpbkrxtxseren_in(lpbkrxtxseren_in),
        .lpbktxrxseren_in(lpbktxrxseren_in),
        .pcieeqrxeqadaptdone_in(pcieeqrxeqadaptdone_in),
        .pcierategen3_out(pcierategen3_out),
        .pcierateidle_out(pcierateidle_out),
        .pcierateqpllpd_out(pcierateqpllpd_out),
        .pcierateqpllreset_out(pcierateqpllreset_out),
        .pcierstidle_in(pcierstidle_in),
        .pciersttxsyncstart_in(pciersttxsyncstart_in),
        .pciesynctxsyncdone_out(pciesynctxsyncdone_out),
        .pcieusergen3rdy_out(pcieusergen3rdy_out),
        .pcieuserphystatusrst_out(pcieuserphystatusrst_out),
        .pcieuserratedone_in(pcieuserratedone_in),
        .pcieuserratestart_out(pcieuserratestart_out),
        .pcsrsvdin2_in(pcsrsvdin2_in),
        .pcsrsvdin_in(pcsrsvdin_in),
        .pcsrsvdout_out(pcsrsvdout_out),
        .phystatus_out(phystatus_out),
        .pinrsrvdas_out(pinrsrvdas_out),
        .pmarsvdin_in(pmarsvdin_in),
        .qpll0clk_in(qpll0clk_in),
        .qpll0refclk_in(qpll0refclk_in),
        .qpll1clk_in(qpll1clk_in),
        .qpll1refclk_in(qpll1refclk_in),
        .resetexception_out(resetexception_out),
        .resetovrd_in(resetovrd_in),
        .rstclkentx_in(rstclkentx_in),
        .rx8b10ben_in(rx8b10ben_in),
        .rxbufreset_in(rxbufreset_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxbyteisaligned_out(rxbyteisaligned_out),
        .rxbyterealign_out(rxbyterealign_out),
        .rxcdrfreqreset_in(rxcdrfreqreset_in),
        .rxcdrhold_in(rxcdrhold_in),
        .rxcdrlock_out(rxcdrlock_out),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxcdrphdone_out(rxcdrphdone_out),
        .rxcdrreset_in(rxcdrreset_in),
        .rxcdrresetrsv_in(rxcdrresetrsv_in),
        .rxchanbondseq_out(rxchanbondseq_out),
        .rxchanisaligned_out(rxchanisaligned_out),
        .rxchanrealign_out(rxchanrealign_out),
        .rxchbonden_in(rxchbonden_in),
        .rxchbondi_in(rxchbondi_in),
        .rxchbondlevel_in(rxchbondlevel_in),
        .rxchbondmaster_in(rxchbondmaster_in),
        .rxchbondo_out(rxchbondo_out),
        .rxchbondslave_in(rxchbondslave_in),
        .rxclkcorcnt_out(rxclkcorcnt_out),
        .rxcominitdet_out(rxcominitdet_out),
        .rxcommadet_out(rxcommadet_out),
        .rxcommadeten_in(rxcommadeten_in),
        .rxcomsasdet_out(rxcomsasdet_out),
        .rxcomwakedet_out(rxcomwakedet_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxctrl2_out(rxctrl2_out),
        .rxctrl3_out(rxctrl3_out),
        .rxdata_out(rxdata_out),
        .rxdataextendrsvd_out(rxdataextendrsvd_out),
        .rxdatavalid_out(rxdatavalid_out),
        .rxdfeagcctrl_in(rxdfeagcctrl_in),
        .rxdfeagchold_in(rxdfeagchold_in),
        .rxdfeagcovrden_in(rxdfeagcovrden_in),
        .rxdfelfhold_in(rxdfelfhold_in),
        .rxdfelfovrden_in(rxdfelfovrden_in),
        .rxdfelpmreset_in(rxdfelpmreset_in),
        .rxdfetap10hold_in(rxdfetap10hold_in),
        .rxdfetap10ovrden_in(rxdfetap10ovrden_in),
        .rxdfetap11hold_in(rxdfetap11hold_in),
        .rxdfetap11ovrden_in(rxdfetap11ovrden_in),
        .rxdfetap12hold_in(rxdfetap12hold_in),
        .rxdfetap12ovrden_in(rxdfetap12ovrden_in),
        .rxdfetap13hold_in(rxdfetap13hold_in),
        .rxdfetap13ovrden_in(rxdfetap13ovrden_in),
        .rxdfetap14hold_in(rxdfetap14hold_in),
        .rxdfetap14ovrden_in(rxdfetap14ovrden_in),
        .rxdfetap15hold_in(rxdfetap15hold_in),
        .rxdfetap15ovrden_in(rxdfetap15ovrden_in),
        .rxdfetap2hold_in(rxdfetap2hold_in),
        .rxdfetap2ovrden_in(rxdfetap2ovrden_in),
        .rxdfetap3hold_in(rxdfetap3hold_in),
        .rxdfetap3ovrden_in(rxdfetap3ovrden_in),
        .rxdfetap4hold_in(rxdfetap4hold_in),
        .rxdfetap4ovrden_in(rxdfetap4ovrden_in),
        .rxdfetap5hold_in(rxdfetap5hold_in),
        .rxdfetap5ovrden_in(rxdfetap5ovrden_in),
        .rxdfetap6hold_in(rxdfetap6hold_in),
        .rxdfetap6ovrden_in(rxdfetap6ovrden_in),
        .rxdfetap7hold_in(rxdfetap7hold_in),
        .rxdfetap7ovrden_in(rxdfetap7ovrden_in),
        .rxdfetap8hold_in(rxdfetap8hold_in),
        .rxdfetap8ovrden_in(rxdfetap8ovrden_in),
        .rxdfetap9hold_in(rxdfetap9hold_in),
        .rxdfetap9ovrden_in(rxdfetap9ovrden_in),
        .rxdfeuthold_in(rxdfeuthold_in),
        .rxdfeutovrden_in(rxdfeutovrden_in),
        .rxdfevphold_in(rxdfevphold_in),
        .rxdfevpovrden_in(rxdfevpovrden_in),
        .rxdfevsen_in(rxdfevsen_in),
        .rxdfexyden_in(rxdfexyden_in),
        .rxdlybypass_in(rxdlybypass_in),
        .rxdlyen_in(rxdlyen_in),
        .rxdlyovrden_in(rxdlyovrden_in),
        .rxdlysreset_in(rxdlysreset_in),
        .rxdlysresetdone_out(rxdlysresetdone_out),
        .rxelecidle_out(rxelecidle_out),
        .rxelecidlemode_in(rxelecidlemode_in),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out),
        .rxheadervalid_out(rxheadervalid_out),
        .rxlatclk_in(rxlatclk_in),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmgchold_in(rxlpmgchold_in),
        .rxlpmgcovrden_in(rxlpmgcovrden_in),
        .rxlpmhfhold_in(rxlpmhfhold_in),
        .rxlpmhfovrden_in(rxlpmhfovrden_in),
        .rxlpmlfhold_in(rxlpmlfhold_in),
        .rxlpmlfklovrden_in(rxlpmlfklovrden_in),
        .rxlpmoshold_in(rxlpmoshold_in),
        .rxlpmosovrden_in(rxlpmosovrden_in),
        .rxmcommaalignen_in(rxmcommaalignen_in),
        .rxmonitorout_out(rxmonitorout_out),
        .rxmonitorsel_in(rxmonitorsel_in),
        .rxoobreset_in(rxoobreset_in),
        .rxoscalreset_in(rxoscalreset_in),
        .rxoshold_in(rxoshold_in),
        .rxosintcfg_in(rxosintcfg_in),
        .rxosintdone_out(rxosintdone_out),
        .rxosinten_in(rxosinten_in),
        .rxosinthold_in(rxosinthold_in),
        .rxosintovrden_in(rxosintovrden_in),
        .rxosintstarted_out(rxosintstarted_out),
        .rxosintstrobe_in(rxosintstrobe_in),
        .rxosintstrobedone_out(rxosintstrobedone_out),
        .rxosintstrobestarted_out(rxosintstrobestarted_out),
        .rxosinttestovrden_in(rxosinttestovrden_in),
        .rxosovrden_in(rxosovrden_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkfabric_out(rxoutclkfabric_out),
        .rxoutclkpcs_out(rxoutclkpcs_out),
        .rxoutclksel_in(rxoutclksel_in),
        .rxpcommaalignen_in(rxpcommaalignen_in),
        .rxpcsreset_in(rxpcsreset_in),
        .rxpd_in(rxpd_in),
        .rxphalign_in(rxphalign_in),
        .rxphaligndone_out(rxphaligndone_out),
        .rxphalignen_in(rxphalignen_in),
        .rxphalignerr_out(rxphalignerr_out),
        .rxphdlypd_in(rxphdlypd_in),
        .rxphdlyreset_in(rxphdlyreset_in),
        .rxphovrden_in(rxphovrden_in),
        .rxpllclksel_in(rxpllclksel_in),
        .rxpmareset_in(rxpmareset_in),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in(rxprbscntreset_in),
        .rxprbserr_out(rxprbserr_out),
        .rxprbslocked_out(rxprbslocked_out),
        .rxprbssel_in(rxprbssel_in),
        .rxprgdivresetdone_out(rxprgdivresetdone_out),
        .rxqpien_in(rxqpien_in),
        .rxqpisenn_out(rxqpisenn_out),
        .rxqpisenp_out(rxqpisenp_out),
        .rxrate_in(rxrate_in),
        .rxratedone_out(rxratedone_out),
        .rxratemode_in(rxratemode_in),
        .rxrecclkout_out(rxrecclkout_out),
        .rxresetdone_out(rxresetdone_out),
        .rxslide_in(rxslide_in),
        .rxsliderdy_out(rxsliderdy_out),
        .rxslipdone_out(rxslipdone_out),
        .rxslipoutclk_in(rxslipoutclk_in),
        .rxslipoutclkrdy_out(rxslipoutclkrdy_out),
        .rxslippma_in(rxslippma_in),
        .rxslippmardy_out(rxslippmardy_out),
        .rxstartofseq_out(rxstartofseq_out),
        .rxstatus_out(rxstatus_out),
        .rxsyncallin_in(rxsyncallin_in),
        .rxsyncdone_out(rxsyncdone_out),
        .rxsyncin_in(rxsyncin_in),
        .rxsyncmode_in(rxsyncmode_in),
        .rxsyncout_out(rxsyncout_out),
        .rxsysclksel_in(rxsysclksel_in),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(rxvalid_out),
        .sigvalidclk_in(sigvalidclk_in),
        .tx8b10bbypass_in(tx8b10bbypass_in),
        .tx8b10ben_in(tx8b10ben_in),
        .txbufdiffctrl_in(txbufdiffctrl_in),
        .txbufstatus_out(txbufstatus_out),
        .txcomfinish_out(txcomfinish_out),
        .txcominit_in(txcominit_in),
        .txcomsas_in(txcomsas_in),
        .txcomwake_in(txcomwake_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txctrl2_in(txctrl2_in),
        .txdata_in(txdata_in),
        .txdataextendrsvd_in(txdataextendrsvd_in),
        .txdeemph_in(txdeemph_in),
        .txdetectrx_in(txdetectrx_in),
        .txdiffctrl_in(txdiffctrl_in),
        .txdiffpd_in(txdiffpd_in),
        .txdlybypass_in(txdlybypass_in),
        .txdlyen_in(txdlyen_in),
        .txdlyhold_in(txdlyhold_in),
        .txdlyovrden_in(txdlyovrden_in),
        .txdlysreset_in(txdlysreset_in),
        .txdlysresetdone_out(txdlysresetdone_out),
        .txdlyupdown_in(txdlyupdown_in),
        .txelecidle_in(txelecidle_in),
        .txheader_in(txheader_in),
        .txinhibit_in(txinhibit_in),
        .txlatclk_in(txlatclk_in),
        .txmaincursor_in(txmaincursor_in),
        .txmargin_in(txmargin_in),
        .txoutclk_out(txoutclk_out),
        .txoutclkfabric_out(txoutclkfabric_out),
        .txoutclkpcs_out(txoutclkpcs_out),
        .txoutclksel_in(txoutclksel_in),
        .txpcsreset_in(txpcsreset_in),
        .txpd_in(txpd_in),
        .txpdelecidlemode_in(txpdelecidlemode_in),
        .txphalign_in(txphalign_in),
        .txphaligndone_out(txphaligndone_out),
        .txphalignen_in(txphalignen_in),
        .txphdlypd_in(txphdlypd_in),
        .txphdlyreset_in(txphdlyreset_in),
        .txphdlytstclk_in(txphdlytstclk_in),
        .txphinit_in(txphinit_in),
        .txphinitdone_out(txphinitdone_out),
        .txphovrden_in(txphovrden_in),
        .txpippmen_in(txpippmen_in),
        .txpippmovrden_in(txpippmovrden_in),
        .txpippmpd_in(txpippmpd_in),
        .txpippmsel_in(txpippmsel_in),
        .txpippmstepsize_in(txpippmstepsize_in),
        .txpisopd_in(txpisopd_in),
        .txpllclksel_in(txpllclksel_in),
        .txpmareset_in(txpmareset_in),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(txpolarity_in),
        .txpostcursor_in(txpostcursor_in),
        .txpostcursorinv_in(txpostcursorinv_in),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in(txprecursor_in),
        .txprecursorinv_in(txprecursorinv_in),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txqpibiasen_in(txqpibiasen_in),
        .txqpisenn_out(txqpisenn_out),
        .txqpisenp_out(txqpisenp_out),
        .txqpistrongpdown_in(txqpistrongpdown_in),
        .txqpiweakpup_in(txqpiweakpup_in),
        .txrate_in(txrate_in),
        .txratedone_out(txratedone_out),
        .txratemode_in(txratemode_in),
        .txresetdone_out(txresetdone_out),
        .txsequence_in(txsequence_in),
        .txswing_in(txswing_in),
        .txsyncallin_in(txsyncallin_in),
        .txsyncdone_out(txsyncdone_out),
        .txsyncin_in(txsyncin_in),
        .txsyncmode_in(txsyncmode_in),
        .txsyncout_out(txsyncout_out),
        .txsysclksel_in(txsysclksel_in),
        .txusrclk2_in(txusrclk2_in),
        .txusrclk_in(txusrclk_in));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst 
       (.\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .rxresetdone_out(rxresetdone_out));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_bit_synchronizer_32 \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst 
       (.\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .txresetdone_out(txresetdone_out));
  ten_gig_eth_pcs_pma_0_gtwizard_ultrascale_v1_7_2_gtwiz_reset \gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst 
       (.\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .\gen_gtwizard_gthe3.gtrxreset_int (\gen_gtwizard_gthe3.gtrxreset_int ),
        .\gen_gtwizard_gthe3.gttxreset_int (\gen_gtwizard_gthe3.gttxreset_int ),
        .\gen_gtwizard_gthe3.rxprogdivreset_int (\gen_gtwizard_gthe3.rxprogdivreset_int ),
        .\gen_gtwizard_gthe3.rxuserrdy_int (\gen_gtwizard_gthe3.rxuserrdy_int ),
        .\gen_gtwizard_gthe3.txprogdivreset_int (\gen_gtwizard_gthe3.txprogdivreset_int ),
        .\gen_gtwizard_gthe3.txuserrdy_int (\gen_gtwizard_gthe3.txuserrdy_int ),
        .gtpowergood_out(gtpowergood_out),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_rx_cdr_stable_out(gtwiz_reset_rx_cdr_stable_out),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .rxcdrlock_out(rxcdrlock_out),
        .rxusrclk2_in(rxusrclk2_in),
        .txusrclk2_in(txusrclk2_in));
endmodule

(* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) (* C_COMMON_SCALING_FACTOR = "1" *) (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
(* C_FORCE_COMMONS = "0" *) (* C_FREERUN_FREQUENCY = "100.000000" *) (* C_GT_REV = "17" *) 
(* C_GT_TYPE = "0" *) (* C_INCLUDE_CPLL_CAL = "2" *) (* C_LOCATE_COMMON = "1" *) 
(* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) (* C_LOCATE_RESET_CONTROLLER = "0" *) (* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) 
(* C_LOCATE_RX_USER_CLOCKING = "1" *) (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) (* C_LOCATE_TX_USER_CLOCKING = "1" *) 
(* C_LOCATE_USER_DATA_WIDTH_SIZING = "1" *) (* C_PCIE_CORECLK_FREQ = "250" *) (* C_PCIE_ENABLE = "0" *) 
(* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) (* C_RESET_SEQUENCE_INTERVAL = "0" *) (* C_RX_BUFFBYPASS_MODE = "0" *) 
(* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) (* C_RX_BUFFER_MODE = "1" *) (* C_RX_CB_DISP = "8'b00000000" *) 
(* C_RX_CB_K = "8'b00000000" *) (* C_RX_CB_LEN_SEQ = "1" *) (* C_RX_CB_MAX_LEVEL = "1" *) 
(* C_RX_CB_NUM_SEQ = "0" *) (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_RX_CC_DISP = "8'b00000000" *) 
(* C_RX_CC_ENABLE = "0" *) (* C_RX_CC_K = "8'b00000000" *) (* C_RX_CC_LEN_SEQ = "1" *) 
(* C_RX_CC_NUM_SEQ = "0" *) (* C_RX_CC_PERIODICITY = "5000" *) (* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_COMMA_M_ENABLE = "0" *) (* C_RX_COMMA_M_VAL = "10'b1010000011" *) (* C_RX_COMMA_P_ENABLE = "0" *) 
(* C_RX_COMMA_P_VAL = "10'b0101111100" *) (* C_RX_DATA_DECODING = "4" *) (* C_RX_ENABLE = "1" *) 
(* C_RX_INT_DATA_WIDTH = "32" *) (* C_RX_LINE_RATE = "10.312500" *) (* C_RX_MASTER_CHANNEL_IDX = "0" *) 
(* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_RX_OUTCLK_FREQUENCY = "312.500000" *) (* C_RX_OUTCLK_SOURCE = "4" *) 
(* C_RX_PLL_TYPE = "0" *) (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_RX_REFCLK_FREQUENCY = "156.250000" *) 
(* C_RX_SLIDE_MODE = "0" *) (* C_RX_USER_CLOCKING_CONTENTS = "0" *) (* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
(* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "2" *) (* C_RX_USER_CLOCKING_SOURCE = "0" *) 
(* C_RX_USER_DATA_WIDTH = "64" *) (* C_RX_USRCLK2_FREQUENCY = "156.250000" *) (* C_RX_USRCLK_FREQUENCY = "312.500000" *) 
(* C_SECONDARY_QPLL_ENABLE = "0" *) (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) (* C_SIM_CPLL_CAL_BYPASS = "1'b0" *) 
(* C_TOTAL_NUM_CHANNELS = "1" *) (* C_TOTAL_NUM_COMMONS = "0" *) (* C_TOTAL_NUM_COMMONS_EXAMPLE = "1" *) 
(* C_TXPROGDIV_FREQ_ENABLE = "0" *) (* C_TXPROGDIV_FREQ_SOURCE = "0" *) (* C_TXPROGDIV_FREQ_VAL = "312.500000" *) 
(* C_TX_BUFFBYPASS_MODE = "0" *) (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) (* C_TX_BUFFER_MODE = "1" *) 
(* C_TX_DATA_ENCODING = "4" *) (* C_TX_ENABLE = "1" *) (* C_TX_INT_DATA_WIDTH = "32" *) 
(* C_TX_LINE_RATE = "10.312500" *) (* C_TX_MASTER_CHANNEL_IDX = "0" *) (* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) 
(* C_TX_OUTCLK_FREQUENCY = "312.500000" *) (* C_TX_OUTCLK_SOURCE = "4" *) (* C_TX_PLL_TYPE = "0" *) 
(* C_TX_REFCLK_FREQUENCY = "156.250000" *) (* C_TX_USER_CLOCKING_CONTENTS = "0" *) (* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
(* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "2" *) (* C_TX_USER_CLOCKING_SOURCE = "0" *) 
(* C_TX_USER_DATA_WIDTH = "64" *) (* C_TX_USRCLK2_FREQUENCY = "156.250000" *) (* C_TX_USRCLK_FREQUENCY = "312.500000" *) 
(* C_USER_GTPOWERGOOD_DELAY_EN = "0" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_gt_gtwizard_top
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_tx_srcclk_out,
    gtwiz_userclk_tx_usrclk_out,
    gtwiz_userclk_tx_usrclk2_out,
    gtwiz_userclk_tx_active_out,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_userclk_rx_srcclk_out,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_buffbypass_rx_reset_in,
    gtwiz_buffbypass_rx_start_user_in,
    gtwiz_buffbypass_rx_done_out,
    gtwiz_buffbypass_rx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_tx_done_in,
    gtwiz_reset_rx_done_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1reset_out,
    gtwiz_gthe3_cpll_cal_txoutclk_period_in,
    gtwiz_gthe3_cpll_cal_cnt_tol_in,
    gtwiz_gthe3_cpll_cal_bufg_ce_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_gtye4_cpll_cal_txoutclk_period_in,
    gtwiz_gtye4_cpll_cal_cnt_tol_in,
    gtwiz_gtye4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrd_in,
    bgrcalovrdenb_in,
    drpaddr_common_in,
    drpclk_common_in,
    drpdi_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0fbdiv_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0refclksel_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1fbdiv_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    qpll1refclksel_in,
    qpll1reset_in,
    qpllrsvd1_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    qpllrsvd4_in,
    rcalenb_in,
    sdm0data_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm0width_in,
    sdm1data_in,
    sdm1reset_in,
    sdm1toggle_in,
    sdm1width_in,
    tcongpi_in,
    tconpowerup_in,
    tconreset_in,
    tconrsvdin1_in,
    ubcfgstreamen_in,
    ubdo_in,
    ubdrdy_in,
    ubenable_in,
    ubgpi_in,
    ubintr_in,
    ubiolmbrst_in,
    ubmbrst_in,
    ubmdmcapture_in,
    ubmdmdbgrst_in,
    ubmdmdbgupdate_in,
    ubmdmregen_in,
    ubmdmshift_in,
    ubmdmsysrst_in,
    ubmdmtck_in,
    ubmdmtdi_in,
    drpdo_common_out,
    drprdy_common_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    rxrecclk0_sel_out,
    rxrecclk1_sel_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm0testdata_out,
    sdm1finalout_out,
    sdm1testdata_out,
    tcongpo_out,
    tconrsvdout0_out,
    ubdaddr_out,
    ubden_out,
    ubdi_out,
    ubdwe_out,
    ubmdmtdo_out,
    ubrsvdout_out,
    ubtxuart_out,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllrefclksel_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    elpcaldvorwren_in,
    elpcalpaorwren_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    gtrsvd_in,
    gtrxreset_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxreset_in,
    gttxresetsel_in,
    incpctrl_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    looprsvd_in,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    pcsrsvdin_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondi_in,
    rxchbondlevel_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxckcalstart_in,
    rxcommadeten_in,
    rxdfeagcctrl_in,
    rxdccforcestart_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfcnum_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxelecidlemode_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxmonitorsel_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosintcfg_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxoutclksel_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxpd_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpllclksel_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxprogdivreset_in,
    rxqpien_in,
    rxrate_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxsysclksel_in,
    rxtermination_in,
    rxuserrdy_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tstin_in,
    tx8b10bbypass_in,
    tx8b10ben_in,
    txbufdiffctrl_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdata_in,
    txdataextendrsvd_in,
    txdccforcestart_in,
    txdccreset_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffctrl_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txelforcestart_in,
    txheader_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmaincursor_in,
    txmargin_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txoutclksel_in,
    txpcsreset_in,
    txpd_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpippmstepsize_in,
    txpisopd_in,
    txpllclksel_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txprecursorinv_in,
    txprogdivreset_in,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txrate_in,
    txratemode_in,
    txsequence_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txsysclksel_in,
    txuserrdy_in,
    txusrclk_in,
    txusrclk2_in,
    bufgtce_out,
    bufgtcemask_out,
    bufgtdiv_out,
    bufgtreset_out,
    bufgtrstmask_out,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    dmonitorout_out,
    dmonitoroutclk_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    gtytxn_out,
    gtytxp_out,
    pcierategen3_out,
    pcierateidle_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    pcsrsvdout_out,
    phystatus_out,
    pinrsrvdas_out,
    powerpresent_out,
    resetexception_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxchbondo_out,
    rxckcaldone_out,
    rxclkcorcnt_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdata_out,
    rxdataextendrsvd_out,
    rxdatavalid_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxheader_out,
    rxheadervalid_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxmonitorout_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxstartofseq_out,
    rxstatus_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txbufstatus_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  output [0:0]gtwiz_userclk_tx_srcclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk2_out;
  output [0:0]gtwiz_userclk_tx_active_out;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  output [0:0]gtwiz_userclk_rx_srcclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk2_out;
  output [0:0]gtwiz_userclk_rx_active_out;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_buffbypass_rx_reset_in;
  input [0:0]gtwiz_buffbypass_rx_start_user_in;
  output [0:0]gtwiz_buffbypass_rx_done_out;
  output [0:0]gtwiz_buffbypass_rx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_tx_done_in;
  input [0:0]gtwiz_reset_rx_done_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]gtwiz_reset_qpll1reset_out;
  input [17:0]gtwiz_gthe3_cpll_cal_txoutclk_period_in;
  input [17:0]gtwiz_gthe3_cpll_cal_cnt_tol_in;
  input [0:0]gtwiz_gthe3_cpll_cal_bufg_ce_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [17:0]gtwiz_gtye4_cpll_cal_txoutclk_period_in;
  input [17:0]gtwiz_gtye4_cpll_cal_cnt_tol_in;
  input [0:0]gtwiz_gtye4_cpll_cal_bufg_ce_in;
  input [63:0]gtwiz_userdata_tx_in;
  output [63:0]gtwiz_userdata_rx_out;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [4:0]bgrcalovrd_in;
  input [0:0]bgrcalovrdenb_in;
  input [8:0]drpaddr_common_in;
  input [0:0]drpclk_common_in;
  input [15:0]drpdi_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [0:0]pcierateqpll0_in;
  input [0:0]pcierateqpll1_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [0:0]qpll0fbdiv_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [2:0]qpll0refclksel_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [0:0]qpll1fbdiv_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [2:0]qpll1refclksel_in;
  input [0:0]qpll1reset_in;
  input [7:0]qpllrsvd1_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]qpllrsvd4_in;
  input [0:0]rcalenb_in;
  input [0:0]sdm0data_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [0:0]sdm0width_in;
  input [0:0]sdm1data_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [0:0]sdm1width_in;
  input [0:0]tcongpi_in;
  input [0:0]tconpowerup_in;
  input [0:0]tconreset_in;
  input [0:0]tconrsvdin1_in;
  input [0:0]ubcfgstreamen_in;
  input [0:0]ubdo_in;
  input [0:0]ubdrdy_in;
  input [0:0]ubenable_in;
  input [0:0]ubgpi_in;
  input [0:0]ubintr_in;
  input [0:0]ubiolmbrst_in;
  input [0:0]ubmbrst_in;
  input [0:0]ubmdmcapture_in;
  input [0:0]ubmdmdbgrst_in;
  input [0:0]ubmdmdbgupdate_in;
  input [0:0]ubmdmregen_in;
  input [0:0]ubmdmshift_in;
  input [0:0]ubmdmsysrst_in;
  input [0:0]ubmdmtck_in;
  input [0:0]ubmdmtdi_in;
  output [15:0]drpdo_common_out;
  output [0:0]drprdy_common_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [1:0]rxrecclk0_sel_out;
  output [1:0]rxrecclk1_sel_out;
  output [0:0]rxrecclk0sel_out;
  output [0:0]rxrecclk1sel_out;
  output [0:0]sdm0finalout_out;
  output [0:0]sdm0testdata_out;
  output [0:0]sdm1finalout_out;
  output [0:0]sdm1testdata_out;
  output [0:0]tcongpo_out;
  output [0:0]tconrsvdout0_out;
  output [0:0]ubdaddr_out;
  output [0:0]ubden_out;
  output [0:0]ubdi_out;
  output [0:0]ubdwe_out;
  output [0:0]ubmdmtdo_out;
  output [0:0]ubrsvdout_out;
  output [0:0]ubtxuart_out;
  input [0:0]cdrstepdir_in;
  input [0:0]cdrstepsq_in;
  input [0:0]cdrstepsx_in;
  input [0:0]cfgreset_in;
  input [0:0]clkrsvd0_in;
  input [0:0]clkrsvd1_in;
  input [0:0]cpllfreqlock_in;
  input [0:0]cplllockdetclk_in;
  input [0:0]cplllocken_in;
  input [0:0]cpllpd_in;
  input [2:0]cpllrefclksel_in;
  input [0:0]cpllreset_in;
  input [0:0]dmonfiforeset_in;
  input [0:0]dmonitorclk_in;
  input [8:0]drpaddr_in;
  input [0:0]drpclk_in;
  input [15:0]drpdi_in;
  input [0:0]drpen_in;
  input [0:0]drprst_in;
  input [0:0]drpwe_in;
  input [0:0]elpcaldvorwren_in;
  input [0:0]elpcalpaorwren_in;
  input [0:0]evoddphicaldone_in;
  input [0:0]evoddphicalstart_in;
  input [0:0]evoddphidrden_in;
  input [0:0]evoddphidwren_in;
  input [0:0]evoddphixrden_in;
  input [0:0]evoddphixwren_in;
  input [0:0]eyescanmode_in;
  input [0:0]eyescanreset_in;
  input [0:0]eyescantrigger_in;
  input [0:0]freqos_in;
  input [0:0]gtgrefclk_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [0:0]gtnorthrefclk0_in;
  input [0:0]gtnorthrefclk1_in;
  input [0:0]gtrefclk0_in;
  input [0:0]gtrefclk1_in;
  input [0:0]gtresetsel_in;
  input [15:0]gtrsvd_in;
  input [0:0]gtrxreset_in;
  input [0:0]gtrxresetsel_in;
  input [0:0]gtsouthrefclk0_in;
  input [0:0]gtsouthrefclk1_in;
  input [0:0]gttxreset_in;
  input [0:0]gttxresetsel_in;
  input [0:0]incpctrl_in;
  input [0:0]gtyrxn_in;
  input [0:0]gtyrxp_in;
  input [2:0]loopback_in;
  input [0:0]looprsvd_in;
  input [0:0]lpbkrxtxseren_in;
  input [0:0]lpbktxrxseren_in;
  input [0:0]pcieeqrxeqadaptdone_in;
  input [0:0]pcierstidle_in;
  input [0:0]pciersttxsyncstart_in;
  input [0:0]pcieuserratedone_in;
  input [15:0]pcsrsvdin_in;
  input [4:0]pcsrsvdin2_in;
  input [4:0]pmarsvdin_in;
  input [0:0]qpll0clk_in;
  input [0:0]qpll0freqlock_in;
  input [0:0]qpll0refclk_in;
  input [0:0]qpll1clk_in;
  input [0:0]qpll1freqlock_in;
  input [0:0]qpll1refclk_in;
  input [0:0]resetovrd_in;
  input [0:0]rstclkentx_in;
  input [0:0]rx8b10ben_in;
  input [0:0]rxafecfoken_in;
  input [0:0]rxbufreset_in;
  input [0:0]rxcdrfreqreset_in;
  input [0:0]rxcdrhold_in;
  input [0:0]rxcdrovrden_in;
  input [0:0]rxcdrreset_in;
  input [0:0]rxcdrresetrsv_in;
  input [0:0]rxchbonden_in;
  input [4:0]rxchbondi_in;
  input [2:0]rxchbondlevel_in;
  input [0:0]rxchbondmaster_in;
  input [0:0]rxchbondslave_in;
  input [0:0]rxckcalreset_in;
  input [0:0]rxckcalstart_in;
  input [0:0]rxcommadeten_in;
  input [1:0]rxdfeagcctrl_in;
  input [0:0]rxdccforcestart_in;
  input [0:0]rxdfeagchold_in;
  input [0:0]rxdfeagcovrden_in;
  input [0:0]rxdfecfokfcnum_in;
  input [0:0]rxdfecfokfen_in;
  input [0:0]rxdfecfokfpulse_in;
  input [0:0]rxdfecfokhold_in;
  input [0:0]rxdfecfokovren_in;
  input [0:0]rxdfekhhold_in;
  input [0:0]rxdfekhovrden_in;
  input [0:0]rxdfelfhold_in;
  input [0:0]rxdfelfovrden_in;
  input [0:0]rxdfelpmreset_in;
  input [0:0]rxdfetap10hold_in;
  input [0:0]rxdfetap10ovrden_in;
  input [0:0]rxdfetap11hold_in;
  input [0:0]rxdfetap11ovrden_in;
  input [0:0]rxdfetap12hold_in;
  input [0:0]rxdfetap12ovrden_in;
  input [0:0]rxdfetap13hold_in;
  input [0:0]rxdfetap13ovrden_in;
  input [0:0]rxdfetap14hold_in;
  input [0:0]rxdfetap14ovrden_in;
  input [0:0]rxdfetap15hold_in;
  input [0:0]rxdfetap15ovrden_in;
  input [0:0]rxdfetap2hold_in;
  input [0:0]rxdfetap2ovrden_in;
  input [0:0]rxdfetap3hold_in;
  input [0:0]rxdfetap3ovrden_in;
  input [0:0]rxdfetap4hold_in;
  input [0:0]rxdfetap4ovrden_in;
  input [0:0]rxdfetap5hold_in;
  input [0:0]rxdfetap5ovrden_in;
  input [0:0]rxdfetap6hold_in;
  input [0:0]rxdfetap6ovrden_in;
  input [0:0]rxdfetap7hold_in;
  input [0:0]rxdfetap7ovrden_in;
  input [0:0]rxdfetap8hold_in;
  input [0:0]rxdfetap8ovrden_in;
  input [0:0]rxdfetap9hold_in;
  input [0:0]rxdfetap9ovrden_in;
  input [0:0]rxdfeuthold_in;
  input [0:0]rxdfeutovrden_in;
  input [0:0]rxdfevphold_in;
  input [0:0]rxdfevpovrden_in;
  input [0:0]rxdfevsen_in;
  input [0:0]rxdfexyden_in;
  input [0:0]rxdlybypass_in;
  input [0:0]rxdlyen_in;
  input [0:0]rxdlyovrden_in;
  input [0:0]rxdlysreset_in;
  input [1:0]rxelecidlemode_in;
  input [0:0]rxeqtraining_in;
  input [0:0]rxgearboxslip_in;
  input [0:0]rxlatclk_in;
  input [0:0]rxlpmen_in;
  input [0:0]rxlpmgchold_in;
  input [0:0]rxlpmgcovrden_in;
  input [0:0]rxlpmhfhold_in;
  input [0:0]rxlpmhfovrden_in;
  input [0:0]rxlpmlfhold_in;
  input [0:0]rxlpmlfklovrden_in;
  input [0:0]rxlpmoshold_in;
  input [0:0]rxlpmosovrden_in;
  input [0:0]rxmcommaalignen_in;
  input [1:0]rxmonitorsel_in;
  input [0:0]rxoobreset_in;
  input [0:0]rxoscalreset_in;
  input [0:0]rxoshold_in;
  input [3:0]rxosintcfg_in;
  input [0:0]rxosinten_in;
  input [0:0]rxosinthold_in;
  input [0:0]rxosintovrden_in;
  input [0:0]rxosintstrobe_in;
  input [0:0]rxosinttestovrden_in;
  input [0:0]rxosovrden_in;
  input [2:0]rxoutclksel_in;
  input [0:0]rxpcommaalignen_in;
  input [0:0]rxpcsreset_in;
  input [1:0]rxpd_in;
  input [0:0]rxphalign_in;
  input [0:0]rxphalignen_in;
  input [0:0]rxphdlypd_in;
  input [0:0]rxphdlyreset_in;
  input [0:0]rxphovrden_in;
  input [1:0]rxpllclksel_in;
  input [0:0]rxpmareset_in;
  input [0:0]rxpolarity_in;
  input [0:0]rxprbscntreset_in;
  input [3:0]rxprbssel_in;
  input [0:0]rxprogdivreset_in;
  input [0:0]rxqpien_in;
  input [2:0]rxrate_in;
  input [0:0]rxratemode_in;
  input [0:0]rxslide_in;
  input [0:0]rxslipoutclk_in;
  input [0:0]rxslippma_in;
  input [0:0]rxsyncallin_in;
  input [0:0]rxsyncin_in;
  input [0:0]rxsyncmode_in;
  input [1:0]rxsysclksel_in;
  input [0:0]rxtermination_in;
  input [0:0]rxuserrdy_in;
  input [0:0]rxusrclk_in;
  input [0:0]rxusrclk2_in;
  input [0:0]sigvalidclk_in;
  input [19:0]tstin_in;
  input [7:0]tx8b10bbypass_in;
  input [0:0]tx8b10ben_in;
  input [2:0]txbufdiffctrl_in;
  input [0:0]txcominit_in;
  input [0:0]txcomsas_in;
  input [0:0]txcomwake_in;
  input [15:0]txctrl0_in;
  input [15:0]txctrl1_in;
  input [7:0]txctrl2_in;
  input [127:0]txdata_in;
  input [7:0]txdataextendrsvd_in;
  input [0:0]txdccforcestart_in;
  input [0:0]txdccreset_in;
  input [0:0]txdeemph_in;
  input [0:0]txdetectrx_in;
  input [3:0]txdiffctrl_in;
  input [0:0]txdiffpd_in;
  input [0:0]txdlybypass_in;
  input [0:0]txdlyen_in;
  input [0:0]txdlyhold_in;
  input [0:0]txdlyovrden_in;
  input [0:0]txdlysreset_in;
  input [0:0]txdlyupdown_in;
  input [0:0]txelecidle_in;
  input [0:0]txelforcestart_in;
  input [5:0]txheader_in;
  input [0:0]txinhibit_in;
  input [0:0]txlatclk_in;
  input [0:0]txlfpstreset_in;
  input [0:0]txlfpsu2lpexit_in;
  input [0:0]txlfpsu3wake_in;
  input [6:0]txmaincursor_in;
  input [2:0]txmargin_in;
  input [0:0]txmuxdcdexhold_in;
  input [0:0]txmuxdcdorwren_in;
  input [0:0]txoneszeros_in;
  input [2:0]txoutclksel_in;
  input [0:0]txpcsreset_in;
  input [1:0]txpd_in;
  input [0:0]txpdelecidlemode_in;
  input [0:0]txphalign_in;
  input [0:0]txphalignen_in;
  input [0:0]txphdlypd_in;
  input [0:0]txphdlyreset_in;
  input [0:0]txphdlytstclk_in;
  input [0:0]txphinit_in;
  input [0:0]txphovrden_in;
  input [0:0]txpippmen_in;
  input [0:0]txpippmovrden_in;
  input [0:0]txpippmpd_in;
  input [0:0]txpippmsel_in;
  input [4:0]txpippmstepsize_in;
  input [0:0]txpisopd_in;
  input [1:0]txpllclksel_in;
  input [0:0]txpmareset_in;
  input [0:0]txpolarity_in;
  input [4:0]txpostcursor_in;
  input [0:0]txpostcursorinv_in;
  input [0:0]txprbsforceerr_in;
  input [3:0]txprbssel_in;
  input [4:0]txprecursor_in;
  input [0:0]txprecursorinv_in;
  input [0:0]txprogdivreset_in;
  input [0:0]txqpibiasen_in;
  input [0:0]txqpistrongpdown_in;
  input [0:0]txqpiweakpup_in;
  input [2:0]txrate_in;
  input [0:0]txratemode_in;
  input [6:0]txsequence_in;
  input [0:0]txswing_in;
  input [0:0]txsyncallin_in;
  input [0:0]txsyncin_in;
  input [0:0]txsyncmode_in;
  input [1:0]txsysclksel_in;
  input [0:0]txuserrdy_in;
  input [0:0]txusrclk_in;
  input [0:0]txusrclk2_in;
  output [2:0]bufgtce_out;
  output [2:0]bufgtcemask_out;
  output [8:0]bufgtdiv_out;
  output [2:0]bufgtreset_out;
  output [2:0]bufgtrstmask_out;
  output [0:0]cpllfbclklost_out;
  output [0:0]cplllock_out;
  output [0:0]cpllrefclklost_out;
  output [16:0]dmonitorout_out;
  output [0:0]dmonitoroutclk_out;
  output [15:0]drpdo_out;
  output [0:0]drprdy_out;
  output [0:0]eyescandataerror_out;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [0:0]gtpowergood_out;
  output [0:0]gtrefclkmonitor_out;
  output [0:0]gtytxn_out;
  output [0:0]gtytxp_out;
  output [0:0]pcierategen3_out;
  output [0:0]pcierateidle_out;
  output [1:0]pcierateqpllpd_out;
  output [1:0]pcierateqpllreset_out;
  output [0:0]pciesynctxsyncdone_out;
  output [0:0]pcieusergen3rdy_out;
  output [0:0]pcieuserphystatusrst_out;
  output [0:0]pcieuserratestart_out;
  output [11:0]pcsrsvdout_out;
  output [0:0]phystatus_out;
  output [7:0]pinrsrvdas_out;
  output [0:0]powerpresent_out;
  output [0:0]resetexception_out;
  output [2:0]rxbufstatus_out;
  output [0:0]rxbyteisaligned_out;
  output [0:0]rxbyterealign_out;
  output [0:0]rxcdrlock_out;
  output [0:0]rxcdrphdone_out;
  output [0:0]rxchanbondseq_out;
  output [0:0]rxchanisaligned_out;
  output [0:0]rxchanrealign_out;
  output [4:0]rxchbondo_out;
  output [0:0]rxckcaldone_out;
  output [1:0]rxclkcorcnt_out;
  output [0:0]rxcominitdet_out;
  output [0:0]rxcommadet_out;
  output [0:0]rxcomsasdet_out;
  output [0:0]rxcomwakedet_out;
  output [15:0]rxctrl0_out;
  output [15:0]rxctrl1_out;
  output [7:0]rxctrl2_out;
  output [7:0]rxctrl3_out;
  output [127:0]rxdata_out;
  output [7:0]rxdataextendrsvd_out;
  output [1:0]rxdatavalid_out;
  output [0:0]rxdlysresetdone_out;
  output [0:0]rxelecidle_out;
  output [5:0]rxheader_out;
  output [1:0]rxheadervalid_out;
  output [0:0]rxlfpstresetdet_out;
  output [0:0]rxlfpsu2lpexitdet_out;
  output [0:0]rxlfpsu3wakedet_out;
  output [6:0]rxmonitorout_out;
  output [0:0]rxosintdone_out;
  output [0:0]rxosintstarted_out;
  output [0:0]rxosintstrobedone_out;
  output [0:0]rxosintstrobestarted_out;
  output [0:0]rxoutclk_out;
  output [0:0]rxoutclkfabric_out;
  output [0:0]rxoutclkpcs_out;
  output [0:0]rxphaligndone_out;
  output [0:0]rxphalignerr_out;
  output [0:0]rxpmaresetdone_out;
  output [0:0]rxprbserr_out;
  output [0:0]rxprbslocked_out;
  output [0:0]rxprgdivresetdone_out;
  output [0:0]rxqpisenn_out;
  output [0:0]rxqpisenp_out;
  output [0:0]rxratedone_out;
  output [0:0]rxrecclkout_out;
  output [0:0]rxresetdone_out;
  output [0:0]rxsliderdy_out;
  output [0:0]rxslipdone_out;
  output [0:0]rxslipoutclkrdy_out;
  output [0:0]rxslippmardy_out;
  output [1:0]rxstartofseq_out;
  output [2:0]rxstatus_out;
  output [0:0]rxsyncdone_out;
  output [0:0]rxsyncout_out;
  output [0:0]rxvalid_out;
  output [1:0]txbufstatus_out;
  output [0:0]txcomfinish_out;
  output [0:0]txdccdone_out;
  output [0:0]txdlysresetdone_out;
  output [0:0]txoutclk_out;
  output [0:0]txoutclkfabric_out;
  output [0:0]txoutclkpcs_out;
  output [0:0]txphaligndone_out;
  output [0:0]txphinitdone_out;
  output [0:0]txpmaresetdone_out;
  output [0:0]txprgdivresetdone_out;
  output [0:0]txqpisenn_out;
  output [0:0]txqpisenp_out;
  output [0:0]txratedone_out;
  output [0:0]txresetdone_out;
  output [0:0]txsyncdone_out;
  output [0:0]txsyncout_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire \<const0> ;
  wire [2:0]bufgtce_out;
  wire [2:0]bufgtcemask_out;
  wire [8:0]bufgtdiv_out;
  wire [2:0]bufgtreset_out;
  wire [2:0]bufgtrstmask_out;
  wire [0:0]cfgreset_in;
  wire [0:0]clkrsvd0_in;
  wire [0:0]clkrsvd1_in;
  wire [0:0]cpllfbclklost_out;
  wire [0:0]cplllock_out;
  wire [0:0]cplllockdetclk_in;
  wire [0:0]cplllocken_in;
  wire [0:0]cpllpd_in;
  wire [0:0]cpllrefclklost_out;
  wire [2:0]cpllrefclksel_in;
  wire [0:0]cpllreset_in;
  wire [0:0]dmonfiforeset_in;
  wire [0:0]dmonitorclk_in;
  wire [16:0]dmonitorout_out;
  wire [8:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [15:0]drpdi_in;
  wire [15:0]drpdo_out;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drpwe_in;
  wire [0:0]evoddphicaldone_in;
  wire [0:0]evoddphicalstart_in;
  wire [0:0]evoddphidrden_in;
  wire [0:0]evoddphidwren_in;
  wire [0:0]evoddphixrden_in;
  wire [0:0]evoddphixwren_in;
  wire [0:0]eyescandataerror_out;
  wire [0:0]eyescanmode_in;
  wire [0:0]eyescanreset_in;
  wire [0:0]eyescantrigger_in;
  wire [0:0]gtgrefclk_in;
  wire [0:0]gthrxn_in;
  wire [0:0]gthrxp_in;
  wire [0:0]gthtxn_out;
  wire [0:0]gthtxp_out;
  wire [0:0]gtnorthrefclk0_in;
  wire [0:0]gtnorthrefclk1_in;
  wire [0:0]gtpowergood_out;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtrefclk1_in;
  wire [0:0]gtrefclkmonitor_out;
  wire [0:0]gtresetsel_in;
  wire [15:0]gtrsvd_in;
  wire [0:0]gtsouthrefclk0_in;
  wire [0:0]gtsouthrefclk1_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]gtwiz_reset_qpll1lock_in;
  wire [0:0]gtwiz_reset_rx_cdr_stable_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [2:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire [0:0]lpbkrxtxseren_in;
  wire [0:0]lpbktxrxseren_in;
  wire [0:0]pcieeqrxeqadaptdone_in;
  wire [0:0]pcierategen3_out;
  wire [0:0]pcierateidle_out;
  wire [1:0]pcierateqpllpd_out;
  wire [1:0]pcierateqpllreset_out;
  wire [0:0]pcierstidle_in;
  wire [0:0]pciersttxsyncstart_in;
  wire [0:0]pciesynctxsyncdone_out;
  wire [0:0]pcieusergen3rdy_out;
  wire [0:0]pcieuserphystatusrst_out;
  wire [0:0]pcieuserratedone_in;
  wire [0:0]pcieuserratestart_out;
  wire [4:0]pcsrsvdin2_in;
  wire [15:0]pcsrsvdin_in;
  wire [11:0]pcsrsvdout_out;
  wire [0:0]phystatus_out;
  wire [7:0]pinrsrvdas_out;
  wire [4:0]pmarsvdin_in;
  wire [0:0]qpll0clk_in;
  wire [0:0]qpll0refclk_in;
  wire [0:0]qpll1clk_in;
  wire [0:0]qpll1refclk_in;
  wire [0:0]qpll1reset_in;
  wire [0:0]resetexception_out;
  wire [0:0]resetovrd_in;
  wire [0:0]rstclkentx_in;
  wire [0:0]rx8b10ben_in;
  wire [0:0]rxbufreset_in;
  wire [2:0]rxbufstatus_out;
  wire [0:0]rxbyteisaligned_out;
  wire [0:0]rxbyterealign_out;
  wire [0:0]rxcdrfreqreset_in;
  wire [0:0]rxcdrhold_in;
  wire [0:0]rxcdrlock_out;
  wire [0:0]rxcdrovrden_in;
  wire [0:0]rxcdrphdone_out;
  wire [0:0]rxcdrreset_in;
  wire [0:0]rxcdrresetrsv_in;
  wire [0:0]rxchanbondseq_out;
  wire [0:0]rxchanisaligned_out;
  wire [0:0]rxchanrealign_out;
  wire [0:0]rxchbonden_in;
  wire [4:0]rxchbondi_in;
  wire [2:0]rxchbondlevel_in;
  wire [0:0]rxchbondmaster_in;
  wire [4:0]rxchbondo_out;
  wire [0:0]rxchbondslave_in;
  wire [1:0]rxclkcorcnt_out;
  wire [0:0]rxcominitdet_out;
  wire [0:0]rxcommadet_out;
  wire [0:0]rxcommadeten_in;
  wire [0:0]rxcomsasdet_out;
  wire [0:0]rxcomwakedet_out;
  wire [15:0]rxctrl0_out;
  wire [15:0]rxctrl1_out;
  wire [7:0]rxctrl2_out;
  wire [7:0]rxctrl3_out;
  wire [127:0]rxdata_out;
  wire [7:0]rxdataextendrsvd_out;
  wire [1:0]rxdatavalid_out;
  wire [1:0]rxdfeagcctrl_in;
  wire [0:0]rxdfeagchold_in;
  wire [0:0]rxdfeagcovrden_in;
  wire [0:0]rxdfelfhold_in;
  wire [0:0]rxdfelfovrden_in;
  wire [0:0]rxdfelpmreset_in;
  wire [0:0]rxdfetap10hold_in;
  wire [0:0]rxdfetap10ovrden_in;
  wire [0:0]rxdfetap11hold_in;
  wire [0:0]rxdfetap11ovrden_in;
  wire [0:0]rxdfetap12hold_in;
  wire [0:0]rxdfetap12ovrden_in;
  wire [0:0]rxdfetap13hold_in;
  wire [0:0]rxdfetap13ovrden_in;
  wire [0:0]rxdfetap14hold_in;
  wire [0:0]rxdfetap14ovrden_in;
  wire [0:0]rxdfetap15hold_in;
  wire [0:0]rxdfetap15ovrden_in;
  wire [0:0]rxdfetap2hold_in;
  wire [0:0]rxdfetap2ovrden_in;
  wire [0:0]rxdfetap3hold_in;
  wire [0:0]rxdfetap3ovrden_in;
  wire [0:0]rxdfetap4hold_in;
  wire [0:0]rxdfetap4ovrden_in;
  wire [0:0]rxdfetap5hold_in;
  wire [0:0]rxdfetap5ovrden_in;
  wire [0:0]rxdfetap6hold_in;
  wire [0:0]rxdfetap6ovrden_in;
  wire [0:0]rxdfetap7hold_in;
  wire [0:0]rxdfetap7ovrden_in;
  wire [0:0]rxdfetap8hold_in;
  wire [0:0]rxdfetap8ovrden_in;
  wire [0:0]rxdfetap9hold_in;
  wire [0:0]rxdfetap9ovrden_in;
  wire [0:0]rxdfeuthold_in;
  wire [0:0]rxdfeutovrden_in;
  wire [0:0]rxdfevphold_in;
  wire [0:0]rxdfevpovrden_in;
  wire [0:0]rxdfevsen_in;
  wire [0:0]rxdfexyden_in;
  wire [0:0]rxdlybypass_in;
  wire [0:0]rxdlyen_in;
  wire [0:0]rxdlyovrden_in;
  wire [0:0]rxdlysreset_in;
  wire [0:0]rxdlysresetdone_out;
  wire [0:0]rxelecidle_out;
  wire [1:0]rxelecidlemode_in;
  wire [0:0]rxgearboxslip_in;
  wire [5:0]rxheader_out;
  wire [1:0]rxheadervalid_out;
  wire [0:0]rxlatclk_in;
  wire [0:0]rxlpmen_in;
  wire [0:0]rxlpmgchold_in;
  wire [0:0]rxlpmgcovrden_in;
  wire [0:0]rxlpmhfhold_in;
  wire [0:0]rxlpmhfovrden_in;
  wire [0:0]rxlpmlfhold_in;
  wire [0:0]rxlpmlfklovrden_in;
  wire [0:0]rxlpmoshold_in;
  wire [0:0]rxlpmosovrden_in;
  wire [0:0]rxmcommaalignen_in;
  wire [6:0]rxmonitorout_out;
  wire [1:0]rxmonitorsel_in;
  wire [0:0]rxoobreset_in;
  wire [0:0]rxoscalreset_in;
  wire [0:0]rxoshold_in;
  wire [3:0]rxosintcfg_in;
  wire [0:0]rxosintdone_out;
  wire [0:0]rxosinten_in;
  wire [0:0]rxosinthold_in;
  wire [0:0]rxosintovrden_in;
  wire [0:0]rxosintstarted_out;
  wire [0:0]rxosintstrobe_in;
  wire [0:0]rxosintstrobedone_out;
  wire [0:0]rxosintstrobestarted_out;
  wire [0:0]rxosinttestovrden_in;
  wire [0:0]rxosovrden_in;
  wire [0:0]rxoutclk_out;
  wire [0:0]rxoutclkfabric_out;
  wire [0:0]rxoutclkpcs_out;
  wire [2:0]rxoutclksel_in;
  wire [0:0]rxpcommaalignen_in;
  wire [0:0]rxpcsreset_in;
  wire [1:0]rxpd_in;
  wire [0:0]rxphalign_in;
  wire [0:0]rxphaligndone_out;
  wire [0:0]rxphalignen_in;
  wire [0:0]rxphalignerr_out;
  wire [0:0]rxphdlypd_in;
  wire [0:0]rxphdlyreset_in;
  wire [0:0]rxphovrden_in;
  wire [1:0]rxpllclksel_in;
  wire [0:0]rxpmareset_in;
  wire [0:0]rxpmaresetdone_out;
  wire [0:0]rxpolarity_in;
  wire [0:0]rxprbscntreset_in;
  wire [0:0]rxprbserr_out;
  wire [0:0]rxprbslocked_out;
  wire [3:0]rxprbssel_in;
  wire [0:0]rxprgdivresetdone_out;
  wire [0:0]rxqpien_in;
  wire [0:0]rxqpisenn_out;
  wire [0:0]rxqpisenp_out;
  wire [2:0]rxrate_in;
  wire [0:0]rxratedone_out;
  wire [0:0]rxratemode_in;
  wire [0:0]rxrecclkout_out;
  wire [0:0]rxresetdone_out;
  wire [0:0]rxslide_in;
  wire [0:0]rxsliderdy_out;
  wire [0:0]rxslipdone_out;
  wire [0:0]rxslipoutclk_in;
  wire [0:0]rxslipoutclkrdy_out;
  wire [0:0]rxslippma_in;
  wire [0:0]rxslippmardy_out;
  wire [1:0]rxstartofseq_out;
  wire [2:0]rxstatus_out;
  wire [0:0]rxsyncallin_in;
  wire [0:0]rxsyncdone_out;
  wire [0:0]rxsyncin_in;
  wire [0:0]rxsyncmode_in;
  wire [0:0]rxsyncout_out;
  wire [1:0]rxsysclksel_in;
  wire [0:0]rxusrclk2_in;
  wire [0:0]rxusrclk_in;
  wire [0:0]rxvalid_out;
  wire [0:0]sigvalidclk_in;
  wire [7:0]tx8b10bbypass_in;
  wire [0:0]tx8b10ben_in;
  wire [2:0]txbufdiffctrl_in;
  wire [1:0]txbufstatus_out;
  wire [0:0]txcomfinish_out;
  wire [0:0]txcominit_in;
  wire [0:0]txcomsas_in;
  wire [0:0]txcomwake_in;
  wire [15:0]txctrl0_in;
  wire [15:0]txctrl1_in;
  wire [7:0]txctrl2_in;
  wire [127:0]txdata_in;
  wire [7:0]txdataextendrsvd_in;
  wire [0:0]txdeemph_in;
  wire [0:0]txdetectrx_in;
  wire [3:0]txdiffctrl_in;
  wire [0:0]txdiffpd_in;
  wire [0:0]txdlybypass_in;
  wire [0:0]txdlyen_in;
  wire [0:0]txdlyhold_in;
  wire [0:0]txdlyovrden_in;
  wire [0:0]txdlysreset_in;
  wire [0:0]txdlysresetdone_out;
  wire [0:0]txdlyupdown_in;
  wire [0:0]txelecidle_in;
  wire [5:0]txheader_in;
  wire [0:0]txinhibit_in;
  wire [0:0]txlatclk_in;
  wire [6:0]txmaincursor_in;
  wire [2:0]txmargin_in;
  wire [0:0]txoutclk_out;
  wire [0:0]txoutclkfabric_out;
  wire [0:0]txoutclkpcs_out;
  wire [2:0]txoutclksel_in;
  wire [0:0]txpcsreset_in;
  wire [1:0]txpd_in;
  wire [0:0]txpdelecidlemode_in;
  wire [0:0]txphalign_in;
  wire [0:0]txphaligndone_out;
  wire [0:0]txphalignen_in;
  wire [0:0]txphdlypd_in;
  wire [0:0]txphdlyreset_in;
  wire [0:0]txphdlytstclk_in;
  wire [0:0]txphinit_in;
  wire [0:0]txphinitdone_out;
  wire [0:0]txphovrden_in;
  wire [0:0]txpippmen_in;
  wire [0:0]txpippmovrden_in;
  wire [0:0]txpippmpd_in;
  wire [0:0]txpippmsel_in;
  wire [4:0]txpippmstepsize_in;
  wire [0:0]txpisopd_in;
  wire [1:0]txpllclksel_in;
  wire [0:0]txpmareset_in;
  wire [0:0]txpmaresetdone_out;
  wire [0:0]txpolarity_in;
  wire [4:0]txpostcursor_in;
  wire [0:0]txpostcursorinv_in;
  wire [0:0]txprbsforceerr_in;
  wire [3:0]txprbssel_in;
  wire [4:0]txprecursor_in;
  wire [0:0]txprecursorinv_in;
  wire [0:0]txprgdivresetdone_out;
  wire [0:0]txqpibiasen_in;
  wire [0:0]txqpisenn_out;
  wire [0:0]txqpisenp_out;
  wire [0:0]txqpistrongpdown_in;
  wire [0:0]txqpiweakpup_in;
  wire [2:0]txrate_in;
  wire [0:0]txratedone_out;
  wire [0:0]txratemode_in;
  wire [0:0]txresetdone_out;
  wire [6:0]txsequence_in;
  wire [0:0]txswing_in;
  wire [0:0]txsyncallin_in;
  wire [0:0]txsyncdone_out;
  wire [0:0]txsyncin_in;
  wire [0:0]txsyncmode_in;
  wire [0:0]txsyncout_out;
  wire [1:0]txsysclksel_in;
  wire [0:0]txusrclk2_in;
  wire [0:0]txusrclk_in;

  assign dmonitoroutclk_out[0] = \<const0> ;
  assign drpdo_common_out[15] = \<const0> ;
  assign drpdo_common_out[14] = \<const0> ;
  assign drpdo_common_out[13] = \<const0> ;
  assign drpdo_common_out[12] = \<const0> ;
  assign drpdo_common_out[11] = \<const0> ;
  assign drpdo_common_out[10] = \<const0> ;
  assign drpdo_common_out[9] = \<const0> ;
  assign drpdo_common_out[8] = \<const0> ;
  assign drpdo_common_out[7] = \<const0> ;
  assign drpdo_common_out[6] = \<const0> ;
  assign drpdo_common_out[5] = \<const0> ;
  assign drpdo_common_out[4] = \<const0> ;
  assign drpdo_common_out[3] = \<const0> ;
  assign drpdo_common_out[2] = \<const0> ;
  assign drpdo_common_out[1] = \<const0> ;
  assign drpdo_common_out[0] = \<const0> ;
  assign drprdy_common_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_error_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_error_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = qpll1reset_in;
  assign gtwiz_userclk_rx_active_out[0] = gtwiz_userclk_rx_active_in;
  assign gtwiz_userclk_rx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_active_out[0] = gtwiz_userclk_tx_active_in;
  assign gtwiz_userclk_tx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userdata_rx_out[63] = \<const0> ;
  assign gtwiz_userdata_rx_out[62] = \<const0> ;
  assign gtwiz_userdata_rx_out[61] = \<const0> ;
  assign gtwiz_userdata_rx_out[60] = \<const0> ;
  assign gtwiz_userdata_rx_out[59] = \<const0> ;
  assign gtwiz_userdata_rx_out[58] = \<const0> ;
  assign gtwiz_userdata_rx_out[57] = \<const0> ;
  assign gtwiz_userdata_rx_out[56] = \<const0> ;
  assign gtwiz_userdata_rx_out[55] = \<const0> ;
  assign gtwiz_userdata_rx_out[54] = \<const0> ;
  assign gtwiz_userdata_rx_out[53] = \<const0> ;
  assign gtwiz_userdata_rx_out[52] = \<const0> ;
  assign gtwiz_userdata_rx_out[51] = \<const0> ;
  assign gtwiz_userdata_rx_out[50] = \<const0> ;
  assign gtwiz_userdata_rx_out[49] = \<const0> ;
  assign gtwiz_userdata_rx_out[48] = \<const0> ;
  assign gtwiz_userdata_rx_out[47] = \<const0> ;
  assign gtwiz_userdata_rx_out[46] = \<const0> ;
  assign gtwiz_userdata_rx_out[45] = \<const0> ;
  assign gtwiz_userdata_rx_out[44] = \<const0> ;
  assign gtwiz_userdata_rx_out[43] = \<const0> ;
  assign gtwiz_userdata_rx_out[42] = \<const0> ;
  assign gtwiz_userdata_rx_out[41] = \<const0> ;
  assign gtwiz_userdata_rx_out[40] = \<const0> ;
  assign gtwiz_userdata_rx_out[39] = \<const0> ;
  assign gtwiz_userdata_rx_out[38] = \<const0> ;
  assign gtwiz_userdata_rx_out[37] = \<const0> ;
  assign gtwiz_userdata_rx_out[36] = \<const0> ;
  assign gtwiz_userdata_rx_out[35] = \<const0> ;
  assign gtwiz_userdata_rx_out[34] = \<const0> ;
  assign gtwiz_userdata_rx_out[33] = \<const0> ;
  assign gtwiz_userdata_rx_out[32] = \<const0> ;
  assign gtwiz_userdata_rx_out[31] = \<const0> ;
  assign gtwiz_userdata_rx_out[30] = \<const0> ;
  assign gtwiz_userdata_rx_out[29] = \<const0> ;
  assign gtwiz_userdata_rx_out[28] = \<const0> ;
  assign gtwiz_userdata_rx_out[27] = \<const0> ;
  assign gtwiz_userdata_rx_out[26] = \<const0> ;
  assign gtwiz_userdata_rx_out[25] = \<const0> ;
  assign gtwiz_userdata_rx_out[24] = \<const0> ;
  assign gtwiz_userdata_rx_out[23] = \<const0> ;
  assign gtwiz_userdata_rx_out[22] = \<const0> ;
  assign gtwiz_userdata_rx_out[21] = \<const0> ;
  assign gtwiz_userdata_rx_out[20] = \<const0> ;
  assign gtwiz_userdata_rx_out[19] = \<const0> ;
  assign gtwiz_userdata_rx_out[18] = \<const0> ;
  assign gtwiz_userdata_rx_out[17] = \<const0> ;
  assign gtwiz_userdata_rx_out[16] = \<const0> ;
  assign gtwiz_userdata_rx_out[15] = \<const0> ;
  assign gtwiz_userdata_rx_out[14] = \<const0> ;
  assign gtwiz_userdata_rx_out[13] = \<const0> ;
  assign gtwiz_userdata_rx_out[12] = \<const0> ;
  assign gtwiz_userdata_rx_out[11] = \<const0> ;
  assign gtwiz_userdata_rx_out[10] = \<const0> ;
  assign gtwiz_userdata_rx_out[9] = \<const0> ;
  assign gtwiz_userdata_rx_out[8] = \<const0> ;
  assign gtwiz_userdata_rx_out[7] = \<const0> ;
  assign gtwiz_userdata_rx_out[6] = \<const0> ;
  assign gtwiz_userdata_rx_out[5] = \<const0> ;
  assign gtwiz_userdata_rx_out[4] = \<const0> ;
  assign gtwiz_userdata_rx_out[3] = \<const0> ;
  assign gtwiz_userdata_rx_out[2] = \<const0> ;
  assign gtwiz_userdata_rx_out[1] = \<const0> ;
  assign gtwiz_userdata_rx_out[0] = \<const0> ;
  assign gtytxn_out[0] = \<const0> ;
  assign gtytxp_out[0] = \<const0> ;
  assign pmarsvdout0_out[7] = \<const0> ;
  assign pmarsvdout0_out[6] = \<const0> ;
  assign pmarsvdout0_out[5] = \<const0> ;
  assign pmarsvdout0_out[4] = \<const0> ;
  assign pmarsvdout0_out[3] = \<const0> ;
  assign pmarsvdout0_out[2] = \<const0> ;
  assign pmarsvdout0_out[1] = \<const0> ;
  assign pmarsvdout0_out[0] = \<const0> ;
  assign pmarsvdout1_out[7] = \<const0> ;
  assign pmarsvdout1_out[6] = \<const0> ;
  assign pmarsvdout1_out[5] = \<const0> ;
  assign pmarsvdout1_out[4] = \<const0> ;
  assign pmarsvdout1_out[3] = \<const0> ;
  assign pmarsvdout1_out[2] = \<const0> ;
  assign pmarsvdout1_out[1] = \<const0> ;
  assign pmarsvdout1_out[0] = \<const0> ;
  assign powerpresent_out[0] = \<const0> ;
  assign qpll0fbclklost_out[0] = \<const0> ;
  assign qpll0lock_out[0] = gtwiz_reset_qpll0lock_in;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign qpll0refclklost_out[0] = \<const0> ;
  assign qpll1fbclklost_out[0] = \<const0> ;
  assign qpll1lock_out[0] = gtwiz_reset_qpll1lock_in;
  assign qpll1outclk_out[0] = \<const0> ;
  assign qpll1outrefclk_out[0] = \<const0> ;
  assign qpll1refclklost_out[0] = \<const0> ;
  assign qplldmonitor0_out[7] = \<const0> ;
  assign qplldmonitor0_out[6] = \<const0> ;
  assign qplldmonitor0_out[5] = \<const0> ;
  assign qplldmonitor0_out[4] = \<const0> ;
  assign qplldmonitor0_out[3] = \<const0> ;
  assign qplldmonitor0_out[2] = \<const0> ;
  assign qplldmonitor0_out[1] = \<const0> ;
  assign qplldmonitor0_out[0] = \<const0> ;
  assign qplldmonitor1_out[7] = \<const0> ;
  assign qplldmonitor1_out[6] = \<const0> ;
  assign qplldmonitor1_out[5] = \<const0> ;
  assign qplldmonitor1_out[4] = \<const0> ;
  assign qplldmonitor1_out[3] = \<const0> ;
  assign qplldmonitor1_out[2] = \<const0> ;
  assign qplldmonitor1_out[1] = \<const0> ;
  assign qplldmonitor1_out[0] = \<const0> ;
  assign refclkoutmonitor0_out[0] = \<const0> ;
  assign refclkoutmonitor1_out[0] = \<const0> ;
  assign rxckcaldone_out[0] = \<const0> ;
  assign rxlfpstresetdet_out[0] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[0] = \<const0> ;
  assign rxlfpsu3wakedet_out[0] = \<const0> ;
  assign rxrecclk0_sel_out[1] = \<const0> ;
  assign rxrecclk0_sel_out[0] = \<const0> ;
  assign rxrecclk0sel_out[0] = \<const0> ;
  assign rxrecclk1_sel_out[1] = \<const0> ;
  assign rxrecclk1_sel_out[0] = \<const0> ;
  assign rxrecclk1sel_out[0] = \<const0> ;
  assign sdm0finalout_out[0] = \<const0> ;
  assign sdm0testdata_out[0] = \<const0> ;
  assign sdm1finalout_out[0] = \<const0> ;
  assign sdm1testdata_out[0] = \<const0> ;
  assign tcongpo_out[0] = \<const0> ;
  assign tconrsvdout0_out[0] = \<const0> ;
  assign txdccdone_out[0] = \<const0> ;
  assign ubdaddr_out[0] = \<const0> ;
  assign ubden_out[0] = \<const0> ;
  assign ubdi_out[0] = \<const0> ;
  assign ubdwe_out[0] = \<const0> ;
  assign ubmdmtdo_out[0] = \<const0> ;
  assign ubrsvdout_out[0] = \<const0> ;
  assign ubtxuart_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3 \gen_gtwizard_gthe3_top.ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3_inst 
       (.bufgtce_out(bufgtce_out),
        .bufgtcemask_out(bufgtcemask_out),
        .bufgtdiv_out(bufgtdiv_out),
        .bufgtreset_out(bufgtreset_out),
        .bufgtrstmask_out(bufgtrstmask_out),
        .cfgreset_in(cfgreset_in),
        .clkrsvd0_in(clkrsvd0_in),
        .clkrsvd1_in(clkrsvd1_in),
        .cpllfbclklost_out(cpllfbclklost_out),
        .cplllock_out(cplllock_out),
        .cplllockdetclk_in(cplllockdetclk_in),
        .cplllocken_in(cplllocken_in),
        .cpllpd_in(cpllpd_in),
        .cpllrefclklost_out(cpllrefclklost_out),
        .cpllrefclksel_in(cpllrefclksel_in),
        .cpllreset_in(cpllreset_in),
        .dmonfiforeset_in(dmonfiforeset_in),
        .dmonitorclk_in(dmonitorclk_in),
        .dmonitorout_out(dmonitorout_out),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .evoddphicaldone_in(evoddphicaldone_in),
        .evoddphicalstart_in(evoddphicalstart_in),
        .evoddphidrden_in(evoddphidrden_in),
        .evoddphidwren_in(evoddphidwren_in),
        .evoddphixrden_in(evoddphixrden_in),
        .evoddphixwren_in(evoddphixwren_in),
        .eyescandataerror_out(eyescandataerror_out),
        .eyescanmode_in(eyescanmode_in),
        .eyescanreset_in(eyescanreset_in),
        .eyescantrigger_in(eyescantrigger_in),
        .gtgrefclk_in(gtgrefclk_in),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtnorthrefclk0_in(gtnorthrefclk0_in),
        .gtnorthrefclk1_in(gtnorthrefclk1_in),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrefclk1_in(gtrefclk1_in),
        .gtrefclkmonitor_out(gtrefclkmonitor_out),
        .gtresetsel_in(gtresetsel_in),
        .gtrsvd_in(gtrsvd_in),
        .gtsouthrefclk0_in(gtsouthrefclk0_in),
        .gtsouthrefclk1_in(gtsouthrefclk1_in),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_rx_cdr_stable_out(gtwiz_reset_rx_cdr_stable_out),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lpbkrxtxseren_in(lpbkrxtxseren_in),
        .lpbktxrxseren_in(lpbktxrxseren_in),
        .pcieeqrxeqadaptdone_in(pcieeqrxeqadaptdone_in),
        .pcierategen3_out(pcierategen3_out),
        .pcierateidle_out(pcierateidle_out),
        .pcierateqpllpd_out(pcierateqpllpd_out),
        .pcierateqpllreset_out(pcierateqpllreset_out),
        .pcierstidle_in(pcierstidle_in),
        .pciersttxsyncstart_in(pciersttxsyncstart_in),
        .pciesynctxsyncdone_out(pciesynctxsyncdone_out),
        .pcieusergen3rdy_out(pcieusergen3rdy_out),
        .pcieuserphystatusrst_out(pcieuserphystatusrst_out),
        .pcieuserratedone_in(pcieuserratedone_in),
        .pcieuserratestart_out(pcieuserratestart_out),
        .pcsrsvdin2_in(pcsrsvdin2_in),
        .pcsrsvdin_in(pcsrsvdin_in),
        .pcsrsvdout_out(pcsrsvdout_out),
        .phystatus_out(phystatus_out),
        .pinrsrvdas_out(pinrsrvdas_out),
        .pmarsvdin_in(pmarsvdin_in),
        .qpll0clk_in(qpll0clk_in),
        .qpll0refclk_in(qpll0refclk_in),
        .qpll1clk_in(qpll1clk_in),
        .qpll1refclk_in(qpll1refclk_in),
        .resetexception_out(resetexception_out),
        .resetovrd_in(resetovrd_in),
        .rstclkentx_in(rstclkentx_in),
        .rx8b10ben_in(rx8b10ben_in),
        .rxbufreset_in(rxbufreset_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxbyteisaligned_out(rxbyteisaligned_out),
        .rxbyterealign_out(rxbyterealign_out),
        .rxcdrfreqreset_in(rxcdrfreqreset_in),
        .rxcdrhold_in(rxcdrhold_in),
        .rxcdrlock_out(rxcdrlock_out),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxcdrphdone_out(rxcdrphdone_out),
        .rxcdrreset_in(rxcdrreset_in),
        .rxcdrresetrsv_in(rxcdrresetrsv_in),
        .rxchanbondseq_out(rxchanbondseq_out),
        .rxchanisaligned_out(rxchanisaligned_out),
        .rxchanrealign_out(rxchanrealign_out),
        .rxchbonden_in(rxchbonden_in),
        .rxchbondi_in(rxchbondi_in),
        .rxchbondlevel_in(rxchbondlevel_in),
        .rxchbondmaster_in(rxchbondmaster_in),
        .rxchbondo_out(rxchbondo_out),
        .rxchbondslave_in(rxchbondslave_in),
        .rxclkcorcnt_out(rxclkcorcnt_out),
        .rxcominitdet_out(rxcominitdet_out),
        .rxcommadet_out(rxcommadet_out),
        .rxcommadeten_in(rxcommadeten_in),
        .rxcomsasdet_out(rxcomsasdet_out),
        .rxcomwakedet_out(rxcomwakedet_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxctrl2_out(rxctrl2_out),
        .rxctrl3_out(rxctrl3_out),
        .rxdata_out(rxdata_out),
        .rxdataextendrsvd_out(rxdataextendrsvd_out),
        .rxdatavalid_out(rxdatavalid_out),
        .rxdfeagcctrl_in(rxdfeagcctrl_in),
        .rxdfeagchold_in(rxdfeagchold_in),
        .rxdfeagcovrden_in(rxdfeagcovrden_in),
        .rxdfelfhold_in(rxdfelfhold_in),
        .rxdfelfovrden_in(rxdfelfovrden_in),
        .rxdfelpmreset_in(rxdfelpmreset_in),
        .rxdfetap10hold_in(rxdfetap10hold_in),
        .rxdfetap10ovrden_in(rxdfetap10ovrden_in),
        .rxdfetap11hold_in(rxdfetap11hold_in),
        .rxdfetap11ovrden_in(rxdfetap11ovrden_in),
        .rxdfetap12hold_in(rxdfetap12hold_in),
        .rxdfetap12ovrden_in(rxdfetap12ovrden_in),
        .rxdfetap13hold_in(rxdfetap13hold_in),
        .rxdfetap13ovrden_in(rxdfetap13ovrden_in),
        .rxdfetap14hold_in(rxdfetap14hold_in),
        .rxdfetap14ovrden_in(rxdfetap14ovrden_in),
        .rxdfetap15hold_in(rxdfetap15hold_in),
        .rxdfetap15ovrden_in(rxdfetap15ovrden_in),
        .rxdfetap2hold_in(rxdfetap2hold_in),
        .rxdfetap2ovrden_in(rxdfetap2ovrden_in),
        .rxdfetap3hold_in(rxdfetap3hold_in),
        .rxdfetap3ovrden_in(rxdfetap3ovrden_in),
        .rxdfetap4hold_in(rxdfetap4hold_in),
        .rxdfetap4ovrden_in(rxdfetap4ovrden_in),
        .rxdfetap5hold_in(rxdfetap5hold_in),
        .rxdfetap5ovrden_in(rxdfetap5ovrden_in),
        .rxdfetap6hold_in(rxdfetap6hold_in),
        .rxdfetap6ovrden_in(rxdfetap6ovrden_in),
        .rxdfetap7hold_in(rxdfetap7hold_in),
        .rxdfetap7ovrden_in(rxdfetap7ovrden_in),
        .rxdfetap8hold_in(rxdfetap8hold_in),
        .rxdfetap8ovrden_in(rxdfetap8ovrden_in),
        .rxdfetap9hold_in(rxdfetap9hold_in),
        .rxdfetap9ovrden_in(rxdfetap9ovrden_in),
        .rxdfeuthold_in(rxdfeuthold_in),
        .rxdfeutovrden_in(rxdfeutovrden_in),
        .rxdfevphold_in(rxdfevphold_in),
        .rxdfevpovrden_in(rxdfevpovrden_in),
        .rxdfevsen_in(rxdfevsen_in),
        .rxdfexyden_in(rxdfexyden_in),
        .rxdlybypass_in(rxdlybypass_in),
        .rxdlyen_in(rxdlyen_in),
        .rxdlyovrden_in(rxdlyovrden_in),
        .rxdlysreset_in(rxdlysreset_in),
        .rxdlysresetdone_out(rxdlysresetdone_out),
        .rxelecidle_out(rxelecidle_out),
        .rxelecidlemode_in(rxelecidlemode_in),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out),
        .rxheadervalid_out(rxheadervalid_out),
        .rxlatclk_in(rxlatclk_in),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmgchold_in(rxlpmgchold_in),
        .rxlpmgcovrden_in(rxlpmgcovrden_in),
        .rxlpmhfhold_in(rxlpmhfhold_in),
        .rxlpmhfovrden_in(rxlpmhfovrden_in),
        .rxlpmlfhold_in(rxlpmlfhold_in),
        .rxlpmlfklovrden_in(rxlpmlfklovrden_in),
        .rxlpmoshold_in(rxlpmoshold_in),
        .rxlpmosovrden_in(rxlpmosovrden_in),
        .rxmcommaalignen_in(rxmcommaalignen_in),
        .rxmonitorout_out(rxmonitorout_out),
        .rxmonitorsel_in(rxmonitorsel_in),
        .rxoobreset_in(rxoobreset_in),
        .rxoscalreset_in(rxoscalreset_in),
        .rxoshold_in(rxoshold_in),
        .rxosintcfg_in(rxosintcfg_in),
        .rxosintdone_out(rxosintdone_out),
        .rxosinten_in(rxosinten_in),
        .rxosinthold_in(rxosinthold_in),
        .rxosintovrden_in(rxosintovrden_in),
        .rxosintstarted_out(rxosintstarted_out),
        .rxosintstrobe_in(rxosintstrobe_in),
        .rxosintstrobedone_out(rxosintstrobedone_out),
        .rxosintstrobestarted_out(rxosintstrobestarted_out),
        .rxosinttestovrden_in(rxosinttestovrden_in),
        .rxosovrden_in(rxosovrden_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkfabric_out(rxoutclkfabric_out),
        .rxoutclkpcs_out(rxoutclkpcs_out),
        .rxoutclksel_in(rxoutclksel_in),
        .rxpcommaalignen_in(rxpcommaalignen_in),
        .rxpcsreset_in(rxpcsreset_in),
        .rxpd_in(rxpd_in),
        .rxphalign_in(rxphalign_in),
        .rxphaligndone_out(rxphaligndone_out),
        .rxphalignen_in(rxphalignen_in),
        .rxphalignerr_out(rxphalignerr_out),
        .rxphdlypd_in(rxphdlypd_in),
        .rxphdlyreset_in(rxphdlyreset_in),
        .rxphovrden_in(rxphovrden_in),
        .rxpllclksel_in(rxpllclksel_in),
        .rxpmareset_in(rxpmareset_in),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in(rxprbscntreset_in),
        .rxprbserr_out(rxprbserr_out),
        .rxprbslocked_out(rxprbslocked_out),
        .rxprbssel_in(rxprbssel_in),
        .rxprgdivresetdone_out(rxprgdivresetdone_out),
        .rxqpien_in(rxqpien_in),
        .rxqpisenn_out(rxqpisenn_out),
        .rxqpisenp_out(rxqpisenp_out),
        .rxrate_in(rxrate_in),
        .rxratedone_out(rxratedone_out),
        .rxratemode_in(rxratemode_in),
        .rxrecclkout_out(rxrecclkout_out),
        .rxresetdone_out(rxresetdone_out),
        .rxslide_in(rxslide_in),
        .rxsliderdy_out(rxsliderdy_out),
        .rxslipdone_out(rxslipdone_out),
        .rxslipoutclk_in(rxslipoutclk_in),
        .rxslipoutclkrdy_out(rxslipoutclkrdy_out),
        .rxslippma_in(rxslippma_in),
        .rxslippmardy_out(rxslippmardy_out),
        .rxstartofseq_out(rxstartofseq_out),
        .rxstatus_out(rxstatus_out),
        .rxsyncallin_in(rxsyncallin_in),
        .rxsyncdone_out(rxsyncdone_out),
        .rxsyncin_in(rxsyncin_in),
        .rxsyncmode_in(rxsyncmode_in),
        .rxsyncout_out(rxsyncout_out),
        .rxsysclksel_in(rxsysclksel_in),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(rxvalid_out),
        .sigvalidclk_in(sigvalidclk_in),
        .tx8b10bbypass_in(tx8b10bbypass_in),
        .tx8b10ben_in(tx8b10ben_in),
        .txbufdiffctrl_in(txbufdiffctrl_in),
        .txbufstatus_out(txbufstatus_out),
        .txcomfinish_out(txcomfinish_out),
        .txcominit_in(txcominit_in),
        .txcomsas_in(txcomsas_in),
        .txcomwake_in(txcomwake_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txctrl2_in(txctrl2_in),
        .txdata_in(txdata_in),
        .txdataextendrsvd_in(txdataextendrsvd_in),
        .txdeemph_in(txdeemph_in),
        .txdetectrx_in(txdetectrx_in),
        .txdiffctrl_in(txdiffctrl_in),
        .txdiffpd_in(txdiffpd_in),
        .txdlybypass_in(txdlybypass_in),
        .txdlyen_in(txdlyen_in),
        .txdlyhold_in(txdlyhold_in),
        .txdlyovrden_in(txdlyovrden_in),
        .txdlysreset_in(txdlysreset_in),
        .txdlysresetdone_out(txdlysresetdone_out),
        .txdlyupdown_in(txdlyupdown_in),
        .txelecidle_in(txelecidle_in),
        .txheader_in(txheader_in),
        .txinhibit_in(txinhibit_in),
        .txlatclk_in(txlatclk_in),
        .txmaincursor_in(txmaincursor_in),
        .txmargin_in(txmargin_in),
        .txoutclk_out(txoutclk_out),
        .txoutclkfabric_out(txoutclkfabric_out),
        .txoutclkpcs_out(txoutclkpcs_out),
        .txoutclksel_in(txoutclksel_in),
        .txpcsreset_in(txpcsreset_in),
        .txpd_in(txpd_in),
        .txpdelecidlemode_in(txpdelecidlemode_in),
        .txphalign_in(txphalign_in),
        .txphaligndone_out(txphaligndone_out),
        .txphalignen_in(txphalignen_in),
        .txphdlypd_in(txphdlypd_in),
        .txphdlyreset_in(txphdlyreset_in),
        .txphdlytstclk_in(txphdlytstclk_in),
        .txphinit_in(txphinit_in),
        .txphinitdone_out(txphinitdone_out),
        .txphovrden_in(txphovrden_in),
        .txpippmen_in(txpippmen_in),
        .txpippmovrden_in(txpippmovrden_in),
        .txpippmpd_in(txpippmpd_in),
        .txpippmsel_in(txpippmsel_in),
        .txpippmstepsize_in(txpippmstepsize_in),
        .txpisopd_in(txpisopd_in),
        .txpllclksel_in(txpllclksel_in),
        .txpmareset_in(txpmareset_in),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(txpolarity_in),
        .txpostcursor_in(txpostcursor_in),
        .txpostcursorinv_in(txpostcursorinv_in),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in(txprecursor_in),
        .txprecursorinv_in(txprecursorinv_in),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txqpibiasen_in(txqpibiasen_in),
        .txqpisenn_out(txqpisenn_out),
        .txqpisenp_out(txqpisenp_out),
        .txqpistrongpdown_in(txqpistrongpdown_in),
        .txqpiweakpup_in(txqpiweakpup_in),
        .txrate_in(txrate_in),
        .txratedone_out(txratedone_out),
        .txratemode_in(txratemode_in),
        .txresetdone_out(txresetdone_out),
        .txsequence_in(txsequence_in),
        .txswing_in(txswing_in),
        .txsyncallin_in(txsyncallin_in),
        .txsyncdone_out(txsyncdone_out),
        .txsyncin_in(txsyncin_in),
        .txsyncmode_in(txsyncmode_in),
        .txsyncout_out(txsyncout_out),
        .txsysclksel_in(txsysclksel_in),
        .txusrclk2_in(txusrclk2_in),
        .txusrclk_in(txusrclk_in));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_local_clock_and_reset
   (rxusrclk_in,
    CLK,
    reset,
    dclk_reset,
    rxreset_rxusrclk2,
    areset_rxusrclk2,
    pma_resetout_rising_rxusrclk2,
    rxoutclk_out,
    coreclk,
    dclk,
    txusrclk2,
    D,
    rxprgdivresetdone_out,
    tx_resetdone,
    areset,
    signal_detect,
    AS,
    gt0_gtrxreset_i_reg,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output [0:0]rxusrclk_in;
  output CLK;
  output reset;
  output dclk_reset;
  output rxreset_rxusrclk2;
  output areset_rxusrclk2;
  output pma_resetout_rising_rxusrclk2;
  input [0:0]rxoutclk_out;
  input coreclk;
  input dclk;
  input txusrclk2;
  input [0:0]D;
  input [0:0]rxprgdivresetdone_out;
  input tx_resetdone;
  input areset;
  input signal_detect;
  input [0:0]AS;
  input [0:0]gt0_gtrxreset_i_reg;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;

  wire \<const1> ;
  wire [0:0]AS;
  wire CLK;
  wire [0:0]D;
  wire areset;
  wire areset_rxusrclk2;
  wire coreclk;
  wire coreclk_areset_sync_i_n_1;
  wire coreclk_reset_rx_sync_i_n_0;
  wire coreclk_reset_rx_tmp;
  wire data_out;
  wire dclk;
  wire dclk_areset;
  wire dclk_reset;
  wire dclk_reset_rx_tmp__0;
  wire [0:0]gt0_gtrxreset_i_reg;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire pma_resetout_rising_rxusrclk2;
  wire reset;
  wire reset_rx_bufg_gt;
  wire rx_resetdone_dclk;
  wire [0:0]rxoutclk_out;
  wire [0:0]rxprgdivresetdone_out;
  wire rxreset_rxusrclk2;
  wire [0:0]rxusrclk_in;
  wire signal_detect;
  wire signal_detect_coreclk;
  wire signal_detect_dclk;
  wire tx_resetdone;
  wire txusrclk2;

  assign \^lopt  = lopt_2;
  assign \^lopt_1  = lopt_3;
  assign lopt = \<const1> ;
  assign lopt_1 = reset_rx_bufg_gt;
  VCC VCC
       (.P(\<const1> ));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_15 areset_rxusrclk2_sync_i
       (.CLK(CLK),
        .areset(areset),
        .areset_rxusrclk2(areset_rxusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_16 coreclk_areset_sync_i
       (.AS(coreclk_reset_rx_tmp),
        .D(D),
        .areset(areset),
        .coreclk(coreclk),
        .signal_detect_coreclk(signal_detect_coreclk),
        .\sync1_r_reg[0]_0 (coreclk_areset_sync_i_n_1),
        .tx_resetdone(tx_resetdone));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_17 coreclk_reset_rx_sync_i
       (.AS(coreclk_reset_rx_sync_i_n_0),
        .coreclk(coreclk),
        .data_out_reg_0(coreclk_reset_rx_tmp));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_18 coreclk_reset_tx_sync_i
       (.AS(data_out),
        .coreclk(coreclk),
        .data_out_reg_0(coreclk_areset_sync_i_n_1));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_19 dclk_areset_sync_i
       (.areset(areset),
        .dclk(dclk),
        .dclk_areset(dclk_areset));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_20 dclk_reset_rx_sync_i
       (.AS(dclk_reset_rx_tmp__0),
        .dclk(dclk),
        .dclk_reset(dclk_reset));
  LUT3 #(
    .INIT(8'hBF)) 
    dclk_reset_rx_tmp
       (.I0(dclk_areset),
        .I1(rx_resetdone_dclk),
        .I2(signal_detect_dclk),
        .O(dclk_reset_rx_tmp__0));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_21 gtrxreset_rxusrclk2_sync_i
       (.CLK(CLK),
        .gt0_gtrxreset_i_reg(gt0_gtrxreset_i_reg));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_22 pma_resetout_rising_rxusrclk2_sync_i
       (.AS(AS),
        .CLK(CLK),
        .pma_resetout_rising_rxusrclk2(pma_resetout_rising_rxusrclk2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT rxoutclk_bufg_gt_i
       (.CE(\^lopt ),
        .CEMASK(1'b1),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(rxoutclk_out),
        .O(rxusrclk_in));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_23 rxreset_rxusrclk2_sync_i
       (.AS(coreclk_reset_rx_sync_i_n_0),
        .CLK(CLK),
        .rxreset_rxusrclk2(rxreset_rxusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_24 rxresetdone_dclk_sync_i
       (.D(D),
        .dclk(dclk),
        .rx_resetdone_dclk(rx_resetdone_dclk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT rxusrclk2_bufg_gt_i
       (.CE(\^lopt ),
        .CEMASK(1'b1),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b1}),
        .I(rxoutclk_out),
        .O(CLK));
  LUT1 #(
    .INIT(2'h1)) 
    rxusrclk2_bufg_gt_i_i_1
       (.I0(rxprgdivresetdone_out),
        .O(reset_rx_bufg_gt));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_25 signal_detect_coreclk_sync_i
       (.coreclk(coreclk),
        .signal_detect(signal_detect),
        .signal_detect_coreclk(signal_detect_coreclk));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_26 signal_detect_dclk_sync_i
       (.dclk(dclk),
        .signal_detect(signal_detect),
        .signal_detect_dclk(signal_detect_dclk));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst_27 txreset_txusrclk2_sync_i
       (.AS(data_out),
        .reset(reset),
        .txusrclk2(txusrclk2));
endmodule

(* C_1588 = "0" *) (* C_DP_WIDTH = "64" *) (* C_GTIF_WIDTH = "64" *) 
(* C_GTTYPE = "2" *) (* C_HAS_AN = "1'b0" *) (* C_HAS_FEC = "1'b0" *) 
(* C_HAS_MDIO = "1'b0" *) (* C_IS_32BIT = "1'b0" *) (* C_IS_KR = "1'b0" *) 
(* C_NO_EBUFF = "1'b0" *) (* C_REFCLKRATE = "156" *) (* C_SPEED10_25 = "10" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11
   (reset,
    areset_coreclk,
    txreset_txusrclk2,
    rxreset_rxusrclk2,
    areset_rxusrclk2,
    dclk_reset,
    lfreset,
    pma_resetout,
    pcs_resetout,
    coreclk,
    txusrclk2,
    rxusrclk2,
    dclk,
    fr_clk,
    sim_speedup_control,
    xgmii_txd,
    xgmii_txc,
    xgmii_rxd,
    xgmii_rxc,
    mdc,
    mdio_in,
    mdio_out,
    mdio_tri,
    prtad,
    pma_pmd_type,
    configuration_vector,
    status_vector,
    core_status,
    cable_pull,
    resetdone,
    gt_txd,
    gt_txc,
    gt_rxd,
    gt_rxc,
    gt_slip,
    drp_req,
    drp_gnt,
    drp_den,
    drp_dwe,
    drp_daddr,
    drp_di,
    drp_drdy,
    drp_drpdo,
    signal_detect,
    tx_fault,
    tx_disable,
    is_eval,
    gt_progdiv_reset,
    tx_prbs31_en,
    rx_prbs31_en,
    core_in_testmode,
    clear_rx_prbs_err_count,
    loopback_ctrl,
    an_enable,
    coeff_minus_1,
    coeff_plus_1,
    coeff_zero,
    txdiffctrl,
    training_enable,
    training_addr,
    training_rnw,
    training_wrdata,
    training_ipif_cs,
    training_drp_cs,
    training_rddata,
    training_rdack,
    training_wrack,
    systemtimer_s_field,
    systemtimer_ns_field,
    correction_timer,
    rxphy_s_field,
    rxphy_ns_field,
    rxphy_correction_timer,
    txphy_async_gb_latency,
    gt_rxstartofseq,
    gt_latclk);
  input reset;
  input areset_coreclk;
  input txreset_txusrclk2;
  input rxreset_rxusrclk2;
  input areset_rxusrclk2;
  input dclk_reset;
  input lfreset;
  output pma_resetout;
  output pcs_resetout;
  input coreclk;
  input txusrclk2;
  input rxusrclk2;
  input dclk;
  input fr_clk;
  input sim_speedup_control;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  input mdc;
  input mdio_in;
  output mdio_out;
  output mdio_tri;
  input [4:0]prtad;
  input [2:0]pma_pmd_type;
  input [535:0]configuration_vector;
  output [447:0]status_vector;
  output [7:0]core_status;
  output cable_pull;
  input resetdone;
  output [63:0]gt_txd;
  output [7:0]gt_txc;
  input [63:0]gt_rxd;
  input [7:0]gt_rxc;
  output gt_slip;
  output drp_req;
  input drp_gnt;
  output drp_den;
  output drp_dwe;
  output [15:0]drp_daddr;
  output [15:0]drp_di;
  input drp_drdy;
  input [15:0]drp_drpdo;
  input signal_detect;
  input tx_fault;
  output tx_disable;
  output is_eval;
  output gt_progdiv_reset;
  output tx_prbs31_en;
  output rx_prbs31_en;
  output core_in_testmode;
  output clear_rx_prbs_err_count;
  output [2:0]loopback_ctrl;
  input an_enable;
  output [4:0]coeff_minus_1;
  output [4:0]coeff_plus_1;
  output [6:0]coeff_zero;
  output [4:0]txdiffctrl;
  input training_enable;
  input [20:0]training_addr;
  input training_rnw;
  input [15:0]training_wrdata;
  input training_ipif_cs;
  input training_drp_cs;
  output [15:0]training_rddata;
  output training_rdack;
  output training_wrack;
  input [47:0]systemtimer_s_field;
  input [31:0]systemtimer_ns_field;
  input [63:0]correction_timer;
  output [47:0]rxphy_s_field;
  output [35:0]rxphy_ns_field;
  output [63:0]rxphy_correction_timer;
  output [15:0]txphy_async_gb_latency;
  input gt_rxstartofseq;
  input gt_latclk;

  wire \<const0> ;
  wire cable_pull;
  wire clear_rx_prbs_err_count;
  wire [535:0]configuration_vector;
  wire core_in_testmode;
  wire [0:0]\^core_status ;
  wire coreclk;
  wire dclk;
  wire dclk_reset;
  wire [8:8]\^drp_daddr ;
  wire drp_den;
  wire drp_drdy;
  wire [15:0]drp_drpdo;
  wire drp_dwe;
  wire drp_gnt;
  wire drp_req;
  wire [7:0]gt_rxc;
  wire [63:0]gt_rxd;
  wire gt_slip;
  wire [1:0]\^gt_txc ;
  wire [63:0]gt_txd;
  wire [2:0]pma_pmd_type;
  wire reset;
  wire resetdone;
  wire rx_prbs31_en;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire signal_detect;
  wire [303:15]\^status_vector ;
  wire tx_disable;
  wire tx_prbs31_en;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;

  assign coeff_minus_1[4] = \<const0> ;
  assign coeff_minus_1[3] = \<const0> ;
  assign coeff_minus_1[2] = \<const0> ;
  assign coeff_minus_1[1] = \<const0> ;
  assign coeff_minus_1[0] = \<const0> ;
  assign coeff_plus_1[4] = \<const0> ;
  assign coeff_plus_1[3] = \<const0> ;
  assign coeff_plus_1[2] = \<const0> ;
  assign coeff_plus_1[1] = \<const0> ;
  assign coeff_plus_1[0] = \<const0> ;
  assign coeff_zero[6] = \<const0> ;
  assign coeff_zero[5] = \<const0> ;
  assign coeff_zero[4] = \<const0> ;
  assign coeff_zero[3] = \<const0> ;
  assign coeff_zero[2] = \<const0> ;
  assign coeff_zero[1] = \<const0> ;
  assign coeff_zero[0] = \<const0> ;
  assign core_status[7] = \<const0> ;
  assign core_status[6] = \<const0> ;
  assign core_status[5] = \<const0> ;
  assign core_status[4] = \<const0> ;
  assign core_status[3] = \<const0> ;
  assign core_status[2] = \<const0> ;
  assign core_status[1] = \<const0> ;
  assign core_status[0] = \^core_status [0];
  assign drp_daddr[15] = \<const0> ;
  assign drp_daddr[14] = \<const0> ;
  assign drp_daddr[13] = \<const0> ;
  assign drp_daddr[12] = \<const0> ;
  assign drp_daddr[11] = \<const0> ;
  assign drp_daddr[10] = \<const0> ;
  assign drp_daddr[9] = \<const0> ;
  assign drp_daddr[8] = \^drp_daddr [8];
  assign drp_daddr[7] = \<const0> ;
  assign drp_daddr[6] = \<const0> ;
  assign drp_daddr[5] = \<const0> ;
  assign drp_daddr[4] = \<const0> ;
  assign drp_daddr[3] = \<const0> ;
  assign drp_daddr[2] = \<const0> ;
  assign drp_daddr[1] = \<const0> ;
  assign drp_daddr[0] = \<const0> ;
  assign drp_di[15] = \<const0> ;
  assign drp_di[14] = \<const0> ;
  assign drp_di[13] = \<const0> ;
  assign drp_di[12] = \<const0> ;
  assign drp_di[11] = \<const0> ;
  assign drp_di[10] = \<const0> ;
  assign drp_di[9] = \<const0> ;
  assign drp_di[8] = \<const0> ;
  assign drp_di[7] = \<const0> ;
  assign drp_di[6] = \<const0> ;
  assign drp_di[5] = \<const0> ;
  assign drp_di[4] = \<const0> ;
  assign drp_di[3] = \<const0> ;
  assign drp_di[2] = \<const0> ;
  assign drp_di[1] = \<const0> ;
  assign drp_di[0] = \<const0> ;
  assign gt_progdiv_reset = \<const0> ;
  assign gt_txc[7] = \<const0> ;
  assign gt_txc[6] = \<const0> ;
  assign gt_txc[5] = \<const0> ;
  assign gt_txc[4] = \<const0> ;
  assign gt_txc[3] = \<const0> ;
  assign gt_txc[2] = \<const0> ;
  assign gt_txc[1:0] = \^gt_txc [1:0];
  assign is_eval = \<const0> ;
  assign loopback_ctrl[2] = \<const0> ;
  assign loopback_ctrl[1] = \<const0> ;
  assign loopback_ctrl[0] = \<const0> ;
  assign mdio_out = \<const0> ;
  assign mdio_tri = \<const0> ;
  assign pcs_resetout = \<const0> ;
  assign pma_resetout = \<const0> ;
  assign rxphy_correction_timer[63] = \<const0> ;
  assign rxphy_correction_timer[62] = \<const0> ;
  assign rxphy_correction_timer[61] = \<const0> ;
  assign rxphy_correction_timer[60] = \<const0> ;
  assign rxphy_correction_timer[59] = \<const0> ;
  assign rxphy_correction_timer[58] = \<const0> ;
  assign rxphy_correction_timer[57] = \<const0> ;
  assign rxphy_correction_timer[56] = \<const0> ;
  assign rxphy_correction_timer[55] = \<const0> ;
  assign rxphy_correction_timer[54] = \<const0> ;
  assign rxphy_correction_timer[53] = \<const0> ;
  assign rxphy_correction_timer[52] = \<const0> ;
  assign rxphy_correction_timer[51] = \<const0> ;
  assign rxphy_correction_timer[50] = \<const0> ;
  assign rxphy_correction_timer[49] = \<const0> ;
  assign rxphy_correction_timer[48] = \<const0> ;
  assign rxphy_correction_timer[47] = \<const0> ;
  assign rxphy_correction_timer[46] = \<const0> ;
  assign rxphy_correction_timer[45] = \<const0> ;
  assign rxphy_correction_timer[44] = \<const0> ;
  assign rxphy_correction_timer[43] = \<const0> ;
  assign rxphy_correction_timer[42] = \<const0> ;
  assign rxphy_correction_timer[41] = \<const0> ;
  assign rxphy_correction_timer[40] = \<const0> ;
  assign rxphy_correction_timer[39] = \<const0> ;
  assign rxphy_correction_timer[38] = \<const0> ;
  assign rxphy_correction_timer[37] = \<const0> ;
  assign rxphy_correction_timer[36] = \<const0> ;
  assign rxphy_correction_timer[35] = \<const0> ;
  assign rxphy_correction_timer[34] = \<const0> ;
  assign rxphy_correction_timer[33] = \<const0> ;
  assign rxphy_correction_timer[32] = \<const0> ;
  assign rxphy_correction_timer[31] = \<const0> ;
  assign rxphy_correction_timer[30] = \<const0> ;
  assign rxphy_correction_timer[29] = \<const0> ;
  assign rxphy_correction_timer[28] = \<const0> ;
  assign rxphy_correction_timer[27] = \<const0> ;
  assign rxphy_correction_timer[26] = \<const0> ;
  assign rxphy_correction_timer[25] = \<const0> ;
  assign rxphy_correction_timer[24] = \<const0> ;
  assign rxphy_correction_timer[23] = \<const0> ;
  assign rxphy_correction_timer[22] = \<const0> ;
  assign rxphy_correction_timer[21] = \<const0> ;
  assign rxphy_correction_timer[20] = \<const0> ;
  assign rxphy_correction_timer[19] = \<const0> ;
  assign rxphy_correction_timer[18] = \<const0> ;
  assign rxphy_correction_timer[17] = \<const0> ;
  assign rxphy_correction_timer[16] = \<const0> ;
  assign rxphy_correction_timer[15] = \<const0> ;
  assign rxphy_correction_timer[14] = \<const0> ;
  assign rxphy_correction_timer[13] = \<const0> ;
  assign rxphy_correction_timer[12] = \<const0> ;
  assign rxphy_correction_timer[11] = \<const0> ;
  assign rxphy_correction_timer[10] = \<const0> ;
  assign rxphy_correction_timer[9] = \<const0> ;
  assign rxphy_correction_timer[8] = \<const0> ;
  assign rxphy_correction_timer[7] = \<const0> ;
  assign rxphy_correction_timer[6] = \<const0> ;
  assign rxphy_correction_timer[5] = \<const0> ;
  assign rxphy_correction_timer[4] = \<const0> ;
  assign rxphy_correction_timer[3] = \<const0> ;
  assign rxphy_correction_timer[2] = \<const0> ;
  assign rxphy_correction_timer[1] = \<const0> ;
  assign rxphy_correction_timer[0] = \<const0> ;
  assign rxphy_ns_field[35] = \<const0> ;
  assign rxphy_ns_field[34] = \<const0> ;
  assign rxphy_ns_field[33] = \<const0> ;
  assign rxphy_ns_field[32] = \<const0> ;
  assign rxphy_ns_field[31] = \<const0> ;
  assign rxphy_ns_field[30] = \<const0> ;
  assign rxphy_ns_field[29] = \<const0> ;
  assign rxphy_ns_field[28] = \<const0> ;
  assign rxphy_ns_field[27] = \<const0> ;
  assign rxphy_ns_field[26] = \<const0> ;
  assign rxphy_ns_field[25] = \<const0> ;
  assign rxphy_ns_field[24] = \<const0> ;
  assign rxphy_ns_field[23] = \<const0> ;
  assign rxphy_ns_field[22] = \<const0> ;
  assign rxphy_ns_field[21] = \<const0> ;
  assign rxphy_ns_field[20] = \<const0> ;
  assign rxphy_ns_field[19] = \<const0> ;
  assign rxphy_ns_field[18] = \<const0> ;
  assign rxphy_ns_field[17] = \<const0> ;
  assign rxphy_ns_field[16] = \<const0> ;
  assign rxphy_ns_field[15] = \<const0> ;
  assign rxphy_ns_field[14] = \<const0> ;
  assign rxphy_ns_field[13] = \<const0> ;
  assign rxphy_ns_field[12] = \<const0> ;
  assign rxphy_ns_field[11] = \<const0> ;
  assign rxphy_ns_field[10] = \<const0> ;
  assign rxphy_ns_field[9] = \<const0> ;
  assign rxphy_ns_field[8] = \<const0> ;
  assign rxphy_ns_field[7] = \<const0> ;
  assign rxphy_ns_field[6] = \<const0> ;
  assign rxphy_ns_field[5] = \<const0> ;
  assign rxphy_ns_field[4] = \<const0> ;
  assign rxphy_ns_field[3] = \<const0> ;
  assign rxphy_ns_field[2] = \<const0> ;
  assign rxphy_ns_field[1] = \<const0> ;
  assign rxphy_ns_field[0] = \<const0> ;
  assign rxphy_s_field[47] = \<const0> ;
  assign rxphy_s_field[46] = \<const0> ;
  assign rxphy_s_field[45] = \<const0> ;
  assign rxphy_s_field[44] = \<const0> ;
  assign rxphy_s_field[43] = \<const0> ;
  assign rxphy_s_field[42] = \<const0> ;
  assign rxphy_s_field[41] = \<const0> ;
  assign rxphy_s_field[40] = \<const0> ;
  assign rxphy_s_field[39] = \<const0> ;
  assign rxphy_s_field[38] = \<const0> ;
  assign rxphy_s_field[37] = \<const0> ;
  assign rxphy_s_field[36] = \<const0> ;
  assign rxphy_s_field[35] = \<const0> ;
  assign rxphy_s_field[34] = \<const0> ;
  assign rxphy_s_field[33] = \<const0> ;
  assign rxphy_s_field[32] = \<const0> ;
  assign rxphy_s_field[31] = \<const0> ;
  assign rxphy_s_field[30] = \<const0> ;
  assign rxphy_s_field[29] = \<const0> ;
  assign rxphy_s_field[28] = \<const0> ;
  assign rxphy_s_field[27] = \<const0> ;
  assign rxphy_s_field[26] = \<const0> ;
  assign rxphy_s_field[25] = \<const0> ;
  assign rxphy_s_field[24] = \<const0> ;
  assign rxphy_s_field[23] = \<const0> ;
  assign rxphy_s_field[22] = \<const0> ;
  assign rxphy_s_field[21] = \<const0> ;
  assign rxphy_s_field[20] = \<const0> ;
  assign rxphy_s_field[19] = \<const0> ;
  assign rxphy_s_field[18] = \<const0> ;
  assign rxphy_s_field[17] = \<const0> ;
  assign rxphy_s_field[16] = \<const0> ;
  assign rxphy_s_field[15] = \<const0> ;
  assign rxphy_s_field[14] = \<const0> ;
  assign rxphy_s_field[13] = \<const0> ;
  assign rxphy_s_field[12] = \<const0> ;
  assign rxphy_s_field[11] = \<const0> ;
  assign rxphy_s_field[10] = \<const0> ;
  assign rxphy_s_field[9] = \<const0> ;
  assign rxphy_s_field[8] = \<const0> ;
  assign rxphy_s_field[7] = \<const0> ;
  assign rxphy_s_field[6] = \<const0> ;
  assign rxphy_s_field[5] = \<const0> ;
  assign rxphy_s_field[4] = \<const0> ;
  assign rxphy_s_field[3] = \<const0> ;
  assign rxphy_s_field[2] = \<const0> ;
  assign rxphy_s_field[1] = \<const0> ;
  assign rxphy_s_field[0] = \<const0> ;
  assign status_vector[447] = \<const0> ;
  assign status_vector[446] = \<const0> ;
  assign status_vector[445] = \<const0> ;
  assign status_vector[444] = \<const0> ;
  assign status_vector[443] = \<const0> ;
  assign status_vector[442] = \<const0> ;
  assign status_vector[441] = \<const0> ;
  assign status_vector[440] = \<const0> ;
  assign status_vector[439] = \<const0> ;
  assign status_vector[438] = \<const0> ;
  assign status_vector[437] = \<const0> ;
  assign status_vector[436] = \<const0> ;
  assign status_vector[435] = \<const0> ;
  assign status_vector[434] = \<const0> ;
  assign status_vector[433] = \<const0> ;
  assign status_vector[432] = \<const0> ;
  assign status_vector[431] = \<const0> ;
  assign status_vector[430] = \<const0> ;
  assign status_vector[429] = \<const0> ;
  assign status_vector[428] = \<const0> ;
  assign status_vector[427] = \<const0> ;
  assign status_vector[426] = \<const0> ;
  assign status_vector[425] = \<const0> ;
  assign status_vector[424] = \<const0> ;
  assign status_vector[423] = \<const0> ;
  assign status_vector[422] = \<const0> ;
  assign status_vector[421] = \<const0> ;
  assign status_vector[420] = \<const0> ;
  assign status_vector[419] = \<const0> ;
  assign status_vector[418] = \<const0> ;
  assign status_vector[417] = \<const0> ;
  assign status_vector[416] = \<const0> ;
  assign status_vector[415] = \<const0> ;
  assign status_vector[414] = \<const0> ;
  assign status_vector[413] = \<const0> ;
  assign status_vector[412] = \<const0> ;
  assign status_vector[411] = \<const0> ;
  assign status_vector[410] = \<const0> ;
  assign status_vector[409] = \<const0> ;
  assign status_vector[408] = \<const0> ;
  assign status_vector[407] = \<const0> ;
  assign status_vector[406] = \<const0> ;
  assign status_vector[405] = \<const0> ;
  assign status_vector[404] = \<const0> ;
  assign status_vector[403] = \<const0> ;
  assign status_vector[402] = \<const0> ;
  assign status_vector[401] = \<const0> ;
  assign status_vector[400] = \<const0> ;
  assign status_vector[399] = \<const0> ;
  assign status_vector[398] = \<const0> ;
  assign status_vector[397] = \<const0> ;
  assign status_vector[396] = \<const0> ;
  assign status_vector[395] = \<const0> ;
  assign status_vector[394] = \<const0> ;
  assign status_vector[393] = \<const0> ;
  assign status_vector[392] = \<const0> ;
  assign status_vector[391] = \<const0> ;
  assign status_vector[390] = \<const0> ;
  assign status_vector[389] = \<const0> ;
  assign status_vector[388] = \<const0> ;
  assign status_vector[387] = \<const0> ;
  assign status_vector[386] = \<const0> ;
  assign status_vector[385] = \<const0> ;
  assign status_vector[384] = \<const0> ;
  assign status_vector[383] = \<const0> ;
  assign status_vector[382] = \<const0> ;
  assign status_vector[381] = \<const0> ;
  assign status_vector[380] = \<const0> ;
  assign status_vector[379] = \<const0> ;
  assign status_vector[378] = \<const0> ;
  assign status_vector[377] = \<const0> ;
  assign status_vector[376] = \<const0> ;
  assign status_vector[375] = \<const0> ;
  assign status_vector[374] = \<const0> ;
  assign status_vector[373] = \<const0> ;
  assign status_vector[372] = \<const0> ;
  assign status_vector[371] = \<const0> ;
  assign status_vector[370] = \<const0> ;
  assign status_vector[369] = \<const0> ;
  assign status_vector[368] = \<const0> ;
  assign status_vector[367] = \<const0> ;
  assign status_vector[366] = \<const0> ;
  assign status_vector[365] = \<const0> ;
  assign status_vector[364] = \<const0> ;
  assign status_vector[363] = \<const0> ;
  assign status_vector[362] = \<const0> ;
  assign status_vector[361] = \<const0> ;
  assign status_vector[360] = \<const0> ;
  assign status_vector[359] = \<const0> ;
  assign status_vector[358] = \<const0> ;
  assign status_vector[357] = \<const0> ;
  assign status_vector[356] = \<const0> ;
  assign status_vector[355] = \<const0> ;
  assign status_vector[354] = \<const0> ;
  assign status_vector[353] = \<const0> ;
  assign status_vector[352] = \<const0> ;
  assign status_vector[351] = \<const0> ;
  assign status_vector[350] = \<const0> ;
  assign status_vector[349] = \<const0> ;
  assign status_vector[348] = \<const0> ;
  assign status_vector[347] = \<const0> ;
  assign status_vector[346] = \<const0> ;
  assign status_vector[345] = \<const0> ;
  assign status_vector[344] = \<const0> ;
  assign status_vector[343] = \<const0> ;
  assign status_vector[342] = \<const0> ;
  assign status_vector[341] = \<const0> ;
  assign status_vector[340] = \<const0> ;
  assign status_vector[339] = \<const0> ;
  assign status_vector[338] = \<const0> ;
  assign status_vector[337] = \<const0> ;
  assign status_vector[336] = \<const0> ;
  assign status_vector[335] = \<const0> ;
  assign status_vector[334] = \<const0> ;
  assign status_vector[333] = \<const0> ;
  assign status_vector[332] = \<const0> ;
  assign status_vector[331] = \<const0> ;
  assign status_vector[330] = \<const0> ;
  assign status_vector[329] = \<const0> ;
  assign status_vector[328] = \<const0> ;
  assign status_vector[327] = \<const0> ;
  assign status_vector[326] = \<const0> ;
  assign status_vector[325] = \<const0> ;
  assign status_vector[324] = \<const0> ;
  assign status_vector[323] = \<const0> ;
  assign status_vector[322] = \<const0> ;
  assign status_vector[321] = \<const0> ;
  assign status_vector[320] = \<const0> ;
  assign status_vector[319] = \<const0> ;
  assign status_vector[318] = \<const0> ;
  assign status_vector[317] = \<const0> ;
  assign status_vector[316] = \<const0> ;
  assign status_vector[315] = \<const0> ;
  assign status_vector[314] = \<const0> ;
  assign status_vector[313] = \<const0> ;
  assign status_vector[312] = \<const0> ;
  assign status_vector[311] = \<const0> ;
  assign status_vector[310] = \<const0> ;
  assign status_vector[309] = \<const0> ;
  assign status_vector[308] = \<const0> ;
  assign status_vector[307] = \<const0> ;
  assign status_vector[306] = \<const0> ;
  assign status_vector[305] = \<const0> ;
  assign status_vector[304] = \<const0> ;
  assign status_vector[303:272] = \^status_vector [303:272];
  assign status_vector[271] = \<const0> ;
  assign status_vector[270] = \<const0> ;
  assign status_vector[269] = \<const0> ;
  assign status_vector[268] = \^status_vector [268];
  assign status_vector[267] = \<const0> ;
  assign status_vector[266] = \<const0> ;
  assign status_vector[265] = \<const0> ;
  assign status_vector[264] = \<const0> ;
  assign status_vector[263] = \<const0> ;
  assign status_vector[262] = \<const0> ;
  assign status_vector[261] = \<const0> ;
  assign status_vector[260] = \<const0> ;
  assign status_vector[259] = \<const0> ;
  assign status_vector[258] = \<const0> ;
  assign status_vector[257:256] = \^status_vector [257:256];
  assign status_vector[255] = \<const0> ;
  assign status_vector[254] = \<const0> ;
  assign status_vector[253] = \<const0> ;
  assign status_vector[252] = \<const0> ;
  assign status_vector[251] = \<const0> ;
  assign status_vector[250] = \^status_vector [250];
  assign status_vector[249] = \<const0> ;
  assign status_vector[248] = \<const0> ;
  assign status_vector[247] = \<const0> ;
  assign status_vector[246] = \<const0> ;
  assign status_vector[245] = \<const0> ;
  assign status_vector[244] = \<const0> ;
  assign status_vector[243] = \<const0> ;
  assign status_vector[242] = \<const0> ;
  assign status_vector[241] = \<const0> ;
  assign status_vector[240] = \<const0> ;
  assign status_vector[239] = \<const0> ;
  assign status_vector[238] = \<const0> ;
  assign status_vector[237] = \<const0> ;
  assign status_vector[236] = \<const0> ;
  assign status_vector[235] = \<const0> ;
  assign status_vector[234] = \<const0> ;
  assign status_vector[233] = \<const0> ;
  assign status_vector[232] = \<const0> ;
  assign status_vector[231] = \<const0> ;
  assign status_vector[230] = \<const0> ;
  assign status_vector[229] = \<const0> ;
  assign status_vector[228] = \<const0> ;
  assign status_vector[227] = \<const0> ;
  assign status_vector[226] = \^status_vector [226];
  assign status_vector[225] = \<const0> ;
  assign status_vector[224] = \<const0> ;
  assign status_vector[223] = \^status_vector [223];
  assign status_vector[222] = \<const0> ;
  assign status_vector[221] = \<const0> ;
  assign status_vector[220] = \<const0> ;
  assign status_vector[219] = \<const0> ;
  assign status_vector[218] = \<const0> ;
  assign status_vector[217] = \<const0> ;
  assign status_vector[216] = \<const0> ;
  assign status_vector[215] = \<const0> ;
  assign status_vector[214] = \<const0> ;
  assign status_vector[213] = \<const0> ;
  assign status_vector[212] = \<const0> ;
  assign status_vector[211] = \<const0> ;
  assign status_vector[210] = \<const0> ;
  assign status_vector[209] = \<const0> ;
  assign status_vector[208] = \<const0> ;
  assign status_vector[207] = \<const0> ;
  assign status_vector[206] = \<const0> ;
  assign status_vector[205] = \<const0> ;
  assign status_vector[204] = \<const0> ;
  assign status_vector[203] = \<const0> ;
  assign status_vector[202] = \<const0> ;
  assign status_vector[201] = \<const0> ;
  assign status_vector[200] = \<const0> ;
  assign status_vector[199] = \<const0> ;
  assign status_vector[198] = \<const0> ;
  assign status_vector[197] = \<const0> ;
  assign status_vector[196] = \<const0> ;
  assign status_vector[195] = \<const0> ;
  assign status_vector[194] = \<const0> ;
  assign status_vector[193] = \<const0> ;
  assign status_vector[192] = \<const0> ;
  assign status_vector[191] = \<const0> ;
  assign status_vector[190] = \<const0> ;
  assign status_vector[189] = \<const0> ;
  assign status_vector[188] = \<const0> ;
  assign status_vector[187] = \<const0> ;
  assign status_vector[186] = \<const0> ;
  assign status_vector[185] = \<const0> ;
  assign status_vector[184] = \<const0> ;
  assign status_vector[183] = \<const0> ;
  assign status_vector[182] = \<const0> ;
  assign status_vector[181] = \<const0> ;
  assign status_vector[180] = \<const0> ;
  assign status_vector[179] = \<const0> ;
  assign status_vector[178] = \<const0> ;
  assign status_vector[177] = \<const0> ;
  assign status_vector[176] = \<const0> ;
  assign status_vector[175] = \<const0> ;
  assign status_vector[174] = \<const0> ;
  assign status_vector[173] = \<const0> ;
  assign status_vector[172] = \<const0> ;
  assign status_vector[171] = \<const0> ;
  assign status_vector[170] = \<const0> ;
  assign status_vector[169] = \<const0> ;
  assign status_vector[168] = \<const0> ;
  assign status_vector[167] = \<const0> ;
  assign status_vector[166] = \<const0> ;
  assign status_vector[165] = \<const0> ;
  assign status_vector[164] = \<const0> ;
  assign status_vector[163] = \<const0> ;
  assign status_vector[162] = \<const0> ;
  assign status_vector[161] = \<const0> ;
  assign status_vector[160] = \<const0> ;
  assign status_vector[159] = \<const0> ;
  assign status_vector[158] = \<const0> ;
  assign status_vector[157] = \<const0> ;
  assign status_vector[156] = \<const0> ;
  assign status_vector[155] = \<const0> ;
  assign status_vector[154] = \<const0> ;
  assign status_vector[153] = \<const0> ;
  assign status_vector[152] = \<const0> ;
  assign status_vector[151] = \<const0> ;
  assign status_vector[150] = \<const0> ;
  assign status_vector[149] = \<const0> ;
  assign status_vector[148] = \<const0> ;
  assign status_vector[147] = \<const0> ;
  assign status_vector[146] = \<const0> ;
  assign status_vector[145] = \<const0> ;
  assign status_vector[144] = \<const0> ;
  assign status_vector[143] = \<const0> ;
  assign status_vector[142] = \<const0> ;
  assign status_vector[141] = \<const0> ;
  assign status_vector[140] = \<const0> ;
  assign status_vector[139] = \<const0> ;
  assign status_vector[138] = \<const0> ;
  assign status_vector[137] = \<const0> ;
  assign status_vector[136] = \<const0> ;
  assign status_vector[135] = \<const0> ;
  assign status_vector[134] = \<const0> ;
  assign status_vector[133] = \<const0> ;
  assign status_vector[132] = \<const0> ;
  assign status_vector[131] = \<const0> ;
  assign status_vector[130] = \<const0> ;
  assign status_vector[129] = \<const0> ;
  assign status_vector[128] = \<const0> ;
  assign status_vector[127] = \<const0> ;
  assign status_vector[126] = \<const0> ;
  assign status_vector[125] = \<const0> ;
  assign status_vector[124] = \<const0> ;
  assign status_vector[123] = \<const0> ;
  assign status_vector[122] = \<const0> ;
  assign status_vector[121] = \<const0> ;
  assign status_vector[120] = \<const0> ;
  assign status_vector[119] = \<const0> ;
  assign status_vector[118] = \<const0> ;
  assign status_vector[117] = \<const0> ;
  assign status_vector[116] = \<const0> ;
  assign status_vector[115] = \<const0> ;
  assign status_vector[114] = \<const0> ;
  assign status_vector[113] = \<const0> ;
  assign status_vector[112] = \<const0> ;
  assign status_vector[111] = \<const0> ;
  assign status_vector[110] = \<const0> ;
  assign status_vector[109] = \<const0> ;
  assign status_vector[108] = \<const0> ;
  assign status_vector[107] = \<const0> ;
  assign status_vector[106] = \<const0> ;
  assign status_vector[105] = \<const0> ;
  assign status_vector[104] = \<const0> ;
  assign status_vector[103] = \<const0> ;
  assign status_vector[102] = \<const0> ;
  assign status_vector[101] = \<const0> ;
  assign status_vector[100] = \<const0> ;
  assign status_vector[99] = \<const0> ;
  assign status_vector[98] = \<const0> ;
  assign status_vector[97] = \<const0> ;
  assign status_vector[96] = \<const0> ;
  assign status_vector[95] = \<const0> ;
  assign status_vector[94] = \<const0> ;
  assign status_vector[93] = \<const0> ;
  assign status_vector[92] = \<const0> ;
  assign status_vector[91] = \<const0> ;
  assign status_vector[90] = \<const0> ;
  assign status_vector[89] = \<const0> ;
  assign status_vector[88] = \<const0> ;
  assign status_vector[87] = \<const0> ;
  assign status_vector[86] = \<const0> ;
  assign status_vector[85] = \<const0> ;
  assign status_vector[84] = \<const0> ;
  assign status_vector[83] = \<const0> ;
  assign status_vector[82] = \<const0> ;
  assign status_vector[81] = \<const0> ;
  assign status_vector[80] = \<const0> ;
  assign status_vector[79] = \<const0> ;
  assign status_vector[78] = \<const0> ;
  assign status_vector[77] = \<const0> ;
  assign status_vector[76] = \<const0> ;
  assign status_vector[75] = \<const0> ;
  assign status_vector[74] = \<const0> ;
  assign status_vector[73] = \<const0> ;
  assign status_vector[72] = \<const0> ;
  assign status_vector[71] = \<const0> ;
  assign status_vector[70] = \<const0> ;
  assign status_vector[69] = \<const0> ;
  assign status_vector[68] = \<const0> ;
  assign status_vector[67] = \<const0> ;
  assign status_vector[66] = \<const0> ;
  assign status_vector[65] = \<const0> ;
  assign status_vector[64] = \<const0> ;
  assign status_vector[63] = \<const0> ;
  assign status_vector[62] = \<const0> ;
  assign status_vector[61] = \<const0> ;
  assign status_vector[60] = \<const0> ;
  assign status_vector[59] = \<const0> ;
  assign status_vector[58] = \<const0> ;
  assign status_vector[57] = \<const0> ;
  assign status_vector[56] = \<const0> ;
  assign status_vector[55] = \<const0> ;
  assign status_vector[54] = \<const0> ;
  assign status_vector[53] = \<const0> ;
  assign status_vector[52] = \<const0> ;
  assign status_vector[51] = \<const0> ;
  assign status_vector[50] = \<const0> ;
  assign status_vector[49] = \<const0> ;
  assign status_vector[48] = \^status_vector [48];
  assign status_vector[47] = \<const0> ;
  assign status_vector[46] = \<const0> ;
  assign status_vector[45] = \<const0> ;
  assign status_vector[44] = \<const0> ;
  assign status_vector[43] = \<const0> ;
  assign status_vector[42] = \<const0> ;
  assign status_vector[41] = \<const0> ;
  assign status_vector[40] = \<const0> ;
  assign status_vector[39:37] = \^status_vector [39:37];
  assign status_vector[36] = \<const0> ;
  assign status_vector[35] = \<const0> ;
  assign status_vector[34] = \<const0> ;
  assign status_vector[33] = \<const0> ;
  assign status_vector[32] = \<const0> ;
  assign status_vector[31] = \<const0> ;
  assign status_vector[30] = \<const0> ;
  assign status_vector[29] = \<const0> ;
  assign status_vector[28] = \<const0> ;
  assign status_vector[27] = \<const0> ;
  assign status_vector[26] = \<const0> ;
  assign status_vector[25] = \<const0> ;
  assign status_vector[24] = \<const0> ;
  assign status_vector[23] = \<const0> ;
  assign status_vector[22] = \<const0> ;
  assign status_vector[21] = \<const0> ;
  assign status_vector[20] = \<const0> ;
  assign status_vector[19] = \<const0> ;
  assign status_vector[18] = \^status_vector [18];
  assign status_vector[17] = \<const0> ;
  assign status_vector[16] = \<const0> ;
  assign status_vector[15] = \^status_vector [15];
  assign status_vector[14] = \<const0> ;
  assign status_vector[13] = \<const0> ;
  assign status_vector[12] = \<const0> ;
  assign status_vector[11] = \<const0> ;
  assign status_vector[10] = \<const0> ;
  assign status_vector[9] = \<const0> ;
  assign status_vector[8] = \<const0> ;
  assign status_vector[7] = \<const0> ;
  assign status_vector[6] = \<const0> ;
  assign status_vector[5] = \<const0> ;
  assign status_vector[4] = \<const0> ;
  assign status_vector[3] = \<const0> ;
  assign status_vector[2] = \<const0> ;
  assign status_vector[1] = \<const0> ;
  assign status_vector[0] = \<const0> ;
  assign training_rdack = \<const0> ;
  assign training_rddata[15] = \<const0> ;
  assign training_rddata[14] = \<const0> ;
  assign training_rddata[13] = \<const0> ;
  assign training_rddata[12] = \<const0> ;
  assign training_rddata[11] = \<const0> ;
  assign training_rddata[10] = \<const0> ;
  assign training_rddata[9] = \<const0> ;
  assign training_rddata[8] = \<const0> ;
  assign training_rddata[7] = \<const0> ;
  assign training_rddata[6] = \<const0> ;
  assign training_rddata[5] = \<const0> ;
  assign training_rddata[4] = \<const0> ;
  assign training_rddata[3] = \<const0> ;
  assign training_rddata[2] = \<const0> ;
  assign training_rddata[1] = \<const0> ;
  assign training_rddata[0] = \<const0> ;
  assign training_wrack = \<const0> ;
  assign txdiffctrl[4] = \<const0> ;
  assign txdiffctrl[3] = \<const0> ;
  assign txdiffctrl[2] = \<const0> ;
  assign txdiffctrl[1] = \<const0> ;
  assign txdiffctrl[0] = \<const0> ;
  assign txphy_async_gb_latency[15] = \<const0> ;
  assign txphy_async_gb_latency[14] = \<const0> ;
  assign txphy_async_gb_latency[13] = \<const0> ;
  assign txphy_async_gb_latency[12] = \<const0> ;
  assign txphy_async_gb_latency[11] = \<const0> ;
  assign txphy_async_gb_latency[10] = \<const0> ;
  assign txphy_async_gb_latency[9] = \<const0> ;
  assign txphy_async_gb_latency[8] = \<const0> ;
  assign txphy_async_gb_latency[7] = \<const0> ;
  assign txphy_async_gb_latency[6] = \<const0> ;
  assign txphy_async_gb_latency[5] = \<const0> ;
  assign txphy_async_gb_latency[4] = \<const0> ;
  assign txphy_async_gb_latency[3] = \<const0> ;
  assign txphy_async_gb_latency[2] = \<const0> ;
  assign txphy_async_gb_latency[1] = \<const0> ;
  assign txphy_async_gb_latency[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT2 #(
    .INIT(4'h7)) 
    \status_vector[37]_INST_0 
       (.I0(pma_pmd_type[1]),
        .I1(pma_pmd_type[2]),
        .O(\^status_vector [37]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \status_vector[38]_INST_0 
       (.I0(pma_pmd_type[2]),
        .I1(pma_pmd_type[1]),
        .I2(pma_pmd_type[0]),
        .O(\^status_vector [38]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \status_vector[39]_INST_0 
       (.I0(pma_pmd_type[0]),
        .I1(pma_pmd_type[2]),
        .I2(pma_pmd_type[1]),
        .O(\^status_vector [39]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_wrapper ten_gig_eth_pcs_pma_inst
       (.D({gt_rxd,gt_rxc[1:0]}),
        .cable_pull(cable_pull),
        .clear_rx_prbs_err_count(clear_rx_prbs_err_count),
        .configuration_vector({configuration_vector[519:516],configuration_vector[512],configuration_vector[399:384],configuration_vector[245:240],configuration_vector[233:176],configuration_vector[169:110],configuration_vector[16:15]}),
        .core_in_testmode(core_in_testmode),
        .core_status(\^core_status ),
        .coreclk(coreclk),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .drp_daddr(\^drp_daddr ),
        .drp_den(drp_den),
        .drp_drdy(drp_drdy),
        .drp_drpdo(drp_drpdo),
        .drp_dwe(drp_dwe),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .gt_rxc(gt_rxc[2]),
        .gt_slip(gt_slip),
        .gt_txc(\^gt_txc ),
        .gt_txd(gt_txd),
        .reset(reset),
        .resetdone(resetdone),
        .rx_prbs31_en(rx_prbs31_en),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2),
        .signal_detect(signal_detect),
        .status_vector({\^status_vector [303:272],\^status_vector [268],\^status_vector [257:256],\^status_vector [250],\^status_vector [226],\^status_vector [223],\^status_vector [48],\^status_vector [18],\^status_vector [15]}),
        .tx_disable(tx_disable),
        .tx_prbs31_en(tx_prbs31_en),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* WIDTH = "74" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_asynch_fifo
   (wr_clk,
    wr_clk_en,
    wr_reset,
    wr_en,
    wr_data,
    rd_clk,
    rd_clk_en,
    rd_reset,
    rd_en,
    full,
    empty,
    rd_data,
    fifo_wr_addr,
    fifo_rd_addr,
    status);
  input wr_clk;
  input wr_clk_en;
  input wr_reset;
  input wr_en;
  input [73:0]wr_data;
  input rd_clk;
  input rd_clk_en;
  input rd_reset;
  input rd_en;
  output full;
  output empty;
  output [73:0]rd_data;
  output [4:0]fifo_wr_addr;
  output [4:0]fifo_rd_addr;
  output [4:0]status;

  wire ecomp_0;
  wire ecomp_1;
  wire ecomp_2;
  wire ecomp_3;
  wire ecomp_4;
  wire empty;
  wire empty_allow0;
  wire empty_int_i_1_n_0;
  wire emptyg;
  wire emuxcyo_0;
  wire emuxcyo_1;
  wire emuxcyo_2;
  wire fcomp_0;
  wire fcomp_01;
  wire fcomp_1;
  wire fcomp_2;
  wire fcomp_3;
  wire fcomp_4;
  wire [4:0]fifo_rd_addr;
  wire [4:0]fifo_wr_addr;
  wire fmuxcyo_0;
  wire fmuxcyo_1;
  wire fmuxcyo_2;
  wire full;
  wire full_int_i_1_n_0;
  wire fullg;
  wire p_0_in23_in;
  wire p_0_in27_in;
  wire p_0_in31_in;
  wire p_0_in35_in;
  wire p_0_in42_in;
  wire p_0_in46_in;
  wire p_0_in50_in;
  wire p_0_in54_in;
  wire [4:0]p_0_in__0;
  wire [4:0]p_0_in__1;
  wire p_3_in44_in;
  wire p_3_in48_in;
  wire p_3_in52_in;
  wire p_3_in56_in;
  wire [3:0]p_4_out;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rag_writesync;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rag_writesync0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rag_writesync1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rag_writesync2;
  wire ram_wr_en;
  wire rd_clk;
  wire rd_clk_en;
  wire [73:0]rd_data;
  wire rd_en;
  wire \rd_gray_reg_n_0_[0] ;
  wire [4:0]rd_lastgray;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rd_lastgray_wrclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rd_lastgray_wrclk0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rd_lastgray_wrclk1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rd_lastgray_wrclk2;
  wire rd_nextgray0;
  wire rd_nextgray018_out;
  wire rd_nextgray020_out;
  wire rd_nextgray022_out;
  wire \rd_nextgray_reg_n_0_[0] ;
  wire rd_reset;
  wire [4:0]rd_truegray;
  wire [4:0]status;
  wire [4:1]status0;
  wire \status[0]_i_1_n_0 ;
  wire \status[2]_i_2_n_0 ;
  wire \status[4]_i_3_n_0 ;
  wire [4:0]wr_addr_pipe;
  wire [4:0]wr_addr_pipe0;
  wire [4:0]wr_addr_pipe1;
  wire wr_clk;
  wire wr_clk_en;
  wire [73:0]wr_data;
  wire wr_en;
  wire [4:0]wr_gray;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]wr_gray_rdclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]wr_gray_rdclk0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]wr_gray_rdclk1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]wr_gray_rdclk2;
  wire \wr_nextgray_reg_n_0_[0] ;
  wire wr_reset;
  wire [7:3]NLW_emuxcy0_CARRY4_CARRY8_CO_UNCONNECTED;
  wire [7:5]NLW_emuxcy0_CARRY4_CARRY8_DI_UNCONNECTED;
  wire [7:0]NLW_emuxcy0_CARRY4_CARRY8_O_UNCONNECTED;
  wire [7:5]NLW_emuxcy0_CARRY4_CARRY8_S_UNCONNECTED;
  wire [7:3]NLW_fmuxcy0_CARRY4_CARRY8_CO_UNCONNECTED;
  wire [7:5]NLW_fmuxcy0_CARRY4_CARRY8_DI_UNCONNECTED;
  wire [7:0]NLW_fmuxcy0_CARRY4_CARRY8_O_UNCONNECTED;
  wire [7:5]NLW_fmuxcy0_CARRY4_CARRY8_S_UNCONNECTED;

  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_dp_ram dp_ram_i
       (.E(ram_wr_en),
        .Q(fifo_rd_addr),
        .empty_int_reg(empty),
        .full_int_reg(full),
        .rd_clk(rd_clk),
        .rd_clk_en(rd_clk_en),
        .rd_data(rd_data),
        .rd_en(rd_en),
        .\wr_addr_reg[4] (fifo_wr_addr),
        .wr_clk(wr_clk),
        .wr_clk_en(wr_clk_en),
        .wr_data(wr_data),
        .wr_en(wr_en));
  LUT4 #(
    .INIT(16'hA8CC)) 
    empty_int_i_1
       (.I0(emptyg),
        .I1(empty),
        .I2(rd_en),
        .I3(rd_clk_en),
        .O(empty_int_i_1_n_0));
  FDSE empty_int_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_int_i_1_n_0),
        .Q(empty),
        .S(rd_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(CARRY4)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY8 emuxcy0_CARRY4_CARRY8
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_emuxcy0_CARRY4_CARRY8_CO_UNCONNECTED[7:5],emptyg,NLW_emuxcy0_CARRY4_CARRY8_CO_UNCONNECTED[3],emuxcyo_2,emuxcyo_1,emuxcyo_0}),
        .DI({NLW_emuxcy0_CARRY4_CARRY8_DI_UNCONNECTED[7:5],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_emuxcy0_CARRY4_CARRY8_O_UNCONNECTED[7:0]),
        .S({NLW_emuxcy0_CARRY4_CARRY8_S_UNCONNECTED[7:5],ecomp_4,ecomp_3,ecomp_2,ecomp_1,ecomp_0}));
  LUT4 #(
    .INIT(16'h9A95)) 
    emuxcy0_i_1
       (.I0(wr_gray_rdclk[0]),
        .I1(\rd_gray_reg_n_0_[0] ),
        .I2(empty),
        .I3(\rd_nextgray_reg_n_0_[0] ),
        .O(ecomp_0));
  LUT4 #(
    .INIT(16'h9A95)) 
    emuxcy1_i_1
       (.I0(wr_gray_rdclk[1]),
        .I1(p_3_in56_in),
        .I2(empty),
        .I3(p_0_in54_in),
        .O(ecomp_1));
  LUT4 #(
    .INIT(16'h9A95)) 
    emuxcy2_i_1
       (.I0(wr_gray_rdclk[2]),
        .I1(p_3_in52_in),
        .I2(empty),
        .I3(p_0_in50_in),
        .O(ecomp_2));
  LUT4 #(
    .INIT(16'h9A95)) 
    emuxcy3_i_1
       (.I0(wr_gray_rdclk[3]),
        .I1(p_3_in48_in),
        .I2(empty),
        .I3(p_0_in46_in),
        .O(ecomp_3));
  LUT4 #(
    .INIT(16'h9A95)) 
    emuxcy4_i_1
       (.I0(wr_gray_rdclk[4]),
        .I1(p_3_in44_in),
        .I2(empty),
        .I3(p_0_in42_in),
        .O(ecomp_4));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(CARRY4)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY8 fmuxcy0_CARRY4_CARRY8
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_fmuxcy0_CARRY4_CARRY8_CO_UNCONNECTED[7:5],fullg,NLW_fmuxcy0_CARRY4_CARRY8_CO_UNCONNECTED[3],fmuxcyo_2,fmuxcyo_1,fmuxcyo_0}),
        .DI({NLW_fmuxcy0_CARRY4_CARRY8_DI_UNCONNECTED[7:5],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_fmuxcy0_CARRY4_CARRY8_O_UNCONNECTED[7:0]),
        .S({NLW_fmuxcy0_CARRY4_CARRY8_S_UNCONNECTED[7:5],fcomp_4,fcomp_3,fcomp_2,fcomp_1,fcomp_0}));
  LUT4 #(
    .INIT(16'h9A95)) 
    fmuxcy0_i_1
       (.I0(rd_lastgray_wrclk[0]),
        .I1(wr_gray[0]),
        .I2(full),
        .I3(\wr_nextgray_reg_n_0_[0] ),
        .O(fcomp_0));
  LUT4 #(
    .INIT(16'h9A95)) 
    fmuxcy1_i_1
       (.I0(rd_lastgray_wrclk[1]),
        .I1(wr_gray[1]),
        .I2(full),
        .I3(p_0_in35_in),
        .O(fcomp_1));
  LUT4 #(
    .INIT(16'h9A95)) 
    fmuxcy2_i_1
       (.I0(rd_lastgray_wrclk[2]),
        .I1(wr_gray[2]),
        .I2(full),
        .I3(p_0_in31_in),
        .O(fcomp_2));
  LUT4 #(
    .INIT(16'h9A95)) 
    fmuxcy3_i_1
       (.I0(rd_lastgray_wrclk[3]),
        .I1(wr_gray[3]),
        .I2(full),
        .I3(p_0_in27_in),
        .O(fcomp_3));
  LUT4 #(
    .INIT(16'h9A95)) 
    fmuxcy4_i_1
       (.I0(rd_lastgray_wrclk[4]),
        .I1(wr_gray[4]),
        .I2(full),
        .I3(p_0_in23_in),
        .O(fcomp_4));
  LUT4 #(
    .INIT(16'hA8A0)) 
    full_int_i_1
       (.I0(fullg),
        .I1(wr_en),
        .I2(full),
        .I3(wr_clk_en),
        .O(full_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    full_int_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(full_int_i_1_n_0),
        .Q(full),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync0_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[0]),
        .Q(rag_writesync0[0]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync0_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[1]),
        .Q(rag_writesync0[1]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync0_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[2]),
        .Q(rag_writesync0[2]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync0_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[3]),
        .Q(rag_writesync0[3]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync0_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[4]),
        .Q(rag_writesync0[4]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync1_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[0]),
        .Q(rag_writesync1[0]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync1_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[1]),
        .Q(rag_writesync1[1]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync1_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[2]),
        .Q(rag_writesync1[2]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync1_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[3]),
        .Q(rag_writesync1[3]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync1_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[4]),
        .Q(rag_writesync1[4]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync2_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[0]),
        .Q(rag_writesync2[0]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync2_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[1]),
        .Q(rag_writesync2[1]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync2_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[2]),
        .Q(rag_writesync2[2]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync2_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[3]),
        .Q(rag_writesync2[3]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync2_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[4]),
        .Q(rag_writesync2[4]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[0]),
        .Q(rag_writesync[0]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[1]),
        .Q(rag_writesync[1]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[2]),
        .Q(rag_writesync[2]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[3]),
        .Q(rag_writesync[3]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[4]),
        .Q(rag_writesync[4]),
        .R(wr_reset));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[0]_i_1 
       (.I0(fifo_rd_addr[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[1]_i_1 
       (.I0(fifo_rd_addr[0]),
        .I1(fifo_rd_addr[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_addr[2]_i_1 
       (.I0(fifo_rd_addr[0]),
        .I1(fifo_rd_addr[1]),
        .I2(fifo_rd_addr[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rd_addr[3]_i_1 
       (.I0(fifo_rd_addr[1]),
        .I1(fifo_rd_addr[0]),
        .I2(fifo_rd_addr[2]),
        .I3(fifo_rd_addr[3]),
        .O(p_0_in__1[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rd_addr[4]_i_1 
       (.I0(empty),
        .I1(rd_en),
        .I2(rd_clk_en),
        .O(empty_allow0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rd_addr[4]_i_2 
       (.I0(fifo_rd_addr[2]),
        .I1(fifo_rd_addr[0]),
        .I2(fifo_rd_addr[1]),
        .I3(fifo_rd_addr[3]),
        .I4(fifo_rd_addr[4]),
        .O(p_0_in__1[4]));
  FDRE \rd_addr_reg[0] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[0]),
        .Q(fifo_rd_addr[0]),
        .R(rd_reset));
  FDRE \rd_addr_reg[1] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[1]),
        .Q(fifo_rd_addr[1]),
        .R(rd_reset));
  FDRE \rd_addr_reg[2] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[2]),
        .Q(fifo_rd_addr[2]),
        .R(rd_reset));
  FDRE \rd_addr_reg[3] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[3]),
        .Q(fifo_rd_addr[3]),
        .R(rd_reset));
  FDRE \rd_addr_reg[4] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[4]),
        .Q(fifo_rd_addr[4]),
        .R(rd_reset));
  FDSE \rd_gray_reg[0] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(\rd_nextgray_reg_n_0_[0] ),
        .Q(\rd_gray_reg_n_0_[0] ),
        .S(rd_reset));
  FDRE \rd_gray_reg[1] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in54_in),
        .Q(p_3_in56_in),
        .R(rd_reset));
  FDRE \rd_gray_reg[2] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in50_in),
        .Q(p_3_in52_in),
        .R(rd_reset));
  FDRE \rd_gray_reg[3] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in46_in),
        .Q(p_3_in48_in),
        .R(rd_reset));
  FDSE \rd_gray_reg[4] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in42_in),
        .Q(p_3_in44_in),
        .S(rd_reset));
  FDSE \rd_lastgray_reg[0] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(\rd_gray_reg_n_0_[0] ),
        .Q(rd_lastgray[0]),
        .S(rd_reset));
  FDSE \rd_lastgray_reg[1] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_3_in56_in),
        .Q(rd_lastgray[1]),
        .S(rd_reset));
  FDRE \rd_lastgray_reg[2] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_3_in52_in),
        .Q(rd_lastgray[2]),
        .R(rd_reset));
  FDRE \rd_lastgray_reg[3] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_3_in48_in),
        .Q(rd_lastgray[3]),
        .R(rd_reset));
  FDSE \rd_lastgray_reg[4] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_3_in44_in),
        .Q(rd_lastgray[4]),
        .S(rd_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk0_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[0]),
        .Q(rd_lastgray_wrclk0[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk0_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[1]),
        .Q(rd_lastgray_wrclk0[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk0_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[2]),
        .Q(rd_lastgray_wrclk0[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk0_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[3]),
        .Q(rd_lastgray_wrclk0[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk0_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[4]),
        .Q(rd_lastgray_wrclk0[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk1_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[0]),
        .Q(rd_lastgray_wrclk1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk1_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[1]),
        .Q(rd_lastgray_wrclk1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk1_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[2]),
        .Q(rd_lastgray_wrclk1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk1_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[3]),
        .Q(rd_lastgray_wrclk1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk1_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[4]),
        .Q(rd_lastgray_wrclk1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk2_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[0]),
        .Q(rd_lastgray_wrclk2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk2_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[1]),
        .Q(rd_lastgray_wrclk2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk2_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[2]),
        .Q(rd_lastgray_wrclk2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk2_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[3]),
        .Q(rd_lastgray_wrclk2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk2_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[4]),
        .Q(rd_lastgray_wrclk2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[0]),
        .Q(rd_lastgray_wrclk[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[1]),
        .Q(rd_lastgray_wrclk[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[2]),
        .Q(rd_lastgray_wrclk[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[3]),
        .Q(rd_lastgray_wrclk[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[4]),
        .Q(rd_lastgray_wrclk[4]),
        .R(1'b0));
  FDRE \rd_nextgray_reg[0] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(rd_nextgray0),
        .Q(\rd_nextgray_reg_n_0_[0] ),
        .R(rd_reset));
  FDRE \rd_nextgray_reg[1] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(rd_nextgray018_out),
        .Q(p_0_in54_in),
        .R(rd_reset));
  FDRE \rd_nextgray_reg[2] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(rd_nextgray020_out),
        .Q(p_0_in50_in),
        .R(rd_reset));
  FDRE \rd_nextgray_reg[3] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(rd_nextgray022_out),
        .Q(p_0_in46_in),
        .R(rd_reset));
  FDSE \rd_nextgray_reg[4] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(fifo_rd_addr[4]),
        .Q(p_0_in42_in),
        .S(rd_reset));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_truegray[0]_i_1 
       (.I0(fifo_rd_addr[1]),
        .I1(fifo_rd_addr[0]),
        .O(rd_nextgray0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_truegray[1]_i_1 
       (.I0(fifo_rd_addr[2]),
        .I1(fifo_rd_addr[1]),
        .O(rd_nextgray018_out));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_truegray[2]_i_1 
       (.I0(fifo_rd_addr[3]),
        .I1(fifo_rd_addr[2]),
        .O(rd_nextgray020_out));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_truegray[3]_i_1 
       (.I0(fifo_rd_addr[4]),
        .I1(fifo_rd_addr[3]),
        .O(rd_nextgray022_out));
  FDRE \rd_truegray_reg[0] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(rd_nextgray0),
        .Q(rd_truegray[0]),
        .R(rd_reset));
  FDRE \rd_truegray_reg[1] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(rd_nextgray018_out),
        .Q(rd_truegray[1]),
        .R(rd_reset));
  FDRE \rd_truegray_reg[2] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(rd_nextgray020_out),
        .Q(rd_truegray[2]),
        .R(rd_reset));
  FDRE \rd_truegray_reg[3] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(rd_nextgray022_out),
        .Q(rd_truegray[3]),
        .R(rd_reset));
  FDRE \rd_truegray_reg[4] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(fifo_rd_addr[4]),
        .Q(rd_truegray[4]),
        .R(rd_reset));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \status[0]_i_1 
       (.I0(wr_addr_pipe[0]),
        .I1(rag_writesync[2]),
        .I2(rag_writesync[3]),
        .I3(rag_writesync[4]),
        .I4(rag_writesync[0]),
        .I5(rag_writesync[1]),
        .O(\status[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h1DD1E22E)) 
    \status[1]_i_1 
       (.I0(rag_writesync[0]),
        .I1(wr_addr_pipe[0]),
        .I2(rag_writesync[1]),
        .I3(\status[2]_i_2_n_0 ),
        .I4(wr_addr_pipe[1]),
        .O(status0[1]));
  LUT6 #(
    .INIT(64'hA8EF10575710EFA8)) 
    \status[2]_i_1 
       (.I0(wr_addr_pipe[1]),
        .I1(wr_addr_pipe[0]),
        .I2(rag_writesync[0]),
        .I3(rag_writesync[1]),
        .I4(\status[2]_i_2_n_0 ),
        .I5(wr_addr_pipe[2]),
        .O(status0[2]));
  LUT3 #(
    .INIT(8'h69)) 
    \status[2]_i_2 
       (.I0(rag_writesync[2]),
        .I1(rag_writesync[3]),
        .I2(rag_writesync[4]),
        .O(\status[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \status[3]_i_1 
       (.I0(\status[4]_i_3_n_0 ),
        .I1(rag_writesync[4]),
        .I2(rag_writesync[3]),
        .I3(wr_addr_pipe[3]),
        .O(status0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \status[4]_i_1 
       (.I0(full),
        .O(fcomp_01));
  LUT5 #(
    .INIT(32'h4DB22BD4)) 
    \status[4]_i_2 
       (.I0(wr_addr_pipe[3]),
        .I1(\status[4]_i_3_n_0 ),
        .I2(rag_writesync[3]),
        .I3(wr_addr_pipe[4]),
        .I4(rag_writesync[4]),
        .O(status0[4]));
  LUT6 #(
    .INIT(64'h010005075F7F1F0F)) 
    \status[4]_i_3 
       (.I0(wr_addr_pipe[1]),
        .I1(wr_addr_pipe[0]),
        .I2(\status[2]_i_2_n_0 ),
        .I3(rag_writesync[0]),
        .I4(rag_writesync[1]),
        .I5(wr_addr_pipe[2]),
        .O(\status[4]_i_3_n_0 ));
  FDRE \status_reg[0] 
       (.C(wr_clk),
        .CE(fcomp_01),
        .D(\status[0]_i_1_n_0 ),
        .Q(status[0]),
        .R(wr_reset));
  FDRE \status_reg[1] 
       (.C(wr_clk),
        .CE(fcomp_01),
        .D(status0[1]),
        .Q(status[1]),
        .R(wr_reset));
  FDRE \status_reg[2] 
       (.C(wr_clk),
        .CE(fcomp_01),
        .D(status0[2]),
        .Q(status[2]),
        .R(wr_reset));
  FDRE \status_reg[3] 
       (.C(wr_clk),
        .CE(fcomp_01),
        .D(status0[3]),
        .Q(status[3]),
        .R(wr_reset));
  FDRE \status_reg[4] 
       (.C(wr_clk),
        .CE(fcomp_01),
        .D(status0[4]),
        .Q(status[4]),
        .R(wr_reset));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[0]_i_1 
       (.I0(fifo_wr_addr[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_addr[1]_i_1 
       (.I0(fifo_wr_addr[0]),
        .I1(fifo_wr_addr[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[2]_i_1 
       (.I0(fifo_wr_addr[0]),
        .I1(fifo_wr_addr[1]),
        .I2(fifo_wr_addr[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_addr[3]_i_1 
       (.I0(fifo_wr_addr[1]),
        .I1(fifo_wr_addr[0]),
        .I2(fifo_wr_addr[2]),
        .I3(fifo_wr_addr[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_addr[4]_i_2 
       (.I0(fifo_wr_addr[2]),
        .I1(fifo_wr_addr[0]),
        .I2(fifo_wr_addr[1]),
        .I3(fifo_wr_addr[3]),
        .I4(fifo_wr_addr[4]),
        .O(p_0_in__0[4]));
  FDRE \wr_addr_pipe0_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(fifo_wr_addr[0]),
        .Q(wr_addr_pipe0[0]),
        .R(wr_reset));
  FDRE \wr_addr_pipe0_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(fifo_wr_addr[1]),
        .Q(wr_addr_pipe0[1]),
        .R(wr_reset));
  FDRE \wr_addr_pipe0_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(fifo_wr_addr[2]),
        .Q(wr_addr_pipe0[2]),
        .R(wr_reset));
  FDRE \wr_addr_pipe0_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(fifo_wr_addr[3]),
        .Q(wr_addr_pipe0[3]),
        .R(wr_reset));
  FDRE \wr_addr_pipe0_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(fifo_wr_addr[4]),
        .Q(wr_addr_pipe0[4]),
        .R(wr_reset));
  FDRE \wr_addr_pipe1_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe0[0]),
        .Q(wr_addr_pipe1[0]),
        .R(wr_reset));
  FDRE \wr_addr_pipe1_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe0[1]),
        .Q(wr_addr_pipe1[1]),
        .R(wr_reset));
  FDRE \wr_addr_pipe1_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe0[2]),
        .Q(wr_addr_pipe1[2]),
        .R(wr_reset));
  FDRE \wr_addr_pipe1_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe0[3]),
        .Q(wr_addr_pipe1[3]),
        .R(wr_reset));
  FDRE \wr_addr_pipe1_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe0[4]),
        .Q(wr_addr_pipe1[4]),
        .R(wr_reset));
  FDRE \wr_addr_pipe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe1[0]),
        .Q(wr_addr_pipe[0]),
        .R(wr_reset));
  FDRE \wr_addr_pipe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe1[1]),
        .Q(wr_addr_pipe[1]),
        .R(wr_reset));
  FDRE \wr_addr_pipe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe1[2]),
        .Q(wr_addr_pipe[2]),
        .R(wr_reset));
  FDRE \wr_addr_pipe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe1[3]),
        .Q(wr_addr_pipe[3]),
        .R(wr_reset));
  FDRE \wr_addr_pipe_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe1[4]),
        .Q(wr_addr_pipe[4]),
        .R(wr_reset));
  FDRE \wr_addr_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[0]),
        .Q(fifo_wr_addr[0]),
        .R(wr_reset));
  FDRE \wr_addr_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[1]),
        .Q(fifo_wr_addr[1]),
        .R(wr_reset));
  FDRE \wr_addr_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[2]),
        .Q(fifo_wr_addr[2]),
        .R(wr_reset));
  FDRE \wr_addr_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[3]),
        .Q(fifo_wr_addr[3]),
        .R(wr_reset));
  FDRE \wr_addr_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[4]),
        .Q(fifo_wr_addr[4]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk0_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[0]),
        .Q(wr_gray_rdclk0[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk0_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[1]),
        .Q(wr_gray_rdclk0[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk0_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[2]),
        .Q(wr_gray_rdclk0[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk0_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[3]),
        .Q(wr_gray_rdclk0[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk0_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[4]),
        .Q(wr_gray_rdclk0[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk1_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[0]),
        .Q(wr_gray_rdclk1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk1_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[1]),
        .Q(wr_gray_rdclk1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk1_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[2]),
        .Q(wr_gray_rdclk1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk1_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[3]),
        .Q(wr_gray_rdclk1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk1_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[4]),
        .Q(wr_gray_rdclk1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk2_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[0]),
        .Q(wr_gray_rdclk2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk2_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[1]),
        .Q(wr_gray_rdclk2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk2_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[2]),
        .Q(wr_gray_rdclk2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk2_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[3]),
        .Q(wr_gray_rdclk2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk2_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[4]),
        .Q(wr_gray_rdclk2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[0]),
        .Q(wr_gray_rdclk[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[1]),
        .Q(wr_gray_rdclk[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[2]),
        .Q(wr_gray_rdclk[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[3]),
        .Q(wr_gray_rdclk[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[4]),
        .Q(wr_gray_rdclk[4]),
        .R(1'b0));
  FDSE \wr_gray_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\wr_nextgray_reg_n_0_[0] ),
        .Q(wr_gray[0]),
        .S(wr_reset));
  FDRE \wr_gray_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in35_in),
        .Q(wr_gray[1]),
        .R(wr_reset));
  FDRE \wr_gray_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in31_in),
        .Q(wr_gray[2]),
        .R(wr_reset));
  FDRE \wr_gray_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in27_in),
        .Q(wr_gray[3]),
        .R(wr_reset));
  FDSE \wr_gray_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in23_in),
        .Q(wr_gray[4]),
        .S(wr_reset));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_nextgray[0]_i_1 
       (.I0(fifo_wr_addr[1]),
        .I1(fifo_wr_addr[0]),
        .O(p_4_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_nextgray[1]_i_1 
       (.I0(fifo_wr_addr[2]),
        .I1(fifo_wr_addr[1]),
        .O(p_4_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_nextgray[2]_i_1 
       (.I0(fifo_wr_addr[3]),
        .I1(fifo_wr_addr[2]),
        .O(p_4_out[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_nextgray[3]_i_1 
       (.I0(fifo_wr_addr[4]),
        .I1(fifo_wr_addr[3]),
        .O(p_4_out[3]));
  FDRE \wr_nextgray_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_4_out[0]),
        .Q(\wr_nextgray_reg_n_0_[0] ),
        .R(wr_reset));
  FDRE \wr_nextgray_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_4_out[1]),
        .Q(p_0_in35_in),
        .R(wr_reset));
  FDRE \wr_nextgray_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_4_out[2]),
        .Q(p_0_in31_in),
        .R(wr_reset));
  FDRE \wr_nextgray_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_4_out[3]),
        .Q(p_0_in27_in),
        .R(wr_reset));
  FDSE \wr_nextgray_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(fifo_wr_addr[4]),
        .Q(p_0_in23_in),
        .S(wr_reset));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_baser_gen
   (drp_den,
    drp_daddr,
    cable_pull,
    rx_prbs31_en,
    tx_disable,
    core_status,
    status_vector,
    tx_prbs31_en,
    gt_txd,
    gt_txc,
    gt_slip,
    clear_rx_prbs_err_count,
    xgmii_rxd,
    xgmii_rxc,
    drp_req,
    drp_dwe,
    core_in_testmode,
    configuration_vector,
    reset,
    rxusrclk2,
    rxreset_rxusrclk2,
    coreclk,
    signal_detect,
    drp_drpdo,
    dclk,
    drp_drdy,
    dclk_reset,
    xgmii_txd,
    xgmii_txc,
    resetdone,
    D,
    gt_rxc,
    drp_gnt);
  output drp_den;
  output [0:0]drp_daddr;
  output cable_pull;
  output rx_prbs31_en;
  output tx_disable;
  output [0:0]core_status;
  output [40:0]status_vector;
  output tx_prbs31_en;
  output [63:0]gt_txd;
  output [1:0]gt_txc;
  output gt_slip;
  output clear_rx_prbs_err_count;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  output drp_req;
  output drp_dwe;
  output core_in_testmode;
  input [146:0]configuration_vector;
  input reset;
  input rxusrclk2;
  input rxreset_rxusrclk2;
  input coreclk;
  input signal_detect;
  input [15:0]drp_drpdo;
  input dclk;
  input drp_drdy;
  input dclk_reset;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  input resetdone;
  input [65:0]D;
  input [0:0]gt_rxc;
  input drp_gnt;

  wire [65:0]D;
  wire cable_pull;
  wire clear_rx_prbs_err_count;
  wire [146:0]configuration_vector;
  wire core_in_testmode;
  wire [0:0]core_status;
  wire coreclk;
  wire dclk;
  wire dclk_reset;
  wire [0:0]drp_daddr;
  wire drp_den;
  wire drp_drdy;
  wire [15:0]drp_drpdo;
  wire drp_dwe;
  wire drp_gnt;
  wire drp_req;
  wire [0:0]gt_rxc;
  wire gt_slip;
  wire [1:0]gt_txc;
  wire [63:0]gt_txd;
  wire reset;
  wire resetdone;
  wire rx_prbs31_en;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire signal_detect;
  wire [40:0]status_vector;
  wire tx_disable;
  wire tx_prbs31_en;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;

  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_baser_top \BASER.ten_gig_eth_pcs_pma_inst 
       (.D(D),
        .cable_pull(cable_pull),
        .clear_rx_prbs_err_count(clear_rx_prbs_err_count),
        .configuration_vector(configuration_vector),
        .core_in_testmode(core_in_testmode),
        .core_status(core_status),
        .coreclk(coreclk),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .drp_daddr(drp_daddr),
        .drp_den(drp_den),
        .drp_drdy(drp_drdy),
        .drp_drpdo(drp_drpdo),
        .drp_dwe(drp_dwe),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .gt_rxc(gt_rxc),
        .gt_slip(gt_slip),
        .gt_txc(gt_txc),
        .gt_txd(gt_txd),
        .reset(reset),
        .resetdone(resetdone),
        .rx_prbs31_en(rx_prbs31_en),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2),
        .signal_detect(signal_detect),
        .status_vector(status_vector),
        .tx_disable(tx_disable),
        .tx_prbs31_en(tx_prbs31_en),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_baser_top
   (drp_den,
    drp_daddr,
    cable_pull,
    rx_prbs31_en,
    tx_disable,
    core_status,
    status_vector,
    tx_prbs31_en,
    gt_txd,
    gt_txc,
    gt_slip,
    clear_rx_prbs_err_count,
    xgmii_rxd,
    xgmii_rxc,
    drp_req,
    drp_dwe,
    core_in_testmode,
    configuration_vector,
    reset,
    rxusrclk2,
    rxreset_rxusrclk2,
    coreclk,
    signal_detect,
    drp_drpdo,
    dclk,
    drp_drdy,
    dclk_reset,
    xgmii_txd,
    xgmii_txc,
    resetdone,
    D,
    gt_rxc,
    drp_gnt);
  output drp_den;
  output [0:0]drp_daddr;
  output cable_pull;
  output rx_prbs31_en;
  output tx_disable;
  output [0:0]core_status;
  output [40:0]status_vector;
  output tx_prbs31_en;
  output [63:0]gt_txd;
  output [1:0]gt_txc;
  output gt_slip;
  output clear_rx_prbs_err_count;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  output drp_req;
  output drp_dwe;
  output core_in_testmode;
  input [146:0]configuration_vector;
  input reset;
  input rxusrclk2;
  input rxreset_rxusrclk2;
  input coreclk;
  input signal_detect;
  input [15:0]drp_drpdo;
  input dclk;
  input drp_drdy;
  input dclk_reset;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  input resetdone;
  input [65:0]D;
  input [0:0]gt_rxc;
  input drp_gnt;

  wire [65:0]D;
  wire b_lock;
  wire b_lock_mod_i_1_n_0;
  wire ber_count_inc;
  wire cable_pull;
  wire clear_rx_prbs_err_count;
  wire clear_rx_prbs_err_count0;
  wire clear_test_pattern_err_count;
  wire clear_test_pattern_err_count_reg;
  wire clear_test_pattern_error_count;
  wire [146:0]configuration_vector;
  wire core_in_testmode;
  wire core_in_testmode_i_1_n_0;
  wire [0:0]core_status;
  wire coreclk;
  wire coreclk_rxusrclk2_resyncs_i_n_3;
  wire coreclk_rxusrclk2_resyncs_i_n_4;
  wire coreclk_txusrclk2_resyncs_i_n_1;
  wire coreclk_txusrclk2_resyncs_i_n_10;
  wire coreclk_txusrclk2_resyncs_i_n_11;
  wire coreclk_txusrclk2_resyncs_i_n_12;
  wire coreclk_txusrclk2_resyncs_i_n_13;
  wire coreclk_txusrclk2_resyncs_i_n_14;
  wire coreclk_txusrclk2_resyncs_i_n_15;
  wire coreclk_txusrclk2_resyncs_i_n_16;
  wire coreclk_txusrclk2_resyncs_i_n_17;
  wire coreclk_txusrclk2_resyncs_i_n_18;
  wire coreclk_txusrclk2_resyncs_i_n_19;
  wire coreclk_txusrclk2_resyncs_i_n_2;
  wire coreclk_txusrclk2_resyncs_i_n_20;
  wire coreclk_txusrclk2_resyncs_i_n_21;
  wire coreclk_txusrclk2_resyncs_i_n_22;
  wire coreclk_txusrclk2_resyncs_i_n_23;
  wire coreclk_txusrclk2_resyncs_i_n_24;
  wire coreclk_txusrclk2_resyncs_i_n_25;
  wire coreclk_txusrclk2_resyncs_i_n_26;
  wire coreclk_txusrclk2_resyncs_i_n_27;
  wire coreclk_txusrclk2_resyncs_i_n_28;
  wire coreclk_txusrclk2_resyncs_i_n_29;
  wire coreclk_txusrclk2_resyncs_i_n_3;
  wire coreclk_txusrclk2_resyncs_i_n_30;
  wire coreclk_txusrclk2_resyncs_i_n_31;
  wire coreclk_txusrclk2_resyncs_i_n_32;
  wire coreclk_txusrclk2_resyncs_i_n_33;
  wire coreclk_txusrclk2_resyncs_i_n_34;
  wire coreclk_txusrclk2_resyncs_i_n_35;
  wire coreclk_txusrclk2_resyncs_i_n_36;
  wire coreclk_txusrclk2_resyncs_i_n_37;
  wire coreclk_txusrclk2_resyncs_i_n_38;
  wire coreclk_txusrclk2_resyncs_i_n_39;
  wire coreclk_txusrclk2_resyncs_i_n_4;
  wire coreclk_txusrclk2_resyncs_i_n_40;
  wire coreclk_txusrclk2_resyncs_i_n_41;
  wire coreclk_txusrclk2_resyncs_i_n_42;
  wire coreclk_txusrclk2_resyncs_i_n_43;
  wire coreclk_txusrclk2_resyncs_i_n_44;
  wire coreclk_txusrclk2_resyncs_i_n_45;
  wire coreclk_txusrclk2_resyncs_i_n_46;
  wire coreclk_txusrclk2_resyncs_i_n_47;
  wire coreclk_txusrclk2_resyncs_i_n_48;
  wire coreclk_txusrclk2_resyncs_i_n_49;
  wire coreclk_txusrclk2_resyncs_i_n_5;
  wire coreclk_txusrclk2_resyncs_i_n_50;
  wire coreclk_txusrclk2_resyncs_i_n_51;
  wire coreclk_txusrclk2_resyncs_i_n_52;
  wire coreclk_txusrclk2_resyncs_i_n_53;
  wire coreclk_txusrclk2_resyncs_i_n_54;
  wire coreclk_txusrclk2_resyncs_i_n_55;
  wire coreclk_txusrclk2_resyncs_i_n_56;
  wire coreclk_txusrclk2_resyncs_i_n_57;
  wire coreclk_txusrclk2_resyncs_i_n_58;
  wire coreclk_txusrclk2_resyncs_i_n_59;
  wire coreclk_txusrclk2_resyncs_i_n_6;
  wire coreclk_txusrclk2_resyncs_i_n_60;
  wire coreclk_txusrclk2_resyncs_i_n_61;
  wire coreclk_txusrclk2_resyncs_i_n_62;
  wire coreclk_txusrclk2_resyncs_i_n_63;
  wire coreclk_txusrclk2_resyncs_i_n_64;
  wire coreclk_txusrclk2_resyncs_i_n_65;
  wire coreclk_txusrclk2_resyncs_i_n_66;
  wire coreclk_txusrclk2_resyncs_i_n_67;
  wire coreclk_txusrclk2_resyncs_i_n_7;
  wire coreclk_txusrclk2_resyncs_i_n_8;
  wire coreclk_txusrclk2_resyncs_i_n_9;
  wire dclk;
  wire dclk_reset;
  wire [0:0]drp_daddr;
  wire drp_den;
  wire drp_drdy;
  wire [15:0]drp_drpdo;
  wire drp_dwe;
  wire drp_gnt;
  wire drp_req;
  (* RTL_KEEP = "true" *) wire eq_rxusrclk2_en156;
  wire err_block_count_inc;
  wire [0:0]gt_rxc;
  wire gt_slip;
  wire gt_slip_i_1_n_0;
  wire gt_slip_int;
  wire gt_slip_reg__0;
  wire [1:0]gt_txc;
  wire [1:0]gt_txc_mux;
  wire [63:0]gt_txd;
  wire \gt_txd[61]_i_2_n_0 ;
  wire hiber;
  wire \ieee_registers_i/common_reg_block/reg_3_0_15 ;
  wire mcp1_b_lock_i_1_n_0;
  wire mcp1_gt_slip_int_reg;
  wire mcp1_hiber_i_1_n_0;
  wire [65:0]mcp1_rx_66_raw;
  wire pcs_ber_count_control_core_int;
  wire pcs_error_block_count_control_core_int;
  wire pcs_reset_clear_core_intr;
  wire pcs_reset_core_reg;
  wire pcs_rx_link_up_core_reg;
  wire pcs_rxreset_int;
  wire pcs_test_pattern_error_count_control_core_int;
  wire pcs_top_i_n_10;
  wire pcs_top_i_n_11;
  wire pcs_top_i_n_12;
  wire pcs_top_i_n_13;
  wire pcs_top_i_n_14;
  wire pcs_top_i_n_15;
  wire pcs_top_i_n_16;
  wire pcs_top_i_n_17;
  wire pcs_top_i_n_18;
  wire pcs_top_i_n_19;
  wire pcs_top_i_n_20;
  wire pcs_top_i_n_21;
  wire pcs_top_i_n_22;
  wire pcs_top_i_n_23;
  wire pcs_top_i_n_24;
  wire pcs_top_i_n_25;
  wire pcs_top_i_n_26;
  wire pcs_top_i_n_27;
  wire pcs_top_i_n_28;
  wire pcs_top_i_n_29;
  wire pcs_top_i_n_30;
  wire pcs_top_i_n_31;
  wire pcs_top_i_n_32;
  wire pcs_top_i_n_33;
  wire pcs_top_i_n_34;
  wire pcs_top_i_n_35;
  wire pcs_top_i_n_36;
  wire pcs_top_i_n_37;
  wire pcs_top_i_n_38;
  wire pcs_top_i_n_39;
  wire pcs_top_i_n_40;
  wire pcs_top_i_n_41;
  wire pcs_top_i_n_42;
  wire pcs_top_i_n_43;
  wire pcs_top_i_n_44;
  wire pcs_top_i_n_45;
  wire pcs_top_i_n_46;
  wire pcs_top_i_n_47;
  wire pcs_top_i_n_48;
  wire pcs_top_i_n_49;
  wire pcs_top_i_n_50;
  wire pcs_top_i_n_51;
  wire pcs_top_i_n_52;
  wire pcs_top_i_n_53;
  wire pcs_top_i_n_54;
  wire pcs_top_i_n_55;
  wire pcs_top_i_n_56;
  wire pcs_top_i_n_57;
  wire pcs_top_i_n_58;
  wire pcs_top_i_n_59;
  wire pcs_top_i_n_60;
  wire pcs_top_i_n_61;
  wire pcs_top_i_n_62;
  wire pcs_top_i_n_63;
  wire pcs_top_i_n_64;
  wire pcs_top_i_n_65;
  wire pcs_top_i_n_66;
  wire pcs_top_i_n_67;
  wire pcs_top_i_n_68;
  wire pcs_top_i_n_69;
  wire pcs_top_i_n_7;
  wire pcs_top_i_n_70;
  wire pcs_top_i_n_71;
  wire pcs_top_i_n_72;
  wire pcs_top_i_n_73;
  wire pcs_top_i_n_74;
  wire pcs_top_i_n_75;
  wire pcs_top_i_n_76;
  wire pcs_top_i_n_77;
  wire pcs_top_i_n_79;
  wire pcs_top_i_n_8;
  wire pcs_top_i_n_9;
  wire pma_pmd_reset_clear_core_intr;
  wire prbs31_rx_enable_core_int;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire prbs31_rx_enable_core_rega;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire prbs31_rx_enable_core_regb;
  wire prbs31_tx_enable_core_reg;
  wire prbs31_tx_enable_core_reg_i_1_n_0;
  wire reset;
  wire resetdone;
  wire [65:0]rx_gt;
  wire \rx_pcs_i/b_lock_mod ;
  wire [19:19]\rx_pcs_i/rx_pcs_fsm_i/b_lock_count_reg ;
  wire rx_prbs31_en;
  wire rx_test_mode_int;
  wire rx_test_mode_int_reg;
  wire rx_test_patt_sel_int;
  wire [7:0]rx_xgmii_ctrl_int;
  wire [63:0]rx_xgmii_data_int;
  wire rxdatavalid;
  wire rxdatavalid_reg__0;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire rxusrclk2_coreclk_resyncs_i_n_1;
  wire rxusrclk2_coreclk_resyncs_i_n_2;
  wire signal_detect;
  wire signal_detect_sync;
  wire [40:0]status_vector;
  wire synch_5_n_1;
  wire tx_disable;
  wire [1:0]\tx_pcs_i/tx_66_enc_fsm ;
  wire tx_prbs31_en;
  wire [2:0]txsequencefixed;
  wire \txsequencefixed[0]_i_1_n_0 ;
  wire \txsequencefixed[1]_i_1_n_0 ;
  wire \txsequencefixed[2]_i_1_n_0 ;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire [7:0]xgmii_txc_reg;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire [7:0]xgmii_txc_reg2;
  wire [63:0]xgmii_txd;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire [63:0]xgmii_txd_reg;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire [63:0]xgmii_txd_reg2;

  LUT4 #(
    .INIT(16'hAEAA)) 
    b_lock_mod_i_1
       (.I0(pcs_top_i_n_17),
        .I1(\rx_pcs_i/b_lock_mod ),
        .I2(\rx_pcs_i/rx_pcs_fsm_i/b_lock_count_reg ),
        .I3(b_lock),
        .O(b_lock_mod_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clear_rx_prbs_err_count_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(clear_rx_prbs_err_count0),
        .Q(clear_rx_prbs_err_count),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    clear_test_pattern_err_count_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(clear_test_pattern_err_count),
        .Q(clear_test_pattern_err_count_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    core_in_testmode_i_1
       (.I0(prbs31_rx_enable_core_regb),
        .I1(configuration_vector[122]),
        .I2(configuration_vector[2]),
        .O(core_in_testmode_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    core_in_testmode_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(core_in_testmode_i_1_n_0),
        .Q(core_in_testmode),
        .R(1'b0));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer coreclk_rxusrclk2_resets_resyncs_i
       (.in0(pcs_reset_core_reg),
        .pcs_rxreset_int(pcs_rxreset_int),
        .rxusrclk2(rxusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_resyncs_en coreclk_rxusrclk2_resyncs2_i
       (.d(clear_test_pattern_err_count_reg),
        .q(clear_test_pattern_error_count),
        .rxusrclk2(rxusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_coherent_resyncs_en__parameterized0 coreclk_rxusrclk2_resyncs_i
       (.b_lock(b_lock),
        .clear_rx_prbs_err_count0(clear_rx_prbs_err_count0),
        .clear_rx_prbs_err_count_reg({rx_prbs31_en,rx_test_mode_int,rx_test_patt_sel_int,coreclk_rxusrclk2_resyncs_i_n_3}),
        .configuration_vector(configuration_vector[122:120]),
        .mcp1_err_block_count_inc_out_reg(coreclk_rxusrclk2_resyncs_i_n_4),
        .out(prbs31_rx_enable_core_rega),
        .pcs_rxreset_int(pcs_rxreset_int),
        .q(clear_test_pattern_error_count),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_resyncs__parameterized0 coreclk_txusrclk2_resyncs_i
       (.D({coreclk_txusrclk2_resyncs_i_n_4,coreclk_txusrclk2_resyncs_i_n_5,coreclk_txusrclk2_resyncs_i_n_6,coreclk_txusrclk2_resyncs_i_n_7,coreclk_txusrclk2_resyncs_i_n_8,coreclk_txusrclk2_resyncs_i_n_9,coreclk_txusrclk2_resyncs_i_n_10,coreclk_txusrclk2_resyncs_i_n_11,coreclk_txusrclk2_resyncs_i_n_12,coreclk_txusrclk2_resyncs_i_n_13,coreclk_txusrclk2_resyncs_i_n_14,coreclk_txusrclk2_resyncs_i_n_15,coreclk_txusrclk2_resyncs_i_n_16,coreclk_txusrclk2_resyncs_i_n_17,coreclk_txusrclk2_resyncs_i_n_18,coreclk_txusrclk2_resyncs_i_n_19,coreclk_txusrclk2_resyncs_i_n_20,coreclk_txusrclk2_resyncs_i_n_21,coreclk_txusrclk2_resyncs_i_n_22,coreclk_txusrclk2_resyncs_i_n_23,coreclk_txusrclk2_resyncs_i_n_24,coreclk_txusrclk2_resyncs_i_n_25,coreclk_txusrclk2_resyncs_i_n_26,coreclk_txusrclk2_resyncs_i_n_27,coreclk_txusrclk2_resyncs_i_n_28,coreclk_txusrclk2_resyncs_i_n_29,coreclk_txusrclk2_resyncs_i_n_30,coreclk_txusrclk2_resyncs_i_n_31,coreclk_txusrclk2_resyncs_i_n_32,coreclk_txusrclk2_resyncs_i_n_33,coreclk_txusrclk2_resyncs_i_n_34,coreclk_txusrclk2_resyncs_i_n_35,coreclk_txusrclk2_resyncs_i_n_36,coreclk_txusrclk2_resyncs_i_n_37,coreclk_txusrclk2_resyncs_i_n_38,coreclk_txusrclk2_resyncs_i_n_39,coreclk_txusrclk2_resyncs_i_n_40,coreclk_txusrclk2_resyncs_i_n_41,coreclk_txusrclk2_resyncs_i_n_42,coreclk_txusrclk2_resyncs_i_n_43,coreclk_txusrclk2_resyncs_i_n_44,coreclk_txusrclk2_resyncs_i_n_45,coreclk_txusrclk2_resyncs_i_n_46,coreclk_txusrclk2_resyncs_i_n_47,coreclk_txusrclk2_resyncs_i_n_48,coreclk_txusrclk2_resyncs_i_n_49,coreclk_txusrclk2_resyncs_i_n_50,coreclk_txusrclk2_resyncs_i_n_51}),
        .Q(txsequencefixed),
        .configuration_vector({configuration_vector[123],configuration_vector[121],configuration_vector[2]}),
        .\configuration_vector[243] (\gt_txd[61]_i_2_n_0 ),
        .coreclk(coreclk),
        .\gt_txd_reg[10] (coreclk_txusrclk2_resyncs_i_n_1),
        .\gt_txd_reg[10]_0 (coreclk_txusrclk2_resyncs_i_n_3),
        .\gt_txd_reg[10]_1 (coreclk_txusrclk2_resyncs_i_n_64),
        .\gt_txd_reg[11] (coreclk_txusrclk2_resyncs_i_n_65),
        .\gt_txd_reg[18] (coreclk_txusrclk2_resyncs_i_n_55),
        .\gt_txd_reg[19] (coreclk_txusrclk2_resyncs_i_n_53),
        .\gt_txd_reg[26] (coreclk_txusrclk2_resyncs_i_n_62),
        .\gt_txd_reg[27] (coreclk_txusrclk2_resyncs_i_n_63),
        .\gt_txd_reg[2] (coreclk_txusrclk2_resyncs_i_n_61),
        .\gt_txd_reg[34] (coreclk_txusrclk2_resyncs_i_n_60),
        .\gt_txd_reg[35] (coreclk_txusrclk2_resyncs_i_n_59),
        .\gt_txd_reg[3] (coreclk_txusrclk2_resyncs_i_n_67),
        .\gt_txd_reg[42] (coreclk_txusrclk2_resyncs_i_n_58),
        .\gt_txd_reg[43] (coreclk_txusrclk2_resyncs_i_n_57),
        .\gt_txd_reg[50] (coreclk_txusrclk2_resyncs_i_n_66),
        .\gt_txd_reg[51] (coreclk_txusrclk2_resyncs_i_n_2),
        .\gt_txd_reg[51]_0 (coreclk_txusrclk2_resyncs_i_n_56),
        .\gt_txd_reg[58] (coreclk_txusrclk2_resyncs_i_n_54),
        .\gt_txd_reg[59] (coreclk_txusrclk2_resyncs_i_n_52),
        .in0(prbs31_tx_enable_core_reg),
        .\tx_66_enc_out_reg[10] (pcs_top_i_n_68),
        .\tx_66_enc_out_reg[11] (pcs_top_i_n_12),
        .\tx_66_enc_out_reg[12] (pcs_top_i_n_70),
        .\tx_66_enc_out_reg[13] (pcs_top_i_n_72),
        .\tx_66_enc_out_reg[14] (pcs_top_i_n_10),
        .\tx_66_enc_out_reg[15] (pcs_top_i_n_8),
        .\tx_66_enc_out_reg[16] (pcs_top_i_n_74),
        .\tx_66_enc_out_reg[17] (pcs_top_i_n_76),
        .\tx_66_enc_out_reg[18] (pcs_top_i_n_45),
        .\tx_66_enc_out_reg[19] (pcs_top_i_n_42),
        .\tx_66_enc_out_reg[20] (pcs_top_i_n_41),
        .\tx_66_enc_out_reg[21] (pcs_top_i_n_37),
        .\tx_66_enc_out_reg[22] (pcs_top_i_n_36),
        .\tx_66_enc_out_reg[23] (pcs_top_i_n_60),
        .\tx_66_enc_out_reg[24] (pcs_top_i_n_33),
        .\tx_66_enc_out_reg[25] (pcs_top_i_n_28),
        .\tx_66_enc_out_reg[26] (pcs_top_i_n_27),
        .\tx_66_enc_out_reg[27] (pcs_top_i_n_61),
        .\tx_66_enc_out_reg[28] (pcs_top_i_n_62),
        .\tx_66_enc_out_reg[29] (pcs_top_i_n_63),
        .\tx_66_enc_out_reg[2] (pcs_top_i_n_39),
        .\tx_66_enc_out_reg[30] (pcs_top_i_n_64),
        .\tx_66_enc_out_reg[31] (pcs_top_i_n_65),
        .\tx_66_enc_out_reg[32] (pcs_top_i_n_66),
        .\tx_66_enc_out_reg[33] (pcs_top_i_n_55),
        .\tx_66_enc_out_reg[34] (pcs_top_i_n_54),
        .\tx_66_enc_out_reg[35] (pcs_top_i_n_53),
        .\tx_66_enc_out_reg[36] (pcs_top_i_n_52),
        .\tx_66_enc_out_reg[37] (pcs_top_i_n_51),
        .\tx_66_enc_out_reg[38] (pcs_top_i_n_50),
        .\tx_66_enc_out_reg[39] (pcs_top_i_n_49),
        .\tx_66_enc_out_reg[3] (pcs_top_i_n_35),
        .\tx_66_enc_out_reg[40] (pcs_top_i_n_48),
        .\tx_66_enc_out_reg[4] (pcs_top_i_n_58),
        .\tx_66_enc_out_reg[58] (pcs_top_i_n_43),
        .\tx_66_enc_out_reg[5] (pcs_top_i_n_32),
        .\tx_66_enc_out_reg[61] (pcs_top_i_n_34),
        .\tx_66_enc_out_reg[62] (pcs_top_i_n_59),
        .\tx_66_enc_out_reg[63] (pcs_top_i_n_31),
        .\tx_66_enc_out_reg[65] (pcs_top_i_n_26),
        .\tx_66_enc_out_reg[6] (pcs_top_i_n_30),
        .\tx_66_enc_out_reg[7] (pcs_top_i_n_25),
        .\tx_66_enc_out_reg[8] (pcs_top_i_n_16),
        .\tx_66_enc_out_reg[9] (pcs_top_i_n_14),
        .tx_prbs31_en(tx_prbs31_en),
        .\tx_test_patt_seed_sel_reg[0] (pcs_top_i_n_24),
        .\tx_test_patt_seed_sel_reg[0]_0 (pcs_top_i_n_29),
        .\tx_test_patt_seed_sel_reg[0]_1 (pcs_top_i_n_38),
        .\tx_test_patt_seed_sel_reg[0]_10 (pcs_top_i_n_47),
        .\tx_test_patt_seed_sel_reg[0]_11 (pcs_top_i_n_56),
        .\tx_test_patt_seed_sel_reg[0]_12 (pcs_top_i_n_57),
        .\tx_test_patt_seed_sel_reg[0]_13 (pcs_top_i_n_67),
        .\tx_test_patt_seed_sel_reg[0]_14 (pcs_top_i_n_69),
        .\tx_test_patt_seed_sel_reg[0]_15 (pcs_top_i_n_71),
        .\tx_test_patt_seed_sel_reg[0]_16 (pcs_top_i_n_73),
        .\tx_test_patt_seed_sel_reg[0]_17 (pcs_top_i_n_75),
        .\tx_test_patt_seed_sel_reg[0]_18 (pcs_top_i_n_77),
        .\tx_test_patt_seed_sel_reg[0]_2 (pcs_top_i_n_40),
        .\tx_test_patt_seed_sel_reg[0]_3 (pcs_top_i_n_44),
        .\tx_test_patt_seed_sel_reg[0]_4 (pcs_top_i_n_7),
        .\tx_test_patt_seed_sel_reg[0]_5 (pcs_top_i_n_9),
        .\tx_test_patt_seed_sel_reg[0]_6 (pcs_top_i_n_11),
        .\tx_test_patt_seed_sel_reg[0]_7 (pcs_top_i_n_13),
        .\tx_test_patt_seed_sel_reg[0]_8 (pcs_top_i_n_15),
        .\tx_test_patt_seed_sel_reg[0]_9 (pcs_top_i_n_46));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_elastic_buffer_wrapper \ebuff_gen.rx_elastic_buffer_i 
       (.D(rx_xgmii_data_int),
        .configuration_vector(configuration_vector[2]),
        .coreclk(coreclk),
        .\mcp1_rx_ebuff_ctrl_reg[7] (rx_xgmii_ctrl_int),
        .out(eq_rxusrclk2_en156),
        .reset(reset),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .\xgmii_txc_reg2_reg[7] (xgmii_txc_reg2),
        .\xgmii_txd_reg2_reg[63] (xgmii_txd_reg2));
  LUT2 #(
    .INIT(4'h2)) 
    gt_slip_i_1
       (.I0(mcp1_gt_slip_int_reg),
        .I1(gt_slip_reg__0),
        .O(gt_slip_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gt_slip_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_slip_i_1_n_0),
        .Q(gt_slip),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    gt_slip_reg_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_gt_slip_int_reg),
        .Q(gt_slip_reg__0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'h47774744)) 
    \gt_txc[0]_i_1 
       (.I0(txsequencefixed[2]),
        .I1(coreclk_txusrclk2_resyncs_i_n_1),
        .I2(configuration_vector[121]),
        .I3(configuration_vector[123]),
        .I4(\tx_pcs_i/tx_66_enc_fsm [0]),
        .O(gt_txc_mux[0]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h4474)) 
    \gt_txc[1]_i_1 
       (.I0(txsequencefixed[2]),
        .I1(coreclk_txusrclk2_resyncs_i_n_1),
        .I2(\tx_pcs_i/tx_66_enc_fsm [1]),
        .I3(configuration_vector[123]),
        .O(gt_txc_mux[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txc_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(gt_txc_mux[0]),
        .Q(gt_txc[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txc_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(gt_txc_mux[1]),
        .Q(gt_txc[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gt_txd[61]_i_2 
       (.I0(configuration_vector[121]),
        .I1(configuration_vector[123]),
        .O(\gt_txd[61]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_51),
        .Q(gt_txd[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[10] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_64),
        .Q(gt_txd[10]),
        .R(coreclk_txusrclk2_resyncs_i_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[11] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_65),
        .Q(gt_txd[11]),
        .R(coreclk_txusrclk2_resyncs_i_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[12] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_43),
        .Q(gt_txd[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[13] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_42),
        .Q(gt_txd[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[14] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_41),
        .Q(gt_txd[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[15] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_40),
        .Q(gt_txd[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[16] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_39),
        .Q(gt_txd[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[17] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_38),
        .Q(gt_txd[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[18] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_55),
        .Q(gt_txd[18]),
        .R(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[19] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_53),
        .Q(gt_txd[19]),
        .R(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_50),
        .Q(gt_txd[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[20] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_37),
        .Q(gt_txd[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[21] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_36),
        .Q(gt_txd[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[22] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_35),
        .Q(gt_txd[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[23] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_34),
        .Q(gt_txd[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[24] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_33),
        .Q(gt_txd[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[25] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_32),
        .Q(gt_txd[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[26] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_62),
        .Q(gt_txd[26]),
        .R(coreclk_txusrclk2_resyncs_i_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[27] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_63),
        .Q(gt_txd[27]),
        .R(coreclk_txusrclk2_resyncs_i_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[28] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_31),
        .Q(gt_txd[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[29] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_30),
        .Q(gt_txd[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_61),
        .Q(gt_txd[2]),
        .R(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[30] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_29),
        .Q(gt_txd[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[31] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_28),
        .Q(gt_txd[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[32] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_27),
        .Q(gt_txd[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[33] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_26),
        .Q(gt_txd[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[34] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_60),
        .Q(gt_txd[34]),
        .R(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[35] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_59),
        .Q(gt_txd[35]),
        .R(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[36] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_25),
        .Q(gt_txd[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[37] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_24),
        .Q(gt_txd[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[38] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_23),
        .Q(gt_txd[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[39] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_22),
        .Q(gt_txd[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_67),
        .Q(gt_txd[3]),
        .R(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[40] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_21),
        .Q(gt_txd[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[41] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_20),
        .Q(gt_txd[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[42] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_58),
        .Q(gt_txd[42]),
        .R(coreclk_txusrclk2_resyncs_i_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[43] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_57),
        .Q(gt_txd[43]),
        .R(coreclk_txusrclk2_resyncs_i_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[44] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_19),
        .Q(gt_txd[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[45] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_18),
        .Q(gt_txd[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[46] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_17),
        .Q(gt_txd[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[47] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_16),
        .Q(gt_txd[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[48] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_15),
        .Q(gt_txd[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[49] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_14),
        .Q(gt_txd[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_49),
        .Q(gt_txd[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[50] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_66),
        .Q(gt_txd[50]),
        .R(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[51] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_56),
        .Q(gt_txd[51]),
        .R(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[52] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_13),
        .Q(gt_txd[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[53] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_12),
        .Q(gt_txd[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[54] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_11),
        .Q(gt_txd[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[55] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_10),
        .Q(gt_txd[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[56] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_9),
        .Q(gt_txd[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[57] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_8),
        .Q(gt_txd[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[58] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_54),
        .Q(gt_txd[58]),
        .R(coreclk_txusrclk2_resyncs_i_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[59] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_52),
        .Q(gt_txd[59]),
        .R(coreclk_txusrclk2_resyncs_i_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_48),
        .Q(gt_txd[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[60] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_7),
        .Q(gt_txd[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[61] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_6),
        .Q(gt_txd[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[62] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_5),
        .Q(gt_txd[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[63] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_4),
        .Q(gt_txd[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_47),
        .Q(gt_txd[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_46),
        .Q(gt_txd[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[8] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_45),
        .Q(gt_txd[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[9] 
       (.C(coreclk),
        .CE(1'b1),
        .D(coreclk_txusrclk2_resyncs_i_n_44),
        .Q(gt_txd[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(eq_rxusrclk2_en156));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_management_top management_inst
       (.SR(clear_test_pattern_err_count),
        .configuration_vector({configuration_vector[146:142],configuration_vector[125],configuration_vector[122],configuration_vector[3],configuration_vector[0]}),
        .core_status(core_status),
        .coreclk(coreclk),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .drp_daddr(drp_daddr),
        .drp_den(drp_den),
        .drp_drdy(drp_drdy),
        .drp_drpdo(drp_drpdo),
        .drp_dwe(drp_dwe),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .pcs_ber_count_control_core_int(pcs_ber_count_control_core_int),
        .pcs_error_block_count_control_core_int(pcs_error_block_count_control_core_int),
        .pcs_reset_clear_core_intr(pcs_reset_clear_core_intr),
        .pcs_test_pattern_error_count_control_core_int(pcs_test_pattern_error_count_control_core_int),
        .pma_pmd_reset_clear_core_intr(pma_pmd_reset_clear_core_intr),
        .prbs31_rx_enable_core_int(prbs31_rx_enable_core_int),
        .q_reg(rxusrclk2_coreclk_resyncs_i_n_1),
        .q_reg_0(rxusrclk2_coreclk_resyncs_i_n_2),
        .q_reg_1(synch_5_n_1),
        .reg_3_0_15(\ieee_registers_i/common_reg_block/reg_3_0_15 ),
        .reset(reset),
        .resetdone(resetdone),
        .rxdatavalid_reg(rxdatavalid_reg__0),
        .signal_detect_sync(signal_detect_sync),
        .status_vector(status_vector));
  LUT6 #(
    .INIT(64'h00FFEB5500140055)) 
    mcp1_b_lock_i_1
       (.I0(pcs_top_i_n_79),
        .I1(mcp1_rx_66_raw[0]),
        .I2(mcp1_rx_66_raw[1]),
        .I3(pcs_top_i_n_19),
        .I4(pcs_top_i_n_18),
        .I5(\rx_pcs_i/b_lock_mod ),
        .O(mcp1_b_lock_i_1_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    mcp1_gt_slip_int_reg_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_slip_int),
        .Q(mcp1_gt_slip_int_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBE04)) 
    mcp1_hiber_i_1
       (.I0(pcs_top_i_n_21),
        .I1(pcs_top_i_n_20),
        .I2(pcs_top_i_n_22),
        .I3(hiber),
        .O(mcp1_hiber_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[0]),
        .Q(mcp1_rx_66_raw[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[10] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[10]),
        .Q(mcp1_rx_66_raw[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[11] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[11]),
        .Q(mcp1_rx_66_raw[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[12] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[12]),
        .Q(mcp1_rx_66_raw[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[13] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[13]),
        .Q(mcp1_rx_66_raw[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[14] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[14]),
        .Q(mcp1_rx_66_raw[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[15] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[15]),
        .Q(mcp1_rx_66_raw[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[16] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[16]),
        .Q(mcp1_rx_66_raw[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[17] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[17]),
        .Q(mcp1_rx_66_raw[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[18] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[18]),
        .Q(mcp1_rx_66_raw[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[19] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[19]),
        .Q(mcp1_rx_66_raw[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[1]),
        .Q(mcp1_rx_66_raw[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[20] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[20]),
        .Q(mcp1_rx_66_raw[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[21] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[21]),
        .Q(mcp1_rx_66_raw[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[22] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[22]),
        .Q(mcp1_rx_66_raw[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[23] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[23]),
        .Q(mcp1_rx_66_raw[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[24] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[24]),
        .Q(mcp1_rx_66_raw[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[25] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[25]),
        .Q(mcp1_rx_66_raw[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[26] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[26]),
        .Q(mcp1_rx_66_raw[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[27] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[27]),
        .Q(mcp1_rx_66_raw[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[28] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[28]),
        .Q(mcp1_rx_66_raw[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[29] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[29]),
        .Q(mcp1_rx_66_raw[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[2]),
        .Q(mcp1_rx_66_raw[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[30] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[30]),
        .Q(mcp1_rx_66_raw[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[31] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[31]),
        .Q(mcp1_rx_66_raw[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[32] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[32]),
        .Q(mcp1_rx_66_raw[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[33] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[33]),
        .Q(mcp1_rx_66_raw[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[34] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[34]),
        .Q(mcp1_rx_66_raw[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[35] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[35]),
        .Q(mcp1_rx_66_raw[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[36] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[36]),
        .Q(mcp1_rx_66_raw[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[37] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[37]),
        .Q(mcp1_rx_66_raw[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[38] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[38]),
        .Q(mcp1_rx_66_raw[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[39] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[39]),
        .Q(mcp1_rx_66_raw[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[3]),
        .Q(mcp1_rx_66_raw[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[40] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[40]),
        .Q(mcp1_rx_66_raw[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[41] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[41]),
        .Q(mcp1_rx_66_raw[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[42] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[42]),
        .Q(mcp1_rx_66_raw[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[43] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[43]),
        .Q(mcp1_rx_66_raw[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[44] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[44]),
        .Q(mcp1_rx_66_raw[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[45] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[45]),
        .Q(mcp1_rx_66_raw[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[46] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[46]),
        .Q(mcp1_rx_66_raw[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[47] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[47]),
        .Q(mcp1_rx_66_raw[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[48] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[48]),
        .Q(mcp1_rx_66_raw[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[49] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[49]),
        .Q(mcp1_rx_66_raw[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[4]),
        .Q(mcp1_rx_66_raw[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[50] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[50]),
        .Q(mcp1_rx_66_raw[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[51] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[51]),
        .Q(mcp1_rx_66_raw[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[52] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[52]),
        .Q(mcp1_rx_66_raw[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[53] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[53]),
        .Q(mcp1_rx_66_raw[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[54] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[54]),
        .Q(mcp1_rx_66_raw[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[55] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[55]),
        .Q(mcp1_rx_66_raw[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[56] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[56]),
        .Q(mcp1_rx_66_raw[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[57] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[57]),
        .Q(mcp1_rx_66_raw[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[58] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[58]),
        .Q(mcp1_rx_66_raw[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[59] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[59]),
        .Q(mcp1_rx_66_raw[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[5]),
        .Q(mcp1_rx_66_raw[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[60] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[60]),
        .Q(mcp1_rx_66_raw[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[61] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[61]),
        .Q(mcp1_rx_66_raw[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[62] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[62]),
        .Q(mcp1_rx_66_raw[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[63] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[63]),
        .Q(mcp1_rx_66_raw[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[64] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[64]),
        .Q(mcp1_rx_66_raw[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[65] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[65]),
        .Q(mcp1_rx_66_raw[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[6]),
        .Q(mcp1_rx_66_raw[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[7]),
        .Q(mcp1_rx_66_raw[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[8] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[8]),
        .Q(mcp1_rx_66_raw[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[9] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_gt[9]),
        .Q(mcp1_rx_66_raw[9]),
        .R(1'b0));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_rxusrclk2_coreclk_counter_resync norm_err_block_counter_i
       (.coreclk(coreclk),
        .err_block_count_inc(err_block_count_inc),
        .pcs_error_block_count_control_core_int(pcs_error_block_count_control_core_int),
        .rx_test_mode_int_reg(rx_test_mode_int_reg),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_rxusrclk2_coreclk_counter_resync_51 pcs_ber_counter_i
       (.ber_count_inc(ber_count_inc),
        .coreclk(coreclk),
        .pcs_ber_count_control_core_int(pcs_ber_count_control_core_int),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2));
  FDRE #(
    .INIT(1'b0)) 
    pcs_reset_clear_core_intr_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(rxdatavalid_reg__0),
        .Q(pcs_reset_clear_core_intr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pcs_reset_core_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(status_vector[3]),
        .Q(pcs_reset_core_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pcs_rx_link_up_core_reg_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(pcs_top_i_n_23),
        .Q(pcs_rx_link_up_core_reg),
        .R(1'b0));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pcs_top pcs_top_i
       (.D(xgmii_txc_reg),
        .\FSM_sequential_mcp1_state_reg[1] (mcp1_hiber_i_1_n_0),
        .Q(mcp1_rx_66_raw),
        .b_lock(b_lock),
        .\b_lock_count_reg[19] (\rx_pcs_i/rx_pcs_fsm_i/b_lock_count_reg ),
        .b_lock_mod(\rx_pcs_i/b_lock_mod ),
        .b_lock_mod_reg(pcs_top_i_n_17),
        .ber_count_inc(ber_count_inc),
        .cable_pull(cable_pull),
        .configuration_vector({configuration_vector[141:126],configuration_vector[123],configuration_vector[121:4]}),
        .coreclk(coreclk),
        .err_block_count_inc(err_block_count_inc),
        .gt_slip_int(gt_slip_int),
        .\gt_txc_reg[1] (\tx_pcs_i/tx_66_enc_fsm ),
        .\gt_txd_reg[0] (pcs_top_i_n_39),
        .\gt_txd_reg[1] (pcs_top_i_n_35),
        .\gt_txd_reg[2] (pcs_top_i_n_58),
        .\gt_txd_reg[3] (pcs_top_i_n_32),
        .\gt_txd_reg[4] (pcs_top_i_n_30),
        .\gt_txd_reg[5] (pcs_top_i_n_25),
        .hiber(hiber),
        .mcp1_b_lock_reg(pcs_top_i_n_79),
        .mcp1_b_lock_reg_0(b_lock_mod_i_1_n_0),
        .mcp1_ber_test_sh_reg({pcs_top_i_n_20,pcs_top_i_n_21,pcs_top_i_n_22}),
        .\mcp1_ctrl_pipe_reg[7] (rx_xgmii_ctrl_int),
        .\mcp1_data_pipe_reg[63] (rx_xgmii_data_int),
        .\mcp1_rx_66_raw_reg[0] (mcp1_b_lock_i_1_n_0),
        .mcp1_test_sh_reg({pcs_top_i_n_18,pcs_top_i_n_19}),
        .out(xgmii_txd_reg),
        .\outreg_reg[2] (coreclk_rxusrclk2_resyncs_i_n_4),
        .\outreg_reg[2]_0 ({rx_test_mode_int,rx_test_patt_sel_int,coreclk_rxusrclk2_resyncs_i_n_3}),
        .pcs_rx_link_up_core_reg_reg(pcs_top_i_n_23),
        .pcs_rxreset_int(pcs_rxreset_int),
        .reg_3_0_15(\ieee_registers_i/common_reg_block/reg_3_0_15 ),
        .reset(reset),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2),
        .\scr_reg_reg[0] (pcs_top_i_n_26),
        .\scr_reg_reg[10] (pcs_top_i_n_75),
        .\scr_reg_reg[11] (pcs_top_i_n_7),
        .\scr_reg_reg[12] (pcs_top_i_n_9),
        .\scr_reg_reg[13] (pcs_top_i_n_73),
        .\scr_reg_reg[14] (pcs_top_i_n_71),
        .\scr_reg_reg[15] (pcs_top_i_n_11),
        .\scr_reg_reg[16] (pcs_top_i_n_69),
        .\scr_reg_reg[17] (pcs_top_i_n_13),
        .\scr_reg_reg[18] (pcs_top_i_n_15),
        .\scr_reg_reg[19] (pcs_top_i_n_24),
        .\scr_reg_reg[1] (pcs_top_i_n_29),
        .\scr_reg_reg[20] (pcs_top_i_n_46),
        .\scr_reg_reg[21] (pcs_top_i_n_47),
        .\scr_reg_reg[22] (pcs_top_i_n_57),
        .\scr_reg_reg[23] (pcs_top_i_n_67),
        .\scr_reg_reg[24] (pcs_top_i_n_56),
        .\scr_reg_reg[25] (pcs_top_i_n_48),
        .\scr_reg_reg[26] (pcs_top_i_n_49),
        .\scr_reg_reg[27] (pcs_top_i_n_50),
        .\scr_reg_reg[28] (pcs_top_i_n_51),
        .\scr_reg_reg[29] (pcs_top_i_n_52),
        .\scr_reg_reg[2] (pcs_top_i_n_31),
        .\scr_reg_reg[30] (pcs_top_i_n_53),
        .\scr_reg_reg[31] (pcs_top_i_n_54),
        .\scr_reg_reg[32] (pcs_top_i_n_55),
        .\scr_reg_reg[33] (pcs_top_i_n_66),
        .\scr_reg_reg[34] (pcs_top_i_n_65),
        .\scr_reg_reg[35] (pcs_top_i_n_64),
        .\scr_reg_reg[36] (pcs_top_i_n_63),
        .\scr_reg_reg[37] (pcs_top_i_n_62),
        .\scr_reg_reg[38] (pcs_top_i_n_61),
        .\scr_reg_reg[39] (pcs_top_i_n_27),
        .\scr_reg_reg[3] (pcs_top_i_n_59),
        .\scr_reg_reg[40] (pcs_top_i_n_28),
        .\scr_reg_reg[41] (pcs_top_i_n_33),
        .\scr_reg_reg[42] (pcs_top_i_n_60),
        .\scr_reg_reg[43] (pcs_top_i_n_36),
        .\scr_reg_reg[44] (pcs_top_i_n_37),
        .\scr_reg_reg[45] (pcs_top_i_n_41),
        .\scr_reg_reg[46] (pcs_top_i_n_42),
        .\scr_reg_reg[47] (pcs_top_i_n_45),
        .\scr_reg_reg[48] (pcs_top_i_n_76),
        .\scr_reg_reg[49] (pcs_top_i_n_74),
        .\scr_reg_reg[4] (pcs_top_i_n_34),
        .\scr_reg_reg[50] (pcs_top_i_n_8),
        .\scr_reg_reg[51] (pcs_top_i_n_10),
        .\scr_reg_reg[52] (pcs_top_i_n_72),
        .\scr_reg_reg[53] (pcs_top_i_n_70),
        .\scr_reg_reg[54] (pcs_top_i_n_12),
        .\scr_reg_reg[55] (pcs_top_i_n_68),
        .\scr_reg_reg[56] (pcs_top_i_n_14),
        .\scr_reg_reg[57] (pcs_top_i_n_16),
        .\scr_reg_reg[5] (pcs_top_i_n_38),
        .\scr_reg_reg[6] (pcs_top_i_n_40),
        .\scr_reg_reg[7] (pcs_top_i_n_43),
        .\scr_reg_reg[8] (pcs_top_i_n_44),
        .\scr_reg_reg[9] (pcs_top_i_n_77),
        .signal_detect(signal_detect));
  FDRE #(
    .INIT(1'b0)) 
    pma_pmd_reset_clear_core_intr_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(resetdone),
        .Q(pma_pmd_reset_clear_core_intr),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    prbs31_rx_enable_core_rega_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(prbs31_rx_enable_core_int),
        .Q(prbs31_rx_enable_core_rega),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    prbs31_rx_enable_core_regb_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(prbs31_rx_enable_core_int),
        .Q(prbs31_rx_enable_core_regb),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h2)) 
    prbs31_tx_enable_core_reg_i_1
       (.I0(configuration_vector[124]),
        .I1(configuration_vector[123]),
        .O(prbs31_tx_enable_core_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prbs31_tx_enable_core_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(prbs31_tx_enable_core_reg_i_1_n_0),
        .Q(prbs31_tx_enable_core_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[0]),
        .Q(rx_gt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[10] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[10]),
        .Q(rx_gt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[11] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[11]),
        .Q(rx_gt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[12] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[12]),
        .Q(rx_gt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[13] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[13]),
        .Q(rx_gt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[14] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[14]),
        .Q(rx_gt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[15] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[15]),
        .Q(rx_gt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[16] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[16]),
        .Q(rx_gt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[17] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[17]),
        .Q(rx_gt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[18] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[18]),
        .Q(rx_gt[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[19] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[19]),
        .Q(rx_gt[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[1]),
        .Q(rx_gt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[20] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[20]),
        .Q(rx_gt[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[21] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[21]),
        .Q(rx_gt[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[22] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[22]),
        .Q(rx_gt[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[23] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[23]),
        .Q(rx_gt[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[24] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[24]),
        .Q(rx_gt[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[25] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[25]),
        .Q(rx_gt[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[26] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[26]),
        .Q(rx_gt[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[27] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[27]),
        .Q(rx_gt[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[28] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[28]),
        .Q(rx_gt[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[29] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[29]),
        .Q(rx_gt[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[2]),
        .Q(rx_gt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[30] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[30]),
        .Q(rx_gt[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[31] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[31]),
        .Q(rx_gt[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[32] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[32]),
        .Q(rx_gt[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[33] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[33]),
        .Q(rx_gt[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[34] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[34]),
        .Q(rx_gt[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[35] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[35]),
        .Q(rx_gt[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[36] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[36]),
        .Q(rx_gt[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[37] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[37]),
        .Q(rx_gt[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[38] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[38]),
        .Q(rx_gt[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[39] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[39]),
        .Q(rx_gt[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[3]),
        .Q(rx_gt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[40] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[40]),
        .Q(rx_gt[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[41] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[41]),
        .Q(rx_gt[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[42] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[42]),
        .Q(rx_gt[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[43] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[43]),
        .Q(rx_gt[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[44] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[44]),
        .Q(rx_gt[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[45] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[45]),
        .Q(rx_gt[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[46] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[46]),
        .Q(rx_gt[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[47] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[47]),
        .Q(rx_gt[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[48] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[48]),
        .Q(rx_gt[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[49] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[49]),
        .Q(rx_gt[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[4]),
        .Q(rx_gt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[50] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[50]),
        .Q(rx_gt[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[51] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[51]),
        .Q(rx_gt[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[52] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[52]),
        .Q(rx_gt[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[53] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[53]),
        .Q(rx_gt[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[54] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[54]),
        .Q(rx_gt[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[55] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[55]),
        .Q(rx_gt[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[56] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[56]),
        .Q(rx_gt[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[57] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[57]),
        .Q(rx_gt[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[58] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[58]),
        .Q(rx_gt[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[59] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[59]),
        .Q(rx_gt[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[5]),
        .Q(rx_gt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[60] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[60]),
        .Q(rx_gt[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[61] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[61]),
        .Q(rx_gt[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[62] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[62]),
        .Q(rx_gt[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[63] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[63]),
        .Q(rx_gt[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[64] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[64]),
        .Q(rx_gt[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[65] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[65]),
        .Q(rx_gt[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[6]),
        .Q(rx_gt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[7]),
        .Q(rx_gt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[8] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[8]),
        .Q(rx_gt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[9] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[9]),
        .Q(rx_gt[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rx_test_mode_int_reg_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_test_mode_int),
        .Q(rx_test_mode_int_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxdatavalid_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxc),
        .Q(rxdatavalid),
        .R(1'b0));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_resyncs rxusrclk2_coreclk_resyncs_i
       (.b_lock(b_lock),
        .core_status(core_status),
        .coreclk(coreclk),
        .hiber(hiber),
        .in0(pcs_rx_link_up_core_reg),
        .\q_reg[0] (rxusrclk2_coreclk_resyncs_i_n_1),
        .\q_reg[0]_0 (rxusrclk2_coreclk_resyncs_i_n_2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_52 synch_1
       (.coreclk(coreclk),
        .in0(rxdatavalid),
        .rxdatavalid_reg(rxdatavalid_reg__0));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_53 synch_4
       (.configuration_vector(configuration_vector[1]),
        .coreclk(coreclk),
        .tx_disable(tx_disable));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_54 synch_5
       (.coreclk(coreclk),
        .\q_reg[0] (synch_5_n_1),
        .reset(reset),
        .signal_detect(signal_detect),
        .signal_detect_sync(signal_detect_sync),
        .status_vector(status_vector[0]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_rxusrclk2_coreclk_counter_resync_55 test_err_block_counter_i
       (.coreclk(coreclk),
        .err_block_count_inc(err_block_count_inc),
        .\outreg_reg[3] (rx_prbs31_en),
        .pcs_test_pattern_error_count_control_core_int(pcs_test_pattern_error_count_control_core_int),
        .rx_test_mode_int_reg(rx_test_mode_int_reg),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2));
  LUT1 #(
    .INIT(2'h1)) 
    \txsequencefixed[0]_i_1 
       (.I0(txsequencefixed[0]),
        .O(\txsequencefixed[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \txsequencefixed[1]_i_1 
       (.I0(txsequencefixed[0]),
        .I1(txsequencefixed[1]),
        .O(\txsequencefixed[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \txsequencefixed[2]_i_1 
       (.I0(txsequencefixed[0]),
        .I1(txsequencefixed[1]),
        .I2(txsequencefixed[2]),
        .O(\txsequencefixed[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txsequencefixed_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\txsequencefixed[0]_i_1_n_0 ),
        .Q(txsequencefixed[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txsequencefixed_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\txsequencefixed[1]_i_1_n_0 ),
        .Q(txsequencefixed[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txsequencefixed_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\txsequencefixed[2]_i_1_n_0 ),
        .Q(txsequencefixed[2]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg2_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[0]),
        .Q(xgmii_txc_reg2[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg2_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[1]),
        .Q(xgmii_txc_reg2[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg2_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[2]),
        .Q(xgmii_txc_reg2[2]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg2_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[3]),
        .Q(xgmii_txc_reg2[3]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg2_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[4]),
        .Q(xgmii_txc_reg2[4]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg2_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[5]),
        .Q(xgmii_txc_reg2[5]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg2_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[6]),
        .Q(xgmii_txc_reg2[6]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg2_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[7]),
        .Q(xgmii_txc_reg2[7]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[0]),
        .Q(xgmii_txc_reg[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[1]),
        .Q(xgmii_txc_reg[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[2]),
        .Q(xgmii_txc_reg[2]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[3]),
        .Q(xgmii_txc_reg[3]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[4]),
        .Q(xgmii_txc_reg[4]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[5]),
        .Q(xgmii_txc_reg[5]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[6]),
        .Q(xgmii_txc_reg[6]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[7]),
        .Q(xgmii_txc_reg[7]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[0]),
        .Q(xgmii_txd_reg2[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[10] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[10]),
        .Q(xgmii_txd_reg2[10]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[11] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[11]),
        .Q(xgmii_txd_reg2[11]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[12] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[12]),
        .Q(xgmii_txd_reg2[12]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[13] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[13]),
        .Q(xgmii_txd_reg2[13]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[14] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[14]),
        .Q(xgmii_txd_reg2[14]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[15] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[15]),
        .Q(xgmii_txd_reg2[15]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[16] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[16]),
        .Q(xgmii_txd_reg2[16]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[17] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[17]),
        .Q(xgmii_txd_reg2[17]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[18] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[18]),
        .Q(xgmii_txd_reg2[18]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[19] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[19]),
        .Q(xgmii_txd_reg2[19]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[1]),
        .Q(xgmii_txd_reg2[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[20] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[20]),
        .Q(xgmii_txd_reg2[20]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[21] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[21]),
        .Q(xgmii_txd_reg2[21]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[22] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[22]),
        .Q(xgmii_txd_reg2[22]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[23] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[23]),
        .Q(xgmii_txd_reg2[23]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[24] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[24]),
        .Q(xgmii_txd_reg2[24]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[25] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[25]),
        .Q(xgmii_txd_reg2[25]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[26] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[26]),
        .Q(xgmii_txd_reg2[26]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[27] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[27]),
        .Q(xgmii_txd_reg2[27]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[28] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[28]),
        .Q(xgmii_txd_reg2[28]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[29] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[29]),
        .Q(xgmii_txd_reg2[29]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[2]),
        .Q(xgmii_txd_reg2[2]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[30] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[30]),
        .Q(xgmii_txd_reg2[30]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[31] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[31]),
        .Q(xgmii_txd_reg2[31]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[32] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[32]),
        .Q(xgmii_txd_reg2[32]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[33] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[33]),
        .Q(xgmii_txd_reg2[33]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[34] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[34]),
        .Q(xgmii_txd_reg2[34]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[35] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[35]),
        .Q(xgmii_txd_reg2[35]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[36] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[36]),
        .Q(xgmii_txd_reg2[36]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[37] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[37]),
        .Q(xgmii_txd_reg2[37]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[38] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[38]),
        .Q(xgmii_txd_reg2[38]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[39] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[39]),
        .Q(xgmii_txd_reg2[39]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[3]),
        .Q(xgmii_txd_reg2[3]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[40] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[40]),
        .Q(xgmii_txd_reg2[40]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[41] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[41]),
        .Q(xgmii_txd_reg2[41]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[42] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[42]),
        .Q(xgmii_txd_reg2[42]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[43] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[43]),
        .Q(xgmii_txd_reg2[43]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[44] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[44]),
        .Q(xgmii_txd_reg2[44]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[45] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[45]),
        .Q(xgmii_txd_reg2[45]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[46] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[46]),
        .Q(xgmii_txd_reg2[46]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[47] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[47]),
        .Q(xgmii_txd_reg2[47]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[48] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[48]),
        .Q(xgmii_txd_reg2[48]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[49] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[49]),
        .Q(xgmii_txd_reg2[49]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[4]),
        .Q(xgmii_txd_reg2[4]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[50] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[50]),
        .Q(xgmii_txd_reg2[50]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[51] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[51]),
        .Q(xgmii_txd_reg2[51]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[52] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[52]),
        .Q(xgmii_txd_reg2[52]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[53] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[53]),
        .Q(xgmii_txd_reg2[53]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[54] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[54]),
        .Q(xgmii_txd_reg2[54]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[55] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[55]),
        .Q(xgmii_txd_reg2[55]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[56] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[56]),
        .Q(xgmii_txd_reg2[56]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[57] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[57]),
        .Q(xgmii_txd_reg2[57]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[58] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[58]),
        .Q(xgmii_txd_reg2[58]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[59] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[59]),
        .Q(xgmii_txd_reg2[59]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[5]),
        .Q(xgmii_txd_reg2[5]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[60] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[60]),
        .Q(xgmii_txd_reg2[60]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[61] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[61]),
        .Q(xgmii_txd_reg2[61]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[62] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[62]),
        .Q(xgmii_txd_reg2[62]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[63] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[63]),
        .Q(xgmii_txd_reg2[63]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[6]),
        .Q(xgmii_txd_reg2[6]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[7]),
        .Q(xgmii_txd_reg2[7]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[8] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[8]),
        .Q(xgmii_txd_reg2[8]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[9] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[9]),
        .Q(xgmii_txd_reg2[9]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[0]),
        .Q(xgmii_txd_reg[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[10] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[10]),
        .Q(xgmii_txd_reg[10]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[11] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[11]),
        .Q(xgmii_txd_reg[11]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[12] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[12]),
        .Q(xgmii_txd_reg[12]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[13] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[13]),
        .Q(xgmii_txd_reg[13]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[14] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[14]),
        .Q(xgmii_txd_reg[14]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[15] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[15]),
        .Q(xgmii_txd_reg[15]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[16] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[16]),
        .Q(xgmii_txd_reg[16]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[17] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[17]),
        .Q(xgmii_txd_reg[17]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[18] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[18]),
        .Q(xgmii_txd_reg[18]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[19] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[19]),
        .Q(xgmii_txd_reg[19]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[1]),
        .Q(xgmii_txd_reg[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[20] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[20]),
        .Q(xgmii_txd_reg[20]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[21] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[21]),
        .Q(xgmii_txd_reg[21]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[22] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[22]),
        .Q(xgmii_txd_reg[22]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[23] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[23]),
        .Q(xgmii_txd_reg[23]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[24] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[24]),
        .Q(xgmii_txd_reg[24]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[25] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[25]),
        .Q(xgmii_txd_reg[25]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[26] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[26]),
        .Q(xgmii_txd_reg[26]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[27] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[27]),
        .Q(xgmii_txd_reg[27]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[28] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[28]),
        .Q(xgmii_txd_reg[28]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[29] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[29]),
        .Q(xgmii_txd_reg[29]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[2]),
        .Q(xgmii_txd_reg[2]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[30] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[30]),
        .Q(xgmii_txd_reg[30]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[31] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[31]),
        .Q(xgmii_txd_reg[31]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[32] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[32]),
        .Q(xgmii_txd_reg[32]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[33] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[33]),
        .Q(xgmii_txd_reg[33]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[34] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[34]),
        .Q(xgmii_txd_reg[34]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[35] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[35]),
        .Q(xgmii_txd_reg[35]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[36] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[36]),
        .Q(xgmii_txd_reg[36]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[37] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[37]),
        .Q(xgmii_txd_reg[37]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[38] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[38]),
        .Q(xgmii_txd_reg[38]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[39] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[39]),
        .Q(xgmii_txd_reg[39]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[3]),
        .Q(xgmii_txd_reg[3]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[40] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[40]),
        .Q(xgmii_txd_reg[40]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[41] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[41]),
        .Q(xgmii_txd_reg[41]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[42] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[42]),
        .Q(xgmii_txd_reg[42]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[43] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[43]),
        .Q(xgmii_txd_reg[43]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[44] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[44]),
        .Q(xgmii_txd_reg[44]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[45] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[45]),
        .Q(xgmii_txd_reg[45]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[46] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[46]),
        .Q(xgmii_txd_reg[46]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[47] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[47]),
        .Q(xgmii_txd_reg[47]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[48] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[48]),
        .Q(xgmii_txd_reg[48]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[49] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[49]),
        .Q(xgmii_txd_reg[49]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[4]),
        .Q(xgmii_txd_reg[4]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[50] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[50]),
        .Q(xgmii_txd_reg[50]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[51] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[51]),
        .Q(xgmii_txd_reg[51]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[52] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[52]),
        .Q(xgmii_txd_reg[52]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[53] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[53]),
        .Q(xgmii_txd_reg[53]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[54] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[54]),
        .Q(xgmii_txd_reg[54]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[55] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[55]),
        .Q(xgmii_txd_reg[55]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[56] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[56]),
        .Q(xgmii_txd_reg[56]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[57] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[57]),
        .Q(xgmii_txd_reg[57]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[58] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[58]),
        .Q(xgmii_txd_reg[58]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[59] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[59]),
        .Q(xgmii_txd_reg[59]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[5]),
        .Q(xgmii_txd_reg[5]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[60] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[60]),
        .Q(xgmii_txd_reg[60]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[61] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[61]),
        .Q(xgmii_txd_reg[61]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[62] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[62]),
        .Q(xgmii_txd_reg[62]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[63] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[63]),
        .Q(xgmii_txd_reg[63]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[6]),
        .Q(xgmii_txd_reg[6]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[7]),
        .Q(xgmii_txd_reg[7]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[8] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[8]),
        .Q(xgmii_txd_reg[8]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[9] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[9]),
        .Q(xgmii_txd_reg[9]),
        .R(1'b0));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_coherent_resyncs_en
   (out,
    rxusrclk2,
    configuration_vector);
  output [15:0]out;
  input rxusrclk2;
  input [15:0]configuration_vector;

  wire [1:0]comp_res;
  wire \comp_res[0]_i_2_n_0 ;
  wire \comp_res[0]_i_3_n_0 ;
  wire \comp_res[0]_i_4_n_0 ;
  wire \comp_res[0]_i_5_n_0 ;
  wire \comp_res[0]_i_6_n_0 ;
  wire \comp_res[0]_i_7_n_0 ;
  wire [15:0]configuration_vector;
  (* RTL_KEEP = "true" *) wire [15:0]d4;
  (* RTL_KEEP = "true" *) wire [15:0]d5;
  (* RTL_KEEP = "true" *) wire [15:0]outreg;
  wire \outreg[15]_i_1_n_0 ;
  wire rxusrclk2;
  wire stable;

  assign out[15:0] = outreg;
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \comp_res[0]_i_1 
       (.I0(\comp_res[0]_i_2_n_0 ),
        .I1(\comp_res[0]_i_3_n_0 ),
        .I2(\comp_res[0]_i_4_n_0 ),
        .I3(\comp_res[0]_i_5_n_0 ),
        .I4(\comp_res[0]_i_6_n_0 ),
        .I5(\comp_res[0]_i_7_n_0 ),
        .O(stable));
  LUT2 #(
    .INIT(4'h6)) 
    \comp_res[0]_i_2 
       (.I0(d4[15]),
        .I1(d5[15]),
        .O(\comp_res[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \comp_res[0]_i_3 
       (.I0(d5[6]),
        .I1(d4[6]),
        .I2(d4[8]),
        .I3(d5[8]),
        .I4(d4[7]),
        .I5(d5[7]),
        .O(\comp_res[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \comp_res[0]_i_4 
       (.I0(d5[9]),
        .I1(d4[9]),
        .I2(d4[11]),
        .I3(d5[11]),
        .I4(d4[10]),
        .I5(d5[10]),
        .O(\comp_res[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \comp_res[0]_i_5 
       (.I0(d5[0]),
        .I1(d4[0]),
        .I2(d4[1]),
        .I3(d5[1]),
        .I4(d4[2]),
        .I5(d5[2]),
        .O(\comp_res[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \comp_res[0]_i_6 
       (.I0(d5[3]),
        .I1(d4[3]),
        .I2(d4[5]),
        .I3(d5[5]),
        .I4(d4[4]),
        .I5(d5[4]),
        .O(\comp_res[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \comp_res[0]_i_7 
       (.I0(d5[12]),
        .I1(d4[12]),
        .I2(d4[13]),
        .I3(d5[13]),
        .I4(d4[14]),
        .I5(d5[14]),
        .O(\comp_res[0]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \comp_res_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(stable),
        .Q(comp_res[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \comp_res_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(comp_res[0]),
        .Q(comp_res[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4[0]),
        .Q(d5[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[10] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4[10]),
        .Q(d5[10]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[11] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4[11]),
        .Q(d5[11]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[12] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4[12]),
        .Q(d5[12]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[13] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4[13]),
        .Q(d5[13]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[14] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4[14]),
        .Q(d5[14]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[15] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4[15]),
        .Q(d5[15]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4[1]),
        .Q(d5[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4[2]),
        .Q(d5[2]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4[3]),
        .Q(d5[3]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4[4]),
        .Q(d5[4]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4[5]),
        .Q(d5[5]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4[6]),
        .Q(d5[6]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4[7]),
        .Q(d5[7]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[8] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4[8]),
        .Q(d5[8]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[9] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4[9]),
        .Q(d5[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \outreg[15]_i_1 
       (.I0(comp_res[1]),
        .I1(comp_res[0]),
        .O(\outreg[15]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[0] 
       (.C(rxusrclk2),
        .CE(\outreg[15]_i_1_n_0 ),
        .D(d5[0]),
        .Q(outreg[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[10] 
       (.C(rxusrclk2),
        .CE(\outreg[15]_i_1_n_0 ),
        .D(d5[10]),
        .Q(outreg[10]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[11] 
       (.C(rxusrclk2),
        .CE(\outreg[15]_i_1_n_0 ),
        .D(d5[11]),
        .Q(outreg[11]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[12] 
       (.C(rxusrclk2),
        .CE(\outreg[15]_i_1_n_0 ),
        .D(d5[12]),
        .Q(outreg[12]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[13] 
       (.C(rxusrclk2),
        .CE(\outreg[15]_i_1_n_0 ),
        .D(d5[13]),
        .Q(outreg[13]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[14] 
       (.C(rxusrclk2),
        .CE(\outreg[15]_i_1_n_0 ),
        .D(d5[14]),
        .Q(outreg[14]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[15] 
       (.C(rxusrclk2),
        .CE(\outreg[15]_i_1_n_0 ),
        .D(d5[15]),
        .Q(outreg[15]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[1] 
       (.C(rxusrclk2),
        .CE(\outreg[15]_i_1_n_0 ),
        .D(d5[1]),
        .Q(outreg[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[2] 
       (.C(rxusrclk2),
        .CE(\outreg[15]_i_1_n_0 ),
        .D(d5[2]),
        .Q(outreg[2]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[3] 
       (.C(rxusrclk2),
        .CE(\outreg[15]_i_1_n_0 ),
        .D(d5[3]),
        .Q(outreg[3]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[4] 
       (.C(rxusrclk2),
        .CE(\outreg[15]_i_1_n_0 ),
        .D(d5[4]),
        .Q(outreg[4]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[5] 
       (.C(rxusrclk2),
        .CE(\outreg[15]_i_1_n_0 ),
        .D(d5[5]),
        .Q(outreg[5]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[6] 
       (.C(rxusrclk2),
        .CE(\outreg[15]_i_1_n_0 ),
        .D(d5[6]),
        .Q(outreg[6]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[7] 
       (.C(rxusrclk2),
        .CE(\outreg[15]_i_1_n_0 ),
        .D(d5[7]),
        .Q(outreg[7]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[8] 
       (.C(rxusrclk2),
        .CE(\outreg[15]_i_1_n_0 ),
        .D(d5[8]),
        .Q(outreg[8]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[9] 
       (.C(rxusrclk2),
        .CE(\outreg[15]_i_1_n_0 ),
        .D(d5[9]),
        .Q(outreg[9]),
        .R(1'b0));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__1 \resynch[0].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[0]),
        .en(1'b1),
        .q(d4[0]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__11 \resynch[10].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[10]),
        .en(1'b1),
        .q(d4[10]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__12 \resynch[11].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[11]),
        .en(1'b1),
        .q(d4[11]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__13 \resynch[12].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[12]),
        .en(1'b1),
        .q(d4[12]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__14 \resynch[13].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[13]),
        .en(1'b1),
        .q(d4[13]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__15 \resynch[14].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[14]),
        .en(1'b1),
        .q(d4[14]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__16 \resynch[15].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[15]),
        .en(1'b1),
        .q(d4[15]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__2 \resynch[1].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[1]),
        .en(1'b1),
        .q(d4[1]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__3 \resynch[2].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[2]),
        .en(1'b1),
        .q(d4[2]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__4 \resynch[3].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[3]),
        .en(1'b1),
        .q(d4[3]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__5 \resynch[4].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[4]),
        .en(1'b1),
        .q(d4[4]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__6 \resynch[5].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[5]),
        .en(1'b1),
        .q(d4[5]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__7 \resynch[6].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[6]),
        .en(1'b1),
        .q(d4[6]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__8 \resynch[7].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[7]),
        .en(1'b1),
        .q(d4[7]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__9 \resynch[8].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[8]),
        .en(1'b1),
        .q(d4[8]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__10 \resynch[9].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[9]),
        .en(1'b1),
        .q(d4[9]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_coherent_resyncs_en" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_coherent_resyncs_en__parameterized0
   (clear_rx_prbs_err_count_reg,
    mcp1_err_block_count_inc_out_reg,
    clear_rx_prbs_err_count0,
    rxusrclk2,
    configuration_vector,
    out,
    b_lock,
    pcs_rxreset_int,
    rxreset_rxusrclk2,
    q);
  output [3:0]clear_rx_prbs_err_count_reg;
  output mcp1_err_block_count_inc_out_reg;
  output clear_rx_prbs_err_count0;
  input rxusrclk2;
  input [2:0]configuration_vector;
  input out;
  input b_lock;
  input pcs_rxreset_int;
  input rxreset_rxusrclk2;
  input q;

  wire b_lock;
  wire clear_rx_prbs_err_count0;
  wire [1:0]comp_res;
  wire \comp_res[0]_i_2__0_n_0 ;
  wire [2:0]configuration_vector;
  (* RTL_KEEP = "true" *) wire [3:0]d4;
  (* RTL_KEEP = "true" *) wire [3:0]d5;
  wire mcp1_err_block_count_inc_out_reg;
  wire out;
  (* RTL_KEEP = "true" *) wire [3:0]outreg;
  wire \outreg[3]_i_1_n_0 ;
  wire pcs_rxreset_int;
  wire q;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire stable;

  assign clear_rx_prbs_err_count_reg[3:0] = outreg;
  LUT5 #(
    .INIT(32'h01000000)) 
    clear_rx_prbs_err_count_i_1
       (.I0(outreg[2]),
        .I1(pcs_rxreset_int),
        .I2(rxreset_rxusrclk2),
        .I3(q),
        .I4(outreg[3]),
        .O(clear_rx_prbs_err_count0));
  LUT3 #(
    .INIT(8'h90)) 
    \comp_res[0]_i_1__0 
       (.I0(d4[3]),
        .I1(d5[3]),
        .I2(\comp_res[0]_i_2__0_n_0 ),
        .O(stable));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \comp_res[0]_i_2__0 
       (.I0(d4[0]),
        .I1(d5[0]),
        .I2(d5[2]),
        .I3(d4[2]),
        .I4(d5[1]),
        .I5(d4[1]),
        .O(\comp_res[0]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \comp_res_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(stable),
        .Q(comp_res[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \comp_res_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(comp_res[0]),
        .Q(comp_res[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4[0]),
        .Q(d5[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4[1]),
        .Q(d5[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4[2]),
        .Q(d5[2]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4[3]),
        .Q(d5[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    mcp1_err_block_count_inc_out_i_3
       (.I0(outreg[2]),
        .I1(b_lock),
        .O(mcp1_err_block_count_inc_out_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \outreg[3]_i_1 
       (.I0(comp_res[0]),
        .I1(comp_res[1]),
        .O(\outreg[3]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[0] 
       (.C(rxusrclk2),
        .CE(\outreg[3]_i_1_n_0 ),
        .D(d5[0]),
        .Q(outreg[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[1] 
       (.C(rxusrclk2),
        .CE(\outreg[3]_i_1_n_0 ),
        .D(d5[1]),
        .Q(outreg[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[2] 
       (.C(rxusrclk2),
        .CE(\outreg[3]_i_1_n_0 ),
        .D(d5[2]),
        .Q(outreg[2]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[3] 
       (.C(rxusrclk2),
        .CE(\outreg[3]_i_1_n_0 ),
        .D(d5[3]),
        .Q(outreg[3]),
        .R(1'b0));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__17 \resynch[0].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[0]),
        .en(1'b1),
        .q(d4[0]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__18 \resynch[1].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[1]),
        .en(1'b1),
        .q(d4[1]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__19 \resynch[2].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[2]),
        .en(1'b1),
        .q(d4[2]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__20 \resynch[3].synchc_inst 
       (.clk(rxusrclk2),
        .d(out),
        .en(1'b1),
        .q(d4[3]));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_common_ieee_registers
   (status_vector,
    reset_local_reg,
    SR,
    \pcs_test_pattern_error_count_reg[15] ,
    core_status,
    coreclk,
    q_reg,
    q_reg_0,
    configuration_vector,
    q_reg_1,
    reset,
    pma_pmd_reset_clear_core_intr,
    resetdone,
    pcs_reset_clear_core_intr,
    rxdatavalid_reg,
    signal_detect_sync,
    D,
    \pcs_ber_count_reg[5] ,
    Q);
  output [40:0]status_vector;
  output reset_local_reg;
  output [0:0]SR;
  output [0:0]\pcs_test_pattern_error_count_reg[15] ;
  input [0:0]core_status;
  input coreclk;
  input q_reg;
  input q_reg_0;
  input [6:0]configuration_vector;
  input q_reg_1;
  input reset;
  input pma_pmd_reset_clear_core_intr;
  input resetdone;
  input pcs_reset_clear_core_intr;
  input rxdatavalid_reg;
  input signal_detect_sync;
  input [7:0]D;
  input [5:0]\pcs_ber_count_reg[5] ;
  input [15:0]Q;

  wire [7:0]D;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [6:0]configuration_vector;
  wire [0:0]core_status;
  wire coreclk;
  wire [5:0]\pcs_ber_count_reg[5] ;
  wire pcs_reset_clear_core_intr;
  wire [0:0]\pcs_test_pattern_error_count_reg[15] ;
  wire pma_pmd_reset_clear_core_intr;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire re_prev;
  wire re_prev_0;
  wire re_prev_1;
  wire reg_3_0_15_n_3;
  wire reg_3_0_15_n_4;
  wire reg_3_0_15_n_6;
  wire reg_3_32_1_n_1;
  wire reset;
  wire reset_local_reg;
  wire resetdone;
  wire rxdatavalid_reg;
  wire signal_detect_sync;
  wire [40:0]status_vector;

  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register reg_1_0_15
       (.configuration_vector(configuration_vector[0]),
        .coreclk(coreclk),
        .pma_pmd_reset_clear_core_intr(pma_pmd_reset_clear_core_intr),
        .resetdone(resetdone),
        .status_vector(status_vector[0]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized5 reg_1_10_0
       (.coreclk(coreclk),
        .q_reg(q_reg_1),
        .status_vector(status_vector[2]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized0 reg_1_1_2
       (.configuration_vector(configuration_vector[2]),
        .coreclk(coreclk),
        .\q_reg[0]_0 (status_vector[0]),
        .reset(reset),
        .signal_detect_sync(signal_detect_sync),
        .status_vector(status_vector[1]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register_68 reg_3_0_15
       (.SR(SR),
        .configuration_vector({configuration_vector[6:4],configuration_vector[1]}),
        .coreclk(coreclk),
        .pcs_reset_clear_core_intr(pcs_reset_clear_core_intr),
        .\pcs_test_pattern_error_count_reg[15] (\pcs_test_pattern_error_count_reg[15] ),
        .q_reg(q_reg_0),
        .\q_reg[0]_0 (reg_3_0_15_n_3),
        .\q_reg[0]_1 (reg_3_0_15_n_6),
        .\q_reg[15] (reg_3_0_15_n_4),
        .re_prev(re_prev),
        .re_prev_0(re_prev_0),
        .re_prev_1(re_prev_1),
        .reset(reset),
        .reset_local_reg(reset_local_reg),
        .rxdatavalid_reg(rxdatavalid_reg),
        .status_vector(status_vector[5]),
        .\status_vector[223] (status_vector[3]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized0_69 reg_3_1_2
       (.configuration_vector(configuration_vector[3]),
        .coreclk(coreclk),
        .\q_reg[0]_0 (status_vector[8]),
        .\q_reg[0]_1 (reset_local_reg),
        .reset(reset),
        .status_vector(status_vector[4]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized5_70 reg_3_32_0
       (.core_status(core_status),
        .coreclk(coreclk),
        .data_out_reg(status_vector[3]),
        .status_vector(status_vector[6]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized5_71 reg_3_32_1
       (.configuration_vector(configuration_vector[5]),
        .coreclk(coreclk),
        .data_out_reg(status_vector[3]),
        .q_reg(q_reg),
        .\q_reg[0]_0 (reg_3_32_1_n_1),
        .\q_reg[0]_1 (reset_local_reg),
        .\q_reg[0]_2 (status_vector[23]),
        .re_prev(re_prev),
        .reset(reset),
        .status_vector(status_vector[7]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized5_72 reg_3_32_12
       (.coreclk(coreclk),
        .data_out_reg(status_vector[3]),
        .q_reg(q_reg_0),
        .status_vector(status_vector[8]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized2 reg_3_33_13_8
       (.SR(reg_3_0_15_n_3),
        .coreclk(coreclk),
        .\pcs_ber_count_reg[5] (\pcs_ber_count_reg[5] ),
        .status_vector(status_vector[22:17]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized1 reg_3_33_14
       (.coreclk(coreclk),
        .\q_reg[0]_0 (reg_3_32_1_n_1),
        .status_vector(status_vector[23]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized0_73 reg_3_33_15
       (.configuration_vector(configuration_vector[5]),
        .coreclk(coreclk),
        .\q_reg[0]_0 (status_vector[6]),
        .\q_reg[0]_1 (reset_local_reg),
        .re_prev(re_prev),
        .reset(reset),
        .status_vector(status_vector[24]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized3 reg_3_33_7_0
       (.D(D),
        .SR(reg_3_0_15_n_3),
        .coreclk(coreclk),
        .status_vector(status_vector[16:9]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized4 reg_3_43_all
       (.Q(Q),
        .SR(reg_3_0_15_n_4),
        .configuration_vector(configuration_vector[6]),
        .coreclk(coreclk),
        .re_prev(re_prev_0),
        .status_vector(status_vector[40:25]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized1_74 reg_3_8_10
       (.coreclk(coreclk),
        .q_reg(reg_3_0_15_n_6),
        .status_vector(status_vector[5]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized1_75 reg_3_8_11
       (.configuration_vector(configuration_vector[4]),
        .coreclk(coreclk),
        .re_prev(re_prev_1));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_cs_ipif_access
   (read_addr,
    prbs31_rx_enable_core_int,
    out,
    D,
    \FSM_sequential_state_reg[1]_0 ,
    reset,
    coreclk,
    drp_ack,
    configuration_vector,
    Q,
    \pcs_test_pattern_error_count_reg[15] );
  output [0:0]read_addr;
  output prbs31_rx_enable_core_int;
  output [1:0]out;
  output [15:0]D;
  output [0:0]\FSM_sequential_state_reg[1]_0 ;
  input reset;
  input coreclk;
  input drp_ack;
  input [1:0]configuration_vector;
  input [15:0]Q;
  input [15:0]\pcs_test_pattern_error_count_reg[15] ;

  wire [15:0]D;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire [0:0]\FSM_sequential_state_reg[1]_0 ;
  wire [15:0]Q;
  wire [1:0]configuration_vector;
  wire coreclk;
  wire drp_ack;
  wire [15:0]mgmt_rddata;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  wire [15:0]\pcs_test_pattern_error_count_reg[15] ;
  wire [15:0]prbs31_err_count;
  wire \prbs31_err_count[15]_i_1_n_0 ;
  wire prbs31_rx_enable_core_int;
  wire [0:0]read_addr;
  wire reset;

  LUT4 #(
    .INIT(16'h00E2)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(read_addr),
        .I1(out[1]),
        .I2(drp_ack),
        .I3(out[0]),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\FSM_sequential_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00,RDREQ1:01,RDPENDING1:10,RDRESP1:11,WRREQ1:100,WRPENDING1:101,WRRESP1:110" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(out[0]),
        .R(reset));
  (* FSM_ENCODED_STATES = "IDLE:00,RDREQ1:01,RDPENDING1:10,RDRESP1:11,WRREQ1:100,WRPENDING1:101,WRRESP1:110" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[1]_0 ),
        .Q(out[1]),
        .R(reset));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[0]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[0]),
        .O(mgmt_rddata[0]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[10]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[10]),
        .O(mgmt_rddata[10]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[11]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[11]),
        .O(mgmt_rddata[11]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[12]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[12]),
        .O(mgmt_rddata[12]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[13]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[13]),
        .O(mgmt_rddata[13]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[14]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[14]),
        .O(mgmt_rddata[14]));
  LUT6 #(
    .INIT(64'h0000080008000000)) 
    \prbs31_err_count[15]_i_1 
       (.I0(drp_ack),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(read_addr),
        .I4(out[0]),
        .I5(out[1]),
        .O(\prbs31_err_count[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[15]_i_2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[15]),
        .O(mgmt_rddata[15]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[1]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[1]),
        .O(mgmt_rddata[1]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[2]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[2]),
        .O(mgmt_rddata[2]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[3]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[3]),
        .O(mgmt_rddata[3]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[4]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[4]),
        .O(mgmt_rddata[4]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[5]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[5]),
        .O(mgmt_rddata[5]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[6]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[6]),
        .O(mgmt_rddata[6]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[7]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[7]),
        .O(mgmt_rddata[7]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[8]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[8]),
        .O(mgmt_rddata[8]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[9]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[9]),
        .O(mgmt_rddata[9]));
  FDRE \prbs31_err_count_reg[0] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[0]),
        .Q(prbs31_err_count[0]),
        .R(reset));
  FDRE \prbs31_err_count_reg[10] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[10]),
        .Q(prbs31_err_count[10]),
        .R(reset));
  FDRE \prbs31_err_count_reg[11] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[11]),
        .Q(prbs31_err_count[11]),
        .R(reset));
  FDRE \prbs31_err_count_reg[12] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[12]),
        .Q(prbs31_err_count[12]),
        .R(reset));
  FDRE \prbs31_err_count_reg[13] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[13]),
        .Q(prbs31_err_count[13]),
        .R(reset));
  FDRE \prbs31_err_count_reg[14] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[14]),
        .Q(prbs31_err_count[14]),
        .R(reset));
  FDRE \prbs31_err_count_reg[15] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[15]),
        .Q(prbs31_err_count[15]),
        .R(reset));
  FDRE \prbs31_err_count_reg[1] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[1]),
        .Q(prbs31_err_count[1]),
        .R(reset));
  FDRE \prbs31_err_count_reg[2] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[2]),
        .Q(prbs31_err_count[2]),
        .R(reset));
  FDRE \prbs31_err_count_reg[3] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[3]),
        .Q(prbs31_err_count[3]),
        .R(reset));
  FDRE \prbs31_err_count_reg[4] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[4]),
        .Q(prbs31_err_count[4]),
        .R(reset));
  FDRE \prbs31_err_count_reg[5] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[5]),
        .Q(prbs31_err_count[5]),
        .R(reset));
  FDRE \prbs31_err_count_reg[6] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[6]),
        .Q(prbs31_err_count[6]),
        .R(reset));
  FDRE \prbs31_err_count_reg[7] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[7]),
        .Q(prbs31_err_count[7]),
        .R(reset));
  FDRE \prbs31_err_count_reg[8] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[8]),
        .Q(prbs31_err_count[8]),
        .R(reset));
  FDRE \prbs31_err_count_reg[9] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[9]),
        .Q(prbs31_err_count[9]),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    prbs31_rx_enable_core_regb_i_1
       (.I0(configuration_vector[1]),
        .I1(configuration_vector[0]),
        .O(prbs31_rx_enable_core_int));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[0]_i_1 
       (.I0(prbs31_err_count[0]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(\pcs_test_pattern_error_count_reg[15] [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[10]_i_1 
       (.I0(prbs31_err_count[10]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(\pcs_test_pattern_error_count_reg[15] [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[11]_i_1 
       (.I0(prbs31_err_count[11]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(\pcs_test_pattern_error_count_reg[15] [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[12]_i_1 
       (.I0(prbs31_err_count[12]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(\pcs_test_pattern_error_count_reg[15] [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[13]_i_1 
       (.I0(prbs31_err_count[13]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(\pcs_test_pattern_error_count_reg[15] [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[14]_i_1 
       (.I0(prbs31_err_count[14]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(\pcs_test_pattern_error_count_reg[15] [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[15]_i_1 
       (.I0(prbs31_err_count[15]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(\pcs_test_pattern_error_count_reg[15] [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[1]_i_1 
       (.I0(prbs31_err_count[1]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(\pcs_test_pattern_error_count_reg[15] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[2]_i_1 
       (.I0(prbs31_err_count[2]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(\pcs_test_pattern_error_count_reg[15] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[3]_i_1 
       (.I0(prbs31_err_count[3]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(\pcs_test_pattern_error_count_reg[15] [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[4]_i_1 
       (.I0(prbs31_err_count[4]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(\pcs_test_pattern_error_count_reg[15] [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[5]_i_1 
       (.I0(prbs31_err_count[5]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(\pcs_test_pattern_error_count_reg[15] [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[6]_i_1 
       (.I0(prbs31_err_count[6]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(\pcs_test_pattern_error_count_reg[15] [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[7]_i_1 
       (.I0(prbs31_err_count[7]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(\pcs_test_pattern_error_count_reg[15] [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[8]_i_1 
       (.I0(prbs31_err_count[8]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(\pcs_test_pattern_error_count_reg[15] [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[9]_i_1 
       (.I0(prbs31_err_count[9]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(\pcs_test_pattern_error_count_reg[15] [9]),
        .O(D[9]));
  FDRE \read_addr_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(prbs31_rx_enable_core_int),
        .Q(read_addr),
        .R(reset));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_dp_ram
   (E,
    rd_data,
    wr_clk_en,
    full_int_reg,
    wr_en,
    rd_en,
    rd_clk_en,
    empty_int_reg,
    wr_clk,
    wr_data,
    Q,
    \wr_addr_reg[4] ,
    rd_clk);
  output [0:0]E;
  output [73:0]rd_data;
  input wr_clk_en;
  input full_int_reg;
  input wr_en;
  input rd_en;
  input rd_clk_en;
  input empty_int_reg;
  input wr_clk;
  input [73:0]wr_data;
  input [4:0]Q;
  input [4:0]\wr_addr_reg[4] ;
  input rd_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire empty_int_reg;
  wire full_int_reg;
  wire rd_clk;
  wire rd_clk_en;
  wire [73:0]rd_data;
  wire \rd_data[73]_i_1_n_0 ;
  wire [73:0]rd_data_unreg;
  wire rd_en;
  wire [4:0]\wr_addr_reg[4] ;
  wire wr_clk;
  wire wr_clk_en;
  wire [73:0]wr_data;
  wire wr_en;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_0_5_DOH_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_12_17_DOH_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_18_23_DOH_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_24_29_DOH_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_30_35_DOC_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_30_35_DOE_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_30_35_DOF_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_30_35_DOG_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_30_35_DOH_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_6_11_DOH_UNCONNECTED;

  LUT3 #(
    .INIT(8'h08)) 
    \rd_data[73]_i_1 
       (.I0(rd_en),
        .I1(rd_clk_en),
        .I2(empty_int_reg),
        .O(\rd_data[73]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[0] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[0]),
        .Q(rd_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[10] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[10]),
        .Q(rd_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[11] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[11]),
        .Q(rd_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[12] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[12]),
        .Q(rd_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[13] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[13]),
        .Q(rd_data[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[14] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[14]),
        .Q(rd_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[15] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[15]),
        .Q(rd_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[16] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[16]),
        .Q(rd_data[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[17] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[17]),
        .Q(rd_data[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[18] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[18]),
        .Q(rd_data[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[19] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[19]),
        .Q(rd_data[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[1] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[1]),
        .Q(rd_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[20] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[20]),
        .Q(rd_data[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[21] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[21]),
        .Q(rd_data[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[22] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[22]),
        .Q(rd_data[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[23] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[23]),
        .Q(rd_data[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[24] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[24]),
        .Q(rd_data[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[25] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[25]),
        .Q(rd_data[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[26] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[26]),
        .Q(rd_data[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[27] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[27]),
        .Q(rd_data[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[28] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[28]),
        .Q(rd_data[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[29] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[29]),
        .Q(rd_data[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[2] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[2]),
        .Q(rd_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[30] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[30]),
        .Q(rd_data[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[31] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[31]),
        .Q(rd_data[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[32] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[32]),
        .Q(rd_data[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[33] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[33]),
        .Q(rd_data[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[34] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[34]),
        .Q(rd_data[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[35] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[35]),
        .Q(rd_data[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[36] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[36]),
        .Q(rd_data[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[37] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[37]),
        .Q(rd_data[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[38] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[38]),
        .Q(rd_data[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[39] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[39]),
        .Q(rd_data[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[3] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[3]),
        .Q(rd_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[40] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[40]),
        .Q(rd_data[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[41] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[41]),
        .Q(rd_data[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[42] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[42]),
        .Q(rd_data[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[43] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[43]),
        .Q(rd_data[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[44] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[44]),
        .Q(rd_data[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[45] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[45]),
        .Q(rd_data[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[46] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[46]),
        .Q(rd_data[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[47] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[47]),
        .Q(rd_data[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[48] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[48]),
        .Q(rd_data[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[49] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[49]),
        .Q(rd_data[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[4] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[4]),
        .Q(rd_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[50] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[50]),
        .Q(rd_data[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[51] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[51]),
        .Q(rd_data[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[52] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[52]),
        .Q(rd_data[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[53] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[53]),
        .Q(rd_data[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[54] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[54]),
        .Q(rd_data[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[55] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[55]),
        .Q(rd_data[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[56] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[56]),
        .Q(rd_data[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[57] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[57]),
        .Q(rd_data[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[58] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[58]),
        .Q(rd_data[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[59] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[59]),
        .Q(rd_data[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[5] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[5]),
        .Q(rd_data[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[60] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[60]),
        .Q(rd_data[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[61] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[61]),
        .Q(rd_data[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[62] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[62]),
        .Q(rd_data[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[63] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[63]),
        .Q(rd_data[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[64] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[64]),
        .Q(rd_data[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[65] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[65]),
        .Q(rd_data[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[66] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[66]),
        .Q(rd_data[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[67] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[67]),
        .Q(rd_data[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[68] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[68]),
        .Q(rd_data[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[69] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[69]),
        .Q(rd_data[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[6] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[6]),
        .Q(rd_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[70] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[70]),
        .Q(rd_data[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[71] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[71]),
        .Q(rd_data[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[72] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[72]),
        .Q(rd_data[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[73] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[73]),
        .Q(rd_data[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[7] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[7]),
        .Q(rd_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[8] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[8]),
        .Q(rd_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[9] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[9]),
        .Q(rd_data[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 ten_gig_disti_ram_reg_0_31_0_5
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(Q),
        .ADDRE(Q),
        .ADDRF(Q),
        .ADDRG(Q),
        .ADDRH(\wr_addr_reg[4] ),
        .DIA(wr_data[1:0]),
        .DIB(wr_data[3:2]),
        .DIC(wr_data[5:4]),
        .DID(wr_data[7:6]),
        .DIE(wr_data[9:8]),
        .DIF(wr_data[11:10]),
        .DIG(wr_data[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(rd_data_unreg[1:0]),
        .DOB(rd_data_unreg[3:2]),
        .DOC(rd_data_unreg[5:4]),
        .DOD(rd_data_unreg[7:6]),
        .DOE(rd_data_unreg[9:8]),
        .DOF(rd_data_unreg[11:10]),
        .DOG(rd_data_unreg[13:12]),
        .DOH(NLW_ten_gig_disti_ram_reg_0_31_0_5_DOH_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 ten_gig_disti_ram_reg_0_31_12_17
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(Q),
        .ADDRE(Q),
        .ADDRF(Q),
        .ADDRG(Q),
        .ADDRH(\wr_addr_reg[4] ),
        .DIA(wr_data[29:28]),
        .DIB(wr_data[31:30]),
        .DIC(wr_data[33:32]),
        .DID(wr_data[35:34]),
        .DIE(wr_data[37:36]),
        .DIF(wr_data[39:38]),
        .DIG(wr_data[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(rd_data_unreg[29:28]),
        .DOB(rd_data_unreg[31:30]),
        .DOC(rd_data_unreg[33:32]),
        .DOD(rd_data_unreg[35:34]),
        .DOE(rd_data_unreg[37:36]),
        .DOF(rd_data_unreg[39:38]),
        .DOG(rd_data_unreg[41:40]),
        .DOH(NLW_ten_gig_disti_ram_reg_0_31_12_17_DOH_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 ten_gig_disti_ram_reg_0_31_18_23
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(Q),
        .ADDRE(Q),
        .ADDRF(Q),
        .ADDRG(Q),
        .ADDRH(\wr_addr_reg[4] ),
        .DIA(wr_data[43:42]),
        .DIB(wr_data[45:44]),
        .DIC(wr_data[47:46]),
        .DID(wr_data[49:48]),
        .DIE(wr_data[51:50]),
        .DIF(wr_data[53:52]),
        .DIG(wr_data[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(rd_data_unreg[43:42]),
        .DOB(rd_data_unreg[45:44]),
        .DOC(rd_data_unreg[47:46]),
        .DOD(rd_data_unreg[49:48]),
        .DOE(rd_data_unreg[51:50]),
        .DOF(rd_data_unreg[53:52]),
        .DOG(rd_data_unreg[55:54]),
        .DOH(NLW_ten_gig_disti_ram_reg_0_31_18_23_DOH_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 ten_gig_disti_ram_reg_0_31_24_29
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(Q),
        .ADDRE(Q),
        .ADDRF(Q),
        .ADDRG(Q),
        .ADDRH(\wr_addr_reg[4] ),
        .DIA(wr_data[57:56]),
        .DIB(wr_data[59:58]),
        .DIC(wr_data[61:60]),
        .DID(wr_data[63:62]),
        .DIE(wr_data[65:64]),
        .DIF(wr_data[67:66]),
        .DIG(wr_data[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(rd_data_unreg[57:56]),
        .DOB(rd_data_unreg[59:58]),
        .DOC(rd_data_unreg[61:60]),
        .DOD(rd_data_unreg[63:62]),
        .DOE(rd_data_unreg[65:64]),
        .DOF(rd_data_unreg[67:66]),
        .DOG(rd_data_unreg[69:68]),
        .DOH(NLW_ten_gig_disti_ram_reg_0_31_24_29_DOH_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 ten_gig_disti_ram_reg_0_31_30_35
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(Q),
        .ADDRE(Q),
        .ADDRF(Q),
        .ADDRG(Q),
        .ADDRH(\wr_addr_reg[4] ),
        .DIA(wr_data[71:70]),
        .DIB(wr_data[73:72]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(rd_data_unreg[71:70]),
        .DOB(rd_data_unreg[73:72]),
        .DOC(NLW_ten_gig_disti_ram_reg_0_31_30_35_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .DOE(NLW_ten_gig_disti_ram_reg_0_31_30_35_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_ten_gig_disti_ram_reg_0_31_30_35_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_ten_gig_disti_ram_reg_0_31_30_35_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_ten_gig_disti_ram_reg_0_31_30_35_DOH_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 ten_gig_disti_ram_reg_0_31_6_11
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(Q),
        .ADDRE(Q),
        .ADDRF(Q),
        .ADDRG(Q),
        .ADDRH(\wr_addr_reg[4] ),
        .DIA(wr_data[15:14]),
        .DIB(wr_data[17:16]),
        .DIC(wr_data[19:18]),
        .DID(wr_data[21:20]),
        .DIE(wr_data[23:22]),
        .DIF(wr_data[25:24]),
        .DIG(wr_data[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(rd_data_unreg[15:14]),
        .DOB(rd_data_unreg[17:16]),
        .DOC(rd_data_unreg[19:18]),
        .DOD(rd_data_unreg[21:20]),
        .DOE(rd_data_unreg[23:22]),
        .DOF(rd_data_unreg[25:24]),
        .DOG(rd_data_unreg[27:26]),
        .DOH(NLW_ten_gig_disti_ram_reg_0_31_6_11_DOH_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  LUT3 #(
    .INIT(8'h20)) 
    \wr_addr[4]_i_1 
       (.I0(wr_clk_en),
        .I1(full_int_reg),
        .I2(wr_en),
        .O(E));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_drp_ipif
   (drp_ack,
    drp_den,
    drp_daddr,
    Q,
    drp_req,
    drp_dwe,
    dclk,
    D,
    coreclk,
    drp_drdy,
    dclk_reset,
    mgmt_addr,
    out,
    drp_drpdo,
    drp_gnt);
  output drp_ack;
  output drp_den;
  output [0:0]drp_daddr;
  output [15:0]Q;
  output drp_req;
  output drp_dwe;
  input dclk;
  input [0:0]D;
  input coreclk;
  input drp_drdy;
  input dclk_reset;
  input [0:0]mgmt_addr;
  input [1:0]out;
  input [15:0]drp_drpdo;
  input drp_gnt;

  wire [0:0]D;
  wire [15:0]Q;
  wire coreclk;
  wire dclk;
  wire dclk_reset;
  wire drp_ack;
  wire [0:0]drp_daddr;
  wire drp_den;
  wire drp_drdy;
  wire [15:0]drp_drpdo;
  wire drp_dwe;
  wire drp_gnt;
  wire drp_req;
  wire [8:8]ipif_addr_dclk;
  wire ipif_cs_dclk;
  wire ipif_cs_dclk_reg;
  wire [15:0]ipif_rddata_dclk;
  wire ipif_rddata_dclk0;
  wire ipif_rnw_dclk;
  wire [0:0]mgmt_addr;
  wire [1:0]out;
  wire [8:8]p_1_in;
  wire [1:0]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire synch_1_n_1;
  wire synch_1_n_2;

  LUT2 #(
    .INIT(4'h8)) 
    \drp_daddr[8]_INST_0 
       (.I0(state[1]),
        .I1(ipif_addr_dclk),
        .O(drp_daddr));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    drp_den_INST_0
       (.I0(state[1]),
        .I1(state[0]),
        .O(drp_den));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h04)) 
    drp_dwe_INST_0
       (.I0(state[0]),
        .I1(state[1]),
        .I2(ipif_rnw_dclk),
        .O(drp_dwe));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'hE)) 
    drp_req_INST_0
       (.I0(state[0]),
        .I1(state[1]),
        .O(drp_req));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_addr_dclk_reg[8] 
       (.C(dclk),
        .CE(synch_1_n_1),
        .D(p_1_in),
        .Q(ipif_addr_dclk),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ipif_cs_dclk_reg_reg
       (.C(dclk),
        .CE(1'b1),
        .D(ipif_cs_dclk),
        .Q(ipif_cs_dclk_reg),
        .R(dclk_reset));
  LUT2 #(
    .INIT(4'h8)) 
    \ipif_rddata_dclk[15]_i_1 
       (.I0(drp_drdy),
        .I1(ipif_rnw_dclk),
        .O(ipif_rddata_dclk0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[0] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[0]),
        .Q(ipif_rddata_dclk[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[10] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[10]),
        .Q(ipif_rddata_dclk[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[11] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[11]),
        .Q(ipif_rddata_dclk[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[12] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[12]),
        .Q(ipif_rddata_dclk[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[13] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[13]),
        .Q(ipif_rddata_dclk[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[14] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[14]),
        .Q(ipif_rddata_dclk[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[15] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[15]),
        .Q(ipif_rddata_dclk[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[1] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[1]),
        .Q(ipif_rddata_dclk[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[2] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[2]),
        .Q(ipif_rddata_dclk[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[3] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[3]),
        .Q(ipif_rddata_dclk[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[4] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[4]),
        .Q(ipif_rddata_dclk[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[5] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[5]),
        .Q(ipif_rddata_dclk[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[6] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[6]),
        .Q(ipif_rddata_dclk[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[7] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[7]),
        .Q(ipif_rddata_dclk[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[8] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[8]),
        .Q(ipif_rddata_dclk[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[9] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[9]),
        .Q(ipif_rddata_dclk[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ipif_rnw_dclk_reg
       (.C(dclk),
        .CE(synch_1_n_1),
        .D(synch_1_n_2),
        .Q(ipif_rnw_dclk),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5F5F5F5F30303F30)) 
    \state[0]_i_1 
       (.I0(drp_drdy),
        .I1(drp_gnt),
        .I2(state[0]),
        .I3(ipif_cs_dclk),
        .I4(ipif_cs_dclk_reg),
        .I5(state[1]),
        .O(\state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h74CC)) 
    \state[1]_i_1 
       (.I0(drp_drdy),
        .I1(state[1]),
        .I2(drp_gnt),
        .I3(state[0]),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(dclk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(dclk_reset));
  FDRE \state_reg[1] 
       (.C(dclk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(dclk_reset));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_toggle_synchronizer synch_1
       (.D(D),
        .Q({synch_1_n_2,p_1_in}),
        .coreclk(coreclk),
        .dclk(dclk),
        .\ipif_addr_dclk_reg[8] (synch_1_n_1),
        .ipif_cs_dclk(ipif_cs_dclk),
        .ipif_cs_dclk_reg(ipif_cs_dclk_reg),
        .mgmt_addr(mgmt_addr),
        .out(out));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_toggle_synchronizer__parameterized0 synch_2
       (.Q(ipif_rddata_dclk),
        .coreclk(coreclk),
        .dclk(dclk),
        .drp_ack(drp_ack),
        .drp_drdy(drp_drdy),
        .\prbs31_err_count_reg[15] (Q));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_elastic_buffer
   (xgmii_rxd,
    xgmii_rxc,
    D,
    rxusrclk2,
    out,
    rxreset_rxusrclk2,
    coreclk,
    reset,
    \xgmii_txd_reg2_reg[63] ,
    configuration_vector,
    \xgmii_txc_reg2_reg[7] ,
    \mcp1_rx_ebuff_ctrl_reg[7] );
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  input [63:0]D;
  input rxusrclk2;
  input out;
  input rxreset_rxusrclk2;
  input coreclk;
  input reset;
  input [63:0]\xgmii_txd_reg2_reg[63] ;
  input [0:0]configuration_vector;
  input [7:0]\xgmii_txc_reg2_reg[7] ;
  input [7:0]\mcp1_rx_ebuff_ctrl_reg[7] ;

  wire [63:0]D;
  wire asynch_fifo_i_i_3_n_0;
  wire asynch_fifo_i_n_76;
  wire asynch_fifo_i_n_77;
  wire asynch_fifo_i_n_78;
  wire asynch_fifo_i_n_79;
  wire asynch_fifo_i_n_80;
  wire asynch_fifo_i_n_81;
  wire asynch_fifo_i_n_82;
  wire asynch_fifo_i_n_83;
  wire asynch_fifo_i_n_84;
  wire asynch_fifo_i_n_85;
  wire can_insert;
  wire can_insert_rd;
  wire can_insert_synch_n_0;
  wire can_insert_wra;
  wire can_insert_wra2;
  wire can_insert_wra_comb;
  wire can_insert_wra_comb_i_1_n_0;
  wire [0:0]configuration_vector;
  wire coreclk;
  wire empty;
  wire [73:0]fifo_rd_data;
  wire [4:4]fifo_status;
  wire [73:0]fifo_wr_data;
  wire idle_delete_i_n_0;
  wire idle_insert_i_n_0;
  wire [7:0]\mcp1_rx_ebuff_ctrl_reg[7] ;
  wire out;
  wire reset;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]\xgmii_txc_reg2_reg[7] ;
  wire [63:0]\xgmii_txd_reg2_reg[63] ;
  wire NLW_asynch_fifo_i_full_UNCONNECTED;
  wire [3:0]NLW_asynch_fifo_i_status_UNCONNECTED;

  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* WIDTH = "74" *) 
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_asynch_fifo asynch_fifo_i
       (.empty(empty),
        .fifo_rd_addr({asynch_fifo_i_n_81,asynch_fifo_i_n_82,asynch_fifo_i_n_83,asynch_fifo_i_n_84,asynch_fifo_i_n_85}),
        .fifo_wr_addr({asynch_fifo_i_n_76,asynch_fifo_i_n_77,asynch_fifo_i_n_78,asynch_fifo_i_n_79,asynch_fifo_i_n_80}),
        .full(NLW_asynch_fifo_i_full_UNCONNECTED),
        .rd_clk(coreclk),
        .rd_clk_en(1'b1),
        .rd_data(fifo_rd_data),
        .rd_en(idle_insert_i_n_0),
        .rd_reset(reset),
        .status({fifo_status,NLW_asynch_fifo_i_status_UNCONNECTED[3:0]}),
        .wr_clk(rxusrclk2),
        .wr_clk_en(out),
        .wr_data(fifo_wr_data),
        .wr_en(idle_delete_i_n_0),
        .wr_reset(rxreset_rxusrclk2));
  LUT3 #(
    .INIT(8'h40)) 
    asynch_fifo_i_i_3
       (.I0(fifo_rd_data[72]),
        .I1(can_insert_rd),
        .I2(fifo_rd_data[73]),
        .O(asynch_fifo_i_i_3_n_0));
  FDRE can_insert_rd_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(can_insert_synch_n_0),
        .Q(can_insert_rd),
        .R(reset));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_78 can_insert_synch
       (.can_insert_rd_reg(can_insert_synch_n_0),
        .coreclk(coreclk),
        .in0(can_insert_wra_comb));
  FDRE can_insert_wra2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(can_insert_wra),
        .Q(can_insert_wra2),
        .R(rxreset_rxusrclk2));
  LUT2 #(
    .INIT(4'hE)) 
    can_insert_wra_comb_i_1
       (.I0(can_insert_wra),
        .I1(can_insert_wra2),
        .O(can_insert_wra_comb_i_1_n_0));
  FDRE can_insert_wra_comb_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(can_insert_wra_comb_i_1_n_0),
        .Q(can_insert_wra_comb),
        .R(rxreset_rxusrclk2));
  LUT1 #(
    .INIT(2'h1)) 
    can_insert_wra_i_1
       (.I0(fifo_status),
        .O(can_insert));
  FDRE can_insert_wra_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(can_insert),
        .Q(can_insert_wra),
        .R(rxreset_rxusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_idle_delete idle_delete_i
       (.D(D),
        .\mcp1_rx_ebuff_ctrl_reg[7] (\mcp1_rx_ebuff_ctrl_reg[7] ),
        .out(out),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2),
        .status(fifo_status),
        .wr_data(fifo_wr_data),
        .wr_en(idle_delete_i_n_0));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_idle_insert idle_insert_i
       (.can_insert_rd(can_insert_rd),
        .configuration_vector(configuration_vector),
        .coreclk(coreclk),
        .empty(empty),
        .rd_data(fifo_rd_data),
        .\rd_data_reg[72] (asynch_fifo_i_i_3_n_0),
        .rd_en(idle_insert_i_n_0),
        .reset(reset),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .\xgmii_txc_reg2_reg[7] (\xgmii_txc_reg2_reg[7] ),
        .\xgmii_txd_reg2_reg[63] (\xgmii_txd_reg2_reg[63] ));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_elastic_buffer_wrapper
   (xgmii_rxd,
    xgmii_rxc,
    D,
    rxusrclk2,
    out,
    rxreset_rxusrclk2,
    coreclk,
    reset,
    \xgmii_txd_reg2_reg[63] ,
    configuration_vector,
    \xgmii_txc_reg2_reg[7] ,
    \mcp1_rx_ebuff_ctrl_reg[7] );
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  input [63:0]D;
  input rxusrclk2;
  input out;
  input rxreset_rxusrclk2;
  input coreclk;
  input reset;
  input [63:0]\xgmii_txd_reg2_reg[63] ;
  input [0:0]configuration_vector;
  input [7:0]\xgmii_txc_reg2_reg[7] ;
  input [7:0]\mcp1_rx_ebuff_ctrl_reg[7] ;

  wire [63:0]D;
  wire [0:0]configuration_vector;
  wire coreclk;
  wire [7:0]\mcp1_rx_ebuff_ctrl_reg[7] ;
  wire out;
  wire reset;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]\xgmii_txc_reg2_reg[7] ;
  wire [63:0]\xgmii_txd_reg2_reg[63] ;

  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_elastic_buffer rx_elastic_buffer_i
       (.D(D),
        .configuration_vector(configuration_vector),
        .coreclk(coreclk),
        .\mcp1_rx_ebuff_ctrl_reg[7] (\mcp1_rx_ebuff_ctrl_reg[7] ),
        .out(out),
        .reset(reset),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .\xgmii_txc_reg2_reg[7] (\xgmii_txc_reg2_reg[7] ),
        .\xgmii_txd_reg2_reg[63] (\xgmii_txd_reg2_reg[63] ));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register
   (status_vector,
    coreclk,
    configuration_vector,
    pma_pmd_reset_clear_core_intr,
    resetdone);
  output [0:0]status_vector;
  input coreclk;
  input [0:0]configuration_vector;
  input pma_pmd_reset_clear_core_intr;
  input resetdone;

  wire [0:0]configuration_vector;
  wire coreclk;
  wire pma_pmd_reset_clear_core_intr;
  wire \q[0]_i_1__0_n_0 ;
  wire resetdone;
  wire [0:0]status_vector;

  LUT4 #(
    .INIT(16'hECEE)) 
    \q[0]_i_1__0 
       (.I0(status_vector),
        .I1(configuration_vector),
        .I2(pma_pmd_reset_clear_core_intr),
        .I3(resetdone),
        .O(\q[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\q[0]_i_1__0_n_0 ),
        .Q(status_vector),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register_68
   (reset_local_reg,
    SR,
    \pcs_test_pattern_error_count_reg[15] ,
    \q_reg[0]_0 ,
    \q_reg[15] ,
    \status_vector[223] ,
    \q_reg[0]_1 ,
    coreclk,
    configuration_vector,
    reset,
    re_prev,
    re_prev_0,
    pcs_reset_clear_core_intr,
    rxdatavalid_reg,
    q_reg,
    status_vector,
    re_prev_1);
  output reset_local_reg;
  output [0:0]SR;
  output [0:0]\pcs_test_pattern_error_count_reg[15] ;
  output [0:0]\q_reg[0]_0 ;
  output [0:0]\q_reg[15] ;
  output \status_vector[223] ;
  output \q_reg[0]_1 ;
  input coreclk;
  input [3:0]configuration_vector;
  input reset;
  input re_prev;
  input re_prev_0;
  input pcs_reset_clear_core_intr;
  input rxdatavalid_reg;
  input q_reg;
  input [0:0]status_vector;
  input re_prev_1;

  wire [0:0]SR;
  wire [3:0]configuration_vector;
  wire coreclk;
  wire pcs_reset_clear_core_intr;
  wire [0:0]\pcs_test_pattern_error_count_reg[15] ;
  wire \q[0]_i_1__1_n_0 ;
  wire q_reg;
  wire [0:0]\q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire [0:0]\q_reg[15] ;
  wire re_prev;
  wire re_prev_0;
  wire re_prev_1;
  wire reset;
  wire reset_local_reg;
  wire rxdatavalid_reg;
  wire [0:0]status_vector;
  wire \status_vector[223] ;

  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    clear_test_pattern_err_count_reg_i_1
       (.I0(configuration_vector[3]),
        .I1(reset_local_reg),
        .I2(reset),
        .O(\pcs_test_pattern_error_count_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \pcs_ber_count[5]_i_1 
       (.I0(configuration_vector[2]),
        .I1(reset_local_reg),
        .I2(reset),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hECEE)) 
    \q[0]_i_1__1 
       (.I0(reset_local_reg),
        .I1(configuration_vector[0]),
        .I2(pcs_reset_clear_core_intr),
        .I3(rxdatavalid_reg),
        .O(\q[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0301030155550301)) 
    \q[0]_i_1__4 
       (.I0(q_reg),
        .I1(reset_local_reg),
        .I2(reset),
        .I3(status_vector),
        .I4(configuration_vector[1]),
        .I5(re_prev_1),
        .O(\q_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    \q[15]_i_1 
       (.I0(reset_local_reg),
        .I1(reset),
        .I2(re_prev_0),
        .I3(configuration_vector[3]),
        .O(\q_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    \q[5]_i_1 
       (.I0(reset_local_reg),
        .I1(reset),
        .I2(re_prev),
        .I3(configuration_vector[2]),
        .O(\q_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\q[0]_i_1__1_n_0 ),
        .Q(reset_local_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \status_vector[223]_INST_0 
       (.I0(reset),
        .I1(reset_local_reg),
        .O(\status_vector[223] ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized0
   (status_vector,
    configuration_vector,
    coreclk,
    signal_detect_sync,
    \q_reg[0]_0 ,
    reset);
  output [0:0]status_vector;
  input [0:0]configuration_vector;
  input coreclk;
  input signal_detect_sync;
  input [0:0]\q_reg[0]_0 ;
  input reset;

  wire [0:0]configuration_vector;
  wire coreclk;
  wire \q[0]_i_1__2_n_0 ;
  wire [0:0]\q_reg[0]_0 ;
  wire re_prev;
  wire reset;
  wire signal_detect_sync;
  wire [0:0]status_vector;

  LUT6 #(
    .INIT(64'h0202AA020000AA00)) 
    \q[0]_i_1__2 
       (.I0(signal_detect_sync),
        .I1(\q_reg[0]_0 ),
        .I2(reset),
        .I3(configuration_vector),
        .I4(re_prev),
        .I5(status_vector),
        .O(\q[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\q[0]_i_1__2_n_0 ),
        .Q(status_vector),
        .R(1'b0));
  FDRE re_prev_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(configuration_vector),
        .Q(re_prev),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized0_69
   (status_vector,
    configuration_vector,
    coreclk,
    \q_reg[0]_0 ,
    \q_reg[0]_1 ,
    reset);
  output [0:0]status_vector;
  input [0:0]configuration_vector;
  input coreclk;
  input [0:0]\q_reg[0]_0 ;
  input \q_reg[0]_1 ;
  input reset;

  wire [0:0]configuration_vector;
  wire coreclk;
  wire \q[0]_i_1__3_n_0 ;
  wire [0:0]\q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire re_prev;
  wire reset;
  wire [0:0]status_vector;

  LUT6 #(
    .INIT(64'h0202AA020000AA00)) 
    \q[0]_i_1__3 
       (.I0(\q_reg[0]_0 ),
        .I1(\q_reg[0]_1 ),
        .I2(reset),
        .I3(configuration_vector),
        .I4(re_prev),
        .I5(status_vector),
        .O(\q[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\q[0]_i_1__3_n_0 ),
        .Q(status_vector),
        .R(1'b0));
  FDRE re_prev_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(configuration_vector),
        .Q(re_prev),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized0_73
   (re_prev,
    status_vector,
    configuration_vector,
    coreclk,
    \q_reg[0]_0 ,
    reset,
    \q_reg[0]_1 );
  output re_prev;
  output [0:0]status_vector;
  input [0:0]configuration_vector;
  input coreclk;
  input [0:0]\q_reg[0]_0 ;
  input reset;
  input \q_reg[0]_1 ;

  wire [0:0]configuration_vector;
  wire coreclk;
  wire \q[0]_i_1__6_n_0 ;
  wire [0:0]\q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire re_prev;
  wire reset;
  wire [0:0]status_vector;

  LUT6 #(
    .INIT(64'h00A000A000A088A8)) 
    \q[0]_i_1__6 
       (.I0(\q_reg[0]_0 ),
        .I1(status_vector),
        .I2(configuration_vector),
        .I3(re_prev),
        .I4(reset),
        .I5(\q_reg[0]_1 ),
        .O(\q[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\q[0]_i_1__6_n_0 ),
        .Q(status_vector),
        .R(1'b0));
  FDRE re_prev_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(configuration_vector),
        .Q(re_prev),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized1
   (status_vector,
    \q_reg[0]_0 ,
    coreclk);
  output [0:0]status_vector;
  input \q_reg[0]_0 ;
  input coreclk;

  wire coreclk;
  wire \q_reg[0]_0 ;
  wire [0:0]status_vector;

  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\q_reg[0]_0 ),
        .Q(status_vector),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized1_74
   (status_vector,
    q_reg,
    coreclk);
  output [0:0]status_vector;
  input q_reg;
  input coreclk;

  wire coreclk;
  wire q_reg;
  wire [0:0]status_vector;

  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(q_reg),
        .Q(status_vector),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized1_75
   (re_prev,
    configuration_vector,
    coreclk);
  output re_prev;
  input [0:0]configuration_vector;
  input coreclk;

  wire [0:0]configuration_vector;
  wire coreclk;
  wire re_prev;

  FDRE re_prev_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(configuration_vector),
        .Q(re_prev),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized2
   (status_vector,
    SR,
    \pcs_ber_count_reg[5] ,
    coreclk);
  output [5:0]status_vector;
  input [0:0]SR;
  input [5:0]\pcs_ber_count_reg[5] ;
  input coreclk;

  wire [0:0]SR;
  wire coreclk;
  wire [5:0]\pcs_ber_count_reg[5] ;
  wire [5:0]status_vector;

  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\pcs_ber_count_reg[5] [0]),
        .Q(status_vector[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\pcs_ber_count_reg[5] [1]),
        .Q(status_vector[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\pcs_ber_count_reg[5] [2]),
        .Q(status_vector[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\pcs_ber_count_reg[5] [3]),
        .Q(status_vector[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\pcs_ber_count_reg[5] [4]),
        .Q(status_vector[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\pcs_ber_count_reg[5] [5]),
        .Q(status_vector[5]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized3
   (status_vector,
    SR,
    D,
    coreclk);
  output [7:0]status_vector;
  input [0:0]SR;
  input [7:0]D;
  input coreclk;

  wire [7:0]D;
  wire [0:0]SR;
  wire coreclk;
  wire [7:0]status_vector;

  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(status_vector[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(status_vector[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(status_vector[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(status_vector[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(status_vector[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(status_vector[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(status_vector[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(status_vector[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized4
   (re_prev,
    status_vector,
    configuration_vector,
    coreclk,
    SR,
    Q);
  output re_prev;
  output [15:0]status_vector;
  input [0:0]configuration_vector;
  input coreclk;
  input [0:0]SR;
  input [15:0]Q;

  wire [15:0]Q;
  wire [0:0]SR;
  wire [0:0]configuration_vector;
  wire coreclk;
  wire re_prev;
  wire [15:0]status_vector;

  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(status_vector[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[10] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(status_vector[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[11] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(status_vector[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[12] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(status_vector[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[13] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(status_vector[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[14] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(status_vector[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[15] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(status_vector[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(status_vector[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(status_vector[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(status_vector[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(status_vector[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(status_vector[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(status_vector[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(status_vector[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[8] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(status_vector[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[9] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(status_vector[9]),
        .R(SR));
  FDRE re_prev_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(configuration_vector),
        .Q(re_prev),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized5
   (status_vector,
    q_reg,
    coreclk);
  output [0:0]status_vector;
  input q_reg;
  input coreclk;

  wire coreclk;
  wire q_reg;
  wire [0:0]status_vector;

  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(q_reg),
        .Q(status_vector),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized5_70
   (status_vector,
    data_out_reg,
    core_status,
    coreclk);
  output [0:0]status_vector;
  input data_out_reg;
  input [0:0]core_status;
  input coreclk;

  wire [0:0]core_status;
  wire coreclk;
  wire data_out_reg;
  wire [0:0]status_vector;

  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(core_status),
        .Q(status_vector),
        .R(data_out_reg));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized5_71
   (status_vector,
    \q_reg[0]_0 ,
    data_out_reg,
    q_reg,
    coreclk,
    configuration_vector,
    re_prev,
    reset,
    \q_reg[0]_1 ,
    \q_reg[0]_2 );
  output [0:0]status_vector;
  output \q_reg[0]_0 ;
  input data_out_reg;
  input q_reg;
  input coreclk;
  input [0:0]configuration_vector;
  input re_prev;
  input reset;
  input \q_reg[0]_1 ;
  input [0:0]\q_reg[0]_2 ;

  wire [0:0]configuration_vector;
  wire coreclk;
  wire data_out_reg;
  wire q_reg;
  wire \q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire [0:0]\q_reg[0]_2 ;
  wire re_prev;
  wire reset;
  wire [0:0]status_vector;

  LUT6 #(
    .INIT(64'h080808FB080808AA)) 
    \q[0]_i_1__5 
       (.I0(status_vector),
        .I1(configuration_vector),
        .I2(re_prev),
        .I3(reset),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[0]_2 ),
        .O(\q_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(q_reg),
        .Q(status_vector),
        .R(data_out_reg));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized5_72
   (status_vector,
    data_out_reg,
    q_reg,
    coreclk);
  output [0:0]status_vector;
  input data_out_reg;
  input q_reg;
  input coreclk;

  wire coreclk;
  wire data_out_reg;
  wire q_reg;
  wire [0:0]status_vector;

  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(q_reg),
        .Q(status_vector),
        .R(data_out_reg));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_resyncs
   (core_status,
    \q_reg[0] ,
    \q_reg[0]_0 ,
    b_lock,
    hiber,
    in0,
    coreclk);
  output [0:0]core_status;
  output \q_reg[0] ;
  output \q_reg[0]_0 ;
  input b_lock;
  input hiber;
  input in0;
  input coreclk;

  wire b_lock;
  wire [0:0]core_status;
  wire coreclk;
  wire hiber;
  wire in0;
  wire \q_reg[0] ;
  wire \q_reg[0]_0 ;

  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_58 \resynch[0].synch_inst 
       (.b_lock(b_lock),
        .core_status(core_status),
        .coreclk(coreclk));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_59 \resynch[1].synch_inst 
       (.coreclk(coreclk),
        .hiber(hiber),
        .\q_reg[0] (\q_reg[0] ));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_60 \resynch[2].synch_inst 
       (.coreclk(coreclk),
        .in0(in0),
        .\q_reg[0] (\q_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_resyncs" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_resyncs__parameterized0
   (tx_prbs31_en,
    \gt_txd_reg[10] ,
    \gt_txd_reg[51] ,
    \gt_txd_reg[10]_0 ,
    D,
    \gt_txd_reg[59] ,
    \gt_txd_reg[19] ,
    \gt_txd_reg[58] ,
    \gt_txd_reg[18] ,
    \gt_txd_reg[51]_0 ,
    \gt_txd_reg[43] ,
    \gt_txd_reg[42] ,
    \gt_txd_reg[35] ,
    \gt_txd_reg[34] ,
    \gt_txd_reg[2] ,
    \gt_txd_reg[26] ,
    \gt_txd_reg[27] ,
    \gt_txd_reg[10]_1 ,
    \gt_txd_reg[11] ,
    \gt_txd_reg[50] ,
    \gt_txd_reg[3] ,
    in0,
    configuration_vector,
    coreclk,
    Q,
    \tx_66_enc_out_reg[7] ,
    \configuration_vector[243] ,
    \tx_test_patt_seed_sel_reg[0] ,
    \tx_66_enc_out_reg[65] ,
    \tx_66_enc_out_reg[25] ,
    \tx_test_patt_seed_sel_reg[0]_0 ,
    \tx_66_enc_out_reg[63] ,
    \tx_66_enc_out_reg[61] ,
    \tx_66_enc_out_reg[21] ,
    \tx_test_patt_seed_sel_reg[0]_1 ,
    \tx_test_patt_seed_sel_reg[0]_2 ,
    \tx_66_enc_out_reg[20] ,
    \tx_66_enc_out_reg[19] ,
    \tx_66_enc_out_reg[58] ,
    \tx_test_patt_seed_sel_reg[0]_3 ,
    \tx_66_enc_out_reg[18] ,
    \tx_test_patt_seed_sel_reg[0]_4 ,
    \tx_test_patt_seed_sel_reg[0]_5 ,
    \tx_test_patt_seed_sel_reg[0]_6 ,
    \tx_test_patt_seed_sel_reg[0]_7 ,
    \tx_test_patt_seed_sel_reg[0]_8 ,
    \tx_test_patt_seed_sel_reg[0]_9 ,
    \tx_test_patt_seed_sel_reg[0]_10 ,
    \tx_66_enc_out_reg[40] ,
    \tx_66_enc_out_reg[39] ,
    \tx_66_enc_out_reg[38] ,
    \tx_66_enc_out_reg[37] ,
    \tx_66_enc_out_reg[36] ,
    \tx_66_enc_out_reg[35] ,
    \tx_66_enc_out_reg[34] ,
    \tx_66_enc_out_reg[33] ,
    \tx_66_enc_out_reg[26] ,
    \tx_66_enc_out_reg[8] ,
    \tx_66_enc_out_reg[2] ,
    \tx_test_patt_seed_sel_reg[0]_11 ,
    \tx_66_enc_out_reg[4] ,
    \tx_test_patt_seed_sel_reg[0]_12 ,
    \tx_66_enc_out_reg[62] ,
    \tx_66_enc_out_reg[6] ,
    \tx_66_enc_out_reg[27] ,
    \tx_66_enc_out_reg[28] ,
    \tx_66_enc_out_reg[29] ,
    \tx_66_enc_out_reg[30] ,
    \tx_66_enc_out_reg[31] ,
    \tx_66_enc_out_reg[32] ,
    \tx_test_patt_seed_sel_reg[0]_13 ,
    \tx_66_enc_out_reg[9] ,
    \tx_66_enc_out_reg[10] ,
    \tx_test_patt_seed_sel_reg[0]_14 ,
    \tx_66_enc_out_reg[11] ,
    \tx_66_enc_out_reg[12] ,
    \tx_test_patt_seed_sel_reg[0]_15 ,
    \tx_66_enc_out_reg[13] ,
    \tx_test_patt_seed_sel_reg[0]_16 ,
    \tx_66_enc_out_reg[14] ,
    \tx_66_enc_out_reg[15] ,
    \tx_66_enc_out_reg[16] ,
    \tx_test_patt_seed_sel_reg[0]_17 ,
    \tx_66_enc_out_reg[17] ,
    \tx_test_patt_seed_sel_reg[0]_18 ,
    \tx_66_enc_out_reg[22] ,
    \tx_66_enc_out_reg[3] ,
    \tx_66_enc_out_reg[23] ,
    \tx_66_enc_out_reg[24] ,
    \tx_66_enc_out_reg[5] );
  output tx_prbs31_en;
  output \gt_txd_reg[10] ;
  output \gt_txd_reg[51] ;
  output \gt_txd_reg[10]_0 ;
  output [47:0]D;
  output \gt_txd_reg[59] ;
  output \gt_txd_reg[19] ;
  output \gt_txd_reg[58] ;
  output \gt_txd_reg[18] ;
  output \gt_txd_reg[51]_0 ;
  output \gt_txd_reg[43] ;
  output \gt_txd_reg[42] ;
  output \gt_txd_reg[35] ;
  output \gt_txd_reg[34] ;
  output \gt_txd_reg[2] ;
  output \gt_txd_reg[26] ;
  output \gt_txd_reg[27] ;
  output \gt_txd_reg[10]_1 ;
  output \gt_txd_reg[11] ;
  output \gt_txd_reg[50] ;
  output \gt_txd_reg[3] ;
  input in0;
  input [2:0]configuration_vector;
  input coreclk;
  input [2:0]Q;
  input \tx_66_enc_out_reg[7] ;
  input \configuration_vector[243] ;
  input \tx_test_patt_seed_sel_reg[0] ;
  input \tx_66_enc_out_reg[65] ;
  input \tx_66_enc_out_reg[25] ;
  input \tx_test_patt_seed_sel_reg[0]_0 ;
  input \tx_66_enc_out_reg[63] ;
  input \tx_66_enc_out_reg[61] ;
  input \tx_66_enc_out_reg[21] ;
  input \tx_test_patt_seed_sel_reg[0]_1 ;
  input \tx_test_patt_seed_sel_reg[0]_2 ;
  input \tx_66_enc_out_reg[20] ;
  input \tx_66_enc_out_reg[19] ;
  input \tx_66_enc_out_reg[58] ;
  input \tx_test_patt_seed_sel_reg[0]_3 ;
  input \tx_66_enc_out_reg[18] ;
  input \tx_test_patt_seed_sel_reg[0]_4 ;
  input \tx_test_patt_seed_sel_reg[0]_5 ;
  input \tx_test_patt_seed_sel_reg[0]_6 ;
  input \tx_test_patt_seed_sel_reg[0]_7 ;
  input \tx_test_patt_seed_sel_reg[0]_8 ;
  input \tx_test_patt_seed_sel_reg[0]_9 ;
  input \tx_test_patt_seed_sel_reg[0]_10 ;
  input \tx_66_enc_out_reg[40] ;
  input \tx_66_enc_out_reg[39] ;
  input \tx_66_enc_out_reg[38] ;
  input \tx_66_enc_out_reg[37] ;
  input \tx_66_enc_out_reg[36] ;
  input \tx_66_enc_out_reg[35] ;
  input \tx_66_enc_out_reg[34] ;
  input \tx_66_enc_out_reg[33] ;
  input \tx_66_enc_out_reg[26] ;
  input \tx_66_enc_out_reg[8] ;
  input \tx_66_enc_out_reg[2] ;
  input \tx_test_patt_seed_sel_reg[0]_11 ;
  input \tx_66_enc_out_reg[4] ;
  input \tx_test_patt_seed_sel_reg[0]_12 ;
  input \tx_66_enc_out_reg[62] ;
  input \tx_66_enc_out_reg[6] ;
  input \tx_66_enc_out_reg[27] ;
  input \tx_66_enc_out_reg[28] ;
  input \tx_66_enc_out_reg[29] ;
  input \tx_66_enc_out_reg[30] ;
  input \tx_66_enc_out_reg[31] ;
  input \tx_66_enc_out_reg[32] ;
  input \tx_test_patt_seed_sel_reg[0]_13 ;
  input \tx_66_enc_out_reg[9] ;
  input \tx_66_enc_out_reg[10] ;
  input \tx_test_patt_seed_sel_reg[0]_14 ;
  input \tx_66_enc_out_reg[11] ;
  input \tx_66_enc_out_reg[12] ;
  input \tx_test_patt_seed_sel_reg[0]_15 ;
  input \tx_66_enc_out_reg[13] ;
  input \tx_test_patt_seed_sel_reg[0]_16 ;
  input \tx_66_enc_out_reg[14] ;
  input \tx_66_enc_out_reg[15] ;
  input \tx_66_enc_out_reg[16] ;
  input \tx_test_patt_seed_sel_reg[0]_17 ;
  input \tx_66_enc_out_reg[17] ;
  input \tx_test_patt_seed_sel_reg[0]_18 ;
  input \tx_66_enc_out_reg[22] ;
  input \tx_66_enc_out_reg[3] ;
  input \tx_66_enc_out_reg[23] ;
  input \tx_66_enc_out_reg[24] ;
  input \tx_66_enc_out_reg[5] ;

  wire [47:0]D;
  wire [2:0]Q;
  wire [2:0]configuration_vector;
  wire \configuration_vector[243] ;
  wire coreclk;
  wire \gt_txd_reg[10] ;
  wire \gt_txd_reg[10]_0 ;
  wire \gt_txd_reg[10]_1 ;
  wire \gt_txd_reg[11] ;
  wire \gt_txd_reg[18] ;
  wire \gt_txd_reg[19] ;
  wire \gt_txd_reg[26] ;
  wire \gt_txd_reg[27] ;
  wire \gt_txd_reg[2] ;
  wire \gt_txd_reg[34] ;
  wire \gt_txd_reg[35] ;
  wire \gt_txd_reg[3] ;
  wire \gt_txd_reg[42] ;
  wire \gt_txd_reg[43] ;
  wire \gt_txd_reg[50] ;
  wire \gt_txd_reg[51] ;
  wire \gt_txd_reg[51]_0 ;
  wire \gt_txd_reg[58] ;
  wire \gt_txd_reg[59] ;
  wire in0;
  wire \tx_66_enc_out_reg[10] ;
  wire \tx_66_enc_out_reg[11] ;
  wire \tx_66_enc_out_reg[12] ;
  wire \tx_66_enc_out_reg[13] ;
  wire \tx_66_enc_out_reg[14] ;
  wire \tx_66_enc_out_reg[15] ;
  wire \tx_66_enc_out_reg[16] ;
  wire \tx_66_enc_out_reg[17] ;
  wire \tx_66_enc_out_reg[18] ;
  wire \tx_66_enc_out_reg[19] ;
  wire \tx_66_enc_out_reg[20] ;
  wire \tx_66_enc_out_reg[21] ;
  wire \tx_66_enc_out_reg[22] ;
  wire \tx_66_enc_out_reg[23] ;
  wire \tx_66_enc_out_reg[24] ;
  wire \tx_66_enc_out_reg[25] ;
  wire \tx_66_enc_out_reg[26] ;
  wire \tx_66_enc_out_reg[27] ;
  wire \tx_66_enc_out_reg[28] ;
  wire \tx_66_enc_out_reg[29] ;
  wire \tx_66_enc_out_reg[2] ;
  wire \tx_66_enc_out_reg[30] ;
  wire \tx_66_enc_out_reg[31] ;
  wire \tx_66_enc_out_reg[32] ;
  wire \tx_66_enc_out_reg[33] ;
  wire \tx_66_enc_out_reg[34] ;
  wire \tx_66_enc_out_reg[35] ;
  wire \tx_66_enc_out_reg[36] ;
  wire \tx_66_enc_out_reg[37] ;
  wire \tx_66_enc_out_reg[38] ;
  wire \tx_66_enc_out_reg[39] ;
  wire \tx_66_enc_out_reg[3] ;
  wire \tx_66_enc_out_reg[40] ;
  wire \tx_66_enc_out_reg[4] ;
  wire \tx_66_enc_out_reg[58] ;
  wire \tx_66_enc_out_reg[5] ;
  wire \tx_66_enc_out_reg[61] ;
  wire \tx_66_enc_out_reg[62] ;
  wire \tx_66_enc_out_reg[63] ;
  wire \tx_66_enc_out_reg[65] ;
  wire \tx_66_enc_out_reg[6] ;
  wire \tx_66_enc_out_reg[7] ;
  wire \tx_66_enc_out_reg[8] ;
  wire \tx_66_enc_out_reg[9] ;
  wire tx_prbs31_en;
  wire \tx_test_patt_seed_sel_reg[0] ;
  wire \tx_test_patt_seed_sel_reg[0]_0 ;
  wire \tx_test_patt_seed_sel_reg[0]_1 ;
  wire \tx_test_patt_seed_sel_reg[0]_10 ;
  wire \tx_test_patt_seed_sel_reg[0]_11 ;
  wire \tx_test_patt_seed_sel_reg[0]_12 ;
  wire \tx_test_patt_seed_sel_reg[0]_13 ;
  wire \tx_test_patt_seed_sel_reg[0]_14 ;
  wire \tx_test_patt_seed_sel_reg[0]_15 ;
  wire \tx_test_patt_seed_sel_reg[0]_16 ;
  wire \tx_test_patt_seed_sel_reg[0]_17 ;
  wire \tx_test_patt_seed_sel_reg[0]_18 ;
  wire \tx_test_patt_seed_sel_reg[0]_2 ;
  wire \tx_test_patt_seed_sel_reg[0]_3 ;
  wire \tx_test_patt_seed_sel_reg[0]_4 ;
  wire \tx_test_patt_seed_sel_reg[0]_5 ;
  wire \tx_test_patt_seed_sel_reg[0]_6 ;
  wire \tx_test_patt_seed_sel_reg[0]_7 ;
  wire \tx_test_patt_seed_sel_reg[0]_8 ;
  wire \tx_test_patt_seed_sel_reg[0]_9 ;

  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_81 \resynch[0].synch_inst 
       (.coreclk(coreclk),
        .in0(in0),
        .tx_prbs31_en(tx_prbs31_en));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_82 \resynch[1].synch_inst 
       (.D(D),
        .Q(Q),
        .configuration_vector(configuration_vector),
        .\configuration_vector[243] (\configuration_vector[243] ),
        .coreclk(coreclk),
        .\gt_txd_reg[10] (\gt_txd_reg[10] ),
        .\gt_txd_reg[10]_0 (\gt_txd_reg[10]_0 ),
        .\gt_txd_reg[10]_1 (\gt_txd_reg[10]_1 ),
        .\gt_txd_reg[11] (\gt_txd_reg[11] ),
        .\gt_txd_reg[18] (\gt_txd_reg[18] ),
        .\gt_txd_reg[19] (\gt_txd_reg[19] ),
        .\gt_txd_reg[26] (\gt_txd_reg[26] ),
        .\gt_txd_reg[27] (\gt_txd_reg[27] ),
        .\gt_txd_reg[2] (\gt_txd_reg[2] ),
        .\gt_txd_reg[34] (\gt_txd_reg[34] ),
        .\gt_txd_reg[35] (\gt_txd_reg[35] ),
        .\gt_txd_reg[3] (\gt_txd_reg[3] ),
        .\gt_txd_reg[42] (\gt_txd_reg[42] ),
        .\gt_txd_reg[43] (\gt_txd_reg[43] ),
        .\gt_txd_reg[50] (\gt_txd_reg[50] ),
        .\gt_txd_reg[51] (\gt_txd_reg[51] ),
        .\gt_txd_reg[51]_0 (\gt_txd_reg[51]_0 ),
        .\gt_txd_reg[58] (\gt_txd_reg[58] ),
        .\gt_txd_reg[59] (\gt_txd_reg[59] ),
        .\tx_66_enc_out_reg[10] (\tx_66_enc_out_reg[10] ),
        .\tx_66_enc_out_reg[11] (\tx_66_enc_out_reg[11] ),
        .\tx_66_enc_out_reg[12] (\tx_66_enc_out_reg[12] ),
        .\tx_66_enc_out_reg[13] (\tx_66_enc_out_reg[13] ),
        .\tx_66_enc_out_reg[14] (\tx_66_enc_out_reg[14] ),
        .\tx_66_enc_out_reg[15] (\tx_66_enc_out_reg[15] ),
        .\tx_66_enc_out_reg[16] (\tx_66_enc_out_reg[16] ),
        .\tx_66_enc_out_reg[17] (\tx_66_enc_out_reg[17] ),
        .\tx_66_enc_out_reg[18] (\tx_66_enc_out_reg[18] ),
        .\tx_66_enc_out_reg[19] (\tx_66_enc_out_reg[19] ),
        .\tx_66_enc_out_reg[20] (\tx_66_enc_out_reg[20] ),
        .\tx_66_enc_out_reg[21] (\tx_66_enc_out_reg[21] ),
        .\tx_66_enc_out_reg[22] (\tx_66_enc_out_reg[22] ),
        .\tx_66_enc_out_reg[23] (\tx_66_enc_out_reg[23] ),
        .\tx_66_enc_out_reg[24] (\tx_66_enc_out_reg[24] ),
        .\tx_66_enc_out_reg[25] (\tx_66_enc_out_reg[25] ),
        .\tx_66_enc_out_reg[26] (\tx_66_enc_out_reg[26] ),
        .\tx_66_enc_out_reg[27] (\tx_66_enc_out_reg[27] ),
        .\tx_66_enc_out_reg[28] (\tx_66_enc_out_reg[28] ),
        .\tx_66_enc_out_reg[29] (\tx_66_enc_out_reg[29] ),
        .\tx_66_enc_out_reg[2] (\tx_66_enc_out_reg[2] ),
        .\tx_66_enc_out_reg[30] (\tx_66_enc_out_reg[30] ),
        .\tx_66_enc_out_reg[31] (\tx_66_enc_out_reg[31] ),
        .\tx_66_enc_out_reg[32] (\tx_66_enc_out_reg[32] ),
        .\tx_66_enc_out_reg[33] (\tx_66_enc_out_reg[33] ),
        .\tx_66_enc_out_reg[34] (\tx_66_enc_out_reg[34] ),
        .\tx_66_enc_out_reg[35] (\tx_66_enc_out_reg[35] ),
        .\tx_66_enc_out_reg[36] (\tx_66_enc_out_reg[36] ),
        .\tx_66_enc_out_reg[37] (\tx_66_enc_out_reg[37] ),
        .\tx_66_enc_out_reg[38] (\tx_66_enc_out_reg[38] ),
        .\tx_66_enc_out_reg[39] (\tx_66_enc_out_reg[39] ),
        .\tx_66_enc_out_reg[3] (\tx_66_enc_out_reg[3] ),
        .\tx_66_enc_out_reg[40] (\tx_66_enc_out_reg[40] ),
        .\tx_66_enc_out_reg[4] (\tx_66_enc_out_reg[4] ),
        .\tx_66_enc_out_reg[58] (\tx_66_enc_out_reg[58] ),
        .\tx_66_enc_out_reg[5] (\tx_66_enc_out_reg[5] ),
        .\tx_66_enc_out_reg[61] (\tx_66_enc_out_reg[61] ),
        .\tx_66_enc_out_reg[62] (\tx_66_enc_out_reg[62] ),
        .\tx_66_enc_out_reg[63] (\tx_66_enc_out_reg[63] ),
        .\tx_66_enc_out_reg[65] (\tx_66_enc_out_reg[65] ),
        .\tx_66_enc_out_reg[6] (\tx_66_enc_out_reg[6] ),
        .\tx_66_enc_out_reg[7] (\tx_66_enc_out_reg[7] ),
        .\tx_66_enc_out_reg[8] (\tx_66_enc_out_reg[8] ),
        .\tx_66_enc_out_reg[9] (\tx_66_enc_out_reg[9] ),
        .\tx_test_patt_seed_sel_reg[0] (\tx_test_patt_seed_sel_reg[0] ),
        .\tx_test_patt_seed_sel_reg[0]_0 (\tx_test_patt_seed_sel_reg[0]_0 ),
        .\tx_test_patt_seed_sel_reg[0]_1 (\tx_test_patt_seed_sel_reg[0]_1 ),
        .\tx_test_patt_seed_sel_reg[0]_10 (\tx_test_patt_seed_sel_reg[0]_10 ),
        .\tx_test_patt_seed_sel_reg[0]_11 (\tx_test_patt_seed_sel_reg[0]_11 ),
        .\tx_test_patt_seed_sel_reg[0]_12 (\tx_test_patt_seed_sel_reg[0]_12 ),
        .\tx_test_patt_seed_sel_reg[0]_13 (\tx_test_patt_seed_sel_reg[0]_13 ),
        .\tx_test_patt_seed_sel_reg[0]_14 (\tx_test_patt_seed_sel_reg[0]_14 ),
        .\tx_test_patt_seed_sel_reg[0]_15 (\tx_test_patt_seed_sel_reg[0]_15 ),
        .\tx_test_patt_seed_sel_reg[0]_16 (\tx_test_patt_seed_sel_reg[0]_16 ),
        .\tx_test_patt_seed_sel_reg[0]_17 (\tx_test_patt_seed_sel_reg[0]_17 ),
        .\tx_test_patt_seed_sel_reg[0]_18 (\tx_test_patt_seed_sel_reg[0]_18 ),
        .\tx_test_patt_seed_sel_reg[0]_2 (\tx_test_patt_seed_sel_reg[0]_2 ),
        .\tx_test_patt_seed_sel_reg[0]_3 (\tx_test_patt_seed_sel_reg[0]_3 ),
        .\tx_test_patt_seed_sel_reg[0]_4 (\tx_test_patt_seed_sel_reg[0]_4 ),
        .\tx_test_patt_seed_sel_reg[0]_5 (\tx_test_patt_seed_sel_reg[0]_5 ),
        .\tx_test_patt_seed_sel_reg[0]_6 (\tx_test_patt_seed_sel_reg[0]_6 ),
        .\tx_test_patt_seed_sel_reg[0]_7 (\tx_test_patt_seed_sel_reg[0]_7 ),
        .\tx_test_patt_seed_sel_reg[0]_8 (\tx_test_patt_seed_sel_reg[0]_8 ),
        .\tx_test_patt_seed_sel_reg[0]_9 (\tx_test_patt_seed_sel_reg[0]_9 ));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_g_resyncs_en
   (q,
    rxusrclk2,
    d);
  output q;
  input rxusrclk2;
  input d;

  wire d;
  wire q;
  wire rxusrclk2;

  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable \resynch[0].synch_inst 
       (.clk(rxusrclk2),
        .d(d),
        .en(1'b1),
        .q(q));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_idle_delete
   (wr_en,
    wr_data,
    D,
    rxreset_rxusrclk2,
    out,
    rxusrclk2,
    status,
    \mcp1_rx_ebuff_ctrl_reg[7] );
  output wr_en;
  output [73:0]wr_data;
  input [63:0]D;
  input rxreset_rxusrclk2;
  input out;
  input rxusrclk2;
  input [0:0]status;
  input [7:0]\mcp1_rx_ebuff_ctrl_reg[7] ;

  wire [63:0]D;
  wire [1:0]input_is_idle_comb;
  wire [1:0]input_is_seq_comb;
  wire [7:4]mcp1_ctrl_delay;
  wire [7:0]mcp1_ctrl_pipe;
  wire [63:32]mcp1_data_delay;
  wire [63:0]mcp1_data_pipe;
  wire \mcp1_fifo_cc_seq_out[0]_i_1_n_0 ;
  wire \mcp1_fifo_cc_seq_out[1]_i_1_n_0 ;
  wire \mcp1_fifo_ctrl_out[0]_i_1_n_0 ;
  wire \mcp1_fifo_ctrl_out[1]_i_1_n_0 ;
  wire \mcp1_fifo_ctrl_out[2]_i_1_n_0 ;
  wire \mcp1_fifo_ctrl_out[3]_i_1_n_0 ;
  wire \mcp1_fifo_ctrl_out[4]_i_1_n_0 ;
  wire \mcp1_fifo_ctrl_out[5]_i_1_n_0 ;
  wire \mcp1_fifo_ctrl_out[6]_i_1_n_0 ;
  wire \mcp1_fifo_ctrl_out[7]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[0]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[10]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[11]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[12]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[13]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[14]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[15]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[16]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[17]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[18]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[19]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[1]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[20]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[21]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[22]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[23]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[24]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[25]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[26]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[27]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[28]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[29]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[2]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[30]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[31]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[32]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[33]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[34]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[35]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[36]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[37]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[38]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[39]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[3]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[40]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[41]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[42]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[43]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[44]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[45]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[46]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[47]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[48]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[49]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[4]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[50]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[51]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[52]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[53]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[54]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[55]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[56]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[57]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[58]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[59]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[5]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[60]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[61]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[62]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[63]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[63]_i_2_n_0 ;
  wire \mcp1_fifo_data_out[63]_i_3_n_0 ;
  wire \mcp1_fifo_data_out[6]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[7]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[8]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[9]_i_1_n_0 ;
  wire \mcp1_input_is_idle_reg_n_0_[0] ;
  wire \mcp1_input_is_idle_reg_n_0_[1] ;
  wire [1:0]mcp1_input_is_seq_or_idle;
  wire \mcp1_input_is_seq_or_idle[0]_i_1_n_0 ;
  wire \mcp1_input_is_seq_or_idle[1]_i_1_n_0 ;
  wire \mcp1_input_is_seq_reg_n_0_[0] ;
  wire \mcp1_input_is_seq_reg_n_0_[1] ;
  wire mcp1_input_was_idle;
  wire mcp1_input_was_seq;
  wire [7:0]\mcp1_rx_ebuff_ctrl_reg[7] ;
  wire [2:0]mcp1_state;
  wire \mcp1_state[0]_i_2_n_0 ;
  wire \mcp1_state[0]_i_3_n_0 ;
  wire \mcp1_state[1]_i_2__0_n_0 ;
  wire \mcp1_state[1]_i_3__0_n_0 ;
  wire \mcp1_state[1]_i_4_n_0 ;
  wire \mcp1_state[1]_i_5_n_0 ;
  wire \mcp1_state[2]_i_2_n_0 ;
  wire \mcp1_state[2]_i_3_n_0 ;
  wire [2:0]next_state;
  wire out;
  wire p_0_in;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire [0:0]status;
  wire [73:0]wr_data;
  wire wr_en;

  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    asynch_fifo_i_i_1
       (.I0(mcp1_state[1]),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .O(wr_en));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_idle_detect idle_detect_i0
       (.D(input_is_idle_comb[0]),
        .\mcp1_rx_ebuff_ctrl_reg[3] (\mcp1_rx_ebuff_ctrl_reg[7] [3:0]),
        .\mcp1_rx_ebuff_data_reg[31] (D[31:0]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_idle_detect_79 idle_detect_i1
       (.D(input_is_idle_comb[1]),
        .\mcp1_rx_ebuff_ctrl_reg[7] (\mcp1_rx_ebuff_ctrl_reg[7] [7:4]),
        .\mcp1_rx_ebuff_data_reg[63] (D[63:32]));
  FDSE \mcp1_ctrl_delay_reg[4] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_ctrl_pipe[4]),
        .Q(mcp1_ctrl_delay[4]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_ctrl_delay_reg[5] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_ctrl_pipe[5]),
        .Q(mcp1_ctrl_delay[5]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_ctrl_delay_reg[6] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_ctrl_pipe[6]),
        .Q(mcp1_ctrl_delay[6]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_ctrl_delay_reg[7] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_ctrl_pipe[7]),
        .Q(mcp1_ctrl_delay[7]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_ctrl_pipe_reg[0] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_rx_ebuff_ctrl_reg[7] [0]),
        .Q(mcp1_ctrl_pipe[0]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_ctrl_pipe_reg[1] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_rx_ebuff_ctrl_reg[7] [1]),
        .Q(mcp1_ctrl_pipe[1]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_ctrl_pipe_reg[2] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_rx_ebuff_ctrl_reg[7] [2]),
        .Q(mcp1_ctrl_pipe[2]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_ctrl_pipe_reg[3] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_rx_ebuff_ctrl_reg[7] [3]),
        .Q(mcp1_ctrl_pipe[3]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_ctrl_pipe_reg[4] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_rx_ebuff_ctrl_reg[7] [4]),
        .Q(mcp1_ctrl_pipe[4]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_ctrl_pipe_reg[5] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_rx_ebuff_ctrl_reg[7] [5]),
        .Q(mcp1_ctrl_pipe[5]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_ctrl_pipe_reg[6] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_rx_ebuff_ctrl_reg[7] [6]),
        .Q(mcp1_ctrl_pipe[6]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_ctrl_pipe_reg[7] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_rx_ebuff_ctrl_reg[7] [7]),
        .Q(mcp1_ctrl_pipe[7]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[32] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[32]),
        .Q(mcp1_data_delay[32]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[33] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[33]),
        .Q(mcp1_data_delay[33]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_data_delay_reg[34] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[34]),
        .Q(mcp1_data_delay[34]),
        .S(rxreset_rxusrclk2));
  FDSE \mcp1_data_delay_reg[35] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[35]),
        .Q(mcp1_data_delay[35]),
        .S(rxreset_rxusrclk2));
  FDSE \mcp1_data_delay_reg[36] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[36]),
        .Q(mcp1_data_delay[36]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[37] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[37]),
        .Q(mcp1_data_delay[37]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[38] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[38]),
        .Q(mcp1_data_delay[38]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_data_delay_reg[39] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[39]),
        .Q(mcp1_data_delay[39]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[40] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[40]),
        .Q(mcp1_data_delay[40]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[41] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[41]),
        .Q(mcp1_data_delay[41]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[42] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[42]),
        .Q(mcp1_data_delay[42]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[43] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[43]),
        .Q(mcp1_data_delay[43]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[44] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[44]),
        .Q(mcp1_data_delay[44]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[45] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[45]),
        .Q(mcp1_data_delay[45]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[46] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[46]),
        .Q(mcp1_data_delay[46]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[47] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[47]),
        .Q(mcp1_data_delay[47]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[48] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[48]),
        .Q(mcp1_data_delay[48]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[49] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[49]),
        .Q(mcp1_data_delay[49]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[50] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[50]),
        .Q(mcp1_data_delay[50]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[51] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[51]),
        .Q(mcp1_data_delay[51]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[52] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[52]),
        .Q(mcp1_data_delay[52]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[53] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[53]),
        .Q(mcp1_data_delay[53]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[54] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[54]),
        .Q(mcp1_data_delay[54]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[55] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[55]),
        .Q(mcp1_data_delay[55]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_data_delay_reg[56] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[56]),
        .Q(mcp1_data_delay[56]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[57] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[57]),
        .Q(mcp1_data_delay[57]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[58] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[58]),
        .Q(mcp1_data_delay[58]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[59] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[59]),
        .Q(mcp1_data_delay[59]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[60] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[60]),
        .Q(mcp1_data_delay[60]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[61] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[61]),
        .Q(mcp1_data_delay[61]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[62] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[62]),
        .Q(mcp1_data_delay[62]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[63] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[63]),
        .Q(mcp1_data_delay[63]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[0] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[0]),
        .Q(mcp1_data_pipe[0]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[10] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[10]),
        .Q(mcp1_data_pipe[10]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[11] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[11]),
        .Q(mcp1_data_pipe[11]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[12] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[12]),
        .Q(mcp1_data_pipe[12]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[13] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[13]),
        .Q(mcp1_data_pipe[13]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[14] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[14]),
        .Q(mcp1_data_pipe[14]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[15] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[15]),
        .Q(mcp1_data_pipe[15]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[16] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[16]),
        .Q(mcp1_data_pipe[16]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[17] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[17]),
        .Q(mcp1_data_pipe[17]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[18] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[18]),
        .Q(mcp1_data_pipe[18]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[19] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[19]),
        .Q(mcp1_data_pipe[19]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[1] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[1]),
        .Q(mcp1_data_pipe[1]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[20] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[20]),
        .Q(mcp1_data_pipe[20]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[21] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[21]),
        .Q(mcp1_data_pipe[21]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[22] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[22]),
        .Q(mcp1_data_pipe[22]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[23] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[23]),
        .Q(mcp1_data_pipe[23]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_data_pipe_reg[24] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[24]),
        .Q(mcp1_data_pipe[24]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[25] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[25]),
        .Q(mcp1_data_pipe[25]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[26] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[26]),
        .Q(mcp1_data_pipe[26]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[27] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[27]),
        .Q(mcp1_data_pipe[27]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[28] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[28]),
        .Q(mcp1_data_pipe[28]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[29] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[29]),
        .Q(mcp1_data_pipe[29]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_data_pipe_reg[2] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[2]),
        .Q(mcp1_data_pipe[2]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[30] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[30]),
        .Q(mcp1_data_pipe[30]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[31] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[31]),
        .Q(mcp1_data_pipe[31]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[32] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[32]),
        .Q(mcp1_data_pipe[32]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[33] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[33]),
        .Q(mcp1_data_pipe[33]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_data_pipe_reg[34] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[34]),
        .Q(mcp1_data_pipe[34]),
        .S(rxreset_rxusrclk2));
  FDSE \mcp1_data_pipe_reg[35] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[35]),
        .Q(mcp1_data_pipe[35]),
        .S(rxreset_rxusrclk2));
  FDSE \mcp1_data_pipe_reg[36] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[36]),
        .Q(mcp1_data_pipe[36]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[37] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[37]),
        .Q(mcp1_data_pipe[37]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[38] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[38]),
        .Q(mcp1_data_pipe[38]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_data_pipe_reg[39] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[39]),
        .Q(mcp1_data_pipe[39]),
        .S(rxreset_rxusrclk2));
  FDSE \mcp1_data_pipe_reg[3] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[3]),
        .Q(mcp1_data_pipe[3]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[40] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[40]),
        .Q(mcp1_data_pipe[40]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[41] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[41]),
        .Q(mcp1_data_pipe[41]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[42] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[42]),
        .Q(mcp1_data_pipe[42]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[43] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[43]),
        .Q(mcp1_data_pipe[43]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[44] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[44]),
        .Q(mcp1_data_pipe[44]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[45] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[45]),
        .Q(mcp1_data_pipe[45]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[46] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[46]),
        .Q(mcp1_data_pipe[46]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[47] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[47]),
        .Q(mcp1_data_pipe[47]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[48] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[48]),
        .Q(mcp1_data_pipe[48]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[49] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[49]),
        .Q(mcp1_data_pipe[49]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_data_pipe_reg[4] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[4]),
        .Q(mcp1_data_pipe[4]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[50] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[50]),
        .Q(mcp1_data_pipe[50]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[51] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[51]),
        .Q(mcp1_data_pipe[51]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[52] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[52]),
        .Q(mcp1_data_pipe[52]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[53] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[53]),
        .Q(mcp1_data_pipe[53]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[54] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[54]),
        .Q(mcp1_data_pipe[54]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[55] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[55]),
        .Q(mcp1_data_pipe[55]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_data_pipe_reg[56] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[56]),
        .Q(mcp1_data_pipe[56]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[57] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[57]),
        .Q(mcp1_data_pipe[57]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[58] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[58]),
        .Q(mcp1_data_pipe[58]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[59] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[59]),
        .Q(mcp1_data_pipe[59]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[5] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[5]),
        .Q(mcp1_data_pipe[5]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[60] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[60]),
        .Q(mcp1_data_pipe[60]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[61] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[61]),
        .Q(mcp1_data_pipe[61]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[62] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[62]),
        .Q(mcp1_data_pipe[62]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[63] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[63]),
        .Q(mcp1_data_pipe[63]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[6] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[6]),
        .Q(mcp1_data_pipe[6]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_data_pipe_reg[7] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[7]),
        .Q(mcp1_data_pipe[7]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[8] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[8]),
        .Q(mcp1_data_pipe[8]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[9] 
       (.C(rxusrclk2),
        .CE(out),
        .D(D[9]),
        .Q(mcp1_data_pipe[9]),
        .R(rxreset_rxusrclk2));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_cc_seq_out[0]_i_1 
       (.I0(p_0_in),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_input_is_seq_or_idle[0]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_cc_seq_out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_cc_seq_out[1]_i_1 
       (.I0(mcp1_input_is_seq_or_idle[0]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_input_is_seq_or_idle[1]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_cc_seq_out[1]_i_1_n_0 ));
  FDRE \mcp1_fifo_cc_seq_out_reg[0] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_cc_seq_out[0]_i_1_n_0 ),
        .Q(wr_data[72]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_cc_seq_out_reg[1] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_cc_seq_out[1]_i_1_n_0 ),
        .Q(wr_data[73]),
        .R(rxreset_rxusrclk2));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_ctrl_out[0]_i_1 
       (.I0(mcp1_ctrl_delay[4]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_ctrl_pipe[0]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_ctrl_out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_ctrl_out[1]_i_1 
       (.I0(mcp1_ctrl_delay[5]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_ctrl_pipe[1]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_ctrl_out[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_ctrl_out[2]_i_1 
       (.I0(mcp1_ctrl_delay[6]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_ctrl_pipe[2]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_ctrl_out[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_ctrl_out[3]_i_1 
       (.I0(mcp1_ctrl_delay[7]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_ctrl_pipe[3]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_ctrl_out[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_ctrl_out[4]_i_1 
       (.I0(mcp1_ctrl_pipe[0]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_ctrl_pipe[4]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_ctrl_out[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_ctrl_out[5]_i_1 
       (.I0(mcp1_ctrl_pipe[1]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_ctrl_pipe[5]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_ctrl_out[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_ctrl_out[6]_i_1 
       (.I0(mcp1_ctrl_pipe[2]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_ctrl_pipe[6]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_ctrl_out[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_ctrl_out[7]_i_1 
       (.I0(mcp1_ctrl_pipe[3]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_ctrl_pipe[7]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_ctrl_out[7]_i_1_n_0 ));
  FDSE \mcp1_fifo_ctrl_out_reg[0] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_ctrl_out[0]_i_1_n_0 ),
        .Q(wr_data[64]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_ctrl_out_reg[1] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_ctrl_out[1]_i_1_n_0 ),
        .Q(wr_data[65]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_ctrl_out_reg[2] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_ctrl_out[2]_i_1_n_0 ),
        .Q(wr_data[66]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_ctrl_out_reg[3] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_ctrl_out[3]_i_1_n_0 ),
        .Q(wr_data[67]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_ctrl_out_reg[4] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_ctrl_out[4]_i_1_n_0 ),
        .Q(wr_data[68]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_ctrl_out_reg[5] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_ctrl_out[5]_i_1_n_0 ),
        .Q(wr_data[69]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_ctrl_out_reg[6] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_ctrl_out[6]_i_1_n_0 ),
        .Q(wr_data[70]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_ctrl_out_reg[7] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_ctrl_out[7]_i_1_n_0 ),
        .Q(wr_data[71]),
        .R(rxreset_rxusrclk2));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[0]_i_1 
       (.I0(mcp1_data_delay[32]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[0]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[10]_i_1 
       (.I0(mcp1_data_delay[42]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[10]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[11]_i_1 
       (.I0(mcp1_data_delay[43]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[11]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[12]_i_1 
       (.I0(mcp1_data_delay[44]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[12]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[13]_i_1 
       (.I0(mcp1_data_delay[45]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[13]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[14]_i_1 
       (.I0(mcp1_data_delay[46]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[14]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[15]_i_1 
       (.I0(mcp1_data_delay[47]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[15]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[16]_i_1 
       (.I0(mcp1_data_delay[48]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[16]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[17]_i_1 
       (.I0(mcp1_data_delay[49]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[17]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[18]_i_1 
       (.I0(mcp1_data_delay[50]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[18]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[19]_i_1 
       (.I0(mcp1_data_delay[51]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[19]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[1]_i_1 
       (.I0(mcp1_data_delay[33]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[1]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[20]_i_1 
       (.I0(mcp1_data_delay[52]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[20]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[21]_i_1 
       (.I0(mcp1_data_delay[53]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[21]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[22]_i_1 
       (.I0(mcp1_data_delay[54]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[22]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[23]_i_1 
       (.I0(mcp1_data_delay[55]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[23]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[24]_i_1 
       (.I0(mcp1_data_delay[56]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[24]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[25]_i_1 
       (.I0(mcp1_data_delay[57]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[25]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[26]_i_1 
       (.I0(mcp1_data_delay[58]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[26]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[27]_i_1 
       (.I0(mcp1_data_delay[59]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[27]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[28]_i_1 
       (.I0(mcp1_data_delay[60]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[28]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[29]_i_1 
       (.I0(mcp1_data_delay[61]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[29]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[2]_i_1 
       (.I0(mcp1_data_delay[34]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[2]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[30]_i_1 
       (.I0(mcp1_data_delay[62]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[30]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[31]_i_1 
       (.I0(mcp1_data_delay[63]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[31]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[32]_i_1 
       (.I0(mcp1_data_pipe[0]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[32]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[33]_i_1 
       (.I0(mcp1_data_pipe[1]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[33]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[34]_i_1 
       (.I0(mcp1_data_pipe[2]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[34]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[35]_i_1 
       (.I0(mcp1_data_pipe[3]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[35]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[36]_i_1 
       (.I0(mcp1_data_pipe[4]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[36]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[36]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[37]_i_1 
       (.I0(mcp1_data_pipe[5]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[37]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[38]_i_1 
       (.I0(mcp1_data_pipe[6]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[38]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[39]_i_1 
       (.I0(mcp1_data_pipe[7]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[39]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[3]_i_1 
       (.I0(mcp1_data_delay[35]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[3]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[40]_i_1 
       (.I0(mcp1_data_pipe[8]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[40]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[41]_i_1 
       (.I0(mcp1_data_pipe[9]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[41]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[42]_i_1 
       (.I0(mcp1_data_pipe[10]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[42]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[43]_i_1 
       (.I0(mcp1_data_pipe[11]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[43]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[44]_i_1 
       (.I0(mcp1_data_pipe[12]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[44]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[44]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[45]_i_1 
       (.I0(mcp1_data_pipe[13]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[45]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[45]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[46]_i_1 
       (.I0(mcp1_data_pipe[14]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[46]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[46]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[47]_i_1 
       (.I0(mcp1_data_pipe[15]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[47]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[48]_i_1 
       (.I0(mcp1_data_pipe[16]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[48]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[48]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[49]_i_1 
       (.I0(mcp1_data_pipe[17]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[49]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[49]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[4]_i_1 
       (.I0(mcp1_data_delay[36]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[4]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[50]_i_1 
       (.I0(mcp1_data_pipe[18]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[50]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[50]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[51]_i_1 
       (.I0(mcp1_data_pipe[19]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[51]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[51]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[52]_i_1 
       (.I0(mcp1_data_pipe[20]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[52]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[52]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[53]_i_1 
       (.I0(mcp1_data_pipe[21]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[53]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[53]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[54]_i_1 
       (.I0(mcp1_data_pipe[22]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[54]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[54]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[55]_i_1 
       (.I0(mcp1_data_pipe[23]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[55]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[55]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[56]_i_1 
       (.I0(mcp1_data_pipe[24]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[56]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[56]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[57]_i_1 
       (.I0(mcp1_data_pipe[25]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[57]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[57]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[58]_i_1 
       (.I0(mcp1_data_pipe[26]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[58]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[58]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[59]_i_1 
       (.I0(mcp1_data_pipe[27]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[59]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[59]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[5]_i_1 
       (.I0(mcp1_data_delay[37]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[5]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[60]_i_1 
       (.I0(mcp1_data_pipe[28]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[60]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[60]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[61]_i_1 
       (.I0(mcp1_data_pipe[29]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[61]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[61]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[62]_i_1 
       (.I0(mcp1_data_pipe[30]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[62]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[62]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[63]_i_1 
       (.I0(mcp1_data_pipe[31]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[63]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[63]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h073C0F3C033C033C)) 
    \mcp1_fifo_data_out[63]_i_2 
       (.I0(mcp1_input_was_seq),
        .I1(mcp1_state[1]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[0]),
        .I4(\mcp1_input_is_seq_reg_n_0_[0] ),
        .I5(\mcp1_state[1]_i_5_n_0 ),
        .O(\mcp1_fifo_data_out[63]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCC3DCC3DCC3DCC3)) 
    \mcp1_fifo_data_out[63]_i_3 
       (.I0(\mcp1_state[1]_i_5_n_0 ),
        .I1(mcp1_state[2]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[0]),
        .I4(\mcp1_input_is_seq_reg_n_0_[0] ),
        .I5(mcp1_input_was_seq),
        .O(\mcp1_fifo_data_out[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[6]_i_1 
       (.I0(mcp1_data_delay[38]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[6]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[7]_i_1 
       (.I0(mcp1_data_delay[39]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[7]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[8]_i_1 
       (.I0(mcp1_data_delay[40]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[8]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[9]_i_1 
       (.I0(mcp1_data_delay[41]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[9]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[9]_i_1_n_0 ));
  FDRE \mcp1_fifo_data_out_reg[0] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[0]_i_1_n_0 ),
        .Q(wr_data[0]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[10] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[10]_i_1_n_0 ),
        .Q(wr_data[10]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[11] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[11]_i_1_n_0 ),
        .Q(wr_data[11]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[12] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[12]_i_1_n_0 ),
        .Q(wr_data[12]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[13] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[13]_i_1_n_0 ),
        .Q(wr_data[13]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[14] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[14]_i_1_n_0 ),
        .Q(wr_data[14]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[15] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[15]_i_1_n_0 ),
        .Q(wr_data[15]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[16] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[16]_i_1_n_0 ),
        .Q(wr_data[16]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[17] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[17]_i_1_n_0 ),
        .Q(wr_data[17]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[18] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[18]_i_1_n_0 ),
        .Q(wr_data[18]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[19] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[19]_i_1_n_0 ),
        .Q(wr_data[19]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[1] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[1]_i_1_n_0 ),
        .Q(wr_data[1]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[20] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[20]_i_1_n_0 ),
        .Q(wr_data[20]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[21] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[21]_i_1_n_0 ),
        .Q(wr_data[21]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[22] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[22]_i_1_n_0 ),
        .Q(wr_data[22]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[23] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[23]_i_1_n_0 ),
        .Q(wr_data[23]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_data_out_reg[24] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[24]_i_1_n_0 ),
        .Q(wr_data[24]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[25] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[25]_i_1_n_0 ),
        .Q(wr_data[25]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[26] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[26]_i_1_n_0 ),
        .Q(wr_data[26]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[27] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[27]_i_1_n_0 ),
        .Q(wr_data[27]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[28] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[28]_i_1_n_0 ),
        .Q(wr_data[28]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[29] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[29]_i_1_n_0 ),
        .Q(wr_data[29]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_data_out_reg[2] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[2]_i_1_n_0 ),
        .Q(wr_data[2]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[30] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[30]_i_1_n_0 ),
        .Q(wr_data[30]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[31] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[31]_i_1_n_0 ),
        .Q(wr_data[31]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[32] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[32]_i_1_n_0 ),
        .Q(wr_data[32]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[33] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[33]_i_1_n_0 ),
        .Q(wr_data[33]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_data_out_reg[34] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[34]_i_1_n_0 ),
        .Q(wr_data[34]),
        .S(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_data_out_reg[35] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[35]_i_1_n_0 ),
        .Q(wr_data[35]),
        .S(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_data_out_reg[36] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[36]_i_1_n_0 ),
        .Q(wr_data[36]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[37] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[37]_i_1_n_0 ),
        .Q(wr_data[37]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[38] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[38]_i_1_n_0 ),
        .Q(wr_data[38]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_data_out_reg[39] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[39]_i_1_n_0 ),
        .Q(wr_data[39]),
        .S(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_data_out_reg[3] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[3]_i_1_n_0 ),
        .Q(wr_data[3]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[40] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[40]_i_1_n_0 ),
        .Q(wr_data[40]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[41] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[41]_i_1_n_0 ),
        .Q(wr_data[41]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[42] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[42]_i_1_n_0 ),
        .Q(wr_data[42]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[43] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[43]_i_1_n_0 ),
        .Q(wr_data[43]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[44] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[44]_i_1_n_0 ),
        .Q(wr_data[44]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[45] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[45]_i_1_n_0 ),
        .Q(wr_data[45]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[46] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[46]_i_1_n_0 ),
        .Q(wr_data[46]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[47] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[47]_i_1_n_0 ),
        .Q(wr_data[47]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[48] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[48]_i_1_n_0 ),
        .Q(wr_data[48]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[49] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[49]_i_1_n_0 ),
        .Q(wr_data[49]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_data_out_reg[4] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[4]_i_1_n_0 ),
        .Q(wr_data[4]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[50] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[50]_i_1_n_0 ),
        .Q(wr_data[50]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[51] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[51]_i_1_n_0 ),
        .Q(wr_data[51]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[52] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[52]_i_1_n_0 ),
        .Q(wr_data[52]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[53] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[53]_i_1_n_0 ),
        .Q(wr_data[53]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[54] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[54]_i_1_n_0 ),
        .Q(wr_data[54]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[55] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[55]_i_1_n_0 ),
        .Q(wr_data[55]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_data_out_reg[56] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[56]_i_1_n_0 ),
        .Q(wr_data[56]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[57] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[57]_i_1_n_0 ),
        .Q(wr_data[57]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[58] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[58]_i_1_n_0 ),
        .Q(wr_data[58]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[59] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[59]_i_1_n_0 ),
        .Q(wr_data[59]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[5] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[5]_i_1_n_0 ),
        .Q(wr_data[5]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[60] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[60]_i_1_n_0 ),
        .Q(wr_data[60]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[61] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[61]_i_1_n_0 ),
        .Q(wr_data[61]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[62] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[62]_i_1_n_0 ),
        .Q(wr_data[62]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[63] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[63]_i_1_n_0 ),
        .Q(wr_data[63]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[6] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[6]_i_1_n_0 ),
        .Q(wr_data[6]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_data_out_reg[7] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[7]_i_1_n_0 ),
        .Q(wr_data[7]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[8] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[8]_i_1_n_0 ),
        .Q(wr_data[8]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[9] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[9]_i_1_n_0 ),
        .Q(wr_data[9]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_input_is_idle_reg[0] 
       (.C(rxusrclk2),
        .CE(out),
        .D(input_is_idle_comb[0]),
        .Q(\mcp1_input_is_idle_reg_n_0_[0] ),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_input_is_idle_reg[1] 
       (.C(rxusrclk2),
        .CE(out),
        .D(input_is_idle_comb[1]),
        .Q(\mcp1_input_is_idle_reg_n_0_[1] ),
        .R(rxreset_rxusrclk2));
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_input_is_seq_or_idle[0]_i_1 
       (.I0(input_is_idle_comb[0]),
        .I1(input_is_seq_comb[0]),
        .O(\mcp1_input_is_seq_or_idle[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_input_is_seq_or_idle[1]_i_1 
       (.I0(input_is_idle_comb[1]),
        .I1(input_is_seq_comb[1]),
        .O(\mcp1_input_is_seq_or_idle[1]_i_1_n_0 ));
  FDRE \mcp1_input_is_seq_or_idle_reg[0] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_input_is_seq_or_idle[0]_i_1_n_0 ),
        .Q(mcp1_input_is_seq_or_idle[0]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_input_is_seq_or_idle_reg[1] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_input_is_seq_or_idle[1]_i_1_n_0 ),
        .Q(mcp1_input_is_seq_or_idle[1]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_input_is_seq_reg[0] 
       (.C(rxusrclk2),
        .CE(out),
        .D(input_is_seq_comb[0]),
        .Q(\mcp1_input_is_seq_reg_n_0_[0] ),
        .S(rxreset_rxusrclk2));
  FDSE \mcp1_input_is_seq_reg[1] 
       (.C(rxusrclk2),
        .CE(out),
        .D(input_is_seq_comb[1]),
        .Q(\mcp1_input_is_seq_reg_n_0_[1] ),
        .S(rxreset_rxusrclk2));
  FDRE mcp1_input_was_idle_reg
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_input_is_idle_reg_n_0_[1] ),
        .Q(mcp1_input_was_idle),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_input_was_seq_or_idle_reg[1] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_input_is_seq_or_idle[1]),
        .Q(p_0_in),
        .R(rxreset_rxusrclk2));
  FDRE mcp1_input_was_seq_reg
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_input_is_seq_reg_n_0_[1] ),
        .Q(mcp1_input_was_seq),
        .R(rxreset_rxusrclk2));
  LUT6 #(
    .INIT(64'hCCCC0501CCCC0400)) 
    \mcp1_state[0]_i_1__0 
       (.I0(\mcp1_state[0]_i_2_n_0 ),
        .I1(mcp1_state[2]),
        .I2(mcp1_state[1]),
        .I3(\mcp1_state[1]_i_2__0_n_0 ),
        .I4(mcp1_state[0]),
        .I5(\mcp1_state[0]_i_3_n_0 ),
        .O(next_state[0]));
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_state[0]_i_2 
       (.I0(status),
        .I1(out),
        .O(\mcp1_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000020203F202020)) 
    \mcp1_state[0]_i_3 
       (.I0(\mcp1_input_is_seq_reg_n_0_[1] ),
        .I1(mcp1_input_was_seq),
        .I2(\mcp1_input_is_seq_reg_n_0_[0] ),
        .I3(\mcp1_input_is_idle_reg_n_0_[1] ),
        .I4(\mcp1_input_is_idle_reg_n_0_[0] ),
        .I5(mcp1_input_was_idle),
        .O(\mcp1_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000022220333)) 
    \mcp1_state[1]_i_1__0 
       (.I0(\mcp1_state[1]_i_2__0_n_0 ),
        .I1(\mcp1_state[1]_i_3__0_n_0 ),
        .I2(\mcp1_state[1]_i_4_n_0 ),
        .I3(\mcp1_state[1]_i_5_n_0 ),
        .I4(mcp1_state[2]),
        .I5(mcp1_state[1]),
        .O(next_state[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \mcp1_state[1]_i_2__0 
       (.I0(\mcp1_input_is_seq_reg_n_0_[0] ),
        .I1(\mcp1_input_is_seq_reg_n_0_[1] ),
        .I2(\mcp1_input_is_idle_reg_n_0_[0] ),
        .I3(\mcp1_input_is_idle_reg_n_0_[1] ),
        .O(\mcp1_state[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mcp1_state[1]_i_3__0 
       (.I0(out),
        .I1(status),
        .I2(mcp1_state[0]),
        .O(\mcp1_state[1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_state[1]_i_4 
       (.I0(mcp1_input_was_seq),
        .I1(\mcp1_input_is_seq_reg_n_0_[0] ),
        .O(\mcp1_state[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_state[1]_i_5 
       (.I0(mcp1_input_was_idle),
        .I1(\mcp1_input_is_idle_reg_n_0_[0] ),
        .O(\mcp1_state[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEEEFE)) 
    \mcp1_state[2]_i_1 
       (.I0(\mcp1_state[2]_i_2_n_0 ),
        .I1(\mcp1_state[2]_i_3_n_0 ),
        .I2(mcp1_state[2]),
        .I3(status),
        .I4(mcp1_state[0]),
        .O(next_state[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h666E6E6E)) 
    \mcp1_state[2]_i_2 
       (.I0(mcp1_state[1]),
        .I1(mcp1_state[0]),
        .I2(mcp1_input_was_seq),
        .I3(\mcp1_input_is_idle_reg_n_0_[0] ),
        .I4(mcp1_input_was_idle),
        .O(\mcp1_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808FF08)) 
    \mcp1_state[2]_i_3 
       (.I0(\mcp1_state[1]_i_5_n_0 ),
        .I1(mcp1_state[0]),
        .I2(\mcp1_input_is_seq_reg_n_0_[0] ),
        .I3(mcp1_state[2]),
        .I4(\mcp1_input_is_seq_reg_n_0_[1] ),
        .I5(\mcp1_input_is_idle_reg_n_0_[1] ),
        .O(\mcp1_state[2]_i_3_n_0 ));
  FDRE \mcp1_state_reg[0] 
       (.C(rxusrclk2),
        .CE(out),
        .D(next_state[0]),
        .Q(mcp1_state[0]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_state_reg[1] 
       (.C(rxusrclk2),
        .CE(out),
        .D(next_state[1]),
        .Q(mcp1_state[1]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_state_reg[2] 
       (.C(rxusrclk2),
        .CE(out),
        .D(next_state[2]),
        .Q(mcp1_state[2]),
        .R(rxreset_rxusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_seq_detect seq_detect_i0
       (.D(input_is_seq_comb[0]),
        .\mcp1_rx_ebuff_ctrl_reg[3] (\mcp1_rx_ebuff_ctrl_reg[7] [3:0]),
        .\mcp1_rx_ebuff_data_reg[7] (D[7:0]));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_seq_detect_80 seq_detect_i1
       (.D(input_is_seq_comb[1]),
        .\mcp1_rx_ebuff_ctrl_reg[7] (\mcp1_rx_ebuff_ctrl_reg[7] [7:4]),
        .\mcp1_rx_ebuff_data_reg[39] (D[39:32]));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_idle_detect
   (D,
    \mcp1_rx_ebuff_data_reg[31] ,
    \mcp1_rx_ebuff_ctrl_reg[3] );
  output [0:0]D;
  input [31:0]\mcp1_rx_ebuff_data_reg[31] ;
  input [3:0]\mcp1_rx_ebuff_ctrl_reg[3] ;

  wire [0:0]D;
  wire comp_0__0;
  wire comp_1__0;
  wire comp_2__0;
  wire comp_3__0;
  wire comp_4__0;
  wire comp_5__0;
  wire comp_6__0;
  wire comp_7__0;
  wire comp_8__0;
  wire [3:0]\mcp1_rx_ebuff_ctrl_reg[3] ;
  wire [31:0]\mcp1_rx_ebuff_data_reg[31] ;
  wire muxcyo_0;
  wire muxcyo_1;
  wire muxcyo_2;
  wire muxcyo_4;
  wire muxcyo_5;
  wire muxcyo_6;
  wire muxcyo_7;
  wire [3:3]NLW_muxcy_i0_CARRY4_CARRY8_CO_UNCONNECTED;
  wire [7:0]NLW_muxcy_i0_CARRY4_CARRY8_O_UNCONNECTED;
  wire [7:1]NLW_muxcy_i8_CARRY4_CARRY8_CO_UNCONNECTED;
  wire [7:1]NLW_muxcy_i8_CARRY4_CARRY8_DI_UNCONNECTED;
  wire [7:0]NLW_muxcy_i8_CARRY4_CARRY8_O_UNCONNECTED;
  wire [7:1]NLW_muxcy_i8_CARRY4_CARRY8_S_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2000)) 
    comp_0
       (.I0(\mcp1_rx_ebuff_data_reg[31] [2]),
        .I1(\mcp1_rx_ebuff_data_reg[31] [3]),
        .I2(\mcp1_rx_ebuff_data_reg[31] [0]),
        .I3(\mcp1_rx_ebuff_data_reg[31] [1]),
        .O(comp_0__0));
  LUT4 #(
    .INIT(16'h0001)) 
    comp_1
       (.I0(\mcp1_rx_ebuff_data_reg[31] [7]),
        .I1(\mcp1_rx_ebuff_data_reg[31] [6]),
        .I2(\mcp1_rx_ebuff_data_reg[31] [4]),
        .I3(\mcp1_rx_ebuff_data_reg[31] [5]),
        .O(comp_1__0));
  LUT4 #(
    .INIT(16'h2000)) 
    comp_2
       (.I0(\mcp1_rx_ebuff_data_reg[31] [10]),
        .I1(\mcp1_rx_ebuff_data_reg[31] [11]),
        .I2(\mcp1_rx_ebuff_data_reg[31] [8]),
        .I3(\mcp1_rx_ebuff_data_reg[31] [9]),
        .O(comp_2__0));
  LUT4 #(
    .INIT(16'h0001)) 
    comp_3
       (.I0(\mcp1_rx_ebuff_data_reg[31] [15]),
        .I1(\mcp1_rx_ebuff_data_reg[31] [14]),
        .I2(\mcp1_rx_ebuff_data_reg[31] [12]),
        .I3(\mcp1_rx_ebuff_data_reg[31] [13]),
        .O(comp_3__0));
  LUT4 #(
    .INIT(16'h2000)) 
    comp_4
       (.I0(\mcp1_rx_ebuff_data_reg[31] [18]),
        .I1(\mcp1_rx_ebuff_data_reg[31] [19]),
        .I2(\mcp1_rx_ebuff_data_reg[31] [16]),
        .I3(\mcp1_rx_ebuff_data_reg[31] [17]),
        .O(comp_4__0));
  LUT4 #(
    .INIT(16'h0001)) 
    comp_5
       (.I0(\mcp1_rx_ebuff_data_reg[31] [23]),
        .I1(\mcp1_rx_ebuff_data_reg[31] [22]),
        .I2(\mcp1_rx_ebuff_data_reg[31] [20]),
        .I3(\mcp1_rx_ebuff_data_reg[31] [21]),
        .O(comp_5__0));
  LUT4 #(
    .INIT(16'h2000)) 
    comp_6
       (.I0(\mcp1_rx_ebuff_data_reg[31] [26]),
        .I1(\mcp1_rx_ebuff_data_reg[31] [27]),
        .I2(\mcp1_rx_ebuff_data_reg[31] [24]),
        .I3(\mcp1_rx_ebuff_data_reg[31] [25]),
        .O(comp_6__0));
  LUT4 #(
    .INIT(16'h0001)) 
    comp_7
       (.I0(\mcp1_rx_ebuff_data_reg[31] [31]),
        .I1(\mcp1_rx_ebuff_data_reg[31] [30]),
        .I2(\mcp1_rx_ebuff_data_reg[31] [28]),
        .I3(\mcp1_rx_ebuff_data_reg[31] [29]),
        .O(comp_7__0));
  LUT4 #(
    .INIT(16'h8000)) 
    comp_8
       (.I0(\mcp1_rx_ebuff_ctrl_reg[3] [3]),
        .I1(\mcp1_rx_ebuff_ctrl_reg[3] [2]),
        .I2(\mcp1_rx_ebuff_ctrl_reg[3] [0]),
        .I3(\mcp1_rx_ebuff_ctrl_reg[3] [1]),
        .O(comp_8__0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(CARRY4)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY8 muxcy_i0_CARRY4_CARRY8
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({muxcyo_7,muxcyo_6,muxcyo_5,muxcyo_4,NLW_muxcy_i0_CARRY4_CARRY8_CO_UNCONNECTED[3],muxcyo_2,muxcyo_1,muxcyo_0}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_muxcy_i0_CARRY4_CARRY8_O_UNCONNECTED[7:0]),
        .S({comp_7__0,comp_6__0,comp_5__0,comp_4__0,comp_3__0,comp_2__0,comp_1__0,comp_0__0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(CARRY4)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY8 muxcy_i8_CARRY4_CARRY8
       (.CI(muxcyo_7),
        .CI_TOP(1'b0),
        .CO({NLW_muxcy_i8_CARRY4_CARRY8_CO_UNCONNECTED[7:1],D}),
        .DI({NLW_muxcy_i8_CARRY4_CARRY8_DI_UNCONNECTED[7:1],1'b0}),
        .O(NLW_muxcy_i8_CARRY4_CARRY8_O_UNCONNECTED[7:0]),
        .S({NLW_muxcy_i8_CARRY4_CARRY8_S_UNCONNECTED[7:1],comp_8__0}));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_idle_detect" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_idle_detect_79
   (D,
    \mcp1_rx_ebuff_data_reg[63] ,
    \mcp1_rx_ebuff_ctrl_reg[7] );
  output [0:0]D;
  input [31:0]\mcp1_rx_ebuff_data_reg[63] ;
  input [3:0]\mcp1_rx_ebuff_ctrl_reg[7] ;

  wire [0:0]D;
  wire comp_0__0;
  wire comp_1__0;
  wire comp_2__0;
  wire comp_3__0;
  wire comp_4__0;
  wire comp_5__0;
  wire comp_6__0;
  wire comp_7__0;
  wire comp_8__0;
  wire [3:0]\mcp1_rx_ebuff_ctrl_reg[7] ;
  wire [31:0]\mcp1_rx_ebuff_data_reg[63] ;
  wire muxcyo_0;
  wire muxcyo_1;
  wire muxcyo_2;
  wire muxcyo_4;
  wire muxcyo_5;
  wire muxcyo_6;
  wire muxcyo_7;
  wire [3:3]NLW_muxcy_i0_CARRY4_CARRY8_CO_UNCONNECTED;
  wire [7:0]NLW_muxcy_i0_CARRY4_CARRY8_O_UNCONNECTED;
  wire [7:1]NLW_muxcy_i8_CARRY4_CARRY8_CO_UNCONNECTED;
  wire [7:1]NLW_muxcy_i8_CARRY4_CARRY8_DI_UNCONNECTED;
  wire [7:0]NLW_muxcy_i8_CARRY4_CARRY8_O_UNCONNECTED;
  wire [7:1]NLW_muxcy_i8_CARRY4_CARRY8_S_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2000)) 
    comp_0
       (.I0(\mcp1_rx_ebuff_data_reg[63] [2]),
        .I1(\mcp1_rx_ebuff_data_reg[63] [3]),
        .I2(\mcp1_rx_ebuff_data_reg[63] [0]),
        .I3(\mcp1_rx_ebuff_data_reg[63] [1]),
        .O(comp_0__0));
  LUT4 #(
    .INIT(16'h0001)) 
    comp_1
       (.I0(\mcp1_rx_ebuff_data_reg[63] [7]),
        .I1(\mcp1_rx_ebuff_data_reg[63] [6]),
        .I2(\mcp1_rx_ebuff_data_reg[63] [4]),
        .I3(\mcp1_rx_ebuff_data_reg[63] [5]),
        .O(comp_1__0));
  LUT4 #(
    .INIT(16'h2000)) 
    comp_2
       (.I0(\mcp1_rx_ebuff_data_reg[63] [10]),
        .I1(\mcp1_rx_ebuff_data_reg[63] [11]),
        .I2(\mcp1_rx_ebuff_data_reg[63] [8]),
        .I3(\mcp1_rx_ebuff_data_reg[63] [9]),
        .O(comp_2__0));
  LUT4 #(
    .INIT(16'h0001)) 
    comp_3
       (.I0(\mcp1_rx_ebuff_data_reg[63] [15]),
        .I1(\mcp1_rx_ebuff_data_reg[63] [14]),
        .I2(\mcp1_rx_ebuff_data_reg[63] [12]),
        .I3(\mcp1_rx_ebuff_data_reg[63] [13]),
        .O(comp_3__0));
  LUT4 #(
    .INIT(16'h2000)) 
    comp_4
       (.I0(\mcp1_rx_ebuff_data_reg[63] [18]),
        .I1(\mcp1_rx_ebuff_data_reg[63] [19]),
        .I2(\mcp1_rx_ebuff_data_reg[63] [16]),
        .I3(\mcp1_rx_ebuff_data_reg[63] [17]),
        .O(comp_4__0));
  LUT4 #(
    .INIT(16'h0001)) 
    comp_5
       (.I0(\mcp1_rx_ebuff_data_reg[63] [23]),
        .I1(\mcp1_rx_ebuff_data_reg[63] [22]),
        .I2(\mcp1_rx_ebuff_data_reg[63] [20]),
        .I3(\mcp1_rx_ebuff_data_reg[63] [21]),
        .O(comp_5__0));
  LUT4 #(
    .INIT(16'h2000)) 
    comp_6
       (.I0(\mcp1_rx_ebuff_data_reg[63] [26]),
        .I1(\mcp1_rx_ebuff_data_reg[63] [27]),
        .I2(\mcp1_rx_ebuff_data_reg[63] [24]),
        .I3(\mcp1_rx_ebuff_data_reg[63] [25]),
        .O(comp_6__0));
  LUT4 #(
    .INIT(16'h0001)) 
    comp_7
       (.I0(\mcp1_rx_ebuff_data_reg[63] [31]),
        .I1(\mcp1_rx_ebuff_data_reg[63] [30]),
        .I2(\mcp1_rx_ebuff_data_reg[63] [28]),
        .I3(\mcp1_rx_ebuff_data_reg[63] [29]),
        .O(comp_7__0));
  LUT4 #(
    .INIT(16'h8000)) 
    comp_8
       (.I0(\mcp1_rx_ebuff_ctrl_reg[7] [3]),
        .I1(\mcp1_rx_ebuff_ctrl_reg[7] [2]),
        .I2(\mcp1_rx_ebuff_ctrl_reg[7] [0]),
        .I3(\mcp1_rx_ebuff_ctrl_reg[7] [1]),
        .O(comp_8__0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(CARRY4)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY8 muxcy_i0_CARRY4_CARRY8
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({muxcyo_7,muxcyo_6,muxcyo_5,muxcyo_4,NLW_muxcy_i0_CARRY4_CARRY8_CO_UNCONNECTED[3],muxcyo_2,muxcyo_1,muxcyo_0}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_muxcy_i0_CARRY4_CARRY8_O_UNCONNECTED[7:0]),
        .S({comp_7__0,comp_6__0,comp_5__0,comp_4__0,comp_3__0,comp_2__0,comp_1__0,comp_0__0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(CARRY4)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY8 muxcy_i8_CARRY4_CARRY8
       (.CI(muxcyo_7),
        .CI_TOP(1'b0),
        .CO({NLW_muxcy_i8_CARRY4_CARRY8_CO_UNCONNECTED[7:1],D}),
        .DI({NLW_muxcy_i8_CARRY4_CARRY8_DI_UNCONNECTED[7:1],1'b0}),
        .O(NLW_muxcy_i8_CARRY4_CARRY8_O_UNCONNECTED[7:0]),
        .S({NLW_muxcy_i8_CARRY4_CARRY8_S_UNCONNECTED[7:1],comp_8__0}));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_idle_insert
   (rd_en,
    xgmii_rxd,
    xgmii_rxc,
    coreclk,
    rd_data,
    empty,
    reset,
    can_insert_rd,
    \rd_data_reg[72] ,
    \xgmii_txd_reg2_reg[63] ,
    configuration_vector,
    \xgmii_txc_reg2_reg[7] );
  output rd_en;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  input coreclk;
  input [73:0]rd_data;
  input empty;
  input reset;
  input can_insert_rd;
  input \rd_data_reg[72] ;
  input [63:0]\xgmii_txd_reg2_reg[63] ;
  input [0:0]configuration_vector;
  input [7:0]\xgmii_txc_reg2_reg[7] ;

  wire can_insert_rd;
  wire [0:0]configuration_vector;
  wire coreclk;
  wire [7:0]ctrl_out;
  wire \ctrl_out[0]_i_1_n_0 ;
  wire \ctrl_out[1]_i_1_n_0 ;
  wire \ctrl_out[2]_i_1_n_0 ;
  wire \ctrl_out[3]_i_1_n_0 ;
  wire \ctrl_out[4]_i_1_n_0 ;
  wire \ctrl_out[5]_i_1_n_0 ;
  wire \ctrl_out[6]_i_1_n_0 ;
  wire \ctrl_out[7]_i_1_n_0 ;
  wire [63:0]data_out;
  wire \data_out[0]_i_1_n_0 ;
  wire \data_out[10]_i_1_n_0 ;
  wire \data_out[11]_i_1_n_0 ;
  wire \data_out[12]_i_1_n_0 ;
  wire \data_out[13]_i_1_n_0 ;
  wire \data_out[14]_i_1_n_0 ;
  wire \data_out[15]_i_1_n_0 ;
  wire \data_out[16]_i_1_n_0 ;
  wire \data_out[16]_i_2_n_0 ;
  wire \data_out[17]_i_1_n_0 ;
  wire \data_out[18]_i_1_n_0 ;
  wire \data_out[19]_i_1_n_0 ;
  wire \data_out[1]_i_1_n_0 ;
  wire \data_out[20]_i_1_n_0 ;
  wire \data_out[21]_i_1_n_0 ;
  wire \data_out[22]_i_1_n_0 ;
  wire \data_out[23]_i_1_n_0 ;
  wire \data_out[24]_i_1_n_0 ;
  wire \data_out[25]_i_1_n_0 ;
  wire \data_out[26]_i_1_n_0 ;
  wire \data_out[26]_i_2_n_0 ;
  wire \data_out[26]_i_3_n_0 ;
  wire \data_out[27]_i_1_n_0 ;
  wire \data_out[28]_i_1_n_0 ;
  wire \data_out[29]_i_1_n_0 ;
  wire \data_out[2]_i_1_n_0 ;
  wire \data_out[30]_i_1_n_0 ;
  wire \data_out[30]_i_2_n_0 ;
  wire \data_out[31]_i_1_n_0 ;
  wire \data_out[31]_i_2_n_0 ;
  wire \data_out[32]_i_1_n_0 ;
  wire \data_out[33]_i_1_n_0 ;
  wire \data_out[34]_i_1_n_0 ;
  wire \data_out[34]_i_2_n_0 ;
  wire \data_out[35]_i_1_n_0 ;
  wire \data_out[36]_i_1_n_0 ;
  wire \data_out[37]_i_1_n_0 ;
  wire \data_out[38]_i_1_n_0 ;
  wire \data_out[39]_i_1_n_0 ;
  wire \data_out[3]_i_1_n_0 ;
  wire \data_out[40]_i_1_n_0 ;
  wire \data_out[41]_i_1_n_0 ;
  wire \data_out[42]_i_1_n_0 ;
  wire \data_out[43]_i_1_n_0 ;
  wire \data_out[44]_i_1_n_0 ;
  wire \data_out[45]_i_1_n_0 ;
  wire \data_out[46]_i_1_n_0 ;
  wire \data_out[47]_i_1_n_0 ;
  wire \data_out[48]_i_1_n_0 ;
  wire \data_out[49]_i_1_n_0 ;
  wire \data_out[4]_i_1_n_0 ;
  wire \data_out[50]_i_1_n_0 ;
  wire \data_out[51]_i_1_n_0 ;
  wire \data_out[52]_i_1_n_0 ;
  wire \data_out[53]_i_1_n_0 ;
  wire \data_out[54]_i_1_n_0 ;
  wire \data_out[55]_i_1_n_0 ;
  wire \data_out[56]_i_1_n_0 ;
  wire \data_out[57]_i_1_n_0 ;
  wire \data_out[58]_i_1_n_0 ;
  wire \data_out[58]_i_2_n_0 ;
  wire \data_out[59]_i_1_n_0 ;
  wire \data_out[5]_i_1_n_0 ;
  wire \data_out[60]_i_1_n_0 ;
  wire \data_out[61]_i_1_n_0 ;
  wire \data_out[62]_i_1_n_0 ;
  wire \data_out[62]_i_2_n_0 ;
  wire \data_out[62]_i_3_n_0 ;
  wire \data_out[63]_i_1_n_0 ;
  wire \data_out[63]_i_2_n_0 ;
  wire \data_out[6]_i_1_n_0 ;
  wire \data_out[7]_i_1_n_0 ;
  wire \data_out[8]_i_1_n_0 ;
  wire \data_out[9]_i_1_n_0 ;
  wire empty;
  wire [7:4]fifo_ctrl_delay;
  wire [63:32]fifo_data_delay;
  wire local_fault;
  wire local_fault_i_1_n_0;
  wire [73:0]rd_data;
  wire \rd_data_reg[72] ;
  wire rd_en;
  wire reset;
  wire [2:0]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]\xgmii_txc_reg2_reg[7] ;
  wire [63:0]\xgmii_txd_reg2_reg[63] ;

  LUT6 #(
    .INIT(64'h0000FFF00000EFFF)) 
    asynch_fifo_i_i_2
       (.I0(\state[0]_i_1_n_0 ),
        .I1(\rd_data_reg[72] ),
        .I2(state[0]),
        .I3(state[2]),
        .I4(local_fault),
        .I5(state[1]),
        .O(rd_en));
  LUT5 #(
    .INIT(32'hFFFDDDFD)) 
    \ctrl_out[0]_i_1 
       (.I0(\data_out[31]_i_2_n_0 ),
        .I1(empty),
        .I2(rd_data[64]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(fifo_ctrl_delay[4]),
        .O(\ctrl_out[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFECE)) 
    \ctrl_out[1]_i_1 
       (.I0(rd_data[65]),
        .I1(\data_out[26]_i_3_n_0 ),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_ctrl_delay[5]),
        .O(\ctrl_out[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFECE)) 
    \ctrl_out[2]_i_1 
       (.I0(rd_data[66]),
        .I1(\data_out[26]_i_3_n_0 ),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_ctrl_delay[6]),
        .O(\ctrl_out[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFECE)) 
    \ctrl_out[3]_i_1 
       (.I0(rd_data[67]),
        .I1(\data_out[26]_i_3_n_0 ),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_ctrl_delay[7]),
        .O(\ctrl_out[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFFFE)) 
    \ctrl_out[4]_i_1 
       (.I0(empty),
        .I1(\data_out[26]_i_1_n_0 ),
        .I2(\data_out[34]_i_2_n_0 ),
        .I3(rd_data[68]),
        .I4(\data_out[63]_i_2_n_0 ),
        .I5(rd_data[64]),
        .O(\ctrl_out[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111000)) 
    \ctrl_out[5]_i_1 
       (.I0(local_fault),
        .I1(reset),
        .I2(rd_data[65]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(rd_data[69]),
        .I5(empty),
        .O(\ctrl_out[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111000)) 
    \ctrl_out[6]_i_1 
       (.I0(local_fault),
        .I1(reset),
        .I2(rd_data[66]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(rd_data[70]),
        .I5(empty),
        .O(\ctrl_out[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111000)) 
    \ctrl_out[7]_i_1 
       (.I0(local_fault),
        .I1(reset),
        .I2(rd_data[67]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(rd_data[71]),
        .I5(empty),
        .O(\ctrl_out[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ctrl_out_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\ctrl_out[0]_i_1_n_0 ),
        .Q(ctrl_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ctrl_out_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\ctrl_out[1]_i_1_n_0 ),
        .Q(ctrl_out[1]),
        .R(\data_out[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ctrl_out_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\ctrl_out[2]_i_1_n_0 ),
        .Q(ctrl_out[2]),
        .R(\data_out[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ctrl_out_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\ctrl_out[3]_i_1_n_0 ),
        .Q(ctrl_out[3]),
        .R(\data_out[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ctrl_out_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\ctrl_out[4]_i_1_n_0 ),
        .Q(ctrl_out[4]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \ctrl_out_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\ctrl_out[5]_i_1_n_0 ),
        .Q(ctrl_out[5]),
        .S(\data_out[58]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \ctrl_out_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\ctrl_out[6]_i_1_n_0 ),
        .Q(ctrl_out[6]),
        .S(\data_out[58]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \ctrl_out_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\ctrl_out[7]_i_1_n_0 ),
        .Q(ctrl_out[7]),
        .S(\data_out[58]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFEAE)) 
    \data_out[0]_i_1 
       (.I0(\data_out[16]_i_2_n_0 ),
        .I1(rd_data[0]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[32]),
        .I4(empty),
        .I5(\data_out[26]_i_1_n_0 ),
        .O(\data_out[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFECE)) 
    \data_out[10]_i_1 
       (.I0(rd_data[10]),
        .I1(\data_out[26]_i_3_n_0 ),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[42]),
        .O(\data_out[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[11]_i_1 
       (.I0(empty),
        .I1(rd_data[11]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[43]),
        .O(\data_out[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[12]_i_1 
       (.I0(empty),
        .I1(rd_data[12]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[44]),
        .O(\data_out[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[13]_i_1 
       (.I0(empty),
        .I1(rd_data[13]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[45]),
        .O(\data_out[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[14]_i_1 
       (.I0(empty),
        .I1(rd_data[14]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[46]),
        .O(\data_out[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[15]_i_1 
       (.I0(empty),
        .I1(rd_data[15]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[47]),
        .O(\data_out[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFEAE)) 
    \data_out[16]_i_1 
       (.I0(\data_out[16]_i_2_n_0 ),
        .I1(rd_data[16]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[48]),
        .I4(empty),
        .I5(\data_out[26]_i_1_n_0 ),
        .O(\data_out[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00000014)) 
    \data_out[16]_i_2 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(local_fault),
        .I4(reset),
        .O(\data_out[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFECE)) 
    \data_out[17]_i_1 
       (.I0(rd_data[17]),
        .I1(\data_out[26]_i_3_n_0 ),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[49]),
        .O(\data_out[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFECE)) 
    \data_out[18]_i_1 
       (.I0(rd_data[18]),
        .I1(\data_out[26]_i_3_n_0 ),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[50]),
        .O(\data_out[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[19]_i_1 
       (.I0(empty),
        .I1(rd_data[19]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[51]),
        .O(\data_out[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFECE)) 
    \data_out[1]_i_1 
       (.I0(rd_data[1]),
        .I1(\data_out[26]_i_3_n_0 ),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[33]),
        .O(\data_out[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[20]_i_1 
       (.I0(empty),
        .I1(rd_data[20]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[52]),
        .O(\data_out[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[21]_i_1 
       (.I0(empty),
        .I1(rd_data[21]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[53]),
        .O(\data_out[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[22]_i_1 
       (.I0(empty),
        .I1(rd_data[22]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[54]),
        .O(\data_out[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[23]_i_1 
       (.I0(empty),
        .I1(rd_data[23]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[55]),
        .O(\data_out[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2FFFF)) 
    \data_out[24]_i_1 
       (.I0(rd_data[24]),
        .I1(\data_out[63]_i_2_n_0 ),
        .I2(fifo_data_delay[56]),
        .I3(empty),
        .I4(\data_out[31]_i_2_n_0 ),
        .O(\data_out[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFECE)) 
    \data_out[25]_i_1 
       (.I0(rd_data[25]),
        .I1(\data_out[26]_i_3_n_0 ),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[57]),
        .O(\data_out[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_out[26]_i_1 
       (.I0(reset),
        .I1(local_fault),
        .O(\data_out[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFECE)) 
    \data_out[26]_i_2 
       (.I0(rd_data[26]),
        .I1(\data_out[26]_i_3_n_0 ),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[58]),
        .O(\data_out[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hAAABABAA)) 
    \data_out[26]_i_3 
       (.I0(empty),
        .I1(state[1]),
        .I2(local_fault),
        .I3(state[0]),
        .I4(state[2]),
        .O(\data_out[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[27]_i_1 
       (.I0(empty),
        .I1(rd_data[27]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[59]),
        .O(\data_out[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[28]_i_1 
       (.I0(empty),
        .I1(rd_data[28]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[60]),
        .O(\data_out[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[29]_i_1 
       (.I0(empty),
        .I1(rd_data[29]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[61]),
        .O(\data_out[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE2FF)) 
    \data_out[2]_i_1 
       (.I0(rd_data[2]),
        .I1(\data_out[63]_i_2_n_0 ),
        .I2(fifo_data_delay[34]),
        .I3(\data_out[31]_i_2_n_0 ),
        .I4(empty),
        .O(\data_out[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF0F6)) 
    \data_out[30]_i_1 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(local_fault),
        .I3(state[1]),
        .I4(reset),
        .O(\data_out[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[30]_i_2 
       (.I0(empty),
        .I1(rd_data[30]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[62]),
        .O(\data_out[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFB80000)) 
    \data_out[31]_i_1 
       (.I0(fifo_data_delay[63]),
        .I1(\data_out[63]_i_2_n_0 ),
        .I2(rd_data[31]),
        .I3(empty),
        .I4(\data_out[31]_i_2_n_0 ),
        .O(\data_out[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h05040405)) 
    \data_out[31]_i_2 
       (.I0(reset),
        .I1(state[1]),
        .I2(local_fault),
        .I3(state[0]),
        .I4(state[2]),
        .O(\data_out[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \data_out[32]_i_1 
       (.I0(reset),
        .I1(local_fault),
        .I2(empty),
        .I3(rd_data[32]),
        .I4(\data_out[63]_i_2_n_0 ),
        .I5(rd_data[0]),
        .O(\data_out[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111000)) 
    \data_out[33]_i_1 
       (.I0(local_fault),
        .I1(reset),
        .I2(rd_data[1]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(rd_data[33]),
        .I5(empty),
        .O(\data_out[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE2)) 
    \data_out[34]_i_1 
       (.I0(rd_data[34]),
        .I1(\data_out[63]_i_2_n_0 ),
        .I2(rd_data[2]),
        .I3(empty),
        .I4(\data_out[26]_i_1_n_0 ),
        .I5(\data_out[34]_i_2_n_0 ),
        .O(\data_out[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000EA)) 
    \data_out[34]_i_2 
       (.I0(state[1]),
        .I1(rd_data[72]),
        .I2(can_insert_rd),
        .I3(state[2]),
        .I4(state[0]),
        .I5(local_fault),
        .O(\data_out[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555554540)) 
    \data_out[35]_i_1 
       (.I0(\data_out[58]_i_1_n_0 ),
        .I1(rd_data[3]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[35]),
        .I4(empty),
        .I5(\data_out[26]_i_1_n_0 ),
        .O(\data_out[35]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555554540)) 
    \data_out[36]_i_1 
       (.I0(\data_out[58]_i_1_n_0 ),
        .I1(rd_data[4]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[36]),
        .I4(empty),
        .I5(\data_out[26]_i_1_n_0 ),
        .O(\data_out[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[37]_i_1 
       (.I0(empty),
        .I1(rd_data[37]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[5]),
        .O(\data_out[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[38]_i_1 
       (.I0(empty),
        .I1(rd_data[38]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[6]),
        .O(\data_out[38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555554540)) 
    \data_out[39]_i_1 
       (.I0(\data_out[58]_i_1_n_0 ),
        .I1(rd_data[7]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[39]),
        .I4(empty),
        .I5(\data_out[26]_i_1_n_0 ),
        .O(\data_out[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555554540)) 
    \data_out[3]_i_1 
       (.I0(\data_out[16]_i_2_n_0 ),
        .I1(fifo_data_delay[35]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[3]),
        .I4(empty),
        .I5(\data_out[26]_i_1_n_0 ),
        .O(\data_out[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \data_out[40]_i_1 
       (.I0(reset),
        .I1(local_fault),
        .I2(empty),
        .I3(rd_data[40]),
        .I4(\data_out[63]_i_2_n_0 ),
        .I5(rd_data[8]),
        .O(\data_out[40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111000)) 
    \data_out[41]_i_1 
       (.I0(local_fault),
        .I1(reset),
        .I2(rd_data[9]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(rd_data[41]),
        .I5(empty),
        .O(\data_out[41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111000)) 
    \data_out[42]_i_1 
       (.I0(local_fault),
        .I1(reset),
        .I2(rd_data[10]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(rd_data[42]),
        .I5(empty),
        .O(\data_out[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[43]_i_1 
       (.I0(empty),
        .I1(rd_data[43]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[11]),
        .O(\data_out[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[44]_i_1 
       (.I0(empty),
        .I1(rd_data[44]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[12]),
        .O(\data_out[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[45]_i_1 
       (.I0(empty),
        .I1(rd_data[45]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[13]),
        .O(\data_out[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[46]_i_1 
       (.I0(empty),
        .I1(rd_data[46]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[14]),
        .O(\data_out[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[47]_i_1 
       (.I0(empty),
        .I1(rd_data[47]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[15]),
        .O(\data_out[47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \data_out[48]_i_1 
       (.I0(reset),
        .I1(local_fault),
        .I2(empty),
        .I3(rd_data[48]),
        .I4(\data_out[63]_i_2_n_0 ),
        .I5(rd_data[16]),
        .O(\data_out[48]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111000)) 
    \data_out[49]_i_1 
       (.I0(local_fault),
        .I1(reset),
        .I2(rd_data[17]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(rd_data[49]),
        .I5(empty),
        .O(\data_out[49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555554540)) 
    \data_out[4]_i_1 
       (.I0(\data_out[16]_i_2_n_0 ),
        .I1(fifo_data_delay[36]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[4]),
        .I4(empty),
        .I5(\data_out[26]_i_1_n_0 ),
        .O(\data_out[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111000)) 
    \data_out[50]_i_1 
       (.I0(local_fault),
        .I1(reset),
        .I2(rd_data[18]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(rd_data[50]),
        .I5(empty),
        .O(\data_out[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[51]_i_1 
       (.I0(empty),
        .I1(rd_data[51]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[19]),
        .O(\data_out[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[52]_i_1 
       (.I0(empty),
        .I1(rd_data[52]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[20]),
        .O(\data_out[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[53]_i_1 
       (.I0(empty),
        .I1(rd_data[53]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[21]),
        .O(\data_out[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[54]_i_1 
       (.I0(empty),
        .I1(rd_data[54]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[22]),
        .O(\data_out[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[55]_i_1 
       (.I0(empty),
        .I1(rd_data[55]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[23]),
        .O(\data_out[55]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAEFEA)) 
    \data_out[56]_i_1 
       (.I0(\data_out[62]_i_1_n_0 ),
        .I1(rd_data[24]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[56]),
        .I4(empty),
        .O(\data_out[56]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111000)) 
    \data_out[57]_i_1 
       (.I0(local_fault),
        .I1(reset),
        .I2(rd_data[25]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(rd_data[57]),
        .I5(empty),
        .O(\data_out[57]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011111000)) 
    \data_out[58]_i_1 
       (.I0(local_fault),
        .I1(\data_out[62]_i_3_n_0 ),
        .I2(can_insert_rd),
        .I3(rd_data[72]),
        .I4(state[1]),
        .I5(reset),
        .O(\data_out[58]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111000)) 
    \data_out[58]_i_2 
       (.I0(local_fault),
        .I1(reset),
        .I2(rd_data[26]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(rd_data[58]),
        .I5(empty),
        .O(\data_out[58]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[59]_i_1 
       (.I0(empty),
        .I1(rd_data[59]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[27]),
        .O(\data_out[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[5]_i_1 
       (.I0(empty),
        .I1(rd_data[5]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[37]),
        .O(\data_out[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[60]_i_1 
       (.I0(empty),
        .I1(rd_data[60]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[28]),
        .O(\data_out[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[61]_i_1 
       (.I0(empty),
        .I1(rd_data[61]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[29]),
        .O(\data_out[61]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEEEEEE)) 
    \data_out[62]_i_1 
       (.I0(reset),
        .I1(local_fault),
        .I2(\data_out[62]_i_3_n_0 ),
        .I3(can_insert_rd),
        .I4(rd_data[72]),
        .I5(state[1]),
        .O(\data_out[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[62]_i_2 
       (.I0(empty),
        .I1(rd_data[62]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[30]),
        .O(\data_out[62]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data_out[62]_i_3 
       (.I0(state[2]),
        .I1(state[0]),
        .O(\data_out[62]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFB8)) 
    \data_out[63]_i_1 
       (.I0(rd_data[31]),
        .I1(\data_out[63]_i_2_n_0 ),
        .I2(rd_data[63]),
        .I3(empty),
        .I4(\data_out[62]_i_1_n_0 ),
        .O(\data_out[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0074)) 
    \data_out[63]_i_2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(local_fault),
        .O(\data_out[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[6]_i_1 
       (.I0(empty),
        .I1(rd_data[6]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[38]),
        .O(\data_out[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555554540)) 
    \data_out[7]_i_1 
       (.I0(\data_out[16]_i_2_n_0 ),
        .I1(fifo_data_delay[39]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[7]),
        .I4(empty),
        .I5(\data_out[26]_i_1_n_0 ),
        .O(\data_out[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFEAE)) 
    \data_out[8]_i_1 
       (.I0(\data_out[16]_i_2_n_0 ),
        .I1(rd_data[8]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[40]),
        .I4(empty),
        .I5(\data_out[26]_i_1_n_0 ),
        .O(\data_out[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFECE)) 
    \data_out[9]_i_1 
       (.I0(rd_data[9]),
        .I1(\data_out[26]_i_3_n_0 ),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[41]),
        .O(\data_out[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[0]_i_1_n_0 ),
        .Q(data_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[10] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[10]_i_1_n_0 ),
        .Q(data_out[10]),
        .R(\data_out[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[11] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[11]_i_1_n_0 ),
        .Q(data_out[11]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[12] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[12]_i_1_n_0 ),
        .Q(data_out[12]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[13] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[13]_i_1_n_0 ),
        .Q(data_out[13]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[14] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[14]_i_1_n_0 ),
        .Q(data_out[14]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[15] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[15]_i_1_n_0 ),
        .Q(data_out[15]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[16] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[16]_i_1_n_0 ),
        .Q(data_out[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[17] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[17]_i_1_n_0 ),
        .Q(data_out[17]),
        .R(\data_out[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[18] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[18]_i_1_n_0 ),
        .Q(data_out[18]),
        .R(\data_out[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[19] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[19]_i_1_n_0 ),
        .Q(data_out[19]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[1]_i_1_n_0 ),
        .Q(data_out[1]),
        .R(\data_out[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[20] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[20]_i_1_n_0 ),
        .Q(data_out[20]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[21] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[21]_i_1_n_0 ),
        .Q(data_out[21]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[22] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[22]_i_1_n_0 ),
        .Q(data_out[22]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[23] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[23]_i_1_n_0 ),
        .Q(data_out[23]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[24] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[24]_i_1_n_0 ),
        .Q(data_out[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[25] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[25]_i_1_n_0 ),
        .Q(data_out[25]),
        .R(\data_out[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[26] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[26]_i_2_n_0 ),
        .Q(data_out[26]),
        .R(\data_out[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[27] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[27]_i_1_n_0 ),
        .Q(data_out[27]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[28] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[28]_i_1_n_0 ),
        .Q(data_out[28]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[29] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[29]_i_1_n_0 ),
        .Q(data_out[29]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[2]_i_1_n_0 ),
        .Q(data_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[30] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[30]_i_2_n_0 ),
        .Q(data_out[30]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[31] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[31]_i_1_n_0 ),
        .Q(data_out[31]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \data_out_reg[32] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[32]_i_1_n_0 ),
        .Q(data_out[32]),
        .S(\data_out[58]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \data_out_reg[33] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[33]_i_1_n_0 ),
        .Q(data_out[33]),
        .S(\data_out[58]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[34] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[34]_i_1_n_0 ),
        .Q(data_out[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[35] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[35]_i_1_n_0 ),
        .Q(data_out[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[36] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[36]_i_1_n_0 ),
        .Q(data_out[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[37] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[37]_i_1_n_0 ),
        .Q(data_out[37]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[38] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[38]_i_1_n_0 ),
        .Q(data_out[38]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[39] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[39]_i_1_n_0 ),
        .Q(data_out[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[3]_i_1_n_0 ),
        .Q(data_out[3]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \data_out_reg[40] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[40]_i_1_n_0 ),
        .Q(data_out[40]),
        .S(\data_out[58]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \data_out_reg[41] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[41]_i_1_n_0 ),
        .Q(data_out[41]),
        .S(\data_out[58]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \data_out_reg[42] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[42]_i_1_n_0 ),
        .Q(data_out[42]),
        .S(\data_out[58]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[43] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[43]_i_1_n_0 ),
        .Q(data_out[43]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[44] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[44]_i_1_n_0 ),
        .Q(data_out[44]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[45] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[45]_i_1_n_0 ),
        .Q(data_out[45]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[46] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[46]_i_1_n_0 ),
        .Q(data_out[46]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[47] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[47]_i_1_n_0 ),
        .Q(data_out[47]),
        .R(\data_out[62]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \data_out_reg[48] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[48]_i_1_n_0 ),
        .Q(data_out[48]),
        .S(\data_out[58]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \data_out_reg[49] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[49]_i_1_n_0 ),
        .Q(data_out[49]),
        .S(\data_out[58]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[4]_i_1_n_0 ),
        .Q(data_out[4]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \data_out_reg[50] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[50]_i_1_n_0 ),
        .Q(data_out[50]),
        .S(\data_out[58]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[51] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[51]_i_1_n_0 ),
        .Q(data_out[51]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[52] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[52]_i_1_n_0 ),
        .Q(data_out[52]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[53] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[53]_i_1_n_0 ),
        .Q(data_out[53]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[54] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[54]_i_1_n_0 ),
        .Q(data_out[54]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[55] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[55]_i_1_n_0 ),
        .Q(data_out[55]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[56] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[56]_i_1_n_0 ),
        .Q(data_out[56]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \data_out_reg[57] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[57]_i_1_n_0 ),
        .Q(data_out[57]),
        .S(\data_out[58]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \data_out_reg[58] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[58]_i_2_n_0 ),
        .Q(data_out[58]),
        .S(\data_out[58]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[59] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[59]_i_1_n_0 ),
        .Q(data_out[59]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[5]_i_1_n_0 ),
        .Q(data_out[5]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[60] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[60]_i_1_n_0 ),
        .Q(data_out[60]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[61] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[61]_i_1_n_0 ),
        .Q(data_out[61]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[62] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[62]_i_2_n_0 ),
        .Q(data_out[62]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[63] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[63]_i_1_n_0 ),
        .Q(data_out[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[6]_i_1_n_0 ),
        .Q(data_out[6]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[7]_i_1_n_0 ),
        .Q(data_out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[8] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[8]_i_1_n_0 ),
        .Q(data_out[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[9] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[9]_i_1_n_0 ),
        .Q(data_out[9]),
        .R(\data_out[26]_i_1_n_0 ));
  FDSE \fifo_ctrl_delay_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[68]),
        .Q(fifo_ctrl_delay[4]),
        .S(reset));
  FDRE \fifo_ctrl_delay_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[69]),
        .Q(fifo_ctrl_delay[5]),
        .R(reset));
  FDRE \fifo_ctrl_delay_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[70]),
        .Q(fifo_ctrl_delay[6]),
        .R(reset));
  FDRE \fifo_ctrl_delay_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[71]),
        .Q(fifo_ctrl_delay[7]),
        .R(reset));
  FDRE \fifo_data_delay_reg[32] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[32]),
        .Q(fifo_data_delay[32]),
        .R(reset));
  FDRE \fifo_data_delay_reg[33] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[33]),
        .Q(fifo_data_delay[33]),
        .R(reset));
  FDSE \fifo_data_delay_reg[34] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[34]),
        .Q(fifo_data_delay[34]),
        .S(reset));
  FDSE \fifo_data_delay_reg[35] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[35]),
        .Q(fifo_data_delay[35]),
        .S(reset));
  FDSE \fifo_data_delay_reg[36] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[36]),
        .Q(fifo_data_delay[36]),
        .S(reset));
  FDRE \fifo_data_delay_reg[37] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[37]),
        .Q(fifo_data_delay[37]),
        .R(reset));
  FDRE \fifo_data_delay_reg[38] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[38]),
        .Q(fifo_data_delay[38]),
        .R(reset));
  FDSE \fifo_data_delay_reg[39] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[39]),
        .Q(fifo_data_delay[39]),
        .S(reset));
  FDRE \fifo_data_delay_reg[40] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[40]),
        .Q(fifo_data_delay[40]),
        .R(reset));
  FDRE \fifo_data_delay_reg[41] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[41]),
        .Q(fifo_data_delay[41]),
        .R(reset));
  FDRE \fifo_data_delay_reg[42] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[42]),
        .Q(fifo_data_delay[42]),
        .R(reset));
  FDRE \fifo_data_delay_reg[43] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[43]),
        .Q(fifo_data_delay[43]),
        .R(reset));
  FDRE \fifo_data_delay_reg[44] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[44]),
        .Q(fifo_data_delay[44]),
        .R(reset));
  FDRE \fifo_data_delay_reg[45] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[45]),
        .Q(fifo_data_delay[45]),
        .R(reset));
  FDRE \fifo_data_delay_reg[46] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[46]),
        .Q(fifo_data_delay[46]),
        .R(reset));
  FDRE \fifo_data_delay_reg[47] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[47]),
        .Q(fifo_data_delay[47]),
        .R(reset));
  FDRE \fifo_data_delay_reg[48] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[48]),
        .Q(fifo_data_delay[48]),
        .R(reset));
  FDRE \fifo_data_delay_reg[49] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[49]),
        .Q(fifo_data_delay[49]),
        .R(reset));
  FDRE \fifo_data_delay_reg[50] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[50]),
        .Q(fifo_data_delay[50]),
        .R(reset));
  FDRE \fifo_data_delay_reg[51] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[51]),
        .Q(fifo_data_delay[51]),
        .R(reset));
  FDRE \fifo_data_delay_reg[52] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[52]),
        .Q(fifo_data_delay[52]),
        .R(reset));
  FDRE \fifo_data_delay_reg[53] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[53]),
        .Q(fifo_data_delay[53]),
        .R(reset));
  FDRE \fifo_data_delay_reg[54] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[54]),
        .Q(fifo_data_delay[54]),
        .R(reset));
  FDRE \fifo_data_delay_reg[55] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[55]),
        .Q(fifo_data_delay[55]),
        .R(reset));
  FDSE \fifo_data_delay_reg[56] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[56]),
        .Q(fifo_data_delay[56]),
        .S(reset));
  FDRE \fifo_data_delay_reg[57] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[57]),
        .Q(fifo_data_delay[57]),
        .R(reset));
  FDRE \fifo_data_delay_reg[58] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[58]),
        .Q(fifo_data_delay[58]),
        .R(reset));
  FDRE \fifo_data_delay_reg[59] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[59]),
        .Q(fifo_data_delay[59]),
        .R(reset));
  FDRE \fifo_data_delay_reg[60] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[60]),
        .Q(fifo_data_delay[60]),
        .R(reset));
  FDRE \fifo_data_delay_reg[61] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[61]),
        .Q(fifo_data_delay[61]),
        .R(reset));
  FDRE \fifo_data_delay_reg[62] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[62]),
        .Q(fifo_data_delay[62]),
        .R(reset));
  FDRE \fifo_data_delay_reg[63] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[63]),
        .Q(fifo_data_delay[63]),
        .R(reset));
  LUT4 #(
    .INIT(16'hFFF8)) 
    local_fault_i_1
       (.I0(local_fault),
        .I1(can_insert_rd),
        .I2(reset),
        .I3(empty),
        .O(local_fault_i_1_n_0));
  FDRE local_fault_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(local_fault_i_1_n_0),
        .Q(local_fault),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF5F7F00005040)) 
    \state[0]_i_1 
       (.I0(state[2]),
        .I1(rd_data[73]),
        .I2(can_insert_rd),
        .I3(rd_data[72]),
        .I4(state[1]),
        .I5(state[0]),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCECCCCCC00003000)) 
    \state[1]_i_1 
       (.I0(rd_data[73]),
        .I1(state[1]),
        .I2(rd_data[72]),
        .I3(can_insert_rd),
        .I4(state[0]),
        .I5(state[2]),
        .O(\state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF88888888)) 
    \state[2]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(rd_data[73]),
        .I3(can_insert_rd),
        .I4(rd_data[72]),
        .I5(state[0]),
        .O(\state[2]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(reset));
  FDRE \state_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(reset));
  FDRE \state_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\state[2]_i_1_n_0 ),
        .Q(state[2]),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxc[0]_INST_0 
       (.I0(\xgmii_txc_reg2_reg[7] [0]),
        .I1(configuration_vector),
        .I2(ctrl_out[0]),
        .O(xgmii_rxc[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxc[1]_INST_0 
       (.I0(\xgmii_txc_reg2_reg[7] [1]),
        .I1(configuration_vector),
        .I2(ctrl_out[1]),
        .O(xgmii_rxc[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxc[2]_INST_0 
       (.I0(\xgmii_txc_reg2_reg[7] [2]),
        .I1(configuration_vector),
        .I2(ctrl_out[2]),
        .O(xgmii_rxc[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxc[3]_INST_0 
       (.I0(\xgmii_txc_reg2_reg[7] [3]),
        .I1(configuration_vector),
        .I2(ctrl_out[3]),
        .O(xgmii_rxc[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxc[4]_INST_0 
       (.I0(\xgmii_txc_reg2_reg[7] [4]),
        .I1(configuration_vector),
        .I2(ctrl_out[4]),
        .O(xgmii_rxc[4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxc[5]_INST_0 
       (.I0(\xgmii_txc_reg2_reg[7] [5]),
        .I1(configuration_vector),
        .I2(ctrl_out[5]),
        .O(xgmii_rxc[5]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxc[6]_INST_0 
       (.I0(\xgmii_txc_reg2_reg[7] [6]),
        .I1(configuration_vector),
        .I2(ctrl_out[6]),
        .O(xgmii_rxc[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxc[7]_INST_0 
       (.I0(\xgmii_txc_reg2_reg[7] [7]),
        .I1(configuration_vector),
        .I2(ctrl_out[7]),
        .O(xgmii_rxc[7]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[0]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [0]),
        .I1(configuration_vector),
        .I2(data_out[0]),
        .O(xgmii_rxd[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[10]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [10]),
        .I1(configuration_vector),
        .I2(data_out[10]),
        .O(xgmii_rxd[10]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[11]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [11]),
        .I1(configuration_vector),
        .I2(data_out[11]),
        .O(xgmii_rxd[11]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[12]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [12]),
        .I1(configuration_vector),
        .I2(data_out[12]),
        .O(xgmii_rxd[12]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[13]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [13]),
        .I1(configuration_vector),
        .I2(data_out[13]),
        .O(xgmii_rxd[13]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[14]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [14]),
        .I1(configuration_vector),
        .I2(data_out[14]),
        .O(xgmii_rxd[14]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[15]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [15]),
        .I1(configuration_vector),
        .I2(data_out[15]),
        .O(xgmii_rxd[15]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[16]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [16]),
        .I1(configuration_vector),
        .I2(data_out[16]),
        .O(xgmii_rxd[16]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[17]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [17]),
        .I1(configuration_vector),
        .I2(data_out[17]),
        .O(xgmii_rxd[17]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[18]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [18]),
        .I1(configuration_vector),
        .I2(data_out[18]),
        .O(xgmii_rxd[18]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[19]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [19]),
        .I1(configuration_vector),
        .I2(data_out[19]),
        .O(xgmii_rxd[19]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[1]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [1]),
        .I1(configuration_vector),
        .I2(data_out[1]),
        .O(xgmii_rxd[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[20]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [20]),
        .I1(configuration_vector),
        .I2(data_out[20]),
        .O(xgmii_rxd[20]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[21]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [21]),
        .I1(configuration_vector),
        .I2(data_out[21]),
        .O(xgmii_rxd[21]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[22]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [22]),
        .I1(configuration_vector),
        .I2(data_out[22]),
        .O(xgmii_rxd[22]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[23]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [23]),
        .I1(configuration_vector),
        .I2(data_out[23]),
        .O(xgmii_rxd[23]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[24]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [24]),
        .I1(configuration_vector),
        .I2(data_out[24]),
        .O(xgmii_rxd[24]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[25]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [25]),
        .I1(configuration_vector),
        .I2(data_out[25]),
        .O(xgmii_rxd[25]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[26]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [26]),
        .I1(configuration_vector),
        .I2(data_out[26]),
        .O(xgmii_rxd[26]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[27]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [27]),
        .I1(configuration_vector),
        .I2(data_out[27]),
        .O(xgmii_rxd[27]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[28]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [28]),
        .I1(configuration_vector),
        .I2(data_out[28]),
        .O(xgmii_rxd[28]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[29]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [29]),
        .I1(configuration_vector),
        .I2(data_out[29]),
        .O(xgmii_rxd[29]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[2]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [2]),
        .I1(configuration_vector),
        .I2(data_out[2]),
        .O(xgmii_rxd[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[30]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [30]),
        .I1(configuration_vector),
        .I2(data_out[30]),
        .O(xgmii_rxd[30]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[31]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [31]),
        .I1(configuration_vector),
        .I2(data_out[31]),
        .O(xgmii_rxd[31]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[32]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [32]),
        .I1(configuration_vector),
        .I2(data_out[32]),
        .O(xgmii_rxd[32]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[33]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [33]),
        .I1(configuration_vector),
        .I2(data_out[33]),
        .O(xgmii_rxd[33]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[34]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [34]),
        .I1(configuration_vector),
        .I2(data_out[34]),
        .O(xgmii_rxd[34]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[35]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [35]),
        .I1(configuration_vector),
        .I2(data_out[35]),
        .O(xgmii_rxd[35]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[36]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [36]),
        .I1(configuration_vector),
        .I2(data_out[36]),
        .O(xgmii_rxd[36]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[37]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [37]),
        .I1(configuration_vector),
        .I2(data_out[37]),
        .O(xgmii_rxd[37]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[38]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [38]),
        .I1(configuration_vector),
        .I2(data_out[38]),
        .O(xgmii_rxd[38]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[39]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [39]),
        .I1(configuration_vector),
        .I2(data_out[39]),
        .O(xgmii_rxd[39]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[3]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [3]),
        .I1(configuration_vector),
        .I2(data_out[3]),
        .O(xgmii_rxd[3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[40]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [40]),
        .I1(configuration_vector),
        .I2(data_out[40]),
        .O(xgmii_rxd[40]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[41]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [41]),
        .I1(configuration_vector),
        .I2(data_out[41]),
        .O(xgmii_rxd[41]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[42]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [42]),
        .I1(configuration_vector),
        .I2(data_out[42]),
        .O(xgmii_rxd[42]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[43]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [43]),
        .I1(configuration_vector),
        .I2(data_out[43]),
        .O(xgmii_rxd[43]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[44]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [44]),
        .I1(configuration_vector),
        .I2(data_out[44]),
        .O(xgmii_rxd[44]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[45]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [45]),
        .I1(configuration_vector),
        .I2(data_out[45]),
        .O(xgmii_rxd[45]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[46]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [46]),
        .I1(configuration_vector),
        .I2(data_out[46]),
        .O(xgmii_rxd[46]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[47]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [47]),
        .I1(configuration_vector),
        .I2(data_out[47]),
        .O(xgmii_rxd[47]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[48]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [48]),
        .I1(configuration_vector),
        .I2(data_out[48]),
        .O(xgmii_rxd[48]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[49]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [49]),
        .I1(configuration_vector),
        .I2(data_out[49]),
        .O(xgmii_rxd[49]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[4]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [4]),
        .I1(configuration_vector),
        .I2(data_out[4]),
        .O(xgmii_rxd[4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[50]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [50]),
        .I1(configuration_vector),
        .I2(data_out[50]),
        .O(xgmii_rxd[50]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[51]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [51]),
        .I1(configuration_vector),
        .I2(data_out[51]),
        .O(xgmii_rxd[51]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[52]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [52]),
        .I1(configuration_vector),
        .I2(data_out[52]),
        .O(xgmii_rxd[52]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[53]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [53]),
        .I1(configuration_vector),
        .I2(data_out[53]),
        .O(xgmii_rxd[53]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[54]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [54]),
        .I1(configuration_vector),
        .I2(data_out[54]),
        .O(xgmii_rxd[54]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[55]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [55]),
        .I1(configuration_vector),
        .I2(data_out[55]),
        .O(xgmii_rxd[55]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[56]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [56]),
        .I1(configuration_vector),
        .I2(data_out[56]),
        .O(xgmii_rxd[56]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[57]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [57]),
        .I1(configuration_vector),
        .I2(data_out[57]),
        .O(xgmii_rxd[57]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[58]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [58]),
        .I1(configuration_vector),
        .I2(data_out[58]),
        .O(xgmii_rxd[58]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[59]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [59]),
        .I1(configuration_vector),
        .I2(data_out[59]),
        .O(xgmii_rxd[59]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[5]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [5]),
        .I1(configuration_vector),
        .I2(data_out[5]),
        .O(xgmii_rxd[5]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[60]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [60]),
        .I1(configuration_vector),
        .I2(data_out[60]),
        .O(xgmii_rxd[60]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[61]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [61]),
        .I1(configuration_vector),
        .I2(data_out[61]),
        .O(xgmii_rxd[61]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[62]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [62]),
        .I1(configuration_vector),
        .I2(data_out[62]),
        .O(xgmii_rxd[62]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[63]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [63]),
        .I1(configuration_vector),
        .I2(data_out[63]),
        .O(xgmii_rxd[63]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[6]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [6]),
        .I1(configuration_vector),
        .I2(data_out[6]),
        .O(xgmii_rxd[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[7]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [7]),
        .I1(configuration_vector),
        .I2(data_out[7]),
        .O(xgmii_rxd[7]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[8]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [8]),
        .I1(configuration_vector),
        .I2(data_out[8]),
        .O(xgmii_rxd[8]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[9]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [9]),
        .I1(configuration_vector),
        .I2(data_out[9]),
        .O(xgmii_rxd[9]));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_ieee_counters
   (Q,
    \q_reg[5] ,
    \q_reg[7] ,
    pcs_ber_count_control_core_int,
    pcs_error_block_count_control_core_int,
    pcs_test_pattern_error_count_control_core_int,
    SR,
    coreclk,
    \q_reg[0] );
  output [15:0]Q;
  output [5:0]\q_reg[5] ;
  output [7:0]\q_reg[7] ;
  input pcs_ber_count_control_core_int;
  input pcs_error_block_count_control_core_int;
  input pcs_test_pattern_error_count_control_core_int;
  input [0:0]SR;
  input coreclk;
  input [0:0]\q_reg[0] ;

  wire [15:0]Q;
  wire [0:0]SR;
  wire coreclk;
  wire [5:0]p_0_in;
  wire [7:0]p_0_in__0;
  wire [15:0]p_0_in__1;
  wire pcs_ber_count0;
  wire \pcs_ber_count[5]_i_4_n_0 ;
  wire pcs_ber_count_control_core_int;
  wire pcs_error_block_count0;
  wire \pcs_error_block_count[7]_i_3_n_0 ;
  wire pcs_error_block_count_control_core_int;
  wire pcs_test_pattern_error_count0;
  wire pcs_test_pattern_error_count0_carry__0_n_2;
  wire pcs_test_pattern_error_count0_carry__0_n_3;
  wire pcs_test_pattern_error_count0_carry__0_n_5;
  wire pcs_test_pattern_error_count0_carry__0_n_6;
  wire pcs_test_pattern_error_count0_carry__0_n_7;
  wire pcs_test_pattern_error_count0_carry_n_0;
  wire pcs_test_pattern_error_count0_carry_n_1;
  wire pcs_test_pattern_error_count0_carry_n_2;
  wire pcs_test_pattern_error_count0_carry_n_3;
  wire pcs_test_pattern_error_count0_carry_n_5;
  wire pcs_test_pattern_error_count0_carry_n_6;
  wire pcs_test_pattern_error_count0_carry_n_7;
  wire \pcs_test_pattern_error_count[15]_i_2_n_0 ;
  wire \pcs_test_pattern_error_count[15]_i_3_n_0 ;
  wire \pcs_test_pattern_error_count[15]_i_4_n_0 ;
  wire \pcs_test_pattern_error_count[15]_i_5_n_0 ;
  wire pcs_test_pattern_error_count_control_core_int;
  wire [0:0]\q_reg[0] ;
  wire [5:0]\q_reg[5] ;
  wire [7:0]\q_reg[7] ;
  wire [3:3]NLW_pcs_test_pattern_error_count0_carry_CO_UNCONNECTED;
  wire [7:3]NLW_pcs_test_pattern_error_count0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_pcs_test_pattern_error_count0_carry__0_DI_UNCONNECTED;
  wire [7:7]NLW_pcs_test_pattern_error_count0_carry__0_O_UNCONNECTED;
  wire [7:7]NLW_pcs_test_pattern_error_count0_carry__0_S_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pcs_ber_count[0]_i_1 
       (.I0(\q_reg[5] [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pcs_ber_count[1]_i_1 
       (.I0(\q_reg[5] [0]),
        .I1(\q_reg[5] [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pcs_ber_count[2]_i_1 
       (.I0(\q_reg[5] [2]),
        .I1(\q_reg[5] [0]),
        .I2(\q_reg[5] [1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \pcs_ber_count[3]_i_1 
       (.I0(\q_reg[5] [1]),
        .I1(\q_reg[5] [0]),
        .I2(\q_reg[5] [2]),
        .I3(\q_reg[5] [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pcs_ber_count[4]_i_1 
       (.I0(\q_reg[5] [4]),
        .I1(\q_reg[5] [1]),
        .I2(\q_reg[5] [0]),
        .I3(\q_reg[5] [2]),
        .I4(\q_reg[5] [3]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \pcs_ber_count[5]_i_2 
       (.I0(pcs_ber_count_control_core_int),
        .I1(\q_reg[5] [4]),
        .I2(\pcs_ber_count[5]_i_4_n_0 ),
        .I3(\q_reg[5] [5]),
        .O(pcs_ber_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pcs_ber_count[5]_i_3 
       (.I0(\q_reg[5] [5]),
        .I1(\q_reg[5] [3]),
        .I2(\q_reg[5] [2]),
        .I3(\q_reg[5] [0]),
        .I4(\q_reg[5] [1]),
        .I5(\q_reg[5] [4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \pcs_ber_count[5]_i_4 
       (.I0(\q_reg[5] [3]),
        .I1(\q_reg[5] [2]),
        .I2(\q_reg[5] [0]),
        .I3(\q_reg[5] [1]),
        .O(\pcs_ber_count[5]_i_4_n_0 ));
  FDRE \pcs_ber_count_reg[0] 
       (.C(coreclk),
        .CE(pcs_ber_count0),
        .D(p_0_in[0]),
        .Q(\q_reg[5] [0]),
        .R(SR));
  FDRE \pcs_ber_count_reg[1] 
       (.C(coreclk),
        .CE(pcs_ber_count0),
        .D(p_0_in[1]),
        .Q(\q_reg[5] [1]),
        .R(SR));
  FDRE \pcs_ber_count_reg[2] 
       (.C(coreclk),
        .CE(pcs_ber_count0),
        .D(p_0_in[2]),
        .Q(\q_reg[5] [2]),
        .R(SR));
  FDRE \pcs_ber_count_reg[3] 
       (.C(coreclk),
        .CE(pcs_ber_count0),
        .D(p_0_in[3]),
        .Q(\q_reg[5] [3]),
        .R(SR));
  FDRE \pcs_ber_count_reg[4] 
       (.C(coreclk),
        .CE(pcs_ber_count0),
        .D(p_0_in[4]),
        .Q(\q_reg[5] [4]),
        .R(SR));
  FDRE \pcs_ber_count_reg[5] 
       (.C(coreclk),
        .CE(pcs_ber_count0),
        .D(p_0_in[5]),
        .Q(\q_reg[5] [5]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pcs_error_block_count[0]_i_1 
       (.I0(\q_reg[7] [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pcs_error_block_count[1]_i_1 
       (.I0(\q_reg[7] [0]),
        .I1(\q_reg[7] [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pcs_error_block_count[2]_i_1 
       (.I0(\q_reg[7] [2]),
        .I1(\q_reg[7] [0]),
        .I2(\q_reg[7] [1]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \pcs_error_block_count[3]_i_1 
       (.I0(\q_reg[7] [1]),
        .I1(\q_reg[7] [0]),
        .I2(\q_reg[7] [2]),
        .I3(\q_reg[7] [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pcs_error_block_count[4]_i_1 
       (.I0(\q_reg[7] [4]),
        .I1(\q_reg[7] [1]),
        .I2(\q_reg[7] [0]),
        .I3(\q_reg[7] [2]),
        .I4(\q_reg[7] [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pcs_error_block_count[5]_i_1 
       (.I0(\q_reg[7] [5]),
        .I1(\q_reg[7] [3]),
        .I2(\q_reg[7] [2]),
        .I3(\q_reg[7] [0]),
        .I4(\q_reg[7] [1]),
        .I5(\q_reg[7] [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pcs_error_block_count[6]_i_1 
       (.I0(\q_reg[7] [6]),
        .I1(\q_reg[7] [4]),
        .I2(\pcs_error_block_count[7]_i_3_n_0 ),
        .I3(\q_reg[7] [5]),
        .O(p_0_in__0[6]));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \pcs_error_block_count[7]_i_1 
       (.I0(pcs_error_block_count_control_core_int),
        .I1(\q_reg[7] [5]),
        .I2(\q_reg[7] [4]),
        .I3(\q_reg[7] [7]),
        .I4(\q_reg[7] [6]),
        .I5(\pcs_error_block_count[7]_i_3_n_0 ),
        .O(pcs_error_block_count0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pcs_error_block_count[7]_i_2 
       (.I0(\q_reg[7] [7]),
        .I1(\q_reg[7] [5]),
        .I2(\pcs_error_block_count[7]_i_3_n_0 ),
        .I3(\q_reg[7] [4]),
        .I4(\q_reg[7] [6]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \pcs_error_block_count[7]_i_3 
       (.I0(\q_reg[7] [3]),
        .I1(\q_reg[7] [2]),
        .I2(\q_reg[7] [0]),
        .I3(\q_reg[7] [1]),
        .O(\pcs_error_block_count[7]_i_3_n_0 ));
  FDRE \pcs_error_block_count_reg[0] 
       (.C(coreclk),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[0]),
        .Q(\q_reg[7] [0]),
        .R(SR));
  FDRE \pcs_error_block_count_reg[1] 
       (.C(coreclk),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[1]),
        .Q(\q_reg[7] [1]),
        .R(SR));
  FDRE \pcs_error_block_count_reg[2] 
       (.C(coreclk),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[2]),
        .Q(\q_reg[7] [2]),
        .R(SR));
  FDRE \pcs_error_block_count_reg[3] 
       (.C(coreclk),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[3]),
        .Q(\q_reg[7] [3]),
        .R(SR));
  FDRE \pcs_error_block_count_reg[4] 
       (.C(coreclk),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[4]),
        .Q(\q_reg[7] [4]),
        .R(SR));
  FDRE \pcs_error_block_count_reg[5] 
       (.C(coreclk),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[5]),
        .Q(\q_reg[7] [5]),
        .R(SR));
  FDRE \pcs_error_block_count_reg[6] 
       (.C(coreclk),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[6]),
        .Q(\q_reg[7] [6]),
        .R(SR));
  FDRE \pcs_error_block_count_reg[7] 
       (.C(coreclk),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[7]),
        .Q(\q_reg[7] [7]),
        .R(SR));
  CARRY8 pcs_test_pattern_error_count0_carry
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({pcs_test_pattern_error_count0_carry_n_0,pcs_test_pattern_error_count0_carry_n_1,pcs_test_pattern_error_count0_carry_n_2,pcs_test_pattern_error_count0_carry_n_3,NLW_pcs_test_pattern_error_count0_carry_CO_UNCONNECTED[3],pcs_test_pattern_error_count0_carry_n_5,pcs_test_pattern_error_count0_carry_n_6,pcs_test_pattern_error_count0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__1[8:1]),
        .S(Q[8:1]));
  CARRY8 pcs_test_pattern_error_count0_carry__0
       (.CI(pcs_test_pattern_error_count0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_pcs_test_pattern_error_count0_carry__0_CO_UNCONNECTED[7:6],pcs_test_pattern_error_count0_carry__0_n_2,pcs_test_pattern_error_count0_carry__0_n_3,NLW_pcs_test_pattern_error_count0_carry__0_CO_UNCONNECTED[3],pcs_test_pattern_error_count0_carry__0_n_5,pcs_test_pattern_error_count0_carry__0_n_6,pcs_test_pattern_error_count0_carry__0_n_7}),
        .DI({NLW_pcs_test_pattern_error_count0_carry__0_DI_UNCONNECTED[7],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_pcs_test_pattern_error_count0_carry__0_O_UNCONNECTED[7],p_0_in__1[15:9]}),
        .S({NLW_pcs_test_pattern_error_count0_carry__0_S_UNCONNECTED[7],Q[15:9]}));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pcs_test_pattern_error_count[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in__1[0]));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \pcs_test_pattern_error_count[15]_i_1 
       (.I0(pcs_test_pattern_error_count_control_core_int),
        .I1(\pcs_test_pattern_error_count[15]_i_2_n_0 ),
        .I2(\pcs_test_pattern_error_count[15]_i_3_n_0 ),
        .I3(\pcs_test_pattern_error_count[15]_i_4_n_0 ),
        .I4(\pcs_test_pattern_error_count[15]_i_5_n_0 ),
        .O(pcs_test_pattern_error_count0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pcs_test_pattern_error_count[15]_i_2 
       (.I0(Q[11]),
        .I1(Q[1]),
        .I2(Q[6]),
        .I3(Q[3]),
        .O(\pcs_test_pattern_error_count[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pcs_test_pattern_error_count[15]_i_3 
       (.I0(Q[14]),
        .I1(Q[8]),
        .I2(Q[10]),
        .I3(Q[2]),
        .O(\pcs_test_pattern_error_count[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \pcs_test_pattern_error_count[15]_i_4 
       (.I0(Q[15]),
        .I1(Q[4]),
        .I2(Q[9]),
        .I3(Q[5]),
        .O(\pcs_test_pattern_error_count[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pcs_test_pattern_error_count[15]_i_5 
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[7]),
        .I3(Q[0]),
        .O(\pcs_test_pattern_error_count[15]_i_5_n_0 ));
  FDRE \pcs_test_pattern_error_count_reg[0] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(p_0_in__1[0]),
        .Q(Q[0]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[10] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(p_0_in__1[10]),
        .Q(Q[10]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[11] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(p_0_in__1[11]),
        .Q(Q[11]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[12] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(p_0_in__1[12]),
        .Q(Q[12]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[13] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(p_0_in__1[13]),
        .Q(Q[13]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[14] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(p_0_in__1[14]),
        .Q(Q[14]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[15] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(p_0_in__1[15]),
        .Q(Q[15]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[1] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(p_0_in__1[1]),
        .Q(Q[1]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[2] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(p_0_in__1[2]),
        .Q(Q[2]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[3] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(p_0_in__1[3]),
        .Q(Q[3]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[4] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(p_0_in__1[4]),
        .Q(Q[4]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[5] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(p_0_in__1[5]),
        .Q(Q[5]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[6] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(p_0_in__1[6]),
        .Q(Q[6]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[7] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(p_0_in__1[7]),
        .Q(Q[7]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[8] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(p_0_in__1[8]),
        .Q(Q[8]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[9] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(p_0_in__1[9]),
        .Q(Q[9]),
        .R(\q_reg[0] ));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_ieee_registers
   (status_vector,
    reset_local_reg,
    SR,
    \pcs_test_pattern_error_count_reg[15] ,
    core_status,
    coreclk,
    q_reg,
    q_reg_0,
    configuration_vector,
    q_reg_1,
    reset,
    pma_pmd_reset_clear_core_intr,
    resetdone,
    pcs_reset_clear_core_intr,
    rxdatavalid_reg,
    signal_detect_sync,
    D,
    \pcs_ber_count_reg[5] ,
    Q);
  output [40:0]status_vector;
  output reset_local_reg;
  output [0:0]SR;
  output [0:0]\pcs_test_pattern_error_count_reg[15] ;
  input [0:0]core_status;
  input coreclk;
  input q_reg;
  input q_reg_0;
  input [6:0]configuration_vector;
  input q_reg_1;
  input reset;
  input pma_pmd_reset_clear_core_intr;
  input resetdone;
  input pcs_reset_clear_core_intr;
  input rxdatavalid_reg;
  input signal_detect_sync;
  input [7:0]D;
  input [5:0]\pcs_ber_count_reg[5] ;
  input [15:0]Q;

  wire [7:0]D;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [6:0]configuration_vector;
  wire [0:0]core_status;
  wire coreclk;
  wire [5:0]\pcs_ber_count_reg[5] ;
  wire pcs_reset_clear_core_intr;
  wire [0:0]\pcs_test_pattern_error_count_reg[15] ;
  wire pma_pmd_reset_clear_core_intr;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire reset;
  wire reset_local_reg;
  wire resetdone;
  wire rxdatavalid_reg;
  wire signal_detect_sync;
  wire [40:0]status_vector;

  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_common_ieee_registers common_reg_block
       (.D(D),
        .Q(Q),
        .SR(SR),
        .configuration_vector(configuration_vector),
        .core_status(core_status),
        .coreclk(coreclk),
        .\pcs_ber_count_reg[5] (\pcs_ber_count_reg[5] ),
        .pcs_reset_clear_core_intr(pcs_reset_clear_core_intr),
        .\pcs_test_pattern_error_count_reg[15] (\pcs_test_pattern_error_count_reg[15] ),
        .pma_pmd_reset_clear_core_intr(pma_pmd_reset_clear_core_intr),
        .q_reg(q_reg),
        .q_reg_0(q_reg_0),
        .q_reg_1(q_reg_1),
        .reset(reset),
        .reset_local_reg(reset_local_reg),
        .resetdone(resetdone),
        .rxdatavalid_reg(rxdatavalid_reg),
        .signal_detect_sync(signal_detect_sync),
        .status_vector(status_vector));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_management_cs
   (prbs31_rx_enable_core_int,
    out,
    D,
    \FSM_sequential_state_reg[1] ,
    mgmt_addr,
    reset,
    coreclk,
    drp_ack,
    configuration_vector,
    Q,
    \pcs_test_pattern_error_count_reg[15] );
  output prbs31_rx_enable_core_int;
  output [1:0]out;
  output [15:0]D;
  output [0:0]\FSM_sequential_state_reg[1] ;
  output [0:0]mgmt_addr;
  input reset;
  input coreclk;
  input drp_ack;
  input [1:0]configuration_vector;
  input [15:0]Q;
  input [15:0]\pcs_test_pattern_error_count_reg[15] ;

  wire [15:0]D;
  wire [0:0]\FSM_sequential_state_reg[1] ;
  wire [15:0]Q;
  wire [1:0]configuration_vector;
  wire coreclk;
  wire drp_ack;
  wire [0:0]mgmt_addr;
  wire [1:0]out;
  wire [15:0]\pcs_test_pattern_error_count_reg[15] ;
  wire prbs31_rx_enable_core_int;
  wire [6:6]read_addr;
  wire reset;

  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_cs_ipif_access ipif_access_inst
       (.D(D),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .Q(Q),
        .configuration_vector(configuration_vector),
        .coreclk(coreclk),
        .drp_ack(drp_ack),
        .out(out),
        .\pcs_test_pattern_error_count_reg[15] (\pcs_test_pattern_error_count_reg[15] ),
        .prbs31_rx_enable_core_int(prbs31_rx_enable_core_int),
        .read_addr(read_addr),
        .reset(reset));
  LUT3 #(
    .INIT(8'hA8)) 
    \ipif_access_inst/ 
       (.I0(read_addr),
        .I1(out[0]),
        .I2(out[1]),
        .O(mgmt_addr));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_management_top
   (status_vector,
    prbs31_rx_enable_core_int,
    reg_3_0_15,
    drp_den,
    drp_daddr,
    SR,
    drp_req,
    drp_dwe,
    core_status,
    coreclk,
    q_reg,
    q_reg_0,
    configuration_vector,
    dclk,
    drp_drdy,
    dclk_reset,
    reset,
    q_reg_1,
    pcs_ber_count_control_core_int,
    pcs_error_block_count_control_core_int,
    pcs_test_pattern_error_count_control_core_int,
    pma_pmd_reset_clear_core_intr,
    resetdone,
    pcs_reset_clear_core_intr,
    rxdatavalid_reg,
    signal_detect_sync,
    drp_drpdo,
    drp_gnt);
  output [40:0]status_vector;
  output prbs31_rx_enable_core_int;
  output reg_3_0_15;
  output drp_den;
  output [0:0]drp_daddr;
  output [0:0]SR;
  output drp_req;
  output drp_dwe;
  input [0:0]core_status;
  input coreclk;
  input q_reg;
  input q_reg_0;
  input [8:0]configuration_vector;
  input dclk;
  input drp_drdy;
  input dclk_reset;
  input reset;
  input q_reg_1;
  input pcs_ber_count_control_core_int;
  input pcs_error_block_count_control_core_int;
  input pcs_test_pattern_error_count_control_core_int;
  input pma_pmd_reset_clear_core_intr;
  input resetdone;
  input pcs_reset_clear_core_intr;
  input rxdatavalid_reg;
  input signal_detect_sync;
  input [15:0]drp_drpdo;
  input drp_gnt;

  wire [0:0]SR;
  wire [8:0]configuration_vector;
  wire [0:0]core_status;
  wire coreclk;
  wire dclk;
  wire dclk_reset;
  wire drp_ack;
  wire [0:0]drp_daddr;
  wire drp_den;
  wire drp_drdy;
  wire [15:0]drp_drpdo;
  wire drp_dwe;
  wire drp_gnt;
  wire drp_ipif_i_n_10;
  wire drp_ipif_i_n_11;
  wire drp_ipif_i_n_12;
  wire drp_ipif_i_n_13;
  wire drp_ipif_i_n_14;
  wire drp_ipif_i_n_15;
  wire drp_ipif_i_n_16;
  wire drp_ipif_i_n_17;
  wire drp_ipif_i_n_18;
  wire drp_ipif_i_n_3;
  wire drp_ipif_i_n_4;
  wire drp_ipif_i_n_5;
  wire drp_ipif_i_n_6;
  wire drp_ipif_i_n_7;
  wire drp_ipif_i_n_8;
  wire drp_ipif_i_n_9;
  wire drp_req;
  wire ieee_registers_i_n_42;
  wire management_cs_i_n_1;
  wire management_cs_i_n_10;
  wire management_cs_i_n_11;
  wire management_cs_i_n_12;
  wire management_cs_i_n_13;
  wire management_cs_i_n_14;
  wire management_cs_i_n_15;
  wire management_cs_i_n_16;
  wire management_cs_i_n_17;
  wire management_cs_i_n_18;
  wire management_cs_i_n_2;
  wire management_cs_i_n_3;
  wire management_cs_i_n_4;
  wire management_cs_i_n_5;
  wire management_cs_i_n_6;
  wire management_cs_i_n_7;
  wire management_cs_i_n_8;
  wire management_cs_i_n_9;
  wire [6:6]mgmt_addr;
  wire mgmt_drp_cs;
  wire [5:0]pcs_ber_count;
  wire pcs_ber_count_control_core_int;
  wire [7:0]pcs_error_block_count;
  wire pcs_error_block_count_control_core_int;
  wire pcs_reset_clear_core_intr;
  wire [15:0]pcs_test_pattern_error_count;
  wire pcs_test_pattern_error_count_control_core_int;
  wire pma_pmd_reset_clear_core_intr;
  wire prbs31_rx_enable_core_int;
  wire [15:0]prbs_err_count;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire reg_3_0_15;
  wire reset;
  wire resetdone;
  wire rxdatavalid_reg;
  wire signal_detect_sync;
  wire [40:0]status_vector;

  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_drp_ipif drp_ipif_i
       (.D(mgmt_drp_cs),
        .Q({drp_ipif_i_n_3,drp_ipif_i_n_4,drp_ipif_i_n_5,drp_ipif_i_n_6,drp_ipif_i_n_7,drp_ipif_i_n_8,drp_ipif_i_n_9,drp_ipif_i_n_10,drp_ipif_i_n_11,drp_ipif_i_n_12,drp_ipif_i_n_13,drp_ipif_i_n_14,drp_ipif_i_n_15,drp_ipif_i_n_16,drp_ipif_i_n_17,drp_ipif_i_n_18}),
        .coreclk(coreclk),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .drp_ack(drp_ack),
        .drp_daddr(drp_daddr),
        .drp_den(drp_den),
        .drp_drdy(drp_drdy),
        .drp_drpdo(drp_drpdo),
        .drp_dwe(drp_dwe),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .mgmt_addr(mgmt_addr),
        .out({management_cs_i_n_1,management_cs_i_n_2}));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_ieee_counters ieee_counters_i
       (.Q(pcs_test_pattern_error_count),
        .SR(ieee_registers_i_n_42),
        .coreclk(coreclk),
        .pcs_ber_count_control_core_int(pcs_ber_count_control_core_int),
        .pcs_error_block_count_control_core_int(pcs_error_block_count_control_core_int),
        .pcs_test_pattern_error_count_control_core_int(pcs_test_pattern_error_count_control_core_int),
        .\q_reg[0] (SR),
        .\q_reg[5] (pcs_ber_count),
        .\q_reg[7] (pcs_error_block_count));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_ieee_registers ieee_registers_i
       (.D(pcs_error_block_count),
        .Q(prbs_err_count),
        .SR(ieee_registers_i_n_42),
        .configuration_vector({configuration_vector[8:4],configuration_vector[1:0]}),
        .core_status(core_status),
        .coreclk(coreclk),
        .\pcs_ber_count_reg[5] (pcs_ber_count),
        .pcs_reset_clear_core_intr(pcs_reset_clear_core_intr),
        .\pcs_test_pattern_error_count_reg[15] (SR),
        .pma_pmd_reset_clear_core_intr(pma_pmd_reset_clear_core_intr),
        .q_reg(q_reg),
        .q_reg_0(q_reg_0),
        .q_reg_1(q_reg_1),
        .reset(reset),
        .reset_local_reg(reg_3_0_15),
        .resetdone(resetdone),
        .rxdatavalid_reg(rxdatavalid_reg),
        .signal_detect_sync(signal_detect_sync),
        .status_vector(status_vector));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_management_cs management_cs_i
       (.D({management_cs_i_n_3,management_cs_i_n_4,management_cs_i_n_5,management_cs_i_n_6,management_cs_i_n_7,management_cs_i_n_8,management_cs_i_n_9,management_cs_i_n_10,management_cs_i_n_11,management_cs_i_n_12,management_cs_i_n_13,management_cs_i_n_14,management_cs_i_n_15,management_cs_i_n_16,management_cs_i_n_17,management_cs_i_n_18}),
        .\FSM_sequential_state_reg[1] (mgmt_drp_cs),
        .Q({drp_ipif_i_n_3,drp_ipif_i_n_4,drp_ipif_i_n_5,drp_ipif_i_n_6,drp_ipif_i_n_7,drp_ipif_i_n_8,drp_ipif_i_n_9,drp_ipif_i_n_10,drp_ipif_i_n_11,drp_ipif_i_n_12,drp_ipif_i_n_13,drp_ipif_i_n_14,drp_ipif_i_n_15,drp_ipif_i_n_16,drp_ipif_i_n_17,drp_ipif_i_n_18}),
        .configuration_vector(configuration_vector[3:2]),
        .coreclk(coreclk),
        .drp_ack(drp_ack),
        .mgmt_addr(mgmt_addr),
        .out({management_cs_i_n_1,management_cs_i_n_2}),
        .\pcs_test_pattern_error_count_reg[15] (pcs_test_pattern_error_count),
        .prbs31_rx_enable_core_int(prbs31_rx_enable_core_int),
        .reset(reset));
  FDRE \prbs_err_count_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_18),
        .Q(prbs_err_count[0]),
        .R(reset));
  FDRE \prbs_err_count_reg[10] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_8),
        .Q(prbs_err_count[10]),
        .R(reset));
  FDRE \prbs_err_count_reg[11] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_7),
        .Q(prbs_err_count[11]),
        .R(reset));
  FDRE \prbs_err_count_reg[12] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_6),
        .Q(prbs_err_count[12]),
        .R(reset));
  FDRE \prbs_err_count_reg[13] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_5),
        .Q(prbs_err_count[13]),
        .R(reset));
  FDRE \prbs_err_count_reg[14] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_4),
        .Q(prbs_err_count[14]),
        .R(reset));
  FDRE \prbs_err_count_reg[15] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_3),
        .Q(prbs_err_count[15]),
        .R(reset));
  FDRE \prbs_err_count_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_17),
        .Q(prbs_err_count[1]),
        .R(reset));
  FDRE \prbs_err_count_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_16),
        .Q(prbs_err_count[2]),
        .R(reset));
  FDRE \prbs_err_count_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_15),
        .Q(prbs_err_count[3]),
        .R(reset));
  FDRE \prbs_err_count_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_14),
        .Q(prbs_err_count[4]),
        .R(reset));
  FDRE \prbs_err_count_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_13),
        .Q(prbs_err_count[5]),
        .R(reset));
  FDRE \prbs_err_count_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_12),
        .Q(prbs_err_count[6]),
        .R(reset));
  FDRE \prbs_err_count_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_11),
        .Q(prbs_err_count[7]),
        .R(reset));
  FDRE \prbs_err_count_reg[8] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_10),
        .Q(prbs_err_count[8]),
        .R(reset));
  FDRE \prbs_err_count_reg[9] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_9),
        .Q(prbs_err_count[9]),
        .R(reset));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pcs_descramble
   (rx_66_enc,
    Q,
    out,
    rxusrclk2);
  output [57:0]rx_66_enc;
  input [63:0]Q;
  input out;
  input rxusrclk2;

  wire [63:0]Q;
  wire \mcp1_descr_reg_reg_n_0_[0] ;
  wire out;
  wire p_0_in;
  wire p_0_in102_in;
  wire p_0_in105_in;
  wire p_0_in108_in;
  wire p_0_in111_in;
  wire p_0_in114_in;
  wire p_0_in117_in;
  wire p_0_in120_in;
  wire p_0_in123_in;
  wire p_0_in126_in;
  wire p_0_in12_in;
  wire p_0_in16_in;
  wire p_0_in1_in;
  wire p_0_in20_in;
  wire p_0_in24_in;
  wire p_0_in28_in;
  wire p_0_in32_in;
  wire p_0_in36_in;
  wire p_0_in40_in;
  wire p_0_in44_in;
  wire p_0_in48_in;
  wire p_0_in4_in;
  wire p_0_in52_in;
  wire p_0_in56_in;
  wire p_0_in60_in;
  wire p_0_in64_in;
  wire p_0_in68_in;
  wire p_0_in72_in;
  wire p_0_in75_in;
  wire p_0_in78_in;
  wire p_0_in81_in;
  wire p_0_in84_in;
  wire p_0_in87_in;
  wire p_0_in8_in;
  wire p_0_in90_in;
  wire p_0_in93_in;
  wire p_0_in96_in;
  wire p_0_in99_in;
  wire p_2_in;
  wire p_2_in13_in;
  wire p_2_in17_in;
  wire p_2_in21_in;
  wire p_2_in25_in;
  wire p_2_in29_in;
  wire p_2_in2_in;
  wire p_2_in33_in;
  wire p_2_in37_in;
  wire p_2_in41_in;
  wire p_2_in45_in;
  wire p_2_in49_in;
  wire p_2_in53_in;
  wire p_2_in57_in;
  wire p_2_in5_in;
  wire p_2_in61_in;
  wire p_2_in65_in;
  wire p_2_in69_in;
  wire p_2_in9_in;
  wire [57:0]rx_66_enc;
  wire rxusrclk2;

  FDRE \mcp1_descr_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[63]),
        .Q(\mcp1_descr_reg_reg_n_0_[0] ),
        .R(out));
  FDRE \mcp1_descr_reg_reg[10] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[53]),
        .Q(p_0_in99_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[11] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[52]),
        .Q(p_0_in96_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[12] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[51]),
        .Q(p_0_in93_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[13] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[50]),
        .Q(p_0_in90_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[14] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[49]),
        .Q(p_0_in87_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[15] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[48]),
        .Q(p_0_in84_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[16] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[47]),
        .Q(p_0_in81_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[17] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[46]),
        .Q(p_0_in78_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[18] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[45]),
        .Q(p_0_in75_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[19] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[44]),
        .Q(p_0_in72_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[62]),
        .Q(p_0_in126_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[20] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[43]),
        .Q(p_0_in68_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[21] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[42]),
        .Q(p_0_in64_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[22] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[41]),
        .Q(p_0_in60_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[23] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[40]),
        .Q(p_0_in56_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[24] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[39]),
        .Q(p_0_in52_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[25] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[38]),
        .Q(p_0_in48_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[26] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[37]),
        .Q(p_0_in44_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[27] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[36]),
        .Q(p_0_in40_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[28] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[35]),
        .Q(p_0_in36_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[29] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[34]),
        .Q(p_0_in32_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[61]),
        .Q(p_0_in123_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[30] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[33]),
        .Q(p_0_in28_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[31] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[32]),
        .Q(p_0_in24_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[32] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[31]),
        .Q(p_0_in20_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[33] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[30]),
        .Q(p_0_in16_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[34] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[29]),
        .Q(p_0_in12_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[35] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[28]),
        .Q(p_0_in8_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[36] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[27]),
        .Q(p_0_in4_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[37] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[26]),
        .Q(p_0_in1_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[38] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[25]),
        .Q(p_0_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[39] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[24]),
        .Q(p_2_in69_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[60]),
        .Q(p_0_in120_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[40] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[23]),
        .Q(p_2_in65_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[41] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[22]),
        .Q(p_2_in61_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[42] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[21]),
        .Q(p_2_in57_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[43] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[20]),
        .Q(p_2_in53_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[44] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[19]),
        .Q(p_2_in49_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[45] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[18]),
        .Q(p_2_in45_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[46] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[17]),
        .Q(p_2_in41_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[47] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[16]),
        .Q(p_2_in37_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[48] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[15]),
        .Q(p_2_in33_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[49] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[14]),
        .Q(p_2_in29_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[59]),
        .Q(p_0_in117_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[50] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[13]),
        .Q(p_2_in25_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[51] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[12]),
        .Q(p_2_in21_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[52] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[11]),
        .Q(p_2_in17_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[53] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[10]),
        .Q(p_2_in13_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[54] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[9]),
        .Q(p_2_in9_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[55] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[8]),
        .Q(p_2_in5_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[56] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[7]),
        .Q(p_2_in2_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[57] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[6]),
        .Q(p_2_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[58]),
        .Q(p_0_in114_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[57]),
        .Q(p_0_in111_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[56]),
        .Q(p_0_in108_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[8] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[55]),
        .Q(p_0_in105_in),
        .R(out));
  FDRE \mcp1_descr_reg_reg[9] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[54]),
        .Q(p_0_in102_in),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[10]_i_1 
       (.I0(Q[8]),
        .I1(p_0_in28_in),
        .I2(p_2_in29_in),
        .O(rx_66_enc[8]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[11]_i_1 
       (.I0(Q[9]),
        .I1(p_0_in32_in),
        .I2(p_2_in33_in),
        .O(rx_66_enc[9]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[12]_i_1 
       (.I0(Q[10]),
        .I1(p_0_in36_in),
        .I2(p_2_in37_in),
        .O(rx_66_enc[10]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[13]_i_1 
       (.I0(Q[11]),
        .I1(p_0_in40_in),
        .I2(p_2_in41_in),
        .O(rx_66_enc[11]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[14]_i_1 
       (.I0(Q[12]),
        .I1(p_0_in44_in),
        .I2(p_2_in45_in),
        .O(rx_66_enc[12]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[15]_i_1 
       (.I0(Q[13]),
        .I1(p_0_in48_in),
        .I2(p_2_in49_in),
        .O(rx_66_enc[13]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[16]_i_1 
       (.I0(Q[14]),
        .I1(p_0_in52_in),
        .I2(p_2_in53_in),
        .O(rx_66_enc[14]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[17]_i_1 
       (.I0(Q[15]),
        .I1(p_0_in56_in),
        .I2(p_2_in57_in),
        .O(rx_66_enc[15]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[18]_i_1 
       (.I0(Q[16]),
        .I1(p_0_in60_in),
        .I2(p_2_in61_in),
        .O(rx_66_enc[16]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[19]_i_1 
       (.I0(Q[17]),
        .I1(p_0_in64_in),
        .I2(p_2_in65_in),
        .O(rx_66_enc[17]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[20]_i_1 
       (.I0(Q[18]),
        .I1(p_0_in68_in),
        .I2(p_2_in69_in),
        .O(rx_66_enc[18]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[21]_i_1 
       (.I0(Q[19]),
        .I1(p_0_in72_in),
        .I2(p_0_in),
        .O(rx_66_enc[19]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[22]_i_1 
       (.I0(Q[20]),
        .I1(p_0_in75_in),
        .I2(p_0_in1_in),
        .O(rx_66_enc[20]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[23]_i_1 
       (.I0(Q[21]),
        .I1(p_0_in78_in),
        .I2(p_0_in4_in),
        .O(rx_66_enc[21]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[24]_i_1 
       (.I0(Q[22]),
        .I1(p_0_in81_in),
        .I2(p_0_in8_in),
        .O(rx_66_enc[22]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[25]_i_1 
       (.I0(Q[23]),
        .I1(p_0_in84_in),
        .I2(p_0_in12_in),
        .O(rx_66_enc[23]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[26]_i_1 
       (.I0(Q[24]),
        .I1(p_0_in87_in),
        .I2(p_0_in16_in),
        .O(rx_66_enc[24]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[27]_i_1 
       (.I0(Q[25]),
        .I1(p_0_in90_in),
        .I2(p_0_in20_in),
        .O(rx_66_enc[25]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[28]_i_1 
       (.I0(Q[26]),
        .I1(p_0_in93_in),
        .I2(p_0_in24_in),
        .O(rx_66_enc[26]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[29]_i_1 
       (.I0(Q[27]),
        .I1(p_0_in96_in),
        .I2(p_0_in28_in),
        .O(rx_66_enc[27]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[2]_i_1 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(p_2_in),
        .O(rx_66_enc[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[30]_i_1 
       (.I0(Q[28]),
        .I1(p_0_in99_in),
        .I2(p_0_in32_in),
        .O(rx_66_enc[28]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[31]_i_1 
       (.I0(Q[29]),
        .I1(p_0_in102_in),
        .I2(p_0_in36_in),
        .O(rx_66_enc[29]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[32]_i_1 
       (.I0(Q[30]),
        .I1(p_0_in105_in),
        .I2(p_0_in40_in),
        .O(rx_66_enc[30]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[33]_i_1 
       (.I0(Q[31]),
        .I1(p_0_in108_in),
        .I2(p_0_in44_in),
        .O(rx_66_enc[31]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[34]_i_1 
       (.I0(Q[32]),
        .I1(p_0_in111_in),
        .I2(p_0_in48_in),
        .O(rx_66_enc[32]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[35]_i_1 
       (.I0(Q[33]),
        .I1(p_0_in114_in),
        .I2(p_0_in52_in),
        .O(rx_66_enc[33]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[36]_i_1 
       (.I0(Q[34]),
        .I1(p_0_in117_in),
        .I2(p_0_in56_in),
        .O(rx_66_enc[34]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[37]_i_1 
       (.I0(Q[35]),
        .I1(p_0_in120_in),
        .I2(p_0_in60_in),
        .O(rx_66_enc[35]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[38]_i_1 
       (.I0(Q[36]),
        .I1(p_0_in123_in),
        .I2(p_0_in64_in),
        .O(rx_66_enc[36]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[39]_i_1 
       (.I0(Q[37]),
        .I1(p_0_in126_in),
        .I2(p_0_in68_in),
        .O(rx_66_enc[37]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[3]_i_1 
       (.I0(Q[1]),
        .I1(p_0_in1_in),
        .I2(p_2_in2_in),
        .O(rx_66_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[40]_i_1 
       (.I0(Q[38]),
        .I1(\mcp1_descr_reg_reg_n_0_[0] ),
        .I2(p_0_in72_in),
        .O(rx_66_enc[38]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[41]_i_1 
       (.I0(Q[39]),
        .I1(Q[0]),
        .I2(p_0_in75_in),
        .O(rx_66_enc[39]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[42]_i_1 
       (.I0(Q[40]),
        .I1(Q[1]),
        .I2(p_0_in78_in),
        .O(rx_66_enc[40]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[43]_i_1 
       (.I0(Q[41]),
        .I1(Q[2]),
        .I2(p_0_in81_in),
        .O(rx_66_enc[41]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[44]_i_1 
       (.I0(Q[42]),
        .I1(Q[3]),
        .I2(p_0_in84_in),
        .O(rx_66_enc[42]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[45]_i_1 
       (.I0(Q[43]),
        .I1(Q[4]),
        .I2(p_0_in87_in),
        .O(rx_66_enc[43]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[46]_i_1 
       (.I0(Q[44]),
        .I1(Q[5]),
        .I2(p_0_in90_in),
        .O(rx_66_enc[44]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[47]_i_1 
       (.I0(Q[45]),
        .I1(Q[6]),
        .I2(p_0_in93_in),
        .O(rx_66_enc[45]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[48]_i_1 
       (.I0(Q[46]),
        .I1(Q[7]),
        .I2(p_0_in96_in),
        .O(rx_66_enc[46]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[49]_i_1 
       (.I0(Q[47]),
        .I1(Q[8]),
        .I2(p_0_in99_in),
        .O(rx_66_enc[47]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[4]_i_1 
       (.I0(Q[2]),
        .I1(p_0_in4_in),
        .I2(p_2_in5_in),
        .O(rx_66_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[50]_i_1 
       (.I0(Q[48]),
        .I1(Q[9]),
        .I2(p_0_in102_in),
        .O(rx_66_enc[48]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[51]_i_1 
       (.I0(Q[49]),
        .I1(Q[10]),
        .I2(p_0_in105_in),
        .O(rx_66_enc[49]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[52]_i_1 
       (.I0(Q[50]),
        .I1(Q[11]),
        .I2(p_0_in108_in),
        .O(rx_66_enc[50]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[53]_i_1 
       (.I0(Q[51]),
        .I1(Q[12]),
        .I2(p_0_in111_in),
        .O(rx_66_enc[51]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[54]_i_1 
       (.I0(Q[52]),
        .I1(Q[13]),
        .I2(p_0_in114_in),
        .O(rx_66_enc[52]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[55]_i_1 
       (.I0(Q[53]),
        .I1(Q[14]),
        .I2(p_0_in117_in),
        .O(rx_66_enc[53]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[56]_i_1 
       (.I0(Q[54]),
        .I1(Q[15]),
        .I2(p_0_in120_in),
        .O(rx_66_enc[54]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[57]_i_1 
       (.I0(Q[55]),
        .I1(Q[16]),
        .I2(p_0_in123_in),
        .O(rx_66_enc[55]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[58]_i_1 
       (.I0(Q[56]),
        .I1(Q[17]),
        .I2(p_0_in126_in),
        .O(rx_66_enc[56]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[59]_i_1 
       (.I0(Q[57]),
        .I1(Q[18]),
        .I2(\mcp1_descr_reg_reg_n_0_[0] ),
        .O(rx_66_enc[57]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[5]_i_1 
       (.I0(Q[3]),
        .I1(p_0_in8_in),
        .I2(p_2_in9_in),
        .O(rx_66_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[6]_i_1 
       (.I0(Q[4]),
        .I1(p_0_in12_in),
        .I2(p_2_in13_in),
        .O(rx_66_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[7]_i_1 
       (.I0(Q[5]),
        .I1(p_0_in16_in),
        .I2(p_2_in17_in),
        .O(rx_66_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[8]_i_1 
       (.I0(Q[6]),
        .I1(p_0_in20_in),
        .I2(p_2_in21_in),
        .O(rx_66_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[9]_i_1 
       (.I0(Q[7]),
        .I1(p_0_in24_in),
        .I2(p_2_in25_in),
        .O(rx_66_enc[7]));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pcs_scramble
   (\scr_reg_reg[11]_0 ,
    \scr_reg_reg[50]_0 ,
    \scr_reg_reg[12]_0 ,
    \scr_reg_reg[51]_0 ,
    \scr_reg_reg[15]_0 ,
    \scr_reg_reg[54]_0 ,
    \scr_reg_reg[17]_0 ,
    \scr_reg_reg[56]_0 ,
    \scr_reg_reg[18]_0 ,
    \scr_reg_reg[57]_0 ,
    \scr_reg_reg[19]_0 ,
    \gt_txd_reg[5] ,
    \scr_reg_reg[0]_0 ,
    \scr_reg_reg[39]_0 ,
    \scr_reg_reg[40]_0 ,
    \scr_reg_reg[1]_0 ,
    \gt_txd_reg[4] ,
    \scr_reg_reg[2]_0 ,
    \gt_txd_reg[3] ,
    \scr_reg_reg[41]_0 ,
    \scr_reg_reg[4]_0 ,
    \gt_txd_reg[1] ,
    \scr_reg_reg[43]_0 ,
    \scr_reg_reg[44]_0 ,
    \scr_reg_reg[5]_0 ,
    \gt_txd_reg[0] ,
    \scr_reg_reg[6]_0 ,
    \scr_reg_reg[45]_0 ,
    \scr_reg_reg[46]_0 ,
    \scr_reg_reg[7]_0 ,
    \scr_reg_reg[8]_0 ,
    \scr_reg_reg[47]_0 ,
    \scr_reg_reg[20]_0 ,
    \scr_reg_reg[21]_0 ,
    \scr_reg_reg[25]_0 ,
    \scr_reg_reg[26]_0 ,
    \scr_reg_reg[27]_0 ,
    \scr_reg_reg[28]_0 ,
    \scr_reg_reg[29]_0 ,
    \scr_reg_reg[30]_0 ,
    \scr_reg_reg[31]_0 ,
    \scr_reg_reg[32]_0 ,
    \scr_reg_reg[24]_0 ,
    \scr_reg_reg[22]_0 ,
    \gt_txd_reg[2] ,
    \scr_reg_reg[3]_0 ,
    \scr_reg_reg[42]_0 ,
    \scr_reg_reg[38]_0 ,
    \scr_reg_reg[37]_0 ,
    \scr_reg_reg[36]_0 ,
    \scr_reg_reg[35]_0 ,
    \scr_reg_reg[34]_0 ,
    \scr_reg_reg[33]_0 ,
    \scr_reg_reg[23]_0 ,
    \scr_reg_reg[55]_0 ,
    \scr_reg_reg[16]_0 ,
    \scr_reg_reg[53]_0 ,
    \scr_reg_reg[14]_0 ,
    \scr_reg_reg[52]_0 ,
    \scr_reg_reg[13]_0 ,
    \scr_reg_reg[49]_0 ,
    \scr_reg_reg[10]_0 ,
    \scr_reg_reg[48]_0 ,
    \scr_reg_reg[9]_0 ,
    coreclk,
    configuration_vector,
    Q,
    out);
  output \scr_reg_reg[11]_0 ;
  output \scr_reg_reg[50]_0 ;
  output \scr_reg_reg[12]_0 ;
  output \scr_reg_reg[51]_0 ;
  output \scr_reg_reg[15]_0 ;
  output \scr_reg_reg[54]_0 ;
  output \scr_reg_reg[17]_0 ;
  output \scr_reg_reg[56]_0 ;
  output \scr_reg_reg[18]_0 ;
  output \scr_reg_reg[57]_0 ;
  output \scr_reg_reg[19]_0 ;
  output \gt_txd_reg[5] ;
  output \scr_reg_reg[0]_0 ;
  output \scr_reg_reg[39]_0 ;
  output \scr_reg_reg[40]_0 ;
  output \scr_reg_reg[1]_0 ;
  output \gt_txd_reg[4] ;
  output \scr_reg_reg[2]_0 ;
  output \gt_txd_reg[3] ;
  output \scr_reg_reg[41]_0 ;
  output \scr_reg_reg[4]_0 ;
  output \gt_txd_reg[1] ;
  output \scr_reg_reg[43]_0 ;
  output \scr_reg_reg[44]_0 ;
  output \scr_reg_reg[5]_0 ;
  output \gt_txd_reg[0] ;
  output \scr_reg_reg[6]_0 ;
  output \scr_reg_reg[45]_0 ;
  output \scr_reg_reg[46]_0 ;
  output \scr_reg_reg[7]_0 ;
  output \scr_reg_reg[8]_0 ;
  output \scr_reg_reg[47]_0 ;
  output \scr_reg_reg[20]_0 ;
  output \scr_reg_reg[21]_0 ;
  output \scr_reg_reg[25]_0 ;
  output \scr_reg_reg[26]_0 ;
  output \scr_reg_reg[27]_0 ;
  output \scr_reg_reg[28]_0 ;
  output \scr_reg_reg[29]_0 ;
  output \scr_reg_reg[30]_0 ;
  output \scr_reg_reg[31]_0 ;
  output \scr_reg_reg[32]_0 ;
  output \scr_reg_reg[24]_0 ;
  output \scr_reg_reg[22]_0 ;
  output \gt_txd_reg[2] ;
  output \scr_reg_reg[3]_0 ;
  output \scr_reg_reg[42]_0 ;
  output \scr_reg_reg[38]_0 ;
  output \scr_reg_reg[37]_0 ;
  output \scr_reg_reg[36]_0 ;
  output \scr_reg_reg[35]_0 ;
  output \scr_reg_reg[34]_0 ;
  output \scr_reg_reg[33]_0 ;
  output \scr_reg_reg[23]_0 ;
  output \scr_reg_reg[55]_0 ;
  output \scr_reg_reg[16]_0 ;
  output \scr_reg_reg[53]_0 ;
  output \scr_reg_reg[14]_0 ;
  output \scr_reg_reg[52]_0 ;
  output \scr_reg_reg[13]_0 ;
  output \scr_reg_reg[49]_0 ;
  output \scr_reg_reg[10]_0 ;
  output \scr_reg_reg[48]_0 ;
  output \scr_reg_reg[9]_0 ;
  input coreclk;
  input [118:0]configuration_vector;
  input [63:0]Q;
  input out;

  wire [63:0]Q;
  wire \block_count[4]_i_1_n_0 ;
  wire [6:0]block_count_reg__0;
  wire [118:0]configuration_vector;
  wire coreclk;
  wire \gt_txd[56]_i_3_n_0 ;
  wire \gt_txd_reg[0] ;
  wire \gt_txd_reg[1] ;
  wire \gt_txd_reg[2] ;
  wire \gt_txd_reg[3] ;
  wire \gt_txd_reg[4] ;
  wire \gt_txd_reg[5] ;
  wire new_tx_test_seed;
  wire new_tx_test_seed_i_1_n_0;
  wire out;
  wire [6:0]p_0_in;
  wire p_0_in0_in;
  wire p_0_in12_in;
  wire p_0_in151_in;
  wire p_0_in160_in;
  wire p_0_in16_in;
  wire p_0_in170_in;
  wire p_0_in180_in;
  wire p_0_in190_in;
  wire p_0_in200_in;
  wire p_0_in20_in;
  wire p_0_in24_in;
  wire p_0_in28_in;
  wire p_0_in32_in;
  wire p_0_in36_in;
  wire p_0_in40_in;
  wire p_0_in44_in;
  wire p_0_in4_in;
  wire p_0_in8_in;
  wire p_0_in_0;
  wire p_2_in;
  wire p_2_in103_in;
  wire p_2_in109_in;
  wire p_2_in115_in;
  wire p_2_in121_in;
  wire p_2_in127_in;
  wire p_2_in133_in;
  wire p_2_in139_in;
  wire p_2_in13_in;
  wire p_2_in145_in;
  wire p_2_in152_in;
  wire p_2_in161_in;
  wire p_2_in171_in;
  wire p_2_in17_in;
  wire p_2_in181_in;
  wire p_2_in191_in;
  wire p_2_in1_in;
  wire p_2_in201_in;
  wire p_2_in21_in;
  wire p_2_in25_in;
  wire p_2_in29_in;
  wire p_2_in33_in;
  wire p_2_in37_in;
  wire p_2_in41_in;
  wire p_2_in45_in;
  wire p_2_in48_in;
  wire p_2_in52_in;
  wire p_2_in56_in;
  wire p_2_in5_in;
  wire p_2_in60_in;
  wire p_2_in64_in;
  wire p_2_in68_in;
  wire p_2_in74_in;
  wire p_2_in79_in;
  wire p_2_in85_in;
  wire p_2_in91_in;
  wire p_2_in97_in;
  wire p_2_in9_in;
  wire \scr_reg[0]_i_1_n_0 ;
  wire \scr_reg[10]_i_1_n_0 ;
  wire \scr_reg[11]_i_1_n_0 ;
  wire \scr_reg[12]_i_1_n_0 ;
  wire \scr_reg[13]_i_1_n_0 ;
  wire \scr_reg[14]_i_1_n_0 ;
  wire \scr_reg[15]_i_1_n_0 ;
  wire \scr_reg[16]_i_1_n_0 ;
  wire \scr_reg[17]_i_1_n_0 ;
  wire \scr_reg[18]_i_1_n_0 ;
  wire \scr_reg[19]_i_1_n_0 ;
  wire \scr_reg[1]_i_1_n_0 ;
  wire \scr_reg[20]_i_1_n_0 ;
  wire \scr_reg[21]_i_1_n_0 ;
  wire \scr_reg[22]_i_1_n_0 ;
  wire \scr_reg[23]_i_1_n_0 ;
  wire \scr_reg[24]_i_1_n_0 ;
  wire \scr_reg[25]_i_1_n_0 ;
  wire \scr_reg[26]_i_1_n_0 ;
  wire \scr_reg[27]_i_1_n_0 ;
  wire \scr_reg[28]_i_1_n_0 ;
  wire \scr_reg[29]_i_1_n_0 ;
  wire \scr_reg[2]_i_1_n_0 ;
  wire \scr_reg[30]_i_1_n_0 ;
  wire \scr_reg[31]_i_1_n_0 ;
  wire \scr_reg[32]_i_1_n_0 ;
  wire \scr_reg[33]_i_1_n_0 ;
  wire \scr_reg[34]_i_1_n_0 ;
  wire \scr_reg[35]_i_1_n_0 ;
  wire \scr_reg[36]_i_1_n_0 ;
  wire \scr_reg[37]_i_1_n_0 ;
  wire \scr_reg[38]_i_1_n_0 ;
  wire \scr_reg[39]_i_1_n_0 ;
  wire \scr_reg[3]_i_1_n_0 ;
  wire \scr_reg[40]_i_1_n_0 ;
  wire \scr_reg[41]_i_1_n_0 ;
  wire \scr_reg[42]_i_1_n_0 ;
  wire \scr_reg[43]_i_1_n_0 ;
  wire \scr_reg[44]_i_1_n_0 ;
  wire \scr_reg[45]_i_1_n_0 ;
  wire \scr_reg[46]_i_1_n_0 ;
  wire \scr_reg[47]_i_1_n_0 ;
  wire \scr_reg[48]_i_1_n_0 ;
  wire \scr_reg[49]_i_1_n_0 ;
  wire \scr_reg[4]_i_1_n_0 ;
  wire \scr_reg[50]_i_1_n_0 ;
  wire \scr_reg[51]_i_1_n_0 ;
  wire \scr_reg[52]_i_1_n_0 ;
  wire \scr_reg[53]_i_1_n_0 ;
  wire \scr_reg[54]_i_1_n_0 ;
  wire \scr_reg[55]_i_1_n_0 ;
  wire \scr_reg[56]_i_1_n_0 ;
  wire \scr_reg[57]_i_1_n_0 ;
  wire \scr_reg[57]_i_2_n_0 ;
  wire \scr_reg[5]_i_1_n_0 ;
  wire \scr_reg[6]_i_1_n_0 ;
  wire \scr_reg[7]_i_1_n_0 ;
  wire \scr_reg[8]_i_1_n_0 ;
  wire \scr_reg[9]_i_1_n_0 ;
  wire \scr_reg_reg[0]_0 ;
  wire \scr_reg_reg[10]_0 ;
  wire \scr_reg_reg[11]_0 ;
  wire \scr_reg_reg[12]_0 ;
  wire \scr_reg_reg[13]_0 ;
  wire \scr_reg_reg[14]_0 ;
  wire \scr_reg_reg[15]_0 ;
  wire \scr_reg_reg[16]_0 ;
  wire \scr_reg_reg[17]_0 ;
  wire \scr_reg_reg[18]_0 ;
  wire \scr_reg_reg[19]_0 ;
  wire \scr_reg_reg[1]_0 ;
  wire \scr_reg_reg[20]_0 ;
  wire \scr_reg_reg[21]_0 ;
  wire \scr_reg_reg[22]_0 ;
  wire \scr_reg_reg[23]_0 ;
  wire \scr_reg_reg[24]_0 ;
  wire \scr_reg_reg[25]_0 ;
  wire \scr_reg_reg[26]_0 ;
  wire \scr_reg_reg[27]_0 ;
  wire \scr_reg_reg[28]_0 ;
  wire \scr_reg_reg[29]_0 ;
  wire \scr_reg_reg[2]_0 ;
  wire \scr_reg_reg[30]_0 ;
  wire \scr_reg_reg[31]_0 ;
  wire \scr_reg_reg[32]_0 ;
  wire \scr_reg_reg[33]_0 ;
  wire \scr_reg_reg[34]_0 ;
  wire \scr_reg_reg[35]_0 ;
  wire \scr_reg_reg[36]_0 ;
  wire \scr_reg_reg[37]_0 ;
  wire \scr_reg_reg[38]_0 ;
  wire \scr_reg_reg[39]_0 ;
  wire \scr_reg_reg[3]_0 ;
  wire \scr_reg_reg[40]_0 ;
  wire \scr_reg_reg[41]_0 ;
  wire \scr_reg_reg[42]_0 ;
  wire \scr_reg_reg[43]_0 ;
  wire \scr_reg_reg[44]_0 ;
  wire \scr_reg_reg[45]_0 ;
  wire \scr_reg_reg[46]_0 ;
  wire \scr_reg_reg[47]_0 ;
  wire \scr_reg_reg[48]_0 ;
  wire \scr_reg_reg[49]_0 ;
  wire \scr_reg_reg[4]_0 ;
  wire \scr_reg_reg[50]_0 ;
  wire \scr_reg_reg[51]_0 ;
  wire \scr_reg_reg[52]_0 ;
  wire \scr_reg_reg[53]_0 ;
  wire \scr_reg_reg[54]_0 ;
  wire \scr_reg_reg[55]_0 ;
  wire \scr_reg_reg[56]_0 ;
  wire \scr_reg_reg[57]_0 ;
  wire \scr_reg_reg[5]_0 ;
  wire \scr_reg_reg[6]_0 ;
  wire \scr_reg_reg[7]_0 ;
  wire \scr_reg_reg[8]_0 ;
  wire \scr_reg_reg[9]_0 ;
  wire \scr_reg_reg_n_0_[0] ;
  wire [1:0]tx_test_patt_seed_sel;
  wire \tx_test_patt_seed_sel[0]_i_1_n_0 ;
  wire \tx_test_patt_seed_sel[1]_i_1_n_0 ;
  wire \tx_test_patt_seed_sel[1]_i_2_n_0 ;
  wire \tx_test_patt_seed_sel[1]_i_3_n_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \block_count[0]_i_1 
       (.I0(block_count_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_count[1]_i_1 
       (.I0(block_count_reg__0[0]),
        .I1(block_count_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \block_count[2]_i_1 
       (.I0(block_count_reg__0[2]),
        .I1(block_count_reg__0[0]),
        .I2(block_count_reg__0[1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \block_count[3]_i_1 
       (.I0(block_count_reg__0[3]),
        .I1(block_count_reg__0[1]),
        .I2(block_count_reg__0[0]),
        .I3(block_count_reg__0[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \block_count[4]_i_1 
       (.I0(block_count_reg__0[4]),
        .I1(block_count_reg__0[3]),
        .I2(block_count_reg__0[1]),
        .I3(block_count_reg__0[0]),
        .I4(block_count_reg__0[2]),
        .O(\block_count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \block_count[5]_i_1 
       (.I0(block_count_reg__0[5]),
        .I1(block_count_reg__0[3]),
        .I2(block_count_reg__0[1]),
        .I3(block_count_reg__0[0]),
        .I4(block_count_reg__0[2]),
        .I5(block_count_reg__0[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \block_count[6]_i_1 
       (.I0(\tx_test_patt_seed_sel[1]_i_3_n_0 ),
        .I1(block_count_reg__0[6]),
        .O(p_0_in[6]));
  FDRE \block_count_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(block_count_reg__0[0]),
        .R(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
  FDRE \block_count_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(block_count_reg__0[1]),
        .R(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
  FDRE \block_count_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(block_count_reg__0[2]),
        .R(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
  FDRE \block_count_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(block_count_reg__0[3]),
        .R(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
  FDRE \block_count_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\block_count[4]_i_1_n_0 ),
        .Q(block_count_reg__0[4]),
        .R(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
  FDRE \block_count_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(block_count_reg__0[5]),
        .R(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
  FDRE \block_count_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(block_count_reg__0[6]),
        .R(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0DF2F20D)) 
    \gt_txd[0]_i_2 
       (.I0(Q[0]),
        .I1(configuration_vector[118]),
        .I2(\gt_txd[56]_i_3_n_0 ),
        .I3(p_2_in152_in),
        .I4(p_0_in151_in),
        .O(\gt_txd_reg[0] ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \gt_txd[10]_i_2 
       (.I0(Q[10]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in97_in),
        .I5(p_2_in13_in),
        .O(\scr_reg_reg[53]_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \gt_txd[11]_i_2 
       (.I0(Q[11]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in103_in),
        .I5(p_2_in17_in),
        .O(\scr_reg_reg[52]_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \gt_txd[12]_i_2 
       (.I0(Q[12]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in109_in),
        .I5(p_2_in21_in),
        .O(\scr_reg_reg[51]_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \gt_txd[13]_i_2 
       (.I0(Q[13]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in115_in),
        .I5(p_2_in25_in),
        .O(\scr_reg_reg[50]_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \gt_txd[14]_i_2 
       (.I0(Q[14]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in121_in),
        .I5(p_2_in29_in),
        .O(\scr_reg_reg[49]_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \gt_txd[15]_i_2 
       (.I0(Q[15]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in127_in),
        .I5(p_2_in33_in),
        .O(\scr_reg_reg[48]_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \gt_txd[16]_i_2 
       (.I0(Q[16]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_2_in133_in),
        .I5(p_2_in37_in),
        .O(\scr_reg_reg[47]_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \gt_txd[17]_i_2 
       (.I0(Q[17]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_2_in139_in),
        .I5(p_2_in41_in),
        .O(\scr_reg_reg[46]_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \gt_txd[18]_i_2 
       (.I0(Q[18]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_2_in145_in),
        .I5(p_2_in45_in),
        .O(\scr_reg_reg[45]_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \gt_txd[19]_i_2 
       (.I0(Q[19]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_0_in151_in),
        .I5(p_2_in48_in),
        .O(\scr_reg_reg[44]_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \gt_txd[1]_i_2 
       (.I0(Q[1]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in161_in),
        .I5(p_0_in160_in),
        .O(\gt_txd_reg[1] ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \gt_txd[20]_i_2 
       (.I0(Q[20]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in52_in),
        .I5(p_0_in160_in),
        .O(\scr_reg_reg[43]_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \gt_txd[21]_i_2 
       (.I0(Q[21]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in56_in),
        .I5(p_0_in170_in),
        .O(\scr_reg_reg[42]_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \gt_txd[22]_i_2 
       (.I0(Q[22]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in60_in),
        .I5(p_0_in180_in),
        .O(\scr_reg_reg[41]_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \gt_txd[23]_i_2 
       (.I0(Q[23]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_2_in64_in),
        .I5(p_0_in190_in),
        .O(\scr_reg_reg[40]_0 ));
  LUT5 #(
    .INIT(32'h51AEAE51)) 
    \gt_txd[24]_i_2 
       (.I0(\gt_txd[56]_i_3_n_0 ),
        .I1(Q[24]),
        .I2(configuration_vector[118]),
        .I3(p_2_in68_in),
        .I4(p_0_in200_in),
        .O(\scr_reg_reg[39]_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \gt_txd[25]_i_2 
       (.I0(Q[25]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_0_in_0),
        .I5(p_2_in),
        .O(\scr_reg_reg[38]_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \gt_txd[26]_i_2 
       (.I0(Q[26]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_0_in0_in),
        .I5(p_2_in1_in),
        .O(\scr_reg_reg[37]_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \gt_txd[27]_i_2 
       (.I0(Q[27]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_0_in4_in),
        .I5(p_2_in5_in),
        .O(\scr_reg_reg[36]_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \gt_txd[28]_i_2 
       (.I0(Q[28]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_0_in8_in),
        .I5(p_2_in9_in),
        .O(\scr_reg_reg[35]_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \gt_txd[29]_i_2 
       (.I0(Q[29]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_0_in12_in),
        .I5(p_2_in13_in),
        .O(\scr_reg_reg[34]_0 ));
  LUT5 #(
    .INIT(32'h0DF2F20D)) 
    \gt_txd[2]_i_2 
       (.I0(Q[2]),
        .I1(configuration_vector[118]),
        .I2(\gt_txd[56]_i_3_n_0 ),
        .I3(p_2_in171_in),
        .I4(p_0_in170_in),
        .O(\gt_txd_reg[2] ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \gt_txd[30]_i_2 
       (.I0(Q[30]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_0_in16_in),
        .I5(p_2_in17_in),
        .O(\scr_reg_reg[33]_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \gt_txd[31]_i_2 
       (.I0(Q[31]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_0_in20_in),
        .I5(p_2_in21_in),
        .O(\scr_reg_reg[32]_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \gt_txd[32]_i_2 
       (.I0(Q[32]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_0_in24_in),
        .I5(p_2_in25_in),
        .O(\scr_reg_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \gt_txd[33]_i_2 
       (.I0(Q[33]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_0_in28_in),
        .I5(p_2_in29_in),
        .O(\scr_reg_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \gt_txd[34]_i_2 
       (.I0(Q[34]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_0_in32_in),
        .I5(p_2_in33_in),
        .O(\scr_reg_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \gt_txd[35]_i_2 
       (.I0(Q[35]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_0_in36_in),
        .I5(p_2_in37_in),
        .O(\scr_reg_reg[28]_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \gt_txd[36]_i_2 
       (.I0(Q[36]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_0_in40_in),
        .I5(p_2_in41_in),
        .O(\scr_reg_reg[27]_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \gt_txd[37]_i_2 
       (.I0(Q[37]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_0_in44_in),
        .I5(p_2_in45_in),
        .O(\scr_reg_reg[26]_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \gt_txd[38]_i_2 
       (.I0(Q[38]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(\scr_reg_reg_n_0_[0] ),
        .I5(p_2_in48_in),
        .O(\scr_reg_reg[25]_0 ));
  LUT6 #(
    .INIT(64'h9A559AAA65AA6555)) 
    \gt_txd[39]_i_2 
       (.I0(\gt_txd_reg[0] ),
        .I1(configuration_vector[117]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[118]),
        .I4(Q[39]),
        .I5(p_2_in52_in),
        .O(\scr_reg_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \gt_txd[3]_i_2 
       (.I0(Q[3]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in181_in),
        .I5(p_0_in180_in),
        .O(\gt_txd_reg[3] ));
  LUT6 #(
    .INIT(64'h9A559AAA65AA6555)) 
    \gt_txd[40]_i_2 
       (.I0(\gt_txd_reg[1] ),
        .I1(configuration_vector[117]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[118]),
        .I4(Q[40]),
        .I5(p_2_in56_in),
        .O(\scr_reg_reg[23]_0 ));
  LUT6 #(
    .INIT(64'h9A559AAA65AA6555)) 
    \gt_txd[41]_i_2 
       (.I0(\gt_txd_reg[2] ),
        .I1(configuration_vector[117]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[118]),
        .I4(Q[41]),
        .I5(p_2_in60_in),
        .O(\scr_reg_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
    \gt_txd[42]_i_2 
       (.I0(\gt_txd_reg[3] ),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[42]),
        .I5(p_2_in64_in),
        .O(\scr_reg_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hA655A6AA59AA5955)) 
    \gt_txd[43]_i_2 
       (.I0(\gt_txd_reg[4] ),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[43]),
        .I5(p_2_in68_in),
        .O(\scr_reg_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
    \gt_txd[44]_i_2 
       (.I0(\gt_txd_reg[5] ),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[44]),
        .I5(p_0_in_0),
        .O(\scr_reg_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hA655A6AA59AA5955)) 
    \gt_txd[45]_i_2 
       (.I0(\scr_reg_reg[57]_0 ),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[45]),
        .I5(p_0_in0_in),
        .O(\scr_reg_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hA655A6AA59AA5955)) 
    \gt_txd[46]_i_2 
       (.I0(\scr_reg_reg[56]_0 ),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[46]),
        .I5(p_0_in4_in),
        .O(\scr_reg_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h9A559AAA65AA6555)) 
    \gt_txd[47]_i_2 
       (.I0(\scr_reg_reg[55]_0 ),
        .I1(configuration_vector[117]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[118]),
        .I4(Q[47]),
        .I5(p_0_in8_in),
        .O(\scr_reg_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hA655A6AA59AA5955)) 
    \gt_txd[48]_i_2 
       (.I0(\scr_reg_reg[54]_0 ),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[48]),
        .I5(p_0_in12_in),
        .O(\scr_reg_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h9A559AAA65AA6555)) 
    \gt_txd[49]_i_2 
       (.I0(\scr_reg_reg[53]_0 ),
        .I1(configuration_vector[117]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[118]),
        .I4(Q[49]),
        .I5(p_0_in16_in),
        .O(\scr_reg_reg[14]_0 ));
  LUT5 #(
    .INIT(32'h0DF2F20D)) 
    \gt_txd[4]_i_2 
       (.I0(Q[4]),
        .I1(configuration_vector[118]),
        .I2(\gt_txd[56]_i_3_n_0 ),
        .I3(p_2_in191_in),
        .I4(p_0_in190_in),
        .O(\gt_txd_reg[4] ));
  LUT6 #(
    .INIT(64'h9A559AAA65AA6555)) 
    \gt_txd[50]_i_2 
       (.I0(\scr_reg_reg[52]_0 ),
        .I1(configuration_vector[117]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[118]),
        .I4(Q[50]),
        .I5(p_0_in20_in),
        .O(\scr_reg_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hA655A6AA59AA5955)) 
    \gt_txd[51]_i_3 
       (.I0(\scr_reg_reg[51]_0 ),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[51]),
        .I5(p_0_in24_in),
        .O(\scr_reg_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hA655A6AA59AA5955)) 
    \gt_txd[52]_i_2 
       (.I0(\scr_reg_reg[50]_0 ),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[52]),
        .I5(p_0_in28_in),
        .O(\scr_reg_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h9A559AAA65AA6555)) 
    \gt_txd[53]_i_2 
       (.I0(\scr_reg_reg[49]_0 ),
        .I1(configuration_vector[117]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[118]),
        .I4(Q[53]),
        .I5(p_0_in32_in),
        .O(\scr_reg_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h9A559AAA65AA6555)) 
    \gt_txd[54]_i_2 
       (.I0(\scr_reg_reg[48]_0 ),
        .I1(configuration_vector[117]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[118]),
        .I4(Q[54]),
        .I5(p_0_in36_in),
        .O(\scr_reg_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
    \gt_txd[55]_i_2 
       (.I0(\scr_reg_reg[47]_0 ),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[55]),
        .I5(p_0_in40_in),
        .O(\scr_reg_reg[8]_0 ));
  LUT5 #(
    .INIT(32'h9A996566)) 
    \gt_txd[56]_i_2 
       (.I0(\scr_reg_reg[46]_0 ),
        .I1(\gt_txd[56]_i_3_n_0 ),
        .I2(configuration_vector[118]),
        .I3(Q[56]),
        .I4(p_0_in44_in),
        .O(\scr_reg_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h4004)) 
    \gt_txd[56]_i_3 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[116]),
        .I3(tx_test_patt_seed_sel[0]),
        .O(\gt_txd[56]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
    \gt_txd[57]_i_2 
       (.I0(\scr_reg_reg[45]_0 ),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[57]),
        .I5(\scr_reg_reg_n_0_[0] ),
        .O(\scr_reg_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h9699666696999999)) 
    \gt_txd[58]_i_2 
       (.I0(\gt_txd_reg[0] ),
        .I1(\scr_reg_reg[44]_0 ),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[58]),
        .O(\scr_reg_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \gt_txd[59]_i_3 
       (.I0(Q[59]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(\gt_txd_reg[1] ),
        .I5(\scr_reg_reg[43]_0 ),
        .O(\scr_reg_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \gt_txd[5]_i_2 
       (.I0(Q[5]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_2_in201_in),
        .I5(p_0_in200_in),
        .O(\gt_txd_reg[5] ));
  LUT6 #(
    .INIT(64'h6696999666966696)) 
    \gt_txd[60]_i_2 
       (.I0(\gt_txd_reg[2] ),
        .I1(\scr_reg_reg[42]_0 ),
        .I2(Q[60]),
        .I3(configuration_vector[118]),
        .I4(configuration_vector[117]),
        .I5(tx_test_patt_seed_sel[0]),
        .O(\scr_reg_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \gt_txd[61]_i_3 
       (.I0(Q[61]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(\gt_txd_reg[3] ),
        .I5(\scr_reg_reg[41]_0 ),
        .O(\scr_reg_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h9699666696999999)) 
    \gt_txd[62]_i_2 
       (.I0(\gt_txd_reg[4] ),
        .I1(\scr_reg_reg[40]_0 ),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[62]),
        .O(\scr_reg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \gt_txd[63]_i_2 
       (.I0(Q[63]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(\gt_txd_reg[5] ),
        .I5(\scr_reg_reg[39]_0 ),
        .O(\scr_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0DF2F20D)) 
    \gt_txd[6]_i_2 
       (.I0(Q[6]),
        .I1(configuration_vector[118]),
        .I2(\gt_txd[56]_i_3_n_0 ),
        .I3(p_2_in74_in),
        .I4(p_2_in),
        .O(\scr_reg_reg[57]_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \gt_txd[7]_i_2 
       (.I0(Q[7]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in79_in),
        .I5(p_2_in1_in),
        .O(\scr_reg_reg[56]_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \gt_txd[8]_i_2 
       (.I0(Q[8]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in85_in),
        .I5(p_2_in5_in),
        .O(\scr_reg_reg[55]_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \gt_txd[9]_i_2 
       (.I0(Q[9]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in91_in),
        .I5(p_2_in9_in),
        .O(\scr_reg_reg[54]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h2)) 
    new_tx_test_seed_i_1
       (.I0(block_count_reg__0[6]),
        .I1(\tx_test_patt_seed_sel[1]_i_3_n_0 ),
        .O(new_tx_test_seed_i_1_n_0));
  FDRE new_tx_test_seed_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(new_tx_test_seed_i_1_n_0),
        .Q(new_tx_test_seed),
        .R(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[0]_i_1 
       (.I0(\scr_reg_reg[0]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[0]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[58]),
        .O(\scr_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[10]_i_1 
       (.I0(\scr_reg_reg[10]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[10]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[68]),
        .O(\scr_reg[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[11]_i_1 
       (.I0(\scr_reg_reg[11]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[11]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[69]),
        .O(\scr_reg[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[12]_i_1 
       (.I0(\scr_reg_reg[12]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[12]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[70]),
        .O(\scr_reg[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[13]_i_1 
       (.I0(\scr_reg_reg[13]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[13]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[71]),
        .O(\scr_reg[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[14]_i_1 
       (.I0(\scr_reg_reg[14]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[14]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[72]),
        .O(\scr_reg[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[15]_i_1 
       (.I0(\scr_reg_reg[15]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[15]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[73]),
        .O(\scr_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[16]_i_1 
       (.I0(\scr_reg_reg[16]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[16]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[74]),
        .O(\scr_reg[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[17]_i_1 
       (.I0(\scr_reg_reg[17]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[17]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[75]),
        .O(\scr_reg[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[18]_i_1 
       (.I0(\scr_reg_reg[18]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[18]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[76]),
        .O(\scr_reg[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[19]_i_1 
       (.I0(\scr_reg_reg[19]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[19]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[77]),
        .O(\scr_reg[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[1]_i_1 
       (.I0(\scr_reg_reg[1]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[1]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[59]),
        .O(\scr_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[20]_i_1 
       (.I0(\scr_reg_reg[20]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[20]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[78]),
        .O(\scr_reg[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[21]_i_1 
       (.I0(\scr_reg_reg[21]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[21]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[79]),
        .O(\scr_reg[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[22]_i_1 
       (.I0(\scr_reg_reg[22]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[22]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[80]),
        .O(\scr_reg[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[23]_i_1 
       (.I0(\scr_reg_reg[23]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[23]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[81]),
        .O(\scr_reg[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[24]_i_1 
       (.I0(\scr_reg_reg[24]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[24]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[82]),
        .O(\scr_reg[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[25]_i_1 
       (.I0(\scr_reg_reg[25]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[25]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[83]),
        .O(\scr_reg[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[26]_i_1 
       (.I0(\scr_reg_reg[26]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[26]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[84]),
        .O(\scr_reg[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[27]_i_1 
       (.I0(\scr_reg_reg[27]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[27]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[85]),
        .O(\scr_reg[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[28]_i_1 
       (.I0(\scr_reg_reg[28]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[28]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[86]),
        .O(\scr_reg[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[29]_i_1 
       (.I0(\scr_reg_reg[29]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[29]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[87]),
        .O(\scr_reg[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[2]_i_1 
       (.I0(\scr_reg_reg[2]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[2]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[60]),
        .O(\scr_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[30]_i_1 
       (.I0(\scr_reg_reg[30]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[30]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[88]),
        .O(\scr_reg[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[31]_i_1 
       (.I0(\scr_reg_reg[31]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[31]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[89]),
        .O(\scr_reg[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[32]_i_1 
       (.I0(\scr_reg_reg[32]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[32]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[90]),
        .O(\scr_reg[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555333CCC3C)) 
    \scr_reg[33]_i_1 
       (.I0(\scr_reg_reg[33]_0 ),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[33]),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(configuration_vector[91]),
        .I5(\scr_reg[57]_i_2_n_0 ),
        .O(\scr_reg[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[34]_i_1 
       (.I0(\scr_reg_reg[34]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[34]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[92]),
        .O(\scr_reg[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555333CCC3C)) 
    \scr_reg[35]_i_1 
       (.I0(\scr_reg_reg[35]_0 ),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[35]),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(configuration_vector[93]),
        .I5(\scr_reg[57]_i_2_n_0 ),
        .O(\scr_reg[35]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[36]_i_1 
       (.I0(\scr_reg_reg[36]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[36]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[94]),
        .O(\scr_reg[36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[37]_i_1 
       (.I0(\scr_reg_reg[37]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[37]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[95]),
        .O(\scr_reg[37]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[38]_i_1 
       (.I0(\scr_reg_reg[38]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[38]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[96]),
        .O(\scr_reg[38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555333CCC3C)) 
    \scr_reg[39]_i_1 
       (.I0(\scr_reg_reg[39]_0 ),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[39]),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(configuration_vector[97]),
        .I5(\scr_reg[57]_i_2_n_0 ),
        .O(\scr_reg[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[3]_i_1 
       (.I0(\scr_reg_reg[3]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[3]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[61]),
        .O(\scr_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[40]_i_1 
       (.I0(\scr_reg_reg[40]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[40]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[98]),
        .O(\scr_reg[40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[41]_i_1 
       (.I0(\scr_reg_reg[41]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[41]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[99]),
        .O(\scr_reg[41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF56A656A6)) 
    \scr_reg[42]_i_1 
       (.I0(tx_test_patt_seed_sel[0]),
        .I1(configuration_vector[42]),
        .I2(tx_test_patt_seed_sel[1]),
        .I3(configuration_vector[100]),
        .I4(\scr_reg_reg[42]_0 ),
        .I5(\scr_reg[57]_i_2_n_0 ),
        .O(\scr_reg[42]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[43]_i_1 
       (.I0(\scr_reg_reg[43]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[43]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[101]),
        .O(\scr_reg[43]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[44]_i_1 
       (.I0(\scr_reg_reg[44]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[44]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[102]),
        .O(\scr_reg[44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[45]_i_1 
       (.I0(\scr_reg_reg[45]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[45]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[103]),
        .O(\scr_reg[45]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[46]_i_1 
       (.I0(\scr_reg_reg[46]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[46]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[104]),
        .O(\scr_reg[46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[47]_i_1 
       (.I0(\scr_reg_reg[47]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[47]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[105]),
        .O(\scr_reg[47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[48]_i_1 
       (.I0(\scr_reg_reg[48]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[48]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[106]),
        .O(\scr_reg[48]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000056A6FFFF56A6)) 
    \scr_reg[49]_i_1 
       (.I0(tx_test_patt_seed_sel[0]),
        .I1(configuration_vector[49]),
        .I2(tx_test_patt_seed_sel[1]),
        .I3(configuration_vector[107]),
        .I4(\scr_reg[57]_i_2_n_0 ),
        .I5(\scr_reg_reg[49]_0 ),
        .O(\scr_reg[49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[4]_i_1 
       (.I0(\scr_reg_reg[4]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[4]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[62]),
        .O(\scr_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[50]_i_1 
       (.I0(\scr_reg_reg[50]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[50]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[108]),
        .O(\scr_reg[50]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[51]_i_1 
       (.I0(\scr_reg_reg[51]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[51]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[109]),
        .O(\scr_reg[51]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000056A6FFFF56A6)) 
    \scr_reg[52]_i_1 
       (.I0(tx_test_patt_seed_sel[0]),
        .I1(configuration_vector[52]),
        .I2(tx_test_patt_seed_sel[1]),
        .I3(configuration_vector[110]),
        .I4(\scr_reg[57]_i_2_n_0 ),
        .I5(\scr_reg_reg[52]_0 ),
        .O(\scr_reg[52]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[53]_i_1 
       (.I0(\scr_reg_reg[53]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[53]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[111]),
        .O(\scr_reg[53]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[54]_i_1 
       (.I0(\scr_reg_reg[54]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[54]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[112]),
        .O(\scr_reg[54]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000056A6FFFF56A6)) 
    \scr_reg[55]_i_1 
       (.I0(tx_test_patt_seed_sel[0]),
        .I1(configuration_vector[55]),
        .I2(tx_test_patt_seed_sel[1]),
        .I3(configuration_vector[113]),
        .I4(\scr_reg[57]_i_2_n_0 ),
        .I5(\scr_reg_reg[55]_0 ),
        .O(\scr_reg[55]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[56]_i_1 
       (.I0(\scr_reg_reg[56]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[56]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[114]),
        .O(\scr_reg[56]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[57]_i_1 
       (.I0(\scr_reg_reg[57]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[57]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[115]),
        .O(\scr_reg[57]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \scr_reg[57]_i_2 
       (.I0(configuration_vector[118]),
        .I1(new_tx_test_seed),
        .O(\scr_reg[57]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[5]_i_1 
       (.I0(\scr_reg_reg[5]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[5]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[63]),
        .O(\scr_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[6]_i_1 
       (.I0(\scr_reg_reg[6]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[6]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[64]),
        .O(\scr_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[7]_i_1 
       (.I0(\scr_reg_reg[7]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[7]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[65]),
        .O(\scr_reg[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[8]_i_1 
       (.I0(\scr_reg_reg[8]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[8]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[66]),
        .O(\scr_reg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[9]_i_1 
       (.I0(\scr_reg_reg[9]_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[9]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[67]),
        .O(\scr_reg[9]_i_1_n_0 ));
  FDRE \scr_reg_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[0]_i_1_n_0 ),
        .Q(\scr_reg_reg_n_0_[0] ),
        .R(out));
  FDRE \scr_reg_reg[10] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[10]_i_1_n_0 ),
        .Q(p_0_in8_in),
        .R(out));
  FDRE \scr_reg_reg[11] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[11]_i_1_n_0 ),
        .Q(p_0_in4_in),
        .R(out));
  FDRE \scr_reg_reg[12] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[12]_i_1_n_0 ),
        .Q(p_0_in0_in),
        .R(out));
  FDRE \scr_reg_reg[13] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[13]_i_1_n_0 ),
        .Q(p_0_in_0),
        .R(out));
  FDRE \scr_reg_reg[14] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[14]_i_1_n_0 ),
        .Q(p_2_in68_in),
        .R(out));
  FDRE \scr_reg_reg[15] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[15]_i_1_n_0 ),
        .Q(p_2_in64_in),
        .R(out));
  FDRE \scr_reg_reg[16] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[16]_i_1_n_0 ),
        .Q(p_2_in60_in),
        .R(out));
  FDRE \scr_reg_reg[17] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[17]_i_1_n_0 ),
        .Q(p_2_in56_in),
        .R(out));
  FDRE \scr_reg_reg[18] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[18]_i_1_n_0 ),
        .Q(p_2_in52_in),
        .R(out));
  FDRE \scr_reg_reg[19] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[19]_i_1_n_0 ),
        .Q(p_2_in48_in),
        .R(out));
  FDRE \scr_reg_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[1]_i_1_n_0 ),
        .Q(p_0_in44_in),
        .R(out));
  FDRE \scr_reg_reg[20] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[20]_i_1_n_0 ),
        .Q(p_2_in45_in),
        .R(out));
  FDRE \scr_reg_reg[21] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[21]_i_1_n_0 ),
        .Q(p_2_in41_in),
        .R(out));
  FDRE \scr_reg_reg[22] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[22]_i_1_n_0 ),
        .Q(p_2_in37_in),
        .R(out));
  FDRE \scr_reg_reg[23] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[23]_i_1_n_0 ),
        .Q(p_2_in33_in),
        .R(out));
  FDRE \scr_reg_reg[24] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[24]_i_1_n_0 ),
        .Q(p_2_in29_in),
        .R(out));
  FDRE \scr_reg_reg[25] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[25]_i_1_n_0 ),
        .Q(p_2_in25_in),
        .R(out));
  FDRE \scr_reg_reg[26] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[26]_i_1_n_0 ),
        .Q(p_2_in21_in),
        .R(out));
  FDRE \scr_reg_reg[27] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[27]_i_1_n_0 ),
        .Q(p_2_in17_in),
        .R(out));
  FDRE \scr_reg_reg[28] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[28]_i_1_n_0 ),
        .Q(p_2_in13_in),
        .R(out));
  FDRE \scr_reg_reg[29] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[29]_i_1_n_0 ),
        .Q(p_2_in9_in),
        .R(out));
  FDRE \scr_reg_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[2]_i_1_n_0 ),
        .Q(p_0_in40_in),
        .R(out));
  FDRE \scr_reg_reg[30] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[30]_i_1_n_0 ),
        .Q(p_2_in5_in),
        .R(out));
  FDRE \scr_reg_reg[31] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[31]_i_1_n_0 ),
        .Q(p_2_in1_in),
        .R(out));
  FDRE \scr_reg_reg[32] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[32]_i_1_n_0 ),
        .Q(p_2_in),
        .R(out));
  FDRE \scr_reg_reg[33] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[33]_i_1_n_0 ),
        .Q(p_0_in200_in),
        .R(out));
  FDRE \scr_reg_reg[34] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[34]_i_1_n_0 ),
        .Q(p_0_in190_in),
        .R(out));
  FDRE \scr_reg_reg[35] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[35]_i_1_n_0 ),
        .Q(p_0_in180_in),
        .R(out));
  FDRE \scr_reg_reg[36] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[36]_i_1_n_0 ),
        .Q(p_0_in170_in),
        .R(out));
  FDRE \scr_reg_reg[37] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[37]_i_1_n_0 ),
        .Q(p_0_in160_in),
        .R(out));
  FDRE \scr_reg_reg[38] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[38]_i_1_n_0 ),
        .Q(p_0_in151_in),
        .R(out));
  FDRE \scr_reg_reg[39] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[39]_i_1_n_0 ),
        .Q(p_2_in145_in),
        .R(out));
  FDRE \scr_reg_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[3]_i_1_n_0 ),
        .Q(p_0_in36_in),
        .R(out));
  FDRE \scr_reg_reg[40] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[40]_i_1_n_0 ),
        .Q(p_2_in139_in),
        .R(out));
  FDRE \scr_reg_reg[41] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[41]_i_1_n_0 ),
        .Q(p_2_in133_in),
        .R(out));
  FDRE \scr_reg_reg[42] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[42]_i_1_n_0 ),
        .Q(p_2_in127_in),
        .R(out));
  FDRE \scr_reg_reg[43] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[43]_i_1_n_0 ),
        .Q(p_2_in121_in),
        .R(out));
  FDRE \scr_reg_reg[44] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[44]_i_1_n_0 ),
        .Q(p_2_in115_in),
        .R(out));
  FDRE \scr_reg_reg[45] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[45]_i_1_n_0 ),
        .Q(p_2_in109_in),
        .R(out));
  FDRE \scr_reg_reg[46] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[46]_i_1_n_0 ),
        .Q(p_2_in103_in),
        .R(out));
  FDRE \scr_reg_reg[47] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[47]_i_1_n_0 ),
        .Q(p_2_in97_in),
        .R(out));
  FDRE \scr_reg_reg[48] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[48]_i_1_n_0 ),
        .Q(p_2_in91_in),
        .R(out));
  FDRE \scr_reg_reg[49] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[49]_i_1_n_0 ),
        .Q(p_2_in85_in),
        .R(out));
  FDRE \scr_reg_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[4]_i_1_n_0 ),
        .Q(p_0_in32_in),
        .R(out));
  FDRE \scr_reg_reg[50] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[50]_i_1_n_0 ),
        .Q(p_2_in79_in),
        .R(out));
  FDRE \scr_reg_reg[51] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[51]_i_1_n_0 ),
        .Q(p_2_in74_in),
        .R(out));
  FDRE \scr_reg_reg[52] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[52]_i_1_n_0 ),
        .Q(p_2_in201_in),
        .R(out));
  FDRE \scr_reg_reg[53] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[53]_i_1_n_0 ),
        .Q(p_2_in191_in),
        .R(out));
  FDRE \scr_reg_reg[54] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[54]_i_1_n_0 ),
        .Q(p_2_in181_in),
        .R(out));
  FDRE \scr_reg_reg[55] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[55]_i_1_n_0 ),
        .Q(p_2_in171_in),
        .R(out));
  FDRE \scr_reg_reg[56] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[56]_i_1_n_0 ),
        .Q(p_2_in161_in),
        .R(out));
  FDRE \scr_reg_reg[57] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[57]_i_1_n_0 ),
        .Q(p_2_in152_in),
        .R(out));
  FDRE \scr_reg_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[5]_i_1_n_0 ),
        .Q(p_0_in28_in),
        .R(out));
  FDRE \scr_reg_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[6]_i_1_n_0 ),
        .Q(p_0_in24_in),
        .R(out));
  FDRE \scr_reg_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[7]_i_1_n_0 ),
        .Q(p_0_in20_in),
        .R(out));
  FDRE \scr_reg_reg[8] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[8]_i_1_n_0 ),
        .Q(p_0_in16_in),
        .R(out));
  FDRE \scr_reg_reg[9] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[9]_i_1_n_0 ),
        .Q(p_0_in12_in),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \tx_test_patt_seed_sel[0]_i_1 
       (.I0(tx_test_patt_seed_sel[0]),
        .I1(\tx_test_patt_seed_sel[1]_i_3_n_0 ),
        .I2(block_count_reg__0[6]),
        .O(\tx_test_patt_seed_sel[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tx_test_patt_seed_sel[1]_i_1 
       (.I0(out),
        .I1(configuration_vector[118]),
        .O(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \tx_test_patt_seed_sel[1]_i_2 
       (.I0(tx_test_patt_seed_sel[1]),
        .I1(block_count_reg__0[6]),
        .I2(\tx_test_patt_seed_sel[1]_i_3_n_0 ),
        .I3(tx_test_patt_seed_sel[0]),
        .O(\tx_test_patt_seed_sel[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \tx_test_patt_seed_sel[1]_i_3 
       (.I0(block_count_reg__0[4]),
        .I1(block_count_reg__0[2]),
        .I2(block_count_reg__0[0]),
        .I3(block_count_reg__0[1]),
        .I4(block_count_reg__0[3]),
        .I5(block_count_reg__0[5]),
        .O(\tx_test_patt_seed_sel[1]_i_3_n_0 ));
  FDRE \tx_test_patt_seed_sel_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\tx_test_patt_seed_sel[0]_i_1_n_0 ),
        .Q(tx_test_patt_seed_sel[0]),
        .R(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
  FDRE \tx_test_patt_seed_sel_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\tx_test_patt_seed_sel[1]_i_2_n_0 ),
        .Q(tx_test_patt_seed_sel[1]),
        .R(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pcs_top
   (b_lock,
    b_lock_mod,
    gt_slip_int,
    ber_count_inc,
    hiber,
    err_block_count_inc,
    cable_pull,
    \scr_reg_reg[11] ,
    \scr_reg_reg[50] ,
    \scr_reg_reg[12] ,
    \scr_reg_reg[51] ,
    \scr_reg_reg[15] ,
    \scr_reg_reg[54] ,
    \scr_reg_reg[17] ,
    \scr_reg_reg[56] ,
    \scr_reg_reg[18] ,
    \scr_reg_reg[57] ,
    b_lock_mod_reg,
    mcp1_test_sh_reg,
    mcp1_ber_test_sh_reg,
    pcs_rx_link_up_core_reg_reg,
    \scr_reg_reg[19] ,
    \gt_txd_reg[5] ,
    \scr_reg_reg[0] ,
    \scr_reg_reg[39] ,
    \scr_reg_reg[40] ,
    \scr_reg_reg[1] ,
    \gt_txd_reg[4] ,
    \scr_reg_reg[2] ,
    \gt_txd_reg[3] ,
    \scr_reg_reg[41] ,
    \scr_reg_reg[4] ,
    \gt_txd_reg[1] ,
    \scr_reg_reg[43] ,
    \scr_reg_reg[44] ,
    \scr_reg_reg[5] ,
    \gt_txd_reg[0] ,
    \scr_reg_reg[6] ,
    \scr_reg_reg[45] ,
    \scr_reg_reg[46] ,
    \scr_reg_reg[7] ,
    \scr_reg_reg[8] ,
    \scr_reg_reg[47] ,
    \scr_reg_reg[20] ,
    \scr_reg_reg[21] ,
    \scr_reg_reg[25] ,
    \scr_reg_reg[26] ,
    \scr_reg_reg[27] ,
    \scr_reg_reg[28] ,
    \scr_reg_reg[29] ,
    \scr_reg_reg[30] ,
    \scr_reg_reg[31] ,
    \scr_reg_reg[32] ,
    \scr_reg_reg[24] ,
    \scr_reg_reg[22] ,
    \gt_txd_reg[2] ,
    \scr_reg_reg[3] ,
    \scr_reg_reg[42] ,
    \scr_reg_reg[38] ,
    \scr_reg_reg[37] ,
    \scr_reg_reg[36] ,
    \scr_reg_reg[35] ,
    \scr_reg_reg[34] ,
    \scr_reg_reg[33] ,
    \scr_reg_reg[23] ,
    \scr_reg_reg[55] ,
    \scr_reg_reg[16] ,
    \scr_reg_reg[53] ,
    \scr_reg_reg[14] ,
    \scr_reg_reg[52] ,
    \scr_reg_reg[13] ,
    \scr_reg_reg[49] ,
    \scr_reg_reg[10] ,
    \scr_reg_reg[48] ,
    \scr_reg_reg[9] ,
    \b_lock_count_reg[19] ,
    mcp1_b_lock_reg,
    \gt_txc_reg[1] ,
    \mcp1_ctrl_pipe_reg[7] ,
    \mcp1_data_pipe_reg[63] ,
    rxusrclk2,
    configuration_vector,
    coreclk,
    signal_detect,
    \mcp1_rx_66_raw_reg[0] ,
    \FSM_sequential_mcp1_state_reg[1] ,
    mcp1_b_lock_reg_0,
    D,
    out,
    Q,
    \outreg_reg[2] ,
    \outreg_reg[2]_0 ,
    reset,
    reg_3_0_15,
    rxreset_rxusrclk2,
    pcs_rxreset_int);
  output b_lock;
  output b_lock_mod;
  output gt_slip_int;
  output ber_count_inc;
  output hiber;
  output err_block_count_inc;
  output cable_pull;
  output \scr_reg_reg[11] ;
  output \scr_reg_reg[50] ;
  output \scr_reg_reg[12] ;
  output \scr_reg_reg[51] ;
  output \scr_reg_reg[15] ;
  output \scr_reg_reg[54] ;
  output \scr_reg_reg[17] ;
  output \scr_reg_reg[56] ;
  output \scr_reg_reg[18] ;
  output \scr_reg_reg[57] ;
  output b_lock_mod_reg;
  output [1:0]mcp1_test_sh_reg;
  output [2:0]mcp1_ber_test_sh_reg;
  output pcs_rx_link_up_core_reg_reg;
  output \scr_reg_reg[19] ;
  output \gt_txd_reg[5] ;
  output \scr_reg_reg[0] ;
  output \scr_reg_reg[39] ;
  output \scr_reg_reg[40] ;
  output \scr_reg_reg[1] ;
  output \gt_txd_reg[4] ;
  output \scr_reg_reg[2] ;
  output \gt_txd_reg[3] ;
  output \scr_reg_reg[41] ;
  output \scr_reg_reg[4] ;
  output \gt_txd_reg[1] ;
  output \scr_reg_reg[43] ;
  output \scr_reg_reg[44] ;
  output \scr_reg_reg[5] ;
  output \gt_txd_reg[0] ;
  output \scr_reg_reg[6] ;
  output \scr_reg_reg[45] ;
  output \scr_reg_reg[46] ;
  output \scr_reg_reg[7] ;
  output \scr_reg_reg[8] ;
  output \scr_reg_reg[47] ;
  output \scr_reg_reg[20] ;
  output \scr_reg_reg[21] ;
  output \scr_reg_reg[25] ;
  output \scr_reg_reg[26] ;
  output \scr_reg_reg[27] ;
  output \scr_reg_reg[28] ;
  output \scr_reg_reg[29] ;
  output \scr_reg_reg[30] ;
  output \scr_reg_reg[31] ;
  output \scr_reg_reg[32] ;
  output \scr_reg_reg[24] ;
  output \scr_reg_reg[22] ;
  output \gt_txd_reg[2] ;
  output \scr_reg_reg[3] ;
  output \scr_reg_reg[42] ;
  output \scr_reg_reg[38] ;
  output \scr_reg_reg[37] ;
  output \scr_reg_reg[36] ;
  output \scr_reg_reg[35] ;
  output \scr_reg_reg[34] ;
  output \scr_reg_reg[33] ;
  output \scr_reg_reg[23] ;
  output \scr_reg_reg[55] ;
  output \scr_reg_reg[16] ;
  output \scr_reg_reg[53] ;
  output \scr_reg_reg[14] ;
  output \scr_reg_reg[52] ;
  output \scr_reg_reg[13] ;
  output \scr_reg_reg[49] ;
  output \scr_reg_reg[10] ;
  output \scr_reg_reg[48] ;
  output \scr_reg_reg[9] ;
  output [0:0]\b_lock_count_reg[19] ;
  output mcp1_b_lock_reg;
  output [1:0]\gt_txc_reg[1] ;
  output [7:0]\mcp1_ctrl_pipe_reg[7] ;
  output [63:0]\mcp1_data_pipe_reg[63] ;
  input rxusrclk2;
  input [134:0]configuration_vector;
  input coreclk;
  input signal_detect;
  input \mcp1_rx_66_raw_reg[0] ;
  input \FSM_sequential_mcp1_state_reg[1] ;
  input mcp1_b_lock_reg_0;
  input [7:0]D;
  input [63:0]out;
  input [65:0]Q;
  input \outreg_reg[2] ;
  input [2:0]\outreg_reg[2]_0 ;
  input reset;
  input reg_3_0_15;
  input rxreset_rxusrclk2;
  input pcs_rxreset_int;

  wire [7:0]D;
  wire \FSM_sequential_mcp1_state_reg[1] ;
  wire [65:0]Q;
  wire b_lock;
  wire [0:0]\b_lock_count_reg[19] ;
  wire b_lock_mod;
  wire b_lock_mod_reg;
  wire ber_count_inc;
  wire cable_pull;
  wire [134:0]configuration_vector;
  wire coreclk;
  wire err_block_count_inc;
  wire gt_slip_int;
  wire [1:0]\gt_txc_reg[1] ;
  wire \gt_txd_reg[0] ;
  wire \gt_txd_reg[1] ;
  wire \gt_txd_reg[2] ;
  wire \gt_txd_reg[3] ;
  wire \gt_txd_reg[4] ;
  wire \gt_txd_reg[5] ;
  wire hiber;
  wire mcp1_b_lock_reg;
  wire mcp1_b_lock_reg_0;
  wire [2:0]mcp1_ber_test_sh_reg;
  wire [7:0]\mcp1_ctrl_pipe_reg[7] ;
  wire [63:0]\mcp1_data_pipe_reg[63] ;
  wire \mcp1_rx_66_raw_reg[0] ;
  wire [1:0]mcp1_test_sh_reg;
  wire [15:0]mcp1_timer_125us_cycles_sync;
  wire [63:0]out;
  wire \outreg_reg[2] ;
  wire [2:0]\outreg_reg[2]_0 ;
  wire pcs_rx_link_up_core_reg_reg;
  wire pcs_rxreset_int;
  wire reg_3_0_15;
  wire reset;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire reset_local;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire rxreset_local;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire \scr_reg_reg[0] ;
  wire \scr_reg_reg[10] ;
  wire \scr_reg_reg[11] ;
  wire \scr_reg_reg[12] ;
  wire \scr_reg_reg[13] ;
  wire \scr_reg_reg[14] ;
  wire \scr_reg_reg[15] ;
  wire \scr_reg_reg[16] ;
  wire \scr_reg_reg[17] ;
  wire \scr_reg_reg[18] ;
  wire \scr_reg_reg[19] ;
  wire \scr_reg_reg[1] ;
  wire \scr_reg_reg[20] ;
  wire \scr_reg_reg[21] ;
  wire \scr_reg_reg[22] ;
  wire \scr_reg_reg[23] ;
  wire \scr_reg_reg[24] ;
  wire \scr_reg_reg[25] ;
  wire \scr_reg_reg[26] ;
  wire \scr_reg_reg[27] ;
  wire \scr_reg_reg[28] ;
  wire \scr_reg_reg[29] ;
  wire \scr_reg_reg[2] ;
  wire \scr_reg_reg[30] ;
  wire \scr_reg_reg[31] ;
  wire \scr_reg_reg[32] ;
  wire \scr_reg_reg[33] ;
  wire \scr_reg_reg[34] ;
  wire \scr_reg_reg[35] ;
  wire \scr_reg_reg[36] ;
  wire \scr_reg_reg[37] ;
  wire \scr_reg_reg[38] ;
  wire \scr_reg_reg[39] ;
  wire \scr_reg_reg[3] ;
  wire \scr_reg_reg[40] ;
  wire \scr_reg_reg[41] ;
  wire \scr_reg_reg[42] ;
  wire \scr_reg_reg[43] ;
  wire \scr_reg_reg[44] ;
  wire \scr_reg_reg[45] ;
  wire \scr_reg_reg[46] ;
  wire \scr_reg_reg[47] ;
  wire \scr_reg_reg[48] ;
  wire \scr_reg_reg[49] ;
  wire \scr_reg_reg[4] ;
  wire \scr_reg_reg[50] ;
  wire \scr_reg_reg[51] ;
  wire \scr_reg_reg[52] ;
  wire \scr_reg_reg[53] ;
  wire \scr_reg_reg[54] ;
  wire \scr_reg_reg[55] ;
  wire \scr_reg_reg[56] ;
  wire \scr_reg_reg[57] ;
  wire \scr_reg_reg[5] ;
  wire \scr_reg_reg[6] ;
  wire \scr_reg_reg[7] ;
  wire \scr_reg_reg[8] ;
  wire \scr_reg_reg[9] ;
  wire signal_detect;

  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_coherent_resyncs_en coreclk_rxusrclk2_timer_125us_resync
       (.configuration_vector(configuration_vector[134:119]),
        .out(mcp1_timer_125us_cycles_sync),
        .rxusrclk2(rxusrclk2));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE reset_local_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(reg_3_0_15),
        .Q(reset_local),
        .S(reset));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_rx_pcs rx_pcs_i
       (.DI(b_lock_mod),
        .\FSM_sequential_mcp1_state_reg[1] (\FSM_sequential_mcp1_state_reg[1] ),
        .Q(Q),
        .\b_lock_count_reg[19] (\b_lock_count_reg[19] ),
        .b_lock_mod_r_reg(b_lock),
        .b_lock_mod_reg(b_lock_mod_reg),
        .ber_count_inc(ber_count_inc),
        .cable_pull(cable_pull),
        .err_block_count_inc(err_block_count_inc),
        .gt_slip_int(gt_slip_int),
        .hiber(hiber),
        .mcp1_b_lock_reg(mcp1_b_lock_reg),
        .mcp1_b_lock_reg_0(mcp1_b_lock_reg_0),
        .mcp1_ber_test_sh_reg(mcp1_ber_test_sh_reg),
        .\mcp1_ctrl_pipe_reg[7] (\mcp1_ctrl_pipe_reg[7] ),
        .\mcp1_data_pipe_reg[63] (\mcp1_data_pipe_reg[63] ),
        .\mcp1_rx_66_raw_reg[0] (\mcp1_rx_66_raw_reg[0] ),
        .mcp1_test_sh_reg(mcp1_test_sh_reg),
        .out(rxreset_local),
        .\outreg_reg[15] (mcp1_timer_125us_cycles_sync),
        .\outreg_reg[2] (\outreg_reg[2] ),
        .\outreg_reg[2]_0 (\outreg_reg[2]_0 ),
        .pcs_rx_link_up_core_reg_reg(pcs_rx_link_up_core_reg_reg),
        .rxusrclk2(rxusrclk2),
        .signal_detect(signal_detect));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE rxreset_local_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(pcs_rxreset_int),
        .Q(rxreset_local),
        .S(rxreset_rxusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_tx_pcs tx_pcs_i
       (.D(D),
        .configuration_vector(configuration_vector[118:0]),
        .coreclk(coreclk),
        .\gt_txc_reg[1] (\gt_txc_reg[1] ),
        .\gt_txd_reg[0] (\gt_txd_reg[0] ),
        .\gt_txd_reg[1] (\gt_txd_reg[1] ),
        .\gt_txd_reg[2] (\gt_txd_reg[2] ),
        .\gt_txd_reg[3] (\gt_txd_reg[3] ),
        .\gt_txd_reg[4] (\gt_txd_reg[4] ),
        .\gt_txd_reg[5] (\gt_txd_reg[5] ),
        .out(reset_local),
        .\scr_reg_reg[0] (\scr_reg_reg[0] ),
        .\scr_reg_reg[10] (\scr_reg_reg[10] ),
        .\scr_reg_reg[11] (\scr_reg_reg[11] ),
        .\scr_reg_reg[12] (\scr_reg_reg[12] ),
        .\scr_reg_reg[13] (\scr_reg_reg[13] ),
        .\scr_reg_reg[14] (\scr_reg_reg[14] ),
        .\scr_reg_reg[15] (\scr_reg_reg[15] ),
        .\scr_reg_reg[16] (\scr_reg_reg[16] ),
        .\scr_reg_reg[17] (\scr_reg_reg[17] ),
        .\scr_reg_reg[18] (\scr_reg_reg[18] ),
        .\scr_reg_reg[19] (\scr_reg_reg[19] ),
        .\scr_reg_reg[1] (\scr_reg_reg[1] ),
        .\scr_reg_reg[20] (\scr_reg_reg[20] ),
        .\scr_reg_reg[21] (\scr_reg_reg[21] ),
        .\scr_reg_reg[22] (\scr_reg_reg[22] ),
        .\scr_reg_reg[23] (\scr_reg_reg[23] ),
        .\scr_reg_reg[24] (\scr_reg_reg[24] ),
        .\scr_reg_reg[25] (\scr_reg_reg[25] ),
        .\scr_reg_reg[26] (\scr_reg_reg[26] ),
        .\scr_reg_reg[27] (\scr_reg_reg[27] ),
        .\scr_reg_reg[28] (\scr_reg_reg[28] ),
        .\scr_reg_reg[29] (\scr_reg_reg[29] ),
        .\scr_reg_reg[2] (\scr_reg_reg[2] ),
        .\scr_reg_reg[30] (\scr_reg_reg[30] ),
        .\scr_reg_reg[31] (\scr_reg_reg[31] ),
        .\scr_reg_reg[32] (\scr_reg_reg[32] ),
        .\scr_reg_reg[33] (\scr_reg_reg[33] ),
        .\scr_reg_reg[34] (\scr_reg_reg[34] ),
        .\scr_reg_reg[35] (\scr_reg_reg[35] ),
        .\scr_reg_reg[36] (\scr_reg_reg[36] ),
        .\scr_reg_reg[37] (\scr_reg_reg[37] ),
        .\scr_reg_reg[38] (\scr_reg_reg[38] ),
        .\scr_reg_reg[39] (\scr_reg_reg[39] ),
        .\scr_reg_reg[3] (\scr_reg_reg[3] ),
        .\scr_reg_reg[40] (\scr_reg_reg[40] ),
        .\scr_reg_reg[41] (\scr_reg_reg[41] ),
        .\scr_reg_reg[42] (\scr_reg_reg[42] ),
        .\scr_reg_reg[43] (\scr_reg_reg[43] ),
        .\scr_reg_reg[44] (\scr_reg_reg[44] ),
        .\scr_reg_reg[45] (\scr_reg_reg[45] ),
        .\scr_reg_reg[46] (\scr_reg_reg[46] ),
        .\scr_reg_reg[47] (\scr_reg_reg[47] ),
        .\scr_reg_reg[48] (\scr_reg_reg[48] ),
        .\scr_reg_reg[49] (\scr_reg_reg[49] ),
        .\scr_reg_reg[4] (\scr_reg_reg[4] ),
        .\scr_reg_reg[50] (\scr_reg_reg[50] ),
        .\scr_reg_reg[51] (\scr_reg_reg[51] ),
        .\scr_reg_reg[52] (\scr_reg_reg[52] ),
        .\scr_reg_reg[53] (\scr_reg_reg[53] ),
        .\scr_reg_reg[54] (\scr_reg_reg[54] ),
        .\scr_reg_reg[55] (\scr_reg_reg[55] ),
        .\scr_reg_reg[56] (\scr_reg_reg[56] ),
        .\scr_reg_reg[57] (\scr_reg_reg[57] ),
        .\scr_reg_reg[5] (\scr_reg_reg[5] ),
        .\scr_reg_reg[6] (\scr_reg_reg[6] ),
        .\scr_reg_reg[7] (\scr_reg_reg[7] ),
        .\scr_reg_reg[8] (\scr_reg_reg[8] ),
        .\scr_reg_reg[9] (\scr_reg_reg[9] ),
        .\xgmii_txd_reg_reg[63] (out));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer
   (counter_sync_1,
    counter_sync_extra_reg,
    mcp1_counter_1_reg,
    rxusrclk2,
    coreclk,
    counter_sync_extra,
    counter_sync_3,
    counter_sync_2);
  output counter_sync_1;
  output counter_sync_extra_reg;
  input mcp1_counter_1_reg;
  input rxusrclk2;
  input coreclk;
  input counter_sync_extra;
  input counter_sync_3;
  input counter_sync_2;

  wire coreclk;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire counter_sync_extra_reg;
  wire dcapture;
  wire mcp1_counter_1_reg;
  wire newedge;
  wire newedge_i_1__5_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

  LUT4 #(
    .INIT(16'hFEE8)) 
    counter_sync_extra_i_1__1
       (.I0(counter_sync_extra),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_2),
        .O(counter_sync_extra_reg));
  FDRE #(
    .INIT(1'b0)) 
    dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_1_reg),
        .Q(dcapture),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    newedge_i_1__5
       (.I0(newedge),
        .I1(mcp1_counter_1_reg),
        .I2(dcapture),
        .I3(newedge),
        .O(newedge_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(newedge_i_1__5_n_0),
        .Q(newedge),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    q_i_1__5
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_56
   (counter_sync_2,
    counter_out0,
    mcp1_counter_2_reg,
    rxusrclk2,
    coreclk,
    counter_sync_1,
    counter_sync_3,
    counter_sync_extra);
  output counter_sync_2;
  output counter_out0;
  input mcp1_counter_2_reg;
  input rxusrclk2;
  input coreclk;
  input counter_sync_1;
  input counter_sync_3;
  input counter_sync_extra;

  wire coreclk;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire dcapture;
  wire mcp1_counter_2_reg;
  wire newedge;
  wire newedge_i_1__6_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

  LUT4 #(
    .INIT(16'hFFFE)) 
    counter_out_i_1__1
       (.I0(counter_sync_2),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_extra),
        .O(counter_out0));
  FDRE #(
    .INIT(1'b0)) 
    dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_2_reg),
        .Q(dcapture),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    newedge_i_1__6
       (.I0(newedge),
        .I1(mcp1_counter_2_reg),
        .I2(dcapture),
        .I3(newedge),
        .O(newedge_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(newedge_i_1__6_n_0),
        .Q(newedge),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    q_i_1__6
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_57
   (counter_sync_3,
    mcp1_counter_3_reg,
    rxusrclk2,
    coreclk);
  output counter_sync_3;
  input mcp1_counter_3_reg;
  input rxusrclk2;
  input coreclk;

  wire coreclk;
  wire counter_sync_3;
  wire dcapture;
  wire mcp1_counter_3_reg;
  wire newedge;
  wire newedge_i_1__7_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

  FDRE #(
    .INIT(1'b0)) 
    dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_3_reg),
        .Q(dcapture),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    newedge_i_1__7
       (.I0(newedge),
        .I1(mcp1_counter_3_reg),
        .I2(dcapture),
        .I3(newedge),
        .O(newedge_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(newedge_i_1__7_n_0),
        .Q(newedge),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    q_i_1__7
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_62
   (counter_sync_1,
    counter_sync_extra_reg,
    mcp1_counter_1_reg,
    rxusrclk2,
    coreclk,
    counter_sync_extra,
    counter_sync_3,
    counter_sync_2);
  output counter_sync_1;
  output counter_sync_extra_reg;
  input mcp1_counter_1_reg;
  input rxusrclk2;
  input coreclk;
  input counter_sync_extra;
  input counter_sync_3;
  input counter_sync_2;

  wire coreclk;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire counter_sync_extra_reg;
  wire dcapture;
  wire mcp1_counter_1_reg;
  wire newedge;
  wire newedge_i_1_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

  LUT4 #(
    .INIT(16'hFEE8)) 
    counter_sync_extra_i_1
       (.I0(counter_sync_extra),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_2),
        .O(counter_sync_extra_reg));
  FDRE #(
    .INIT(1'b0)) 
    dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_1_reg),
        .Q(dcapture),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    newedge_i_1
       (.I0(newedge),
        .I1(mcp1_counter_1_reg),
        .I2(dcapture),
        .I3(newedge),
        .O(newedge_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(newedge_i_1_n_0),
        .Q(newedge),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    q_i_1
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_63
   (counter_sync_2,
    counter_out0,
    mcp1_counter_2_reg,
    rxusrclk2,
    coreclk,
    counter_sync_1,
    counter_sync_3,
    counter_sync_extra);
  output counter_sync_2;
  output counter_out0;
  input mcp1_counter_2_reg;
  input rxusrclk2;
  input coreclk;
  input counter_sync_1;
  input counter_sync_3;
  input counter_sync_extra;

  wire coreclk;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire dcapture;
  wire mcp1_counter_2_reg;
  wire newedge;
  wire newedge_i_1__0_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

  LUT4 #(
    .INIT(16'hFFFE)) 
    counter_out_i_1
       (.I0(counter_sync_2),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_extra),
        .O(counter_out0));
  FDRE #(
    .INIT(1'b0)) 
    dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_2_reg),
        .Q(dcapture),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    newedge_i_1__0
       (.I0(newedge),
        .I1(mcp1_counter_2_reg),
        .I2(dcapture),
        .I3(newedge),
        .O(newedge_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(newedge_i_1__0_n_0),
        .Q(newedge),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    q_i_1__0
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_64
   (counter_sync_3,
    mcp1_counter_3_reg,
    rxusrclk2,
    coreclk);
  output counter_sync_3;
  input mcp1_counter_3_reg;
  input rxusrclk2;
  input coreclk;

  wire coreclk;
  wire counter_sync_3;
  wire dcapture;
  wire mcp1_counter_3_reg;
  wire newedge;
  wire newedge_i_1__1_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

  FDRE #(
    .INIT(1'b0)) 
    dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_3_reg),
        .Q(dcapture),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    newedge_i_1__1
       (.I0(newedge),
        .I1(mcp1_counter_3_reg),
        .I2(dcapture),
        .I3(newedge),
        .O(newedge_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(newedge_i_1__1_n_0),
        .Q(newedge),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    q_i_1__1
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_65
   (counter_sync_1,
    counter_sync_extra_reg,
    mcp1_counter_1_reg,
    rxusrclk2,
    coreclk,
    counter_sync_extra,
    counter_sync_3,
    counter_sync_2);
  output counter_sync_1;
  output counter_sync_extra_reg;
  input mcp1_counter_1_reg;
  input rxusrclk2;
  input coreclk;
  input counter_sync_extra;
  input counter_sync_3;
  input counter_sync_2;

  wire coreclk;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire counter_sync_extra_reg;
  wire dcapture;
  wire mcp1_counter_1_reg;
  wire newedge;
  wire newedge_i_1__2_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

  LUT4 #(
    .INIT(16'hFEE8)) 
    counter_sync_extra_i_1__0
       (.I0(counter_sync_extra),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_2),
        .O(counter_sync_extra_reg));
  FDRE #(
    .INIT(1'b0)) 
    dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_1_reg),
        .Q(dcapture),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    newedge_i_1__2
       (.I0(newedge),
        .I1(mcp1_counter_1_reg),
        .I2(dcapture),
        .I3(newedge),
        .O(newedge_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(newedge_i_1__2_n_0),
        .Q(newedge),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    q_i_1__2
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_66
   (counter_sync_2,
    counter_out0,
    mcp1_counter_2_reg,
    rxusrclk2,
    coreclk,
    counter_sync_1,
    counter_sync_3,
    counter_sync_extra);
  output counter_sync_2;
  output counter_out0;
  input mcp1_counter_2_reg;
  input rxusrclk2;
  input coreclk;
  input counter_sync_1;
  input counter_sync_3;
  input counter_sync_extra;

  wire coreclk;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire dcapture;
  wire mcp1_counter_2_reg;
  wire newedge;
  wire newedge_i_1__3_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

  LUT4 #(
    .INIT(16'hFFFE)) 
    counter_out_i_1__0
       (.I0(counter_sync_2),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_extra),
        .O(counter_out0));
  FDRE #(
    .INIT(1'b0)) 
    dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_2_reg),
        .Q(dcapture),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    newedge_i_1__3
       (.I0(newedge),
        .I1(mcp1_counter_2_reg),
        .I2(dcapture),
        .I3(newedge),
        .O(newedge_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(newedge_i_1__3_n_0),
        .Q(newedge),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    q_i_1__3
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_67
   (counter_sync_3,
    mcp1_counter_3_reg,
    rxusrclk2,
    coreclk);
  output counter_sync_3;
  input mcp1_counter_3_reg;
  input rxusrclk2;
  input coreclk;

  wire coreclk;
  wire counter_sync_3;
  wire dcapture;
  wire mcp1_counter_3_reg;
  wire newedge;
  wire newedge_i_1__4_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

  FDRE #(
    .INIT(1'b0)) 
    dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_3_reg),
        .Q(dcapture),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    newedge_i_1__4
       (.I0(newedge),
        .I1(mcp1_counter_3_reg),
        .I2(dcapture),
        .I3(newedge),
        .O(newedge_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(newedge_i_1__4_n_0),
        .Q(newedge),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    q_i_1__4
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_3),
        .R(1'b0));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_rx_ber_mon_fsm
   (ber_count_inc,
    hiber,
    mcp1_ber_test_sh_reg_0,
    out,
    rxusrclk2,
    \FSM_sequential_mcp1_state_reg[1]_0 ,
    \outreg_reg[15] ,
    SR,
    sh_valid,
    Q);
  output ber_count_inc;
  output hiber;
  output [2:0]mcp1_ber_test_sh_reg_0;
  input out;
  input rxusrclk2;
  input \FSM_sequential_mcp1_state_reg[1]_0 ;
  input [15:0]\outreg_reg[15] ;
  input [0:0]SR;
  input sh_valid;
  input [1:0]Q;

  wire \FSM_sequential_mcp1_state[0]_i_1_n_0 ;
  wire \FSM_sequential_mcp1_state[0]_i_3__0_n_0 ;
  wire \FSM_sequential_mcp1_state[1]_i_1_n_0 ;
  wire \FSM_sequential_mcp1_state[2]_i_2_n_0 ;
  wire \FSM_sequential_mcp1_state[2]_i_3_n_0 ;
  wire \FSM_sequential_mcp1_state[2]_i_5_n_0 ;
  wire \FSM_sequential_mcp1_state[2]_i_6_n_0 ;
  wire \FSM_sequential_mcp1_state[2]_i_7_n_0 ;
  wire \FSM_sequential_mcp1_state[2]_i_8_n_0 ;
  wire \FSM_sequential_mcp1_state_reg[1]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ber_count_inc;
  wire hiber;
  wire \mcp1_ber_cnt[0]_i_1_n_0 ;
  wire \mcp1_ber_cnt[1]_i_1_n_0 ;
  wire \mcp1_ber_cnt[2]_i_1_n_0 ;
  wire \mcp1_ber_cnt[3]_i_1_n_0 ;
  wire \mcp1_ber_cnt[4]_i_1_n_0 ;
  wire \mcp1_ber_cnt[4]_i_2_n_0 ;
  wire \mcp1_ber_cnt_reg_n_0_[0] ;
  wire \mcp1_ber_cnt_reg_n_0_[1] ;
  wire \mcp1_ber_cnt_reg_n_0_[2] ;
  wire \mcp1_ber_cnt_reg_n_0_[3] ;
  wire \mcp1_ber_cnt_reg_n_0_[4] ;
  wire mcp1_ber_count_inc_i_1_n_0;
  wire mcp1_ber_test_sh;
  (* RTL_KEEP = "yes" *) wire [2:0]mcp1_ber_test_sh_reg_0;
  wire mcp1_ber_test_sh_reg_n_0;
  wire [15:0]mcp1_timer_125us;
  wire \mcp1_timer_125us[0]_i_1_n_0 ;
  wire \mcp1_timer_125us[10]_i_1_n_0 ;
  wire \mcp1_timer_125us[10]_i_2_n_0 ;
  wire \mcp1_timer_125us[11]_i_1_n_0 ;
  wire \mcp1_timer_125us[11]_i_2_n_0 ;
  wire \mcp1_timer_125us[12]_i_1_n_0 ;
  wire \mcp1_timer_125us[12]_i_2_n_0 ;
  wire \mcp1_timer_125us[13]_i_1_n_0 ;
  wire \mcp1_timer_125us[13]_i_2_n_0 ;
  wire \mcp1_timer_125us[14]_i_1_n_0 ;
  wire \mcp1_timer_125us[14]_i_2_n_0 ;
  wire \mcp1_timer_125us[15]_i_1_n_0 ;
  wire \mcp1_timer_125us[15]_i_2_n_0 ;
  wire \mcp1_timer_125us[15]_i_3_n_0 ;
  wire \mcp1_timer_125us[15]_i_4_n_0 ;
  wire \mcp1_timer_125us[1]_i_1_n_0 ;
  wire \mcp1_timer_125us[1]_i_2_n_0 ;
  wire \mcp1_timer_125us[2]_i_1_n_0 ;
  wire \mcp1_timer_125us[2]_i_2_n_0 ;
  wire \mcp1_timer_125us[3]_i_1_n_0 ;
  wire \mcp1_timer_125us[3]_i_2_n_0 ;
  wire \mcp1_timer_125us[4]_i_1_n_0 ;
  wire \mcp1_timer_125us[4]_i_2_n_0 ;
  wire \mcp1_timer_125us[5]_i_1_n_0 ;
  wire \mcp1_timer_125us[5]_i_2_n_0 ;
  wire \mcp1_timer_125us[6]_i_1_n_0 ;
  wire \mcp1_timer_125us[6]_i_2_n_0 ;
  wire \mcp1_timer_125us[7]_i_1_n_0 ;
  wire \mcp1_timer_125us[7]_i_2_n_0 ;
  wire \mcp1_timer_125us[7]_i_3_n_0 ;
  wire \mcp1_timer_125us[8]_i_1_n_0 ;
  wire \mcp1_timer_125us[8]_i_2_n_0 ;
  wire \mcp1_timer_125us[9]_i_1_n_0 ;
  wire \mcp1_timer_125us[9]_i_2_n_0 ;
  wire out;
  wire [15:0]\outreg_reg[15] ;
  wire rxusrclk2;
  wire sh_valid;
  wire timer_done;

  LUT6 #(
    .INIT(64'h00FF00FF0B00FFFF)) 
    \FSM_sequential_mcp1_state[0]_i_1 
       (.I0(timer_done),
        .I1(sh_valid),
        .I2(\FSM_sequential_mcp1_state[0]_i_3__0_n_0 ),
        .I3(mcp1_ber_test_sh_reg_0[1]),
        .I4(mcp1_ber_test_sh_reg_0[0]),
        .I5(mcp1_ber_test_sh_reg_0[2]),
        .O(\FSM_sequential_mcp1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_sequential_mcp1_state[0]_i_3__0 
       (.I0(\mcp1_ber_cnt_reg_n_0_[3] ),
        .I1(\mcp1_ber_cnt_reg_n_0_[1] ),
        .I2(\mcp1_ber_cnt_reg_n_0_[0] ),
        .I3(\mcp1_ber_cnt_reg_n_0_[2] ),
        .O(\FSM_sequential_mcp1_state[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h1111400455554004)) 
    \FSM_sequential_mcp1_state[1]_i_1 
       (.I0(mcp1_ber_test_sh_reg_0[2]),
        .I1(mcp1_ber_test_sh_reg_0[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(mcp1_ber_test_sh_reg_0[0]),
        .I5(\FSM_sequential_mcp1_state[2]_i_6_n_0 ),
        .O(\FSM_sequential_mcp1_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCB8BBB8BB)) 
    \FSM_sequential_mcp1_state[2]_i_2 
       (.I0(timer_done),
        .I1(mcp1_ber_test_sh_reg_0[2]),
        .I2(\FSM_sequential_mcp1_state[2]_i_5_n_0 ),
        .I3(mcp1_ber_test_sh_reg_0[1]),
        .I4(mcp1_ber_test_sh_reg_n_0),
        .I5(mcp1_ber_test_sh_reg_0[0]),
        .O(\FSM_sequential_mcp1_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444044000000440)) 
    \FSM_sequential_mcp1_state[2]_i_3 
       (.I0(mcp1_ber_test_sh_reg_0[2]),
        .I1(mcp1_ber_test_sh_reg_0[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mcp1_ber_test_sh_reg_0[0]),
        .I5(\FSM_sequential_mcp1_state[2]_i_6_n_0 ),
        .O(\FSM_sequential_mcp1_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_mcp1_state[2]_i_4 
       (.I0(\FSM_sequential_mcp1_state[2]_i_7_n_0 ),
        .I1(\FSM_sequential_mcp1_state[2]_i_8_n_0 ),
        .I2(mcp1_timer_125us[8]),
        .I3(mcp1_timer_125us[9]),
        .I4(mcp1_timer_125us[13]),
        .I5(mcp1_timer_125us[10]),
        .O(timer_done));
  LUT6 #(
    .INIT(64'hFFFFFFE0FFE0FFFF)) 
    \FSM_sequential_mcp1_state[2]_i_5 
       (.I0(\FSM_sequential_mcp1_state[0]_i_3__0_n_0 ),
        .I1(mcp1_ber_test_sh_reg_n_0),
        .I2(mcp1_ber_test_sh_reg_0[0]),
        .I3(timer_done),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\FSM_sequential_mcp1_state[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \FSM_sequential_mcp1_state[2]_i_6 
       (.I0(timer_done),
        .I1(\mcp1_ber_cnt_reg_n_0_[2] ),
        .I2(\mcp1_ber_cnt_reg_n_0_[0] ),
        .I3(\mcp1_ber_cnt_reg_n_0_[1] ),
        .I4(\mcp1_ber_cnt_reg_n_0_[3] ),
        .O(\FSM_sequential_mcp1_state[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_sequential_mcp1_state[2]_i_7 
       (.I0(mcp1_timer_125us[7]),
        .I1(\mcp1_timer_125us[7]_i_3_n_0 ),
        .I2(mcp1_timer_125us[6]),
        .O(\FSM_sequential_mcp1_state[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_mcp1_state[2]_i_8 
       (.I0(mcp1_timer_125us[12]),
        .I1(mcp1_timer_125us[11]),
        .I2(mcp1_timer_125us[15]),
        .I3(mcp1_timer_125us[14]),
        .O(\FSM_sequential_mcp1_state[2]_i_8_n_0 ));
  (* FSM_ENCODED_STATES = "BER_MT_INIT:000,START_TIMER:001,BER_TEST_SH:010,BER_BAD_SH:011,HI_BER:100,GOOD_BER:101" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_mcp1_state_reg[0] 
       (.C(rxusrclk2),
        .CE(\FSM_sequential_mcp1_state[2]_i_2_n_0 ),
        .D(\FSM_sequential_mcp1_state[0]_i_1_n_0 ),
        .Q(mcp1_ber_test_sh_reg_0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "BER_MT_INIT:000,START_TIMER:001,BER_TEST_SH:010,BER_BAD_SH:011,HI_BER:100,GOOD_BER:101" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_mcp1_state_reg[1] 
       (.C(rxusrclk2),
        .CE(\FSM_sequential_mcp1_state[2]_i_2_n_0 ),
        .D(\FSM_sequential_mcp1_state[1]_i_1_n_0 ),
        .Q(mcp1_ber_test_sh_reg_0[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "BER_MT_INIT:000,START_TIMER:001,BER_TEST_SH:010,BER_BAD_SH:011,HI_BER:100,GOOD_BER:101" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_mcp1_state_reg[2] 
       (.C(rxusrclk2),
        .CE(\FSM_sequential_mcp1_state[2]_i_2_n_0 ),
        .D(\FSM_sequential_mcp1_state[2]_i_3_n_0 ),
        .Q(mcp1_ber_test_sh_reg_0[2]),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_ber_cnt[0]_i_1 
       (.I0(mcp1_ber_test_sh_reg_0[1]),
        .I1(\mcp1_ber_cnt_reg_n_0_[0] ),
        .O(\mcp1_ber_cnt[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \mcp1_ber_cnt[1]_i_1 
       (.I0(\mcp1_ber_cnt_reg_n_0_[0] ),
        .I1(\mcp1_ber_cnt_reg_n_0_[1] ),
        .I2(mcp1_ber_test_sh_reg_0[1]),
        .O(\mcp1_ber_cnt[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7800)) 
    \mcp1_ber_cnt[2]_i_1 
       (.I0(\mcp1_ber_cnt_reg_n_0_[1] ),
        .I1(\mcp1_ber_cnt_reg_n_0_[0] ),
        .I2(\mcp1_ber_cnt_reg_n_0_[2] ),
        .I3(mcp1_ber_test_sh_reg_0[1]),
        .O(\mcp1_ber_cnt[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7F800000)) 
    \mcp1_ber_cnt[3]_i_1 
       (.I0(\mcp1_ber_cnt_reg_n_0_[2] ),
        .I1(\mcp1_ber_cnt_reg_n_0_[0] ),
        .I2(\mcp1_ber_cnt_reg_n_0_[1] ),
        .I3(\mcp1_ber_cnt_reg_n_0_[3] ),
        .I4(mcp1_ber_test_sh_reg_0[1]),
        .O(\mcp1_ber_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000002A)) 
    \mcp1_ber_cnt[4]_i_1 
       (.I0(mcp1_ber_test_sh_reg_0[0]),
        .I1(\mcp1_ber_cnt_reg_n_0_[4] ),
        .I2(mcp1_ber_test_sh_reg_0[1]),
        .I3(mcp1_ber_test_sh_reg_0[2]),
        .I4(out),
        .O(\mcp1_ber_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \mcp1_ber_cnt[4]_i_2 
       (.I0(\mcp1_ber_cnt_reg_n_0_[3] ),
        .I1(\mcp1_ber_cnt_reg_n_0_[1] ),
        .I2(\mcp1_ber_cnt_reg_n_0_[0] ),
        .I3(\mcp1_ber_cnt_reg_n_0_[2] ),
        .I4(\mcp1_ber_cnt_reg_n_0_[4] ),
        .I5(mcp1_ber_test_sh_reg_0[1]),
        .O(\mcp1_ber_cnt[4]_i_2_n_0 ));
  FDRE \mcp1_ber_cnt_reg[0] 
       (.C(rxusrclk2),
        .CE(\mcp1_ber_cnt[4]_i_1_n_0 ),
        .D(\mcp1_ber_cnt[0]_i_1_n_0 ),
        .Q(\mcp1_ber_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \mcp1_ber_cnt_reg[1] 
       (.C(rxusrclk2),
        .CE(\mcp1_ber_cnt[4]_i_1_n_0 ),
        .D(\mcp1_ber_cnt[1]_i_1_n_0 ),
        .Q(\mcp1_ber_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \mcp1_ber_cnt_reg[2] 
       (.C(rxusrclk2),
        .CE(\mcp1_ber_cnt[4]_i_1_n_0 ),
        .D(\mcp1_ber_cnt[2]_i_1_n_0 ),
        .Q(\mcp1_ber_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \mcp1_ber_cnt_reg[3] 
       (.C(rxusrclk2),
        .CE(\mcp1_ber_cnt[4]_i_1_n_0 ),
        .D(\mcp1_ber_cnt[3]_i_1_n_0 ),
        .Q(\mcp1_ber_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \mcp1_ber_cnt_reg[4] 
       (.C(rxusrclk2),
        .CE(\mcp1_ber_cnt[4]_i_1_n_0 ),
        .D(\mcp1_ber_cnt[4]_i_2_n_0 ),
        .Q(\mcp1_ber_cnt_reg_n_0_[4] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    mcp1_ber_count_inc_i_1
       (.I0(mcp1_ber_test_sh_reg_0[2]),
        .I1(mcp1_ber_test_sh_reg_0[0]),
        .I2(mcp1_ber_test_sh_reg_0[1]),
        .O(mcp1_ber_count_inc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mcp1_ber_count_inc_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_ber_count_inc_i_1_n_0),
        .Q(ber_count_inc),
        .R(out));
  LUT3 #(
    .INIT(8'h5E)) 
    mcp1_ber_test_sh_i_1
       (.I0(mcp1_ber_test_sh_reg_0[1]),
        .I1(mcp1_ber_test_sh_reg_0[0]),
        .I2(mcp1_ber_test_sh_reg_0[2]),
        .O(mcp1_ber_test_sh));
  FDRE mcp1_ber_test_sh_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_ber_test_sh),
        .Q(mcp1_ber_test_sh_reg_n_0),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    mcp1_hiber_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\FSM_sequential_mcp1_state_reg[1]_0 ),
        .Q(hiber),
        .R(out));
  LUT6 #(
    .INIT(64'h888D8DCC888D8D8D)) 
    \mcp1_timer_125us[0]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [0]),
        .I2(mcp1_timer_125us[0]),
        .I3(mcp1_ber_test_sh_reg_0[1]),
        .I4(mcp1_ber_test_sh_reg_0[2]),
        .I5(mcp1_ber_test_sh_reg_0[0]),
        .O(\mcp1_timer_125us[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[10]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [10]),
        .I2(mcp1_ber_test_sh_reg_0[1]),
        .I3(mcp1_ber_test_sh_reg_0[2]),
        .I4(mcp1_ber_test_sh_reg_0[0]),
        .I5(\mcp1_timer_125us[10]_i_2_n_0 ),
        .O(\mcp1_timer_125us[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \mcp1_timer_125us[10]_i_2 
       (.I0(mcp1_timer_125us[10]),
        .I1(mcp1_timer_125us[9]),
        .I2(mcp1_timer_125us[8]),
        .I3(\FSM_sequential_mcp1_state[2]_i_7_n_0 ),
        .O(\mcp1_timer_125us[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[11]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [11]),
        .I2(mcp1_ber_test_sh_reg_0[1]),
        .I3(mcp1_ber_test_sh_reg_0[2]),
        .I4(mcp1_ber_test_sh_reg_0[0]),
        .I5(\mcp1_timer_125us[11]_i_2_n_0 ),
        .O(\mcp1_timer_125us[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \mcp1_timer_125us[11]_i_2 
       (.I0(mcp1_timer_125us[10]),
        .I1(mcp1_timer_125us[9]),
        .I2(mcp1_timer_125us[8]),
        .I3(\FSM_sequential_mcp1_state[2]_i_7_n_0 ),
        .I4(mcp1_timer_125us[11]),
        .O(\mcp1_timer_125us[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[12]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [12]),
        .I2(mcp1_ber_test_sh_reg_0[1]),
        .I3(mcp1_ber_test_sh_reg_0[2]),
        .I4(mcp1_ber_test_sh_reg_0[0]),
        .I5(\mcp1_timer_125us[12]_i_2_n_0 ),
        .O(\mcp1_timer_125us[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \mcp1_timer_125us[12]_i_2 
       (.I0(mcp1_timer_125us[11]),
        .I1(\FSM_sequential_mcp1_state[2]_i_7_n_0 ),
        .I2(mcp1_timer_125us[8]),
        .I3(mcp1_timer_125us[9]),
        .I4(mcp1_timer_125us[10]),
        .I5(mcp1_timer_125us[12]),
        .O(\mcp1_timer_125us[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[13]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [13]),
        .I2(mcp1_ber_test_sh_reg_0[1]),
        .I3(mcp1_ber_test_sh_reg_0[2]),
        .I4(mcp1_ber_test_sh_reg_0[0]),
        .I5(\mcp1_timer_125us[13]_i_2_n_0 ),
        .O(\mcp1_timer_125us[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mcp1_timer_125us[13]_i_2 
       (.I0(mcp1_timer_125us[13]),
        .I1(\mcp1_timer_125us[15]_i_4_n_0 ),
        .O(\mcp1_timer_125us[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[14]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [14]),
        .I2(mcp1_ber_test_sh_reg_0[1]),
        .I3(mcp1_ber_test_sh_reg_0[2]),
        .I4(mcp1_ber_test_sh_reg_0[0]),
        .I5(\mcp1_timer_125us[14]_i_2_n_0 ),
        .O(\mcp1_timer_125us[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \mcp1_timer_125us[14]_i_2 
       (.I0(mcp1_timer_125us[14]),
        .I1(\mcp1_timer_125us[15]_i_4_n_0 ),
        .I2(mcp1_timer_125us[13]),
        .O(\mcp1_timer_125us[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF555D)) 
    \mcp1_timer_125us[15]_i_1 
       (.I0(timer_done),
        .I1(mcp1_ber_test_sh_reg_0[0]),
        .I2(mcp1_ber_test_sh_reg_0[1]),
        .I3(mcp1_ber_test_sh_reg_0[2]),
        .I4(out),
        .O(\mcp1_timer_125us[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[15]_i_2 
       (.I0(out),
        .I1(\outreg_reg[15] [15]),
        .I2(mcp1_ber_test_sh_reg_0[1]),
        .I3(mcp1_ber_test_sh_reg_0[2]),
        .I4(mcp1_ber_test_sh_reg_0[0]),
        .I5(\mcp1_timer_125us[15]_i_3_n_0 ),
        .O(\mcp1_timer_125us[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \mcp1_timer_125us[15]_i_3 
       (.I0(mcp1_timer_125us[15]),
        .I1(mcp1_timer_125us[14]),
        .I2(mcp1_timer_125us[13]),
        .I3(\mcp1_timer_125us[15]_i_4_n_0 ),
        .O(\mcp1_timer_125us[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mcp1_timer_125us[15]_i_4 
       (.I0(\FSM_sequential_mcp1_state[2]_i_7_n_0 ),
        .I1(mcp1_timer_125us[8]),
        .I2(mcp1_timer_125us[9]),
        .I3(mcp1_timer_125us[10]),
        .I4(mcp1_timer_125us[12]),
        .I5(mcp1_timer_125us[11]),
        .O(\mcp1_timer_125us[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[1]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [1]),
        .I2(mcp1_ber_test_sh_reg_0[1]),
        .I3(mcp1_ber_test_sh_reg_0[2]),
        .I4(mcp1_ber_test_sh_reg_0[0]),
        .I5(\mcp1_timer_125us[1]_i_2_n_0 ),
        .O(\mcp1_timer_125us[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mcp1_timer_125us[1]_i_2 
       (.I0(mcp1_timer_125us[1]),
        .I1(mcp1_timer_125us[0]),
        .O(\mcp1_timer_125us[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[2]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [2]),
        .I2(mcp1_ber_test_sh_reg_0[1]),
        .I3(mcp1_ber_test_sh_reg_0[2]),
        .I4(mcp1_ber_test_sh_reg_0[0]),
        .I5(\mcp1_timer_125us[2]_i_2_n_0 ),
        .O(\mcp1_timer_125us[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \mcp1_timer_125us[2]_i_2 
       (.I0(mcp1_timer_125us[1]),
        .I1(mcp1_timer_125us[0]),
        .I2(mcp1_timer_125us[2]),
        .O(\mcp1_timer_125us[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[3]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [3]),
        .I2(mcp1_ber_test_sh_reg_0[1]),
        .I3(mcp1_ber_test_sh_reg_0[2]),
        .I4(mcp1_ber_test_sh_reg_0[0]),
        .I5(\mcp1_timer_125us[3]_i_2_n_0 ),
        .O(\mcp1_timer_125us[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \mcp1_timer_125us[3]_i_2 
       (.I0(mcp1_timer_125us[2]),
        .I1(mcp1_timer_125us[0]),
        .I2(mcp1_timer_125us[1]),
        .I3(mcp1_timer_125us[3]),
        .O(\mcp1_timer_125us[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[4]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [4]),
        .I2(mcp1_ber_test_sh_reg_0[1]),
        .I3(mcp1_ber_test_sh_reg_0[2]),
        .I4(mcp1_ber_test_sh_reg_0[0]),
        .I5(\mcp1_timer_125us[4]_i_2_n_0 ),
        .O(\mcp1_timer_125us[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \mcp1_timer_125us[4]_i_2 
       (.I0(mcp1_timer_125us[4]),
        .I1(mcp1_timer_125us[2]),
        .I2(mcp1_timer_125us[0]),
        .I3(mcp1_timer_125us[1]),
        .I4(mcp1_timer_125us[3]),
        .O(\mcp1_timer_125us[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[5]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [5]),
        .I2(mcp1_ber_test_sh_reg_0[1]),
        .I3(mcp1_ber_test_sh_reg_0[2]),
        .I4(mcp1_ber_test_sh_reg_0[0]),
        .I5(\mcp1_timer_125us[5]_i_2_n_0 ),
        .O(\mcp1_timer_125us[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \mcp1_timer_125us[5]_i_2 
       (.I0(mcp1_timer_125us[4]),
        .I1(mcp1_timer_125us[2]),
        .I2(mcp1_timer_125us[0]),
        .I3(mcp1_timer_125us[1]),
        .I4(mcp1_timer_125us[3]),
        .I5(mcp1_timer_125us[5]),
        .O(\mcp1_timer_125us[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[6]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [6]),
        .I2(mcp1_ber_test_sh_reg_0[1]),
        .I3(mcp1_ber_test_sh_reg_0[2]),
        .I4(mcp1_ber_test_sh_reg_0[0]),
        .I5(\mcp1_timer_125us[6]_i_2_n_0 ),
        .O(\mcp1_timer_125us[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mcp1_timer_125us[6]_i_2 
       (.I0(\mcp1_timer_125us[7]_i_3_n_0 ),
        .I1(mcp1_timer_125us[6]),
        .O(\mcp1_timer_125us[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[7]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [7]),
        .I2(mcp1_ber_test_sh_reg_0[1]),
        .I3(mcp1_ber_test_sh_reg_0[2]),
        .I4(mcp1_ber_test_sh_reg_0[0]),
        .I5(\mcp1_timer_125us[7]_i_2_n_0 ),
        .O(\mcp1_timer_125us[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \mcp1_timer_125us[7]_i_2 
       (.I0(mcp1_timer_125us[6]),
        .I1(\mcp1_timer_125us[7]_i_3_n_0 ),
        .I2(mcp1_timer_125us[7]),
        .O(\mcp1_timer_125us[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mcp1_timer_125us[7]_i_3 
       (.I0(mcp1_timer_125us[5]),
        .I1(mcp1_timer_125us[3]),
        .I2(mcp1_timer_125us[1]),
        .I3(mcp1_timer_125us[0]),
        .I4(mcp1_timer_125us[2]),
        .I5(mcp1_timer_125us[4]),
        .O(\mcp1_timer_125us[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[8]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [8]),
        .I2(mcp1_ber_test_sh_reg_0[1]),
        .I3(mcp1_ber_test_sh_reg_0[2]),
        .I4(mcp1_ber_test_sh_reg_0[0]),
        .I5(\mcp1_timer_125us[8]_i_2_n_0 ),
        .O(\mcp1_timer_125us[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mcp1_timer_125us[8]_i_2 
       (.I0(\FSM_sequential_mcp1_state[2]_i_7_n_0 ),
        .I1(mcp1_timer_125us[8]),
        .O(\mcp1_timer_125us[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[9]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [9]),
        .I2(mcp1_ber_test_sh_reg_0[1]),
        .I3(mcp1_ber_test_sh_reg_0[2]),
        .I4(mcp1_ber_test_sh_reg_0[0]),
        .I5(\mcp1_timer_125us[9]_i_2_n_0 ),
        .O(\mcp1_timer_125us[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \mcp1_timer_125us[9]_i_2 
       (.I0(mcp1_timer_125us[9]),
        .I1(\FSM_sequential_mcp1_state[2]_i_7_n_0 ),
        .I2(mcp1_timer_125us[8]),
        .O(\mcp1_timer_125us[9]_i_2_n_0 ));
  FDRE \mcp1_timer_125us_reg[0] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[0]_i_1_n_0 ),
        .Q(mcp1_timer_125us[0]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[10] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[10]_i_1_n_0 ),
        .Q(mcp1_timer_125us[10]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[11] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[11]_i_1_n_0 ),
        .Q(mcp1_timer_125us[11]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[12] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[12]_i_1_n_0 ),
        .Q(mcp1_timer_125us[12]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[13] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[13]_i_1_n_0 ),
        .Q(mcp1_timer_125us[13]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[14] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[14]_i_1_n_0 ),
        .Q(mcp1_timer_125us[14]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[15] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[15]_i_2_n_0 ),
        .Q(mcp1_timer_125us[15]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[1] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[1]_i_1_n_0 ),
        .Q(mcp1_timer_125us[1]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[2] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[2]_i_1_n_0 ),
        .Q(mcp1_timer_125us[2]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[3] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[3]_i_1_n_0 ),
        .Q(mcp1_timer_125us[3]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[4] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[4]_i_1_n_0 ),
        .Q(mcp1_timer_125us[4]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[5] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[5]_i_1_n_0 ),
        .Q(mcp1_timer_125us[5]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[6] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[6]_i_1_n_0 ),
        .Q(mcp1_timer_125us[6]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[7] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[7]_i_1_n_0 ),
        .Q(mcp1_timer_125us[7]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[8] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[8]_i_1_n_0 ),
        .Q(mcp1_timer_125us[8]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[9] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[9]_i_1_n_0 ),
        .Q(mcp1_timer_125us[9]),
        .R(1'b0));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_rx_block_lock_fsm
   (\FSM_sequential_mcp1_state_reg[2] ,
    gt_slip_int,
    mcp1_test_sh_reg_0,
    sh_valid,
    \FSM_sequential_mcp1_state_reg[2]_0 ,
    mcp1_b_lock_reg_0,
    S,
    SR,
    rxusrclk2,
    \mcp1_rx_66_raw_reg[0] ,
    Q,
    out,
    signal_ok_reg,
    \outreg_reg[2] ,
    hiber,
    rxreset_6_reg,
    \b_lock_count_reg[0] );
  output \FSM_sequential_mcp1_state_reg[2] ;
  output gt_slip_int;
  output [1:0]mcp1_test_sh_reg_0;
  output sh_valid;
  output \FSM_sequential_mcp1_state_reg[2]_0 ;
  output mcp1_b_lock_reg_0;
  output [0:0]S;
  input [0:0]SR;
  input rxusrclk2;
  input \mcp1_rx_66_raw_reg[0] ;
  input [1:0]Q;
  input out;
  input signal_ok_reg;
  input [0:0]\outreg_reg[2] ;
  input hiber;
  input rxreset_6_reg;
  input \b_lock_count_reg[0] ;

  wire \FSM_sequential_mcp1_state_reg[2] ;
  wire \FSM_sequential_mcp1_state_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \b_lock_count_reg[0] ;
  wire gt_slip_int;
  wire hiber;
  wire mcp1_b_lock_reg_0;
  wire \mcp1_rx_66_raw_reg[0] ;
  wire \mcp1_sh_cnt[0]_i_1_n_0 ;
  wire \mcp1_sh_cnt[1]_i_1_n_0 ;
  wire \mcp1_sh_cnt[2]_i_1_n_0 ;
  wire \mcp1_sh_cnt[3]_i_1_n_0 ;
  wire \mcp1_sh_cnt[4]_i_1_n_0 ;
  wire \mcp1_sh_cnt[5]_i_2_n_0 ;
  wire \mcp1_sh_cnt[5]_i_3_n_0 ;
  wire \mcp1_sh_cnt[5]_i_4_n_0 ;
  wire \mcp1_sh_cnt[5]_i_5_n_0 ;
  wire \mcp1_sh_cnt[5]_i_6_n_0 ;
  wire \mcp1_sh_cnt_reg_n_0_[0] ;
  wire \mcp1_sh_cnt_reg_n_0_[1] ;
  wire \mcp1_sh_cnt_reg_n_0_[2] ;
  wire \mcp1_sh_cnt_reg_n_0_[3] ;
  wire \mcp1_sh_cnt_reg_n_0_[4] ;
  wire \mcp1_sh_cnt_reg_n_0_[5] ;
  wire \mcp1_sh_invalid_cnt[0]_i_1_n_0 ;
  wire \mcp1_sh_invalid_cnt[1]_i_1_n_0 ;
  wire \mcp1_sh_invalid_cnt[2]_i_1_n_0 ;
  wire \mcp1_sh_invalid_cnt[3]_i_1_n_0 ;
  wire \mcp1_sh_invalid_cnt[3]_i_2_n_0 ;
  wire \mcp1_sh_invalid_cnt[3]_i_3_n_0 ;
  wire \mcp1_sh_invalid_cnt[3]_i_4_n_0 ;
  wire \mcp1_sh_invalid_cnt_reg_n_0_[0] ;
  wire \mcp1_sh_invalid_cnt_reg_n_0_[1] ;
  wire \mcp1_sh_invalid_cnt_reg_n_0_[2] ;
  wire \mcp1_sh_invalid_cnt_reg_n_0_[3] ;
  wire \mcp1_slip_done_cnt[4]_i_1_n_0 ;
  wire [4:0]mcp1_slip_done_cnt_reg__0;
  wire mcp1_slip_done_i_1_n_0;
  wire mcp1_slip_done_i_2_n_0;
  wire mcp1_slip_done_reg_n_0;
  wire \mcp1_state[1]_i_1_n_0 ;
  wire \mcp1_state[1]_i_3_n_0 ;
  wire mcp1_test_sh;
  wire mcp1_test_sh_i_1_n_0;
  wire [1:0]mcp1_test_sh_reg_0;
  wire [1:0]next_state;
  wire out;
  wire [0:0]\outreg_reg[2] ;
  wire [4:0]p_0_in__0;
  wire rxreset_6_reg;
  wire rxusrclk2;
  wire sh_valid;
  wire signal_ok_reg;
  wire slip_int;

  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_mcp1_state[0]_i_2__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(sh_valid));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \FSM_sequential_mcp1_state[2]_i_1__0 
       (.I0(\FSM_sequential_mcp1_state_reg[2] ),
        .I1(\outreg_reg[2] ),
        .I2(hiber),
        .I3(rxreset_6_reg),
        .O(\FSM_sequential_mcp1_state_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_lock_count[0]_i_4 
       (.I0(\FSM_sequential_mcp1_state_reg[2] ),
        .I1(\b_lock_count_reg[0] ),
        .O(S));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    mcp1_b_lock_i_2
       (.I0(\mcp1_sh_cnt[5]_i_5_n_0 ),
        .I1(\mcp1_sh_invalid_cnt_reg_n_0_[3] ),
        .I2(\mcp1_sh_invalid_cnt_reg_n_0_[2] ),
        .I3(mcp1_test_sh_reg_0[1]),
        .I4(\mcp1_sh_invalid_cnt_reg_n_0_[1] ),
        .I5(\mcp1_sh_invalid_cnt_reg_n_0_[0] ),
        .O(mcp1_b_lock_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    mcp1_b_lock_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_66_raw_reg[0] ),
        .Q(\FSM_sequential_mcp1_state_reg[2] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_sh_cnt[0]_i_1 
       (.I0(mcp1_test_sh_reg_0[1]),
        .I1(\mcp1_sh_cnt_reg_n_0_[0] ),
        .O(\mcp1_sh_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \mcp1_sh_cnt[1]_i_1 
       (.I0(\mcp1_sh_cnt_reg_n_0_[0] ),
        .I1(\mcp1_sh_cnt_reg_n_0_[1] ),
        .I2(mcp1_test_sh_reg_0[1]),
        .O(\mcp1_sh_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \mcp1_sh_cnt[2]_i_1 
       (.I0(mcp1_test_sh_reg_0[1]),
        .I1(\mcp1_sh_cnt_reg_n_0_[1] ),
        .I2(\mcp1_sh_cnt_reg_n_0_[0] ),
        .I3(\mcp1_sh_cnt_reg_n_0_[2] ),
        .O(\mcp1_sh_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \mcp1_sh_cnt[3]_i_1 
       (.I0(mcp1_test_sh_reg_0[1]),
        .I1(\mcp1_sh_cnt_reg_n_0_[0] ),
        .I2(\mcp1_sh_cnt_reg_n_0_[1] ),
        .I3(\mcp1_sh_cnt_reg_n_0_[2] ),
        .I4(\mcp1_sh_cnt_reg_n_0_[3] ),
        .O(\mcp1_sh_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \mcp1_sh_cnt[4]_i_1 
       (.I0(mcp1_test_sh_reg_0[1]),
        .I1(\mcp1_sh_cnt_reg_n_0_[2] ),
        .I2(\mcp1_sh_cnt_reg_n_0_[1] ),
        .I3(\mcp1_sh_cnt_reg_n_0_[0] ),
        .I4(\mcp1_sh_cnt_reg_n_0_[3] ),
        .I5(\mcp1_sh_cnt_reg_n_0_[4] ),
        .O(\mcp1_sh_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFF6FFFF0000)) 
    \mcp1_sh_cnt[5]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\mcp1_sh_cnt[5]_i_4_n_0 ),
        .I3(\mcp1_sh_cnt[5]_i_5_n_0 ),
        .I4(mcp1_test_sh_reg_0[0]),
        .I5(mcp1_test_sh_reg_0[1]),
        .O(\mcp1_sh_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \mcp1_sh_cnt[5]_i_3 
       (.I0(\mcp1_sh_cnt[5]_i_6_n_0 ),
        .I1(\mcp1_sh_cnt_reg_n_0_[5] ),
        .I2(mcp1_test_sh_reg_0[1]),
        .O(\mcp1_sh_cnt[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \mcp1_sh_cnt[5]_i_4 
       (.I0(\FSM_sequential_mcp1_state_reg[2] ),
        .I1(\mcp1_sh_invalid_cnt_reg_n_0_[0] ),
        .I2(\mcp1_sh_invalid_cnt_reg_n_0_[1] ),
        .I3(\mcp1_sh_invalid_cnt_reg_n_0_[2] ),
        .I4(\mcp1_sh_invalid_cnt_reg_n_0_[3] ),
        .O(\mcp1_sh_cnt[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \mcp1_sh_cnt[5]_i_5 
       (.I0(\mcp1_sh_cnt_reg_n_0_[5] ),
        .I1(\mcp1_sh_cnt_reg_n_0_[4] ),
        .I2(\mcp1_sh_cnt_reg_n_0_[2] ),
        .I3(\mcp1_sh_cnt_reg_n_0_[1] ),
        .I4(\mcp1_sh_cnt_reg_n_0_[0] ),
        .I5(\mcp1_sh_cnt_reg_n_0_[3] ),
        .O(\mcp1_sh_cnt[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mcp1_sh_cnt[5]_i_6 
       (.I0(\mcp1_sh_cnt_reg_n_0_[3] ),
        .I1(\mcp1_sh_cnt_reg_n_0_[0] ),
        .I2(\mcp1_sh_cnt_reg_n_0_[1] ),
        .I3(\mcp1_sh_cnt_reg_n_0_[2] ),
        .I4(\mcp1_sh_cnt_reg_n_0_[4] ),
        .O(\mcp1_sh_cnt[5]_i_6_n_0 ));
  FDRE \mcp1_sh_cnt_reg[0] 
       (.C(rxusrclk2),
        .CE(\mcp1_sh_cnt[5]_i_2_n_0 ),
        .D(\mcp1_sh_cnt[0]_i_1_n_0 ),
        .Q(\mcp1_sh_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \mcp1_sh_cnt_reg[1] 
       (.C(rxusrclk2),
        .CE(\mcp1_sh_cnt[5]_i_2_n_0 ),
        .D(\mcp1_sh_cnt[1]_i_1_n_0 ),
        .Q(\mcp1_sh_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \mcp1_sh_cnt_reg[2] 
       (.C(rxusrclk2),
        .CE(\mcp1_sh_cnt[5]_i_2_n_0 ),
        .D(\mcp1_sh_cnt[2]_i_1_n_0 ),
        .Q(\mcp1_sh_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \mcp1_sh_cnt_reg[3] 
       (.C(rxusrclk2),
        .CE(\mcp1_sh_cnt[5]_i_2_n_0 ),
        .D(\mcp1_sh_cnt[3]_i_1_n_0 ),
        .Q(\mcp1_sh_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \mcp1_sh_cnt_reg[4] 
       (.C(rxusrclk2),
        .CE(\mcp1_sh_cnt[5]_i_2_n_0 ),
        .D(\mcp1_sh_cnt[4]_i_1_n_0 ),
        .Q(\mcp1_sh_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \mcp1_sh_cnt_reg[5] 
       (.C(rxusrclk2),
        .CE(\mcp1_sh_cnt[5]_i_2_n_0 ),
        .D(\mcp1_sh_cnt[5]_i_3_n_0 ),
        .Q(\mcp1_sh_cnt_reg_n_0_[5] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_sh_invalid_cnt[0]_i_1 
       (.I0(\mcp1_sh_invalid_cnt[3]_i_4_n_0 ),
        .I1(\mcp1_sh_invalid_cnt_reg_n_0_[0] ),
        .O(\mcp1_sh_invalid_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \mcp1_sh_invalid_cnt[1]_i_1 
       (.I0(\mcp1_sh_invalid_cnt[3]_i_4_n_0 ),
        .I1(\mcp1_sh_invalid_cnt_reg_n_0_[1] ),
        .I2(\mcp1_sh_invalid_cnt_reg_n_0_[0] ),
        .O(\mcp1_sh_invalid_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \mcp1_sh_invalid_cnt[2]_i_1 
       (.I0(\mcp1_sh_invalid_cnt[3]_i_4_n_0 ),
        .I1(\mcp1_sh_invalid_cnt_reg_n_0_[1] ),
        .I2(\mcp1_sh_invalid_cnt_reg_n_0_[0] ),
        .I3(\mcp1_sh_invalid_cnt_reg_n_0_[2] ),
        .O(\mcp1_sh_invalid_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444644646646666)) 
    \mcp1_sh_invalid_cnt[3]_i_1 
       (.I0(mcp1_test_sh_reg_0[1]),
        .I1(mcp1_test_sh_reg_0[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\mcp1_sh_invalid_cnt[3]_i_3_n_0 ),
        .I5(\mcp1_sh_cnt[5]_i_5_n_0 ),
        .O(\mcp1_sh_invalid_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h7F800000)) 
    \mcp1_sh_invalid_cnt[3]_i_2 
       (.I0(\mcp1_sh_invalid_cnt_reg_n_0_[0] ),
        .I1(\mcp1_sh_invalid_cnt_reg_n_0_[1] ),
        .I2(\mcp1_sh_invalid_cnt_reg_n_0_[2] ),
        .I3(\mcp1_sh_invalid_cnt_reg_n_0_[3] ),
        .I4(\mcp1_sh_invalid_cnt[3]_i_4_n_0 ),
        .O(\mcp1_sh_invalid_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mcp1_sh_invalid_cnt[3]_i_3 
       (.I0(\mcp1_sh_invalid_cnt_reg_n_0_[3] ),
        .I1(\mcp1_sh_invalid_cnt_reg_n_0_[2] ),
        .I2(\mcp1_sh_invalid_cnt_reg_n_0_[1] ),
        .I3(\mcp1_sh_invalid_cnt_reg_n_0_[0] ),
        .O(\mcp1_sh_invalid_cnt[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hD00D0000)) 
    \mcp1_sh_invalid_cnt[3]_i_4 
       (.I0(\mcp1_sh_cnt[5]_i_4_n_0 ),
        .I1(\mcp1_sh_cnt[5]_i_5_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(mcp1_test_sh_reg_0[1]),
        .O(\mcp1_sh_invalid_cnt[3]_i_4_n_0 ));
  FDRE \mcp1_sh_invalid_cnt_reg[0] 
       (.C(rxusrclk2),
        .CE(\mcp1_sh_invalid_cnt[3]_i_1_n_0 ),
        .D(\mcp1_sh_invalid_cnt[0]_i_1_n_0 ),
        .Q(\mcp1_sh_invalid_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \mcp1_sh_invalid_cnt_reg[1] 
       (.C(rxusrclk2),
        .CE(\mcp1_sh_invalid_cnt[3]_i_1_n_0 ),
        .D(\mcp1_sh_invalid_cnt[1]_i_1_n_0 ),
        .Q(\mcp1_sh_invalid_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \mcp1_sh_invalid_cnt_reg[2] 
       (.C(rxusrclk2),
        .CE(\mcp1_sh_invalid_cnt[3]_i_1_n_0 ),
        .D(\mcp1_sh_invalid_cnt[2]_i_1_n_0 ),
        .Q(\mcp1_sh_invalid_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \mcp1_sh_invalid_cnt_reg[3] 
       (.C(rxusrclk2),
        .CE(\mcp1_sh_invalid_cnt[3]_i_1_n_0 ),
        .D(\mcp1_sh_invalid_cnt[3]_i_2_n_0 ),
        .Q(\mcp1_sh_invalid_cnt_reg_n_0_[3] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \mcp1_slip_done_cnt[0]_i_1 
       (.I0(mcp1_slip_done_cnt_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_slip_done_cnt[1]_i_1 
       (.I0(mcp1_slip_done_cnt_reg__0[0]),
        .I1(mcp1_slip_done_cnt_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mcp1_slip_done_cnt[2]_i_1 
       (.I0(mcp1_slip_done_cnt_reg__0[2]),
        .I1(mcp1_slip_done_cnt_reg__0[1]),
        .I2(mcp1_slip_done_cnt_reg__0[0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mcp1_slip_done_cnt[3]_i_1 
       (.I0(mcp1_slip_done_cnt_reg__0[3]),
        .I1(mcp1_slip_done_cnt_reg__0[0]),
        .I2(mcp1_slip_done_cnt_reg__0[1]),
        .I3(mcp1_slip_done_cnt_reg__0[2]),
        .O(p_0_in__0[3]));
  LUT5 #(
    .INIT(32'hBBBBFBBB)) 
    \mcp1_slip_done_cnt[4]_i_1 
       (.I0(out),
        .I1(signal_ok_reg),
        .I2(\mcp1_state[1]_i_3_n_0 ),
        .I3(mcp1_test_sh_reg_0[1]),
        .I4(mcp1_test_sh_reg_0[0]),
        .O(\mcp1_slip_done_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mcp1_slip_done_cnt[4]_i_2 
       (.I0(mcp1_slip_done_cnt_reg__0[4]),
        .I1(mcp1_slip_done_cnt_reg__0[3]),
        .I2(mcp1_slip_done_cnt_reg__0[2]),
        .I3(mcp1_slip_done_cnt_reg__0[1]),
        .I4(mcp1_slip_done_cnt_reg__0[0]),
        .O(p_0_in__0[4]));
  FDRE \mcp1_slip_done_cnt_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(mcp1_slip_done_cnt_reg__0[0]),
        .R(\mcp1_slip_done_cnt[4]_i_1_n_0 ));
  FDRE \mcp1_slip_done_cnt_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(mcp1_slip_done_cnt_reg__0[1]),
        .R(\mcp1_slip_done_cnt[4]_i_1_n_0 ));
  FDRE \mcp1_slip_done_cnt_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(mcp1_slip_done_cnt_reg__0[2]),
        .R(\mcp1_slip_done_cnt[4]_i_1_n_0 ));
  FDRE \mcp1_slip_done_cnt_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(mcp1_slip_done_cnt_reg__0[3]),
        .R(\mcp1_slip_done_cnt[4]_i_1_n_0 ));
  FDRE \mcp1_slip_done_cnt_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(mcp1_slip_done_cnt_reg__0[4]),
        .R(\mcp1_slip_done_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    mcp1_slip_done_i_1
       (.I0(mcp1_slip_done_i_2_n_0),
        .I1(mcp1_slip_done_cnt_reg__0[4]),
        .I2(mcp1_slip_done_cnt_reg__0[2]),
        .I3(mcp1_slip_done_cnt_reg__0[3]),
        .I4(mcp1_slip_done_cnt_reg__0[0]),
        .I5(mcp1_slip_done_cnt_reg__0[1]),
        .O(mcp1_slip_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h0000BF00)) 
    mcp1_slip_done_i_2
       (.I0(mcp1_test_sh_reg_0[0]),
        .I1(mcp1_test_sh_reg_0[1]),
        .I2(\mcp1_state[1]_i_3_n_0 ),
        .I3(signal_ok_reg),
        .I4(out),
        .O(mcp1_slip_done_i_2_n_0));
  FDRE mcp1_slip_done_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_slip_done_i_1_n_0),
        .Q(mcp1_slip_done_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000900)) 
    mcp1_slip_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\mcp1_sh_cnt[5]_i_4_n_0 ),
        .I3(mcp1_test_sh_reg_0[1]),
        .I4(mcp1_test_sh_reg_0[0]),
        .O(slip_int));
  FDRE #(
    .INIT(1'b0)) 
    mcp1_slip_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(slip_int),
        .Q(gt_slip_int),
        .R(SR));
  LUT5 #(
    .INIT(32'h9D99999D)) 
    \mcp1_state[0]_i_1 
       (.I0(mcp1_test_sh_reg_0[0]),
        .I1(mcp1_test_sh_reg_0[1]),
        .I2(\mcp1_sh_cnt[5]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(next_state[0]));
  LUT6 #(
    .INIT(64'hFFF000F0FDFFFDFF)) 
    \mcp1_state[1]_i_1 
       (.I0(\mcp1_sh_cnt[5]_i_5_n_0 ),
        .I1(\mcp1_state[1]_i_3_n_0 ),
        .I2(mcp1_test_sh),
        .I3(mcp1_test_sh_reg_0[1]),
        .I4(mcp1_slip_done_reg_n_0),
        .I5(mcp1_test_sh_reg_0[0]),
        .O(\mcp1_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55AA55A255AA55AA)) 
    \mcp1_state[1]_i_2 
       (.I0(mcp1_test_sh_reg_0[1]),
        .I1(\mcp1_sh_cnt[5]_i_4_n_0 ),
        .I2(mcp1_test_sh),
        .I3(mcp1_test_sh_reg_0[0]),
        .I4(sh_valid),
        .I5(\mcp1_sh_cnt[5]_i_5_n_0 ),
        .O(next_state[1]));
  LUT6 #(
    .INIT(64'h000000008000FFFF)) 
    \mcp1_state[1]_i_3 
       (.I0(\mcp1_sh_invalid_cnt_reg_n_0_[3] ),
        .I1(\mcp1_sh_invalid_cnt_reg_n_0_[2] ),
        .I2(\mcp1_sh_invalid_cnt_reg_n_0_[1] ),
        .I3(\mcp1_sh_invalid_cnt_reg_n_0_[0] ),
        .I4(\FSM_sequential_mcp1_state_reg[2] ),
        .I5(sh_valid),
        .O(\mcp1_state[1]_i_3_n_0 ));
  FDRE \mcp1_state_reg[0] 
       (.C(rxusrclk2),
        .CE(\mcp1_state[1]_i_1_n_0 ),
        .D(next_state[0]),
        .Q(mcp1_test_sh_reg_0[0]),
        .R(SR));
  FDRE \mcp1_state_reg[1] 
       (.C(rxusrclk2),
        .CE(\mcp1_state[1]_i_1_n_0 ),
        .D(next_state[1]),
        .Q(mcp1_test_sh_reg_0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mcp1_test_sh_i_1
       (.I0(mcp1_test_sh_reg_0[1]),
        .I1(mcp1_test_sh_reg_0[0]),
        .O(mcp1_test_sh_i_1_n_0));
  FDRE mcp1_test_sh_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_test_sh_i_1_n_0),
        .Q(mcp1_test_sh),
        .R(SR));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_rx_decoder
   (\mcp1_rx_ebuff_data_reg[0] ,
    \b_lock_count_reg[0] ,
    \mcp1_rx_ebuff_data_reg[56] ,
    \b_lock_count_reg[0]_0 ,
    \mcp1_rx_ebuff_data_reg[56]_0 ,
    next_state1,
    \FSM_sequential_mcp1_state_reg[2] ,
    \FSM_sequential_mcp1_state_reg[0] ,
    \FSM_sequential_mcp1_state_reg[1] ,
    \FSM_sequential_mcp1_state_reg[1]_0 ,
    \mcp1_rx_ebuff_ctrl_reg[7] ,
    \mcp1_rx_ebuff_ctrl_reg[6] ,
    \mcp1_rx_ebuff_ctrl_reg[5] ,
    \mcp1_rx_ebuff_ctrl_reg[4] ,
    \mcp1_rx_ebuff_ctrl_reg[3] ,
    \mcp1_rx_ebuff_ctrl_reg[2] ,
    \mcp1_rx_ebuff_ctrl_reg[1] ,
    \mcp1_rx_ebuff_ctrl_reg[0] ,
    mcp1_rx_64_data_out,
    out,
    block_field,
    rxusrclk2,
    rx_66_enc_reg,
    \FSM_sequential_mcp1_state_reg[2]_0 );
  output \mcp1_rx_ebuff_data_reg[0] ;
  output [0:0]\b_lock_count_reg[0] ;
  output \mcp1_rx_ebuff_data_reg[56] ;
  output \b_lock_count_reg[0]_0 ;
  output \mcp1_rx_ebuff_data_reg[56]_0 ;
  output next_state1;
  output \FSM_sequential_mcp1_state_reg[2] ;
  output \FSM_sequential_mcp1_state_reg[0] ;
  output \FSM_sequential_mcp1_state_reg[1] ;
  output \FSM_sequential_mcp1_state_reg[1]_0 ;
  output \mcp1_rx_ebuff_ctrl_reg[7] ;
  output \mcp1_rx_ebuff_ctrl_reg[6] ;
  output \mcp1_rx_ebuff_ctrl_reg[5] ;
  output \mcp1_rx_ebuff_ctrl_reg[4] ;
  output \mcp1_rx_ebuff_ctrl_reg[3] ;
  output \mcp1_rx_ebuff_ctrl_reg[2] ;
  output \mcp1_rx_ebuff_ctrl_reg[1] ;
  output \mcp1_rx_ebuff_ctrl_reg[0] ;
  output [63:0]mcp1_rx_64_data_out;
  input out;
  input [7:0]block_field;
  input rxusrclk2;
  input [57:0]rx_66_enc_reg;
  input [2:0]\FSM_sequential_mcp1_state_reg[2]_0 ;

  wire [7:1]DecodeWord;
  wire [7:0]DecodeWord0;
  wire [7:1]DecodeWord1;
  wire [7:0]DecodeWord2;
  wire [7:0]DecodeWord3;
  wire [7:1]DecodeWord4;
  wire [7:1]DecodeWord5;
  wire [7:0]DecodeWord6;
  wire \FSM_sequential_mcp1_state[0]_i_2_n_0 ;
  wire \FSM_sequential_mcp1_state[0]_i_3_n_0 ;
  wire \FSM_sequential_mcp1_state[2]_i_4__0_n_0 ;
  wire \FSM_sequential_mcp1_state_reg[0] ;
  wire \FSM_sequential_mcp1_state_reg[1] ;
  wire \FSM_sequential_mcp1_state_reg[1]_0 ;
  wire \FSM_sequential_mcp1_state_reg[2] ;
  wire [2:0]\FSM_sequential_mcp1_state_reg[2]_0 ;
  wire [0:0]\b_lock_count_reg[0] ;
  wire \b_lock_count_reg[0]_0 ;
  wire [7:0]block_field;
  wire [7:0]data2;
  wire [15:8]data3;
  wire [23:16]data4;
  wire [31:24]data5;
  wire [39:32]data6;
  wire [47:40]data7;
  wire [55:48]data8;
  wire [7:0]mcp1_block_field_reg;
  wire [7:0]mcp1_dec_c0;
  wire \mcp1_dec_c0[0]_i_1_n_0 ;
  wire \mcp1_dec_c0[0]_i_2_n_0 ;
  wire \mcp1_dec_c0[3]_i_2_n_0 ;
  wire \mcp1_dec_c0[4]_i_2_n_0 ;
  wire \mcp1_dec_c0[5]_i_2_n_0 ;
  wire \mcp1_dec_c0[5]_i_3_n_0 ;
  wire \mcp1_dec_c0[5]_i_4_n_0 ;
  wire \mcp1_dec_c0[5]_i_5_n_0 ;
  wire \mcp1_dec_c0[6]_i_2_n_0 ;
  wire \mcp1_dec_c0[7]_i_3_n_0 ;
  wire \mcp1_dec_c0[7]_i_4_n_0 ;
  wire \mcp1_dec_c0[7]_i_5_n_0 ;
  wire \mcp1_dec_c0[7]_i_6_n_0 ;
  wire \mcp1_dec_c0[7]_i_7_n_0 ;
  wire mcp1_dec_c0_0;
  wire [7:0]mcp1_dec_c1;
  wire \mcp1_dec_c1[0]_i_2_n_0 ;
  wire \mcp1_dec_c1[3]_i_2_n_0 ;
  wire \mcp1_dec_c1[4]_i_2_n_0 ;
  wire \mcp1_dec_c1[5]_i_2_n_0 ;
  wire \mcp1_dec_c1[5]_i_3_n_0 ;
  wire \mcp1_dec_c1[5]_i_4_n_0 ;
  wire \mcp1_dec_c1[6]_i_2_n_0 ;
  wire \mcp1_dec_c1[6]_i_3_n_0 ;
  wire \mcp1_dec_c1[7]_i_3_n_0 ;
  wire \mcp1_dec_c1[7]_i_4_n_0 ;
  wire \mcp1_dec_c1[7]_i_5_n_0 ;
  wire \mcp1_dec_c1[7]_i_6_n_0 ;
  wire \mcp1_dec_c1[7]_i_7_n_0 ;
  wire \mcp1_dec_c1[7]_i_8_n_0 ;
  wire mcp1_dec_c1_1;
  wire [7:0]mcp1_dec_c2;
  wire \mcp1_dec_c2[0]_i_1_n_0 ;
  wire \mcp1_dec_c2[1]_i_2_n_0 ;
  wire \mcp1_dec_c2[3]_i_2_n_0 ;
  wire \mcp1_dec_c2[4]_i_2_n_0 ;
  wire \mcp1_dec_c2[5]_i_2_n_0 ;
  wire \mcp1_dec_c2[5]_i_3_n_0 ;
  wire \mcp1_dec_c2[6]_i_2_n_0 ;
  wire \mcp1_dec_c2[6]_i_3_n_0 ;
  wire \mcp1_dec_c2[7]_i_3_n_0 ;
  wire \mcp1_dec_c2[7]_i_4_n_0 ;
  wire \mcp1_dec_c2[7]_i_5_n_0 ;
  wire \mcp1_dec_c2[7]_i_6_n_0 ;
  wire \mcp1_dec_c2[7]_i_7_n_0 ;
  wire mcp1_dec_c2_2;
  wire [7:0]mcp1_dec_c3;
  wire \mcp1_dec_c3[3]_i_2_n_0 ;
  wire \mcp1_dec_c3[4]_i_2_n_0 ;
  wire \mcp1_dec_c3[5]_i_2_n_0 ;
  wire \mcp1_dec_c3[5]_i_3_n_0 ;
  wire \mcp1_dec_c3[5]_i_4_n_0 ;
  wire \mcp1_dec_c3[5]_i_5_n_0 ;
  wire \mcp1_dec_c3[6]_i_2_n_0 ;
  wire \mcp1_dec_c3[7]_i_3_n_0 ;
  wire \mcp1_dec_c3[7]_i_4_n_0 ;
  wire \mcp1_dec_c3[7]_i_5_n_0 ;
  wire \mcp1_dec_c3[7]_i_6_n_0 ;
  wire \mcp1_dec_c3[7]_i_7_n_0 ;
  wire mcp1_dec_c3_3;
  wire [7:0]mcp1_dec_c4;
  wire \mcp1_dec_c4[0]_i_2_n_0 ;
  wire \mcp1_dec_c4[3]_i_2_n_0 ;
  wire \mcp1_dec_c4[4]_i_2_n_0 ;
  wire \mcp1_dec_c4[4]_i_3_n_0 ;
  wire \mcp1_dec_c4[4]_i_4_n_0 ;
  wire \mcp1_dec_c4[5]_i_2_n_0 ;
  wire \mcp1_dec_c4[5]_i_3_n_0 ;
  wire \mcp1_dec_c4[6]_i_2_n_0 ;
  wire \mcp1_dec_c4[7]_i_3_n_0 ;
  wire \mcp1_dec_c4[7]_i_4_n_0 ;
  wire \mcp1_dec_c4[7]_i_5_n_0 ;
  wire \mcp1_dec_c4[7]_i_6_n_0 ;
  wire \mcp1_dec_c4[7]_i_7_n_0 ;
  wire mcp1_dec_c4_4;
  wire [7:0]mcp1_dec_c5;
  wire \mcp1_dec_c5[0]_i_1_n_0 ;
  wire \mcp1_dec_c5[1]_i_2_n_0 ;
  wire \mcp1_dec_c5[3]_i_2_n_0 ;
  wire \mcp1_dec_c5[4]_i_2_n_0 ;
  wire \mcp1_dec_c5[5]_i_2_n_0 ;
  wire \mcp1_dec_c5[5]_i_3_n_0 ;
  wire \mcp1_dec_c5[6]_i_2_n_0 ;
  wire \mcp1_dec_c5[6]_i_3_n_0 ;
  wire \mcp1_dec_c5[7]_i_3_n_0 ;
  wire \mcp1_dec_c5[7]_i_4_n_0 ;
  wire \mcp1_dec_c5[7]_i_5_n_0 ;
  wire \mcp1_dec_c5[7]_i_6_n_0 ;
  wire \mcp1_dec_c5[7]_i_7_n_0 ;
  wire mcp1_dec_c5_5;
  wire [7:0]mcp1_dec_c6;
  wire \mcp1_dec_c6[0]_i_1_n_0 ;
  wire \mcp1_dec_c6[0]_i_2_n_0 ;
  wire \mcp1_dec_c6[3]_i_2_n_0 ;
  wire \mcp1_dec_c6[4]_i_2_n_0 ;
  wire \mcp1_dec_c6[5]_i_2_n_0 ;
  wire \mcp1_dec_c6[5]_i_3_n_0 ;
  wire \mcp1_dec_c6[5]_i_4_n_0 ;
  wire \mcp1_dec_c6[5]_i_5_n_0 ;
  wire \mcp1_dec_c6[6]_i_2_n_0 ;
  wire \mcp1_dec_c6[7]_i_3_n_0 ;
  wire \mcp1_dec_c6[7]_i_4_n_0 ;
  wire \mcp1_dec_c6[7]_i_5_n_0 ;
  wire \mcp1_dec_c6[7]_i_6_n_0 ;
  wire \mcp1_dec_c6[7]_i_7_n_0 ;
  wire mcp1_dec_c6_6;
  wire [7:0]mcp1_dec_c7;
  wire \mcp1_dec_c7[0]_i_2_n_0 ;
  wire \mcp1_dec_c7[3]_i_2_n_0 ;
  wire \mcp1_dec_c7[4]_i_2_n_0 ;
  wire \mcp1_dec_c7[5]_i_2_n_0 ;
  wire \mcp1_dec_c7[5]_i_3_n_0 ;
  wire \mcp1_dec_c7[5]_i_4_n_0 ;
  wire \mcp1_dec_c7[6]_i_2_n_0 ;
  wire \mcp1_dec_c7[7]_i_3_n_0 ;
  wire \mcp1_dec_c7[7]_i_4_n_0 ;
  wire \mcp1_dec_c7[7]_i_5_n_0 ;
  wire \mcp1_dec_c7[7]_i_6_n_0 ;
  wire \mcp1_dec_c7[7]_i_7_n_0 ;
  wire mcp1_dec_c7_7;
  wire \mcp1_r_type_next_reg[0]_i_1_n_0 ;
  wire \mcp1_r_type_next_reg[0]_i_2_n_0 ;
  wire \mcp1_r_type_next_reg[1]_i_10_n_0 ;
  wire \mcp1_r_type_next_reg[1]_i_11_n_0 ;
  wire \mcp1_r_type_next_reg[1]_i_1_n_0 ;
  wire \mcp1_r_type_next_reg[1]_i_2_n_0 ;
  wire \mcp1_r_type_next_reg[1]_i_3_n_0 ;
  wire \mcp1_r_type_next_reg[1]_i_4_n_0 ;
  wire \mcp1_r_type_next_reg[1]_i_5_n_0 ;
  wire \mcp1_r_type_next_reg[1]_i_6_n_0 ;
  wire \mcp1_r_type_next_reg[1]_i_7_n_0 ;
  wire \mcp1_r_type_next_reg[1]_i_8_n_0 ;
  wire \mcp1_r_type_next_reg[1]_i_9_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_10_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_11_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_12_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_13_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_14_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_15_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_16_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_17_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_18_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_19_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_1_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_20_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_21_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_22_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_23_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_24_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_25_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_26_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_27_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_28_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_29_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_2_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_30_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_31_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_32_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_33_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_34_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_35_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_36_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_37_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_38_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_39_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_3_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_40_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_41_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_42_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_43_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_44_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_45_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_4_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_5_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_6_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_7_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_8_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_9_n_0 ;
  wire [7:1]mcp1_rx_64_ctrl_out;
  wire \mcp1_rx_64_ctrl_out[0]_i_1_n_0 ;
  wire \mcp1_rx_64_ctrl_out[0]_i_2_n_0 ;
  wire \mcp1_rx_64_ctrl_out[0]_i_3_n_0 ;
  wire \mcp1_rx_64_ctrl_out[0]_i_4_n_0 ;
  wire \mcp1_rx_64_ctrl_out[0]_i_5_n_0 ;
  wire \mcp1_rx_64_ctrl_out[1]_i_2_n_0 ;
  wire \mcp1_rx_64_ctrl_out[1]_i_3_n_0 ;
  wire \mcp1_rx_64_ctrl_out[2]_i_2_n_0 ;
  wire \mcp1_rx_64_ctrl_out[3]_i_2_n_0 ;
  wire \mcp1_rx_64_ctrl_out[3]_i_3_n_0 ;
  wire \mcp1_rx_64_ctrl_out[3]_i_4_n_0 ;
  wire \mcp1_rx_64_ctrl_out[3]_i_5_n_0 ;
  wire \mcp1_rx_64_ctrl_out[4]_i_1_n_0 ;
  wire \mcp1_rx_64_ctrl_out[4]_i_2_n_0 ;
  wire \mcp1_rx_64_ctrl_out[4]_i_3_n_0 ;
  wire \mcp1_rx_64_ctrl_out[5]_i_2_n_0 ;
  wire \mcp1_rx_64_ctrl_out[6]_i_2_n_0 ;
  wire \mcp1_rx_64_ctrl_out[6]_i_3_n_0 ;
  wire \mcp1_rx_64_ctrl_out[7]_i_1_n_0 ;
  wire \mcp1_rx_64_ctrl_out[7]_i_3_n_0 ;
  wire \mcp1_rx_64_ctrl_out[7]_i_4_n_0 ;
  wire \mcp1_rx_64_ctrl_out[7]_i_5_n_0 ;
  wire \mcp1_rx_64_ctrl_out[7]_i_6_n_0 ;
  wire \mcp1_rx_64_ctrl_out[7]_i_7_n_0 ;
  wire [63:0]mcp1_rx_64_data_out;
  wire \mcp1_rx_64_data_out[0]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[0]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[10]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[10]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[11]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[11]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[11]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[12]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[12]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[12]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[13]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[13]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[13]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[14]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[14]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[14]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[15]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[15]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[15]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[15]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[15]_i_5_n_0 ;
  wire \mcp1_rx_64_data_out[16]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[16]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[16]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[17]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[17]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[17]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[18]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[18]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[19]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[19]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[19]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[1]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[1]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[1]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[20]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[20]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[20]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[21]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[21]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[21]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[22]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[22]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[22]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[23]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[23]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[23]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[24]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[24]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[24]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[25]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[25]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[25]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[26]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[26]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[26]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[27]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[27]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[27]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[28]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[28]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[28]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[29]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[29]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[29]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[2]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[2]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[30]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[30]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[30]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[31]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[31]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[31]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[32]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[32]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[32]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[32]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[33]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[33]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[33]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[33]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[34]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[34]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[34]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[35]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[35]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[35]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[36]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[36]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[36]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[37]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[37]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[37]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[37]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[37]_i_5_n_0 ;
  wire \mcp1_rx_64_data_out[38]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[38]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[38]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[38]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[38]_i_5_n_0 ;
  wire \mcp1_rx_64_data_out[39]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[39]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[39]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[39]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[39]_i_5_n_0 ;
  wire \mcp1_rx_64_data_out[39]_i_6_n_0 ;
  wire \mcp1_rx_64_data_out[3]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[3]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[40]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[40]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[40]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[41]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[41]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[41]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[42]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[42]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[43]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[43]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[43]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[44]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[44]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[44]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[45]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[45]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[45]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[46]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[46]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[46]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[47]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[47]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[47]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[48]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[48]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[49]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[49]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[4]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[4]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[50]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[50]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[51]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[51]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[52]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[52]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[53]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[53]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[54]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[54]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[55]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[55]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[55]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[56]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[56]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[57]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[57]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[58]_i_10_n_0 ;
  wire \mcp1_rx_64_data_out[58]_i_11_n_0 ;
  wire \mcp1_rx_64_data_out[58]_i_12_n_0 ;
  wire \mcp1_rx_64_data_out[58]_i_13_n_0 ;
  wire \mcp1_rx_64_data_out[58]_i_14_n_0 ;
  wire \mcp1_rx_64_data_out[58]_i_15_n_0 ;
  wire \mcp1_rx_64_data_out[58]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[58]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[58]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[58]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[58]_i_5_n_0 ;
  wire \mcp1_rx_64_data_out[58]_i_6_n_0 ;
  wire \mcp1_rx_64_data_out[58]_i_7_n_0 ;
  wire \mcp1_rx_64_data_out[58]_i_8_n_0 ;
  wire \mcp1_rx_64_data_out[58]_i_9_n_0 ;
  wire \mcp1_rx_64_data_out[59]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[59]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[5]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[5]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[5]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[5]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[60]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[60]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[61]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[61]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[62]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[62]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[63]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[63]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[6]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[6]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[6]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[6]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[7]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[7]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[7]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[7]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[8]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[8]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[8]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[9]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[9]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[9]_i_3_n_0 ;
  wire \mcp1_rx_66_enc_reg_reg_n_0_[0] ;
  wire \mcp1_rx_66_enc_reg_reg_n_0_[1] ;
  wire \mcp1_rx_ebuff_ctrl_reg[0] ;
  wire \mcp1_rx_ebuff_ctrl_reg[1] ;
  wire \mcp1_rx_ebuff_ctrl_reg[2] ;
  wire \mcp1_rx_ebuff_ctrl_reg[3] ;
  wire \mcp1_rx_ebuff_ctrl_reg[4] ;
  wire \mcp1_rx_ebuff_ctrl_reg[5] ;
  wire \mcp1_rx_ebuff_ctrl_reg[6] ;
  wire \mcp1_rx_ebuff_ctrl_reg[7] ;
  wire \mcp1_rx_ebuff_data_reg[0] ;
  wire \mcp1_rx_ebuff_data_reg[56] ;
  wire \mcp1_rx_ebuff_data_reg[56]_0 ;
  wire next_state1;
  wire out;
  wire [2:0]r_type;
  wire [2:0]r_type_next;
  wire [57:0]rx_66_enc_reg;
  wire rxusrclk2;

  LUT6 #(
    .INIT(64'hDFDFDFCFDFDFFF10)) 
    \FSM_sequential_mcp1_state[0]_i_2 
       (.I0(next_state1),
        .I1(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I3(\b_lock_count_reg[0] ),
        .I4(r_type[2]),
        .I5(r_type[0]),
        .O(\FSM_sequential_mcp1_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDCDDDD)) 
    \FSM_sequential_mcp1_state[0]_i_3 
       (.I0(next_state1),
        .I1(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I2(\b_lock_count_reg[0] ),
        .I3(r_type[2]),
        .I4(r_type[0]),
        .I5(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .O(\FSM_sequential_mcp1_state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \FSM_sequential_mcp1_state[1]_i_2 
       (.I0(\b_lock_count_reg[0] ),
        .I1(r_type[2]),
        .I2(r_type[0]),
        .O(\FSM_sequential_mcp1_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_mcp1_state[1]_i_3 
       (.I0(r_type[2]),
        .I1(\b_lock_count_reg[0] ),
        .I2(r_type[0]),
        .O(\FSM_sequential_mcp1_state_reg[1] ));
  LUT6 #(
    .INIT(64'h0304000030330000)) 
    \FSM_sequential_mcp1_state[2]_i_2__0 
       (.I0(next_state1),
        .I1(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I4(\FSM_sequential_mcp1_state[2]_i_4__0_n_0 ),
        .I5(r_type[0]),
        .O(\FSM_sequential_mcp1_state_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \FSM_sequential_mcp1_state[2]_i_3__0 
       (.I0(r_type[2]),
        .I1(r_type[0]),
        .I2(r_type_next[2]),
        .I3(\b_lock_count_reg[0] ),
        .I4(r_type_next[0]),
        .O(next_state1));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_mcp1_state[2]_i_4__0 
       (.I0(\b_lock_count_reg[0] ),
        .I1(r_type[2]),
        .O(\FSM_sequential_mcp1_state[2]_i_4__0_n_0 ));
  MUXF7 \FSM_sequential_mcp1_state_reg[0]_i_1 
       (.I0(\FSM_sequential_mcp1_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_mcp1_state[0]_i_3_n_0 ),
        .O(\FSM_sequential_mcp1_state_reg[0] ),
        .S(\FSM_sequential_mcp1_state_reg[2]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \b_lock_count[0]_i_3 
       (.I0(r_type[0]),
        .I1(r_type[2]),
        .O(\b_lock_count_reg[0]_0 ));
  FDRE \mcp1_block_field_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(block_field[0]),
        .Q(mcp1_block_field_reg[0]),
        .R(out));
  FDRE \mcp1_block_field_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(block_field[1]),
        .Q(mcp1_block_field_reg[1]),
        .R(out));
  FDRE \mcp1_block_field_reg_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(block_field[2]),
        .Q(mcp1_block_field_reg[2]),
        .R(out));
  FDRE \mcp1_block_field_reg_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(block_field[3]),
        .Q(mcp1_block_field_reg[3]),
        .R(out));
  FDRE \mcp1_block_field_reg_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(block_field[4]),
        .Q(mcp1_block_field_reg[4]),
        .R(out));
  FDRE \mcp1_block_field_reg_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(block_field[5]),
        .Q(mcp1_block_field_reg[5]),
        .R(out));
  FDRE \mcp1_block_field_reg_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(block_field[6]),
        .Q(mcp1_block_field_reg[6]),
        .R(out));
  FDRE \mcp1_block_field_reg_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(block_field[7]),
        .Q(mcp1_block_field_reg[7]),
        .R(out));
  LUT6 #(
    .INIT(64'h2000000100000000)) 
    \mcp1_dec_c0[0]_i_1 
       (.I0(rx_66_enc_reg[8]),
        .I1(rx_66_enc_reg[2]),
        .I2(rx_66_enc_reg[5]),
        .I3(rx_66_enc_reg[6]),
        .I4(rx_66_enc_reg[7]),
        .I5(\mcp1_dec_c0[0]_i_2_n_0 ),
        .O(\mcp1_dec_c0[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mcp1_dec_c0[0]_i_2 
       (.I0(rx_66_enc_reg[4]),
        .I1(rx_66_enc_reg[3]),
        .O(\mcp1_dec_c0[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018000001)) 
    \mcp1_dec_c0[1]_i_1 
       (.I0(rx_66_enc_reg[3]),
        .I1(rx_66_enc_reg[4]),
        .I2(rx_66_enc_reg[7]),
        .I3(rx_66_enc_reg[5]),
        .I4(rx_66_enc_reg[6]),
        .I5(\mcp1_dec_c0[5]_i_3_n_0 ),
        .O(DecodeWord[1]));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAEAAA)) 
    \mcp1_dec_c0[3]_i_1 
       (.I0(\mcp1_dec_c0[4]_i_2_n_0 ),
        .I1(rx_66_enc_reg[7]),
        .I2(rx_66_enc_reg[8]),
        .I3(\mcp1_dec_c0[3]_i_2_n_0 ),
        .I4(rx_66_enc_reg[5]),
        .I5(rx_66_enc_reg[6]),
        .O(DecodeWord[3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mcp1_dec_c0[3]_i_2 
       (.I0(rx_66_enc_reg[3]),
        .I1(rx_66_enc_reg[4]),
        .I2(rx_66_enc_reg[2]),
        .O(\mcp1_dec_c0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_dec_c0[4]_i_1 
       (.I0(\mcp1_dec_c0[4]_i_2_n_0 ),
        .I1(\mcp1_dec_c0[7]_i_6_n_0 ),
        .O(DecodeWord[4]));
  LUT6 #(
    .INIT(64'h0002020020000020)) 
    \mcp1_dec_c0[4]_i_2 
       (.I0(rx_66_enc_reg[2]),
        .I1(\mcp1_dec_c0[5]_i_5_n_0 ),
        .I2(rx_66_enc_reg[4]),
        .I3(rx_66_enc_reg[7]),
        .I4(rx_66_enc_reg[5]),
        .I5(rx_66_enc_reg[3]),
        .O(\mcp1_dec_c0[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000140)) 
    \mcp1_dec_c0[5]_i_1 
       (.I0(\mcp1_dec_c0[5]_i_2_n_0 ),
        .I1(rx_66_enc_reg[3]),
        .I2(rx_66_enc_reg[4]),
        .I3(rx_66_enc_reg[7]),
        .I4(\mcp1_dec_c0[5]_i_3_n_0 ),
        .I5(\mcp1_dec_c0[5]_i_4_n_0 ),
        .O(DecodeWord[5]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_dec_c0[5]_i_2 
       (.I0(rx_66_enc_reg[5]),
        .I1(rx_66_enc_reg[6]),
        .O(\mcp1_dec_c0[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \mcp1_dec_c0[5]_i_3 
       (.I0(rx_66_enc_reg[2]),
        .I1(rx_66_enc_reg[7]),
        .I2(rx_66_enc_reg[8]),
        .O(\mcp1_dec_c0[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004420000)) 
    \mcp1_dec_c0[5]_i_4 
       (.I0(rx_66_enc_reg[4]),
        .I1(rx_66_enc_reg[3]),
        .I2(rx_66_enc_reg[7]),
        .I3(rx_66_enc_reg[5]),
        .I4(rx_66_enc_reg[2]),
        .I5(\mcp1_dec_c0[5]_i_5_n_0 ),
        .O(\mcp1_dec_c0[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hF99F)) 
    \mcp1_dec_c0[5]_i_5 
       (.I0(rx_66_enc_reg[7]),
        .I1(rx_66_enc_reg[8]),
        .I2(rx_66_enc_reg[6]),
        .I3(rx_66_enc_reg[5]),
        .O(\mcp1_dec_c0[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \mcp1_dec_c0[6]_i_1 
       (.I0(\mcp1_dec_c0[7]_i_6_n_0 ),
        .I1(\mcp1_dec_c0[6]_i_2_n_0 ),
        .I2(rx_66_enc_reg[2]),
        .I3(rx_66_enc_reg[8]),
        .I4(rx_66_enc_reg[6]),
        .O(DecodeWord[6]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mcp1_dec_c0[6]_i_2 
       (.I0(rx_66_enc_reg[7]),
        .I1(rx_66_enc_reg[5]),
        .I2(rx_66_enc_reg[4]),
        .I3(rx_66_enc_reg[3]),
        .O(\mcp1_dec_c0[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFF7FFFFF7FFFFE)) 
    \mcp1_dec_c0[7]_i_1 
       (.I0(\mcp1_dec_c0[7]_i_3_n_0 ),
        .I1(\mcp1_dec_c0[7]_i_4_n_0 ),
        .I2(rx_66_enc_reg[2]),
        .I3(rx_66_enc_reg[3]),
        .I4(rx_66_enc_reg[4]),
        .I5(\mcp1_dec_c0[7]_i_5_n_0 ),
        .O(mcp1_dec_c0_0));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \mcp1_dec_c0[7]_i_2 
       (.I0(\mcp1_dec_c0[7]_i_6_n_0 ),
        .I1(rx_66_enc_reg[6]),
        .I2(rx_66_enc_reg[8]),
        .I3(rx_66_enc_reg[2]),
        .I4(\mcp1_dec_c0[7]_i_7_n_0 ),
        .O(DecodeWord[7]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c0[7]_i_3 
       (.I0(rx_66_enc_reg[5]),
        .I1(rx_66_enc_reg[6]),
        .O(\mcp1_dec_c0[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c0[7]_i_4 
       (.I0(rx_66_enc_reg[8]),
        .I1(rx_66_enc_reg[7]),
        .O(\mcp1_dec_c0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c0[7]_i_5 
       (.I0(rx_66_enc_reg[5]),
        .I1(rx_66_enc_reg[7]),
        .O(\mcp1_dec_c0[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018000080)) 
    \mcp1_dec_c0[7]_i_6 
       (.I0(rx_66_enc_reg[6]),
        .I1(rx_66_enc_reg[5]),
        .I2(rx_66_enc_reg[7]),
        .I3(rx_66_enc_reg[4]),
        .I4(rx_66_enc_reg[3]),
        .I5(\mcp1_dec_c0[5]_i_3_n_0 ),
        .O(\mcp1_dec_c0[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \mcp1_dec_c0[7]_i_7 
       (.I0(rx_66_enc_reg[7]),
        .I1(rx_66_enc_reg[5]),
        .I2(rx_66_enc_reg[3]),
        .I3(rx_66_enc_reg[4]),
        .O(\mcp1_dec_c0[7]_i_7_n_0 ));
  FDRE \mcp1_dec_c0_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_dec_c0[0]_i_1_n_0 ),
        .Q(mcp1_dec_c0[0]),
        .R(mcp1_dec_c0_0));
  FDSE \mcp1_dec_c0_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord[1]),
        .Q(mcp1_dec_c0[1]),
        .S(mcp1_dec_c0_0));
  FDSE \mcp1_dec_c0_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord[3]),
        .Q(mcp1_dec_c0[3]),
        .S(mcp1_dec_c0_0));
  FDSE \mcp1_dec_c0_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord[4]),
        .Q(mcp1_dec_c0[4]),
        .S(mcp1_dec_c0_0));
  FDSE \mcp1_dec_c0_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord[5]),
        .Q(mcp1_dec_c0[5]),
        .S(mcp1_dec_c0_0));
  FDSE \mcp1_dec_c0_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord[6]),
        .Q(mcp1_dec_c0[6]),
        .S(mcp1_dec_c0_0));
  FDSE \mcp1_dec_c0_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord[7]),
        .Q(mcp1_dec_c0[7]),
        .S(mcp1_dec_c0_0));
  LUT6 #(
    .INIT(64'h0080000000000010)) 
    \mcp1_dec_c1[0]_i_1 
       (.I0(rx_66_enc_reg[12]),
        .I1(rx_66_enc_reg[13]),
        .I2(\mcp1_dec_c1[0]_i_2_n_0 ),
        .I3(rx_66_enc_reg[9]),
        .I4(rx_66_enc_reg[15]),
        .I5(rx_66_enc_reg[14]),
        .O(DecodeWord0[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mcp1_dec_c1[0]_i_2 
       (.I0(rx_66_enc_reg[11]),
        .I1(rx_66_enc_reg[10]),
        .O(\mcp1_dec_c1[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h00004009)) 
    \mcp1_dec_c1[1]_i_1 
       (.I0(rx_66_enc_reg[14]),
        .I1(rx_66_enc_reg[12]),
        .I2(rx_66_enc_reg[10]),
        .I3(rx_66_enc_reg[11]),
        .I4(\mcp1_dec_c1[6]_i_2_n_0 ),
        .O(DecodeWord0[1]));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAEAAA)) 
    \mcp1_dec_c1[3]_i_1 
       (.I0(\mcp1_dec_c1[4]_i_2_n_0 ),
        .I1(rx_66_enc_reg[14]),
        .I2(rx_66_enc_reg[15]),
        .I3(\mcp1_dec_c1[3]_i_2_n_0 ),
        .I4(rx_66_enc_reg[12]),
        .I5(rx_66_enc_reg[13]),
        .O(DecodeWord0[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mcp1_dec_c1[3]_i_2 
       (.I0(rx_66_enc_reg[9]),
        .I1(rx_66_enc_reg[10]),
        .I2(rx_66_enc_reg[11]),
        .O(\mcp1_dec_c1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABBAAAAAAAAABAAA)) 
    \mcp1_dec_c1[4]_i_1 
       (.I0(\mcp1_dec_c1[4]_i_2_n_0 ),
        .I1(\mcp1_dec_c1[6]_i_2_n_0 ),
        .I2(rx_66_enc_reg[12]),
        .I3(rx_66_enc_reg[14]),
        .I4(rx_66_enc_reg[11]),
        .I5(rx_66_enc_reg[10]),
        .O(DecodeWord0[4]));
  LUT6 #(
    .INIT(64'h0200000200202000)) 
    \mcp1_dec_c1[4]_i_2 
       (.I0(rx_66_enc_reg[9]),
        .I1(\mcp1_dec_c1[5]_i_4_n_0 ),
        .I2(rx_66_enc_reg[10]),
        .I3(rx_66_enc_reg[14]),
        .I4(rx_66_enc_reg[12]),
        .I5(rx_66_enc_reg[11]),
        .O(\mcp1_dec_c1[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hBAABAAAA)) 
    \mcp1_dec_c1[5]_i_1 
       (.I0(\mcp1_dec_c1[5]_i_2_n_0 ),
        .I1(rx_66_enc_reg[9]),
        .I2(rx_66_enc_reg[14]),
        .I3(rx_66_enc_reg[15]),
        .I4(\mcp1_dec_c1[5]_i_3_n_0 ),
        .O(DecodeWord0[5]));
  LUT6 #(
    .INIT(64'h0000000004420000)) 
    \mcp1_dec_c1[5]_i_2 
       (.I0(rx_66_enc_reg[11]),
        .I1(rx_66_enc_reg[10]),
        .I2(rx_66_enc_reg[14]),
        .I3(rx_66_enc_reg[12]),
        .I4(rx_66_enc_reg[9]),
        .I5(\mcp1_dec_c1[5]_i_4_n_0 ),
        .O(\mcp1_dec_c1[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h20000080)) 
    \mcp1_dec_c1[5]_i_3 
       (.I0(rx_66_enc_reg[13]),
        .I1(rx_66_enc_reg[14]),
        .I2(rx_66_enc_reg[12]),
        .I3(rx_66_enc_reg[10]),
        .I4(rx_66_enc_reg[11]),
        .O(\mcp1_dec_c1[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hF99F)) 
    \mcp1_dec_c1[5]_i_4 
       (.I0(rx_66_enc_reg[13]),
        .I1(rx_66_enc_reg[12]),
        .I2(rx_66_enc_reg[14]),
        .I3(rx_66_enc_reg[15]),
        .O(\mcp1_dec_c1[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1430004014000040)) 
    \mcp1_dec_c1[6]_i_1 
       (.I0(\mcp1_dec_c1[6]_i_2_n_0 ),
        .I1(rx_66_enc_reg[14]),
        .I2(rx_66_enc_reg[12]),
        .I3(rx_66_enc_reg[11]),
        .I4(rx_66_enc_reg[10]),
        .I5(\mcp1_dec_c1[6]_i_3_n_0 ),
        .O(DecodeWord0[6]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \mcp1_dec_c1[6]_i_2 
       (.I0(rx_66_enc_reg[13]),
        .I1(rx_66_enc_reg[12]),
        .I2(rx_66_enc_reg[15]),
        .I3(rx_66_enc_reg[14]),
        .I4(rx_66_enc_reg[9]),
        .O(\mcp1_dec_c1[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mcp1_dec_c1[6]_i_3 
       (.I0(rx_66_enc_reg[13]),
        .I1(rx_66_enc_reg[15]),
        .I2(rx_66_enc_reg[9]),
        .O(\mcp1_dec_c1[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFF7FFFFF7FFFFE)) 
    \mcp1_dec_c1[7]_i_1 
       (.I0(\mcp1_dec_c1[7]_i_3_n_0 ),
        .I1(\mcp1_dec_c1[7]_i_4_n_0 ),
        .I2(rx_66_enc_reg[9]),
        .I3(\mcp1_dec_c1[7]_i_5_n_0 ),
        .I4(rx_66_enc_reg[11]),
        .I5(rx_66_enc_reg[10]),
        .O(mcp1_dec_c1_1));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    \mcp1_dec_c1[7]_i_2 
       (.I0(\mcp1_dec_c1[7]_i_6_n_0 ),
        .I1(\mcp1_dec_c1[7]_i_7_n_0 ),
        .I2(rx_66_enc_reg[13]),
        .I3(\mcp1_dec_c1[7]_i_8_n_0 ),
        .I4(rx_66_enc_reg[10]),
        .I5(rx_66_enc_reg[11]),
        .O(DecodeWord0[7]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c1[7]_i_3 
       (.I0(rx_66_enc_reg[12]),
        .I1(rx_66_enc_reg[13]),
        .O(\mcp1_dec_c1[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c1[7]_i_4 
       (.I0(rx_66_enc_reg[15]),
        .I1(rx_66_enc_reg[14]),
        .O(\mcp1_dec_c1[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c1[7]_i_5 
       (.I0(rx_66_enc_reg[12]),
        .I1(rx_66_enc_reg[14]),
        .O(\mcp1_dec_c1[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h00001880)) 
    \mcp1_dec_c1[7]_i_6 
       (.I0(rx_66_enc_reg[10]),
        .I1(rx_66_enc_reg[11]),
        .I2(rx_66_enc_reg[14]),
        .I3(rx_66_enc_reg[12]),
        .I4(\mcp1_dec_c1[6]_i_2_n_0 ),
        .O(\mcp1_dec_c1[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_dec_c1[7]_i_7 
       (.I0(rx_66_enc_reg[9]),
        .I1(rx_66_enc_reg[15]),
        .O(\mcp1_dec_c1[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mcp1_dec_c1[7]_i_8 
       (.I0(rx_66_enc_reg[12]),
        .I1(rx_66_enc_reg[14]),
        .O(\mcp1_dec_c1[7]_i_8_n_0 ));
  FDRE \mcp1_dec_c1_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord0[0]),
        .Q(mcp1_dec_c1[0]),
        .R(mcp1_dec_c1_1));
  FDSE \mcp1_dec_c1_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord0[1]),
        .Q(mcp1_dec_c1[1]),
        .S(mcp1_dec_c1_1));
  FDSE \mcp1_dec_c1_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord0[3]),
        .Q(mcp1_dec_c1[3]),
        .S(mcp1_dec_c1_1));
  FDSE \mcp1_dec_c1_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord0[4]),
        .Q(mcp1_dec_c1[4]),
        .S(mcp1_dec_c1_1));
  FDSE \mcp1_dec_c1_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord0[5]),
        .Q(mcp1_dec_c1[5]),
        .S(mcp1_dec_c1_1));
  FDSE \mcp1_dec_c1_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord0[6]),
        .Q(mcp1_dec_c1[6]),
        .S(mcp1_dec_c1_1));
  FDSE \mcp1_dec_c1_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord0[7]),
        .Q(mcp1_dec_c1[7]),
        .S(mcp1_dec_c1_1));
  LUT6 #(
    .INIT(64'h0000000000004001)) 
    \mcp1_dec_c2[0]_i_1 
       (.I0(\mcp1_dec_c2[1]_i_2_n_0 ),
        .I1(rx_66_enc_reg[20]),
        .I2(rx_66_enc_reg[21]),
        .I3(rx_66_enc_reg[19]),
        .I4(rx_66_enc_reg[17]),
        .I5(rx_66_enc_reg[18]),
        .O(\mcp1_dec_c2[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018000001)) 
    \mcp1_dec_c2[1]_i_1 
       (.I0(rx_66_enc_reg[18]),
        .I1(rx_66_enc_reg[17]),
        .I2(rx_66_enc_reg[21]),
        .I3(rx_66_enc_reg[19]),
        .I4(rx_66_enc_reg[20]),
        .I5(\mcp1_dec_c2[1]_i_2_n_0 ),
        .O(DecodeWord1[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \mcp1_dec_c2[1]_i_2 
       (.I0(rx_66_enc_reg[16]),
        .I1(rx_66_enc_reg[21]),
        .I2(rx_66_enc_reg[22]),
        .O(\mcp1_dec_c2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAEAAA)) 
    \mcp1_dec_c2[3]_i_1 
       (.I0(\mcp1_dec_c2[4]_i_2_n_0 ),
        .I1(rx_66_enc_reg[21]),
        .I2(rx_66_enc_reg[22]),
        .I3(\mcp1_dec_c2[3]_i_2_n_0 ),
        .I4(rx_66_enc_reg[20]),
        .I5(rx_66_enc_reg[19]),
        .O(DecodeWord1[3]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mcp1_dec_c2[3]_i_2 
       (.I0(rx_66_enc_reg[18]),
        .I1(rx_66_enc_reg[17]),
        .I2(rx_66_enc_reg[16]),
        .O(\mcp1_dec_c2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_dec_c2[4]_i_1 
       (.I0(\mcp1_dec_c2[4]_i_2_n_0 ),
        .I1(\mcp1_dec_c2[7]_i_6_n_0 ),
        .O(DecodeWord1[4]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h00004224)) 
    \mcp1_dec_c2[4]_i_2 
       (.I0(rx_66_enc_reg[17]),
        .I1(rx_66_enc_reg[18]),
        .I2(rx_66_enc_reg[19]),
        .I3(rx_66_enc_reg[21]),
        .I4(\mcp1_dec_c2[5]_i_2_n_0 ),
        .O(\mcp1_dec_c2[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000610)) 
    \mcp1_dec_c2[5]_i_1 
       (.I0(rx_66_enc_reg[21]),
        .I1(rx_66_enc_reg[19]),
        .I2(rx_66_enc_reg[18]),
        .I3(rx_66_enc_reg[17]),
        .I4(\mcp1_dec_c2[5]_i_2_n_0 ),
        .I5(\mcp1_dec_c2[5]_i_3_n_0 ),
        .O(DecodeWord1[5]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hFF9F9FFF)) 
    \mcp1_dec_c2[5]_i_2 
       (.I0(rx_66_enc_reg[19]),
        .I1(rx_66_enc_reg[20]),
        .I2(rx_66_enc_reg[16]),
        .I3(rx_66_enc_reg[21]),
        .I4(rx_66_enc_reg[22]),
        .O(\mcp1_dec_c2[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000004040000000)) 
    \mcp1_dec_c2[5]_i_3 
       (.I0(\mcp1_dec_c2[1]_i_2_n_0 ),
        .I1(rx_66_enc_reg[20]),
        .I2(rx_66_enc_reg[19]),
        .I3(rx_66_enc_reg[17]),
        .I4(rx_66_enc_reg[18]),
        .I5(rx_66_enc_reg[21]),
        .O(\mcp1_dec_c2[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \mcp1_dec_c2[6]_i_1 
       (.I0(\mcp1_dec_c2[7]_i_6_n_0 ),
        .I1(\mcp1_dec_c2[6]_i_2_n_0 ),
        .I2(\mcp1_dec_c2[6]_i_3_n_0 ),
        .I3(rx_66_enc_reg[20]),
        .I4(rx_66_enc_reg[22]),
        .I5(rx_66_enc_reg[16]),
        .O(DecodeWord1[6]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_dec_c2[6]_i_2 
       (.I0(rx_66_enc_reg[19]),
        .I1(rx_66_enc_reg[21]),
        .O(\mcp1_dec_c2[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_dec_c2[6]_i_3 
       (.I0(rx_66_enc_reg[17]),
        .I1(rx_66_enc_reg[18]),
        .O(\mcp1_dec_c2[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFF7F7FFFFFFE)) 
    \mcp1_dec_c2[7]_i_1 
       (.I0(\mcp1_dec_c2[7]_i_3_n_0 ),
        .I1(\mcp1_dec_c2[7]_i_4_n_0 ),
        .I2(rx_66_enc_reg[16]),
        .I3(\mcp1_dec_c2[7]_i_5_n_0 ),
        .I4(rx_66_enc_reg[17]),
        .I5(rx_66_enc_reg[18]),
        .O(mcp1_dec_c2_2));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \mcp1_dec_c2[7]_i_2 
       (.I0(\mcp1_dec_c2[7]_i_6_n_0 ),
        .I1(rx_66_enc_reg[22]),
        .I2(rx_66_enc_reg[16]),
        .I3(rx_66_enc_reg[20]),
        .I4(\mcp1_dec_c2[7]_i_7_n_0 ),
        .O(DecodeWord1[7]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c2[7]_i_3 
       (.I0(rx_66_enc_reg[19]),
        .I1(rx_66_enc_reg[20]),
        .O(\mcp1_dec_c2[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c2[7]_i_4 
       (.I0(rx_66_enc_reg[22]),
        .I1(rx_66_enc_reg[21]),
        .O(\mcp1_dec_c2[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c2[7]_i_5 
       (.I0(rx_66_enc_reg[21]),
        .I1(rx_66_enc_reg[19]),
        .O(\mcp1_dec_c2[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1000004004000000)) 
    \mcp1_dec_c2[7]_i_6 
       (.I0(\mcp1_dec_c2[1]_i_2_n_0 ),
        .I1(rx_66_enc_reg[21]),
        .I2(rx_66_enc_reg[19]),
        .I3(rx_66_enc_reg[17]),
        .I4(rx_66_enc_reg[18]),
        .I5(rx_66_enc_reg[20]),
        .O(\mcp1_dec_c2[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \mcp1_dec_c2[7]_i_7 
       (.I0(rx_66_enc_reg[17]),
        .I1(rx_66_enc_reg[18]),
        .I2(rx_66_enc_reg[19]),
        .I3(rx_66_enc_reg[21]),
        .O(\mcp1_dec_c2[7]_i_7_n_0 ));
  FDRE \mcp1_dec_c2_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_dec_c2[0]_i_1_n_0 ),
        .Q(mcp1_dec_c2[0]),
        .R(mcp1_dec_c2_2));
  FDSE \mcp1_dec_c2_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord1[1]),
        .Q(mcp1_dec_c2[1]),
        .S(mcp1_dec_c2_2));
  FDSE \mcp1_dec_c2_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord1[3]),
        .Q(mcp1_dec_c2[3]),
        .S(mcp1_dec_c2_2));
  FDSE \mcp1_dec_c2_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord1[4]),
        .Q(mcp1_dec_c2[4]),
        .S(mcp1_dec_c2_2));
  FDSE \mcp1_dec_c2_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord1[5]),
        .Q(mcp1_dec_c2[5]),
        .S(mcp1_dec_c2_2));
  FDSE \mcp1_dec_c2_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord1[6]),
        .Q(mcp1_dec_c2[6]),
        .S(mcp1_dec_c2_2));
  FDSE \mcp1_dec_c2_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord1[7]),
        .Q(mcp1_dec_c2[7]),
        .S(mcp1_dec_c2_2));
  LUT6 #(
    .INIT(64'h0100000000000001)) 
    \mcp1_dec_c3[0]_i_1 
       (.I0(\mcp1_dec_c3[5]_i_4_n_0 ),
        .I1(rx_66_enc_reg[25]),
        .I2(rx_66_enc_reg[24]),
        .I3(rx_66_enc_reg[28]),
        .I4(rx_66_enc_reg[27]),
        .I5(rx_66_enc_reg[26]),
        .O(DecodeWord2[0]));
  LUT6 #(
    .INIT(64'h0000000018000001)) 
    \mcp1_dec_c3[1]_i_1 
       (.I0(rx_66_enc_reg[24]),
        .I1(rx_66_enc_reg[25]),
        .I2(rx_66_enc_reg[28]),
        .I3(rx_66_enc_reg[26]),
        .I4(rx_66_enc_reg[27]),
        .I5(\mcp1_dec_c3[5]_i_4_n_0 ),
        .O(DecodeWord2[1]));
  LUT6 #(
    .INIT(64'hAAAEAAAAAAAAEAAA)) 
    \mcp1_dec_c3[3]_i_1 
       (.I0(\mcp1_dec_c3[4]_i_2_n_0 ),
        .I1(\mcp1_dec_c3[3]_i_2_n_0 ),
        .I2(rx_66_enc_reg[27]),
        .I3(rx_66_enc_reg[26]),
        .I4(rx_66_enc_reg[28]),
        .I5(rx_66_enc_reg[29]),
        .O(DecodeWord2[3]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mcp1_dec_c3[3]_i_2 
       (.I0(rx_66_enc_reg[24]),
        .I1(rx_66_enc_reg[25]),
        .I2(rx_66_enc_reg[23]),
        .O(\mcp1_dec_c3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_dec_c3[4]_i_1 
       (.I0(\mcp1_dec_c3[4]_i_2_n_0 ),
        .I1(\mcp1_dec_c3[7]_i_6_n_0 ),
        .O(DecodeWord2[4]));
  LUT6 #(
    .INIT(64'h0008080080000080)) 
    \mcp1_dec_c3[4]_i_2 
       (.I0(rx_66_enc_reg[23]),
        .I1(\mcp1_dec_c3[5]_i_5_n_0 ),
        .I2(rx_66_enc_reg[25]),
        .I3(rx_66_enc_reg[28]),
        .I4(rx_66_enc_reg[26]),
        .I5(rx_66_enc_reg[24]),
        .O(\mcp1_dec_c3[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAABAA)) 
    \mcp1_dec_c3[5]_i_1 
       (.I0(\mcp1_dec_c3[5]_i_2_n_0 ),
        .I1(\mcp1_dec_c3[5]_i_3_n_0 ),
        .I2(\mcp1_dec_c3[5]_i_4_n_0 ),
        .I3(rx_66_enc_reg[28]),
        .I4(rx_66_enc_reg[25]),
        .I5(rx_66_enc_reg[24]),
        .O(DecodeWord2[5]));
  LUT6 #(
    .INIT(64'h0000280002000000)) 
    \mcp1_dec_c3[5]_i_2 
       (.I0(\mcp1_dec_c3[5]_i_5_n_0 ),
        .I1(rx_66_enc_reg[28]),
        .I2(rx_66_enc_reg[26]),
        .I3(rx_66_enc_reg[23]),
        .I4(rx_66_enc_reg[25]),
        .I5(rx_66_enc_reg[24]),
        .O(\mcp1_dec_c3[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_dec_c3[5]_i_3 
       (.I0(rx_66_enc_reg[26]),
        .I1(rx_66_enc_reg[27]),
        .O(\mcp1_dec_c3[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \mcp1_dec_c3[5]_i_4 
       (.I0(rx_66_enc_reg[23]),
        .I1(rx_66_enc_reg[29]),
        .I2(rx_66_enc_reg[28]),
        .O(\mcp1_dec_c3[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h0660)) 
    \mcp1_dec_c3[5]_i_5 
       (.I0(rx_66_enc_reg[29]),
        .I1(rx_66_enc_reg[28]),
        .I2(rx_66_enc_reg[27]),
        .I3(rx_66_enc_reg[26]),
        .O(\mcp1_dec_c3[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \mcp1_dec_c3[6]_i_1 
       (.I0(\mcp1_dec_c3[7]_i_6_n_0 ),
        .I1(\mcp1_dec_c3[6]_i_2_n_0 ),
        .I2(rx_66_enc_reg[27]),
        .I3(rx_66_enc_reg[29]),
        .I4(rx_66_enc_reg[23]),
        .O(DecodeWord2[6]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \mcp1_dec_c3[6]_i_2 
       (.I0(rx_66_enc_reg[24]),
        .I1(rx_66_enc_reg[25]),
        .I2(rx_66_enc_reg[28]),
        .I3(rx_66_enc_reg[26]),
        .O(\mcp1_dec_c3[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFF7FFFFF7FFFFE)) 
    \mcp1_dec_c3[7]_i_1 
       (.I0(\mcp1_dec_c3[7]_i_3_n_0 ),
        .I1(\mcp1_dec_c3[7]_i_4_n_0 ),
        .I2(rx_66_enc_reg[23]),
        .I3(rx_66_enc_reg[24]),
        .I4(rx_66_enc_reg[25]),
        .I5(\mcp1_dec_c3[7]_i_5_n_0 ),
        .O(mcp1_dec_c3_3));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \mcp1_dec_c3[7]_i_2 
       (.I0(\mcp1_dec_c3[7]_i_6_n_0 ),
        .I1(rx_66_enc_reg[29]),
        .I2(rx_66_enc_reg[23]),
        .I3(rx_66_enc_reg[27]),
        .I4(\mcp1_dec_c3[7]_i_7_n_0 ),
        .O(DecodeWord2[7]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c3[7]_i_3 
       (.I0(rx_66_enc_reg[26]),
        .I1(rx_66_enc_reg[27]),
        .O(\mcp1_dec_c3[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c3[7]_i_4 
       (.I0(rx_66_enc_reg[28]),
        .I1(rx_66_enc_reg[29]),
        .O(\mcp1_dec_c3[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c3[7]_i_5 
       (.I0(rx_66_enc_reg[26]),
        .I1(rx_66_enc_reg[28]),
        .O(\mcp1_dec_c3[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018000080)) 
    \mcp1_dec_c3[7]_i_6 
       (.I0(rx_66_enc_reg[27]),
        .I1(rx_66_enc_reg[26]),
        .I2(rx_66_enc_reg[28]),
        .I3(rx_66_enc_reg[25]),
        .I4(rx_66_enc_reg[24]),
        .I5(\mcp1_dec_c3[5]_i_4_n_0 ),
        .O(\mcp1_dec_c3[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \mcp1_dec_c3[7]_i_7 
       (.I0(rx_66_enc_reg[28]),
        .I1(rx_66_enc_reg[26]),
        .I2(rx_66_enc_reg[25]),
        .I3(rx_66_enc_reg[24]),
        .O(\mcp1_dec_c3[7]_i_7_n_0 ));
  FDRE \mcp1_dec_c3_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord2[0]),
        .Q(mcp1_dec_c3[0]),
        .R(mcp1_dec_c3_3));
  FDSE \mcp1_dec_c3_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord2[1]),
        .Q(mcp1_dec_c3[1]),
        .S(mcp1_dec_c3_3));
  FDSE \mcp1_dec_c3_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord2[3]),
        .Q(mcp1_dec_c3[3]),
        .S(mcp1_dec_c3_3));
  FDSE \mcp1_dec_c3_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord2[4]),
        .Q(mcp1_dec_c3[4]),
        .S(mcp1_dec_c3_3));
  FDSE \mcp1_dec_c3_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord2[5]),
        .Q(mcp1_dec_c3[5]),
        .S(mcp1_dec_c3_3));
  FDSE \mcp1_dec_c3_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord2[6]),
        .Q(mcp1_dec_c3[6]),
        .S(mcp1_dec_c3_3));
  FDSE \mcp1_dec_c3_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord2[7]),
        .Q(mcp1_dec_c3[7]),
        .S(mcp1_dec_c3_3));
  LUT6 #(
    .INIT(64'h0080000000000010)) 
    \mcp1_dec_c4[0]_i_1 
       (.I0(rx_66_enc_reg[34]),
        .I1(rx_66_enc_reg[33]),
        .I2(\mcp1_dec_c4[0]_i_2_n_0 ),
        .I3(rx_66_enc_reg[30]),
        .I4(rx_66_enc_reg[36]),
        .I5(rx_66_enc_reg[35]),
        .O(DecodeWord3[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mcp1_dec_c4[0]_i_2 
       (.I0(rx_66_enc_reg[32]),
        .I1(rx_66_enc_reg[31]),
        .O(\mcp1_dec_c4[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h00004009)) 
    \mcp1_dec_c4[1]_i_1 
       (.I0(rx_66_enc_reg[35]),
        .I1(rx_66_enc_reg[33]),
        .I2(rx_66_enc_reg[31]),
        .I3(rx_66_enc_reg[32]),
        .I4(\mcp1_dec_c4[4]_i_3_n_0 ),
        .O(DecodeWord3[1]));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAEAAA)) 
    \mcp1_dec_c4[3]_i_1 
       (.I0(\mcp1_dec_c4[4]_i_2_n_0 ),
        .I1(rx_66_enc_reg[35]),
        .I2(rx_66_enc_reg[36]),
        .I3(\mcp1_dec_c4[3]_i_2_n_0 ),
        .I4(rx_66_enc_reg[33]),
        .I5(rx_66_enc_reg[34]),
        .O(DecodeWord3[3]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mcp1_dec_c4[3]_i_2 
       (.I0(rx_66_enc_reg[31]),
        .I1(rx_66_enc_reg[32]),
        .I2(rx_66_enc_reg[30]),
        .O(\mcp1_dec_c4[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAABBAAABAAAAAAA)) 
    \mcp1_dec_c4[4]_i_1 
       (.I0(\mcp1_dec_c4[4]_i_2_n_0 ),
        .I1(\mcp1_dec_c4[4]_i_3_n_0 ),
        .I2(rx_66_enc_reg[32]),
        .I3(rx_66_enc_reg[31]),
        .I4(rx_66_enc_reg[33]),
        .I5(rx_66_enc_reg[35]),
        .O(DecodeWord3[4]));
  LUT6 #(
    .INIT(64'h0200000200202000)) 
    \mcp1_dec_c4[4]_i_2 
       (.I0(rx_66_enc_reg[30]),
        .I1(\mcp1_dec_c4[4]_i_4_n_0 ),
        .I2(rx_66_enc_reg[31]),
        .I3(rx_66_enc_reg[35]),
        .I4(rx_66_enc_reg[33]),
        .I5(rx_66_enc_reg[32]),
        .O(\mcp1_dec_c4[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \mcp1_dec_c4[4]_i_3 
       (.I0(rx_66_enc_reg[34]),
        .I1(rx_66_enc_reg[33]),
        .I2(rx_66_enc_reg[36]),
        .I3(rx_66_enc_reg[35]),
        .I4(rx_66_enc_reg[30]),
        .O(\mcp1_dec_c4[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hF99F)) 
    \mcp1_dec_c4[4]_i_4 
       (.I0(rx_66_enc_reg[34]),
        .I1(rx_66_enc_reg[33]),
        .I2(rx_66_enc_reg[35]),
        .I3(rx_66_enc_reg[36]),
        .O(\mcp1_dec_c4[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0CC0222200002222)) 
    \mcp1_dec_c4[5]_i_1 
       (.I0(\mcp1_dec_c4[5]_i_2_n_0 ),
        .I1(\mcp1_dec_c4[7]_i_4_n_0 ),
        .I2(rx_66_enc_reg[33]),
        .I3(rx_66_enc_reg[34]),
        .I4(rx_66_enc_reg[30]),
        .I5(\mcp1_dec_c4[5]_i_3_n_0 ),
        .O(DecodeWord3[5]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h18000000)) 
    \mcp1_dec_c4[5]_i_2 
       (.I0(rx_66_enc_reg[31]),
        .I1(rx_66_enc_reg[32]),
        .I2(rx_66_enc_reg[35]),
        .I3(rx_66_enc_reg[34]),
        .I4(rx_66_enc_reg[33]),
        .O(\mcp1_dec_c4[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h0224)) 
    \mcp1_dec_c4[5]_i_3 
       (.I0(rx_66_enc_reg[31]),
        .I1(rx_66_enc_reg[32]),
        .I2(rx_66_enc_reg[33]),
        .I3(rx_66_enc_reg[35]),
        .O(\mcp1_dec_c4[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \mcp1_dec_c4[6]_i_1 
       (.I0(\mcp1_dec_c4[7]_i_6_n_0 ),
        .I1(\mcp1_dec_c4[6]_i_2_n_0 ),
        .I2(rx_66_enc_reg[34]),
        .I3(rx_66_enc_reg[31]),
        .I4(rx_66_enc_reg[32]),
        .O(DecodeWord3[6]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \mcp1_dec_c4[6]_i_2 
       (.I0(rx_66_enc_reg[36]),
        .I1(rx_66_enc_reg[30]),
        .I2(rx_66_enc_reg[35]),
        .I3(rx_66_enc_reg[33]),
        .O(\mcp1_dec_c4[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFFFFFFFF7FFE)) 
    \mcp1_dec_c4[7]_i_1 
       (.I0(\mcp1_dec_c4[7]_i_3_n_0 ),
        .I1(\mcp1_dec_c4[7]_i_4_n_0 ),
        .I2(rx_66_enc_reg[30]),
        .I3(rx_66_enc_reg[32]),
        .I4(rx_66_enc_reg[31]),
        .I5(\mcp1_dec_c4[7]_i_5_n_0 ),
        .O(mcp1_dec_c4_4));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \mcp1_dec_c4[7]_i_2 
       (.I0(\mcp1_dec_c4[7]_i_6_n_0 ),
        .I1(rx_66_enc_reg[36]),
        .I2(rx_66_enc_reg[30]),
        .I3(rx_66_enc_reg[34]),
        .I4(\mcp1_dec_c4[7]_i_7_n_0 ),
        .O(DecodeWord3[7]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c4[7]_i_3 
       (.I0(rx_66_enc_reg[33]),
        .I1(rx_66_enc_reg[34]),
        .O(\mcp1_dec_c4[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c4[7]_i_4 
       (.I0(rx_66_enc_reg[36]),
        .I1(rx_66_enc_reg[35]),
        .O(\mcp1_dec_c4[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c4[7]_i_5 
       (.I0(rx_66_enc_reg[33]),
        .I1(rx_66_enc_reg[35]),
        .O(\mcp1_dec_c4[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h00006008)) 
    \mcp1_dec_c4[7]_i_6 
       (.I0(rx_66_enc_reg[35]),
        .I1(rx_66_enc_reg[33]),
        .I2(rx_66_enc_reg[31]),
        .I3(rx_66_enc_reg[32]),
        .I4(\mcp1_dec_c4[4]_i_3_n_0 ),
        .O(\mcp1_dec_c4[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \mcp1_dec_c4[7]_i_7 
       (.I0(rx_66_enc_reg[35]),
        .I1(rx_66_enc_reg[33]),
        .I2(rx_66_enc_reg[32]),
        .I3(rx_66_enc_reg[31]),
        .O(\mcp1_dec_c4[7]_i_7_n_0 ));
  FDRE \mcp1_dec_c4_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord3[0]),
        .Q(mcp1_dec_c4[0]),
        .R(mcp1_dec_c4_4));
  FDSE \mcp1_dec_c4_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord3[1]),
        .Q(mcp1_dec_c4[1]),
        .S(mcp1_dec_c4_4));
  FDSE \mcp1_dec_c4_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord3[3]),
        .Q(mcp1_dec_c4[3]),
        .S(mcp1_dec_c4_4));
  FDSE \mcp1_dec_c4_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord3[4]),
        .Q(mcp1_dec_c4[4]),
        .S(mcp1_dec_c4_4));
  FDSE \mcp1_dec_c4_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord3[5]),
        .Q(mcp1_dec_c4[5]),
        .S(mcp1_dec_c4_4));
  FDSE \mcp1_dec_c4_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord3[6]),
        .Q(mcp1_dec_c4[6]),
        .S(mcp1_dec_c4_4));
  FDSE \mcp1_dec_c4_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord3[7]),
        .Q(mcp1_dec_c4[7]),
        .S(mcp1_dec_c4_4));
  LUT6 #(
    .INIT(64'h0000000000004001)) 
    \mcp1_dec_c5[0]_i_1 
       (.I0(\mcp1_dec_c5[1]_i_2_n_0 ),
        .I1(rx_66_enc_reg[41]),
        .I2(rx_66_enc_reg[42]),
        .I3(rx_66_enc_reg[40]),
        .I4(rx_66_enc_reg[38]),
        .I5(rx_66_enc_reg[39]),
        .O(\mcp1_dec_c5[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002800001)) 
    \mcp1_dec_c5[1]_i_1 
       (.I0(rx_66_enc_reg[41]),
        .I1(rx_66_enc_reg[38]),
        .I2(rx_66_enc_reg[39]),
        .I3(rx_66_enc_reg[42]),
        .I4(rx_66_enc_reg[40]),
        .I5(\mcp1_dec_c5[1]_i_2_n_0 ),
        .O(DecodeWord4[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \mcp1_dec_c5[1]_i_2 
       (.I0(rx_66_enc_reg[37]),
        .I1(rx_66_enc_reg[42]),
        .I2(rx_66_enc_reg[43]),
        .O(\mcp1_dec_c5[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55755D5555555555)) 
    \mcp1_dec_c5[3]_i_1 
       (.I0(\mcp1_dec_c5[4]_i_2_n_0 ),
        .I1(rx_66_enc_reg[40]),
        .I2(rx_66_enc_reg[42]),
        .I3(rx_66_enc_reg[41]),
        .I4(rx_66_enc_reg[43]),
        .I5(\mcp1_dec_c5[3]_i_2_n_0 ),
        .O(DecodeWord4[3]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mcp1_dec_c5[3]_i_2 
       (.I0(rx_66_enc_reg[37]),
        .I1(rx_66_enc_reg[39]),
        .I2(rx_66_enc_reg[38]),
        .O(\mcp1_dec_c5[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mcp1_dec_c5[4]_i_1 
       (.I0(\mcp1_dec_c5[7]_i_6_n_0 ),
        .I1(\mcp1_dec_c5[4]_i_2_n_0 ),
        .O(DecodeWord4[4]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hFFFFDBBD)) 
    \mcp1_dec_c5[4]_i_2 
       (.I0(rx_66_enc_reg[39]),
        .I1(rx_66_enc_reg[38]),
        .I2(rx_66_enc_reg[40]),
        .I3(rx_66_enc_reg[42]),
        .I4(\mcp1_dec_c5[5]_i_2_n_0 ),
        .O(\mcp1_dec_c5[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000224)) 
    \mcp1_dec_c5[5]_i_1 
       (.I0(rx_66_enc_reg[38]),
        .I1(rx_66_enc_reg[39]),
        .I2(rx_66_enc_reg[42]),
        .I3(rx_66_enc_reg[40]),
        .I4(\mcp1_dec_c5[5]_i_2_n_0 ),
        .I5(\mcp1_dec_c5[5]_i_3_n_0 ),
        .O(DecodeWord4[5]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hFF9F9FFF)) 
    \mcp1_dec_c5[5]_i_2 
       (.I0(rx_66_enc_reg[40]),
        .I1(rx_66_enc_reg[41]),
        .I2(rx_66_enc_reg[37]),
        .I3(rx_66_enc_reg[42]),
        .I4(rx_66_enc_reg[43]),
        .O(\mcp1_dec_c5[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0140000000000000)) 
    \mcp1_dec_c5[5]_i_3 
       (.I0(\mcp1_dec_c5[1]_i_2_n_0 ),
        .I1(rx_66_enc_reg[38]),
        .I2(rx_66_enc_reg[39]),
        .I3(rx_66_enc_reg[42]),
        .I4(rx_66_enc_reg[40]),
        .I5(rx_66_enc_reg[41]),
        .O(\mcp1_dec_c5[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    \mcp1_dec_c5[6]_i_1 
       (.I0(\mcp1_dec_c5[7]_i_6_n_0 ),
        .I1(\mcp1_dec_c5[6]_i_2_n_0 ),
        .I2(rx_66_enc_reg[41]),
        .I3(rx_66_enc_reg[39]),
        .I4(rx_66_enc_reg[43]),
        .I5(\mcp1_dec_c5[6]_i_3_n_0 ),
        .O(DecodeWord4[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_dec_c5[6]_i_2 
       (.I0(rx_66_enc_reg[40]),
        .I1(rx_66_enc_reg[42]),
        .O(\mcp1_dec_c5[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_dec_c5[6]_i_3 
       (.I0(rx_66_enc_reg[38]),
        .I1(rx_66_enc_reg[37]),
        .O(\mcp1_dec_c5[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDBFFFFFFFFFFFF7E)) 
    \mcp1_dec_c5[7]_i_1 
       (.I0(\mcp1_dec_c5[7]_i_3_n_0 ),
        .I1(rx_66_enc_reg[39]),
        .I2(rx_66_enc_reg[38]),
        .I3(\mcp1_dec_c5[7]_i_4_n_0 ),
        .I4(\mcp1_dec_c5[7]_i_5_n_0 ),
        .I5(rx_66_enc_reg[37]),
        .O(mcp1_dec_c5_5));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \mcp1_dec_c5[7]_i_2 
       (.I0(\mcp1_dec_c5[7]_i_6_n_0 ),
        .I1(rx_66_enc_reg[43]),
        .I2(rx_66_enc_reg[41]),
        .I3(rx_66_enc_reg[37]),
        .I4(\mcp1_dec_c5[7]_i_7_n_0 ),
        .O(DecodeWord4[7]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c5[7]_i_3 
       (.I0(rx_66_enc_reg[42]),
        .I1(rx_66_enc_reg[40]),
        .O(\mcp1_dec_c5[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c5[7]_i_4 
       (.I0(rx_66_enc_reg[40]),
        .I1(rx_66_enc_reg[41]),
        .O(\mcp1_dec_c5[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c5[7]_i_5 
       (.I0(rx_66_enc_reg[43]),
        .I1(rx_66_enc_reg[42]),
        .O(\mcp1_dec_c5[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000024000080)) 
    \mcp1_dec_c5[7]_i_6 
       (.I0(rx_66_enc_reg[41]),
        .I1(rx_66_enc_reg[42]),
        .I2(rx_66_enc_reg[40]),
        .I3(rx_66_enc_reg[38]),
        .I4(rx_66_enc_reg[39]),
        .I5(\mcp1_dec_c5[1]_i_2_n_0 ),
        .O(\mcp1_dec_c5[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \mcp1_dec_c5[7]_i_7 
       (.I0(rx_66_enc_reg[40]),
        .I1(rx_66_enc_reg[42]),
        .I2(rx_66_enc_reg[39]),
        .I3(rx_66_enc_reg[38]),
        .O(\mcp1_dec_c5[7]_i_7_n_0 ));
  FDRE \mcp1_dec_c5_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_dec_c5[0]_i_1_n_0 ),
        .Q(mcp1_dec_c5[0]),
        .R(mcp1_dec_c5_5));
  FDSE \mcp1_dec_c5_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord4[1]),
        .Q(mcp1_dec_c5[1]),
        .S(mcp1_dec_c5_5));
  FDSE \mcp1_dec_c5_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord4[3]),
        .Q(mcp1_dec_c5[3]),
        .S(mcp1_dec_c5_5));
  FDSE \mcp1_dec_c5_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord4[4]),
        .Q(mcp1_dec_c5[4]),
        .S(mcp1_dec_c5_5));
  FDSE \mcp1_dec_c5_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord4[5]),
        .Q(mcp1_dec_c5[5]),
        .S(mcp1_dec_c5_5));
  FDSE \mcp1_dec_c5_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord4[6]),
        .Q(mcp1_dec_c5[6]),
        .S(mcp1_dec_c5_5));
  FDSE \mcp1_dec_c5_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord4[7]),
        .Q(mcp1_dec_c5[7]),
        .S(mcp1_dec_c5_5));
  LUT6 #(
    .INIT(64'h0000000020000001)) 
    \mcp1_dec_c6[0]_i_1 
       (.I0(rx_66_enc_reg[50]),
        .I1(rx_66_enc_reg[44]),
        .I2(rx_66_enc_reg[47]),
        .I3(rx_66_enc_reg[49]),
        .I4(rx_66_enc_reg[48]),
        .I5(\mcp1_dec_c6[0]_i_2_n_0 ),
        .O(\mcp1_dec_c6[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_dec_c6[0]_i_2 
       (.I0(rx_66_enc_reg[46]),
        .I1(rx_66_enc_reg[45]),
        .O(\mcp1_dec_c6[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000081)) 
    \mcp1_dec_c6[1]_i_1 
       (.I0(rx_66_enc_reg[48]),
        .I1(rx_66_enc_reg[47]),
        .I2(rx_66_enc_reg[49]),
        .I3(rx_66_enc_reg[46]),
        .I4(rx_66_enc_reg[45]),
        .I5(\mcp1_dec_c6[5]_i_4_n_0 ),
        .O(DecodeWord5[1]));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAEAAA)) 
    \mcp1_dec_c6[3]_i_1 
       (.I0(\mcp1_dec_c6[4]_i_2_n_0 ),
        .I1(rx_66_enc_reg[49]),
        .I2(rx_66_enc_reg[50]),
        .I3(\mcp1_dec_c6[3]_i_2_n_0 ),
        .I4(rx_66_enc_reg[48]),
        .I5(rx_66_enc_reg[47]),
        .O(DecodeWord5[3]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mcp1_dec_c6[3]_i_2 
       (.I0(rx_66_enc_reg[44]),
        .I1(rx_66_enc_reg[45]),
        .I2(rx_66_enc_reg[46]),
        .O(\mcp1_dec_c6[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_dec_c6[4]_i_1 
       (.I0(\mcp1_dec_c6[4]_i_2_n_0 ),
        .I1(\mcp1_dec_c6[7]_i_6_n_0 ),
        .O(DecodeWord5[4]));
  LUT6 #(
    .INIT(64'h0008080080000080)) 
    \mcp1_dec_c6[4]_i_2 
       (.I0(rx_66_enc_reg[44]),
        .I1(\mcp1_dec_c6[5]_i_5_n_0 ),
        .I2(rx_66_enc_reg[46]),
        .I3(rx_66_enc_reg[49]),
        .I4(rx_66_enc_reg[47]),
        .I5(rx_66_enc_reg[45]),
        .O(\mcp1_dec_c6[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAE)) 
    \mcp1_dec_c6[5]_i_1 
       (.I0(\mcp1_dec_c6[5]_i_2_n_0 ),
        .I1(rx_66_enc_reg[49]),
        .I2(rx_66_enc_reg[46]),
        .I3(rx_66_enc_reg[45]),
        .I4(\mcp1_dec_c6[5]_i_3_n_0 ),
        .I5(\mcp1_dec_c6[5]_i_4_n_0 ),
        .O(DecodeWord5[5]));
  LUT6 #(
    .INIT(64'h0000280002000000)) 
    \mcp1_dec_c6[5]_i_2 
       (.I0(\mcp1_dec_c6[5]_i_5_n_0 ),
        .I1(rx_66_enc_reg[49]),
        .I2(rx_66_enc_reg[47]),
        .I3(rx_66_enc_reg[44]),
        .I4(rx_66_enc_reg[46]),
        .I5(rx_66_enc_reg[45]),
        .O(\mcp1_dec_c6[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_dec_c6[5]_i_3 
       (.I0(rx_66_enc_reg[47]),
        .I1(rx_66_enc_reg[48]),
        .O(\mcp1_dec_c6[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \mcp1_dec_c6[5]_i_4 
       (.I0(rx_66_enc_reg[44]),
        .I1(rx_66_enc_reg[49]),
        .I2(rx_66_enc_reg[50]),
        .O(\mcp1_dec_c6[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h0660)) 
    \mcp1_dec_c6[5]_i_5 
       (.I0(rx_66_enc_reg[48]),
        .I1(rx_66_enc_reg[47]),
        .I2(rx_66_enc_reg[49]),
        .I3(rx_66_enc_reg[50]),
        .O(\mcp1_dec_c6[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \mcp1_dec_c6[6]_i_1 
       (.I0(\mcp1_dec_c6[7]_i_6_n_0 ),
        .I1(\mcp1_dec_c6[6]_i_2_n_0 ),
        .I2(rx_66_enc_reg[48]),
        .I3(rx_66_enc_reg[50]),
        .I4(rx_66_enc_reg[44]),
        .O(DecodeWord5[6]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \mcp1_dec_c6[6]_i_2 
       (.I0(rx_66_enc_reg[45]),
        .I1(rx_66_enc_reg[46]),
        .I2(rx_66_enc_reg[49]),
        .I3(rx_66_enc_reg[47]),
        .O(\mcp1_dec_c6[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFF7FFFFF7FFFFE)) 
    \mcp1_dec_c6[7]_i_1 
       (.I0(\mcp1_dec_c6[7]_i_3_n_0 ),
        .I1(\mcp1_dec_c6[7]_i_4_n_0 ),
        .I2(rx_66_enc_reg[44]),
        .I3(rx_66_enc_reg[45]),
        .I4(rx_66_enc_reg[46]),
        .I5(\mcp1_dec_c6[7]_i_5_n_0 ),
        .O(mcp1_dec_c6_6));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \mcp1_dec_c6[7]_i_2 
       (.I0(\mcp1_dec_c6[7]_i_6_n_0 ),
        .I1(rx_66_enc_reg[50]),
        .I2(rx_66_enc_reg[44]),
        .I3(rx_66_enc_reg[48]),
        .I4(\mcp1_dec_c6[7]_i_7_n_0 ),
        .O(DecodeWord5[7]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c6[7]_i_3 
       (.I0(rx_66_enc_reg[47]),
        .I1(rx_66_enc_reg[48]),
        .O(\mcp1_dec_c6[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c6[7]_i_4 
       (.I0(rx_66_enc_reg[50]),
        .I1(rx_66_enc_reg[49]),
        .O(\mcp1_dec_c6[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c6[7]_i_5 
       (.I0(rx_66_enc_reg[47]),
        .I1(rx_66_enc_reg[49]),
        .O(\mcp1_dec_c6[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0140000000004000)) 
    \mcp1_dec_c6[7]_i_6 
       (.I0(\mcp1_dec_c6[5]_i_4_n_0 ),
        .I1(rx_66_enc_reg[47]),
        .I2(rx_66_enc_reg[48]),
        .I3(rx_66_enc_reg[49]),
        .I4(rx_66_enc_reg[46]),
        .I5(rx_66_enc_reg[45]),
        .O(\mcp1_dec_c6[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \mcp1_dec_c6[7]_i_7 
       (.I0(rx_66_enc_reg[49]),
        .I1(rx_66_enc_reg[47]),
        .I2(rx_66_enc_reg[46]),
        .I3(rx_66_enc_reg[45]),
        .O(\mcp1_dec_c6[7]_i_7_n_0 ));
  FDRE \mcp1_dec_c6_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_dec_c6[0]_i_1_n_0 ),
        .Q(mcp1_dec_c6[0]),
        .R(mcp1_dec_c6_6));
  FDSE \mcp1_dec_c6_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord5[1]),
        .Q(mcp1_dec_c6[1]),
        .S(mcp1_dec_c6_6));
  FDSE \mcp1_dec_c6_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord5[3]),
        .Q(mcp1_dec_c6[3]),
        .S(mcp1_dec_c6_6));
  FDSE \mcp1_dec_c6_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord5[4]),
        .Q(mcp1_dec_c6[4]),
        .S(mcp1_dec_c6_6));
  FDSE \mcp1_dec_c6_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord5[5]),
        .Q(mcp1_dec_c6[5]),
        .S(mcp1_dec_c6_6));
  FDSE \mcp1_dec_c6_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord5[6]),
        .Q(mcp1_dec_c6[6]),
        .S(mcp1_dec_c6_6));
  FDSE \mcp1_dec_c6_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord5[7]),
        .Q(mcp1_dec_c6[7]),
        .S(mcp1_dec_c6_6));
  LUT6 #(
    .INIT(64'h0080000000000010)) 
    \mcp1_dec_c7[0]_i_1 
       (.I0(rx_66_enc_reg[54]),
        .I1(rx_66_enc_reg[55]),
        .I2(\mcp1_dec_c7[0]_i_2_n_0 ),
        .I3(rx_66_enc_reg[51]),
        .I4(rx_66_enc_reg[56]),
        .I5(rx_66_enc_reg[57]),
        .O(DecodeWord6[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \mcp1_dec_c7[0]_i_2 
       (.I0(rx_66_enc_reg[53]),
        .I1(rx_66_enc_reg[52]),
        .O(\mcp1_dec_c7[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h00004009)) 
    \mcp1_dec_c7[1]_i_1 
       (.I0(rx_66_enc_reg[56]),
        .I1(rx_66_enc_reg[54]),
        .I2(rx_66_enc_reg[52]),
        .I3(rx_66_enc_reg[53]),
        .I4(\mcp1_dec_c7[7]_i_4_n_0 ),
        .O(DecodeWord6[1]));
  LUT6 #(
    .INIT(64'hAAAAAAABABAAAAAA)) 
    \mcp1_dec_c7[3]_i_1 
       (.I0(\mcp1_dec_c7[4]_i_2_n_0 ),
        .I1(\mcp1_dec_c7[3]_i_2_n_0 ),
        .I2(\mcp1_dec_c7[5]_i_2_n_0 ),
        .I3(rx_66_enc_reg[54]),
        .I4(rx_66_enc_reg[55]),
        .I5(rx_66_enc_reg[56]),
        .O(DecodeWord6[3]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_dec_c7[3]_i_2 
       (.I0(rx_66_enc_reg[53]),
        .I1(rx_66_enc_reg[52]),
        .O(\mcp1_dec_c7[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABAAEEAAA)) 
    \mcp1_dec_c7[4]_i_1 
       (.I0(\mcp1_dec_c7[4]_i_2_n_0 ),
        .I1(rx_66_enc_reg[56]),
        .I2(rx_66_enc_reg[52]),
        .I3(rx_66_enc_reg[53]),
        .I4(rx_66_enc_reg[54]),
        .I5(\mcp1_dec_c7[7]_i_4_n_0 ),
        .O(DecodeWord6[4]));
  LUT6 #(
    .INIT(64'h0000000008202008)) 
    \mcp1_dec_c7[4]_i_2 
       (.I0(rx_66_enc_reg[51]),
        .I1(rx_66_enc_reg[53]),
        .I2(rx_66_enc_reg[52]),
        .I3(rx_66_enc_reg[54]),
        .I4(rx_66_enc_reg[56]),
        .I5(\mcp1_dec_c7[7]_i_3_n_0 ),
        .O(\mcp1_dec_c7[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001004)) 
    \mcp1_dec_c7[5]_i_1 
       (.I0(\mcp1_dec_c7[5]_i_2_n_0 ),
        .I1(rx_66_enc_reg[56]),
        .I2(rx_66_enc_reg[52]),
        .I3(rx_66_enc_reg[53]),
        .I4(\mcp1_dec_c7[5]_i_3_n_0 ),
        .I5(\mcp1_dec_c7[5]_i_4_n_0 ),
        .O(DecodeWord6[5]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \mcp1_dec_c7[5]_i_2 
       (.I0(rx_66_enc_reg[51]),
        .I1(rx_66_enc_reg[57]),
        .I2(rx_66_enc_reg[56]),
        .O(\mcp1_dec_c7[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_dec_c7[5]_i_3 
       (.I0(rx_66_enc_reg[54]),
        .I1(rx_66_enc_reg[55]),
        .O(\mcp1_dec_c7[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000006100000)) 
    \mcp1_dec_c7[5]_i_4 
       (.I0(rx_66_enc_reg[56]),
        .I1(rx_66_enc_reg[54]),
        .I2(rx_66_enc_reg[53]),
        .I3(rx_66_enc_reg[52]),
        .I4(rx_66_enc_reg[51]),
        .I5(\mcp1_dec_c7[7]_i_3_n_0 ),
        .O(\mcp1_dec_c7[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \mcp1_dec_c7[6]_i_1 
       (.I0(\mcp1_dec_c7[7]_i_6_n_0 ),
        .I1(\mcp1_dec_c7[6]_i_2_n_0 ),
        .I2(rx_66_enc_reg[51]),
        .I3(rx_66_enc_reg[52]),
        .I4(rx_66_enc_reg[53]),
        .O(DecodeWord6[6]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mcp1_dec_c7[6]_i_2 
       (.I0(rx_66_enc_reg[57]),
        .I1(rx_66_enc_reg[56]),
        .I2(rx_66_enc_reg[54]),
        .I3(rx_66_enc_reg[55]),
        .O(\mcp1_dec_c7[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFBBFFFFBBFFF0)) 
    \mcp1_dec_c7[7]_i_1 
       (.I0(\mcp1_dec_c7[7]_i_3_n_0 ),
        .I1(rx_66_enc_reg[51]),
        .I2(\mcp1_dec_c7[7]_i_4_n_0 ),
        .I3(\mcp1_dec_c7[7]_i_5_n_0 ),
        .I4(rx_66_enc_reg[53]),
        .I5(rx_66_enc_reg[52]),
        .O(mcp1_dec_c7_7));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \mcp1_dec_c7[7]_i_2 
       (.I0(\mcp1_dec_c7[7]_i_6_n_0 ),
        .I1(rx_66_enc_reg[55]),
        .I2(rx_66_enc_reg[57]),
        .I3(rx_66_enc_reg[51]),
        .I4(\mcp1_dec_c7[7]_i_7_n_0 ),
        .O(DecodeWord6[7]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hF99F)) 
    \mcp1_dec_c7[7]_i_3 
       (.I0(rx_66_enc_reg[57]),
        .I1(rx_66_enc_reg[56]),
        .I2(rx_66_enc_reg[55]),
        .I3(rx_66_enc_reg[54]),
        .O(\mcp1_dec_c7[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \mcp1_dec_c7[7]_i_4 
       (.I0(rx_66_enc_reg[55]),
        .I1(rx_66_enc_reg[54]),
        .I2(rx_66_enc_reg[56]),
        .I3(rx_66_enc_reg[57]),
        .I4(rx_66_enc_reg[51]),
        .O(\mcp1_dec_c7[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c7[7]_i_5 
       (.I0(rx_66_enc_reg[54]),
        .I1(rx_66_enc_reg[56]),
        .O(\mcp1_dec_c7[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h10044000)) 
    \mcp1_dec_c7[7]_i_6 
       (.I0(\mcp1_dec_c7[7]_i_4_n_0 ),
        .I1(rx_66_enc_reg[54]),
        .I2(rx_66_enc_reg[53]),
        .I3(rx_66_enc_reg[52]),
        .I4(rx_66_enc_reg[56]),
        .O(\mcp1_dec_c7[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \mcp1_dec_c7[7]_i_7 
       (.I0(rx_66_enc_reg[56]),
        .I1(rx_66_enc_reg[54]),
        .I2(rx_66_enc_reg[53]),
        .I3(rx_66_enc_reg[52]),
        .O(\mcp1_dec_c7[7]_i_7_n_0 ));
  FDRE \mcp1_dec_c7_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord6[0]),
        .Q(mcp1_dec_c7[0]),
        .R(mcp1_dec_c7_7));
  FDSE \mcp1_dec_c7_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord6[1]),
        .Q(mcp1_dec_c7[1]),
        .S(mcp1_dec_c7_7));
  FDSE \mcp1_dec_c7_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord6[3]),
        .Q(mcp1_dec_c7[3]),
        .S(mcp1_dec_c7_7));
  FDSE \mcp1_dec_c7_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord6[4]),
        .Q(mcp1_dec_c7[4]),
        .S(mcp1_dec_c7_7));
  FDSE \mcp1_dec_c7_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord6[5]),
        .Q(mcp1_dec_c7[5]),
        .S(mcp1_dec_c7_7));
  FDSE \mcp1_dec_c7_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord6[6]),
        .Q(mcp1_dec_c7[6]),
        .S(mcp1_dec_c7_7));
  FDSE \mcp1_dec_c7_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(DecodeWord6[7]),
        .Q(mcp1_dec_c7[7]),
        .S(mcp1_dec_c7_7));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \mcp1_r_type_next_reg[0]_i_1 
       (.I0(rx_66_enc_reg[0]),
        .I1(rx_66_enc_reg[1]),
        .I2(\mcp1_r_type_next_reg[0]_i_2_n_0 ),
        .I3(\mcp1_r_type_next_reg[2]_i_4_n_0 ),
        .O(\mcp1_r_type_next_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \mcp1_r_type_next_reg[0]_i_2 
       (.I0(rx_66_enc_reg[0]),
        .I1(rx_66_enc_reg[1]),
        .I2(\mcp1_r_type_next_reg[2]_i_5_n_0 ),
        .O(\mcp1_r_type_next_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF4F44)) 
    \mcp1_r_type_next_reg[1]_i_1 
       (.I0(\mcp1_r_type_next_reg[1]_i_2_n_0 ),
        .I1(\mcp1_r_type_next_reg[1]_i_3_n_0 ),
        .I2(\mcp1_r_type_next_reg[1]_i_4_n_0 ),
        .I3(\mcp1_r_type_next_reg[1]_i_5_n_0 ),
        .I4(\mcp1_r_type_next_reg[2]_i_4_n_0 ),
        .I5(\mcp1_r_type_next_reg[0]_i_2_n_0 ),
        .O(\mcp1_r_type_next_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \mcp1_r_type_next_reg[1]_i_10 
       (.I0(rx_66_enc_reg[12]),
        .I1(rx_66_enc_reg[13]),
        .I2(rx_66_enc_reg[14]),
        .I3(rx_66_enc_reg[11]),
        .I4(rx_66_enc_reg[10]),
        .I5(rx_66_enc_reg[9]),
        .O(\mcp1_r_type_next_reg[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \mcp1_r_type_next_reg[1]_i_11 
       (.I0(\mcp1_r_type_next_reg[2]_i_31_n_0 ),
        .I1(rx_66_enc_reg[44]),
        .I2(rx_66_enc_reg[50]),
        .I3(rx_66_enc_reg[49]),
        .I4(rx_66_enc_reg[47]),
        .I5(rx_66_enc_reg[48]),
        .O(\mcp1_r_type_next_reg[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFE00FEFEFEFE)) 
    \mcp1_r_type_next_reg[1]_i_2 
       (.I0(\mcp1_r_type_next_reg[1]_i_6_n_0 ),
        .I1(\mcp1_r_type_next_reg[1]_i_7_n_0 ),
        .I2(\mcp1_r_type_next_reg[2]_i_15_n_0 ),
        .I3(\mcp1_r_type_next_reg[1]_i_8_n_0 ),
        .I4(\mcp1_r_type_next_reg[2]_i_9_n_0 ),
        .I5(\mcp1_r_type_next_reg[2]_i_8_n_0 ),
        .O(\mcp1_r_type_next_reg[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \mcp1_r_type_next_reg[1]_i_3 
       (.I0(mcp1_dec_c4_4),
        .I1(mcp1_dec_c6_6),
        .I2(mcp1_dec_c7_7),
        .I3(mcp1_dec_c5_5),
        .O(\mcp1_r_type_next_reg[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \mcp1_r_type_next_reg[1]_i_4 
       (.I0(block_field[7]),
        .I1(block_field[0]),
        .I2(block_field[1]),
        .I3(block_field[2]),
        .I4(\mcp1_r_type_next_reg[1]_i_9_n_0 ),
        .O(\mcp1_r_type_next_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h010000C001000000)) 
    \mcp1_r_type_next_reg[1]_i_5 
       (.I0(\mcp1_r_type_next_reg[2]_i_15_n_0 ),
        .I1(block_field[3]),
        .I2(block_field[5]),
        .I3(block_field[6]),
        .I4(block_field[4]),
        .I5(\mcp1_r_type_next_reg[2]_i_8_n_0 ),
        .O(\mcp1_r_type_next_reg[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \mcp1_r_type_next_reg[1]_i_6 
       (.I0(block_field[6]),
        .I1(block_field[3]),
        .I2(block_field[5]),
        .I3(block_field[4]),
        .O(\mcp1_r_type_next_reg[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mcp1_r_type_next_reg[1]_i_7 
       (.I0(block_field[1]),
        .I1(block_field[2]),
        .I2(block_field[0]),
        .I3(block_field[7]),
        .O(\mcp1_r_type_next_reg[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \mcp1_r_type_next_reg[1]_i_8 
       (.I0(\mcp1_r_type_next_reg[2]_i_29_n_0 ),
        .I1(\mcp1_r_type_next_reg[1]_i_10_n_0 ),
        .I2(rx_66_enc_reg[15]),
        .I3(\mcp1_r_type_next_reg[1]_i_11_n_0 ),
        .I4(\mcp1_r_type_next_reg[2]_i_30_n_0 ),
        .O(\mcp1_r_type_next_reg[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h7FFE)) 
    \mcp1_r_type_next_reg[1]_i_9 
       (.I0(rx_66_enc_reg[31]),
        .I1(rx_66_enc_reg[32]),
        .I2(rx_66_enc_reg[30]),
        .I3(rx_66_enc_reg[33]),
        .O(\mcp1_r_type_next_reg[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0001)) 
    \mcp1_r_type_next_reg[2]_i_1 
       (.I0(\mcp1_r_type_next_reg[2]_i_2_n_0 ),
        .I1(\mcp1_r_type_next_reg[2]_i_3_n_0 ),
        .I2(\mcp1_r_type_next_reg[2]_i_4_n_0 ),
        .I3(\mcp1_r_type_next_reg[2]_i_5_n_0 ),
        .I4(\mcp1_r_type_next_reg[2]_i_6_n_0 ),
        .I5(\mcp1_r_type_next_reg[2]_i_7_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
    \mcp1_r_type_next_reg[2]_i_10 
       (.I0(rx_66_enc_reg[15]),
        .I1(rx_66_enc_reg[12]),
        .I2(rx_66_enc_reg[13]),
        .I3(rx_66_enc_reg[14]),
        .I4(\mcp1_dec_c1[3]_i_2_n_0 ),
        .I5(\mcp1_r_type_next_reg[2]_i_29_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \mcp1_r_type_next_reg[2]_i_11 
       (.I0(\mcp1_r_type_next_reg[2]_i_30_n_0 ),
        .I1(\mcp1_dec_c6[5]_i_3_n_0 ),
        .I2(rx_66_enc_reg[49]),
        .I3(rx_66_enc_reg[50]),
        .I4(rx_66_enc_reg[44]),
        .I5(\mcp1_r_type_next_reg[2]_i_31_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \mcp1_r_type_next_reg[2]_i_12 
       (.I0(\mcp1_r_type_next_reg[2]_i_15_n_0 ),
        .I1(\mcp1_r_type_next_reg[1]_i_7_n_0 ),
        .I2(block_field[6]),
        .I3(block_field[3]),
        .I4(block_field[5]),
        .I5(block_field[4]),
        .O(\mcp1_r_type_next_reg[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \mcp1_r_type_next_reg[2]_i_13 
       (.I0(block_field[3]),
        .I1(block_field[5]),
        .I2(block_field[6]),
        .I3(block_field[4]),
        .O(\mcp1_r_type_next_reg[2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mcp1_r_type_next_reg[2]_i_14 
       (.I0(block_field[5]),
        .I1(block_field[4]),
        .I2(block_field[6]),
        .I3(block_field[3]),
        .O(\mcp1_r_type_next_reg[2]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h7FFE)) 
    \mcp1_r_type_next_reg[2]_i_15 
       (.I0(rx_66_enc_reg[29]),
        .I1(rx_66_enc_reg[28]),
        .I2(rx_66_enc_reg[27]),
        .I3(rx_66_enc_reg[26]),
        .O(\mcp1_r_type_next_reg[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFF3F)) 
    \mcp1_r_type_next_reg[2]_i_16 
       (.I0(mcp1_dec_c4_4),
        .I1(block_field[3]),
        .I2(block_field[6]),
        .I3(block_field[4]),
        .I4(block_field[5]),
        .I5(\mcp1_r_type_next_reg[2]_i_32_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \mcp1_r_type_next_reg[2]_i_17 
       (.I0(\mcp1_r_type_next_reg[2]_i_33_n_0 ),
        .I1(\mcp1_r_type_next_reg[2]_i_14_n_0 ),
        .I2(mcp1_dec_c7_7),
        .I3(mcp1_dec_c6_6),
        .O(\mcp1_r_type_next_reg[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0080008000800083)) 
    \mcp1_r_type_next_reg[2]_i_18 
       (.I0(\mcp1_r_type_next_reg[2]_i_34_n_0 ),
        .I1(block_field[2]),
        .I2(block_field[1]),
        .I3(\mcp1_r_type_next_reg[2]_i_35_n_0 ),
        .I4(\mcp1_r_type_next_reg[2]_i_36_n_0 ),
        .I5(mcp1_dec_c7_7),
        .O(\mcp1_r_type_next_reg[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA8A00)) 
    \mcp1_r_type_next_reg[2]_i_19 
       (.I0(\mcp1_r_type_next_reg[2]_i_37_n_0 ),
        .I1(mcp1_dec_c1_1),
        .I2(\mcp1_r_type_next_reg[2]_i_38_n_0 ),
        .I3(\mcp1_r_type_next_reg[2]_i_39_n_0 ),
        .I4(mcp1_dec_c2_2),
        .I5(mcp1_dec_c3_3),
        .O(\mcp1_r_type_next_reg[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000008AAAAAAAA)) 
    \mcp1_r_type_next_reg[2]_i_2 
       (.I0(\mcp1_r_type_next_reg[1]_i_3_n_0 ),
        .I1(\mcp1_r_type_next_reg[2]_i_8_n_0 ),
        .I2(\mcp1_r_type_next_reg[2]_i_9_n_0 ),
        .I3(\mcp1_r_type_next_reg[2]_i_10_n_0 ),
        .I4(\mcp1_r_type_next_reg[2]_i_11_n_0 ),
        .I5(\mcp1_r_type_next_reg[2]_i_12_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mcp1_r_type_next_reg[2]_i_20 
       (.I0(mcp1_dec_c5_5),
        .I1(mcp1_dec_c7_7),
        .I2(mcp1_dec_c6_6),
        .O(\mcp1_r_type_next_reg[2]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \mcp1_r_type_next_reg[2]_i_21 
       (.I0(block_field[3]),
        .I1(block_field[6]),
        .I2(block_field[4]),
        .I3(block_field[5]),
        .I4(\mcp1_r_type_next_reg[1]_i_7_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000A0300000A)) 
    \mcp1_r_type_next_reg[2]_i_22 
       (.I0(\mcp1_r_type_next_reg[2]_i_34_n_0 ),
        .I1(\mcp1_r_type_next_reg[2]_i_36_n_0 ),
        .I2(\mcp1_r_type_next_reg[2]_i_40_n_0 ),
        .I3(block_field[2]),
        .I4(block_field[1]),
        .I5(\mcp1_r_type_next_reg[2]_i_15_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \mcp1_r_type_next_reg[2]_i_23 
       (.I0(rx_66_enc_reg[2]),
        .I1(rx_66_enc_reg[4]),
        .I2(rx_66_enc_reg[3]),
        .I3(\mcp1_dec_c0[5]_i_2_n_0 ),
        .I4(rx_66_enc_reg[8]),
        .I5(rx_66_enc_reg[7]),
        .O(\mcp1_r_type_next_reg[2]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \mcp1_r_type_next_reg[2]_i_24 
       (.I0(block_field[1]),
        .I1(block_field[2]),
        .I2(block_field[7]),
        .I3(block_field[0]),
        .O(\mcp1_r_type_next_reg[2]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mcp1_r_type_next_reg[2]_i_25 
       (.I0(block_field[5]),
        .I1(block_field[4]),
        .I2(block_field[6]),
        .I3(block_field[3]),
        .O(\mcp1_r_type_next_reg[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \mcp1_r_type_next_reg[2]_i_26 
       (.I0(rx_66_enc_reg[38]),
        .I1(rx_66_enc_reg[39]),
        .I2(rx_66_enc_reg[37]),
        .I3(\mcp1_r_type_next_reg[2]_i_41_n_0 ),
        .I4(rx_66_enc_reg[43]),
        .I5(rx_66_enc_reg[42]),
        .O(\mcp1_r_type_next_reg[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \mcp1_r_type_next_reg[2]_i_27 
       (.I0(rx_66_enc_reg[16]),
        .I1(rx_66_enc_reg[17]),
        .I2(rx_66_enc_reg[18]),
        .I3(\mcp1_r_type_next_reg[2]_i_42_n_0 ),
        .I4(rx_66_enc_reg[22]),
        .I5(rx_66_enc_reg[21]),
        .O(\mcp1_r_type_next_reg[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \mcp1_r_type_next_reg[2]_i_28 
       (.I0(rx_66_enc_reg[54]),
        .I1(rx_66_enc_reg[55]),
        .I2(rx_66_enc_reg[56]),
        .I3(rx_66_enc_reg[51]),
        .I4(rx_66_enc_reg[57]),
        .I5(\mcp1_dec_c7[3]_i_2_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \mcp1_r_type_next_reg[2]_i_29 
       (.I0(rx_66_enc_reg[30]),
        .I1(\mcp1_r_type_next_reg[2]_i_43_n_0 ),
        .I2(rx_66_enc_reg[36]),
        .I3(rx_66_enc_reg[35]),
        .I4(rx_66_enc_reg[33]),
        .I5(rx_66_enc_reg[34]),
        .O(\mcp1_r_type_next_reg[2]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h000022F2)) 
    \mcp1_r_type_next_reg[2]_i_3 
       (.I0(\mcp1_r_type_next_reg[2]_i_8_n_0 ),
        .I1(\mcp1_r_type_next_reg[2]_i_13_n_0 ),
        .I2(\mcp1_r_type_next_reg[2]_i_14_n_0 ),
        .I3(\mcp1_r_type_next_reg[2]_i_15_n_0 ),
        .I4(\mcp1_r_type_next_reg[1]_i_4_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \mcp1_r_type_next_reg[2]_i_30 
       (.I0(rx_66_enc_reg[23]),
        .I1(\mcp1_r_type_next_reg[2]_i_44_n_0 ),
        .I2(rx_66_enc_reg[26]),
        .I3(rx_66_enc_reg[27]),
        .I4(rx_66_enc_reg[28]),
        .I5(rx_66_enc_reg[29]),
        .O(\mcp1_r_type_next_reg[2]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_r_type_next_reg[2]_i_31 
       (.I0(rx_66_enc_reg[46]),
        .I1(rx_66_enc_reg[45]),
        .O(\mcp1_r_type_next_reg[2]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mcp1_r_type_next_reg[2]_i_32 
       (.I0(block_field[7]),
        .I1(block_field[0]),
        .I2(block_field[2]),
        .I3(block_field[1]),
        .O(\mcp1_r_type_next_reg[2]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mcp1_r_type_next_reg[2]_i_33 
       (.I0(block_field[1]),
        .I1(block_field[2]),
        .I2(block_field[7]),
        .I3(block_field[0]),
        .O(\mcp1_r_type_next_reg[2]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mcp1_r_type_next_reg[2]_i_34 
       (.I0(block_field[6]),
        .I1(block_field[3]),
        .I2(block_field[5]),
        .I3(block_field[4]),
        .O(\mcp1_r_type_next_reg[2]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_r_type_next_reg[2]_i_35 
       (.I0(block_field[0]),
        .I1(block_field[7]),
        .O(\mcp1_r_type_next_reg[2]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mcp1_r_type_next_reg[2]_i_36 
       (.I0(block_field[6]),
        .I1(block_field[3]),
        .I2(block_field[5]),
        .I3(block_field[4]),
        .O(\mcp1_r_type_next_reg[2]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \mcp1_r_type_next_reg[2]_i_37 
       (.I0(block_field[0]),
        .I1(block_field[7]),
        .I2(block_field[2]),
        .I3(block_field[1]),
        .I4(\mcp1_r_type_next_reg[2]_i_13_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \mcp1_r_type_next_reg[2]_i_38 
       (.I0(\mcp1_r_type_next_reg[2]_i_45_n_0 ),
        .I1(block_field[4]),
        .I2(block_field[6]),
        .I3(block_field[5]),
        .I4(block_field[3]),
        .O(\mcp1_r_type_next_reg[2]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \mcp1_r_type_next_reg[2]_i_39 
       (.I0(block_field[2]),
        .I1(block_field[1]),
        .I2(block_field[0]),
        .I3(block_field[7]),
        .I4(\mcp1_r_type_next_reg[2]_i_25_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFCFCFDFDFDFF)) 
    \mcp1_r_type_next_reg[2]_i_4 
       (.I0(\mcp1_r_type_next_reg[2]_i_16_n_0 ),
        .I1(\mcp1_r_type_next_reg[2]_i_17_n_0 ),
        .I2(\mcp1_r_type_next_reg[2]_i_18_n_0 ),
        .I3(\mcp1_r_type_next_reg[2]_i_19_n_0 ),
        .I4(mcp1_dec_c4_4),
        .I5(\mcp1_r_type_next_reg[2]_i_20_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_r_type_next_reg[2]_i_40 
       (.I0(block_field[0]),
        .I1(block_field[7]),
        .O(\mcp1_r_type_next_reg[2]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_r_type_next_reg[2]_i_41 
       (.I0(rx_66_enc_reg[40]),
        .I1(rx_66_enc_reg[41]),
        .O(\mcp1_r_type_next_reg[2]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_r_type_next_reg[2]_i_42 
       (.I0(rx_66_enc_reg[19]),
        .I1(rx_66_enc_reg[20]),
        .O(\mcp1_r_type_next_reg[2]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mcp1_r_type_next_reg[2]_i_43 
       (.I0(rx_66_enc_reg[32]),
        .I1(rx_66_enc_reg[31]),
        .O(\mcp1_r_type_next_reg[2]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mcp1_r_type_next_reg[2]_i_44 
       (.I0(rx_66_enc_reg[25]),
        .I1(rx_66_enc_reg[24]),
        .O(\mcp1_r_type_next_reg[2]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mcp1_r_type_next_reg[2]_i_45 
       (.I0(block_field[1]),
        .I1(block_field[2]),
        .I2(block_field[7]),
        .I3(block_field[0]),
        .O(\mcp1_r_type_next_reg[2]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \mcp1_r_type_next_reg[2]_i_5 
       (.I0(\mcp1_r_type_next_reg[2]_i_21_n_0 ),
        .I1(mcp1_dec_c3_3),
        .I2(mcp1_dec_c2_2),
        .I3(mcp1_dec_c1_1),
        .I4(mcp1_dec_c0_0),
        .I5(\mcp1_r_type_next_reg[2]_i_22_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mcp1_r_type_next_reg[2]_i_6 
       (.I0(rx_66_enc_reg[1]),
        .I1(rx_66_enc_reg[0]),
        .O(\mcp1_r_type_next_reg[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \mcp1_r_type_next_reg[2]_i_7 
       (.I0(out),
        .I1(rx_66_enc_reg[0]),
        .I2(rx_66_enc_reg[1]),
        .O(\mcp1_r_type_next_reg[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mcp1_r_type_next_reg[2]_i_8 
       (.I0(mcp1_dec_c3_3),
        .I1(mcp1_dec_c2_2),
        .I2(mcp1_dec_c1_1),
        .I3(mcp1_dec_c0_0),
        .O(\mcp1_r_type_next_reg[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mcp1_r_type_next_reg[2]_i_9 
       (.I0(\mcp1_r_type_next_reg[2]_i_23_n_0 ),
        .I1(\mcp1_r_type_next_reg[2]_i_24_n_0 ),
        .I2(\mcp1_r_type_next_reg[2]_i_25_n_0 ),
        .I3(\mcp1_r_type_next_reg[2]_i_26_n_0 ),
        .I4(\mcp1_r_type_next_reg[2]_i_27_n_0 ),
        .I5(\mcp1_r_type_next_reg[2]_i_28_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_9_n_0 ));
  FDRE \mcp1_r_type_next_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_r_type_next_reg[0]_i_1_n_0 ),
        .Q(r_type_next[0]),
        .R(out));
  FDSE \mcp1_r_type_next_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_r_type_next_reg[1]_i_1_n_0 ),
        .Q(r_type_next[1]),
        .S(out));
  FDRE \mcp1_r_type_next_reg_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_r_type_next_reg[2]_i_1_n_0 ),
        .Q(r_type_next[2]),
        .R(1'b0));
  FDRE \mcp1_r_type_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(r_type_next[0]),
        .Q(r_type[0]),
        .R(out));
  FDSE \mcp1_r_type_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(r_type_next[1]),
        .Q(\b_lock_count_reg[0] ),
        .S(out));
  FDRE \mcp1_r_type_reg_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(r_type_next[2]),
        .Q(r_type[2]),
        .R(out));
  LUT6 #(
    .INIT(64'h00000000FEEFFFFF)) 
    \mcp1_rx_64_ctrl_out[0]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out[0]_i_2_n_0 ),
        .I1(\mcp1_rx_64_ctrl_out[0]_i_3_n_0 ),
        .I2(mcp1_block_field_reg[0]),
        .I3(\mcp1_rx_64_ctrl_out[0]_i_4_n_0 ),
        .I4(mcp1_block_field_reg[7]),
        .I5(\mcp1_rx_64_ctrl_out[0]_i_5_n_0 ),
        .O(\mcp1_rx_64_ctrl_out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h7EE7BFDB)) 
    \mcp1_rx_64_ctrl_out[0]_i_2 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[4]),
        .O(\mcp1_rx_64_ctrl_out[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mcp1_rx_64_ctrl_out[0]_i_3 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[2]),
        .O(\mcp1_rx_64_ctrl_out[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_rx_64_ctrl_out[0]_i_4 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[1]),
        .O(\mcp1_rx_64_ctrl_out[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_rx_64_ctrl_out[0]_i_5 
       (.I0(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .O(\mcp1_rx_64_ctrl_out[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \mcp1_rx_64_ctrl_out[1]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out[3]_i_2_n_0 ),
        .I1(\mcp1_rx_64_ctrl_out[1]_i_2_n_0 ),
        .I2(mcp1_block_field_reg[0]),
        .O(mcp1_rx_64_ctrl_out[1]));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \mcp1_rx_64_ctrl_out[1]_i_2 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[7]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[4]),
        .I5(\mcp1_rx_64_ctrl_out[1]_i_3_n_0 ),
        .O(\mcp1_rx_64_ctrl_out[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mcp1_rx_64_ctrl_out[1]_i_3 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[2]),
        .O(\mcp1_rx_64_ctrl_out[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002282880)) 
    \mcp1_rx_64_ctrl_out[2]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out[2]_i_2_n_0 ),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[7]),
        .I5(mcp1_block_field_reg[6]),
        .O(mcp1_rx_64_ctrl_out[2]));
  LUT6 #(
    .INIT(64'h3880048008403440)) 
    \mcp1_rx_64_ctrl_out[2]_i_2 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[0]),
        .I2(mcp1_block_field_reg[1]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[2]),
        .I5(mcp1_block_field_reg[4]),
        .O(\mcp1_rx_64_ctrl_out[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_rx_64_ctrl_out[3]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out[3]_i_2_n_0 ),
        .I1(\mcp1_rx_64_ctrl_out[3]_i_3_n_0 ),
        .O(mcp1_rx_64_ctrl_out[3]));
  LUT6 #(
    .INIT(64'h0000000000241800)) 
    \mcp1_rx_64_ctrl_out[3]_i_2 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[1]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[7]),
        .I4(mcp1_block_field_reg[5]),
        .I5(\mcp1_rx_64_ctrl_out[3]_i_4_n_0 ),
        .O(\mcp1_rx_64_ctrl_out[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000424000C0)) 
    \mcp1_rx_64_ctrl_out[3]_i_3 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[1]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[2]),
        .I5(\mcp1_rx_64_ctrl_out[3]_i_5_n_0 ),
        .O(\mcp1_rx_64_ctrl_out[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF9FF)) 
    \mcp1_rx_64_ctrl_out[3]_i_4 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[0]),
        .O(\mcp1_rx_64_ctrl_out[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hFCFFFFFD)) 
    \mcp1_rx_64_ctrl_out[3]_i_5 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[0]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[7]),
        .O(\mcp1_rx_64_ctrl_out[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \mcp1_rx_64_ctrl_out[4]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out[4]_i_2_n_0 ),
        .I1(\mcp1_rx_64_ctrl_out[4]_i_3_n_0 ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .O(\mcp1_rx_64_ctrl_out[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h77D6FFD7)) 
    \mcp1_rx_64_ctrl_out[4]_i_2 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[1]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[0]),
        .O(\mcp1_rx_64_ctrl_out[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFFFFDFFDFF5FFF)) 
    \mcp1_rx_64_ctrl_out[4]_i_3 
       (.I0(mcp1_block_field_reg[6]),
        .I1(mcp1_block_field_reg[0]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[3]),
        .I5(mcp1_block_field_reg[1]),
        .O(\mcp1_rx_64_ctrl_out[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_rx_64_ctrl_out[5]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out[7]_i_3_n_0 ),
        .I1(\mcp1_rx_64_ctrl_out[5]_i_2_n_0 ),
        .O(mcp1_rx_64_ctrl_out[5]));
  LUT6 #(
    .INIT(64'h02000A0002000080)) 
    \mcp1_rx_64_ctrl_out[5]_i_2 
       (.I0(\mcp1_rx_64_ctrl_out[6]_i_3_n_0 ),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[2]),
        .I5(mcp1_block_field_reg[6]),
        .O(\mcp1_rx_64_ctrl_out[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \mcp1_rx_64_ctrl_out[6]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out[7]_i_5_n_0 ),
        .I1(\mcp1_rx_64_ctrl_out[6]_i_2_n_0 ),
        .I2(\mcp1_rx_64_ctrl_out[6]_i_3_n_0 ),
        .I3(\mcp1_rx_64_ctrl_out[7]_i_3_n_0 ),
        .O(mcp1_rx_64_ctrl_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h10301000)) 
    \mcp1_rx_64_ctrl_out[6]_i_2 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[1]),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[6]),
        .O(\mcp1_rx_64_ctrl_out[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h10200020)) 
    \mcp1_rx_64_ctrl_out[6]_i_3 
       (.I0(mcp1_block_field_reg[7]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[0]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[3]),
        .O(\mcp1_rx_64_ctrl_out[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \mcp1_rx_64_ctrl_out[7]_i_1 
       (.I0(out),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .O(\mcp1_rx_64_ctrl_out[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    \mcp1_rx_64_ctrl_out[7]_i_2 
       (.I0(\mcp1_rx_64_ctrl_out[7]_i_3_n_0 ),
        .I1(\mcp1_rx_64_ctrl_out[7]_i_4_n_0 ),
        .I2(mcp1_block_field_reg[0]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\mcp1_rx_64_ctrl_out[7]_i_5_n_0 ),
        .O(mcp1_rx_64_ctrl_out[7]));
  LUT6 #(
    .INIT(64'h0000000055555DD5)) 
    \mcp1_rx_64_ctrl_out[7]_i_3 
       (.I0(\mcp1_rx_64_ctrl_out[1]_i_2_n_0 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[6]),
        .I4(\mcp1_rx_64_ctrl_out[7]_i_6_n_0 ),
        .I5(mcp1_block_field_reg[0]),
        .O(\mcp1_rx_64_ctrl_out[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000040200)) 
    \mcp1_rx_64_ctrl_out[7]_i_4 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[7]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_block_field_reg[5]),
        .O(\mcp1_rx_64_ctrl_out[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h00000410)) 
    \mcp1_rx_64_ctrl_out[7]_i_5 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[4]),
        .I4(\mcp1_rx_64_ctrl_out[7]_i_7_n_0 ),
        .O(\mcp1_rx_64_ctrl_out[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hEFF7FBDF)) 
    \mcp1_rx_64_ctrl_out[7]_i_6 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[5]),
        .O(\mcp1_rx_64_ctrl_out[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF6FFFFF)) 
    \mcp1_rx_64_ctrl_out[7]_i_7 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[0]),
        .O(\mcp1_rx_64_ctrl_out[7]_i_7_n_0 ));
  FDSE \mcp1_rx_64_ctrl_out_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_ctrl_out[0]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_ctrl_reg[0] ),
        .S(out));
  FDRE \mcp1_rx_64_ctrl_out_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_rx_64_ctrl_out[1]),
        .Q(\mcp1_rx_ebuff_ctrl_reg[1] ),
        .R(\mcp1_rx_64_ctrl_out[7]_i_1_n_0 ));
  FDRE \mcp1_rx_64_ctrl_out_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_rx_64_ctrl_out[2]),
        .Q(\mcp1_rx_ebuff_ctrl_reg[2] ),
        .R(\mcp1_rx_64_ctrl_out[7]_i_1_n_0 ));
  FDRE \mcp1_rx_64_ctrl_out_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_rx_64_ctrl_out[3]),
        .Q(\mcp1_rx_ebuff_ctrl_reg[3] ),
        .R(\mcp1_rx_64_ctrl_out[7]_i_1_n_0 ));
  FDSE \mcp1_rx_64_ctrl_out_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_ctrl_out[4]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_ctrl_reg[4] ),
        .S(out));
  FDRE \mcp1_rx_64_ctrl_out_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_rx_64_ctrl_out[5]),
        .Q(\mcp1_rx_ebuff_ctrl_reg[5] ),
        .R(\mcp1_rx_64_ctrl_out[7]_i_1_n_0 ));
  FDRE \mcp1_rx_64_ctrl_out_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_rx_64_ctrl_out[6]),
        .Q(\mcp1_rx_ebuff_ctrl_reg[6] ),
        .R(\mcp1_rx_64_ctrl_out[7]_i_1_n_0 ));
  FDRE \mcp1_rx_64_ctrl_out_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_rx_64_ctrl_out[7]),
        .Q(\mcp1_rx_ebuff_ctrl_reg[7] ),
        .R(\mcp1_rx_64_ctrl_out[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \mcp1_rx_64_data_out[0]_i_1 
       (.I0(mcp1_block_field_reg[0]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[0]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEF5D8A0A0A0E4A0)) 
    \mcp1_rx_64_data_out[0]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I1(mcp1_dec_c0[0]),
        .I2(data2[0]),
        .I3(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \mcp1_rx_64_data_out[10]_i_1 
       (.I0(data2[2]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[10]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFAE0A04EFAE4F04)) 
    \mcp1_rx_64_data_out[10]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I1(data2[2]),
        .I2(\mcp1_rx_64_data_out[26]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I4(data3[10]),
        .I5(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .O(\mcp1_rx_64_data_out[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h22002200F2D0FFD0)) 
    \mcp1_rx_64_data_out[11]_i_1 
       (.I0(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I2(\mcp1_rx_64_data_out[11]_i_2_n_0 ),
        .I3(data2[3]),
        .I4(\mcp1_rx_64_data_out[15]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[11]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080F080)) 
    \mcp1_rx_64_data_out[11]_i_2 
       (.I0(data3[11]),
        .I1(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I3(mcp1_dec_c1[3]),
        .I4(\mcp1_rx_64_data_out[15]_i_5_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h440074000000FF00)) 
    \mcp1_rx_64_data_out[11]_i_3 
       (.I0(mcp1_dec_c1[3]),
        .I1(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I4(data3[11]),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h22002200F2D0FFD0)) 
    \mcp1_rx_64_data_out[12]_i_1 
       (.I0(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I2(\mcp1_rx_64_data_out[12]_i_2_n_0 ),
        .I3(data2[4]),
        .I4(\mcp1_rx_64_data_out[15]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[12]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080F080)) 
    \mcp1_rx_64_data_out[12]_i_2 
       (.I0(data3[12]),
        .I1(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I3(mcp1_dec_c1[4]),
        .I4(\mcp1_rx_64_data_out[15]_i_5_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h440074000000FF00)) 
    \mcp1_rx_64_data_out[12]_i_3 
       (.I0(mcp1_dec_c1[4]),
        .I1(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I4(data3[12]),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h22002200F2D0FFD0)) 
    \mcp1_rx_64_data_out[13]_i_1 
       (.I0(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I2(\mcp1_rx_64_data_out[13]_i_2_n_0 ),
        .I3(data2[5]),
        .I4(\mcp1_rx_64_data_out[15]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[13]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080F080)) 
    \mcp1_rx_64_data_out[13]_i_2 
       (.I0(data3[13]),
        .I1(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I3(mcp1_dec_c1[5]),
        .I4(\mcp1_rx_64_data_out[15]_i_5_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h440074000000FF00)) 
    \mcp1_rx_64_data_out[13]_i_3 
       (.I0(mcp1_dec_c1[5]),
        .I1(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I4(data3[13]),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h22002200F2D0FFD0)) 
    \mcp1_rx_64_data_out[14]_i_1 
       (.I0(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I2(\mcp1_rx_64_data_out[14]_i_2_n_0 ),
        .I3(data2[6]),
        .I4(\mcp1_rx_64_data_out[15]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[14]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080F080)) 
    \mcp1_rx_64_data_out[14]_i_2 
       (.I0(data3[14]),
        .I1(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I3(mcp1_dec_c1[6]),
        .I4(\mcp1_rx_64_data_out[15]_i_5_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h440074000000FF00)) 
    \mcp1_rx_64_data_out[14]_i_3 
       (.I0(mcp1_dec_c1[6]),
        .I1(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I4(data3[14]),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h22002200F2D0FFD0)) 
    \mcp1_rx_64_data_out[15]_i_1 
       (.I0(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I2(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I3(data2[7]),
        .I4(\mcp1_rx_64_data_out[15]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[15]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080F080)) 
    \mcp1_rx_64_data_out[15]_i_2 
       (.I0(data3[15]),
        .I1(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I3(mcp1_dec_c1[7]),
        .I4(\mcp1_rx_64_data_out[15]_i_5_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \mcp1_rx_64_data_out[15]_i_3 
       (.I0(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h440074000000FF00)) 
    \mcp1_rx_64_data_out[15]_i_4 
       (.I0(mcp1_dec_c1[7]),
        .I1(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I4(data3[15]),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_rx_64_data_out[15]_i_5 
       (.I0(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FB08FB08FBFB)) 
    \mcp1_rx_64_data_out[16]_i_1 
       (.I0(data3[8]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[16]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[16]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE0E0F000)) 
    \mcp1_rx_64_data_out[16]_i_2 
       (.I0(\mcp1_rx_64_data_out[26]_i_3_n_0 ),
        .I1(mcp1_dec_c2[0]),
        .I2(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I3(data4[16]),
        .I4(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h500F30505FFF3F5F)) 
    \mcp1_rx_64_data_out[16]_i_3 
       (.I0(mcp1_dec_c2[0]),
        .I1(data4[16]),
        .I2(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I5(data3[8]),
        .O(\mcp1_rx_64_data_out[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF1FFF1F1F100F1F1)) 
    \mcp1_rx_64_data_out[17]_i_1 
       (.I0(\mcp1_rx_64_data_out[17]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I2(\mcp1_rx_64_data_out[17]_i_3_n_0 ),
        .I3(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I4(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I5(data3[9]),
        .O(\mcp1_rx_64_data_out[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h350300F035F3FFFF)) 
    \mcp1_rx_64_data_out[17]_i_2 
       (.I0(data4[17]),
        .I1(mcp1_dec_c2[1]),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I5(data3[9]),
        .O(\mcp1_rx_64_data_out[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h2F002000)) 
    \mcp1_rx_64_data_out[17]_i_3 
       (.I0(mcp1_dec_c2[1]),
        .I1(\mcp1_rx_64_data_out[26]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I4(data4[17]),
        .O(\mcp1_rx_64_data_out[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \mcp1_rx_64_data_out[18]_i_1 
       (.I0(data3[10]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[18]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDD44FF000D44)) 
    \mcp1_rx_64_data_out[18]_i_2 
       (.I0(\mcp1_rx_64_data_out[26]_i_3_n_0 ),
        .I1(data3[10]),
        .I2(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(data4[18]),
        .O(\mcp1_rx_64_data_out[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[19]_i_1 
       (.I0(data3[11]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[19]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[19]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEEE2)) 
    \mcp1_rx_64_data_out[19]_i_2 
       (.I0(data4[19]),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(mcp1_dec_c2[3]),
        .I3(\mcp1_rx_64_data_out[26]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFCCA0CFF0F0000)) 
    \mcp1_rx_64_data_out[19]_i_3 
       (.I0(data4[19]),
        .I1(mcp1_dec_c2[3]),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(data3[11]),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFB080808FB)) 
    \mcp1_rx_64_data_out[1]_i_1 
       (.I0(mcp1_block_field_reg[1]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[1]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[1]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h50FF3F5F500F3050)) 
    \mcp1_rx_64_data_out[1]_i_2 
       (.I0(mcp1_dec_c0[1]),
        .I1(data2[1]),
        .I2(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[5]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4040F000F000F000)) 
    \mcp1_rx_64_data_out[1]_i_3 
       (.I0(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I1(mcp1_dec_c0[1]),
        .I2(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I3(data2[1]),
        .I4(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[20]_i_1 
       (.I0(data3[12]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[20]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[20]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEEE2)) 
    \mcp1_rx_64_data_out[20]_i_2 
       (.I0(data4[20]),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(mcp1_dec_c2[4]),
        .I3(\mcp1_rx_64_data_out[26]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCBB3088C0F0C0F0)) 
    \mcp1_rx_64_data_out[20]_i_3 
       (.I0(data4[20]),
        .I1(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I2(data3[12]),
        .I3(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I4(mcp1_dec_c2[4]),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[21]_i_1 
       (.I0(data3[13]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[21]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[21]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEEE2)) 
    \mcp1_rx_64_data_out[21]_i_2 
       (.I0(data4[21]),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(mcp1_dec_c2[5]),
        .I3(\mcp1_rx_64_data_out[26]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCBB3088C0F0C0F0)) 
    \mcp1_rx_64_data_out[21]_i_3 
       (.I0(data4[21]),
        .I1(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I2(data3[13]),
        .I3(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I4(mcp1_dec_c2[5]),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[22]_i_1 
       (.I0(data3[14]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[22]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[22]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEEE2)) 
    \mcp1_rx_64_data_out[22]_i_2 
       (.I0(data4[22]),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(mcp1_dec_c2[6]),
        .I3(\mcp1_rx_64_data_out[26]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFCCA0CFF0F0000)) 
    \mcp1_rx_64_data_out[22]_i_3 
       (.I0(data4[22]),
        .I1(mcp1_dec_c2[6]),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(data3[14]),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[23]_i_1 
       (.I0(data3[15]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[23]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[23]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEEE2)) 
    \mcp1_rx_64_data_out[23]_i_2 
       (.I0(data4[23]),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(mcp1_dec_c2[7]),
        .I3(\mcp1_rx_64_data_out[26]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFCCA0CFF0F0000)) 
    \mcp1_rx_64_data_out[23]_i_3 
       (.I0(data4[23]),
        .I1(mcp1_dec_c2[7]),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(data3[15]),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFB080808FB)) 
    \mcp1_rx_64_data_out[24]_i_1 
       (.I0(data4[16]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[24]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[24]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h50005FF030503F5F)) 
    \mcp1_rx_64_data_out[24]_i_2 
       (.I0(mcp1_dec_c3[0]),
        .I1(data5[24]),
        .I2(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(data4[16]),
        .I5(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0E000E0)) 
    \mcp1_rx_64_data_out[24]_i_3 
       (.I0(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I1(data5[24]),
        .I2(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I4(mcp1_dec_c3[0]),
        .O(\mcp1_rx_64_data_out[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[25]_i_1 
       (.I0(data4[17]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[25]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[25]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mcp1_rx_64_data_out[25]_i_2 
       (.I0(mcp1_dec_c3[1]),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I3(data5[25]),
        .O(\mcp1_rx_64_data_out[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAA0DF8A5A00D580)) 
    \mcp1_rx_64_data_out[25]_i_3 
       (.I0(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I1(data5[25]),
        .I2(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I3(data4[17]),
        .I4(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I5(mcp1_dec_c3[1]),
        .O(\mcp1_rx_64_data_out[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \mcp1_rx_64_data_out[26]_i_1 
       (.I0(data4[18]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[26]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAA8A8FBFBFDA8)) 
    \mcp1_rx_64_data_out[26]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I1(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I2(data5[26]),
        .I3(data4[18]),
        .I4(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I5(\mcp1_rx_64_data_out[26]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_rx_64_data_out[26]_i_3 
       (.I0(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEF20EF20EF20EFEF)) 
    \mcp1_rx_64_data_out[27]_i_1 
       (.I0(data4[19]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I3(\mcp1_rx_64_data_out[27]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[27]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0E000E0)) 
    \mcp1_rx_64_data_out[27]_i_2 
       (.I0(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I1(data5[27]),
        .I2(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I4(mcp1_dec_c3[3]),
        .O(\mcp1_rx_64_data_out[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h530553F500F0FFFF)) 
    \mcp1_rx_64_data_out[27]_i_3 
       (.I0(mcp1_dec_c3[3]),
        .I1(data5[27]),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(data4[19]),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEF20EF20EF20EFEF)) 
    \mcp1_rx_64_data_out[28]_i_1 
       (.I0(data4[20]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I3(\mcp1_rx_64_data_out[28]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[28]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0E000E0)) 
    \mcp1_rx_64_data_out[28]_i_2 
       (.I0(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I1(data5[28]),
        .I2(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I4(mcp1_dec_c3[4]),
        .O(\mcp1_rx_64_data_out[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h530553F500F0FFFF)) 
    \mcp1_rx_64_data_out[28]_i_3 
       (.I0(mcp1_dec_c3[4]),
        .I1(data5[28]),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(data4[20]),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEF20EF20EF20EFEF)) 
    \mcp1_rx_64_data_out[29]_i_1 
       (.I0(data4[21]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I3(\mcp1_rx_64_data_out[29]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0E000E0)) 
    \mcp1_rx_64_data_out[29]_i_2 
       (.I0(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I1(data5[29]),
        .I2(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I4(mcp1_dec_c3[5]),
        .O(\mcp1_rx_64_data_out[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h530553F500F0FFFF)) 
    \mcp1_rx_64_data_out[29]_i_3 
       (.I0(mcp1_dec_c3[5]),
        .I1(data5[29]),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(data4[21]),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \mcp1_rx_64_data_out[2]_i_1 
       (.I0(mcp1_block_field_reg[2]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[2]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8DDEDDD)) 
    \mcp1_rx_64_data_out[2]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I1(data2[2]),
        .I2(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEF20EF20EF20EFEF)) 
    \mcp1_rx_64_data_out[30]_i_1 
       (.I0(data4[22]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I3(\mcp1_rx_64_data_out[30]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[30]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0E000E0)) 
    \mcp1_rx_64_data_out[30]_i_2 
       (.I0(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I1(data5[30]),
        .I2(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I4(mcp1_dec_c3[6]),
        .O(\mcp1_rx_64_data_out[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h530553F500F0FFFF)) 
    \mcp1_rx_64_data_out[30]_i_3 
       (.I0(mcp1_dec_c3[6]),
        .I1(data5[30]),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(data4[22]),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEF20EF20EF20EFEF)) 
    \mcp1_rx_64_data_out[31]_i_1 
       (.I0(data4[23]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I3(\mcp1_rx_64_data_out[31]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[31]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0E000E0)) 
    \mcp1_rx_64_data_out[31]_i_2 
       (.I0(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I1(data5[31]),
        .I2(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I4(mcp1_dec_c3[7]),
        .O(\mcp1_rx_64_data_out[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h530553F500F0FFFF)) 
    \mcp1_rx_64_data_out[31]_i_3 
       (.I0(mcp1_dec_c3[7]),
        .I1(data5[31]),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(data4[23]),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \mcp1_rx_64_data_out[32]_i_1 
       (.I0(data5[24]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[32]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[32]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FACACACA)) 
    \mcp1_rx_64_data_out[32]_i_2 
       (.I0(\mcp1_rx_64_data_out[32]_i_4_n_0 ),
        .I1(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(data6[32]),
        .I5(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000E000E0E0)) 
    \mcp1_rx_64_data_out[32]_i_3 
       (.I0(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I1(data6[32]),
        .I2(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I3(mcp1_dec_c4[0]),
        .I4(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[32]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hC202)) 
    \mcp1_rx_64_data_out[32]_i_4 
       (.I0(mcp1_dec_c4[0]),
        .I1(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(data5[24]),
        .O(\mcp1_rx_64_data_out[32]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[33]_i_1 
       (.I0(data5[25]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[33]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[33]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[33]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0F4F044)) 
    \mcp1_rx_64_data_out[33]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I1(data6[33]),
        .I2(mcp1_dec_c4[1]),
        .I3(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .O(\mcp1_rx_64_data_out[33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCB8C0FFFFBBF3)) 
    \mcp1_rx_64_data_out[33]_i_3 
       (.I0(data6[33]),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[37]_i_5_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[33]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[33]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h3DFD)) 
    \mcp1_rx_64_data_out[33]_i_4 
       (.I0(mcp1_dec_c4[1]),
        .I1(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(data5[25]),
        .O(\mcp1_rx_64_data_out[33]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDCD31313101)) 
    \mcp1_rx_64_data_out[34]_i_1 
       (.I0(\mcp1_rx_64_data_out[34]_i_2_n_0 ),
        .I1(\mcp1_rx_64_ctrl_out[0]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I3(\mcp1_rx_64_data_out[34]_i_3_n_0 ),
        .I4(data6[34]),
        .I5(data5[26]),
        .O(\mcp1_rx_64_data_out[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hFF440C00)) 
    \mcp1_rx_64_data_out[34]_i_2 
       (.I0(data5[26]),
        .I1(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I2(data6[34]),
        .I3(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_rx_64_data_out[34]_i_3 
       (.I0(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[34]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[35]_i_1 
       (.I0(data5[27]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[35]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[35]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[35]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAA0AAFC)) 
    \mcp1_rx_64_data_out[35]_i_2 
       (.I0(mcp1_dec_c4[3]),
        .I1(data6[35]),
        .I2(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .O(\mcp1_rx_64_data_out[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBFCCCFFBBFC)) 
    \mcp1_rx_64_data_out[35]_i_3 
       (.I0(data6[35]),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(mcp1_dec_c4[3]),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I5(data5[27]),
        .O(\mcp1_rx_64_data_out[35]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[36]_i_1 
       (.I0(data5[28]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[36]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[36]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[36]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAA0AAFC)) 
    \mcp1_rx_64_data_out[36]_i_2 
       (.I0(mcp1_dec_c4[4]),
        .I1(data6[36]),
        .I2(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .O(\mcp1_rx_64_data_out[36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAFFFAFFFFC0FFC)) 
    \mcp1_rx_64_data_out[36]_i_3 
       (.I0(data6[36]),
        .I1(mcp1_dec_c4[4]),
        .I2(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I4(data5[28]),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[36]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFB08FB0808)) 
    \mcp1_rx_64_data_out[37]_i_1 
       (.I0(data5[29]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[37]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[37]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[37]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[37]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABABFAAAA)) 
    \mcp1_rx_64_data_out[37]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I1(data6[37]),
        .I2(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[37]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCEECCFFFCEECCCC)) 
    \mcp1_rx_64_data_out[37]_i_3 
       (.I0(\mcp1_rx_64_data_out[37]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(data5[29]),
        .I3(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I5(mcp1_dec_c4[5]),
        .O(\mcp1_rx_64_data_out[37]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000E000E0E0)) 
    \mcp1_rx_64_data_out[37]_i_4 
       (.I0(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I1(data6[37]),
        .I2(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I3(mcp1_dec_c4[5]),
        .I4(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[37]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h7FFE)) 
    \mcp1_rx_64_data_out[37]_i_5 
       (.I0(data5[31]),
        .I1(data5[28]),
        .I2(data5[30]),
        .I3(data5[29]),
        .O(\mcp1_rx_64_data_out[37]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB08FB08)) 
    \mcp1_rx_64_data_out[38]_i_1 
       (.I0(data5[30]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[38]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[38]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[38]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000E000E0E0)) 
    \mcp1_rx_64_data_out[38]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I1(data6[38]),
        .I2(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I3(mcp1_dec_c4[6]),
        .I4(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[38]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABBFAAAAA)) 
    \mcp1_rx_64_data_out[38]_i_3 
       (.I0(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I1(data6[38]),
        .I2(\mcp1_rx_64_data_out[38]_i_5_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[38]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAABBFBBBAAAAFBAA)) 
    \mcp1_rx_64_data_out[38]_i_4 
       (.I0(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I2(data5[30]),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[38]_i_5_n_0 ),
        .I5(mcp1_dec_c4[6]),
        .O(\mcp1_rx_64_data_out[38]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mcp1_rx_64_data_out[38]_i_5 
       (.I0(data5[29]),
        .I1(data5[30]),
        .I2(data5[28]),
        .I3(data5[31]),
        .O(\mcp1_rx_64_data_out[38]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFB080808FB)) 
    \mcp1_rx_64_data_out[39]_i_1 
       (.I0(data5[31]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[39]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[39]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1130FFFF11300000)) 
    \mcp1_rx_64_data_out[39]_i_2 
       (.I0(data6[39]),
        .I1(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[39]_i_4_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I5(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[39]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000E000E0E0)) 
    \mcp1_rx_64_data_out[39]_i_3 
       (.I0(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I1(data6[39]),
        .I2(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I3(mcp1_dec_c4[7]),
        .I4(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[39]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mcp1_rx_64_data_out[39]_i_4 
       (.I0(data5[29]),
        .I1(data5[30]),
        .I2(data5[28]),
        .I3(data5[31]),
        .O(\mcp1_rx_64_data_out[39]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h5050C0CF)) 
    \mcp1_rx_64_data_out[39]_i_5 
       (.I0(data5[31]),
        .I1(\mcp1_rx_64_data_out[39]_i_4_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I3(mcp1_dec_c4[7]),
        .I4(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[39]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_rx_64_data_out[39]_i_6 
       (.I0(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[39]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \mcp1_rx_64_data_out[3]_i_1 
       (.I0(mcp1_block_field_reg[3]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[3]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD955B7FB9151)) 
    \mcp1_rx_64_data_out[3]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(data2[3]),
        .I5(mcp1_dec_c0[3]),
        .O(\mcp1_rx_64_data_out[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[40]_i_1 
       (.I0(data6[32]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[40]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[40]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[40]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCDC8CDCD)) 
    \mcp1_rx_64_data_out[40]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I1(mcp1_dec_c5[0]),
        .I2(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I3(data7[40]),
        .I4(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[40]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBCFCC08080300)) 
    \mcp1_rx_64_data_out[40]_i_3 
       (.I0(data7[40]),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(mcp1_dec_c5[0]),
        .I4(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I5(data6[32]),
        .O(\mcp1_rx_64_data_out[40]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[41]_i_1 
       (.I0(data6[33]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[41]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[41]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[41]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAACAAA0)) 
    \mcp1_rx_64_data_out[41]_i_2 
       (.I0(mcp1_dec_c5[1]),
        .I1(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I4(data7[41]),
        .O(\mcp1_rx_64_data_out[41]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBCFCC08080300)) 
    \mcp1_rx_64_data_out[41]_i_3 
       (.I0(data7[41]),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(mcp1_dec_c5[1]),
        .I4(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I5(data6[33]),
        .O(\mcp1_rx_64_data_out[41]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \mcp1_rx_64_data_out[42]_i_1 
       (.I0(data6[34]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[42]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[42]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEEFABFBAACF8B)) 
    \mcp1_rx_64_data_out[42]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I1(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(data6[34]),
        .I4(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I5(data7[42]),
        .O(\mcp1_rx_64_data_out[42]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[43]_i_1 
       (.I0(data6[35]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[43]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[43]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hF0F0F0DD)) 
    \mcp1_rx_64_data_out[43]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I1(data7[43]),
        .I2(mcp1_dec_c5[3]),
        .I3(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[43]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0C0F0C0B8F3B8C0)) 
    \mcp1_rx_64_data_out[43]_i_3 
       (.I0(data7[43]),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(data6[35]),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(mcp1_dec_c5[3]),
        .I5(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[43]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[44]_i_1 
       (.I0(data6[36]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[44]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[44]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[44]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hF0F0F0DD)) 
    \mcp1_rx_64_data_out[44]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I1(data7[44]),
        .I2(mcp1_dec_c5[4]),
        .I3(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[44]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0C0F0C0B8F3B8C0)) 
    \mcp1_rx_64_data_out[44]_i_3 
       (.I0(data7[44]),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(data6[36]),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(mcp1_dec_c5[4]),
        .I5(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[44]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[45]_i_1 
       (.I0(data6[37]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[45]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[45]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[45]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0F0F0DD)) 
    \mcp1_rx_64_data_out[45]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I1(data7[45]),
        .I2(mcp1_dec_c5[5]),
        .I3(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[45]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBCFCC08080300)) 
    \mcp1_rx_64_data_out[45]_i_3 
       (.I0(data7[45]),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(mcp1_dec_c5[5]),
        .I4(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I5(data6[37]),
        .O(\mcp1_rx_64_data_out[45]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[46]_i_1 
       (.I0(data6[38]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[46]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[46]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[46]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0F0F0DD)) 
    \mcp1_rx_64_data_out[46]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I1(data7[46]),
        .I2(mcp1_dec_c5[6]),
        .I3(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[46]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBCFCC08080300)) 
    \mcp1_rx_64_data_out[46]_i_3 
       (.I0(data7[46]),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(mcp1_dec_c5[6]),
        .I4(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I5(data6[38]),
        .O(\mcp1_rx_64_data_out[46]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[47]_i_1 
       (.I0(data6[39]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[47]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[47]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hF0F0F0BB)) 
    \mcp1_rx_64_data_out[47]_i_2 
       (.I0(data7[47]),
        .I1(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I2(mcp1_dec_c5[7]),
        .I3(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBCFCC08080300)) 
    \mcp1_rx_64_data_out[47]_i_3 
       (.I0(data7[47]),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(mcp1_dec_c5[7]),
        .I4(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I5(data6[39]),
        .O(\mcp1_rx_64_data_out[47]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \mcp1_rx_64_data_out[48]_i_1 
       (.I0(data7[40]),
        .I1(\mcp1_rx_64_ctrl_out[0]_i_5_n_0 ),
        .I2(mcp1_dec_c6[0]),
        .I3(\mcp1_rx_64_data_out[55]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[48]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[48]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFCCCC0AC0CCCC0A)) 
    \mcp1_rx_64_data_out[48]_i_2 
       (.I0(mcp1_dec_c6[0]),
        .I1(data7[40]),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I5(data8[48]),
        .O(\mcp1_rx_64_data_out[48]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \mcp1_rx_64_data_out[49]_i_1 
       (.I0(data7[41]),
        .I1(\mcp1_rx_64_ctrl_out[0]_i_5_n_0 ),
        .I2(mcp1_dec_c6[1]),
        .I3(\mcp1_rx_64_data_out[55]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFCCCC0AC0CCCC0A)) 
    \mcp1_rx_64_data_out[49]_i_2 
       (.I0(mcp1_dec_c6[1]),
        .I1(data7[41]),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I5(data8[49]),
        .O(\mcp1_rx_64_data_out[49]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \mcp1_rx_64_data_out[4]_i_1 
       (.I0(mcp1_block_field_reg[4]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[4]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEED8F5E4F5F5F5F5)) 
    \mcp1_rx_64_data_out[4]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I1(mcp1_dec_c0[4]),
        .I2(data2[4]),
        .I3(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \mcp1_rx_64_data_out[50]_i_1 
       (.I0(data7[42]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[50]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[50]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF20F303)) 
    \mcp1_rx_64_data_out[50]_i_2 
       (.I0(data8[50]),
        .I1(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I3(data7[42]),
        .I4(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[50]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \mcp1_rx_64_data_out[51]_i_1 
       (.I0(data7[43]),
        .I1(\mcp1_rx_64_ctrl_out[0]_i_5_n_0 ),
        .I2(mcp1_dec_c6[3]),
        .I3(\mcp1_rx_64_data_out[55]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[51]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[51]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0C0C0B8B8F3C0)) 
    \mcp1_rx_64_data_out[51]_i_2 
       (.I0(data8[51]),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(data7[43]),
        .I3(mcp1_dec_c6[3]),
        .I4(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[51]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \mcp1_rx_64_data_out[52]_i_1 
       (.I0(data7[44]),
        .I1(\mcp1_rx_64_ctrl_out[0]_i_5_n_0 ),
        .I2(mcp1_dec_c6[4]),
        .I3(\mcp1_rx_64_data_out[55]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[52]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[52]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0C0C0B8B8F3C0)) 
    \mcp1_rx_64_data_out[52]_i_2 
       (.I0(data8[52]),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(data7[44]),
        .I3(mcp1_dec_c6[4]),
        .I4(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[52]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \mcp1_rx_64_data_out[53]_i_1 
       (.I0(data7[45]),
        .I1(\mcp1_rx_64_ctrl_out[0]_i_5_n_0 ),
        .I2(mcp1_dec_c6[5]),
        .I3(\mcp1_rx_64_data_out[55]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[53]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[53]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0C0C0B8B8F3C0)) 
    \mcp1_rx_64_data_out[53]_i_2 
       (.I0(data8[53]),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(data7[45]),
        .I3(mcp1_dec_c6[5]),
        .I4(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[53]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \mcp1_rx_64_data_out[54]_i_1 
       (.I0(data7[46]),
        .I1(\mcp1_rx_64_ctrl_out[0]_i_5_n_0 ),
        .I2(mcp1_dec_c6[6]),
        .I3(\mcp1_rx_64_data_out[55]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[54]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[54]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0C0C0B8B8F3C0)) 
    \mcp1_rx_64_data_out[54]_i_2 
       (.I0(data8[54]),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(data7[46]),
        .I3(mcp1_dec_c6[6]),
        .I4(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[54]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \mcp1_rx_64_data_out[55]_i_1 
       (.I0(data7[47]),
        .I1(\mcp1_rx_64_ctrl_out[0]_i_5_n_0 ),
        .I2(mcp1_dec_c6[7]),
        .I3(\mcp1_rx_64_data_out[55]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[55]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[55]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \mcp1_rx_64_data_out[55]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[55]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0C0C0B8B8F3C0)) 
    \mcp1_rx_64_data_out[55]_i_3 
       (.I0(data8[55]),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(data7[47]),
        .I3(mcp1_dec_c6[7]),
        .I4(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[55]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \mcp1_rx_64_data_out[56]_i_1 
       (.I0(data8[48]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[56]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[56]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFAFB5051FEFB5440)) 
    \mcp1_rx_64_data_out[56]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(data8[48]),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(mcp1_dec_c7[0]),
        .I5(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[56]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \mcp1_rx_64_data_out[57]_i_1 
       (.I0(data8[49]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[57]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[57]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFAEA5040BAFB1040)) 
    \mcp1_rx_64_data_out[57]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(data8[49]),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(mcp1_dec_c7[1]),
        .I5(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[57]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0F04FFFD0F01)) 
    \mcp1_rx_64_data_out[58]_i_1 
       (.I0(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I2(\mcp1_rx_64_ctrl_out[0]_i_5_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I4(data8[50]),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[58]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h90000C6C03936000)) 
    \mcp1_rx_64_data_out[58]_i_10 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[0]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[3]),
        .I5(mcp1_block_field_reg[1]),
        .O(\mcp1_rx_64_data_out[58]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_rx_64_data_out[58]_i_11 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[6]),
        .O(\mcp1_rx_64_data_out[58]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBDEFEFFDFB7F)) 
    \mcp1_rx_64_data_out[58]_i_12 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[1]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_block_field_reg[4]),
        .O(\mcp1_rx_64_data_out[58]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6FF36FF3F39F6FF3)) 
    \mcp1_rx_64_data_out[58]_i_13 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[1]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_block_field_reg[6]),
        .O(\mcp1_rx_64_data_out[58]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF609FA05FFFFF)) 
    \mcp1_rx_64_data_out[58]_i_14 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[1]),
        .I3(mcp1_block_field_reg[0]),
        .I4(\mcp1_rx_64_data_out[58]_i_15_n_0 ),
        .I5(mcp1_block_field_reg[2]),
        .O(\mcp1_rx_64_data_out[58]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \mcp1_rx_64_data_out[58]_i_15 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[7]),
        .O(\mcp1_rx_64_data_out[58]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFF9FFFF)) 
    \mcp1_rx_64_data_out[58]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_6_n_0 ),
        .I1(mcp1_block_field_reg[2]),
        .I2(\mcp1_rx_64_data_out[58]_i_7_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_8_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_9_n_0 ),
        .O(\mcp1_rx_64_data_out[58]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008000082000080)) 
    \mcp1_rx_64_data_out[58]_i_3 
       (.I0(\mcp1_rx_64_data_out[58]_i_10_n_0 ),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[4]),
        .I5(\mcp1_rx_64_data_out[58]_i_11_n_0 ),
        .O(\mcp1_rx_64_data_out[58]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002688228)) 
    \mcp1_rx_64_data_out[58]_i_4 
       (.I0(mcp1_block_field_reg[7]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[4]),
        .I5(\mcp1_rx_64_data_out[58]_i_12_n_0 ),
        .O(\mcp1_rx_64_data_out[58]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040041554)) 
    \mcp1_rx_64_data_out[58]_i_5 
       (.I0(\mcp1_rx_64_data_out[58]_i_13_n_0 ),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[7]),
        .I4(mcp1_block_field_reg[6]),
        .I5(\mcp1_rx_64_data_out[58]_i_14_n_0 ),
        .O(\mcp1_rx_64_data_out[58]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \mcp1_rx_64_data_out[58]_i_6 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[7]),
        .I2(mcp1_block_field_reg[4]),
        .O(\mcp1_rx_64_data_out[58]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6FF69999F99FFFFF)) 
    \mcp1_rx_64_data_out[58]_i_7 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[1]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[4]),
        .I5(mcp1_block_field_reg[3]),
        .O(\mcp1_rx_64_data_out[58]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5A96)) 
    \mcp1_rx_64_data_out[58]_i_8 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[5]),
        .O(\mcp1_rx_64_data_out[58]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hCC1E)) 
    \mcp1_rx_64_data_out[58]_i_9 
       (.I0(mcp1_block_field_reg[6]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[7]),
        .O(\mcp1_rx_64_data_out[58]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \mcp1_rx_64_data_out[59]_i_1 
       (.I0(data8[51]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[59]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[59]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAFFEB54005440)) 
    \mcp1_rx_64_data_out[59]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I3(data8[51]),
        .I4(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I5(mcp1_dec_c7[3]),
        .O(\mcp1_rx_64_data_out[59]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFB080808FB)) 
    \mcp1_rx_64_data_out[5]_i_1 
       (.I0(mcp1_block_field_reg[5]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[5]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[5]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h50FF3F5F500F3050)) 
    \mcp1_rx_64_data_out[5]_i_2 
       (.I0(mcp1_dec_c0[5]),
        .I1(data2[5]),
        .I2(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[5]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0D000F000F000)) 
    \mcp1_rx_64_data_out[5]_i_3 
       (.I0(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I1(mcp1_dec_c0[5]),
        .I2(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I3(data2[5]),
        .I4(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h8001)) 
    \mcp1_rx_64_data_out[5]_i_4 
       (.I0(data5[27]),
        .I1(data5[24]),
        .I2(data5[26]),
        .I3(data5[25]),
        .O(\mcp1_rx_64_data_out[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \mcp1_rx_64_data_out[60]_i_1 
       (.I0(data8[52]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[60]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[60]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAFFEB54005440)) 
    \mcp1_rx_64_data_out[60]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I3(data8[52]),
        .I4(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I5(mcp1_dec_c7[4]),
        .O(\mcp1_rx_64_data_out[60]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \mcp1_rx_64_data_out[61]_i_1 
       (.I0(data8[53]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[61]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[61]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAFFEB54005440)) 
    \mcp1_rx_64_data_out[61]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I3(data8[53]),
        .I4(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I5(mcp1_dec_c7[5]),
        .O(\mcp1_rx_64_data_out[61]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \mcp1_rx_64_data_out[62]_i_1 
       (.I0(data8[54]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[62]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[62]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAFFEB54005440)) 
    \mcp1_rx_64_data_out[62]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I3(data8[54]),
        .I4(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I5(mcp1_dec_c7[6]),
        .O(\mcp1_rx_64_data_out[62]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \mcp1_rx_64_data_out[63]_i_1 
       (.I0(data8[55]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[63]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAFFEB54005440)) 
    \mcp1_rx_64_data_out[63]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I1(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I3(data8[55]),
        .I4(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I5(mcp1_dec_c7[7]),
        .O(\mcp1_rx_64_data_out[63]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FB08FB08FBFB)) 
    \mcp1_rx_64_data_out[6]_i_1 
       (.I0(mcp1_block_field_reg[6]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[6]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[6]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE000A0A0E0E0A0A0)) 
    \mcp1_rx_64_data_out[6]_i_2 
       (.I0(data2[6]),
        .I1(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I3(mcp1_dec_c0[6]),
        .I4(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I5(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .O(\mcp1_rx_64_data_out[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h50FF3F5F500F3050)) 
    \mcp1_rx_64_data_out[6]_i_3 
       (.I0(mcp1_dec_c0[6]),
        .I1(data2[6]),
        .I2(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[6]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mcp1_rx_64_data_out[6]_i_4 
       (.I0(data5[25]),
        .I1(data5[26]),
        .I2(data5[24]),
        .I3(data5[27]),
        .O(\mcp1_rx_64_data_out[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFB08FB0808)) 
    \mcp1_rx_64_data_out[7]_i_1 
       (.I0(mcp1_block_field_reg[7]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I4(\mcp1_rx_64_data_out[7]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[7]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88FFE200BBFFE2FF)) 
    \mcp1_rx_64_data_out[7]_i_2 
       (.I0(mcp1_dec_c0[7]),
        .I1(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I2(data2[7]),
        .I3(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[7]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0D000F000F000)) 
    \mcp1_rx_64_data_out[7]_i_3 
       (.I0(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I1(mcp1_dec_c0[7]),
        .I2(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I3(data2[7]),
        .I4(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mcp1_rx_64_data_out[7]_i_4 
       (.I0(data5[25]),
        .I1(data5[26]),
        .I2(data5[24]),
        .I3(data5[27]),
        .O(\mcp1_rx_64_data_out[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0F5B0F5F5F5B0)) 
    \mcp1_rx_64_data_out[8]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out[0]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[15]_i_3_n_0 ),
        .I2(data2[0]),
        .I3(\mcp1_rx_64_data_out[8]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[8]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \mcp1_rx_64_data_out[8]_i_2 
       (.I0(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I1(data3[8]),
        .I2(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I3(\mcp1_rx_64_data_out[15]_i_5_n_0 ),
        .I4(mcp1_dec_c1[0]),
        .O(\mcp1_rx_64_data_out[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h440074FF)) 
    \mcp1_rx_64_data_out[8]_i_3 
       (.I0(mcp1_dec_c1[0]),
        .I1(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I4(data3[8]),
        .O(\mcp1_rx_64_data_out[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0C5DFF5D0051F351)) 
    \mcp1_rx_64_data_out[9]_i_1 
       (.I0(\mcp1_rx_64_data_out[9]_i_2_n_0 ),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[58]_i_4_n_0 ),
        .I4(\mcp1_rx_64_data_out[9]_i_3_n_0 ),
        .I5(data2[1]),
        .O(\mcp1_rx_64_data_out[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30533F5355F555F5)) 
    \mcp1_rx_64_data_out[9]_i_2 
       (.I0(data2[1]),
        .I1(mcp1_dec_c1[1]),
        .I2(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I4(data3[9]),
        .I5(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00707F7F)) 
    \mcp1_rx_64_data_out[9]_i_3 
       (.I0(\mcp1_rx_64_data_out[58]_i_3_n_0 ),
        .I1(mcp1_dec_c1[1]),
        .I2(\mcp1_rx_64_data_out[58]_i_5_n_0 ),
        .I3(\mcp1_rx_64_data_out[26]_i_3_n_0 ),
        .I4(data3[9]),
        .O(\mcp1_rx_64_data_out[9]_i_3_n_0 ));
  FDRE \mcp1_rx_64_data_out_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[0]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[0]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[10] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[10]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[10]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[11] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[11]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[11]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[12] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[12]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[12]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[13] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[13]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[13]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[14] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[14]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[14]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[15] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[15]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[15]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[16] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[16]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[16]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[17] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[17]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[17]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[18] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[18]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[18]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[19] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[19]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[19]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[1]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[1]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[20] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[20]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[20]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[21] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[21]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[21]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[22] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[22]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[22]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[23] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[23]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[23]),
        .R(out));
  FDSE \mcp1_rx_64_data_out_reg[24] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[24]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[24]),
        .S(out));
  FDRE \mcp1_rx_64_data_out_reg[25] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[25]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[25]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[26] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[26]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[26]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[27] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[27]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[27]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[28] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[28]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[28]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[29] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[29]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[29]),
        .R(out));
  FDSE \mcp1_rx_64_data_out_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[2]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[2]),
        .S(out));
  FDRE \mcp1_rx_64_data_out_reg[30] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[30]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[30]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[31] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[31]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[31]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[32] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[32]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[32]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[33] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[33]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[33]),
        .R(out));
  FDSE \mcp1_rx_64_data_out_reg[34] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[34]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[34]),
        .S(out));
  FDSE \mcp1_rx_64_data_out_reg[35] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[35]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[35]),
        .S(out));
  FDSE \mcp1_rx_64_data_out_reg[36] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[36]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[36]),
        .S(out));
  FDRE \mcp1_rx_64_data_out_reg[37] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[37]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[37]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[38] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[38]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[38]),
        .R(out));
  FDSE \mcp1_rx_64_data_out_reg[39] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[39]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[39]),
        .S(out));
  FDSE \mcp1_rx_64_data_out_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[3]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[3]),
        .S(out));
  FDRE \mcp1_rx_64_data_out_reg[40] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[40]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[40]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[41] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[41]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[41]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[42] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[42]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[42]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[43] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[43]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[43]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[44] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[44]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[44]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[45] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[45]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[45]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[46] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[46]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[46]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[47] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[47]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[47]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[48] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[48]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[48]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[49] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[49]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[49]),
        .R(out));
  FDSE \mcp1_rx_64_data_out_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[4]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[4]),
        .S(out));
  FDRE \mcp1_rx_64_data_out_reg[50] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[50]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[50]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[51] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[51]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[51]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[52] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[52]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[52]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[53] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[53]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[53]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[54] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[54]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[54]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[55] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[55]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[55]),
        .R(out));
  FDSE \mcp1_rx_64_data_out_reg[56] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[56]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[56]),
        .S(out));
  FDRE \mcp1_rx_64_data_out_reg[57] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[57]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[57]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[58] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[58]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[58]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[59] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[59]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[59]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[5]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[5]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[60] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[60]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[60]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[61] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[61]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[61]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[62] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[62]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[62]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[63] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[63]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[63]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[6]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[6]),
        .R(out));
  FDSE \mcp1_rx_64_data_out_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[7]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[7]),
        .S(out));
  FDRE \mcp1_rx_64_data_out_reg[8] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[8]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[8]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[9] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_data_out[9]_i_1_n_0 ),
        .Q(mcp1_rx_64_data_out[9]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[0]),
        .Q(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[10] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[2]),
        .Q(data2[0]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[11] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[3]),
        .Q(data2[1]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[12] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[4]),
        .Q(data2[2]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[13] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[5]),
        .Q(data2[3]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[14] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[6]),
        .Q(data2[4]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[15] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[7]),
        .Q(data2[5]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[16] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[8]),
        .Q(data2[6]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[17] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[9]),
        .Q(data2[7]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[18] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[10]),
        .Q(data3[8]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[19] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[11]),
        .Q(data3[9]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[1]),
        .Q(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[20] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[12]),
        .Q(data3[10]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[21] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[13]),
        .Q(data3[11]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[22] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[14]),
        .Q(data3[12]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[23] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[15]),
        .Q(data3[13]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[24] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[16]),
        .Q(data3[14]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[25] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[17]),
        .Q(data3[15]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[26] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[18]),
        .Q(data4[16]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[27] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[19]),
        .Q(data4[17]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[28] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[20]),
        .Q(data4[18]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[29] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[21]),
        .Q(data4[19]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[30] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[22]),
        .Q(data4[20]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[31] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[23]),
        .Q(data4[21]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[32] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[24]),
        .Q(data4[22]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[33] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[25]),
        .Q(data4[23]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[34] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[26]),
        .Q(data5[24]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[35] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[27]),
        .Q(data5[25]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[36] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[28]),
        .Q(data5[26]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[37] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[29]),
        .Q(data5[27]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[38] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[30]),
        .Q(data5[28]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[39] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[31]),
        .Q(data5[29]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[40] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[32]),
        .Q(data5[30]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[41] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[33]),
        .Q(data5[31]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[42] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[34]),
        .Q(data6[32]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[43] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[35]),
        .Q(data6[33]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[44] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[36]),
        .Q(data6[34]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[45] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[37]),
        .Q(data6[35]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[46] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[38]),
        .Q(data6[36]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[47] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[39]),
        .Q(data6[37]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[48] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[40]),
        .Q(data6[38]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[49] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[41]),
        .Q(data6[39]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[50] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[42]),
        .Q(data7[40]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[51] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[43]),
        .Q(data7[41]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[52] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[44]),
        .Q(data7[42]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[53] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[45]),
        .Q(data7[43]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[54] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[46]),
        .Q(data7[44]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[55] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[47]),
        .Q(data7[45]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[56] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[48]),
        .Q(data7[46]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[57] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[49]),
        .Q(data7[47]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[58] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[50]),
        .Q(data8[48]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[59] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[51]),
        .Q(data8[49]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[60] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[52]),
        .Q(data8[50]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[61] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[53]),
        .Q(data8[51]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[62] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[54]),
        .Q(data8[52]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[63] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[55]),
        .Q(data8[53]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[64] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[56]),
        .Q(data8[54]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[65] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc_reg[57]),
        .Q(data8[55]),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \mcp1_rx_ebuff_ctrl[7]_i_5 
       (.I0(\b_lock_count_reg[0] ),
        .I1(r_type[2]),
        .I2(r_type[0]),
        .O(\mcp1_rx_ebuff_data_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h04040444)) 
    \mcp1_rx_ebuff_ctrl[7]_i_6 
       (.I0(r_type[2]),
        .I1(r_type[0]),
        .I2(\b_lock_count_reg[0] ),
        .I3(r_type_next[0]),
        .I4(r_type_next[2]),
        .O(\mcp1_rx_ebuff_data_reg[56]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \mcp1_rx_ebuff_data[56]_i_4 
       (.I0(\b_lock_count_reg[0] ),
        .I1(r_type[2]),
        .I2(r_type[0]),
        .O(\mcp1_rx_ebuff_data_reg[56] ));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_rx_pcs
   (b_lock_mod_r_reg,
    DI,
    gt_slip_int,
    ber_count_inc,
    hiber,
    err_block_count_inc,
    cable_pull,
    b_lock_mod_reg,
    mcp1_test_sh_reg,
    mcp1_ber_test_sh_reg,
    pcs_rx_link_up_core_reg_reg,
    \b_lock_count_reg[19] ,
    mcp1_b_lock_reg,
    \mcp1_ctrl_pipe_reg[7] ,
    \mcp1_data_pipe_reg[63] ,
    signal_detect,
    rxusrclk2,
    out,
    \mcp1_rx_66_raw_reg[0] ,
    \FSM_sequential_mcp1_state_reg[1] ,
    mcp1_b_lock_reg_0,
    Q,
    \outreg_reg[15] ,
    \outreg_reg[2] ,
    \outreg_reg[2]_0 );
  output b_lock_mod_r_reg;
  output [0:0]DI;
  output gt_slip_int;
  output ber_count_inc;
  output hiber;
  output err_block_count_inc;
  output cable_pull;
  output b_lock_mod_reg;
  output [1:0]mcp1_test_sh_reg;
  output [2:0]mcp1_ber_test_sh_reg;
  output pcs_rx_link_up_core_reg_reg;
  output [0:0]\b_lock_count_reg[19] ;
  output mcp1_b_lock_reg;
  output [7:0]\mcp1_ctrl_pipe_reg[7] ;
  output [63:0]\mcp1_data_pipe_reg[63] ;
  input signal_detect;
  input rxusrclk2;
  input out;
  input \mcp1_rx_66_raw_reg[0] ;
  input \FSM_sequential_mcp1_state_reg[1] ;
  input mcp1_b_lock_reg_0;
  input [65:0]Q;
  input [15:0]\outreg_reg[15] ;
  input \outreg_reg[2] ;
  input [2:0]\outreg_reg[2]_0 ;

  wire [0:0]DI;
  wire \FSM_sequential_mcp1_state_reg[1] ;
  wire [65:0]Q;
  wire [0:0]\b_lock_count_reg[19] ;
  wire b_lock_mod_r_reg;
  wire b_lock_mod_reg;
  wire ber_count_inc;
  wire [7:0]block_field;
  wire cable_pull;
  wire err_block_count_inc;
  wire gt_slip_int;
  wire hiber;
  wire mcp1_b_lock_reg;
  wire mcp1_b_lock_reg_0;
  wire [2:0]mcp1_ber_test_sh_reg;
  wire [7:0]\mcp1_ctrl_pipe_reg[7] ;
  wire [63:0]\mcp1_data_pipe_reg[63] ;
  wire mcp1_err_block_count_inc_out1;
  wire mcp1_err_block_count_inc_out10_out;
  wire mcp1_ignore_next_mismatch;
  wire [63:0]mcp1_rx_64_data_out;
  wire \mcp1_rx_66_raw_reg[0] ;
  wire mcp1_state0;
  wire [1:0]mcp1_test_sh_reg;
  wire next_state1;
  wire out;
  wire [15:0]\outreg_reg[15] ;
  wire \outreg_reg[2] ;
  wire [2:0]\outreg_reg[2]_0 ;
  wire pcs_rx_link_up_core_reg_reg;
  wire [1:1]r_type;
  wire [65:2]rx_66_enc;
  wire [65:0]rx_66_enc_reg;
  wire rx_block_lock_fsm_i_n_5;
  wire rx_block_lock_fsm_i_n_7;
  wire rx_decoder_i_n_0;
  wire rx_decoder_i_n_10;
  wire rx_decoder_i_n_11;
  wire rx_decoder_i_n_12;
  wire rx_decoder_i_n_13;
  wire rx_decoder_i_n_14;
  wire rx_decoder_i_n_15;
  wire rx_decoder_i_n_16;
  wire rx_decoder_i_n_17;
  wire rx_decoder_i_n_2;
  wire rx_decoder_i_n_3;
  wire rx_decoder_i_n_4;
  wire rx_decoder_i_n_6;
  wire rx_decoder_i_n_7;
  wire rx_decoder_i_n_8;
  wire rx_decoder_i_n_9;
  wire rx_pcs_fsm_i_n_10;
  wire rx_pcs_fsm_i_n_2;
  wire rx_pcs_fsm_i_n_4;
  wire rx_pcs_fsm_i_n_5;
  wire rx_pcs_fsm_i_n_6;
  wire rx_pcs_fsm_i_n_9;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire rxreset_1;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire rxreset_2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire rxreset_3;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire rxreset_4;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire rxreset_5;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire rxreset_6;
  wire rxusrclk2;
  wire sh_valid;
  wire signal_detect;
  wire signal_ok_reg;

  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pcs_descramble pcs_descramble_i
       (.Q(Q[65:2]),
        .out(rxreset_4),
        .rx_66_enc(rx_66_enc[59:2]),
        .rxusrclk2(rxusrclk2));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[60]_i_1 
       (.I0(Q[60]),
        .I1(Q[21]),
        .I2(Q[2]),
        .O(rx_66_enc[60]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[61]_i_1 
       (.I0(Q[61]),
        .I1(Q[22]),
        .I2(Q[3]),
        .O(rx_66_enc[61]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[62]_i_1 
       (.I0(Q[62]),
        .I1(Q[23]),
        .I2(Q[4]),
        .O(rx_66_enc[62]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[63]_i_1 
       (.I0(Q[63]),
        .I1(Q[24]),
        .I2(Q[5]),
        .O(rx_66_enc[63]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[64]_i_1 
       (.I0(Q[64]),
        .I1(Q[25]),
        .I2(Q[6]),
        .O(rx_66_enc[64]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[65]_i_1 
       (.I0(Q[65]),
        .I1(Q[26]),
        .I2(Q[7]),
        .O(rx_66_enc[65]));
  FDRE \rx_66_enc_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[0]),
        .Q(rx_66_enc_reg[0]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[10] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[10]),
        .Q(rx_66_enc_reg[10]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[11] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[11]),
        .Q(rx_66_enc_reg[11]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[12] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[12]),
        .Q(rx_66_enc_reg[12]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[13] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[13]),
        .Q(rx_66_enc_reg[13]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[14] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[14]),
        .Q(rx_66_enc_reg[14]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[15] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[15]),
        .Q(rx_66_enc_reg[15]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[16] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[16]),
        .Q(rx_66_enc_reg[16]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[17] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[17]),
        .Q(rx_66_enc_reg[17]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[18] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[18]),
        .Q(rx_66_enc_reg[18]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[19] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[19]),
        .Q(rx_66_enc_reg[19]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(Q[1]),
        .Q(rx_66_enc_reg[1]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[20] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[20]),
        .Q(rx_66_enc_reg[20]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[21] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[21]),
        .Q(rx_66_enc_reg[21]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[22] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[22]),
        .Q(rx_66_enc_reg[22]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[23] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[23]),
        .Q(rx_66_enc_reg[23]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[24] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[24]),
        .Q(rx_66_enc_reg[24]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[25] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[25]),
        .Q(rx_66_enc_reg[25]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[26] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[26]),
        .Q(rx_66_enc_reg[26]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[27] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[27]),
        .Q(rx_66_enc_reg[27]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[28] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[28]),
        .Q(rx_66_enc_reg[28]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[29] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[29]),
        .Q(rx_66_enc_reg[29]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[2]),
        .Q(block_field[0]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[30] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[30]),
        .Q(rx_66_enc_reg[30]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[31] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[31]),
        .Q(rx_66_enc_reg[31]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[32] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[32]),
        .Q(rx_66_enc_reg[32]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[33] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[33]),
        .Q(rx_66_enc_reg[33]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[34] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[34]),
        .Q(rx_66_enc_reg[34]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[35] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[35]),
        .Q(rx_66_enc_reg[35]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[36] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[36]),
        .Q(rx_66_enc_reg[36]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[37] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[37]),
        .Q(rx_66_enc_reg[37]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[38] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[38]),
        .Q(rx_66_enc_reg[38]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[39] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[39]),
        .Q(rx_66_enc_reg[39]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[3]),
        .Q(block_field[1]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[40] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[40]),
        .Q(rx_66_enc_reg[40]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[41] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[41]),
        .Q(rx_66_enc_reg[41]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[42] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[42]),
        .Q(rx_66_enc_reg[42]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[43] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[43]),
        .Q(rx_66_enc_reg[43]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[44] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[44]),
        .Q(rx_66_enc_reg[44]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[45] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[45]),
        .Q(rx_66_enc_reg[45]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[46] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[46]),
        .Q(rx_66_enc_reg[46]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[47] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[47]),
        .Q(rx_66_enc_reg[47]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[48] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[48]),
        .Q(rx_66_enc_reg[48]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[49] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[49]),
        .Q(rx_66_enc_reg[49]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[4]),
        .Q(block_field[2]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[50] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[50]),
        .Q(rx_66_enc_reg[50]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[51] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[51]),
        .Q(rx_66_enc_reg[51]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[52] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[52]),
        .Q(rx_66_enc_reg[52]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[53] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[53]),
        .Q(rx_66_enc_reg[53]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[54] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[54]),
        .Q(rx_66_enc_reg[54]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[55] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[55]),
        .Q(rx_66_enc_reg[55]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[56] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[56]),
        .Q(rx_66_enc_reg[56]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[57] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[57]),
        .Q(rx_66_enc_reg[57]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[58] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[58]),
        .Q(rx_66_enc_reg[58]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[59] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[59]),
        .Q(rx_66_enc_reg[59]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[5]),
        .Q(block_field[3]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[60] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[60]),
        .Q(rx_66_enc_reg[60]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[61] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[61]),
        .Q(rx_66_enc_reg[61]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[62] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[62]),
        .Q(rx_66_enc_reg[62]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[63] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[63]),
        .Q(rx_66_enc_reg[63]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[64] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[64]),
        .Q(rx_66_enc_reg[64]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[65] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[65]),
        .Q(rx_66_enc_reg[65]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[6]),
        .Q(block_field[4]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[7]),
        .Q(block_field[5]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[8] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[8]),
        .Q(block_field[6]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[9] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_66_enc[9]),
        .Q(block_field[7]),
        .R(1'b0));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_rx_ber_mon_fsm rx_ber_mon_fsm_i
       (.\FSM_sequential_mcp1_state_reg[1]_0 (\FSM_sequential_mcp1_state_reg[1] ),
        .Q(Q[1:0]),
        .SR(rx_pcs_fsm_i_n_10),
        .ber_count_inc(ber_count_inc),
        .hiber(hiber),
        .mcp1_ber_test_sh_reg_0(mcp1_ber_test_sh_reg),
        .out(rxreset_2),
        .\outreg_reg[15] (\outreg_reg[15] ),
        .rxusrclk2(rxusrclk2),
        .sh_valid(sh_valid));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_rx_block_lock_fsm rx_block_lock_fsm_i
       (.\FSM_sequential_mcp1_state_reg[2] (DI),
        .\FSM_sequential_mcp1_state_reg[2]_0 (rx_block_lock_fsm_i_n_5),
        .Q(Q[1:0]),
        .S(rx_block_lock_fsm_i_n_7),
        .SR(mcp1_state0),
        .\b_lock_count_reg[0] (rx_pcs_fsm_i_n_2),
        .gt_slip_int(gt_slip_int),
        .hiber(hiber),
        .mcp1_b_lock_reg_0(mcp1_b_lock_reg),
        .\mcp1_rx_66_raw_reg[0] (\mcp1_rx_66_raw_reg[0] ),
        .mcp1_test_sh_reg_0(mcp1_test_sh_reg),
        .out(rxreset_1),
        .\outreg_reg[2] (\outreg_reg[2]_0 [2]),
        .rxreset_6_reg(rxreset_6),
        .rxusrclk2(rxusrclk2),
        .sh_valid(sh_valid),
        .signal_ok_reg(signal_ok_reg));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_rx_decoder rx_decoder_i
       (.\FSM_sequential_mcp1_state_reg[0] (rx_decoder_i_n_7),
        .\FSM_sequential_mcp1_state_reg[1] (rx_decoder_i_n_8),
        .\FSM_sequential_mcp1_state_reg[1]_0 (rx_decoder_i_n_9),
        .\FSM_sequential_mcp1_state_reg[2] (rx_decoder_i_n_6),
        .\FSM_sequential_mcp1_state_reg[2]_0 ({rx_pcs_fsm_i_n_4,rx_pcs_fsm_i_n_5,rx_pcs_fsm_i_n_6}),
        .\b_lock_count_reg[0] (r_type),
        .\b_lock_count_reg[0]_0 (rx_decoder_i_n_3),
        .block_field(block_field),
        .mcp1_rx_64_data_out(mcp1_rx_64_data_out),
        .\mcp1_rx_ebuff_ctrl_reg[0] (rx_decoder_i_n_17),
        .\mcp1_rx_ebuff_ctrl_reg[1] (rx_decoder_i_n_16),
        .\mcp1_rx_ebuff_ctrl_reg[2] (rx_decoder_i_n_15),
        .\mcp1_rx_ebuff_ctrl_reg[3] (rx_decoder_i_n_14),
        .\mcp1_rx_ebuff_ctrl_reg[4] (rx_decoder_i_n_13),
        .\mcp1_rx_ebuff_ctrl_reg[5] (rx_decoder_i_n_12),
        .\mcp1_rx_ebuff_ctrl_reg[6] (rx_decoder_i_n_11),
        .\mcp1_rx_ebuff_ctrl_reg[7] (rx_decoder_i_n_10),
        .\mcp1_rx_ebuff_data_reg[0] (rx_decoder_i_n_0),
        .\mcp1_rx_ebuff_data_reg[56] (rx_decoder_i_n_2),
        .\mcp1_rx_ebuff_data_reg[56]_0 (rx_decoder_i_n_4),
        .next_state1(next_state1),
        .out(rxreset_5),
        .rx_66_enc_reg({rx_66_enc_reg[65:10],rx_66_enc_reg[1:0]}),
        .rxusrclk2(rxusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_rx_pcs_fsm rx_pcs_fsm_i
       (.CO(mcp1_err_block_count_inc_out10_out),
        .\FSM_sequential_mcp1_state_reg[2]_0 (rx_decoder_i_n_6),
        .\FSM_sequential_mcp1_state_reg[2]_1 (rx_decoder_i_n_7),
        .S(rx_block_lock_fsm_i_n_7),
        .SR(rx_pcs_fsm_i_n_10),
        .\b_lock_count_reg[19]_0 (\b_lock_count_reg[19] ),
        .\b_lock_count_reg[7]_0 (rx_pcs_fsm_i_n_2),
        .b_lock_mod_r_reg_0(b_lock_mod_r_reg),
        .b_lock_mod_reg_0(b_lock_mod_reg),
        .cable_pull(cable_pull),
        .hiber(hiber),
        .mcp1_b_lock_reg(mcp1_b_lock_reg_0),
        .mcp1_b_lock_reg_0(DI),
        .mcp1_b_lock_reg_1(rx_block_lock_fsm_i_n_5),
        .\mcp1_ctrl_pipe_reg[7] (\mcp1_ctrl_pipe_reg[7] ),
        .\mcp1_data_pipe_reg[63] (\mcp1_data_pipe_reg[63] ),
        .mcp1_err_block_count_inc_out_reg(rx_pcs_fsm_i_n_9),
        .mcp1_ignore_next_mismatch(mcp1_ignore_next_mismatch),
        .\mcp1_r_type_reg_reg[0] (rx_decoder_i_n_3),
        .\mcp1_r_type_reg_reg[1] (r_type),
        .\mcp1_r_type_reg_reg[1]_0 (rx_decoder_i_n_2),
        .\mcp1_r_type_reg_reg[1]_1 (rx_decoder_i_n_9),
        .\mcp1_r_type_reg_reg[1]_2 (rx_decoder_i_n_0),
        .\mcp1_r_type_reg_reg[2] (rx_decoder_i_n_4),
        .\mcp1_r_type_reg_reg[2]_0 (rx_decoder_i_n_8),
        .\mcp1_rx_64_ctrl_out_reg[0] (rx_decoder_i_n_17),
        .\mcp1_rx_64_ctrl_out_reg[1] (rx_decoder_i_n_16),
        .\mcp1_rx_64_ctrl_out_reg[2] (rx_decoder_i_n_15),
        .\mcp1_rx_64_ctrl_out_reg[3] (rx_decoder_i_n_14),
        .\mcp1_rx_64_ctrl_out_reg[4] (rx_decoder_i_n_13),
        .\mcp1_rx_64_ctrl_out_reg[5] (rx_decoder_i_n_12),
        .\mcp1_rx_64_ctrl_out_reg[6] (rx_decoder_i_n_11),
        .\mcp1_rx_64_ctrl_out_reg[7] (rx_decoder_i_n_10),
        .mcp1_rx_64_data_out(mcp1_rx_64_data_out),
        .next_state1(next_state1),
        .out(rxreset_6),
        .\outreg_reg[2] (\outreg_reg[2] ),
        .\outreg_reg[2]_0 (\outreg_reg[2]_0 [2]),
        .pcs_rx_link_up_core_reg_reg(pcs_rx_link_up_core_reg_reg),
        .\rx_66_enc_reg_reg[65] (mcp1_err_block_count_inc_out1),
        .rxreset_2_reg(rxreset_2),
        .rxreset_3_reg(rxreset_3),
        .rxusrclk2(rxusrclk2),
        .\state_eq_c_count_reg[0]_0 ({rx_pcs_fsm_i_n_4,rx_pcs_fsm_i_n_5,rx_pcs_fsm_i_n_6}));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_rx_pcs_test rx_pcs_test_i
       (.CO(mcp1_err_block_count_inc_out10_out),
        .b_lock_mod_reg(b_lock_mod_r_reg),
        .block_field(block_field),
        .err_block_count_inc(err_block_count_inc),
        .mcp1_err_block_count_inc_out_reg_0(mcp1_err_block_count_inc_out1),
        .mcp1_ignore_next_mismatch(mcp1_ignore_next_mismatch),
        .out(rxreset_3),
        .\outreg_reg[2] (\outreg_reg[2]_0 ),
        .rx_66_enc_reg(rx_66_enc_reg[65:10]),
        .rxreset_3_reg(rx_pcs_fsm_i_n_9),
        .rxusrclk2(rxusrclk2));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE rxreset_1_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(out),
        .Q(rxreset_1),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE rxreset_2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(out),
        .Q(rxreset_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE rxreset_3_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(out),
        .Q(rxreset_3),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE rxreset_4_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(out),
        .Q(rxreset_4),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE rxreset_5_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(out),
        .Q(rxreset_5),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE rxreset_6_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(out),
        .Q(rxreset_6),
        .R(1'b0));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_61 synch_signal_ok
       (.SR(mcp1_state0),
        .out(rxreset_1),
        .rxusrclk2(rxusrclk2),
        .signal_detect(signal_detect),
        .signal_ok_reg(signal_ok_reg));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_rx_pcs_fsm
   (b_lock_mod_r_reg_0,
    cable_pull,
    \b_lock_count_reg[7]_0 ,
    \b_lock_count_reg[19]_0 ,
    \state_eq_c_count_reg[0]_0 ,
    b_lock_mod_reg_0,
    pcs_rx_link_up_core_reg_reg,
    mcp1_err_block_count_inc_out_reg,
    SR,
    \mcp1_ctrl_pipe_reg[7] ,
    \mcp1_data_pipe_reg[63] ,
    rxusrclk2,
    out,
    mcp1_b_lock_reg,
    mcp1_b_lock_reg_0,
    hiber,
    mcp1_rx_64_data_out,
    \mcp1_r_type_reg_reg[0] ,
    \mcp1_r_type_reg_reg[1] ,
    rxreset_3_reg,
    \outreg_reg[2] ,
    CO,
    \rx_66_enc_reg_reg[65] ,
    mcp1_ignore_next_mismatch,
    \outreg_reg[2]_0 ,
    rxreset_2_reg,
    S,
    \mcp1_r_type_reg_reg[2] ,
    next_state1,
    \mcp1_r_type_reg_reg[1]_0 ,
    \mcp1_r_type_reg_reg[1]_1 ,
    \mcp1_r_type_reg_reg[2]_0 ,
    mcp1_b_lock_reg_1,
    \FSM_sequential_mcp1_state_reg[2]_0 ,
    \FSM_sequential_mcp1_state_reg[2]_1 ,
    \mcp1_rx_64_ctrl_out_reg[0] ,
    \mcp1_rx_64_ctrl_out_reg[1] ,
    \mcp1_rx_64_ctrl_out_reg[2] ,
    \mcp1_rx_64_ctrl_out_reg[3] ,
    \mcp1_rx_64_ctrl_out_reg[4] ,
    \mcp1_rx_64_ctrl_out_reg[5] ,
    \mcp1_rx_64_ctrl_out_reg[6] ,
    \mcp1_rx_64_ctrl_out_reg[7] ,
    \mcp1_r_type_reg_reg[1]_2 );
  output b_lock_mod_r_reg_0;
  output cable_pull;
  output \b_lock_count_reg[7]_0 ;
  output [0:0]\b_lock_count_reg[19]_0 ;
  output [2:0]\state_eq_c_count_reg[0]_0 ;
  output b_lock_mod_reg_0;
  output pcs_rx_link_up_core_reg_reg;
  output mcp1_err_block_count_inc_out_reg;
  output [0:0]SR;
  output [7:0]\mcp1_ctrl_pipe_reg[7] ;
  output [63:0]\mcp1_data_pipe_reg[63] ;
  input rxusrclk2;
  input out;
  input mcp1_b_lock_reg;
  input mcp1_b_lock_reg_0;
  input hiber;
  input [63:0]mcp1_rx_64_data_out;
  input \mcp1_r_type_reg_reg[0] ;
  input [0:0]\mcp1_r_type_reg_reg[1] ;
  input rxreset_3_reg;
  input \outreg_reg[2] ;
  input [0:0]CO;
  input [0:0]\rx_66_enc_reg_reg[65] ;
  input mcp1_ignore_next_mismatch;
  input [0:0]\outreg_reg[2]_0 ;
  input rxreset_2_reg;
  input [0:0]S;
  input \mcp1_r_type_reg_reg[2] ;
  input next_state1;
  input \mcp1_r_type_reg_reg[1]_0 ;
  input \mcp1_r_type_reg_reg[1]_1 ;
  input \mcp1_r_type_reg_reg[2]_0 ;
  input mcp1_b_lock_reg_1;
  input \FSM_sequential_mcp1_state_reg[2]_0 ;
  input \FSM_sequential_mcp1_state_reg[2]_1 ;
  input \mcp1_rx_64_ctrl_out_reg[0] ;
  input \mcp1_rx_64_ctrl_out_reg[1] ;
  input \mcp1_rx_64_ctrl_out_reg[2] ;
  input \mcp1_rx_64_ctrl_out_reg[3] ;
  input \mcp1_rx_64_ctrl_out_reg[4] ;
  input \mcp1_rx_64_ctrl_out_reg[5] ;
  input \mcp1_rx_64_ctrl_out_reg[6] ;
  input \mcp1_rx_64_ctrl_out_reg[7] ;
  input \mcp1_r_type_reg_reg[1]_2 ;

  wire [0:0]CO;
  wire \FSM_sequential_mcp1_state[1]_i_1__0_n_0 ;
  wire \FSM_sequential_mcp1_state_reg[2]_0 ;
  wire \FSM_sequential_mcp1_state_reg[2]_1 ;
  wire [0:0]S;
  wire [0:0]SR;
  wire \b_lock_count[0]_i_1_n_0 ;
  wire \b_lock_count_reg[0]_i_2_n_0 ;
  wire \b_lock_count_reg[0]_i_2_n_1 ;
  wire \b_lock_count_reg[0]_i_2_n_10 ;
  wire \b_lock_count_reg[0]_i_2_n_11 ;
  wire \b_lock_count_reg[0]_i_2_n_12 ;
  wire \b_lock_count_reg[0]_i_2_n_13 ;
  wire \b_lock_count_reg[0]_i_2_n_14 ;
  wire \b_lock_count_reg[0]_i_2_n_15 ;
  wire \b_lock_count_reg[0]_i_2_n_2 ;
  wire \b_lock_count_reg[0]_i_2_n_3 ;
  wire \b_lock_count_reg[0]_i_2_n_5 ;
  wire \b_lock_count_reg[0]_i_2_n_6 ;
  wire \b_lock_count_reg[0]_i_2_n_7 ;
  wire \b_lock_count_reg[0]_i_2_n_8 ;
  wire \b_lock_count_reg[0]_i_2_n_9 ;
  wire \b_lock_count_reg[16]_i_1_n_12 ;
  wire \b_lock_count_reg[16]_i_1_n_13 ;
  wire \b_lock_count_reg[16]_i_1_n_14 ;
  wire \b_lock_count_reg[16]_i_1_n_15 ;
  wire \b_lock_count_reg[16]_i_1_n_5 ;
  wire \b_lock_count_reg[16]_i_1_n_6 ;
  wire \b_lock_count_reg[16]_i_1_n_7 ;
  wire [0:0]\b_lock_count_reg[19]_0 ;
  wire \b_lock_count_reg[7]_0 ;
  wire \b_lock_count_reg[8]_i_1_n_0 ;
  wire \b_lock_count_reg[8]_i_1_n_1 ;
  wire \b_lock_count_reg[8]_i_1_n_10 ;
  wire \b_lock_count_reg[8]_i_1_n_11 ;
  wire \b_lock_count_reg[8]_i_1_n_12 ;
  wire \b_lock_count_reg[8]_i_1_n_13 ;
  wire \b_lock_count_reg[8]_i_1_n_14 ;
  wire \b_lock_count_reg[8]_i_1_n_15 ;
  wire \b_lock_count_reg[8]_i_1_n_2 ;
  wire \b_lock_count_reg[8]_i_1_n_3 ;
  wire \b_lock_count_reg[8]_i_1_n_5 ;
  wire \b_lock_count_reg[8]_i_1_n_6 ;
  wire \b_lock_count_reg[8]_i_1_n_7 ;
  wire \b_lock_count_reg[8]_i_1_n_8 ;
  wire \b_lock_count_reg[8]_i_1_n_9 ;
  wire \b_lock_count_reg_n_0_[10] ;
  wire \b_lock_count_reg_n_0_[11] ;
  wire \b_lock_count_reg_n_0_[12] ;
  wire \b_lock_count_reg_n_0_[13] ;
  wire \b_lock_count_reg_n_0_[14] ;
  wire \b_lock_count_reg_n_0_[15] ;
  wire \b_lock_count_reg_n_0_[16] ;
  wire \b_lock_count_reg_n_0_[17] ;
  wire \b_lock_count_reg_n_0_[18] ;
  wire \b_lock_count_reg_n_0_[1] ;
  wire \b_lock_count_reg_n_0_[2] ;
  wire \b_lock_count_reg_n_0_[3] ;
  wire \b_lock_count_reg_n_0_[4] ;
  wire \b_lock_count_reg_n_0_[5] ;
  wire \b_lock_count_reg_n_0_[6] ;
  wire \b_lock_count_reg_n_0_[7] ;
  wire \b_lock_count_reg_n_0_[8] ;
  wire \b_lock_count_reg_n_0_[9] ;
  wire \b_lock_deassert_count[5]_i_1_n_0 ;
  wire \b_lock_deassert_count_reg_n_0_[0] ;
  wire \b_lock_deassert_count_reg_n_0_[1] ;
  wire \b_lock_deassert_count_reg_n_0_[2] ;
  wire \b_lock_deassert_count_reg_n_0_[3] ;
  wire \b_lock_deassert_count_reg_n_0_[4] ;
  wire b_lock_mod_r;
  wire b_lock_mod_r_reg_0;
  wire b_lock_mod_reg_0;
  wire cable_pull;
  wire cable_pull_i_1_n_0;
  wire cable_pull_i_2_n_0;
  wire hiber;
  wire mcp1_b_lock_reg;
  wire mcp1_b_lock_reg_0;
  wire mcp1_b_lock_reg_1;
  wire [7:0]\mcp1_ctrl_pipe_reg[7] ;
  wire [63:0]\mcp1_data_pipe_reg[63] ;
  wire mcp1_err_block_count_inc_out_i_2_n_0;
  wire mcp1_err_block_count_inc_out_reg;
  wire mcp1_ignore_next_mismatch;
  wire \mcp1_r_type_reg_reg[0] ;
  wire [0:0]\mcp1_r_type_reg_reg[1] ;
  wire \mcp1_r_type_reg_reg[1]_0 ;
  wire \mcp1_r_type_reg_reg[1]_1 ;
  wire \mcp1_r_type_reg_reg[1]_2 ;
  wire \mcp1_r_type_reg_reg[2] ;
  wire \mcp1_r_type_reg_reg[2]_0 ;
  wire \mcp1_rx_64_ctrl_out_reg[0] ;
  wire \mcp1_rx_64_ctrl_out_reg[1] ;
  wire \mcp1_rx_64_ctrl_out_reg[2] ;
  wire \mcp1_rx_64_ctrl_out_reg[3] ;
  wire \mcp1_rx_64_ctrl_out_reg[4] ;
  wire \mcp1_rx_64_ctrl_out_reg[5] ;
  wire \mcp1_rx_64_ctrl_out_reg[6] ;
  wire \mcp1_rx_64_ctrl_out_reg[7] ;
  wire [63:0]mcp1_rx_64_data_out;
  wire \mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ;
  wire \mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ;
  wire [2:0]next_state;
  wire next_state1;
  wire out;
  wire \outreg_reg[2] ;
  wire [0:0]\outreg_reg[2]_0 ;
  wire p_0_in;
  wire [5:0]p_0_in__2;
  wire p_1_in;
  wire [2:0]p_2_in;
  wire pcs_rx_link_up_core_reg_reg;
  wire [0:0]\rx_66_enc_reg_reg[65] ;
  wire [7:0]rx_ebuff_ctrl_t;
  wire [63:0]rx_ebuff_data_t;
  wire rxreset_2_reg;
  wire rxreset_3_reg;
  wire rxusrclk2;
  wire sel;
  wire \state_eq_c_count[2]_i_1_n_0 ;
  wire \state_eq_c_count[2]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) wire [2:0]\state_eq_c_count_reg[0]_0 ;
  wire \state_eq_c_count_reg_n_0_[0] ;
  wire \state_eq_c_count_reg_n_0_[1] ;
  wire [3:3]\NLW_b_lock_count_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_b_lock_count_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_b_lock_count_reg[16]_i_1_DI_UNCONNECTED ;
  wire [7:4]\NLW_b_lock_count_reg[16]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_b_lock_count_reg[16]_i_1_S_UNCONNECTED ;
  wire [3:3]\NLW_b_lock_count_reg[8]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h5477555510220000)) 
    \FSM_sequential_mcp1_state[1]_i_1__0 
       (.I0(\state_eq_c_count_reg[0]_0 [2]),
        .I1(\state_eq_c_count_reg[0]_0 [1]),
        .I2(\mcp1_r_type_reg_reg[1]_1 ),
        .I3(\state_eq_c_count_reg[0]_0 [0]),
        .I4(next_state1),
        .I5(\mcp1_r_type_reg_reg[2]_0 ),
        .O(\FSM_sequential_mcp1_state[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \FSM_sequential_mcp1_state[2]_i_1 
       (.I0(rxreset_2_reg),
        .I1(b_lock_mod_r_reg_0),
        .I2(\outreg_reg[2]_0 ),
        .O(SR));
  (* FSM_ENCODED_STATES = "RX_INIT:000,RX_C:011,RX_D:100,RX_T:010,RX_E:001" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_mcp1_state_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\FSM_sequential_mcp1_state_reg[2]_1 ),
        .Q(\state_eq_c_count_reg[0]_0 [0]),
        .R(mcp1_b_lock_reg_1));
  (* FSM_ENCODED_STATES = "RX_INIT:000,RX_C:011,RX_D:100,RX_T:010,RX_E:001" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_mcp1_state_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\FSM_sequential_mcp1_state[1]_i_1__0_n_0 ),
        .Q(\state_eq_c_count_reg[0]_0 [1]),
        .R(mcp1_b_lock_reg_1));
  (* FSM_ENCODED_STATES = "RX_INIT:000,RX_C:011,RX_D:100,RX_T:010,RX_E:001" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_mcp1_state_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\FSM_sequential_mcp1_state_reg[2]_0 ),
        .Q(\state_eq_c_count_reg[0]_0 [2]),
        .R(mcp1_b_lock_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF1111F111)) 
    \b_lock_count[0]_i_1 
       (.I0(\mcp1_r_type_reg_reg[0] ),
        .I1(\mcp1_r_type_reg_reg[1] ),
        .I2(\state_eq_c_count_reg[0]_0 [1]),
        .I3(\state_eq_c_count_reg[0]_0 [0]),
        .I4(\state_eq_c_count_reg[0]_0 [2]),
        .I5(out),
        .O(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[0]_i_2_n_15 ),
        .Q(\b_lock_count_reg[7]_0 ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  CARRY8 \b_lock_count_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\b_lock_count_reg[0]_i_2_n_0 ,\b_lock_count_reg[0]_i_2_n_1 ,\b_lock_count_reg[0]_i_2_n_2 ,\b_lock_count_reg[0]_i_2_n_3 ,\NLW_b_lock_count_reg[0]_i_2_CO_UNCONNECTED [3],\b_lock_count_reg[0]_i_2_n_5 ,\b_lock_count_reg[0]_i_2_n_6 ,\b_lock_count_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mcp1_b_lock_reg_0}),
        .O({\b_lock_count_reg[0]_i_2_n_8 ,\b_lock_count_reg[0]_i_2_n_9 ,\b_lock_count_reg[0]_i_2_n_10 ,\b_lock_count_reg[0]_i_2_n_11 ,\b_lock_count_reg[0]_i_2_n_12 ,\b_lock_count_reg[0]_i_2_n_13 ,\b_lock_count_reg[0]_i_2_n_14 ,\b_lock_count_reg[0]_i_2_n_15 }),
        .S({\b_lock_count_reg_n_0_[7] ,\b_lock_count_reg_n_0_[6] ,\b_lock_count_reg_n_0_[5] ,\b_lock_count_reg_n_0_[4] ,\b_lock_count_reg_n_0_[3] ,\b_lock_count_reg_n_0_[2] ,\b_lock_count_reg_n_0_[1] ,S}));
  FDRE \b_lock_count_reg[10] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[8]_i_1_n_13 ),
        .Q(\b_lock_count_reg_n_0_[10] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[11] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[8]_i_1_n_12 ),
        .Q(\b_lock_count_reg_n_0_[11] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[12] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[8]_i_1_n_11 ),
        .Q(\b_lock_count_reg_n_0_[12] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[13] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[8]_i_1_n_10 ),
        .Q(\b_lock_count_reg_n_0_[13] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[14] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[8]_i_1_n_9 ),
        .Q(\b_lock_count_reg_n_0_[14] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[15] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[8]_i_1_n_8 ),
        .Q(\b_lock_count_reg_n_0_[15] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[16] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[16]_i_1_n_15 ),
        .Q(\b_lock_count_reg_n_0_[16] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  CARRY8 \b_lock_count_reg[16]_i_1 
       (.CI(\b_lock_count_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b_lock_count_reg[16]_i_1_CO_UNCONNECTED [7:3],\b_lock_count_reg[16]_i_1_n_5 ,\b_lock_count_reg[16]_i_1_n_6 ,\b_lock_count_reg[16]_i_1_n_7 }),
        .DI({\NLW_b_lock_count_reg[16]_i_1_DI_UNCONNECTED [7:4],1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_lock_count_reg[16]_i_1_O_UNCONNECTED [7:4],\b_lock_count_reg[16]_i_1_n_12 ,\b_lock_count_reg[16]_i_1_n_13 ,\b_lock_count_reg[16]_i_1_n_14 ,\b_lock_count_reg[16]_i_1_n_15 }),
        .S({\NLW_b_lock_count_reg[16]_i_1_S_UNCONNECTED [7:4],\b_lock_count_reg[19]_0 ,\b_lock_count_reg_n_0_[18] ,\b_lock_count_reg_n_0_[17] ,\b_lock_count_reg_n_0_[16] }));
  FDRE \b_lock_count_reg[17] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[16]_i_1_n_14 ),
        .Q(\b_lock_count_reg_n_0_[17] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[18] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[16]_i_1_n_13 ),
        .Q(\b_lock_count_reg_n_0_[18] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[19] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[16]_i_1_n_12 ),
        .Q(\b_lock_count_reg[19]_0 ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[0]_i_2_n_14 ),
        .Q(\b_lock_count_reg_n_0_[1] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[0]_i_2_n_13 ),
        .Q(\b_lock_count_reg_n_0_[2] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[0]_i_2_n_12 ),
        .Q(\b_lock_count_reg_n_0_[3] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[0]_i_2_n_11 ),
        .Q(\b_lock_count_reg_n_0_[4] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[0]_i_2_n_10 ),
        .Q(\b_lock_count_reg_n_0_[5] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[0]_i_2_n_9 ),
        .Q(\b_lock_count_reg_n_0_[6] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[0]_i_2_n_8 ),
        .Q(\b_lock_count_reg_n_0_[7] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[8] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[8]_i_1_n_15 ),
        .Q(\b_lock_count_reg_n_0_[8] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  CARRY8 \b_lock_count_reg[8]_i_1 
       (.CI(\b_lock_count_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\b_lock_count_reg[8]_i_1_n_0 ,\b_lock_count_reg[8]_i_1_n_1 ,\b_lock_count_reg[8]_i_1_n_2 ,\b_lock_count_reg[8]_i_1_n_3 ,\NLW_b_lock_count_reg[8]_i_1_CO_UNCONNECTED [3],\b_lock_count_reg[8]_i_1_n_5 ,\b_lock_count_reg[8]_i_1_n_6 ,\b_lock_count_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\b_lock_count_reg[8]_i_1_n_8 ,\b_lock_count_reg[8]_i_1_n_9 ,\b_lock_count_reg[8]_i_1_n_10 ,\b_lock_count_reg[8]_i_1_n_11 ,\b_lock_count_reg[8]_i_1_n_12 ,\b_lock_count_reg[8]_i_1_n_13 ,\b_lock_count_reg[8]_i_1_n_14 ,\b_lock_count_reg[8]_i_1_n_15 }),
        .S({\b_lock_count_reg_n_0_[15] ,\b_lock_count_reg_n_0_[14] ,\b_lock_count_reg_n_0_[13] ,\b_lock_count_reg_n_0_[12] ,\b_lock_count_reg_n_0_[11] ,\b_lock_count_reg_n_0_[10] ,\b_lock_count_reg_n_0_[9] ,\b_lock_count_reg_n_0_[8] }));
  FDRE \b_lock_count_reg[9] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[8]_i_1_n_14 ),
        .Q(\b_lock_count_reg_n_0_[9] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \b_lock_deassert_count[0]_i_1 
       (.I0(\b_lock_deassert_count_reg_n_0_[0] ),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \b_lock_deassert_count[1]_i_1 
       (.I0(\b_lock_deassert_count_reg_n_0_[0] ),
        .I1(\b_lock_deassert_count_reg_n_0_[1] ),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \b_lock_deassert_count[2]_i_1 
       (.I0(\b_lock_deassert_count_reg_n_0_[2] ),
        .I1(\b_lock_deassert_count_reg_n_0_[1] ),
        .I2(\b_lock_deassert_count_reg_n_0_[0] ),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \b_lock_deassert_count[3]_i_1 
       (.I0(\b_lock_deassert_count_reg_n_0_[3] ),
        .I1(\b_lock_deassert_count_reg_n_0_[0] ),
        .I2(\b_lock_deassert_count_reg_n_0_[1] ),
        .I3(\b_lock_deassert_count_reg_n_0_[2] ),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \b_lock_deassert_count[4]_i_1 
       (.I0(\b_lock_deassert_count_reg_n_0_[4] ),
        .I1(\b_lock_deassert_count_reg_n_0_[2] ),
        .I2(\b_lock_deassert_count_reg_n_0_[1] ),
        .I3(\b_lock_deassert_count_reg_n_0_[0] ),
        .I4(\b_lock_deassert_count_reg_n_0_[3] ),
        .O(p_0_in__2[4]));
  LUT3 #(
    .INIT(8'hBA)) 
    \b_lock_deassert_count[5]_i_1 
       (.I0(out),
        .I1(b_lock_mod_r_reg_0),
        .I2(b_lock_mod_r),
        .O(\b_lock_deassert_count[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_lock_deassert_count[5]_i_2 
       (.I0(p_0_in),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \b_lock_deassert_count[5]_i_3 
       (.I0(\b_lock_deassert_count_reg_n_0_[3] ),
        .I1(\b_lock_deassert_count_reg_n_0_[0] ),
        .I2(\b_lock_deassert_count_reg_n_0_[1] ),
        .I3(\b_lock_deassert_count_reg_n_0_[2] ),
        .I4(\b_lock_deassert_count_reg_n_0_[4] ),
        .O(p_0_in__2[5]));
  FDRE \b_lock_deassert_count_reg[0] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(p_0_in__2[0]),
        .Q(\b_lock_deassert_count_reg_n_0_[0] ),
        .R(\b_lock_deassert_count[5]_i_1_n_0 ));
  FDRE \b_lock_deassert_count_reg[1] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(p_0_in__2[1]),
        .Q(\b_lock_deassert_count_reg_n_0_[1] ),
        .R(\b_lock_deassert_count[5]_i_1_n_0 ));
  FDRE \b_lock_deassert_count_reg[2] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(p_0_in__2[2]),
        .Q(\b_lock_deassert_count_reg_n_0_[2] ),
        .R(\b_lock_deassert_count[5]_i_1_n_0 ));
  FDRE \b_lock_deassert_count_reg[3] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(p_0_in__2[3]),
        .Q(\b_lock_deassert_count_reg_n_0_[3] ),
        .R(\b_lock_deassert_count[5]_i_1_n_0 ));
  FDRE \b_lock_deassert_count_reg[4] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(p_0_in__2[4]),
        .Q(\b_lock_deassert_count_reg_n_0_[4] ),
        .R(\b_lock_deassert_count[5]_i_1_n_0 ));
  FDRE \b_lock_deassert_count_reg[5] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(p_0_in__2[5]),
        .Q(p_0_in),
        .R(\b_lock_deassert_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    b_lock_mod_i_2
       (.I0(mcp1_b_lock_reg_0),
        .I1(p_1_in),
        .I2(\state_eq_c_count_reg[0]_0 [1]),
        .I3(\state_eq_c_count_reg[0]_0 [0]),
        .I4(\state_eq_c_count_reg[0]_0 [2]),
        .I5(p_0_in),
        .O(b_lock_mod_reg_0));
  FDRE b_lock_mod_r_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(b_lock_mod_r_reg_0),
        .Q(b_lock_mod_r),
        .R(1'b0));
  FDRE b_lock_mod_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_b_lock_reg),
        .Q(b_lock_mod_r_reg_0),
        .R(out));
  LUT3 #(
    .INIT(8'hF4)) 
    cable_pull_i_1
       (.I0(\b_lock_count_reg[19]_0 ),
        .I1(cable_pull),
        .I2(cable_pull_i_2_n_0),
        .O(cable_pull_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    cable_pull_i_2
       (.I0(\state_eq_c_count_reg[0]_0 [2]),
        .I1(\state_eq_c_count_reg[0]_0 [0]),
        .I2(\state_eq_c_count_reg[0]_0 [1]),
        .I3(p_1_in),
        .I4(mcp1_b_lock_reg_0),
        .O(cable_pull_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cable_pull_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(cable_pull_i_1_n_0),
        .Q(cable_pull),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1011111113111111)) 
    mcp1_err_block_count_inc_out_i_1
       (.I0(mcp1_err_block_count_inc_out_i_2_n_0),
        .I1(rxreset_3_reg),
        .I2(\outreg_reg[2] ),
        .I3(CO),
        .I4(\rx_66_enc_reg_reg[65] ),
        .I5(mcp1_ignore_next_mismatch),
        .O(mcp1_err_block_count_inc_out_reg));
  LUT5 #(
    .INIT(32'hFFFBFBFB)) 
    mcp1_err_block_count_inc_out_i_2
       (.I0(\state_eq_c_count_reg[0]_0 [2]),
        .I1(\state_eq_c_count_reg[0]_0 [0]),
        .I2(\state_eq_c_count_reg[0]_0 [1]),
        .I3(b_lock_mod_r_reg_0),
        .I4(\outreg_reg[2]_0 ),
        .O(mcp1_err_block_count_inc_out_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \mcp1_rx_ebuff_ctrl[0]_i_1 
       (.I0(next_state[2]),
        .I1(\mcp1_rx_64_ctrl_out_reg[0] ),
        .I2(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .O(rx_ebuff_ctrl_t[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_ctrl[1]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out_reg[1] ),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_ctrl_t[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_ctrl[2]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out_reg[2] ),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_ctrl_t[2]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_ctrl[3]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out_reg[3] ),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_ctrl_t[3]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \mcp1_rx_ebuff_ctrl[4]_i_1 
       (.I0(next_state[2]),
        .I1(\mcp1_rx_64_ctrl_out_reg[4] ),
        .I2(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .O(rx_ebuff_ctrl_t[4]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_ctrl[5]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out_reg[5] ),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_ctrl_t[5]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_ctrl[6]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out_reg[6] ),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_ctrl_t[6]));
  LUT4 #(
    .INIT(16'hAAAB)) 
    \mcp1_rx_ebuff_ctrl[7]_i_1 
       (.I0(out),
        .I1(\state_eq_c_count_reg[0]_0 [2]),
        .I2(\state_eq_c_count_reg[0]_0 [0]),
        .I3(\state_eq_c_count_reg[0]_0 [1]),
        .O(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_ctrl[7]_i_2 
       (.I0(\mcp1_rx_64_ctrl_out_reg[7] ),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_ctrl_t[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0AAE2)) 
    \mcp1_rx_ebuff_ctrl[7]_i_3 
       (.I0(\mcp1_r_type_reg_reg[1]_2 ),
        .I1(\state_eq_c_count_reg[0]_0 [0]),
        .I2(\mcp1_r_type_reg_reg[2] ),
        .I3(\state_eq_c_count_reg[0]_0 [1]),
        .I4(\state_eq_c_count_reg[0]_0 [2]),
        .I5(next_state[0]),
        .O(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44FF55FF00AB00AA)) 
    \mcp1_rx_ebuff_ctrl[7]_i_4 
       (.I0(\state_eq_c_count_reg[0]_0 [2]),
        .I1(\state_eq_c_count_reg[0]_0 [1]),
        .I2(\mcp1_r_type_reg_reg[1] ),
        .I3(\mcp1_r_type_reg_reg[2] ),
        .I4(\state_eq_c_count_reg[0]_0 [0]),
        .I5(\mcp1_r_type_reg_reg[0] ),
        .O(next_state[2]));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_ctrl_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_ctrl_t[0]),
        .Q(\mcp1_ctrl_pipe_reg[7] [0]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_ctrl_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_ctrl_t[1]),
        .Q(\mcp1_ctrl_pipe_reg[7] [1]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_ctrl_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_ctrl_t[2]),
        .Q(\mcp1_ctrl_pipe_reg[7] [2]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_ctrl_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_ctrl_t[3]),
        .Q(\mcp1_ctrl_pipe_reg[7] [3]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_ctrl_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_ctrl_t[4]),
        .Q(\mcp1_ctrl_pipe_reg[7] [4]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_ctrl_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_ctrl_t[5]),
        .Q(\mcp1_ctrl_pipe_reg[7] [5]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_ctrl_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_ctrl_t[6]),
        .Q(\mcp1_ctrl_pipe_reg[7] [6]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_ctrl_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_ctrl_t[7]),
        .Q(\mcp1_ctrl_pipe_reg[7] [7]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mcp1_rx_ebuff_data[0]_i_1 
       (.I0(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I1(mcp1_rx_64_data_out[0]),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[0]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[10]_i_1 
       (.I0(mcp1_rx_64_data_out[10]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[10]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[11]_i_1 
       (.I0(mcp1_rx_64_data_out[11]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[11]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[12]_i_1 
       (.I0(mcp1_rx_64_data_out[12]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[12]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[13]_i_1 
       (.I0(mcp1_rx_64_data_out[13]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[13]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[14]_i_1 
       (.I0(mcp1_rx_64_data_out[14]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[14]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[15]_i_1 
       (.I0(mcp1_rx_64_data_out[15]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[15]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mcp1_rx_ebuff_data[16]_i_1 
       (.I0(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I1(mcp1_rx_64_data_out[16]),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[16]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[17]_i_1 
       (.I0(mcp1_rx_64_data_out[17]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[17]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[18]_i_1 
       (.I0(mcp1_rx_64_data_out[18]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[18]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[19]_i_1 
       (.I0(mcp1_rx_64_data_out[19]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[19]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[1]_i_1 
       (.I0(mcp1_rx_64_data_out[1]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[20]_i_1 
       (.I0(mcp1_rx_64_data_out[20]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[20]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[21]_i_1 
       (.I0(mcp1_rx_64_data_out[21]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[21]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[22]_i_1 
       (.I0(mcp1_rx_64_data_out[22]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[22]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[23]_i_1 
       (.I0(mcp1_rx_64_data_out[23]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[23]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hEFE1)) 
    \mcp1_rx_ebuff_data[24]_i_1 
       (.I0(next_state[0]),
        .I1(next_state[1]),
        .I2(next_state[2]),
        .I3(mcp1_rx_64_data_out[24]),
        .O(rx_ebuff_data_t[24]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[25]_i_1 
       (.I0(mcp1_rx_64_data_out[25]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[25]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[26]_i_1 
       (.I0(mcp1_rx_64_data_out[26]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[26]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[27]_i_1 
       (.I0(mcp1_rx_64_data_out[27]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[27]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[28]_i_1 
       (.I0(mcp1_rx_64_data_out[28]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[28]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[29]_i_1 
       (.I0(mcp1_rx_64_data_out[29]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[29]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \mcp1_rx_ebuff_data[2]_i_1 
       (.I0(next_state[2]),
        .I1(mcp1_rx_64_data_out[2]),
        .I2(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .O(rx_ebuff_data_t[2]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[30]_i_1 
       (.I0(mcp1_rx_64_data_out[30]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[30]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[31]_i_1 
       (.I0(mcp1_rx_64_data_out[31]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[31]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mcp1_rx_ebuff_data[32]_i_1 
       (.I0(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I1(mcp1_rx_64_data_out[32]),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[32]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[33]_i_1 
       (.I0(mcp1_rx_64_data_out[33]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[33]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \mcp1_rx_ebuff_data[34]_i_1 
       (.I0(next_state[2]),
        .I1(mcp1_rx_64_data_out[34]),
        .I2(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .O(rx_ebuff_data_t[34]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \mcp1_rx_ebuff_data[35]_i_1 
       (.I0(next_state[2]),
        .I1(mcp1_rx_64_data_out[35]),
        .I2(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .O(rx_ebuff_data_t[35]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \mcp1_rx_ebuff_data[36]_i_1 
       (.I0(next_state[2]),
        .I1(mcp1_rx_64_data_out[36]),
        .I2(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .O(rx_ebuff_data_t[36]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[37]_i_1 
       (.I0(mcp1_rx_64_data_out[37]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[37]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[38]_i_1 
       (.I0(mcp1_rx_64_data_out[38]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[38]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \mcp1_rx_ebuff_data[39]_i_1 
       (.I0(next_state[2]),
        .I1(mcp1_rx_64_data_out[39]),
        .I2(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .O(rx_ebuff_data_t[39]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \mcp1_rx_ebuff_data[3]_i_1 
       (.I0(next_state[2]),
        .I1(mcp1_rx_64_data_out[3]),
        .I2(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .O(rx_ebuff_data_t[3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mcp1_rx_ebuff_data[40]_i_1 
       (.I0(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I1(mcp1_rx_64_data_out[40]),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[40]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[41]_i_1 
       (.I0(mcp1_rx_64_data_out[41]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[41]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[42]_i_1 
       (.I0(mcp1_rx_64_data_out[42]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[42]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[43]_i_1 
       (.I0(mcp1_rx_64_data_out[43]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[43]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[44]_i_1 
       (.I0(mcp1_rx_64_data_out[44]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[44]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[45]_i_1 
       (.I0(mcp1_rx_64_data_out[45]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[45]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[46]_i_1 
       (.I0(mcp1_rx_64_data_out[46]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[46]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[47]_i_1 
       (.I0(mcp1_rx_64_data_out[47]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[47]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mcp1_rx_ebuff_data[48]_i_1 
       (.I0(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I1(mcp1_rx_64_data_out[48]),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[48]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[49]_i_1 
       (.I0(mcp1_rx_64_data_out[49]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[49]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \mcp1_rx_ebuff_data[4]_i_1 
       (.I0(next_state[2]),
        .I1(mcp1_rx_64_data_out[4]),
        .I2(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .O(rx_ebuff_data_t[4]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[50]_i_1 
       (.I0(mcp1_rx_64_data_out[50]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[50]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[51]_i_1 
       (.I0(mcp1_rx_64_data_out[51]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[51]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[52]_i_1 
       (.I0(mcp1_rx_64_data_out[52]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[52]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[53]_i_1 
       (.I0(mcp1_rx_64_data_out[53]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[53]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[54]_i_1 
       (.I0(mcp1_rx_64_data_out[54]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[54]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[55]_i_1 
       (.I0(mcp1_rx_64_data_out[55]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[55]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hEFE1)) 
    \mcp1_rx_ebuff_data[56]_i_1 
       (.I0(next_state[0]),
        .I1(next_state[1]),
        .I2(next_state[2]),
        .I3(mcp1_rx_64_data_out[56]),
        .O(rx_ebuff_data_t[56]));
  LUT5 #(
    .INIT(32'hF5F5B0A0)) 
    \mcp1_rx_ebuff_data[56]_i_2 
       (.I0(\state_eq_c_count_reg[0]_0 [2]),
        .I1(\state_eq_c_count_reg[0]_0 [1]),
        .I2(next_state1),
        .I3(\state_eq_c_count_reg[0]_0 [0]),
        .I4(\mcp1_r_type_reg_reg[1]_0 ),
        .O(next_state[0]));
  LUT6 #(
    .INIT(64'hB0A0B0A0B0A0F4F5)) 
    \mcp1_rx_ebuff_data[56]_i_3 
       (.I0(\state_eq_c_count_reg[0]_0 [2]),
        .I1(\state_eq_c_count_reg[0]_0 [1]),
        .I2(\mcp1_r_type_reg_reg[2] ),
        .I3(\state_eq_c_count_reg[0]_0 [0]),
        .I4(\mcp1_r_type_reg_reg[1] ),
        .I5(\mcp1_r_type_reg_reg[0] ),
        .O(next_state[1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[57]_i_1 
       (.I0(mcp1_rx_64_data_out[57]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[57]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[58]_i_1 
       (.I0(mcp1_rx_64_data_out[58]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[58]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[59]_i_1 
       (.I0(mcp1_rx_64_data_out[59]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[59]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[5]_i_1 
       (.I0(mcp1_rx_64_data_out[5]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[5]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[60]_i_1 
       (.I0(mcp1_rx_64_data_out[60]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[60]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[61]_i_1 
       (.I0(mcp1_rx_64_data_out[61]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[61]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[62]_i_1 
       (.I0(mcp1_rx_64_data_out[62]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[62]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[63]_i_1 
       (.I0(mcp1_rx_64_data_out[63]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[63]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[6]_i_1 
       (.I0(mcp1_rx_64_data_out[6]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[6]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \mcp1_rx_ebuff_data[7]_i_1 
       (.I0(next_state[2]),
        .I1(mcp1_rx_64_data_out[7]),
        .I2(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .O(rx_ebuff_data_t[7]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mcp1_rx_ebuff_data[8]_i_1 
       (.I0(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I1(mcp1_rx_64_data_out[8]),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[8]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[9]_i_1 
       (.I0(mcp1_rx_64_data_out[9]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[9]));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[0]),
        .Q(\mcp1_data_pipe_reg[63] [0]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[10] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[10]),
        .Q(\mcp1_data_pipe_reg[63] [10]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[11] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[11]),
        .Q(\mcp1_data_pipe_reg[63] [11]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[12] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[12]),
        .Q(\mcp1_data_pipe_reg[63] [12]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[13] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[13]),
        .Q(\mcp1_data_pipe_reg[63] [13]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[14] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[14]),
        .Q(\mcp1_data_pipe_reg[63] [14]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[15] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[15]),
        .Q(\mcp1_data_pipe_reg[63] [15]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[16] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[16]),
        .Q(\mcp1_data_pipe_reg[63] [16]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[17] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[17]),
        .Q(\mcp1_data_pipe_reg[63] [17]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[18] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[18]),
        .Q(\mcp1_data_pipe_reg[63] [18]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[19] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[19]),
        .Q(\mcp1_data_pipe_reg[63] [19]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[1]),
        .Q(\mcp1_data_pipe_reg[63] [1]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[20] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[20]),
        .Q(\mcp1_data_pipe_reg[63] [20]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[21] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[21]),
        .Q(\mcp1_data_pipe_reg[63] [21]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[22] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[22]),
        .Q(\mcp1_data_pipe_reg[63] [22]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[23] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[23]),
        .Q(\mcp1_data_pipe_reg[63] [23]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[24] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[24]),
        .Q(\mcp1_data_pipe_reg[63] [24]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[25] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[25]),
        .Q(\mcp1_data_pipe_reg[63] [25]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[26] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[26]),
        .Q(\mcp1_data_pipe_reg[63] [26]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[27] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[27]),
        .Q(\mcp1_data_pipe_reg[63] [27]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[28] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[28]),
        .Q(\mcp1_data_pipe_reg[63] [28]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[29] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[29]),
        .Q(\mcp1_data_pipe_reg[63] [29]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[2]),
        .Q(\mcp1_data_pipe_reg[63] [2]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[30] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[30]),
        .Q(\mcp1_data_pipe_reg[63] [30]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[31] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[31]),
        .Q(\mcp1_data_pipe_reg[63] [31]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[32] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[32]),
        .Q(\mcp1_data_pipe_reg[63] [32]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[33] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[33]),
        .Q(\mcp1_data_pipe_reg[63] [33]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[34] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[34]),
        .Q(\mcp1_data_pipe_reg[63] [34]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[35] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[35]),
        .Q(\mcp1_data_pipe_reg[63] [35]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[36] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[36]),
        .Q(\mcp1_data_pipe_reg[63] [36]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[37] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[37]),
        .Q(\mcp1_data_pipe_reg[63] [37]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[38] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[38]),
        .Q(\mcp1_data_pipe_reg[63] [38]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[39] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[39]),
        .Q(\mcp1_data_pipe_reg[63] [39]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[3]),
        .Q(\mcp1_data_pipe_reg[63] [3]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[40] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[40]),
        .Q(\mcp1_data_pipe_reg[63] [40]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[41] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[41]),
        .Q(\mcp1_data_pipe_reg[63] [41]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[42] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[42]),
        .Q(\mcp1_data_pipe_reg[63] [42]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[43] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[43]),
        .Q(\mcp1_data_pipe_reg[63] [43]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[44] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[44]),
        .Q(\mcp1_data_pipe_reg[63] [44]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[45] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[45]),
        .Q(\mcp1_data_pipe_reg[63] [45]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[46] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[46]),
        .Q(\mcp1_data_pipe_reg[63] [46]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[47] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[47]),
        .Q(\mcp1_data_pipe_reg[63] [47]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[48] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[48]),
        .Q(\mcp1_data_pipe_reg[63] [48]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[49] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[49]),
        .Q(\mcp1_data_pipe_reg[63] [49]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[4]),
        .Q(\mcp1_data_pipe_reg[63] [4]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[50] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[50]),
        .Q(\mcp1_data_pipe_reg[63] [50]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[51] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[51]),
        .Q(\mcp1_data_pipe_reg[63] [51]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[52] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[52]),
        .Q(\mcp1_data_pipe_reg[63] [52]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[53] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[53]),
        .Q(\mcp1_data_pipe_reg[63] [53]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[54] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[54]),
        .Q(\mcp1_data_pipe_reg[63] [54]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[55] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[55]),
        .Q(\mcp1_data_pipe_reg[63] [55]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[56] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[56]),
        .Q(\mcp1_data_pipe_reg[63] [56]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[57] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[57]),
        .Q(\mcp1_data_pipe_reg[63] [57]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[58] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[58]),
        .Q(\mcp1_data_pipe_reg[63] [58]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[59] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[59]),
        .Q(\mcp1_data_pipe_reg[63] [59]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[5]),
        .Q(\mcp1_data_pipe_reg[63] [5]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[60] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[60]),
        .Q(\mcp1_data_pipe_reg[63] [60]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[61] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[61]),
        .Q(\mcp1_data_pipe_reg[63] [61]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[62] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[62]),
        .Q(\mcp1_data_pipe_reg[63] [62]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[63] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[63]),
        .Q(\mcp1_data_pipe_reg[63] [63]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[6]),
        .Q(\mcp1_data_pipe_reg[63] [6]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[7]),
        .Q(\mcp1_data_pipe_reg[63] [7]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[8] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[8]),
        .Q(\mcp1_data_pipe_reg[63] [8]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[9] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_ebuff_data_t[9]),
        .Q(\mcp1_data_pipe_reg[63] [9]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h2)) 
    pcs_rx_link_up_core_reg_i_1
       (.I0(b_lock_mod_r_reg_0),
        .I1(hiber),
        .O(pcs_rx_link_up_core_reg_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \state_eq_c_count[0]_i_1 
       (.I0(\state_eq_c_count_reg_n_0_[0] ),
        .O(p_2_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \state_eq_c_count[1]_i_1 
       (.I0(\state_eq_c_count_reg_n_0_[0] ),
        .I1(\state_eq_c_count_reg_n_0_[1] ),
        .O(p_2_in[1]));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \state_eq_c_count[2]_i_1 
       (.I0(out),
        .I1(\state_eq_c_count_reg[0]_0 [2]),
        .I2(\state_eq_c_count_reg[0]_0 [1]),
        .I3(\state_eq_c_count_reg[0]_0 [0]),
        .O(\state_eq_c_count[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \state_eq_c_count[2]_i_2 
       (.I0(p_1_in),
        .O(\state_eq_c_count[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state_eq_c_count[2]_i_3 
       (.I0(\state_eq_c_count_reg_n_0_[1] ),
        .I1(\state_eq_c_count_reg_n_0_[0] ),
        .O(p_2_in[2]));
  FDRE \state_eq_c_count_reg[0] 
       (.C(rxusrclk2),
        .CE(\state_eq_c_count[2]_i_2_n_0 ),
        .D(p_2_in[0]),
        .Q(\state_eq_c_count_reg_n_0_[0] ),
        .R(\state_eq_c_count[2]_i_1_n_0 ));
  FDRE \state_eq_c_count_reg[1] 
       (.C(rxusrclk2),
        .CE(\state_eq_c_count[2]_i_2_n_0 ),
        .D(p_2_in[1]),
        .Q(\state_eq_c_count_reg_n_0_[1] ),
        .R(\state_eq_c_count[2]_i_1_n_0 ));
  FDRE \state_eq_c_count_reg[2] 
       (.C(rxusrclk2),
        .CE(\state_eq_c_count[2]_i_2_n_0 ),
        .D(p_2_in[2]),
        .Q(p_1_in),
        .R(\state_eq_c_count[2]_i_1_n_0 ));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_rx_pcs_test
   (mcp1_err_block_count_inc_out_reg_0,
    CO,
    mcp1_ignore_next_mismatch,
    err_block_count_inc,
    rx_66_enc_reg,
    rxusrclk2,
    rxreset_3_reg,
    out,
    \outreg_reg[2] ,
    b_lock_mod_reg,
    block_field);
  output [0:0]mcp1_err_block_count_inc_out_reg_0;
  output [0:0]CO;
  output mcp1_ignore_next_mismatch;
  output err_block_count_inc;
  input [55:0]rx_66_enc_reg;
  input rxusrclk2;
  input rxreset_3_reg;
  input out;
  input [2:0]\outreg_reg[2] ;
  input b_lock_mod_reg;
  input [7:0]block_field;

  wire [0:0]CO;
  wire b_lock_mod_reg;
  wire [7:0]block_field;
  wire err_block_count_inc;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__1_i_5_n_0;
  wire i__carry__1_i_6_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8_n_0;
  wire \mcp1_block_count[6]_i_2_n_0 ;
  wire [6:0]mcp1_block_count_reg__0;
  wire mcp1_err_block_count_inc_out1_carry__0_i_1_n_0;
  wire mcp1_err_block_count_inc_out1_carry__0_i_2_n_0;
  wire mcp1_err_block_count_inc_out1_carry__0_i_3_n_0;
  wire mcp1_err_block_count_inc_out1_carry__0_i_4_n_0;
  wire mcp1_err_block_count_inc_out1_carry__0_i_5_n_0;
  wire mcp1_err_block_count_inc_out1_carry__0_i_6_n_0;
  wire mcp1_err_block_count_inc_out1_carry__0_i_7_n_0;
  wire mcp1_err_block_count_inc_out1_carry__0_i_8_n_0;
  wire mcp1_err_block_count_inc_out1_carry__0_n_0;
  wire mcp1_err_block_count_inc_out1_carry__0_n_1;
  wire mcp1_err_block_count_inc_out1_carry__0_n_2;
  wire mcp1_err_block_count_inc_out1_carry__0_n_3;
  wire mcp1_err_block_count_inc_out1_carry__0_n_5;
  wire mcp1_err_block_count_inc_out1_carry__0_n_6;
  wire mcp1_err_block_count_inc_out1_carry__0_n_7;
  wire mcp1_err_block_count_inc_out1_carry__1_i_1_n_0;
  wire mcp1_err_block_count_inc_out1_carry__1_i_2_n_0;
  wire mcp1_err_block_count_inc_out1_carry__1_i_3_n_0;
  wire mcp1_err_block_count_inc_out1_carry__1_i_4_n_0;
  wire mcp1_err_block_count_inc_out1_carry__1_i_5_n_0;
  wire mcp1_err_block_count_inc_out1_carry__1_n_3;
  wire mcp1_err_block_count_inc_out1_carry__1_n_5;
  wire mcp1_err_block_count_inc_out1_carry__1_n_6;
  wire mcp1_err_block_count_inc_out1_carry__1_n_7;
  wire mcp1_err_block_count_inc_out1_carry_i_1_n_0;
  wire mcp1_err_block_count_inc_out1_carry_i_2_n_0;
  wire mcp1_err_block_count_inc_out1_carry_i_3_n_0;
  wire mcp1_err_block_count_inc_out1_carry_i_4_n_0;
  wire mcp1_err_block_count_inc_out1_carry_i_5_n_0;
  wire mcp1_err_block_count_inc_out1_carry_i_6_n_0;
  wire mcp1_err_block_count_inc_out1_carry_i_7_n_0;
  wire mcp1_err_block_count_inc_out1_carry_i_8_n_0;
  wire mcp1_err_block_count_inc_out1_carry_n_0;
  wire mcp1_err_block_count_inc_out1_carry_n_1;
  wire mcp1_err_block_count_inc_out1_carry_n_2;
  wire mcp1_err_block_count_inc_out1_carry_n_3;
  wire mcp1_err_block_count_inc_out1_carry_n_5;
  wire mcp1_err_block_count_inc_out1_carry_n_6;
  wire mcp1_err_block_count_inc_out1_carry_n_7;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_0 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_1 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_2 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_3 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_5 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_6 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_7 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_3 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_5 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_6 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_7 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_0 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_1 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_2 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_3 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_5 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_6 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_7 ;
  wire [0:0]mcp1_err_block_count_inc_out_reg_0;
  wire mcp1_ignore_next_mismatch;
  wire mcp1_ignore_next_mismatch_i_1_n_0;
  wire mcp1_ignore_next_mismatch_i_2_n_0;
  wire mcp1_ignore_next_mismatch_i_3_n_0;
  wire out;
  wire [2:0]\outreg_reg[2] ;
  wire [6:0]p_0_in__1;
  wire [55:0]rx_66_enc_reg;
  wire rxreset_3_reg;
  wire rxusrclk2;
  wire [3:3]NLW_mcp1_err_block_count_inc_out1_carry_CO_UNCONNECTED;
  wire [7:0]NLW_mcp1_err_block_count_inc_out1_carry_O_UNCONNECTED;
  wire [3:3]NLW_mcp1_err_block_count_inc_out1_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_mcp1_err_block_count_inc_out1_carry__0_O_UNCONNECTED;
  wire [7:3]NLW_mcp1_err_block_count_inc_out1_carry__1_CO_UNCONNECTED;
  wire [7:6]NLW_mcp1_err_block_count_inc_out1_carry__1_DI_UNCONNECTED;
  wire [7:0]NLW_mcp1_err_block_count_inc_out1_carry__1_O_UNCONNECTED;
  wire [7:6]NLW_mcp1_err_block_count_inc_out1_carry__1_S_UNCONNECTED;
  wire [3:3]\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:3]\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [7:6]\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_DI_UNCONNECTED ;
  wire [7:0]\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [7:6]\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_S_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_1
       (.I0(rx_66_enc_reg[37]),
        .I1(rx_66_enc_reg[39]),
        .I2(rx_66_enc_reg[38]),
        .O(i__carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_2
       (.I0(rx_66_enc_reg[35]),
        .I1(rx_66_enc_reg[34]),
        .I2(rx_66_enc_reg[36]),
        .O(i__carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_3
       (.I0(rx_66_enc_reg[32]),
        .I1(rx_66_enc_reg[31]),
        .I2(rx_66_enc_reg[33]),
        .O(i__carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_4
       (.I0(rx_66_enc_reg[29]),
        .I1(rx_66_enc_reg[30]),
        .I2(rx_66_enc_reg[28]),
        .O(i__carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_5
       (.I0(rx_66_enc_reg[25]),
        .I1(rx_66_enc_reg[27]),
        .I2(rx_66_enc_reg[26]),
        .O(i__carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_6
       (.I0(rx_66_enc_reg[22]),
        .I1(rx_66_enc_reg[23]),
        .I2(rx_66_enc_reg[24]),
        .O(i__carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_7
       (.I0(rx_66_enc_reg[21]),
        .I1(rx_66_enc_reg[19]),
        .I2(rx_66_enc_reg[20]),
        .O(i__carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h0000001E)) 
    i__carry__0_i_8
       (.I0(\outreg_reg[2] [0]),
        .I1(\outreg_reg[2] [1]),
        .I2(rx_66_enc_reg[16]),
        .I3(rx_66_enc_reg[18]),
        .I4(rx_66_enc_reg[17]),
        .O(i__carry__0_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(rx_66_enc_reg[55]),
        .O(i__carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_2
       (.I0(rx_66_enc_reg[54]),
        .I1(rx_66_enc_reg[52]),
        .I2(rx_66_enc_reg[53]),
        .O(i__carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_3
       (.I0(rx_66_enc_reg[50]),
        .I1(rx_66_enc_reg[51]),
        .I2(rx_66_enc_reg[49]),
        .O(i__carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'h0000001E)) 
    i__carry__1_i_4
       (.I0(\outreg_reg[2] [0]),
        .I1(\outreg_reg[2] [1]),
        .I2(rx_66_enc_reg[48]),
        .I3(rx_66_enc_reg[46]),
        .I4(rx_66_enc_reg[47]),
        .O(i__carry__1_i_4_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_5
       (.I0(rx_66_enc_reg[45]),
        .I1(rx_66_enc_reg[43]),
        .I2(rx_66_enc_reg[44]),
        .O(i__carry__1_i_5_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_6
       (.I0(rx_66_enc_reg[42]),
        .I1(rx_66_enc_reg[40]),
        .I2(rx_66_enc_reg[41]),
        .O(i__carry__1_i_6_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_1
       (.I0(rx_66_enc_reg[14]),
        .I1(rx_66_enc_reg[13]),
        .I2(rx_66_enc_reg[15]),
        .O(i__carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_2
       (.I0(rx_66_enc_reg[12]),
        .I1(rx_66_enc_reg[10]),
        .I2(rx_66_enc_reg[11]),
        .O(i__carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_3
       (.I0(rx_66_enc_reg[8]),
        .I1(rx_66_enc_reg[9]),
        .I2(rx_66_enc_reg[7]),
        .O(i__carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_4
       (.I0(rx_66_enc_reg[4]),
        .I1(rx_66_enc_reg[5]),
        .I2(rx_66_enc_reg[6]),
        .O(i__carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_5
       (.I0(rx_66_enc_reg[1]),
        .I1(rx_66_enc_reg[2]),
        .I2(rx_66_enc_reg[3]),
        .O(i__carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h0000001E)) 
    i__carry_i_6
       (.I0(\outreg_reg[2] [0]),
        .I1(\outreg_reg[2] [1]),
        .I2(block_field[6]),
        .I3(block_field[7]),
        .I4(rx_66_enc_reg[0]),
        .O(i__carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h0000001E)) 
    i__carry_i_7
       (.I0(\outreg_reg[2] [0]),
        .I1(\outreg_reg[2] [1]),
        .I2(block_field[4]),
        .I3(block_field[3]),
        .I4(block_field[5]),
        .O(i__carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h00001118)) 
    i__carry_i_8
       (.I0(block_field[0]),
        .I1(block_field[2]),
        .I2(\outreg_reg[2] [1]),
        .I3(\outreg_reg[2] [0]),
        .I4(block_field[1]),
        .O(i__carry_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mcp1_block_count[0]_i_1 
       (.I0(mcp1_block_count_reg__0[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_block_count[1]_i_1 
       (.I0(mcp1_block_count_reg__0[0]),
        .I1(mcp1_block_count_reg__0[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mcp1_block_count[2]_i_1 
       (.I0(mcp1_block_count_reg__0[2]),
        .I1(mcp1_block_count_reg__0[1]),
        .I2(mcp1_block_count_reg__0[0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mcp1_block_count[3]_i_1 
       (.I0(mcp1_block_count_reg__0[3]),
        .I1(mcp1_block_count_reg__0[0]),
        .I2(mcp1_block_count_reg__0[1]),
        .I3(mcp1_block_count_reg__0[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mcp1_block_count[4]_i_1 
       (.I0(mcp1_block_count_reg__0[4]),
        .I1(mcp1_block_count_reg__0[2]),
        .I2(mcp1_block_count_reg__0[1]),
        .I3(mcp1_block_count_reg__0[0]),
        .I4(mcp1_block_count_reg__0[3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mcp1_block_count[5]_i_1 
       (.I0(mcp1_block_count_reg__0[5]),
        .I1(mcp1_block_count_reg__0[3]),
        .I2(mcp1_block_count_reg__0[0]),
        .I3(mcp1_block_count_reg__0[1]),
        .I4(mcp1_block_count_reg__0[2]),
        .I5(mcp1_block_count_reg__0[4]),
        .O(p_0_in__1[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \mcp1_block_count[6]_i_1 
       (.I0(mcp1_block_count_reg__0[6]),
        .I1(\mcp1_block_count[6]_i_2_n_0 ),
        .I2(mcp1_block_count_reg__0[5]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mcp1_block_count[6]_i_2 
       (.I0(mcp1_block_count_reg__0[4]),
        .I1(mcp1_block_count_reg__0[2]),
        .I2(mcp1_block_count_reg__0[1]),
        .I3(mcp1_block_count_reg__0[0]),
        .I4(mcp1_block_count_reg__0[3]),
        .O(\mcp1_block_count[6]_i_2_n_0 ));
  FDRE \mcp1_block_count_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(mcp1_block_count_reg__0[0]),
        .R(out));
  FDRE \mcp1_block_count_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(mcp1_block_count_reg__0[1]),
        .R(out));
  FDRE \mcp1_block_count_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(mcp1_block_count_reg__0[2]),
        .R(out));
  FDRE \mcp1_block_count_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(mcp1_block_count_reg__0[3]),
        .R(out));
  FDRE \mcp1_block_count_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(mcp1_block_count_reg__0[4]),
        .R(out));
  FDRE \mcp1_block_count_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(mcp1_block_count_reg__0[5]),
        .R(out));
  FDRE \mcp1_block_count_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(mcp1_block_count_reg__0[6]),
        .R(out));
  CARRY8 mcp1_err_block_count_inc_out1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({mcp1_err_block_count_inc_out1_carry_n_0,mcp1_err_block_count_inc_out1_carry_n_1,mcp1_err_block_count_inc_out1_carry_n_2,mcp1_err_block_count_inc_out1_carry_n_3,NLW_mcp1_err_block_count_inc_out1_carry_CO_UNCONNECTED[3],mcp1_err_block_count_inc_out1_carry_n_5,mcp1_err_block_count_inc_out1_carry_n_6,mcp1_err_block_count_inc_out1_carry_n_7}),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_mcp1_err_block_count_inc_out1_carry_O_UNCONNECTED[7:0]),
        .S({mcp1_err_block_count_inc_out1_carry_i_1_n_0,mcp1_err_block_count_inc_out1_carry_i_2_n_0,mcp1_err_block_count_inc_out1_carry_i_3_n_0,mcp1_err_block_count_inc_out1_carry_i_4_n_0,mcp1_err_block_count_inc_out1_carry_i_5_n_0,mcp1_err_block_count_inc_out1_carry_i_6_n_0,mcp1_err_block_count_inc_out1_carry_i_7_n_0,mcp1_err_block_count_inc_out1_carry_i_8_n_0}));
  CARRY8 mcp1_err_block_count_inc_out1_carry__0
       (.CI(mcp1_err_block_count_inc_out1_carry_n_0),
        .CI_TOP(1'b0),
        .CO({mcp1_err_block_count_inc_out1_carry__0_n_0,mcp1_err_block_count_inc_out1_carry__0_n_1,mcp1_err_block_count_inc_out1_carry__0_n_2,mcp1_err_block_count_inc_out1_carry__0_n_3,NLW_mcp1_err_block_count_inc_out1_carry__0_CO_UNCONNECTED[3],mcp1_err_block_count_inc_out1_carry__0_n_5,mcp1_err_block_count_inc_out1_carry__0_n_6,mcp1_err_block_count_inc_out1_carry__0_n_7}),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_mcp1_err_block_count_inc_out1_carry__0_O_UNCONNECTED[7:0]),
        .S({mcp1_err_block_count_inc_out1_carry__0_i_1_n_0,mcp1_err_block_count_inc_out1_carry__0_i_2_n_0,mcp1_err_block_count_inc_out1_carry__0_i_3_n_0,mcp1_err_block_count_inc_out1_carry__0_i_4_n_0,mcp1_err_block_count_inc_out1_carry__0_i_5_n_0,mcp1_err_block_count_inc_out1_carry__0_i_6_n_0,mcp1_err_block_count_inc_out1_carry__0_i_7_n_0,mcp1_err_block_count_inc_out1_carry__0_i_8_n_0}));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__0_i_1
       (.I0(rx_66_enc_reg[37]),
        .I1(rx_66_enc_reg[39]),
        .I2(rx_66_enc_reg[38]),
        .O(mcp1_err_block_count_inc_out1_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__0_i_2
       (.I0(rx_66_enc_reg[34]),
        .I1(rx_66_enc_reg[35]),
        .I2(rx_66_enc_reg[36]),
        .O(mcp1_err_block_count_inc_out1_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__0_i_3
       (.I0(rx_66_enc_reg[33]),
        .I1(rx_66_enc_reg[32]),
        .I2(rx_66_enc_reg[31]),
        .O(mcp1_err_block_count_inc_out1_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__0_i_4
       (.I0(rx_66_enc_reg[29]),
        .I1(rx_66_enc_reg[30]),
        .I2(rx_66_enc_reg[28]),
        .O(mcp1_err_block_count_inc_out1_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__0_i_5
       (.I0(rx_66_enc_reg[25]),
        .I1(rx_66_enc_reg[27]),
        .I2(rx_66_enc_reg[26]),
        .O(mcp1_err_block_count_inc_out1_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__0_i_6
       (.I0(rx_66_enc_reg[24]),
        .I1(rx_66_enc_reg[22]),
        .I2(rx_66_enc_reg[23]),
        .O(mcp1_err_block_count_inc_out1_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__0_i_7
       (.I0(rx_66_enc_reg[21]),
        .I1(rx_66_enc_reg[19]),
        .I2(rx_66_enc_reg[20]),
        .O(mcp1_err_block_count_inc_out1_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h88800008)) 
    mcp1_err_block_count_inc_out1_carry__0_i_8
       (.I0(rx_66_enc_reg[18]),
        .I1(rx_66_enc_reg[17]),
        .I2(\outreg_reg[2] [0]),
        .I3(\outreg_reg[2] [1]),
        .I4(rx_66_enc_reg[16]),
        .O(mcp1_err_block_count_inc_out1_carry__0_i_8_n_0));
  CARRY8 mcp1_err_block_count_inc_out1_carry__1
       (.CI(mcp1_err_block_count_inc_out1_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_mcp1_err_block_count_inc_out1_carry__1_CO_UNCONNECTED[7:6],mcp1_err_block_count_inc_out_reg_0,mcp1_err_block_count_inc_out1_carry__1_n_3,NLW_mcp1_err_block_count_inc_out1_carry__1_CO_UNCONNECTED[3],mcp1_err_block_count_inc_out1_carry__1_n_5,mcp1_err_block_count_inc_out1_carry__1_n_6,mcp1_err_block_count_inc_out1_carry__1_n_7}),
        .DI({NLW_mcp1_err_block_count_inc_out1_carry__1_DI_UNCONNECTED[7:6],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_mcp1_err_block_count_inc_out1_carry__1_O_UNCONNECTED[7:0]),
        .S({NLW_mcp1_err_block_count_inc_out1_carry__1_S_UNCONNECTED[7:6],rx_66_enc_reg[55],mcp1_err_block_count_inc_out1_carry__1_i_1_n_0,mcp1_err_block_count_inc_out1_carry__1_i_2_n_0,mcp1_err_block_count_inc_out1_carry__1_i_3_n_0,mcp1_err_block_count_inc_out1_carry__1_i_4_n_0,mcp1_err_block_count_inc_out1_carry__1_i_5_n_0}));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__1_i_1
       (.I0(rx_66_enc_reg[54]),
        .I1(rx_66_enc_reg[53]),
        .I2(rx_66_enc_reg[52]),
        .O(mcp1_err_block_count_inc_out1_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__1_i_2
       (.I0(rx_66_enc_reg[49]),
        .I1(rx_66_enc_reg[50]),
        .I2(rx_66_enc_reg[51]),
        .O(mcp1_err_block_count_inc_out1_carry__1_i_2_n_0));
  LUT5 #(
    .INIT(32'h88800008)) 
    mcp1_err_block_count_inc_out1_carry__1_i_3
       (.I0(rx_66_enc_reg[46]),
        .I1(rx_66_enc_reg[47]),
        .I2(\outreg_reg[2] [0]),
        .I3(\outreg_reg[2] [1]),
        .I4(rx_66_enc_reg[48]),
        .O(mcp1_err_block_count_inc_out1_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__1_i_4
       (.I0(rx_66_enc_reg[45]),
        .I1(rx_66_enc_reg[43]),
        .I2(rx_66_enc_reg[44]),
        .O(mcp1_err_block_count_inc_out1_carry__1_i_4_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__1_i_5
       (.I0(rx_66_enc_reg[42]),
        .I1(rx_66_enc_reg[40]),
        .I2(rx_66_enc_reg[41]),
        .O(mcp1_err_block_count_inc_out1_carry__1_i_5_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry_i_1
       (.I0(rx_66_enc_reg[13]),
        .I1(rx_66_enc_reg[14]),
        .I2(rx_66_enc_reg[15]),
        .O(mcp1_err_block_count_inc_out1_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry_i_2
       (.I0(rx_66_enc_reg[12]),
        .I1(rx_66_enc_reg[10]),
        .I2(rx_66_enc_reg[11]),
        .O(mcp1_err_block_count_inc_out1_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry_i_3
       (.I0(rx_66_enc_reg[7]),
        .I1(rx_66_enc_reg[8]),
        .I2(rx_66_enc_reg[9]),
        .O(mcp1_err_block_count_inc_out1_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry_i_4
       (.I0(rx_66_enc_reg[4]),
        .I1(rx_66_enc_reg[5]),
        .I2(rx_66_enc_reg[6]),
        .O(mcp1_err_block_count_inc_out1_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry_i_5
       (.I0(rx_66_enc_reg[3]),
        .I1(rx_66_enc_reg[1]),
        .I2(rx_66_enc_reg[2]),
        .O(mcp1_err_block_count_inc_out1_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h88800008)) 
    mcp1_err_block_count_inc_out1_carry_i_6
       (.I0(block_field[7]),
        .I1(rx_66_enc_reg[0]),
        .I2(\outreg_reg[2] [0]),
        .I3(\outreg_reg[2] [1]),
        .I4(block_field[6]),
        .O(mcp1_err_block_count_inc_out1_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'hE1000000)) 
    mcp1_err_block_count_inc_out1_carry_i_7
       (.I0(\outreg_reg[2] [0]),
        .I1(\outreg_reg[2] [1]),
        .I2(block_field[4]),
        .I3(block_field[3]),
        .I4(block_field[5]),
        .O(mcp1_err_block_count_inc_out1_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h88800004)) 
    mcp1_err_block_count_inc_out1_carry_i_8
       (.I0(block_field[2]),
        .I1(block_field[1]),
        .I2(\outreg_reg[2] [0]),
        .I3(\outreg_reg[2] [1]),
        .I4(block_field[0]),
        .O(mcp1_err_block_count_inc_out1_carry_i_8_n_0));
  CARRY8 \mcp1_err_block_count_inc_out1_inferred__0/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_0 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_1 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_2 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_3 ,\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry_CO_UNCONNECTED [3],\mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_5 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_6 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0,i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8_n_0}));
  CARRY8 \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0 
       (.CI(\mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_0 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_1 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_2 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_3 ,\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_CO_UNCONNECTED [3],\mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_5 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_6 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0,i__carry__0_i_5_n_0,i__carry__0_i_6_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8_n_0}));
  CARRY8 \mcp1_err_block_count_inc_out1_inferred__0/i__carry__1 
       (.CI(\mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_CO_UNCONNECTED [7:6],CO,\mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_3 ,\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_CO_UNCONNECTED [3],\mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_5 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_6 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_7 }),
        .DI({\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_DI_UNCONNECTED [7:6],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_O_UNCONNECTED [7:0]),
        .S({\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_S_UNCONNECTED [7:6],i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0,i__carry__1_i_5_n_0,i__carry__1_i_6_n_0}));
  FDRE mcp1_err_block_count_inc_out_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxreset_3_reg),
        .Q(err_block_count_inc),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    mcp1_ignore_next_mismatch_i_1
       (.I0(mcp1_ignore_next_mismatch_i_2_n_0),
        .I1(mcp1_block_count_reg__0[3]),
        .I2(mcp1_block_count_reg__0[2]),
        .I3(mcp1_block_count_reg__0[6]),
        .I4(mcp1_ignore_next_mismatch_i_3_n_0),
        .O(mcp1_ignore_next_mismatch_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mcp1_ignore_next_mismatch_i_2
       (.I0(mcp1_block_count_reg__0[1]),
        .I1(mcp1_block_count_reg__0[0]),
        .I2(mcp1_block_count_reg__0[5]),
        .I3(mcp1_block_count_reg__0[4]),
        .O(mcp1_ignore_next_mismatch_i_2_n_0));
  LUT6 #(
    .INIT(64'hAEEEEEEEEEEEEEEE)) 
    mcp1_ignore_next_mismatch_i_3
       (.I0(out),
        .I1(mcp1_ignore_next_mismatch),
        .I2(mcp1_err_block_count_inc_out_reg_0),
        .I3(CO),
        .I4(\outreg_reg[2] [2]),
        .I5(b_lock_mod_reg),
        .O(mcp1_ignore_next_mismatch_i_3_n_0));
  FDRE mcp1_ignore_next_mismatch_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_ignore_next_mismatch_i_1_n_0),
        .Q(mcp1_ignore_next_mismatch),
        .R(1'b0));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_rxusrclk2_coreclk_counter_resync
   (pcs_error_block_count_control_core_int,
    rxusrclk2,
    coreclk,
    rxreset_rxusrclk2,
    err_block_count_inc,
    rx_test_mode_int_reg);
  output pcs_error_block_count_control_core_int;
  input rxusrclk2;
  input coreclk;
  input rxreset_rxusrclk2;
  input err_block_count_inc;
  input rx_test_mode_int_reg;

  wire coreclk;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire err_block_count_inc;
  wire mcp1_counter_1_i_1__0_n_0;
  wire mcp1_counter_1_reg_n_0;
  wire mcp1_counter_2_i_1__0_n_0;
  wire mcp1_counter_2_reg_n_0;
  wire mcp1_counter_3_i_1__0_n_0;
  wire mcp1_counter_3_reg_n_0;
  wire pcs_error_block_count_control_core_int;
  wire psynch_1_n_1;
  wire rx_test_mode_int_reg;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;

  FDRE counter_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(counter_out0),
        .Q(pcs_error_block_count_control_core_int),
        .R(1'b0));
  FDRE counter_sync_extra_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(psynch_1_n_1),
        .Q(counter_sync_extra),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    mcp1_counter_1_i_1__0
       (.I0(mcp1_counter_1_reg_n_0),
        .I1(mcp1_counter_2_reg_n_0),
        .I2(err_block_count_inc),
        .I3(rx_test_mode_int_reg),
        .O(mcp1_counter_1_i_1__0_n_0));
  FDRE mcp1_counter_1_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_1_i_1__0_n_0),
        .Q(mcp1_counter_1_reg_n_0),
        .R(rxreset_rxusrclk2));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    mcp1_counter_2_i_1__0
       (.I0(mcp1_counter_2_reg_n_0),
        .I1(mcp1_counter_1_reg_n_0),
        .I2(err_block_count_inc),
        .I3(rx_test_mode_int_reg),
        .O(mcp1_counter_2_i_1__0_n_0));
  FDRE mcp1_counter_2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_2_i_1__0_n_0),
        .Q(mcp1_counter_2_reg_n_0),
        .R(rxreset_rxusrclk2));
  LUT4 #(
    .INIT(16'h0040)) 
    mcp1_counter_3_i_1__0
       (.I0(mcp1_counter_3_reg_n_0),
        .I1(mcp1_counter_2_reg_n_0),
        .I2(err_block_count_inc),
        .I3(rx_test_mode_int_reg),
        .O(mcp1_counter_3_i_1__0_n_0));
  FDRE mcp1_counter_3_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_3_i_1__0_n_0),
        .Q(mcp1_counter_3_reg_n_0),
        .R(rxreset_rxusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_65 psynch_1
       (.coreclk(coreclk),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .counter_sync_extra_reg(psynch_1_n_1),
        .mcp1_counter_1_reg(mcp1_counter_1_reg_n_0),
        .rxusrclk2(rxusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_66 psynch_2
       (.coreclk(coreclk),
        .counter_out0(counter_out0),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .mcp1_counter_2_reg(mcp1_counter_2_reg_n_0),
        .rxusrclk2(rxusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_67 psynch_3
       (.coreclk(coreclk),
        .counter_sync_3(counter_sync_3),
        .mcp1_counter_3_reg(mcp1_counter_3_reg_n_0),
        .rxusrclk2(rxusrclk2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_rxusrclk2_coreclk_counter_resync" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_rxusrclk2_coreclk_counter_resync_51
   (pcs_ber_count_control_core_int,
    rxusrclk2,
    coreclk,
    rxreset_rxusrclk2,
    ber_count_inc);
  output pcs_ber_count_control_core_int;
  input rxusrclk2;
  input coreclk;
  input rxreset_rxusrclk2;
  input ber_count_inc;

  wire ber_count_inc;
  wire coreclk;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire mcp1_counter_1_i_1_n_0;
  wire mcp1_counter_1_reg_n_0;
  wire mcp1_counter_2_i_1_n_0;
  wire mcp1_counter_2_reg_n_0;
  wire mcp1_counter_3_i_1_n_0;
  wire mcp1_counter_3_reg_n_0;
  wire pcs_ber_count_control_core_int;
  wire psynch_1_n_1;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;

  FDRE counter_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(counter_out0),
        .Q(pcs_ber_count_control_core_int),
        .R(1'b0));
  FDRE counter_sync_extra_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(psynch_1_n_1),
        .Q(counter_sync_extra),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h10)) 
    mcp1_counter_1_i_1
       (.I0(mcp1_counter_1_reg_n_0),
        .I1(mcp1_counter_2_reg_n_0),
        .I2(ber_count_inc),
        .O(mcp1_counter_1_i_1_n_0));
  FDRE mcp1_counter_1_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_1_i_1_n_0),
        .Q(mcp1_counter_1_reg_n_0),
        .R(rxreset_rxusrclk2));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mcp1_counter_2_i_1
       (.I0(mcp1_counter_2_reg_n_0),
        .I1(mcp1_counter_1_reg_n_0),
        .I2(ber_count_inc),
        .O(mcp1_counter_2_i_1_n_0));
  FDRE mcp1_counter_2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_2_i_1_n_0),
        .Q(mcp1_counter_2_reg_n_0),
        .R(rxreset_rxusrclk2));
  LUT3 #(
    .INIT(8'h40)) 
    mcp1_counter_3_i_1
       (.I0(mcp1_counter_3_reg_n_0),
        .I1(mcp1_counter_2_reg_n_0),
        .I2(ber_count_inc),
        .O(mcp1_counter_3_i_1_n_0));
  FDRE mcp1_counter_3_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_3_i_1_n_0),
        .Q(mcp1_counter_3_reg_n_0),
        .R(rxreset_rxusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_62 psynch_1
       (.coreclk(coreclk),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .counter_sync_extra_reg(psynch_1_n_1),
        .mcp1_counter_1_reg(mcp1_counter_1_reg_n_0),
        .rxusrclk2(rxusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_63 psynch_2
       (.coreclk(coreclk),
        .counter_out0(counter_out0),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .mcp1_counter_2_reg(mcp1_counter_2_reg_n_0),
        .rxusrclk2(rxusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_64 psynch_3
       (.coreclk(coreclk),
        .counter_sync_3(counter_sync_3),
        .mcp1_counter_3_reg(mcp1_counter_3_reg_n_0),
        .rxusrclk2(rxusrclk2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_rxusrclk2_coreclk_counter_resync" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_rxusrclk2_coreclk_counter_resync_55
   (pcs_test_pattern_error_count_control_core_int,
    rxusrclk2,
    coreclk,
    rxreset_rxusrclk2,
    \outreg_reg[3] ,
    err_block_count_inc,
    rx_test_mode_int_reg);
  output pcs_test_pattern_error_count_control_core_int;
  input rxusrclk2;
  input coreclk;
  input rxreset_rxusrclk2;
  input [0:0]\outreg_reg[3] ;
  input err_block_count_inc;
  input rx_test_mode_int_reg;

  wire coreclk;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire err_block_count_inc;
  wire mcp1_counter_1_i_1__1_n_0;
  wire mcp1_counter_1_reg_n_0;
  wire mcp1_counter_2_i_1__1_n_0;
  wire mcp1_counter_2_reg_n_0;
  wire mcp1_counter_3_i_1__1_n_0;
  wire mcp1_counter_3_reg_n_0;
  wire [0:0]\outreg_reg[3] ;
  wire pcs_test_pattern_error_count_control_core_int;
  wire psynch_1_n_1;
  wire rx_test_mode_int_reg;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;

  FDRE counter_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(counter_out0),
        .Q(pcs_test_pattern_error_count_control_core_int),
        .R(1'b0));
  FDRE counter_sync_extra_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(psynch_1_n_1),
        .Q(counter_sync_extra),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    mcp1_counter_1_i_1__1
       (.I0(mcp1_counter_1_reg_n_0),
        .I1(mcp1_counter_2_reg_n_0),
        .I2(\outreg_reg[3] ),
        .I3(err_block_count_inc),
        .I4(rx_test_mode_int_reg),
        .O(mcp1_counter_1_i_1__1_n_0));
  FDRE mcp1_counter_1_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_1_i_1__1_n_0),
        .Q(mcp1_counter_1_reg_n_0),
        .R(rxreset_rxusrclk2));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    mcp1_counter_2_i_1__1
       (.I0(mcp1_counter_2_reg_n_0),
        .I1(mcp1_counter_1_reg_n_0),
        .I2(\outreg_reg[3] ),
        .I3(err_block_count_inc),
        .I4(rx_test_mode_int_reg),
        .O(mcp1_counter_2_i_1__1_n_0));
  FDRE mcp1_counter_2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_2_i_1__1_n_0),
        .Q(mcp1_counter_2_reg_n_0),
        .R(rxreset_rxusrclk2));
  LUT5 #(
    .INIT(32'h04000000)) 
    mcp1_counter_3_i_1__1
       (.I0(mcp1_counter_3_reg_n_0),
        .I1(mcp1_counter_2_reg_n_0),
        .I2(\outreg_reg[3] ),
        .I3(err_block_count_inc),
        .I4(rx_test_mode_int_reg),
        .O(mcp1_counter_3_i_1__1_n_0));
  FDRE mcp1_counter_3_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_3_i_1__1_n_0),
        .Q(mcp1_counter_3_reg_n_0),
        .R(rxreset_rxusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer psynch_1
       (.coreclk(coreclk),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .counter_sync_extra_reg(psynch_1_n_1),
        .mcp1_counter_1_reg(mcp1_counter_1_reg_n_0),
        .rxusrclk2(rxusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_56 psynch_2
       (.coreclk(coreclk),
        .counter_out0(counter_out0),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .mcp1_counter_2_reg(mcp1_counter_2_reg_n_0),
        .rxusrclk2(rxusrclk2));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_57 psynch_3
       (.coreclk(coreclk),
        .counter_sync_3(counter_sync_3),
        .mcp1_counter_3_reg(mcp1_counter_3_reg_n_0),
        .rxusrclk2(rxusrclk2));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_seq_detect
   (D,
    \mcp1_rx_ebuff_ctrl_reg[3] ,
    \mcp1_rx_ebuff_data_reg[7] );
  output [0:0]D;
  input [3:0]\mcp1_rx_ebuff_ctrl_reg[3] ;
  input [7:0]\mcp1_rx_ebuff_data_reg[7] ;

  wire [0:0]D;
  wire comp_0__0;
  wire comp_1__0;
  wire comp_2__0;
  wire [3:0]\mcp1_rx_ebuff_ctrl_reg[3] ;
  wire [7:0]\mcp1_rx_ebuff_data_reg[7] ;
  wire muxcyo_0;
  wire muxcyo_1;
  wire [7:3]NLW_muxcy_i0_CARRY4_CARRY8_CO_UNCONNECTED;
  wire [7:3]NLW_muxcy_i0_CARRY4_CARRY8_DI_UNCONNECTED;
  wire [7:0]NLW_muxcy_i0_CARRY4_CARRY8_O_UNCONNECTED;
  wire [7:3]NLW_muxcy_i0_CARRY4_CARRY8_S_UNCONNECTED;

  LUT4 #(
    .INIT(16'h1000)) 
    comp_0
       (.I0(\mcp1_rx_ebuff_data_reg[7] [0]),
        .I1(\mcp1_rx_ebuff_data_reg[7] [1]),
        .I2(\mcp1_rx_ebuff_data_reg[7] [3]),
        .I3(\mcp1_rx_ebuff_data_reg[7] [2]),
        .O(comp_0__0));
  LUT4 #(
    .INIT(16'h1000)) 
    comp_1
       (.I0(\mcp1_rx_ebuff_data_reg[7] [5]),
        .I1(\mcp1_rx_ebuff_data_reg[7] [6]),
        .I2(\mcp1_rx_ebuff_data_reg[7] [4]),
        .I3(\mcp1_rx_ebuff_data_reg[7] [7]),
        .O(comp_1__0));
  LUT4 #(
    .INIT(16'h0010)) 
    comp_2
       (.I0(\mcp1_rx_ebuff_ctrl_reg[3] [3]),
        .I1(\mcp1_rx_ebuff_ctrl_reg[3] [2]),
        .I2(\mcp1_rx_ebuff_ctrl_reg[3] [0]),
        .I3(\mcp1_rx_ebuff_ctrl_reg[3] [1]),
        .O(comp_2__0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(CARRY4)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY8 muxcy_i0_CARRY4_CARRY8
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_muxcy_i0_CARRY4_CARRY8_CO_UNCONNECTED[7:3],D,muxcyo_1,muxcyo_0}),
        .DI({NLW_muxcy_i0_CARRY4_CARRY8_DI_UNCONNECTED[7:3],1'b0,1'b0,1'b0}),
        .O(NLW_muxcy_i0_CARRY4_CARRY8_O_UNCONNECTED[7:0]),
        .S({NLW_muxcy_i0_CARRY4_CARRY8_S_UNCONNECTED[7:3],comp_2__0,comp_1__0,comp_0__0}));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_seq_detect" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_seq_detect_80
   (D,
    \mcp1_rx_ebuff_ctrl_reg[7] ,
    \mcp1_rx_ebuff_data_reg[39] );
  output [0:0]D;
  input [3:0]\mcp1_rx_ebuff_ctrl_reg[7] ;
  input [7:0]\mcp1_rx_ebuff_data_reg[39] ;

  wire [0:0]D;
  wire comp_0__0;
  wire comp_1__0;
  wire comp_2__0;
  wire [3:0]\mcp1_rx_ebuff_ctrl_reg[7] ;
  wire [7:0]\mcp1_rx_ebuff_data_reg[39] ;
  wire muxcyo_0;
  wire muxcyo_1;
  wire [7:3]NLW_muxcy_i0_CARRY4_CARRY8_CO_UNCONNECTED;
  wire [7:3]NLW_muxcy_i0_CARRY4_CARRY8_DI_UNCONNECTED;
  wire [7:0]NLW_muxcy_i0_CARRY4_CARRY8_O_UNCONNECTED;
  wire [7:3]NLW_muxcy_i0_CARRY4_CARRY8_S_UNCONNECTED;

  LUT4 #(
    .INIT(16'h1000)) 
    comp_0
       (.I0(\mcp1_rx_ebuff_data_reg[39] [0]),
        .I1(\mcp1_rx_ebuff_data_reg[39] [1]),
        .I2(\mcp1_rx_ebuff_data_reg[39] [3]),
        .I3(\mcp1_rx_ebuff_data_reg[39] [2]),
        .O(comp_0__0));
  LUT4 #(
    .INIT(16'h1000)) 
    comp_1
       (.I0(\mcp1_rx_ebuff_data_reg[39] [5]),
        .I1(\mcp1_rx_ebuff_data_reg[39] [6]),
        .I2(\mcp1_rx_ebuff_data_reg[39] [4]),
        .I3(\mcp1_rx_ebuff_data_reg[39] [7]),
        .O(comp_1__0));
  LUT4 #(
    .INIT(16'h0010)) 
    comp_2
       (.I0(\mcp1_rx_ebuff_ctrl_reg[7] [3]),
        .I1(\mcp1_rx_ebuff_ctrl_reg[7] [2]),
        .I2(\mcp1_rx_ebuff_ctrl_reg[7] [0]),
        .I3(\mcp1_rx_ebuff_ctrl_reg[7] [1]),
        .O(comp_2__0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(CARRY4)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY8 muxcy_i0_CARRY4_CARRY8
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_muxcy_i0_CARRY4_CARRY8_CO_UNCONNECTED[7:3],D,muxcyo_1,muxcyo_0}),
        .DI({NLW_muxcy_i0_CARRY4_CARRY8_DI_UNCONNECTED[7:3],1'b0,1'b0,1'b0}),
        .O(NLW_muxcy_i0_CARRY4_CARRY8_O_UNCONNECTED[7:0]),
        .S({NLW_muxcy_i0_CARRY4_CARRY8_S_UNCONNECTED[7:3],comp_2__0,comp_1__0,comp_0__0}));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer
   (pcs_rxreset_int,
    in0,
    rxusrclk2);
  output pcs_rxreset_int;
  input in0;
  input rxusrclk2;

  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire in0;
  wire pcs_rxreset_int;
  wire rxusrclk2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(in0),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4),
        .Q(pcs_rxreset_int),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_52
   (rxdatavalid_reg,
    in0,
    coreclk);
  output rxdatavalid_reg;
  input in0;
  input coreclk;

  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire in0;
  wire rxdatavalid_reg;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(in0),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d4),
        .Q(rxdatavalid_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_53
   (tx_disable,
    configuration_vector,
    coreclk);
  output tx_disable;
  input [0:0]configuration_vector;
  input coreclk;

  wire [0:0]configuration_vector;
  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire tx_disable;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(configuration_vector),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d4),
        .Q(tx_disable),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_54
   (signal_detect_sync,
    \q_reg[0] ,
    signal_detect,
    coreclk,
    status_vector,
    reset);
  output signal_detect_sync;
  output \q_reg[0] ;
  input signal_detect;
  input coreclk;
  input [0:0]status_vector;
  input reset;

  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire \q_reg[0] ;
  wire reset;
  wire signal_detect;
  wire signal_detect_sync;
  wire [0:0]status_vector;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(signal_detect),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \q[0]_i_1 
       (.I0(signal_detect_sync),
        .I1(status_vector),
        .I2(reset),
        .O(\q_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d4),
        .Q(signal_detect_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_58
   (core_status,
    b_lock,
    coreclk);
  output [0:0]core_status;
  input b_lock;
  input coreclk;

  wire b_lock;
  wire [0:0]core_status;
  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(b_lock),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d4),
        .Q(core_status),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_59
   (\q_reg[0] ,
    hiber,
    coreclk);
  output \q_reg[0] ;
  input hiber;
  input coreclk;

  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire hiber;
  wire \q_reg[0] ;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(hiber),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d4),
        .Q(\q_reg[0] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_60
   (\q_reg[0] ,
    in0,
    coreclk);
  output \q_reg[0] ;
  input in0;
  input coreclk;

  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire in0;
  wire \q_reg[0] ;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(in0),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d4),
        .Q(\q_reg[0] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_61
   (signal_ok_reg,
    SR,
    signal_detect,
    rxusrclk2,
    out);
  output signal_ok_reg;
  output [0:0]SR;
  input signal_detect;
  input rxusrclk2;
  input out;

  wire [0:0]SR;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire out;
  wire rxusrclk2;
  wire signal_detect;
  wire signal_ok_reg;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(signal_detect),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \mcp1_sh_cnt[5]_i_1 
       (.I0(out),
        .I1(signal_ok_reg),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4),
        .Q(signal_ok_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_76
   (toggle_rdclk,
    E,
    in0,
    coreclk,
    toggle_rdclk_reg);
  output toggle_rdclk;
  output [0:0]E;
  input in0;
  input coreclk;
  input toggle_rdclk_reg;

  wire [0:0]E;
  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire in0;
  wire toggle_rdclk;
  wire toggle_rdclk_reg;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(in0),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_1__0 
       (.I0(toggle_rdclk),
        .I1(toggle_rdclk_reg),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d4),
        .Q(toggle_rdclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_77
   (toggle_rdclk,
    E,
    in0,
    dclk,
    toggle_rdclk_reg);
  output toggle_rdclk;
  output [0:0]E;
  input in0;
  input dclk;
  input toggle_rdclk_reg;

  wire [0:0]E;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire dclk;
  wire in0;
  wire toggle_rdclk;
  wire toggle_rdclk_reg;

  LUT2 #(
    .INIT(4'h6)) 
    control_out_i_1
       (.I0(toggle_rdclk),
        .I1(toggle_rdclk_reg),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(dclk),
        .CE(1'b1),
        .D(in0),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(dclk),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(dclk),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(dclk),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(dclk),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(dclk),
        .CE(1'b1),
        .D(d4),
        .Q(toggle_rdclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_78
   (can_insert_rd_reg,
    in0,
    coreclk);
  output can_insert_rd_reg;
  input in0;
  input coreclk;

  wire can_insert_rd_reg;
  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire in0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(in0),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d4),
        .Q(can_insert_rd_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_81
   (tx_prbs31_en,
    in0,
    coreclk);
  output tx_prbs31_en;
  input in0;
  input coreclk;

  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire in0;
  wire tx_prbs31_en;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(in0),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d4),
        .Q(tx_prbs31_en),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_82
   (\gt_txd_reg[10] ,
    \gt_txd_reg[51] ,
    \gt_txd_reg[10]_0 ,
    D,
    \gt_txd_reg[59] ,
    \gt_txd_reg[19] ,
    \gt_txd_reg[58] ,
    \gt_txd_reg[18] ,
    \gt_txd_reg[51]_0 ,
    \gt_txd_reg[43] ,
    \gt_txd_reg[42] ,
    \gt_txd_reg[35] ,
    \gt_txd_reg[34] ,
    \gt_txd_reg[2] ,
    \gt_txd_reg[26] ,
    \gt_txd_reg[27] ,
    \gt_txd_reg[10]_1 ,
    \gt_txd_reg[11] ,
    \gt_txd_reg[50] ,
    \gt_txd_reg[3] ,
    configuration_vector,
    coreclk,
    Q,
    \tx_66_enc_out_reg[7] ,
    \configuration_vector[243] ,
    \tx_test_patt_seed_sel_reg[0] ,
    \tx_66_enc_out_reg[65] ,
    \tx_66_enc_out_reg[25] ,
    \tx_test_patt_seed_sel_reg[0]_0 ,
    \tx_66_enc_out_reg[63] ,
    \tx_66_enc_out_reg[61] ,
    \tx_66_enc_out_reg[21] ,
    \tx_test_patt_seed_sel_reg[0]_1 ,
    \tx_test_patt_seed_sel_reg[0]_2 ,
    \tx_66_enc_out_reg[20] ,
    \tx_66_enc_out_reg[19] ,
    \tx_66_enc_out_reg[58] ,
    \tx_test_patt_seed_sel_reg[0]_3 ,
    \tx_66_enc_out_reg[18] ,
    \tx_test_patt_seed_sel_reg[0]_4 ,
    \tx_test_patt_seed_sel_reg[0]_5 ,
    \tx_test_patt_seed_sel_reg[0]_6 ,
    \tx_test_patt_seed_sel_reg[0]_7 ,
    \tx_test_patt_seed_sel_reg[0]_8 ,
    \tx_test_patt_seed_sel_reg[0]_9 ,
    \tx_test_patt_seed_sel_reg[0]_10 ,
    \tx_66_enc_out_reg[40] ,
    \tx_66_enc_out_reg[39] ,
    \tx_66_enc_out_reg[38] ,
    \tx_66_enc_out_reg[37] ,
    \tx_66_enc_out_reg[36] ,
    \tx_66_enc_out_reg[35] ,
    \tx_66_enc_out_reg[34] ,
    \tx_66_enc_out_reg[33] ,
    \tx_66_enc_out_reg[26] ,
    \tx_66_enc_out_reg[8] ,
    \tx_66_enc_out_reg[2] ,
    \tx_test_patt_seed_sel_reg[0]_11 ,
    \tx_66_enc_out_reg[4] ,
    \tx_test_patt_seed_sel_reg[0]_12 ,
    \tx_66_enc_out_reg[62] ,
    \tx_66_enc_out_reg[6] ,
    \tx_66_enc_out_reg[27] ,
    \tx_66_enc_out_reg[28] ,
    \tx_66_enc_out_reg[29] ,
    \tx_66_enc_out_reg[30] ,
    \tx_66_enc_out_reg[31] ,
    \tx_66_enc_out_reg[32] ,
    \tx_test_patt_seed_sel_reg[0]_13 ,
    \tx_66_enc_out_reg[9] ,
    \tx_66_enc_out_reg[10] ,
    \tx_test_patt_seed_sel_reg[0]_14 ,
    \tx_66_enc_out_reg[11] ,
    \tx_66_enc_out_reg[12] ,
    \tx_test_patt_seed_sel_reg[0]_15 ,
    \tx_66_enc_out_reg[13] ,
    \tx_test_patt_seed_sel_reg[0]_16 ,
    \tx_66_enc_out_reg[14] ,
    \tx_66_enc_out_reg[15] ,
    \tx_66_enc_out_reg[16] ,
    \tx_test_patt_seed_sel_reg[0]_17 ,
    \tx_66_enc_out_reg[17] ,
    \tx_test_patt_seed_sel_reg[0]_18 ,
    \tx_66_enc_out_reg[22] ,
    \tx_66_enc_out_reg[3] ,
    \tx_66_enc_out_reg[23] ,
    \tx_66_enc_out_reg[24] ,
    \tx_66_enc_out_reg[5] );
  output \gt_txd_reg[10] ;
  output \gt_txd_reg[51] ;
  output \gt_txd_reg[10]_0 ;
  output [47:0]D;
  output \gt_txd_reg[59] ;
  output \gt_txd_reg[19] ;
  output \gt_txd_reg[58] ;
  output \gt_txd_reg[18] ;
  output \gt_txd_reg[51]_0 ;
  output \gt_txd_reg[43] ;
  output \gt_txd_reg[42] ;
  output \gt_txd_reg[35] ;
  output \gt_txd_reg[34] ;
  output \gt_txd_reg[2] ;
  output \gt_txd_reg[26] ;
  output \gt_txd_reg[27] ;
  output \gt_txd_reg[10]_1 ;
  output \gt_txd_reg[11] ;
  output \gt_txd_reg[50] ;
  output \gt_txd_reg[3] ;
  input [2:0]configuration_vector;
  input coreclk;
  input [2:0]Q;
  input \tx_66_enc_out_reg[7] ;
  input \configuration_vector[243] ;
  input \tx_test_patt_seed_sel_reg[0] ;
  input \tx_66_enc_out_reg[65] ;
  input \tx_66_enc_out_reg[25] ;
  input \tx_test_patt_seed_sel_reg[0]_0 ;
  input \tx_66_enc_out_reg[63] ;
  input \tx_66_enc_out_reg[61] ;
  input \tx_66_enc_out_reg[21] ;
  input \tx_test_patt_seed_sel_reg[0]_1 ;
  input \tx_test_patt_seed_sel_reg[0]_2 ;
  input \tx_66_enc_out_reg[20] ;
  input \tx_66_enc_out_reg[19] ;
  input \tx_66_enc_out_reg[58] ;
  input \tx_test_patt_seed_sel_reg[0]_3 ;
  input \tx_66_enc_out_reg[18] ;
  input \tx_test_patt_seed_sel_reg[0]_4 ;
  input \tx_test_patt_seed_sel_reg[0]_5 ;
  input \tx_test_patt_seed_sel_reg[0]_6 ;
  input \tx_test_patt_seed_sel_reg[0]_7 ;
  input \tx_test_patt_seed_sel_reg[0]_8 ;
  input \tx_test_patt_seed_sel_reg[0]_9 ;
  input \tx_test_patt_seed_sel_reg[0]_10 ;
  input \tx_66_enc_out_reg[40] ;
  input \tx_66_enc_out_reg[39] ;
  input \tx_66_enc_out_reg[38] ;
  input \tx_66_enc_out_reg[37] ;
  input \tx_66_enc_out_reg[36] ;
  input \tx_66_enc_out_reg[35] ;
  input \tx_66_enc_out_reg[34] ;
  input \tx_66_enc_out_reg[33] ;
  input \tx_66_enc_out_reg[26] ;
  input \tx_66_enc_out_reg[8] ;
  input \tx_66_enc_out_reg[2] ;
  input \tx_test_patt_seed_sel_reg[0]_11 ;
  input \tx_66_enc_out_reg[4] ;
  input \tx_test_patt_seed_sel_reg[0]_12 ;
  input \tx_66_enc_out_reg[62] ;
  input \tx_66_enc_out_reg[6] ;
  input \tx_66_enc_out_reg[27] ;
  input \tx_66_enc_out_reg[28] ;
  input \tx_66_enc_out_reg[29] ;
  input \tx_66_enc_out_reg[30] ;
  input \tx_66_enc_out_reg[31] ;
  input \tx_66_enc_out_reg[32] ;
  input \tx_test_patt_seed_sel_reg[0]_13 ;
  input \tx_66_enc_out_reg[9] ;
  input \tx_66_enc_out_reg[10] ;
  input \tx_test_patt_seed_sel_reg[0]_14 ;
  input \tx_66_enc_out_reg[11] ;
  input \tx_66_enc_out_reg[12] ;
  input \tx_test_patt_seed_sel_reg[0]_15 ;
  input \tx_66_enc_out_reg[13] ;
  input \tx_test_patt_seed_sel_reg[0]_16 ;
  input \tx_66_enc_out_reg[14] ;
  input \tx_66_enc_out_reg[15] ;
  input \tx_66_enc_out_reg[16] ;
  input \tx_test_patt_seed_sel_reg[0]_17 ;
  input \tx_66_enc_out_reg[17] ;
  input \tx_test_patt_seed_sel_reg[0]_18 ;
  input \tx_66_enc_out_reg[22] ;
  input \tx_66_enc_out_reg[3] ;
  input \tx_66_enc_out_reg[23] ;
  input \tx_66_enc_out_reg[24] ;
  input \tx_66_enc_out_reg[5] ;

  wire [47:0]D;
  wire [2:0]Q;
  wire [2:0]configuration_vector;
  wire \configuration_vector[243] ;
  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire \gt_txd_reg[10] ;
  wire \gt_txd_reg[10]_0 ;
  wire \gt_txd_reg[10]_1 ;
  wire \gt_txd_reg[11] ;
  wire \gt_txd_reg[18] ;
  wire \gt_txd_reg[19] ;
  wire \gt_txd_reg[26] ;
  wire \gt_txd_reg[27] ;
  wire \gt_txd_reg[2] ;
  wire \gt_txd_reg[34] ;
  wire \gt_txd_reg[35] ;
  wire \gt_txd_reg[3] ;
  wire \gt_txd_reg[42] ;
  wire \gt_txd_reg[43] ;
  wire \gt_txd_reg[50] ;
  wire \gt_txd_reg[51] ;
  wire \gt_txd_reg[51]_0 ;
  wire \gt_txd_reg[58] ;
  wire \gt_txd_reg[59] ;
  wire \tx_66_enc_out_reg[10] ;
  wire \tx_66_enc_out_reg[11] ;
  wire \tx_66_enc_out_reg[12] ;
  wire \tx_66_enc_out_reg[13] ;
  wire \tx_66_enc_out_reg[14] ;
  wire \tx_66_enc_out_reg[15] ;
  wire \tx_66_enc_out_reg[16] ;
  wire \tx_66_enc_out_reg[17] ;
  wire \tx_66_enc_out_reg[18] ;
  wire \tx_66_enc_out_reg[19] ;
  wire \tx_66_enc_out_reg[20] ;
  wire \tx_66_enc_out_reg[21] ;
  wire \tx_66_enc_out_reg[22] ;
  wire \tx_66_enc_out_reg[23] ;
  wire \tx_66_enc_out_reg[24] ;
  wire \tx_66_enc_out_reg[25] ;
  wire \tx_66_enc_out_reg[26] ;
  wire \tx_66_enc_out_reg[27] ;
  wire \tx_66_enc_out_reg[28] ;
  wire \tx_66_enc_out_reg[29] ;
  wire \tx_66_enc_out_reg[2] ;
  wire \tx_66_enc_out_reg[30] ;
  wire \tx_66_enc_out_reg[31] ;
  wire \tx_66_enc_out_reg[32] ;
  wire \tx_66_enc_out_reg[33] ;
  wire \tx_66_enc_out_reg[34] ;
  wire \tx_66_enc_out_reg[35] ;
  wire \tx_66_enc_out_reg[36] ;
  wire \tx_66_enc_out_reg[37] ;
  wire \tx_66_enc_out_reg[38] ;
  wire \tx_66_enc_out_reg[39] ;
  wire \tx_66_enc_out_reg[3] ;
  wire \tx_66_enc_out_reg[40] ;
  wire \tx_66_enc_out_reg[4] ;
  wire \tx_66_enc_out_reg[58] ;
  wire \tx_66_enc_out_reg[5] ;
  wire \tx_66_enc_out_reg[61] ;
  wire \tx_66_enc_out_reg[62] ;
  wire \tx_66_enc_out_reg[63] ;
  wire \tx_66_enc_out_reg[65] ;
  wire \tx_66_enc_out_reg[6] ;
  wire \tx_66_enc_out_reg[7] ;
  wire \tx_66_enc_out_reg[8] ;
  wire \tx_66_enc_out_reg[9] ;
  wire \tx_test_patt_seed_sel_reg[0] ;
  wire \tx_test_patt_seed_sel_reg[0]_0 ;
  wire \tx_test_patt_seed_sel_reg[0]_1 ;
  wire \tx_test_patt_seed_sel_reg[0]_10 ;
  wire \tx_test_patt_seed_sel_reg[0]_11 ;
  wire \tx_test_patt_seed_sel_reg[0]_12 ;
  wire \tx_test_patt_seed_sel_reg[0]_13 ;
  wire \tx_test_patt_seed_sel_reg[0]_14 ;
  wire \tx_test_patt_seed_sel_reg[0]_15 ;
  wire \tx_test_patt_seed_sel_reg[0]_16 ;
  wire \tx_test_patt_seed_sel_reg[0]_17 ;
  wire \tx_test_patt_seed_sel_reg[0]_18 ;
  wire \tx_test_patt_seed_sel_reg[0]_2 ;
  wire \tx_test_patt_seed_sel_reg[0]_3 ;
  wire \tx_test_patt_seed_sel_reg[0]_4 ;
  wire \tx_test_patt_seed_sel_reg[0]_5 ;
  wire \tx_test_patt_seed_sel_reg[0]_6 ;
  wire \tx_test_patt_seed_sel_reg[0]_7 ;
  wire \tx_test_patt_seed_sel_reg[0]_8 ;
  wire \tx_test_patt_seed_sel_reg[0]_9 ;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(configuration_vector[0]),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h87008700870087FF)) 
    \gt_txd[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[2] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFBBB)) 
    \gt_txd[10]_i_1 
       (.I0(\gt_txd_reg[10] ),
        .I1(\tx_66_enc_out_reg[12] ),
        .I2(configuration_vector[1]),
        .I3(configuration_vector[2]),
        .O(\gt_txd_reg[10]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFBBB)) 
    \gt_txd[11]_i_1 
       (.I0(\gt_txd_reg[10] ),
        .I1(\tx_66_enc_out_reg[13] ),
        .I2(configuration_vector[1]),
        .I3(configuration_vector[2]),
        .O(\gt_txd_reg[11] ));
  LUT6 #(
    .INIT(64'h1EFF1E001EFF1EFF)) 
    \gt_txd[12]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[14] ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h1EFF1E001EFF1EFF)) 
    \gt_txd[13]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[15] ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h74447777)) 
    \gt_txd[14]_i_1 
       (.I0(Q[2]),
        .I1(\gt_txd_reg[10] ),
        .I2(configuration_vector[2]),
        .I3(configuration_vector[1]),
        .I4(\tx_66_enc_out_reg[16] ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'h74447777)) 
    \gt_txd[15]_i_1 
       (.I0(Q[2]),
        .I1(\gt_txd_reg[10] ),
        .I2(configuration_vector[2]),
        .I3(configuration_vector[1]),
        .I4(\tx_66_enc_out_reg[17] ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h87FF87FF87FF8700)) 
    \gt_txd[16]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[18] ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h87FF87FF87FF8700)) 
    \gt_txd[17]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[19] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \gt_txd[18]_i_1 
       (.I0(\gt_txd_reg[10] ),
        .I1(\tx_66_enc_out_reg[20] ),
        .I2(configuration_vector[1]),
        .I3(configuration_vector[2]),
        .O(\gt_txd_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \gt_txd[19]_i_1 
       (.I0(\gt_txd_reg[10] ),
        .I1(\tx_66_enc_out_reg[21] ),
        .I2(configuration_vector[1]),
        .I3(configuration_vector[2]),
        .O(\gt_txd_reg[19] ));
  LUT6 #(
    .INIT(64'h87008700870087FF)) 
    \gt_txd[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[3] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hC900C900C900C9FF)) 
    \gt_txd[20]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[22] ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hC900C900C900C9FF)) 
    \gt_txd[21]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[23] ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'h88888BBB)) 
    \gt_txd[22]_i_1 
       (.I0(Q[2]),
        .I1(\gt_txd_reg[10] ),
        .I2(configuration_vector[2]),
        .I3(configuration_vector[1]),
        .I4(\tx_66_enc_out_reg[24] ),
        .O(D[16]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \gt_txd[23]_i_1 
       (.I0(Q[2]),
        .I1(\gt_txd_reg[10] ),
        .I2(\tx_66_enc_out_reg[25] ),
        .I3(configuration_vector[2]),
        .I4(configuration_vector[1]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h78007800780078FF)) 
    \gt_txd[24]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[26] ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h78007800780078FF)) 
    \gt_txd[25]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[27] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hABBB)) 
    \gt_txd[26]_i_1 
       (.I0(\gt_txd_reg[10] ),
        .I1(\tx_66_enc_out_reg[28] ),
        .I2(configuration_vector[1]),
        .I3(configuration_vector[2]),
        .O(\gt_txd_reg[26] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hABBB)) 
    \gt_txd[27]_i_1 
       (.I0(\gt_txd_reg[10] ),
        .I1(\tx_66_enc_out_reg[29] ),
        .I2(configuration_vector[1]),
        .I3(configuration_vector[2]),
        .O(\gt_txd_reg[27] ));
  LUT6 #(
    .INIT(64'h1E001E001E001EFF)) 
    \gt_txd[28]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[30] ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h1E001E001E001EFF)) 
    \gt_txd[29]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[31] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hABBB)) 
    \gt_txd[2]_i_1 
       (.I0(\gt_txd_reg[10] ),
        .I1(\tx_66_enc_out_reg[4] ),
        .I2(configuration_vector[1]),
        .I3(configuration_vector[2]),
        .O(\gt_txd_reg[2] ));
  LUT5 #(
    .INIT(32'h44444777)) 
    \gt_txd[30]_i_1 
       (.I0(Q[2]),
        .I1(\gt_txd_reg[10] ),
        .I2(configuration_vector[2]),
        .I3(configuration_vector[1]),
        .I4(\tx_66_enc_out_reg[32] ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'h77777444)) 
    \gt_txd[31]_i_1 
       (.I0(Q[2]),
        .I1(\gt_txd_reg[10] ),
        .I2(configuration_vector[2]),
        .I3(configuration_vector[1]),
        .I4(\tx_66_enc_out_reg[33] ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h87FF87FF87FF8700)) 
    \gt_txd[32]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[34] ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h87FF87FF87FF8700)) 
    \gt_txd[33]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[35] ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \gt_txd[34]_i_1 
       (.I0(\gt_txd_reg[10] ),
        .I1(\tx_66_enc_out_reg[36] ),
        .I2(configuration_vector[1]),
        .I3(configuration_vector[2]),
        .O(\gt_txd_reg[34] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \gt_txd[35]_i_1 
       (.I0(\gt_txd_reg[10] ),
        .I1(\tx_66_enc_out_reg[37] ),
        .I2(configuration_vector[1]),
        .I3(configuration_vector[2]),
        .O(\gt_txd_reg[35] ));
  LUT6 #(
    .INIT(64'hC9FFC9FFC9FFC900)) 
    \gt_txd[36]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[38] ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hC9FFC9FFC9FFC900)) 
    \gt_txd[37]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[39] ),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hBBBBB888)) 
    \gt_txd[38]_i_1 
       (.I0(Q[2]),
        .I1(\gt_txd_reg[10] ),
        .I2(configuration_vector[2]),
        .I3(configuration_vector[1]),
        .I4(\tx_66_enc_out_reg[40] ),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hBBBBB888)) 
    \gt_txd[39]_i_1 
       (.I0(Q[2]),
        .I1(\gt_txd_reg[10] ),
        .I2(configuration_vector[2]),
        .I3(configuration_vector[1]),
        .I4(\tx_test_patt_seed_sel_reg[0]_11 ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hABBB)) 
    \gt_txd[3]_i_1 
       (.I0(\gt_txd_reg[10] ),
        .I1(\tx_66_enc_out_reg[5] ),
        .I2(configuration_vector[1]),
        .I3(configuration_vector[2]),
        .O(\gt_txd_reg[3] ));
  LUT6 #(
    .INIT(64'h78FF78FF78FF7800)) 
    \gt_txd[40]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_test_patt_seed_sel_reg[0]_13 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'h78FF78FF78FF7800)) 
    \gt_txd[41]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_test_patt_seed_sel_reg[0]_12 ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hABBB)) 
    \gt_txd[42]_i_1 
       (.I0(\gt_txd_reg[10] ),
        .I1(\tx_test_patt_seed_sel_reg[0]_10 ),
        .I2(configuration_vector[1]),
        .I3(configuration_vector[2]),
        .O(\gt_txd_reg[42] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \gt_txd[43]_i_1 
       (.I0(\gt_txd_reg[10] ),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[2]),
        .I3(\tx_test_patt_seed_sel_reg[0]_9 ),
        .O(\gt_txd_reg[43] ));
  LUT6 #(
    .INIT(64'h1E001E001EFF1E00)) 
    \gt_txd[44]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\tx_test_patt_seed_sel_reg[0] ),
        .I5(\configuration_vector[243] ),
        .O(D[32]));
  LUT6 #(
    .INIT(64'h1E001E001EFF1E00)) 
    \gt_txd[45]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\tx_test_patt_seed_sel_reg[0]_8 ),
        .I5(\configuration_vector[243] ),
        .O(D[33]));
  LUT5 #(
    .INIT(32'h44747474)) 
    \gt_txd[46]_i_1 
       (.I0(Q[2]),
        .I1(\gt_txd_reg[10] ),
        .I2(\tx_test_patt_seed_sel_reg[0]_7 ),
        .I3(configuration_vector[2]),
        .I4(configuration_vector[1]),
        .O(D[34]));
  LUT5 #(
    .INIT(32'h44747474)) 
    \gt_txd[47]_i_1 
       (.I0(Q[2]),
        .I1(\gt_txd_reg[10] ),
        .I2(\tx_test_patt_seed_sel_reg[0]_14 ),
        .I3(configuration_vector[2]),
        .I4(configuration_vector[1]),
        .O(D[35]));
  LUT6 #(
    .INIT(64'h8700870087FF8700)) 
    \gt_txd[48]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\tx_test_patt_seed_sel_reg[0]_6 ),
        .I5(\configuration_vector[243] ),
        .O(D[36]));
  LUT6 #(
    .INIT(64'h8700870087FF8700)) 
    \gt_txd[49]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\tx_test_patt_seed_sel_reg[0]_15 ),
        .I5(\configuration_vector[243] ),
        .O(D[37]));
  LUT6 #(
    .INIT(64'hC900C900C900C9FF)) 
    \gt_txd[4]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[6] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \gt_txd[50]_i_1 
       (.I0(\gt_txd_reg[10] ),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[2]),
        .I3(\tx_test_patt_seed_sel_reg[0]_16 ),
        .O(\gt_txd_reg[50] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \gt_txd[51]_i_1 
       (.I0(\gt_txd_reg[10] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\gt_txd_reg[51] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \gt_txd[51]_i_2 
       (.I0(\gt_txd_reg[10] ),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[2]),
        .I3(\tx_test_patt_seed_sel_reg[0]_5 ),
        .O(\gt_txd_reg[51]_0 ));
  LUT6 #(
    .INIT(64'hC900C900C9FFC900)) 
    \gt_txd[52]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\gt_txd_reg[10] ),
        .I4(\tx_test_patt_seed_sel_reg[0]_4 ),
        .I5(\configuration_vector[243] ),
        .O(D[38]));
  LUT6 #(
    .INIT(64'hC9FFC9FFC9FFC900)) 
    \gt_txd[53]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_test_patt_seed_sel_reg[0]_17 ),
        .O(D[39]));
  LUT5 #(
    .INIT(32'hBBBBB888)) 
    \gt_txd[54]_i_1 
       (.I0(Q[2]),
        .I1(\gt_txd_reg[10] ),
        .I2(configuration_vector[2]),
        .I3(configuration_vector[1]),
        .I4(\tx_test_patt_seed_sel_reg[0]_18 ),
        .O(D[40]));
  LUT5 #(
    .INIT(32'hBBBBB888)) 
    \gt_txd[55]_i_1 
       (.I0(Q[2]),
        .I1(\gt_txd_reg[10] ),
        .I2(configuration_vector[2]),
        .I3(configuration_vector[1]),
        .I4(\tx_test_patt_seed_sel_reg[0]_3 ),
        .O(D[41]));
  LUT6 #(
    .INIT(64'h78FF78FF78FF7800)) 
    \gt_txd[56]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[58] ),
        .O(D[42]));
  LUT6 #(
    .INIT(64'h78FF78FF78FF7800)) 
    \gt_txd[57]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_test_patt_seed_sel_reg[0]_2 ),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \gt_txd[58]_i_1 
       (.I0(\gt_txd_reg[10] ),
        .I1(\tx_test_patt_seed_sel_reg[0]_1 ),
        .I2(configuration_vector[1]),
        .I3(configuration_vector[2]),
        .O(\gt_txd_reg[58] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \gt_txd[59]_i_1 
       (.I0(\gt_txd_reg[10] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\gt_txd_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \gt_txd[59]_i_2 
       (.I0(\gt_txd_reg[10] ),
        .I1(\tx_66_enc_out_reg[61] ),
        .I2(configuration_vector[1]),
        .I3(configuration_vector[2]),
        .O(\gt_txd_reg[59] ));
  LUT6 #(
    .INIT(64'hC900C900C9FFC900)) 
    \gt_txd[5]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\gt_txd_reg[10] ),
        .I4(\tx_66_enc_out_reg[7] ),
        .I5(\configuration_vector[243] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h1EFF1EFF1EFF1E00)) 
    \gt_txd[60]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[62] ),
        .O(D[44]));
  LUT6 #(
    .INIT(64'h1EFF1EFF1EFF1E00)) 
    \gt_txd[61]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[63] ),
        .O(D[45]));
  LUT5 #(
    .INIT(32'h77777444)) 
    \gt_txd[62]_i_1 
       (.I0(Q[2]),
        .I1(\gt_txd_reg[10] ),
        .I2(configuration_vector[2]),
        .I3(configuration_vector[1]),
        .I4(\tx_test_patt_seed_sel_reg[0]_0 ),
        .O(D[46]));
  LUT5 #(
    .INIT(32'h77777444)) 
    \gt_txd[63]_i_1 
       (.I0(Q[2]),
        .I1(\gt_txd_reg[10] ),
        .I2(configuration_vector[2]),
        .I3(configuration_vector[1]),
        .I4(\tx_66_enc_out_reg[65] ),
        .O(D[47]));
  LUT5 #(
    .INIT(32'h88888BBB)) 
    \gt_txd[6]_i_1 
       (.I0(Q[2]),
        .I1(\gt_txd_reg[10] ),
        .I2(configuration_vector[2]),
        .I3(configuration_vector[1]),
        .I4(\tx_66_enc_out_reg[8] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h88888BBB)) 
    \gt_txd[7]_i_1 
       (.I0(Q[2]),
        .I1(\gt_txd_reg[10] ),
        .I2(configuration_vector[2]),
        .I3(configuration_vector[1]),
        .I4(\tx_66_enc_out_reg[9] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h78007800780078FF)) 
    \gt_txd[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[10] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h78FF780078FF78FF)) 
    \gt_txd[9]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\gt_txd_reg[10] ),
        .I4(\configuration_vector[243] ),
        .I5(\tx_66_enc_out_reg[11] ),
        .O(D[7]));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d4),
        .Q(\gt_txd_reg[10] ),
        .R(1'b0));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__1
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__10
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__11
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__12
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__13
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__14
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__15
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__16
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__17
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__18
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__19
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__2
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__20
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__3
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__4
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__5
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__6
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__7
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__8
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__9
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_toggle_synchronizer
   (ipif_cs_dclk,
    \ipif_addr_dclk_reg[8] ,
    Q,
    dclk,
    D,
    coreclk,
    mgmt_addr,
    ipif_cs_dclk_reg,
    out);
  output ipif_cs_dclk;
  output \ipif_addr_dclk_reg[8] ;
  output [1:0]Q;
  input dclk;
  input [0:0]D;
  input coreclk;
  input [0:0]mgmt_addr;
  input ipif_cs_dclk_reg;
  input [1:0]out;

  wire [0:0]D;
  wire [1:0]Q;
  wire control_reg;
  wire coreclk;
  wire [24:24]d_reg;
  wire dclk;
  wire \ipif_addr_dclk_reg[8] ;
  wire ipif_cs_dclk;
  wire ipif_cs_dclk_reg;
  wire [0:0]mgmt_addr;
  wire [1:0]out;
  wire toggle_rdclk;
  wire toggle_rdclk_reg;
  wire toggle_reg;
  wire toggle_reg_i_1_n_0;
  wire toggle_sync_n_1;

  FDRE #(
    .INIT(1'b0)) 
    control_out_reg
       (.C(dclk),
        .CE(1'b1),
        .D(toggle_sync_n_1),
        .Q(ipif_cs_dclk),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    control_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(D),
        .Q(control_reg),
        .R(1'b0));
  FDRE \d_reg_reg[24] 
       (.C(coreclk),
        .CE(1'b1),
        .D(mgmt_addr),
        .Q(d_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ipif_addr_dclk[8]_i_1 
       (.I0(ipif_cs_dclk),
        .I1(ipif_cs_dclk_reg),
        .O(\ipif_addr_dclk_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[24] 
       (.C(dclk),
        .CE(toggle_sync_n_1),
        .D(d_reg),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[32] 
       (.C(dclk),
        .CE(toggle_sync_n_1),
        .D(1'b1),
        .Q(Q[1]),
        .R(1'b0));
  FDRE toggle_rdclk_reg_reg
       (.C(dclk),
        .CE(1'b1),
        .D(toggle_rdclk),
        .Q(toggle_rdclk_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEB14)) 
    toggle_reg_i_1
       (.I0(control_reg),
        .I1(out[0]),
        .I2(out[1]),
        .I3(toggle_reg),
        .O(toggle_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    toggle_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(toggle_reg_i_1_n_0),
        .Q(toggle_reg),
        .R(1'b0));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_77 toggle_sync
       (.E(toggle_sync_n_1),
        .dclk(dclk),
        .in0(toggle_reg),
        .toggle_rdclk(toggle_rdclk),
        .toggle_rdclk_reg(toggle_rdclk_reg));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_toggle_synchronizer" *) 
module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_toggle_synchronizer__parameterized0
   (drp_ack,
    \prbs31_err_count_reg[15] ,
    coreclk,
    drp_drdy,
    dclk,
    Q);
  output drp_ack;
  output [15:0]\prbs31_err_count_reg[15] ;
  input coreclk;
  input drp_drdy;
  input dclk;
  input [15:0]Q;

  wire [15:0]Q;
  wire control_reg;
  wire coreclk;
  wire \d_reg_reg_n_0_[0] ;
  wire \d_reg_reg_n_0_[10] ;
  wire \d_reg_reg_n_0_[11] ;
  wire \d_reg_reg_n_0_[12] ;
  wire \d_reg_reg_n_0_[13] ;
  wire \d_reg_reg_n_0_[14] ;
  wire \d_reg_reg_n_0_[15] ;
  wire \d_reg_reg_n_0_[1] ;
  wire \d_reg_reg_n_0_[2] ;
  wire \d_reg_reg_n_0_[3] ;
  wire \d_reg_reg_n_0_[4] ;
  wire \d_reg_reg_n_0_[5] ;
  wire \d_reg_reg_n_0_[6] ;
  wire \d_reg_reg_n_0_[7] ;
  wire \d_reg_reg_n_0_[8] ;
  wire \d_reg_reg_n_0_[9] ;
  wire dclk;
  wire drp_ack;
  wire drp_drdy;
  wire [15:0]\prbs31_err_count_reg[15] ;
  wire toggle_rdclk;
  wire toggle_rdclk_reg;
  wire toggle_reg;
  wire toggle_reg_i_1__0_n_0;
  wire toggle_sync_n_1;

  FDRE #(
    .INIT(1'b0)) 
    control_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(toggle_sync_n_1),
        .Q(drp_ack),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    control_reg_reg
       (.C(dclk),
        .CE(1'b1),
        .D(drp_drdy),
        .Q(control_reg),
        .R(1'b0));
  FDRE \d_reg_reg[0] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\d_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \d_reg_reg[10] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\d_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \d_reg_reg[11] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\d_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \d_reg_reg[12] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\d_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \d_reg_reg[13] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\d_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \d_reg_reg[14] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\d_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \d_reg_reg[15] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(\d_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \d_reg_reg[1] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\d_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \d_reg_reg[2] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\d_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \d_reg_reg[3] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\d_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \d_reg_reg[4] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\d_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \d_reg_reg[5] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\d_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \d_reg_reg[6] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\d_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \d_reg_reg[7] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\d_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \d_reg_reg[8] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\d_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \d_reg_reg[9] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\d_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[0] ),
        .Q(\prbs31_err_count_reg[15] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[10] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[10] ),
        .Q(\prbs31_err_count_reg[15] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[11] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[11] ),
        .Q(\prbs31_err_count_reg[15] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[12] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[12] ),
        .Q(\prbs31_err_count_reg[15] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[13] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[13] ),
        .Q(\prbs31_err_count_reg[15] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[14] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[14] ),
        .Q(\prbs31_err_count_reg[15] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[15] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[15] ),
        .Q(\prbs31_err_count_reg[15] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[1] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[1] ),
        .Q(\prbs31_err_count_reg[15] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[2] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[2] ),
        .Q(\prbs31_err_count_reg[15] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[3] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[3] ),
        .Q(\prbs31_err_count_reg[15] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[4] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[4] ),
        .Q(\prbs31_err_count_reg[15] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[5] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[5] ),
        .Q(\prbs31_err_count_reg[15] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[6] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[6] ),
        .Q(\prbs31_err_count_reg[15] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[7] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[7] ),
        .Q(\prbs31_err_count_reg[15] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[8] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[8] ),
        .Q(\prbs31_err_count_reg[15] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[9] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[9] ),
        .Q(\prbs31_err_count_reg[15] [9]),
        .R(1'b0));
  FDRE toggle_rdclk_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(toggle_rdclk),
        .Q(toggle_rdclk_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB4)) 
    toggle_reg_i_1__0
       (.I0(control_reg),
        .I1(drp_drdy),
        .I2(toggle_reg),
        .O(toggle_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    toggle_reg_reg
       (.C(dclk),
        .CE(1'b1),
        .D(toggle_reg_i_1__0_n_0),
        .Q(toggle_reg),
        .R(1'b0));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_76 toggle_sync
       (.E(toggle_sync_n_1),
        .coreclk(coreclk),
        .in0(toggle_reg),
        .toggle_rdclk(toggle_rdclk),
        .toggle_rdclk_reg(toggle_rdclk_reg));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_tx_encoder
   (Q,
    \tx_66_enc_out_reg[65] ,
    coreclk,
    out,
    D,
    \xgmii_txd_reg_reg[63] );
  output [2:0]Q;
  output [65:0]\tx_66_enc_out_reg[65] ;
  input coreclk;
  input out;
  input [7:0]D;
  input [63:0]\xgmii_txd_reg_reg[63] ;

  wire [7:0]D;
  wire [2:0]Q;
  wire \block_field[0]_i_2_n_0 ;
  wire \block_field[0]_i_3_n_0 ;
  wire \block_field[0]_i_4_n_0 ;
  wire \block_field[0]_i_5_n_0 ;
  wire \block_field[0]_i_6_n_0 ;
  wire \block_field[1]_i_2_n_0 ;
  wire \block_field[1]_i_3_n_0 ;
  wire \block_field[1]_i_4_n_0 ;
  wire \block_field[2]_i_2_n_0 ;
  wire \block_field[2]_i_3_n_0 ;
  wire \block_field[2]_i_4_n_0 ;
  wire \block_field[2]_i_5_n_0 ;
  wire \block_field[3]_i_1_n_0 ;
  wire \block_field[3]_i_2_n_0 ;
  wire \block_field[3]_i_3_n_0 ;
  wire \block_field[3]_i_4_n_0 ;
  wire \block_field[3]_i_5_n_0 ;
  wire \block_field[4]_i_2_n_0 ;
  wire \block_field[4]_i_3_n_0 ;
  wire \block_field[4]_i_4_n_0 ;
  wire \block_field[4]_i_5_n_0 ;
  wire \block_field[4]_i_6_n_0 ;
  wire \block_field[4]_i_7_n_0 ;
  wire \block_field[5]_i_1_n_0 ;
  wire \block_field[5]_i_2_n_0 ;
  wire \block_field[5]_i_3_n_0 ;
  wire \block_field[5]_i_4_n_0 ;
  wire \block_field[5]_i_5_n_0 ;
  wire \block_field[6]_i_2_n_0 ;
  wire \block_field[6]_i_3_n_0 ;
  wire \block_field[6]_i_4_n_0 ;
  wire \block_field[6]_i_5_n_0 ;
  wire \block_field[6]_i_6_n_0 ;
  wire \block_field[6]_i_7_n_0 ;
  wire \block_field[6]_i_8_n_0 ;
  wire \block_field[7]_i_1_n_0 ;
  wire [6:0]c0;
  wire \c0[0]_i_1_n_0 ;
  wire \c0[1]_i_1_n_0 ;
  wire \c0[1]_i_2_n_0 ;
  wire \c0[2]_i_1_n_0 ;
  wire \c0[3]_i_1_n_0 ;
  wire \c0[4]_i_1_n_0 ;
  wire \c0[4]_i_2_n_0 ;
  wire \c0[4]_i_3_n_0 ;
  wire \c0[5]_i_1_n_0 ;
  wire \c0[5]_i_2_n_0 ;
  wire \c0[5]_i_3_n_0 ;
  wire \c0[5]_i_4_n_0 ;
  wire \c0[5]_i_5_n_0 ;
  wire \c0[5]_i_6_n_0 ;
  wire \c0[6]_i_1_n_0 ;
  wire \c0[6]_i_2_n_0 ;
  wire \c0[6]_i_3_n_0 ;
  wire \c0[6]_i_4_n_0 ;
  wire \c0[6]_i_5_n_0 ;
  wire [6:0]c1;
  wire \c1[0]_i_1_n_0 ;
  wire \c1[1]_i_1_n_0 ;
  wire \c1[1]_i_2_n_0 ;
  wire \c1[2]_i_1_n_0 ;
  wire \c1[2]_i_2_n_0 ;
  wire \c1[2]_i_3_n_0 ;
  wire \c1[3]_i_1_n_0 ;
  wire \c1[4]_i_1_n_0 ;
  wire \c1[4]_i_2_n_0 ;
  wire \c1[4]_i_3_n_0 ;
  wire \c1[4]_i_4_n_0 ;
  wire \c1[5]_i_1_n_0 ;
  wire \c1[5]_i_2_n_0 ;
  wire \c1[5]_i_3_n_0 ;
  wire \c1[5]_i_4_n_0 ;
  wire \c1[6]_i_1_n_0 ;
  wire \c1[6]_i_2_n_0 ;
  wire \c1[6]_i_3_n_0 ;
  wire \c1[6]_i_4_n_0 ;
  wire [6:0]c2;
  wire \c2[0]_i_1_n_0 ;
  wire \c2[1]_i_1_n_0 ;
  wire \c2[1]_i_2_n_0 ;
  wire \c2[2]_i_1_n_0 ;
  wire \c2[2]_i_2_n_0 ;
  wire \c2[2]_i_3_n_0 ;
  wire \c2[3]_i_1_n_0 ;
  wire \c2[4]_i_1_n_0 ;
  wire \c2[4]_i_2_n_0 ;
  wire \c2[4]_i_3_n_0 ;
  wire \c2[4]_i_4_n_0 ;
  wire \c2[5]_i_1_n_0 ;
  wire \c2[5]_i_2_n_0 ;
  wire \c2[5]_i_3_n_0 ;
  wire \c2[5]_i_4_n_0 ;
  wire \c2[6]_i_1_n_0 ;
  wire \c2[6]_i_2_n_0 ;
  wire \c2[6]_i_3_n_0 ;
  wire \c2[6]_i_4_n_0 ;
  wire [6:0]c3;
  wire \c3[0]_i_1_n_0 ;
  wire \c3[1]_i_1_n_0 ;
  wire \c3[1]_i_2_n_0 ;
  wire \c3[2]_i_1_n_0 ;
  wire \c3[2]_i_2_n_0 ;
  wire \c3[2]_i_3_n_0 ;
  wire \c3[3]_i_1_n_0 ;
  wire \c3[4]_i_1_n_0 ;
  wire \c3[4]_i_2_n_0 ;
  wire \c3[4]_i_3_n_0 ;
  wire \c3[4]_i_4_n_0 ;
  wire \c3[5]_i_1_n_0 ;
  wire \c3[5]_i_2_n_0 ;
  wire \c3[5]_i_3_n_0 ;
  wire \c3[5]_i_4_n_0 ;
  wire \c3[6]_i_1_n_0 ;
  wire \c3[6]_i_2_n_0 ;
  wire \c3[6]_i_3_n_0 ;
  wire \c3[6]_i_4_n_0 ;
  wire [6:0]c4;
  wire \c4[0]_i_1_n_0 ;
  wire \c4[1]_i_1_n_0 ;
  wire \c4[1]_i_2_n_0 ;
  wire \c4[2]_i_1_n_0 ;
  wire \c4[3]_i_1_n_0 ;
  wire \c4[4]_i_1_n_0 ;
  wire \c4[4]_i_2_n_0 ;
  wire \c4[4]_i_3_n_0 ;
  wire \c4[5]_i_1_n_0 ;
  wire \c4[5]_i_2_n_0 ;
  wire \c4[5]_i_3_n_0 ;
  wire \c4[5]_i_4_n_0 ;
  wire \c4[5]_i_5_n_0 ;
  wire \c4[5]_i_6_n_0 ;
  wire \c4[6]_i_1_n_0 ;
  wire \c4[6]_i_2_n_0 ;
  wire \c4[6]_i_3_n_0 ;
  wire \c4[6]_i_4_n_0 ;
  wire \c4[6]_i_5_n_0 ;
  wire [6:0]c5;
  wire \c5[0]_i_1_n_0 ;
  wire \c5[1]_i_1_n_0 ;
  wire \c5[1]_i_2_n_0 ;
  wire \c5[2]_i_1_n_0 ;
  wire \c5[2]_i_2_n_0 ;
  wire \c5[2]_i_3_n_0 ;
  wire \c5[3]_i_1_n_0 ;
  wire \c5[4]_i_1_n_0 ;
  wire \c5[4]_i_2_n_0 ;
  wire \c5[4]_i_3_n_0 ;
  wire \c5[4]_i_4_n_0 ;
  wire \c5[5]_i_1_n_0 ;
  wire \c5[5]_i_2_n_0 ;
  wire \c5[5]_i_3_n_0 ;
  wire \c5[5]_i_4_n_0 ;
  wire \c5[6]_i_1_n_0 ;
  wire \c5[6]_i_2_n_0 ;
  wire \c5[6]_i_3_n_0 ;
  wire \c5[6]_i_4_n_0 ;
  wire [6:0]c6;
  wire \c6[0]_i_1_n_0 ;
  wire \c6[1]_i_1_n_0 ;
  wire \c6[1]_i_2_n_0 ;
  wire \c6[2]_i_1_n_0 ;
  wire \c6[2]_i_2_n_0 ;
  wire \c6[2]_i_3_n_0 ;
  wire \c6[3]_i_1_n_0 ;
  wire \c6[4]_i_1_n_0 ;
  wire \c6[4]_i_2_n_0 ;
  wire \c6[4]_i_3_n_0 ;
  wire \c6[4]_i_4_n_0 ;
  wire \c6[5]_i_1_n_0 ;
  wire \c6[5]_i_2_n_0 ;
  wire \c6[5]_i_3_n_0 ;
  wire \c6[5]_i_4_n_0 ;
  wire \c6[6]_i_1_n_0 ;
  wire \c6[6]_i_2_n_0 ;
  wire \c6[6]_i_3_n_0 ;
  wire \c6[6]_i_4_n_0 ;
  wire [6:0]c7;
  wire \c7[0]_i_1_n_0 ;
  wire \c7[1]_i_1_n_0 ;
  wire \c7[1]_i_2_n_0 ;
  wire \c7[2]_i_1_n_0 ;
  wire \c7[2]_i_2_n_0 ;
  wire \c7[2]_i_3_n_0 ;
  wire \c7[3]_i_1_n_0 ;
  wire \c7[4]_i_1_n_0 ;
  wire \c7[4]_i_2_n_0 ;
  wire \c7[4]_i_3_n_0 ;
  wire \c7[4]_i_4_n_0 ;
  wire \c7[5]_i_1_n_0 ;
  wire \c7[5]_i_2_n_0 ;
  wire \c7[5]_i_3_n_0 ;
  wire \c7[5]_i_4_n_0 ;
  wire \c7[6]_i_1_n_0 ;
  wire \c7[6]_i_2_n_0 ;
  wire \c7[6]_i_3_n_0 ;
  wire \c7[6]_i_4_n_0 ;
  wire coreclk;
  wire [7:0]d0;
  wire \d0[7]_i_1_n_0 ;
  wire [7:0]d1;
  wire \d1[7]_i_1_n_0 ;
  wire [7:0]d2;
  wire \d2[7]_i_1_n_0 ;
  wire [7:0]d3;
  wire \d3[7]_i_1_n_0 ;
  wire [7:0]d4;
  wire \d4[7]_i_1_n_0 ;
  wire [7:0]d5;
  wire \d5[7]_i_1_n_0 ;
  wire [7:0]d6;
  wire \d6[7]_i_1_n_0 ;
  wire [7:0]d7;
  wire \d7[7]_i_1_n_0 ;
  wire [9:2]data4;
  wire [0:0]o0;
  wire \o0[0]_i_1_n_0 ;
  wire [0:0]o4;
  wire \o4[0]_i_1_n_0 ;
  wire o_code_c0;
  wire o_code_c00;
  wire o_code_c0_i_2_n_0;
  wire o_code_c4;
  wire o_code_c40;
  wire o_code_c4_i_2_n_0;
  wire out;
  wire [7:0]p_1_in;
  wire p_5_in;
  wire s_code_c0_i_1_n_0;
  wire s_code_c0_i_2_n_0;
  wire s_code_c0_i_3_n_0;
  wire s_code_c0_reg_n_0;
  wire s_code_c4_i_1_n_0;
  wire s_code_c4_i_2_n_0;
  wire s_code_c4_i_3_n_0;
  wire s_code_c4_reg_n_0;
  wire \t_code[0]_i_1_n_0 ;
  wire \t_code[0]_i_2_n_0 ;
  wire \t_code[1]_i_1_n_0 ;
  wire \t_code[1]_i_2_n_0 ;
  wire \t_code[2]_i_1_n_0 ;
  wire \t_code[2]_i_2_n_0 ;
  wire \t_code[3]_i_1_n_0 ;
  wire \t_code[3]_i_2_n_0 ;
  wire \t_code[4]_i_1_n_0 ;
  wire \t_code[4]_i_2_n_0 ;
  wire \t_code[5]_i_1_n_0 ;
  wire \t_code[5]_i_2_n_0 ;
  wire \t_code[6]_i_1_n_0 ;
  wire \t_code[6]_i_2_n_0 ;
  wire \t_code[7]_i_1_n_0 ;
  wire \t_code[7]_i_2_n_0 ;
  wire \t_code_reg_n_0_[0] ;
  wire \t_code_reg_n_0_[1] ;
  wire \t_code_reg_n_0_[2] ;
  wire \t_code_reg_n_0_[3] ;
  wire \t_code_reg_n_0_[4] ;
  wire \t_code_reg_n_0_[5] ;
  wire \t_code_reg_n_0_[6] ;
  wire \t_code_reg_n_0_[7] ;
  wire \t_type_reg[0]_i_1_n_0 ;
  wire \t_type_reg[0]_i_2_n_0 ;
  wire \t_type_reg[0]_i_3_n_0 ;
  wire \t_type_reg[0]_i_4_n_0 ;
  wire \t_type_reg[0]_i_5_n_0 ;
  wire \t_type_reg[0]_i_6_n_0 ;
  wire \t_type_reg[1]_i_10_n_0 ;
  wire \t_type_reg[1]_i_11_n_0 ;
  wire \t_type_reg[1]_i_12_n_0 ;
  wire \t_type_reg[1]_i_13_n_0 ;
  wire \t_type_reg[1]_i_14_n_0 ;
  wire \t_type_reg[1]_i_15_n_0 ;
  wire \t_type_reg[1]_i_16_n_0 ;
  wire \t_type_reg[1]_i_17_n_0 ;
  wire \t_type_reg[1]_i_1_n_0 ;
  wire \t_type_reg[1]_i_2_n_0 ;
  wire \t_type_reg[1]_i_3_n_0 ;
  wire \t_type_reg[1]_i_4_n_0 ;
  wire \t_type_reg[1]_i_5_n_0 ;
  wire \t_type_reg[1]_i_6_n_0 ;
  wire \t_type_reg[1]_i_7_n_0 ;
  wire \t_type_reg[1]_i_8_n_0 ;
  wire \t_type_reg[1]_i_9_n_0 ;
  wire \t_type_reg[2]_i_1_n_0 ;
  wire \t_type_reg[2]_i_2_n_0 ;
  wire \t_type_reg[2]_i_3_n_0 ;
  wire \t_type_reg[2]_i_4_n_0 ;
  wire \t_type_reg_reg_n_0_[0] ;
  wire \t_type_reg_reg_n_0_[1] ;
  wire \t_type_reg_reg_n_0_[2] ;
  wire [65:0]\tx_66_enc_out_reg[65] ;
  wire [65:0]tx_encoded_data;
  wire \tx_encoded_data[10]_i_2_n_0 ;
  wire \tx_encoded_data[11]_i_2_n_0 ;
  wire \tx_encoded_data[12]_i_2_n_0 ;
  wire \tx_encoded_data[13]_i_2_n_0 ;
  wire \tx_encoded_data[14]_i_2_n_0 ;
  wire \tx_encoded_data[14]_i_3_n_0 ;
  wire \tx_encoded_data[15]_i_2_n_0 ;
  wire \tx_encoded_data[16]_i_2_n_0 ;
  wire \tx_encoded_data[16]_i_3_n_0 ;
  wire \tx_encoded_data[17]_i_2_n_0 ;
  wire \tx_encoded_data[17]_i_3_n_0 ;
  wire \tx_encoded_data[18]_i_2_n_0 ;
  wire \tx_encoded_data[19]_i_2_n_0 ;
  wire \tx_encoded_data[1]_i_2_n_0 ;
  wire \tx_encoded_data[20]_i_2_n_0 ;
  wire \tx_encoded_data[21]_i_2_n_0 ;
  wire \tx_encoded_data[21]_i_3_n_0 ;
  wire \tx_encoded_data[22]_i_2_n_0 ;
  wire \tx_encoded_data[23]_i_2_n_0 ;
  wire \tx_encoded_data[23]_i_3_n_0 ;
  wire \tx_encoded_data[24]_i_2_n_0 ;
  wire \tx_encoded_data[24]_i_3_n_0 ;
  wire \tx_encoded_data[25]_i_2_n_0 ;
  wire \tx_encoded_data[26]_i_2_n_0 ;
  wire \tx_encoded_data[27]_i_2_n_0 ;
  wire \tx_encoded_data[28]_i_2_n_0 ;
  wire \tx_encoded_data[29]_i_2_n_0 ;
  wire \tx_encoded_data[30]_i_2_n_0 ;
  wire \tx_encoded_data[30]_i_3_n_0 ;
  wire \tx_encoded_data[31]_i_2_n_0 ;
  wire \tx_encoded_data[31]_i_3_n_0 ;
  wire \tx_encoded_data[32]_i_2_n_0 ;
  wire \tx_encoded_data[33]_i_2_n_0 ;
  wire \tx_encoded_data[33]_i_3_n_0 ;
  wire \tx_encoded_data[34]_i_2_n_0 ;
  wire \tx_encoded_data[35]_i_2_n_0 ;
  wire \tx_encoded_data[35]_i_3_n_0 ;
  wire \tx_encoded_data[36]_i_2_n_0 ;
  wire \tx_encoded_data[37]_i_2_n_0 ;
  wire \tx_encoded_data[37]_i_3_n_0 ;
  wire \tx_encoded_data[37]_i_4_n_0 ;
  wire \tx_encoded_data[37]_i_5_n_0 ;
  wire \tx_encoded_data[37]_i_6_n_0 ;
  wire \tx_encoded_data[37]_i_7_n_0 ;
  wire \tx_encoded_data[38]_i_2_n_0 ;
  wire \tx_encoded_data[38]_i_3_n_0 ;
  wire \tx_encoded_data[38]_i_4_n_0 ;
  wire \tx_encoded_data[38]_i_5_n_0 ;
  wire \tx_encoded_data[39]_i_2_n_0 ;
  wire \tx_encoded_data[40]_i_2_n_0 ;
  wire \tx_encoded_data[41]_i_2_n_0 ;
  wire \tx_encoded_data[41]_i_3_n_0 ;
  wire \tx_encoded_data[41]_i_4_n_0 ;
  wire \tx_encoded_data[41]_i_5_n_0 ;
  wire \tx_encoded_data[41]_i_6_n_0 ;
  wire \tx_encoded_data[42]_i_2_n_0 ;
  wire \tx_encoded_data[43]_i_2_n_0 ;
  wire \tx_encoded_data[44]_i_2_n_0 ;
  wire \tx_encoded_data[44]_i_3_n_0 ;
  wire \tx_encoded_data[44]_i_4_n_0 ;
  wire \tx_encoded_data[44]_i_5_n_0 ;
  wire \tx_encoded_data[44]_i_6_n_0 ;
  wire \tx_encoded_data[45]_i_2_n_0 ;
  wire \tx_encoded_data[45]_i_3_n_0 ;
  wire \tx_encoded_data[45]_i_4_n_0 ;
  wire \tx_encoded_data[45]_i_5_n_0 ;
  wire \tx_encoded_data[46]_i_2_n_0 ;
  wire \tx_encoded_data[47]_i_2_n_0 ;
  wire \tx_encoded_data[48]_i_2_n_0 ;
  wire \tx_encoded_data[49]_i_2_n_0 ;
  wire \tx_encoded_data[50]_i_2_n_0 ;
  wire \tx_encoded_data[51]_i_2_n_0 ;
  wire \tx_encoded_data[51]_i_3_n_0 ;
  wire \tx_encoded_data[57]_i_2_n_0 ;
  wire \tx_encoded_data[58]_i_2_n_0 ;
  wire \tx_encoded_data[63]_i_2_n_0 ;
  wire \tx_encoded_data[63]_i_3_n_0 ;
  wire \tx_encoded_data[63]_i_4_n_0 ;
  wire \tx_encoded_data[63]_i_5_n_0 ;
  wire \tx_encoded_data[65]_i_2_n_0 ;
  wire \tx_encoded_data[65]_i_3_n_0 ;
  wire \tx_encoded_data[65]_i_4_n_0 ;
  wire \tx_encoded_data[65]_i_5_n_0 ;
  wire \tx_encoded_data[9]_i_2_n_0 ;
  wire \tx_encoded_data[9]_i_3_n_0 ;
  wire \tx_encoded_data[9]_i_4_n_0 ;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire [7:0]tx_xgmii_ctrl_reg1;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire [7:0]tx_xgmii_ctrl_reg2;
  wire \tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ;
  wire \tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ;
  wire \tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ;
  wire \tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ;
  wire \tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ;
  wire \tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ;
  wire \tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ;
  wire \tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire [63:0]tx_xgmii_data_reg2;
  wire \tx_xgmii_valid_code[0]_i_1_n_0 ;
  wire \tx_xgmii_valid_code[0]_i_2_n_0 ;
  wire \tx_xgmii_valid_code[0]_i_3_n_0 ;
  wire \tx_xgmii_valid_code[1]_i_1_n_0 ;
  wire \tx_xgmii_valid_code[1]_i_2_n_0 ;
  wire \tx_xgmii_valid_code[1]_i_3_n_0 ;
  wire \tx_xgmii_valid_code[2]_i_1_n_0 ;
  wire \tx_xgmii_valid_code[2]_i_2_n_0 ;
  wire \tx_xgmii_valid_code[2]_i_3_n_0 ;
  wire \tx_xgmii_valid_code[3]_i_1_n_0 ;
  wire \tx_xgmii_valid_code[3]_i_2_n_0 ;
  wire \tx_xgmii_valid_code[3]_i_3_n_0 ;
  wire \tx_xgmii_valid_code[4]_i_1_n_0 ;
  wire \tx_xgmii_valid_code[4]_i_2_n_0 ;
  wire \tx_xgmii_valid_code[4]_i_3_n_0 ;
  wire \tx_xgmii_valid_code[4]_i_4_n_0 ;
  wire \tx_xgmii_valid_code[5]_i_1_n_0 ;
  wire \tx_xgmii_valid_code[5]_i_2_n_0 ;
  wire \tx_xgmii_valid_code[5]_i_3_n_0 ;
  wire \tx_xgmii_valid_code[6]_i_1_n_0 ;
  wire \tx_xgmii_valid_code[6]_i_2_n_0 ;
  wire \tx_xgmii_valid_code[6]_i_3_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_10_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_11_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_12_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_13_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_14_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_15_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_1_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_2_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_3_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_4_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_5_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_6_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_7_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_8_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_9_n_0 ;
  wire \tx_xgmii_valid_code_reg_n_0_[0] ;
  wire \tx_xgmii_valid_code_reg_n_0_[1] ;
  wire \tx_xgmii_valid_code_reg_n_0_[2] ;
  wire \tx_xgmii_valid_code_reg_n_0_[3] ;
  wire \tx_xgmii_valid_code_reg_n_0_[4] ;
  wire \tx_xgmii_valid_code_reg_n_0_[5] ;
  wire \tx_xgmii_valid_code_reg_n_0_[6] ;
  wire [63:0]\xgmii_txd_reg_reg[63] ;

  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEAEAE)) 
    \block_field[0]_i_1 
       (.I0(\t_type_reg[0]_i_3_n_0 ),
        .I1(\block_field[0]_i_2_n_0 ),
        .I2(\block_field[0]_i_3_n_0 ),
        .I3(\block_field[0]_i_4_n_0 ),
        .I4(tx_xgmii_ctrl_reg1[3]),
        .I5(\t_type_reg[1]_i_5_n_0 ),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'h01014101)) 
    \block_field[0]_i_2 
       (.I0(\block_field[0]_i_5_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .I2(tx_xgmii_ctrl_reg1[7]),
        .I3(o_code_c0),
        .I4(\t_type_reg[1]_i_8_n_0 ),
        .O(\block_field[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FDF7FDF7FDF7FFF)) 
    \block_field[0]_i_3 
       (.I0(tx_xgmii_ctrl_reg1[0]),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .I2(tx_xgmii_ctrl_reg1[4]),
        .I3(tx_xgmii_ctrl_reg1[5]),
        .I4(tx_xgmii_ctrl_reg1[3]),
        .I5(\block_field[0]_i_6_n_0 ),
        .O(\block_field[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEEEF)) 
    \block_field[0]_i_4 
       (.I0(tx_xgmii_ctrl_reg1[5]),
        .I1(\block_field[2]_i_4_n_0 ),
        .I2(o_code_c4),
        .I3(s_code_c4_reg_n_0),
        .O(\block_field[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h7E)) 
    \block_field[0]_i_5 
       (.I0(tx_xgmii_ctrl_reg1[1]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[2]),
        .O(\block_field[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \block_field[0]_i_6 
       (.I0(o_code_c0),
        .I1(o_code_c4),
        .I2(s_code_c4_reg_n_0),
        .O(\block_field[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000045)) 
    \block_field[1]_i_1 
       (.I0(\block_field[4]_i_5_n_0 ),
        .I1(\block_field[1]_i_2_n_0 ),
        .I2(\block_field[1]_i_3_n_0 ),
        .I3(\t_type_reg[1]_i_4_n_0 ),
        .I4(\block_field[2]_i_2_n_0 ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFCFF8C8FFCFFBCBF)) 
    \block_field[1]_i_2 
       (.I0(\block_field[2]_i_4_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[4]),
        .I3(s_code_c0_reg_n_0),
        .I4(\block_field[1]_i_4_n_0 ),
        .I5(o_code_c0),
        .O(\block_field[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80000008)) 
    \block_field[1]_i_3 
       (.I0(\t_type_reg[0]_i_5_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[0]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .I3(tx_xgmii_ctrl_reg1[3]),
        .I4(tx_xgmii_ctrl_reg1[2]),
        .O(\block_field[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \block_field[1]_i_4 
       (.I0(s_code_c4_reg_n_0),
        .I1(o_code_c4),
        .O(\block_field[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \block_field[2]_i_1 
       (.I0(\block_field[2]_i_2_n_0 ),
        .I1(\t_type_reg[0]_i_2_n_0 ),
        .I2(\t_type_reg[1]_i_6_n_0 ),
        .I3(\block_field[2]_i_3_n_0 ),
        .I4(\block_field[4]_i_5_n_0 ),
        .I5(\t_type_reg[1]_i_3_n_0 ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \block_field[2]_i_2 
       (.I0(\block_field[5]_i_4_n_0 ),
        .I1(\tx_xgmii_valid_code_reg_n_0_[2] ),
        .I2(\tx_xgmii_valid_code_reg_n_0_[3] ),
        .I3(\t_code_reg_n_0_[1] ),
        .I4(tx_xgmii_ctrl_reg1[0]),
        .I5(\t_type_reg[1]_i_8_n_0 ),
        .O(\block_field[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000B0B4B0B)) 
    \block_field[2]_i_3 
       (.I0(tx_xgmii_ctrl_reg1[5]),
        .I1(tx_xgmii_ctrl_reg1[4]),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .I3(s_code_c4_reg_n_0),
        .I4(\block_field[2]_i_4_n_0 ),
        .I5(\block_field[2]_i_5_n_0 ),
        .O(\block_field[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \block_field[2]_i_4 
       (.I0(\tx_xgmii_valid_code_reg_n_0_[1] ),
        .I1(\tx_xgmii_valid_code_reg_n_0_[3] ),
        .I2(\tx_xgmii_valid_code_reg_n_0_[2] ),
        .I3(\tx_xgmii_valid_code_reg_n_0_[0] ),
        .O(\block_field[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFBFBFBFFFBFFF)) 
    \block_field[2]_i_5 
       (.I0(\block_field[4]_i_4_n_0 ),
        .I1(\t_type_reg[1]_i_12_n_0 ),
        .I2(\t_type_reg[1]_i_13_n_0 ),
        .I3(tx_xgmii_ctrl_reg1[4]),
        .I4(tx_xgmii_ctrl_reg1[5]),
        .I5(s_code_c0_reg_n_0),
        .O(\block_field[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \block_field[3]_i_1 
       (.I0(out),
        .I1(\block_field[4]_i_2_n_0 ),
        .I2(\t_type_reg[1]_i_6_n_0 ),
        .I3(\block_field[3]_i_2_n_0 ),
        .I4(\block_field[4]_i_5_n_0 ),
        .I5(\block_field[3]_i_3_n_0 ),
        .O(\block_field[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008808800080008)) 
    \block_field[3]_i_2 
       (.I0(\block_field[1]_i_3_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[4]),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .I3(\block_field[3]_i_4_n_0 ),
        .I4(\block_field[2]_i_4_n_0 ),
        .I5(s_code_c4_reg_n_0),
        .O(\block_field[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \block_field[3]_i_3 
       (.I0(\block_field[3]_i_5_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[1]),
        .I2(tx_xgmii_ctrl_reg1[0]),
        .I3(tx_xgmii_ctrl_reg1[2]),
        .I4(\t_code_reg_n_0_[3] ),
        .I5(\t_type_reg[1]_i_8_n_0 ),
        .O(\block_field[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \block_field[3]_i_4 
       (.I0(s_code_c4_reg_n_0),
        .I1(o_code_c4),
        .I2(o_code_c0),
        .O(\block_field[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \block_field[3]_i_5 
       (.I0(tx_xgmii_ctrl_reg1[6]),
        .I1(tx_xgmii_ctrl_reg1[7]),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .I3(tx_xgmii_ctrl_reg1[4]),
        .I4(tx_xgmii_ctrl_reg1[5]),
        .O(\block_field[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002202)) 
    \block_field[4]_i_1 
       (.I0(\block_field[4]_i_2_n_0 ),
        .I1(\block_field[6]_i_2_n_0 ),
        .I2(\block_field[4]_i_3_n_0 ),
        .I3(\block_field[4]_i_4_n_0 ),
        .I4(\block_field[4]_i_5_n_0 ),
        .I5(\t_type_reg[1]_i_3_n_0 ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \block_field[4]_i_2 
       (.I0(\t_type_reg[0]_i_2_n_0 ),
        .I1(\t_type_reg[0]_i_6_n_0 ),
        .O(\block_field[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h04CC04C004C004C0)) 
    \block_field[4]_i_3 
       (.I0(\block_field[4]_i_6_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[4]),
        .I2(tx_xgmii_ctrl_reg1[5]),
        .I3(tx_xgmii_ctrl_reg1[3]),
        .I4(s_code_c4_reg_n_0),
        .I5(o_code_c0),
        .O(\block_field[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFFFEFEFEFE)) 
    \block_field[4]_i_4 
       (.I0(\block_field[4]_i_7_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .I2(tx_xgmii_ctrl_reg1[5]),
        .I3(\t_type_reg[1]_i_8_n_0 ),
        .I4(o_code_c0),
        .I5(tx_xgmii_ctrl_reg1[7]),
        .O(\block_field[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \block_field[4]_i_5 
       (.I0(\t_code_reg_n_0_[6] ),
        .I1(p_5_in),
        .I2(\t_type_reg[1]_i_13_n_0 ),
        .O(\block_field[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \block_field[4]_i_6 
       (.I0(\tx_xgmii_valid_code_reg_n_0_[0] ),
        .I1(\tx_xgmii_valid_code_reg_n_0_[2] ),
        .I2(\tx_xgmii_valid_code_reg_n_0_[3] ),
        .I3(\tx_xgmii_valid_code_reg_n_0_[1] ),
        .I4(o_code_c4),
        .I5(s_code_c4_reg_n_0),
        .O(\block_field[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7EFF)) 
    \block_field[4]_i_7 
       (.I0(tx_xgmii_ctrl_reg1[2]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .I3(tx_xgmii_ctrl_reg1[0]),
        .O(\block_field[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000F2)) 
    \block_field[5]_i_1 
       (.I0(\block_field[1]_i_3_n_0 ),
        .I1(\block_field[5]_i_2_n_0 ),
        .I2(\block_field[5]_i_3_n_0 ),
        .I3(out),
        .I4(\t_type_reg[0]_i_2_n_0 ),
        .I5(\block_field[5]_i_4_n_0 ),
        .O(\block_field[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8C8FBCBFBCBFBCBF)) 
    \block_field[5]_i_2 
       (.I0(\block_field[5]_i_5_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[4]),
        .I3(s_code_c0_reg_n_0),
        .I4(s_code_c4_reg_n_0),
        .I5(o_code_c0),
        .O(\block_field[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \block_field[5]_i_3 
       (.I0(\t_type_reg[1]_i_5_n_0 ),
        .I1(\block_field[3]_i_3_n_0 ),
        .I2(\t_type_reg[1]_i_3_n_0 ),
        .O(\block_field[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \block_field[5]_i_4 
       (.I0(tx_xgmii_ctrl_reg1[1]),
        .I1(tx_xgmii_ctrl_reg1[2]),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .I3(tx_xgmii_ctrl_reg1[4]),
        .I4(\t_type_reg[1]_i_15_n_0 ),
        .O(\block_field[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1FFFFFFFFFFFFFFF)) 
    \block_field[5]_i_5 
       (.I0(s_code_c4_reg_n_0),
        .I1(o_code_c4),
        .I2(\tx_xgmii_valid_code_reg_n_0_[0] ),
        .I3(\tx_xgmii_valid_code_reg_n_0_[2] ),
        .I4(\tx_xgmii_valid_code_reg_n_0_[3] ),
        .I5(\tx_xgmii_valid_code_reg_n_0_[1] ),
        .O(\block_field[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEFEEE)) 
    \block_field[6]_i_1 
       (.I0(\t_type_reg[1]_i_6_n_0 ),
        .I1(\block_field[6]_i_2_n_0 ),
        .I2(\block_field[6]_i_3_n_0 ),
        .I3(\block_field[6]_i_4_n_0 ),
        .I4(\block_field[6]_i_5_n_0 ),
        .I5(\t_type_reg[1]_i_5_n_0 ),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \block_field[6]_i_2 
       (.I0(\block_field[6]_i_6_n_0 ),
        .I1(\t_type_reg[1]_i_15_n_0 ),
        .I2(tx_xgmii_ctrl_reg1[4]),
        .I3(\t_code_reg_n_0_[4] ),
        .I4(\block_field[6]_i_7_n_0 ),
        .O(\block_field[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080228020)) 
    \block_field[6]_i_3 
       (.I0(tx_xgmii_ctrl_reg1[0]),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .I2(tx_xgmii_ctrl_reg1[4]),
        .I3(tx_xgmii_ctrl_reg1[5]),
        .I4(s_code_c0_reg_n_0),
        .I5(\block_field[6]_i_8_n_0 ),
        .O(\block_field[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8FFFF)) 
    \block_field[6]_i_4 
       (.I0(o_code_c0),
        .I1(o_code_c4),
        .I2(s_code_c4_reg_n_0),
        .I3(tx_xgmii_ctrl_reg1[5]),
        .I4(tx_xgmii_ctrl_reg1[4]),
        .O(\block_field[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBFF0)) 
    \block_field[6]_i_5 
       (.I0(\t_type_reg[1]_i_8_n_0 ),
        .I1(o_code_c0),
        .I2(tx_xgmii_ctrl_reg1[7]),
        .I3(tx_xgmii_ctrl_reg1[6]),
        .O(\block_field[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \block_field[6]_i_6 
       (.I0(tx_xgmii_ctrl_reg1[2]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .I3(tx_xgmii_ctrl_reg1[0]),
        .O(\block_field[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \block_field[6]_i_7 
       (.I0(p_5_in),
        .I1(\tx_xgmii_valid_code_reg_n_0_[6] ),
        .I2(\tx_xgmii_valid_code_reg_n_0_[5] ),
        .O(\block_field[6]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \block_field[6]_i_8 
       (.I0(tx_xgmii_ctrl_reg1[1]),
        .I1(tx_xgmii_ctrl_reg1[2]),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .O(\block_field[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \block_field[7]_i_1 
       (.I0(out),
        .I1(\t_type_reg[0]_i_2_n_0 ),
        .O(\block_field[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \block_field[7]_i_2 
       (.I0(\t_type_reg[0]_i_4_n_0 ),
        .I1(\t_type_reg[0]_i_3_n_0 ),
        .O(p_1_in[7]));
  FDSE \block_field_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_1_in[0]),
        .Q(data4[2]),
        .S(out));
  FDRE \block_field_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_1_in[1]),
        .Q(data4[3]),
        .R(\block_field[7]_i_1_n_0 ));
  FDSE \block_field_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_1_in[2]),
        .Q(data4[4]),
        .S(out));
  FDRE \block_field_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\block_field[3]_i_1_n_0 ),
        .Q(data4[5]),
        .R(1'b0));
  FDSE \block_field_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_1_in[4]),
        .Q(data4[6]),
        .S(out));
  FDRE \block_field_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\block_field[5]_i_1_n_0 ),
        .Q(data4[7]),
        .R(1'b0));
  FDSE \block_field_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_1_in[6]),
        .Q(data4[8]),
        .S(out));
  FDRE \block_field_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_1_in[7]),
        .Q(data4[9]),
        .R(\block_field[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2A02)) 
    \c0[0]_i_1 
       (.I0(\c0[5]_i_5_n_0 ),
        .I1(tx_xgmii_data_reg2[7]),
        .I2(tx_xgmii_data_reg2[6]),
        .I3(tx_xgmii_data_reg2[5]),
        .O(\c0[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBEBF)) 
    \c0[1]_i_1 
       (.I0(\c0[1]_i_2_n_0 ),
        .I1(tx_xgmii_data_reg2[7]),
        .I2(tx_xgmii_data_reg2[5]),
        .I3(tx_xgmii_data_reg2[3]),
        .O(\c0[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFBFFF)) 
    \c0[1]_i_2 
       (.I0(tx_xgmii_data_reg2[6]),
        .I1(tx_xgmii_data_reg2[3]),
        .I2(tx_xgmii_data_reg2[2]),
        .I3(tx_xgmii_data_reg2[4]),
        .I4(tx_xgmii_data_reg2[1]),
        .I5(tx_xgmii_data_reg2[0]),
        .O(\c0[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF77FFF7F)) 
    \c0[2]_i_1 
       (.I0(\c0[5]_i_6_n_0 ),
        .I1(tx_xgmii_data_reg2[5]),
        .I2(tx_xgmii_data_reg2[3]),
        .I3(tx_xgmii_data_reg2[7]),
        .I4(tx_xgmii_data_reg2[6]),
        .O(\c0[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9DFF)) 
    \c0[3]_i_1 
       (.I0(tx_xgmii_data_reg2[5]),
        .I1(tx_xgmii_data_reg2[6]),
        .I2(tx_xgmii_data_reg2[7]),
        .I3(\c0[5]_i_5_n_0 ),
        .O(\c0[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \c0[4]_i_1 
       (.I0(tx_xgmii_data_reg2[7]),
        .I1(tx_xgmii_data_reg2[2]),
        .I2(tx_xgmii_data_reg2[0]),
        .I3(\c0[4]_i_3_n_0 ),
        .O(\c0[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hD7FD)) 
    \c0[4]_i_2 
       (.I0(\c0[5]_i_5_n_0 ),
        .I1(tx_xgmii_data_reg2[5]),
        .I2(tx_xgmii_data_reg2[7]),
        .I3(tx_xgmii_data_reg2[6]),
        .O(\c0[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \c0[4]_i_3 
       (.I0(tx_xgmii_data_reg2[4]),
        .I1(tx_xgmii_data_reg2[3]),
        .I2(tx_xgmii_ctrl_reg2[0]),
        .I3(tx_xgmii_data_reg2[1]),
        .I4(tx_xgmii_data_reg2[6]),
        .I5(tx_xgmii_data_reg2[5]),
        .O(\c0[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000080)) 
    \c0[5]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[0]),
        .I1(tx_xgmii_data_reg2[1]),
        .I2(tx_xgmii_data_reg2[2]),
        .I3(tx_xgmii_data_reg2[6]),
        .I4(tx_xgmii_data_reg2[7]),
        .I5(\c0[5]_i_4_n_0 ),
        .O(\c0[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA88AAAAA)) 
    \c0[5]_i_2 
       (.I0(tx_xgmii_ctrl_reg2[0]),
        .I1(tx_xgmii_data_reg2[5]),
        .I2(tx_xgmii_data_reg2[6]),
        .I3(tx_xgmii_data_reg2[7]),
        .I4(\c0[5]_i_5_n_0 ),
        .O(\c0[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02808200)) 
    \c0[5]_i_3 
       (.I0(\c0[5]_i_6_n_0 ),
        .I1(tx_xgmii_data_reg2[7]),
        .I2(tx_xgmii_data_reg2[6]),
        .I3(tx_xgmii_data_reg2[3]),
        .I4(tx_xgmii_data_reg2[5]),
        .O(\c0[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFFFFB)) 
    \c0[5]_i_4 
       (.I0(tx_xgmii_data_reg2[3]),
        .I1(tx_xgmii_data_reg2[0]),
        .I2(tx_xgmii_data_reg2[5]),
        .I3(tx_xgmii_data_reg2[6]),
        .I4(tx_xgmii_data_reg2[4]),
        .O(\c0[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \c0[5]_i_5 
       (.I0(tx_xgmii_data_reg2[4]),
        .I1(tx_xgmii_data_reg2[2]),
        .I2(tx_xgmii_data_reg2[3]),
        .I3(tx_xgmii_data_reg2[1]),
        .I4(tx_xgmii_data_reg2[0]),
        .O(\c0[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h08000080)) 
    \c0[5]_i_6 
       (.I0(tx_xgmii_data_reg2[4]),
        .I1(tx_xgmii_data_reg2[2]),
        .I2(tx_xgmii_data_reg2[3]),
        .I3(tx_xgmii_data_reg2[1]),
        .I4(tx_xgmii_data_reg2[0]),
        .O(\c0[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \c0[6]_i_1 
       (.I0(c0[6]),
        .I1(\c0[5]_i_5_n_0 ),
        .I2(\c0[6]_i_2_n_0 ),
        .I3(tx_xgmii_ctrl_reg2[0]),
        .I4(\c0[6]_i_3_n_0 ),
        .I5(\c0[6]_i_4_n_0 ),
        .O(\c0[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \c0[6]_i_2 
       (.I0(tx_xgmii_data_reg2[5]),
        .I1(tx_xgmii_data_reg2[6]),
        .I2(tx_xgmii_data_reg2[7]),
        .O(\c0[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h78800000)) 
    \c0[6]_i_3 
       (.I0(tx_xgmii_data_reg2[7]),
        .I1(tx_xgmii_data_reg2[6]),
        .I2(tx_xgmii_data_reg2[5]),
        .I3(tx_xgmii_data_reg2[3]),
        .I4(\c0[5]_i_6_n_0 ),
        .O(\c0[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040081008)) 
    \c0[6]_i_4 
       (.I0(tx_xgmii_data_reg2[0]),
        .I1(tx_xgmii_data_reg2[1]),
        .I2(tx_xgmii_data_reg2[4]),
        .I3(tx_xgmii_data_reg2[3]),
        .I4(tx_xgmii_data_reg2[6]),
        .I5(\c0[6]_i_5_n_0 ),
        .O(\c0[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7BFFFBFBFFFFFFFF)) 
    \c0[6]_i_5 
       (.I0(tx_xgmii_data_reg2[7]),
        .I1(tx_xgmii_data_reg2[2]),
        .I2(tx_xgmii_data_reg2[6]),
        .I3(tx_xgmii_data_reg2[4]),
        .I4(tx_xgmii_data_reg2[5]),
        .I5(tx_xgmii_ctrl_reg2[0]),
        .O(\c0[6]_i_5_n_0 ));
  FDRE \c0_reg[0] 
       (.C(coreclk),
        .CE(\c0[5]_i_2_n_0 ),
        .D(\c0[0]_i_1_n_0 ),
        .Q(c0[0]),
        .R(\c0[5]_i_1_n_0 ));
  FDRE \c0_reg[1] 
       (.C(coreclk),
        .CE(\c0[5]_i_2_n_0 ),
        .D(\c0[1]_i_1_n_0 ),
        .Q(c0[1]),
        .R(\c0[4]_i_1_n_0 ));
  FDRE \c0_reg[2] 
       (.C(coreclk),
        .CE(\c0[5]_i_2_n_0 ),
        .D(\c0[2]_i_1_n_0 ),
        .Q(c0[2]),
        .R(\c0[4]_i_1_n_0 ));
  FDRE \c0_reg[3] 
       (.C(coreclk),
        .CE(\c0[5]_i_2_n_0 ),
        .D(\c0[3]_i_1_n_0 ),
        .Q(c0[3]),
        .R(\c0[4]_i_1_n_0 ));
  FDRE \c0_reg[4] 
       (.C(coreclk),
        .CE(\c0[5]_i_2_n_0 ),
        .D(\c0[4]_i_2_n_0 ),
        .Q(c0[4]),
        .R(\c0[4]_i_1_n_0 ));
  FDRE \c0_reg[5] 
       (.C(coreclk),
        .CE(\c0[5]_i_2_n_0 ),
        .D(\c0[5]_i_3_n_0 ),
        .Q(c0[5]),
        .R(\c0[5]_i_1_n_0 ));
  FDRE \c0_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c0[6]_i_1_n_0 ),
        .Q(c0[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h004F)) 
    \c1[0]_i_1 
       (.I0(tx_xgmii_data_reg2[15]),
        .I1(tx_xgmii_data_reg2[13]),
        .I2(tx_xgmii_data_reg2[14]),
        .I3(\c1[4]_i_4_n_0 ),
        .O(\c1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF777F7F7F)) 
    \c1[1]_i_1 
       (.I0(tx_xgmii_data_reg2[10]),
        .I1(tx_xgmii_data_reg2[12]),
        .I2(tx_xgmii_data_reg2[11]),
        .I3(tx_xgmii_data_reg2[15]),
        .I4(tx_xgmii_data_reg2[13]),
        .I5(\c1[1]_i_2_n_0 ),
        .O(\c1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFBFFFFFFFFDFFB)) 
    \c1[1]_i_2 
       (.I0(tx_xgmii_data_reg2[14]),
        .I1(tx_xgmii_data_reg2[11]),
        .I2(tx_xgmii_data_reg2[9]),
        .I3(tx_xgmii_data_reg2[8]),
        .I4(tx_xgmii_data_reg2[13]),
        .I5(tx_xgmii_data_reg2[15]),
        .O(\c1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEBFFFFFFEFFFFF)) 
    \c1[2]_i_1 
       (.I0(\c1[2]_i_2_n_0 ),
        .I1(tx_xgmii_data_reg2[15]),
        .I2(tx_xgmii_data_reg2[11]),
        .I3(\c1[2]_i_3_n_0 ),
        .I4(tx_xgmii_data_reg2[13]),
        .I5(tx_xgmii_data_reg2[14]),
        .O(\c1[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBD)) 
    \c1[2]_i_2 
       (.I0(tx_xgmii_data_reg2[11]),
        .I1(tx_xgmii_data_reg2[8]),
        .I2(tx_xgmii_data_reg2[9]),
        .O(\c1[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \c1[2]_i_3 
       (.I0(tx_xgmii_data_reg2[10]),
        .I1(tx_xgmii_data_reg2[12]),
        .O(\c1[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEBFB)) 
    \c1[3]_i_1 
       (.I0(\c1[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[13]),
        .I2(tx_xgmii_data_reg2[14]),
        .I3(tx_xgmii_data_reg2[15]),
        .O(\c1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \c1[4]_i_1 
       (.I0(tx_xgmii_data_reg2[8]),
        .I1(tx_xgmii_data_reg2[9]),
        .I2(tx_xgmii_data_reg2[12]),
        .I3(\c1[4]_i_3_n_0 ),
        .O(\c1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBBE)) 
    \c1[4]_i_2 
       (.I0(\c1[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[14]),
        .I2(tx_xgmii_data_reg2[15]),
        .I3(tx_xgmii_data_reg2[13]),
        .O(\c1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \c1[4]_i_3 
       (.I0(tx_xgmii_data_reg2[10]),
        .I1(tx_xgmii_ctrl_reg2[1]),
        .I2(tx_xgmii_data_reg2[11]),
        .I3(tx_xgmii_data_reg2[15]),
        .I4(tx_xgmii_data_reg2[13]),
        .I5(tx_xgmii_data_reg2[14]),
        .O(\c1[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \c1[4]_i_4 
       (.I0(tx_xgmii_data_reg2[12]),
        .I1(tx_xgmii_data_reg2[10]),
        .I2(tx_xgmii_data_reg2[8]),
        .I3(tx_xgmii_data_reg2[9]),
        .I4(tx_xgmii_data_reg2[11]),
        .O(\c1[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c1[5]_i_1 
       (.I0(tx_xgmii_data_reg2[12]),
        .I1(tx_xgmii_data_reg2[11]),
        .I2(tx_xgmii_data_reg2[8]),
        .I3(tx_xgmii_data_reg2[9]),
        .I4(tx_xgmii_data_reg2[13]),
        .I5(\c1[5]_i_3_n_0 ),
        .O(\c1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0280)) 
    \c1[5]_i_2 
       (.I0(\c1[5]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[9]),
        .I2(tx_xgmii_data_reg2[8]),
        .I3(tx_xgmii_data_reg2[11]),
        .O(\c1[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFF7FF7)) 
    \c1[5]_i_3 
       (.I0(tx_xgmii_ctrl_reg2[1]),
        .I1(tx_xgmii_data_reg2[10]),
        .I2(tx_xgmii_data_reg2[12]),
        .I3(tx_xgmii_data_reg2[15]),
        .I4(tx_xgmii_data_reg2[13]),
        .I5(tx_xgmii_data_reg2[14]),
        .O(\c1[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080202080000000)) 
    \c1[5]_i_4 
       (.I0(tx_xgmii_data_reg2[12]),
        .I1(tx_xgmii_data_reg2[14]),
        .I2(tx_xgmii_data_reg2[10]),
        .I3(tx_xgmii_data_reg2[13]),
        .I4(tx_xgmii_data_reg2[15]),
        .I5(tx_xgmii_data_reg2[11]),
        .O(\c1[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \c1[6]_i_1 
       (.I0(c1[6]),
        .I1(tx_xgmii_ctrl_reg2[1]),
        .I2(\c1[6]_i_2_n_0 ),
        .I3(\c1[6]_i_3_n_0 ),
        .O(\c1[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007D80)) 
    \c1[6]_i_2 
       (.I0(tx_xgmii_data_reg2[14]),
        .I1(tx_xgmii_data_reg2[13]),
        .I2(tx_xgmii_data_reg2[15]),
        .I3(tx_xgmii_data_reg2[11]),
        .I4(\c1[2]_i_3_n_0 ),
        .I5(\c1[2]_i_2_n_0 ),
        .O(\c1[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c1[6]_i_3 
       (.I0(tx_xgmii_data_reg2[12]),
        .I1(tx_xgmii_data_reg2[11]),
        .I2(tx_xgmii_data_reg2[8]),
        .I3(tx_xgmii_data_reg2[9]),
        .I4(tx_xgmii_data_reg2[14]),
        .I5(\c1[6]_i_4_n_0 ),
        .O(\c1[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6AFEFFFFFFFFFFFF)) 
    \c1[6]_i_4 
       (.I0(tx_xgmii_data_reg2[14]),
        .I1(tx_xgmii_data_reg2[15]),
        .I2(tx_xgmii_data_reg2[13]),
        .I3(tx_xgmii_data_reg2[12]),
        .I4(tx_xgmii_ctrl_reg2[1]),
        .I5(tx_xgmii_data_reg2[10]),
        .O(\c1[6]_i_4_n_0 ));
  FDRE \c1_reg[0] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\c1[0]_i_1_n_0 ),
        .Q(c1[0]),
        .R(\c1[5]_i_1_n_0 ));
  FDRE \c1_reg[1] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\c1[1]_i_1_n_0 ),
        .Q(c1[1]),
        .R(\c1[4]_i_1_n_0 ));
  FDRE \c1_reg[2] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\c1[2]_i_1_n_0 ),
        .Q(c1[2]),
        .R(\c1[4]_i_1_n_0 ));
  FDRE \c1_reg[3] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\c1[3]_i_1_n_0 ),
        .Q(c1[3]),
        .R(\c1[4]_i_1_n_0 ));
  FDRE \c1_reg[4] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\c1[4]_i_2_n_0 ),
        .Q(c1[4]),
        .R(\c1[4]_i_1_n_0 ));
  FDRE \c1_reg[5] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\c1[5]_i_2_n_0 ),
        .Q(c1[5]),
        .R(\c1[5]_i_1_n_0 ));
  FDRE \c1_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c1[6]_i_1_n_0 ),
        .Q(c1[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h004F)) 
    \c2[0]_i_1 
       (.I0(tx_xgmii_data_reg2[23]),
        .I1(tx_xgmii_data_reg2[21]),
        .I2(tx_xgmii_data_reg2[22]),
        .I3(\c2[4]_i_4_n_0 ),
        .O(\c2[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF777F7F7F)) 
    \c2[1]_i_1 
       (.I0(tx_xgmii_data_reg2[18]),
        .I1(tx_xgmii_data_reg2[20]),
        .I2(tx_xgmii_data_reg2[19]),
        .I3(tx_xgmii_data_reg2[23]),
        .I4(tx_xgmii_data_reg2[21]),
        .I5(\c2[1]_i_2_n_0 ),
        .O(\c2[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFBFFFFFFFFDFFB)) 
    \c2[1]_i_2 
       (.I0(tx_xgmii_data_reg2[22]),
        .I1(tx_xgmii_data_reg2[19]),
        .I2(tx_xgmii_data_reg2[17]),
        .I3(tx_xgmii_data_reg2[16]),
        .I4(tx_xgmii_data_reg2[21]),
        .I5(tx_xgmii_data_reg2[23]),
        .O(\c2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEBFFFFFFEFFFFF)) 
    \c2[2]_i_1 
       (.I0(\c2[2]_i_2_n_0 ),
        .I1(tx_xgmii_data_reg2[23]),
        .I2(tx_xgmii_data_reg2[19]),
        .I3(\c2[2]_i_3_n_0 ),
        .I4(tx_xgmii_data_reg2[21]),
        .I5(tx_xgmii_data_reg2[22]),
        .O(\c2[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBD)) 
    \c2[2]_i_2 
       (.I0(tx_xgmii_data_reg2[19]),
        .I1(tx_xgmii_data_reg2[16]),
        .I2(tx_xgmii_data_reg2[17]),
        .O(\c2[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \c2[2]_i_3 
       (.I0(tx_xgmii_data_reg2[18]),
        .I1(tx_xgmii_data_reg2[20]),
        .O(\c2[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEBFB)) 
    \c2[3]_i_1 
       (.I0(\c2[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[21]),
        .I2(tx_xgmii_data_reg2[22]),
        .I3(tx_xgmii_data_reg2[23]),
        .O(\c2[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \c2[4]_i_1 
       (.I0(tx_xgmii_data_reg2[16]),
        .I1(tx_xgmii_data_reg2[17]),
        .I2(tx_xgmii_data_reg2[20]),
        .I3(\c2[4]_i_3_n_0 ),
        .O(\c2[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBBE)) 
    \c2[4]_i_2 
       (.I0(\c2[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[22]),
        .I2(tx_xgmii_data_reg2[23]),
        .I3(tx_xgmii_data_reg2[21]),
        .O(\c2[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \c2[4]_i_3 
       (.I0(tx_xgmii_data_reg2[18]),
        .I1(tx_xgmii_ctrl_reg2[2]),
        .I2(tx_xgmii_data_reg2[19]),
        .I3(tx_xgmii_data_reg2[23]),
        .I4(tx_xgmii_data_reg2[21]),
        .I5(tx_xgmii_data_reg2[22]),
        .O(\c2[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \c2[4]_i_4 
       (.I0(tx_xgmii_data_reg2[20]),
        .I1(tx_xgmii_data_reg2[18]),
        .I2(tx_xgmii_data_reg2[16]),
        .I3(tx_xgmii_data_reg2[17]),
        .I4(tx_xgmii_data_reg2[19]),
        .O(\c2[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c2[5]_i_1 
       (.I0(tx_xgmii_data_reg2[20]),
        .I1(tx_xgmii_data_reg2[19]),
        .I2(tx_xgmii_data_reg2[16]),
        .I3(tx_xgmii_data_reg2[17]),
        .I4(tx_xgmii_data_reg2[21]),
        .I5(\c2[5]_i_3_n_0 ),
        .O(\c2[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0280)) 
    \c2[5]_i_2 
       (.I0(\c2[5]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[17]),
        .I2(tx_xgmii_data_reg2[16]),
        .I3(tx_xgmii_data_reg2[19]),
        .O(\c2[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFF7FF7)) 
    \c2[5]_i_3 
       (.I0(tx_xgmii_ctrl_reg2[2]),
        .I1(tx_xgmii_data_reg2[18]),
        .I2(tx_xgmii_data_reg2[20]),
        .I3(tx_xgmii_data_reg2[23]),
        .I4(tx_xgmii_data_reg2[21]),
        .I5(tx_xgmii_data_reg2[22]),
        .O(\c2[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080202080000000)) 
    \c2[5]_i_4 
       (.I0(tx_xgmii_data_reg2[20]),
        .I1(tx_xgmii_data_reg2[22]),
        .I2(tx_xgmii_data_reg2[18]),
        .I3(tx_xgmii_data_reg2[21]),
        .I4(tx_xgmii_data_reg2[23]),
        .I5(tx_xgmii_data_reg2[19]),
        .O(\c2[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \c2[6]_i_1 
       (.I0(c2[6]),
        .I1(tx_xgmii_ctrl_reg2[2]),
        .I2(\c2[6]_i_2_n_0 ),
        .I3(\c2[6]_i_3_n_0 ),
        .O(\c2[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007D80)) 
    \c2[6]_i_2 
       (.I0(tx_xgmii_data_reg2[22]),
        .I1(tx_xgmii_data_reg2[21]),
        .I2(tx_xgmii_data_reg2[23]),
        .I3(tx_xgmii_data_reg2[19]),
        .I4(\c2[2]_i_3_n_0 ),
        .I5(\c2[2]_i_2_n_0 ),
        .O(\c2[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c2[6]_i_3 
       (.I0(tx_xgmii_data_reg2[20]),
        .I1(tx_xgmii_data_reg2[19]),
        .I2(tx_xgmii_data_reg2[16]),
        .I3(tx_xgmii_data_reg2[17]),
        .I4(tx_xgmii_data_reg2[22]),
        .I5(\c2[6]_i_4_n_0 ),
        .O(\c2[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6AFEFFFFFFFFFFFF)) 
    \c2[6]_i_4 
       (.I0(tx_xgmii_data_reg2[22]),
        .I1(tx_xgmii_data_reg2[23]),
        .I2(tx_xgmii_data_reg2[21]),
        .I3(tx_xgmii_data_reg2[20]),
        .I4(tx_xgmii_ctrl_reg2[2]),
        .I5(tx_xgmii_data_reg2[18]),
        .O(\c2[6]_i_4_n_0 ));
  FDRE \c2_reg[0] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\c2[0]_i_1_n_0 ),
        .Q(c2[0]),
        .R(\c2[5]_i_1_n_0 ));
  FDRE \c2_reg[1] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\c2[1]_i_1_n_0 ),
        .Q(c2[1]),
        .R(\c2[4]_i_1_n_0 ));
  FDRE \c2_reg[2] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\c2[2]_i_1_n_0 ),
        .Q(c2[2]),
        .R(\c2[4]_i_1_n_0 ));
  FDRE \c2_reg[3] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\c2[3]_i_1_n_0 ),
        .Q(c2[3]),
        .R(\c2[4]_i_1_n_0 ));
  FDRE \c2_reg[4] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\c2[4]_i_2_n_0 ),
        .Q(c2[4]),
        .R(\c2[4]_i_1_n_0 ));
  FDRE \c2_reg[5] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\c2[5]_i_2_n_0 ),
        .Q(c2[5]),
        .R(\c2[5]_i_1_n_0 ));
  FDRE \c2_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c2[6]_i_1_n_0 ),
        .Q(c2[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h004F)) 
    \c3[0]_i_1 
       (.I0(tx_xgmii_data_reg2[31]),
        .I1(tx_xgmii_data_reg2[29]),
        .I2(tx_xgmii_data_reg2[30]),
        .I3(\c3[4]_i_4_n_0 ),
        .O(\c3[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF777F7F7F)) 
    \c3[1]_i_1 
       (.I0(tx_xgmii_data_reg2[26]),
        .I1(tx_xgmii_data_reg2[28]),
        .I2(tx_xgmii_data_reg2[27]),
        .I3(tx_xgmii_data_reg2[31]),
        .I4(tx_xgmii_data_reg2[29]),
        .I5(\c3[1]_i_2_n_0 ),
        .O(\c3[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFBFFFFFFFFDFFB)) 
    \c3[1]_i_2 
       (.I0(tx_xgmii_data_reg2[30]),
        .I1(tx_xgmii_data_reg2[27]),
        .I2(tx_xgmii_data_reg2[25]),
        .I3(tx_xgmii_data_reg2[24]),
        .I4(tx_xgmii_data_reg2[29]),
        .I5(tx_xgmii_data_reg2[31]),
        .O(\c3[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEBFFFFFFEFFFFF)) 
    \c3[2]_i_1 
       (.I0(\c3[2]_i_2_n_0 ),
        .I1(tx_xgmii_data_reg2[31]),
        .I2(tx_xgmii_data_reg2[27]),
        .I3(\c3[2]_i_3_n_0 ),
        .I4(tx_xgmii_data_reg2[29]),
        .I5(tx_xgmii_data_reg2[30]),
        .O(\c3[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBD)) 
    \c3[2]_i_2 
       (.I0(tx_xgmii_data_reg2[27]),
        .I1(tx_xgmii_data_reg2[24]),
        .I2(tx_xgmii_data_reg2[25]),
        .O(\c3[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \c3[2]_i_3 
       (.I0(tx_xgmii_data_reg2[26]),
        .I1(tx_xgmii_data_reg2[28]),
        .O(\c3[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEBFB)) 
    \c3[3]_i_1 
       (.I0(\c3[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[29]),
        .I2(tx_xgmii_data_reg2[30]),
        .I3(tx_xgmii_data_reg2[31]),
        .O(\c3[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \c3[4]_i_1 
       (.I0(tx_xgmii_data_reg2[24]),
        .I1(tx_xgmii_data_reg2[25]),
        .I2(tx_xgmii_data_reg2[28]),
        .I3(\c3[4]_i_3_n_0 ),
        .O(\c3[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBBE)) 
    \c3[4]_i_2 
       (.I0(\c3[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[30]),
        .I2(tx_xgmii_data_reg2[31]),
        .I3(tx_xgmii_data_reg2[29]),
        .O(\c3[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \c3[4]_i_3 
       (.I0(tx_xgmii_data_reg2[26]),
        .I1(tx_xgmii_ctrl_reg2[3]),
        .I2(tx_xgmii_data_reg2[27]),
        .I3(tx_xgmii_data_reg2[31]),
        .I4(tx_xgmii_data_reg2[29]),
        .I5(tx_xgmii_data_reg2[30]),
        .O(\c3[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \c3[4]_i_4 
       (.I0(tx_xgmii_data_reg2[28]),
        .I1(tx_xgmii_data_reg2[26]),
        .I2(tx_xgmii_data_reg2[24]),
        .I3(tx_xgmii_data_reg2[25]),
        .I4(tx_xgmii_data_reg2[27]),
        .O(\c3[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c3[5]_i_1 
       (.I0(tx_xgmii_data_reg2[28]),
        .I1(tx_xgmii_data_reg2[27]),
        .I2(tx_xgmii_data_reg2[24]),
        .I3(tx_xgmii_data_reg2[25]),
        .I4(tx_xgmii_data_reg2[29]),
        .I5(\c3[5]_i_3_n_0 ),
        .O(\c3[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0280)) 
    \c3[5]_i_2 
       (.I0(\c3[5]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[25]),
        .I2(tx_xgmii_data_reg2[24]),
        .I3(tx_xgmii_data_reg2[27]),
        .O(\c3[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFF7FF7)) 
    \c3[5]_i_3 
       (.I0(tx_xgmii_ctrl_reg2[3]),
        .I1(tx_xgmii_data_reg2[26]),
        .I2(tx_xgmii_data_reg2[28]),
        .I3(tx_xgmii_data_reg2[31]),
        .I4(tx_xgmii_data_reg2[29]),
        .I5(tx_xgmii_data_reg2[30]),
        .O(\c3[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080202080000000)) 
    \c3[5]_i_4 
       (.I0(tx_xgmii_data_reg2[28]),
        .I1(tx_xgmii_data_reg2[30]),
        .I2(tx_xgmii_data_reg2[26]),
        .I3(tx_xgmii_data_reg2[29]),
        .I4(tx_xgmii_data_reg2[31]),
        .I5(tx_xgmii_data_reg2[27]),
        .O(\c3[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \c3[6]_i_1 
       (.I0(c3[6]),
        .I1(tx_xgmii_ctrl_reg2[3]),
        .I2(\c3[6]_i_2_n_0 ),
        .I3(\c3[6]_i_3_n_0 ),
        .O(\c3[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007D80)) 
    \c3[6]_i_2 
       (.I0(tx_xgmii_data_reg2[30]),
        .I1(tx_xgmii_data_reg2[29]),
        .I2(tx_xgmii_data_reg2[31]),
        .I3(tx_xgmii_data_reg2[27]),
        .I4(\c3[2]_i_3_n_0 ),
        .I5(\c3[2]_i_2_n_0 ),
        .O(\c3[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c3[6]_i_3 
       (.I0(tx_xgmii_data_reg2[28]),
        .I1(tx_xgmii_data_reg2[27]),
        .I2(tx_xgmii_data_reg2[24]),
        .I3(tx_xgmii_data_reg2[25]),
        .I4(tx_xgmii_data_reg2[30]),
        .I5(\c3[6]_i_4_n_0 ),
        .O(\c3[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6AFEFFFFFFFFFFFF)) 
    \c3[6]_i_4 
       (.I0(tx_xgmii_data_reg2[30]),
        .I1(tx_xgmii_data_reg2[31]),
        .I2(tx_xgmii_data_reg2[29]),
        .I3(tx_xgmii_data_reg2[28]),
        .I4(tx_xgmii_ctrl_reg2[3]),
        .I5(tx_xgmii_data_reg2[26]),
        .O(\c3[6]_i_4_n_0 ));
  FDRE \c3_reg[0] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\c3[0]_i_1_n_0 ),
        .Q(c3[0]),
        .R(\c3[5]_i_1_n_0 ));
  FDRE \c3_reg[1] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\c3[1]_i_1_n_0 ),
        .Q(c3[1]),
        .R(\c3[4]_i_1_n_0 ));
  FDRE \c3_reg[2] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\c3[2]_i_1_n_0 ),
        .Q(c3[2]),
        .R(\c3[4]_i_1_n_0 ));
  FDRE \c3_reg[3] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\c3[3]_i_1_n_0 ),
        .Q(c3[3]),
        .R(\c3[4]_i_1_n_0 ));
  FDRE \c3_reg[4] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\c3[4]_i_2_n_0 ),
        .Q(c3[4]),
        .R(\c3[4]_i_1_n_0 ));
  FDRE \c3_reg[5] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\c3[5]_i_2_n_0 ),
        .Q(c3[5]),
        .R(\c3[5]_i_1_n_0 ));
  FDRE \c3_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c3[6]_i_1_n_0 ),
        .Q(c3[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2A02)) 
    \c4[0]_i_1 
       (.I0(\c4[5]_i_5_n_0 ),
        .I1(tx_xgmii_data_reg2[39]),
        .I2(tx_xgmii_data_reg2[38]),
        .I3(tx_xgmii_data_reg2[37]),
        .O(\c4[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBEBF)) 
    \c4[1]_i_1 
       (.I0(\c4[1]_i_2_n_0 ),
        .I1(tx_xgmii_data_reg2[39]),
        .I2(tx_xgmii_data_reg2[37]),
        .I3(tx_xgmii_data_reg2[35]),
        .O(\c4[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFBFFF)) 
    \c4[1]_i_2 
       (.I0(tx_xgmii_data_reg2[38]),
        .I1(tx_xgmii_data_reg2[35]),
        .I2(tx_xgmii_data_reg2[34]),
        .I3(tx_xgmii_data_reg2[36]),
        .I4(tx_xgmii_data_reg2[33]),
        .I5(tx_xgmii_data_reg2[32]),
        .O(\c4[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF77FFF7F)) 
    \c4[2]_i_1 
       (.I0(\c4[5]_i_6_n_0 ),
        .I1(tx_xgmii_data_reg2[37]),
        .I2(tx_xgmii_data_reg2[35]),
        .I3(tx_xgmii_data_reg2[39]),
        .I4(tx_xgmii_data_reg2[38]),
        .O(\c4[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9DFF)) 
    \c4[3]_i_1 
       (.I0(tx_xgmii_data_reg2[37]),
        .I1(tx_xgmii_data_reg2[38]),
        .I2(tx_xgmii_data_reg2[39]),
        .I3(\c4[5]_i_5_n_0 ),
        .O(\c4[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \c4[4]_i_1 
       (.I0(tx_xgmii_data_reg2[39]),
        .I1(tx_xgmii_data_reg2[34]),
        .I2(tx_xgmii_data_reg2[32]),
        .I3(\c4[4]_i_3_n_0 ),
        .O(\c4[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hD7FD)) 
    \c4[4]_i_2 
       (.I0(\c4[5]_i_5_n_0 ),
        .I1(tx_xgmii_data_reg2[37]),
        .I2(tx_xgmii_data_reg2[39]),
        .I3(tx_xgmii_data_reg2[38]),
        .O(\c4[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \c4[4]_i_3 
       (.I0(tx_xgmii_data_reg2[36]),
        .I1(tx_xgmii_data_reg2[35]),
        .I2(tx_xgmii_ctrl_reg2[4]),
        .I3(tx_xgmii_data_reg2[33]),
        .I4(tx_xgmii_data_reg2[38]),
        .I5(tx_xgmii_data_reg2[37]),
        .O(\c4[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000080)) 
    \c4[5]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[4]),
        .I1(tx_xgmii_data_reg2[33]),
        .I2(tx_xgmii_data_reg2[34]),
        .I3(tx_xgmii_data_reg2[38]),
        .I4(tx_xgmii_data_reg2[39]),
        .I5(\c4[5]_i_4_n_0 ),
        .O(\c4[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA88AAAAA)) 
    \c4[5]_i_2 
       (.I0(tx_xgmii_ctrl_reg2[4]),
        .I1(tx_xgmii_data_reg2[37]),
        .I2(tx_xgmii_data_reg2[38]),
        .I3(tx_xgmii_data_reg2[39]),
        .I4(\c4[5]_i_5_n_0 ),
        .O(\c4[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02808200)) 
    \c4[5]_i_3 
       (.I0(\c4[5]_i_6_n_0 ),
        .I1(tx_xgmii_data_reg2[39]),
        .I2(tx_xgmii_data_reg2[38]),
        .I3(tx_xgmii_data_reg2[35]),
        .I4(tx_xgmii_data_reg2[37]),
        .O(\c4[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFFFFB)) 
    \c4[5]_i_4 
       (.I0(tx_xgmii_data_reg2[35]),
        .I1(tx_xgmii_data_reg2[32]),
        .I2(tx_xgmii_data_reg2[37]),
        .I3(tx_xgmii_data_reg2[38]),
        .I4(tx_xgmii_data_reg2[36]),
        .O(\c4[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \c4[5]_i_5 
       (.I0(tx_xgmii_data_reg2[36]),
        .I1(tx_xgmii_data_reg2[34]),
        .I2(tx_xgmii_data_reg2[35]),
        .I3(tx_xgmii_data_reg2[33]),
        .I4(tx_xgmii_data_reg2[32]),
        .O(\c4[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h08000080)) 
    \c4[5]_i_6 
       (.I0(tx_xgmii_data_reg2[36]),
        .I1(tx_xgmii_data_reg2[34]),
        .I2(tx_xgmii_data_reg2[35]),
        .I3(tx_xgmii_data_reg2[33]),
        .I4(tx_xgmii_data_reg2[32]),
        .O(\c4[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \c4[6]_i_1 
       (.I0(c4[6]),
        .I1(\c4[5]_i_5_n_0 ),
        .I2(\c4[6]_i_2_n_0 ),
        .I3(tx_xgmii_ctrl_reg2[4]),
        .I4(\c4[6]_i_3_n_0 ),
        .I5(\c4[6]_i_4_n_0 ),
        .O(\c4[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \c4[6]_i_2 
       (.I0(tx_xgmii_data_reg2[37]),
        .I1(tx_xgmii_data_reg2[38]),
        .I2(tx_xgmii_data_reg2[39]),
        .O(\c4[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h78800000)) 
    \c4[6]_i_3 
       (.I0(tx_xgmii_data_reg2[39]),
        .I1(tx_xgmii_data_reg2[38]),
        .I2(tx_xgmii_data_reg2[37]),
        .I3(tx_xgmii_data_reg2[35]),
        .I4(\c4[5]_i_6_n_0 ),
        .O(\c4[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040081008)) 
    \c4[6]_i_4 
       (.I0(tx_xgmii_data_reg2[32]),
        .I1(tx_xgmii_data_reg2[33]),
        .I2(tx_xgmii_data_reg2[36]),
        .I3(tx_xgmii_data_reg2[35]),
        .I4(tx_xgmii_data_reg2[38]),
        .I5(\c4[6]_i_5_n_0 ),
        .O(\c4[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7BFFFBFBFFFFFFFF)) 
    \c4[6]_i_5 
       (.I0(tx_xgmii_data_reg2[39]),
        .I1(tx_xgmii_data_reg2[34]),
        .I2(tx_xgmii_data_reg2[38]),
        .I3(tx_xgmii_data_reg2[36]),
        .I4(tx_xgmii_data_reg2[37]),
        .I5(tx_xgmii_ctrl_reg2[4]),
        .O(\c4[6]_i_5_n_0 ));
  FDRE \c4_reg[0] 
       (.C(coreclk),
        .CE(\c4[5]_i_2_n_0 ),
        .D(\c4[0]_i_1_n_0 ),
        .Q(c4[0]),
        .R(\c4[5]_i_1_n_0 ));
  FDRE \c4_reg[1] 
       (.C(coreclk),
        .CE(\c4[5]_i_2_n_0 ),
        .D(\c4[1]_i_1_n_0 ),
        .Q(c4[1]),
        .R(\c4[4]_i_1_n_0 ));
  FDRE \c4_reg[2] 
       (.C(coreclk),
        .CE(\c4[5]_i_2_n_0 ),
        .D(\c4[2]_i_1_n_0 ),
        .Q(c4[2]),
        .R(\c4[4]_i_1_n_0 ));
  FDRE \c4_reg[3] 
       (.C(coreclk),
        .CE(\c4[5]_i_2_n_0 ),
        .D(\c4[3]_i_1_n_0 ),
        .Q(c4[3]),
        .R(\c4[4]_i_1_n_0 ));
  FDRE \c4_reg[4] 
       (.C(coreclk),
        .CE(\c4[5]_i_2_n_0 ),
        .D(\c4[4]_i_2_n_0 ),
        .Q(c4[4]),
        .R(\c4[4]_i_1_n_0 ));
  FDRE \c4_reg[5] 
       (.C(coreclk),
        .CE(\c4[5]_i_2_n_0 ),
        .D(\c4[5]_i_3_n_0 ),
        .Q(c4[5]),
        .R(\c4[5]_i_1_n_0 ));
  FDRE \c4_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c4[6]_i_1_n_0 ),
        .Q(c4[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h004F)) 
    \c5[0]_i_1 
       (.I0(tx_xgmii_data_reg2[47]),
        .I1(tx_xgmii_data_reg2[45]),
        .I2(tx_xgmii_data_reg2[46]),
        .I3(\c5[4]_i_4_n_0 ),
        .O(\c5[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF777F7F7F)) 
    \c5[1]_i_1 
       (.I0(tx_xgmii_data_reg2[42]),
        .I1(tx_xgmii_data_reg2[44]),
        .I2(tx_xgmii_data_reg2[43]),
        .I3(tx_xgmii_data_reg2[47]),
        .I4(tx_xgmii_data_reg2[45]),
        .I5(\c5[1]_i_2_n_0 ),
        .O(\c5[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFBFFFFFFFFDFFB)) 
    \c5[1]_i_2 
       (.I0(tx_xgmii_data_reg2[46]),
        .I1(tx_xgmii_data_reg2[43]),
        .I2(tx_xgmii_data_reg2[41]),
        .I3(tx_xgmii_data_reg2[40]),
        .I4(tx_xgmii_data_reg2[45]),
        .I5(tx_xgmii_data_reg2[47]),
        .O(\c5[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEBFFFFFFEFFFFF)) 
    \c5[2]_i_1 
       (.I0(\c5[2]_i_2_n_0 ),
        .I1(tx_xgmii_data_reg2[47]),
        .I2(tx_xgmii_data_reg2[43]),
        .I3(\c5[2]_i_3_n_0 ),
        .I4(tx_xgmii_data_reg2[45]),
        .I5(tx_xgmii_data_reg2[46]),
        .O(\c5[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBD)) 
    \c5[2]_i_2 
       (.I0(tx_xgmii_data_reg2[43]),
        .I1(tx_xgmii_data_reg2[40]),
        .I2(tx_xgmii_data_reg2[41]),
        .O(\c5[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \c5[2]_i_3 
       (.I0(tx_xgmii_data_reg2[42]),
        .I1(tx_xgmii_data_reg2[44]),
        .O(\c5[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEBFB)) 
    \c5[3]_i_1 
       (.I0(\c5[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[45]),
        .I2(tx_xgmii_data_reg2[46]),
        .I3(tx_xgmii_data_reg2[47]),
        .O(\c5[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \c5[4]_i_1 
       (.I0(tx_xgmii_data_reg2[40]),
        .I1(tx_xgmii_data_reg2[41]),
        .I2(tx_xgmii_data_reg2[44]),
        .I3(\c5[4]_i_3_n_0 ),
        .O(\c5[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBBE)) 
    \c5[4]_i_2 
       (.I0(\c5[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[46]),
        .I2(tx_xgmii_data_reg2[47]),
        .I3(tx_xgmii_data_reg2[45]),
        .O(\c5[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \c5[4]_i_3 
       (.I0(tx_xgmii_data_reg2[42]),
        .I1(tx_xgmii_ctrl_reg2[5]),
        .I2(tx_xgmii_data_reg2[43]),
        .I3(tx_xgmii_data_reg2[47]),
        .I4(tx_xgmii_data_reg2[45]),
        .I5(tx_xgmii_data_reg2[46]),
        .O(\c5[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \c5[4]_i_4 
       (.I0(tx_xgmii_data_reg2[44]),
        .I1(tx_xgmii_data_reg2[42]),
        .I2(tx_xgmii_data_reg2[40]),
        .I3(tx_xgmii_data_reg2[41]),
        .I4(tx_xgmii_data_reg2[43]),
        .O(\c5[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c5[5]_i_1 
       (.I0(tx_xgmii_data_reg2[44]),
        .I1(tx_xgmii_data_reg2[43]),
        .I2(tx_xgmii_data_reg2[40]),
        .I3(tx_xgmii_data_reg2[41]),
        .I4(tx_xgmii_data_reg2[45]),
        .I5(\c5[5]_i_3_n_0 ),
        .O(\c5[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0280)) 
    \c5[5]_i_2 
       (.I0(\c5[5]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[41]),
        .I2(tx_xgmii_data_reg2[40]),
        .I3(tx_xgmii_data_reg2[43]),
        .O(\c5[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFF7FF7)) 
    \c5[5]_i_3 
       (.I0(tx_xgmii_ctrl_reg2[5]),
        .I1(tx_xgmii_data_reg2[42]),
        .I2(tx_xgmii_data_reg2[44]),
        .I3(tx_xgmii_data_reg2[47]),
        .I4(tx_xgmii_data_reg2[45]),
        .I5(tx_xgmii_data_reg2[46]),
        .O(\c5[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080202080000000)) 
    \c5[5]_i_4 
       (.I0(tx_xgmii_data_reg2[44]),
        .I1(tx_xgmii_data_reg2[46]),
        .I2(tx_xgmii_data_reg2[42]),
        .I3(tx_xgmii_data_reg2[45]),
        .I4(tx_xgmii_data_reg2[47]),
        .I5(tx_xgmii_data_reg2[43]),
        .O(\c5[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \c5[6]_i_1 
       (.I0(c5[6]),
        .I1(tx_xgmii_ctrl_reg2[5]),
        .I2(\c5[6]_i_2_n_0 ),
        .I3(\c5[6]_i_3_n_0 ),
        .O(\c5[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007D80)) 
    \c5[6]_i_2 
       (.I0(tx_xgmii_data_reg2[46]),
        .I1(tx_xgmii_data_reg2[45]),
        .I2(tx_xgmii_data_reg2[47]),
        .I3(tx_xgmii_data_reg2[43]),
        .I4(\c5[2]_i_3_n_0 ),
        .I5(\c5[2]_i_2_n_0 ),
        .O(\c5[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c5[6]_i_3 
       (.I0(tx_xgmii_data_reg2[44]),
        .I1(tx_xgmii_data_reg2[43]),
        .I2(tx_xgmii_data_reg2[40]),
        .I3(tx_xgmii_data_reg2[41]),
        .I4(tx_xgmii_data_reg2[46]),
        .I5(\c5[6]_i_4_n_0 ),
        .O(\c5[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6AFEFFFFFFFFFFFF)) 
    \c5[6]_i_4 
       (.I0(tx_xgmii_data_reg2[46]),
        .I1(tx_xgmii_data_reg2[47]),
        .I2(tx_xgmii_data_reg2[45]),
        .I3(tx_xgmii_data_reg2[44]),
        .I4(tx_xgmii_ctrl_reg2[5]),
        .I5(tx_xgmii_data_reg2[42]),
        .O(\c5[6]_i_4_n_0 ));
  FDRE \c5_reg[0] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\c5[0]_i_1_n_0 ),
        .Q(c5[0]),
        .R(\c5[5]_i_1_n_0 ));
  FDRE \c5_reg[1] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\c5[1]_i_1_n_0 ),
        .Q(c5[1]),
        .R(\c5[4]_i_1_n_0 ));
  FDRE \c5_reg[2] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\c5[2]_i_1_n_0 ),
        .Q(c5[2]),
        .R(\c5[4]_i_1_n_0 ));
  FDRE \c5_reg[3] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\c5[3]_i_1_n_0 ),
        .Q(c5[3]),
        .R(\c5[4]_i_1_n_0 ));
  FDRE \c5_reg[4] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\c5[4]_i_2_n_0 ),
        .Q(c5[4]),
        .R(\c5[4]_i_1_n_0 ));
  FDRE \c5_reg[5] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\c5[5]_i_2_n_0 ),
        .Q(c5[5]),
        .R(\c5[5]_i_1_n_0 ));
  FDRE \c5_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c5[6]_i_1_n_0 ),
        .Q(c5[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h004F)) 
    \c6[0]_i_1 
       (.I0(tx_xgmii_data_reg2[55]),
        .I1(tx_xgmii_data_reg2[53]),
        .I2(tx_xgmii_data_reg2[54]),
        .I3(\c6[4]_i_4_n_0 ),
        .O(\c6[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF777F7F7F)) 
    \c6[1]_i_1 
       (.I0(tx_xgmii_data_reg2[50]),
        .I1(tx_xgmii_data_reg2[52]),
        .I2(tx_xgmii_data_reg2[51]),
        .I3(tx_xgmii_data_reg2[55]),
        .I4(tx_xgmii_data_reg2[53]),
        .I5(\c6[1]_i_2_n_0 ),
        .O(\c6[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFBFFFFFFFFDFFB)) 
    \c6[1]_i_2 
       (.I0(tx_xgmii_data_reg2[54]),
        .I1(tx_xgmii_data_reg2[51]),
        .I2(tx_xgmii_data_reg2[49]),
        .I3(tx_xgmii_data_reg2[48]),
        .I4(tx_xgmii_data_reg2[53]),
        .I5(tx_xgmii_data_reg2[55]),
        .O(\c6[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEBFFFFFFEFFFFF)) 
    \c6[2]_i_1 
       (.I0(\c6[2]_i_2_n_0 ),
        .I1(tx_xgmii_data_reg2[55]),
        .I2(tx_xgmii_data_reg2[51]),
        .I3(\c6[2]_i_3_n_0 ),
        .I4(tx_xgmii_data_reg2[53]),
        .I5(tx_xgmii_data_reg2[54]),
        .O(\c6[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBD)) 
    \c6[2]_i_2 
       (.I0(tx_xgmii_data_reg2[51]),
        .I1(tx_xgmii_data_reg2[48]),
        .I2(tx_xgmii_data_reg2[49]),
        .O(\c6[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \c6[2]_i_3 
       (.I0(tx_xgmii_data_reg2[50]),
        .I1(tx_xgmii_data_reg2[52]),
        .O(\c6[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEBFB)) 
    \c6[3]_i_1 
       (.I0(\c6[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[53]),
        .I2(tx_xgmii_data_reg2[54]),
        .I3(tx_xgmii_data_reg2[55]),
        .O(\c6[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \c6[4]_i_1 
       (.I0(tx_xgmii_data_reg2[48]),
        .I1(tx_xgmii_data_reg2[49]),
        .I2(tx_xgmii_data_reg2[52]),
        .I3(\c6[4]_i_3_n_0 ),
        .O(\c6[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBBE)) 
    \c6[4]_i_2 
       (.I0(\c6[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[54]),
        .I2(tx_xgmii_data_reg2[55]),
        .I3(tx_xgmii_data_reg2[53]),
        .O(\c6[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \c6[4]_i_3 
       (.I0(tx_xgmii_data_reg2[50]),
        .I1(tx_xgmii_ctrl_reg2[6]),
        .I2(tx_xgmii_data_reg2[51]),
        .I3(tx_xgmii_data_reg2[55]),
        .I4(tx_xgmii_data_reg2[53]),
        .I5(tx_xgmii_data_reg2[54]),
        .O(\c6[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \c6[4]_i_4 
       (.I0(tx_xgmii_data_reg2[52]),
        .I1(tx_xgmii_data_reg2[50]),
        .I2(tx_xgmii_data_reg2[48]),
        .I3(tx_xgmii_data_reg2[49]),
        .I4(tx_xgmii_data_reg2[51]),
        .O(\c6[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c6[5]_i_1 
       (.I0(tx_xgmii_data_reg2[52]),
        .I1(tx_xgmii_data_reg2[51]),
        .I2(tx_xgmii_data_reg2[48]),
        .I3(tx_xgmii_data_reg2[49]),
        .I4(tx_xgmii_data_reg2[53]),
        .I5(\c6[5]_i_3_n_0 ),
        .O(\c6[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0280)) 
    \c6[5]_i_2 
       (.I0(\c6[5]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[49]),
        .I2(tx_xgmii_data_reg2[48]),
        .I3(tx_xgmii_data_reg2[51]),
        .O(\c6[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFF7FF7)) 
    \c6[5]_i_3 
       (.I0(tx_xgmii_ctrl_reg2[6]),
        .I1(tx_xgmii_data_reg2[50]),
        .I2(tx_xgmii_data_reg2[52]),
        .I3(tx_xgmii_data_reg2[55]),
        .I4(tx_xgmii_data_reg2[53]),
        .I5(tx_xgmii_data_reg2[54]),
        .O(\c6[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080202080000000)) 
    \c6[5]_i_4 
       (.I0(tx_xgmii_data_reg2[52]),
        .I1(tx_xgmii_data_reg2[54]),
        .I2(tx_xgmii_data_reg2[50]),
        .I3(tx_xgmii_data_reg2[53]),
        .I4(tx_xgmii_data_reg2[55]),
        .I5(tx_xgmii_data_reg2[51]),
        .O(\c6[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \c6[6]_i_1 
       (.I0(c6[6]),
        .I1(tx_xgmii_ctrl_reg2[6]),
        .I2(\c6[6]_i_2_n_0 ),
        .I3(\c6[6]_i_3_n_0 ),
        .O(\c6[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007D80)) 
    \c6[6]_i_2 
       (.I0(tx_xgmii_data_reg2[54]),
        .I1(tx_xgmii_data_reg2[53]),
        .I2(tx_xgmii_data_reg2[55]),
        .I3(tx_xgmii_data_reg2[51]),
        .I4(\c6[2]_i_3_n_0 ),
        .I5(\c6[2]_i_2_n_0 ),
        .O(\c6[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c6[6]_i_3 
       (.I0(tx_xgmii_data_reg2[52]),
        .I1(tx_xgmii_data_reg2[51]),
        .I2(tx_xgmii_data_reg2[48]),
        .I3(tx_xgmii_data_reg2[49]),
        .I4(tx_xgmii_data_reg2[54]),
        .I5(\c6[6]_i_4_n_0 ),
        .O(\c6[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6AFEFFFFFFFFFFFF)) 
    \c6[6]_i_4 
       (.I0(tx_xgmii_data_reg2[54]),
        .I1(tx_xgmii_data_reg2[55]),
        .I2(tx_xgmii_data_reg2[53]),
        .I3(tx_xgmii_data_reg2[52]),
        .I4(tx_xgmii_ctrl_reg2[6]),
        .I5(tx_xgmii_data_reg2[50]),
        .O(\c6[6]_i_4_n_0 ));
  FDRE \c6_reg[0] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\c6[0]_i_1_n_0 ),
        .Q(c6[0]),
        .R(\c6[5]_i_1_n_0 ));
  FDRE \c6_reg[1] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\c6[1]_i_1_n_0 ),
        .Q(c6[1]),
        .R(\c6[4]_i_1_n_0 ));
  FDRE \c6_reg[2] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\c6[2]_i_1_n_0 ),
        .Q(c6[2]),
        .R(\c6[4]_i_1_n_0 ));
  FDRE \c6_reg[3] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\c6[3]_i_1_n_0 ),
        .Q(c6[3]),
        .R(\c6[4]_i_1_n_0 ));
  FDRE \c6_reg[4] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\c6[4]_i_2_n_0 ),
        .Q(c6[4]),
        .R(\c6[4]_i_1_n_0 ));
  FDRE \c6_reg[5] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\c6[5]_i_2_n_0 ),
        .Q(c6[5]),
        .R(\c6[5]_i_1_n_0 ));
  FDRE \c6_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c6[6]_i_1_n_0 ),
        .Q(c6[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h004F)) 
    \c7[0]_i_1 
       (.I0(tx_xgmii_data_reg2[63]),
        .I1(tx_xgmii_data_reg2[61]),
        .I2(tx_xgmii_data_reg2[62]),
        .I3(\c7[4]_i_4_n_0 ),
        .O(\c7[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF777F7F7F)) 
    \c7[1]_i_1 
       (.I0(tx_xgmii_data_reg2[58]),
        .I1(tx_xgmii_data_reg2[60]),
        .I2(tx_xgmii_data_reg2[59]),
        .I3(tx_xgmii_data_reg2[63]),
        .I4(tx_xgmii_data_reg2[61]),
        .I5(\c7[1]_i_2_n_0 ),
        .O(\c7[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFBFFFFFFFFDFFB)) 
    \c7[1]_i_2 
       (.I0(tx_xgmii_data_reg2[62]),
        .I1(tx_xgmii_data_reg2[59]),
        .I2(tx_xgmii_data_reg2[57]),
        .I3(tx_xgmii_data_reg2[56]),
        .I4(tx_xgmii_data_reg2[61]),
        .I5(tx_xgmii_data_reg2[63]),
        .O(\c7[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEBFFFFFFEFFFFF)) 
    \c7[2]_i_1 
       (.I0(\c7[2]_i_2_n_0 ),
        .I1(tx_xgmii_data_reg2[63]),
        .I2(tx_xgmii_data_reg2[59]),
        .I3(\c7[2]_i_3_n_0 ),
        .I4(tx_xgmii_data_reg2[61]),
        .I5(tx_xgmii_data_reg2[62]),
        .O(\c7[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBD)) 
    \c7[2]_i_2 
       (.I0(tx_xgmii_data_reg2[59]),
        .I1(tx_xgmii_data_reg2[56]),
        .I2(tx_xgmii_data_reg2[57]),
        .O(\c7[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \c7[2]_i_3 
       (.I0(tx_xgmii_data_reg2[58]),
        .I1(tx_xgmii_data_reg2[60]),
        .O(\c7[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEBFB)) 
    \c7[3]_i_1 
       (.I0(\c7[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[61]),
        .I2(tx_xgmii_data_reg2[62]),
        .I3(tx_xgmii_data_reg2[63]),
        .O(\c7[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \c7[4]_i_1 
       (.I0(tx_xgmii_data_reg2[56]),
        .I1(tx_xgmii_data_reg2[57]),
        .I2(tx_xgmii_data_reg2[60]),
        .I3(\c7[4]_i_3_n_0 ),
        .O(\c7[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBBE)) 
    \c7[4]_i_2 
       (.I0(\c7[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[62]),
        .I2(tx_xgmii_data_reg2[63]),
        .I3(tx_xgmii_data_reg2[61]),
        .O(\c7[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \c7[4]_i_3 
       (.I0(tx_xgmii_data_reg2[58]),
        .I1(tx_xgmii_ctrl_reg2[7]),
        .I2(tx_xgmii_data_reg2[59]),
        .I3(tx_xgmii_data_reg2[63]),
        .I4(tx_xgmii_data_reg2[61]),
        .I5(tx_xgmii_data_reg2[62]),
        .O(\c7[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \c7[4]_i_4 
       (.I0(tx_xgmii_data_reg2[60]),
        .I1(tx_xgmii_data_reg2[58]),
        .I2(tx_xgmii_data_reg2[56]),
        .I3(tx_xgmii_data_reg2[57]),
        .I4(tx_xgmii_data_reg2[59]),
        .O(\c7[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c7[5]_i_1 
       (.I0(tx_xgmii_data_reg2[60]),
        .I1(tx_xgmii_data_reg2[59]),
        .I2(tx_xgmii_data_reg2[56]),
        .I3(tx_xgmii_data_reg2[57]),
        .I4(tx_xgmii_data_reg2[61]),
        .I5(\c7[5]_i_3_n_0 ),
        .O(\c7[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0280)) 
    \c7[5]_i_2 
       (.I0(\c7[5]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[57]),
        .I2(tx_xgmii_data_reg2[56]),
        .I3(tx_xgmii_data_reg2[59]),
        .O(\c7[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFF7FF7)) 
    \c7[5]_i_3 
       (.I0(tx_xgmii_ctrl_reg2[7]),
        .I1(tx_xgmii_data_reg2[58]),
        .I2(tx_xgmii_data_reg2[60]),
        .I3(tx_xgmii_data_reg2[63]),
        .I4(tx_xgmii_data_reg2[61]),
        .I5(tx_xgmii_data_reg2[62]),
        .O(\c7[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080202080000000)) 
    \c7[5]_i_4 
       (.I0(tx_xgmii_data_reg2[60]),
        .I1(tx_xgmii_data_reg2[62]),
        .I2(tx_xgmii_data_reg2[58]),
        .I3(tx_xgmii_data_reg2[61]),
        .I4(tx_xgmii_data_reg2[63]),
        .I5(tx_xgmii_data_reg2[59]),
        .O(\c7[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \c7[6]_i_1 
       (.I0(c7[6]),
        .I1(tx_xgmii_ctrl_reg2[7]),
        .I2(\c7[6]_i_2_n_0 ),
        .I3(\c7[6]_i_3_n_0 ),
        .O(\c7[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007D80)) 
    \c7[6]_i_2 
       (.I0(tx_xgmii_data_reg2[62]),
        .I1(tx_xgmii_data_reg2[61]),
        .I2(tx_xgmii_data_reg2[63]),
        .I3(tx_xgmii_data_reg2[59]),
        .I4(\c7[2]_i_3_n_0 ),
        .I5(\c7[2]_i_2_n_0 ),
        .O(\c7[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c7[6]_i_3 
       (.I0(tx_xgmii_data_reg2[60]),
        .I1(tx_xgmii_data_reg2[59]),
        .I2(tx_xgmii_data_reg2[56]),
        .I3(tx_xgmii_data_reg2[57]),
        .I4(tx_xgmii_data_reg2[62]),
        .I5(\c7[6]_i_4_n_0 ),
        .O(\c7[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6AFEFFFFFFFFFFFF)) 
    \c7[6]_i_4 
       (.I0(tx_xgmii_data_reg2[62]),
        .I1(tx_xgmii_data_reg2[63]),
        .I2(tx_xgmii_data_reg2[61]),
        .I3(tx_xgmii_data_reg2[60]),
        .I4(tx_xgmii_ctrl_reg2[7]),
        .I5(tx_xgmii_data_reg2[58]),
        .O(\c7[6]_i_4_n_0 ));
  FDRE \c7_reg[0] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\c7[0]_i_1_n_0 ),
        .Q(c7[0]),
        .R(\c7[5]_i_1_n_0 ));
  FDRE \c7_reg[1] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\c7[1]_i_1_n_0 ),
        .Q(c7[1]),
        .R(\c7[4]_i_1_n_0 ));
  FDRE \c7_reg[2] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\c7[2]_i_1_n_0 ),
        .Q(c7[2]),
        .R(\c7[4]_i_1_n_0 ));
  FDRE \c7_reg[3] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\c7[3]_i_1_n_0 ),
        .Q(c7[3]),
        .R(\c7[4]_i_1_n_0 ));
  FDRE \c7_reg[4] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\c7[4]_i_2_n_0 ),
        .Q(c7[4]),
        .R(\c7[4]_i_1_n_0 ));
  FDRE \c7_reg[5] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\c7[5]_i_2_n_0 ),
        .Q(c7[5]),
        .R(\c7[5]_i_1_n_0 ));
  FDRE \c7_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c7[6]_i_1_n_0 ),
        .Q(c7[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \d0[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[0]),
        .O(\d0[7]_i_1_n_0 ));
  FDRE \d0_reg[0] 
       (.C(coreclk),
        .CE(\d0[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[0]),
        .Q(d0[0]),
        .R(1'b0));
  FDRE \d0_reg[1] 
       (.C(coreclk),
        .CE(\d0[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[1]),
        .Q(d0[1]),
        .R(1'b0));
  FDRE \d0_reg[2] 
       (.C(coreclk),
        .CE(\d0[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[2]),
        .Q(d0[2]),
        .R(1'b0));
  FDRE \d0_reg[3] 
       (.C(coreclk),
        .CE(\d0[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[3]),
        .Q(d0[3]),
        .R(1'b0));
  FDRE \d0_reg[4] 
       (.C(coreclk),
        .CE(\d0[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[4]),
        .Q(d0[4]),
        .R(1'b0));
  FDRE \d0_reg[5] 
       (.C(coreclk),
        .CE(\d0[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[5]),
        .Q(d0[5]),
        .R(1'b0));
  FDRE \d0_reg[6] 
       (.C(coreclk),
        .CE(\d0[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[6]),
        .Q(d0[6]),
        .R(1'b0));
  FDRE \d0_reg[7] 
       (.C(coreclk),
        .CE(\d0[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[7]),
        .Q(d0[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \d1[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[1]),
        .O(\d1[7]_i_1_n_0 ));
  FDRE \d1_reg[0] 
       (.C(coreclk),
        .CE(\d1[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[8]),
        .Q(d1[0]),
        .R(1'b0));
  FDRE \d1_reg[1] 
       (.C(coreclk),
        .CE(\d1[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[9]),
        .Q(d1[1]),
        .R(1'b0));
  FDRE \d1_reg[2] 
       (.C(coreclk),
        .CE(\d1[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[10]),
        .Q(d1[2]),
        .R(1'b0));
  FDRE \d1_reg[3] 
       (.C(coreclk),
        .CE(\d1[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[11]),
        .Q(d1[3]),
        .R(1'b0));
  FDRE \d1_reg[4] 
       (.C(coreclk),
        .CE(\d1[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[12]),
        .Q(d1[4]),
        .R(1'b0));
  FDRE \d1_reg[5] 
       (.C(coreclk),
        .CE(\d1[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[13]),
        .Q(d1[5]),
        .R(1'b0));
  FDRE \d1_reg[6] 
       (.C(coreclk),
        .CE(\d1[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[14]),
        .Q(d1[6]),
        .R(1'b0));
  FDRE \d1_reg[7] 
       (.C(coreclk),
        .CE(\d1[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[15]),
        .Q(d1[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \d2[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[2]),
        .O(\d2[7]_i_1_n_0 ));
  FDRE \d2_reg[0] 
       (.C(coreclk),
        .CE(\d2[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[16]),
        .Q(d2[0]),
        .R(1'b0));
  FDRE \d2_reg[1] 
       (.C(coreclk),
        .CE(\d2[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[17]),
        .Q(d2[1]),
        .R(1'b0));
  FDRE \d2_reg[2] 
       (.C(coreclk),
        .CE(\d2[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[18]),
        .Q(d2[2]),
        .R(1'b0));
  FDRE \d2_reg[3] 
       (.C(coreclk),
        .CE(\d2[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[19]),
        .Q(d2[3]),
        .R(1'b0));
  FDRE \d2_reg[4] 
       (.C(coreclk),
        .CE(\d2[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[20]),
        .Q(d2[4]),
        .R(1'b0));
  FDRE \d2_reg[5] 
       (.C(coreclk),
        .CE(\d2[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[21]),
        .Q(d2[5]),
        .R(1'b0));
  FDRE \d2_reg[6] 
       (.C(coreclk),
        .CE(\d2[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[22]),
        .Q(d2[6]),
        .R(1'b0));
  FDRE \d2_reg[7] 
       (.C(coreclk),
        .CE(\d2[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[23]),
        .Q(d2[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \d3[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[3]),
        .O(\d3[7]_i_1_n_0 ));
  FDRE \d3_reg[0] 
       (.C(coreclk),
        .CE(\d3[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[24]),
        .Q(d3[0]),
        .R(1'b0));
  FDRE \d3_reg[1] 
       (.C(coreclk),
        .CE(\d3[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[25]),
        .Q(d3[1]),
        .R(1'b0));
  FDRE \d3_reg[2] 
       (.C(coreclk),
        .CE(\d3[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[26]),
        .Q(d3[2]),
        .R(1'b0));
  FDRE \d3_reg[3] 
       (.C(coreclk),
        .CE(\d3[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[27]),
        .Q(d3[3]),
        .R(1'b0));
  FDRE \d3_reg[4] 
       (.C(coreclk),
        .CE(\d3[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[28]),
        .Q(d3[4]),
        .R(1'b0));
  FDRE \d3_reg[5] 
       (.C(coreclk),
        .CE(\d3[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[29]),
        .Q(d3[5]),
        .R(1'b0));
  FDRE \d3_reg[6] 
       (.C(coreclk),
        .CE(\d3[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[30]),
        .Q(d3[6]),
        .R(1'b0));
  FDRE \d3_reg[7] 
       (.C(coreclk),
        .CE(\d3[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[31]),
        .Q(d3[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \d4[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[4]),
        .O(\d4[7]_i_1_n_0 ));
  FDRE \d4_reg[0] 
       (.C(coreclk),
        .CE(\d4[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[32]),
        .Q(d4[0]),
        .R(1'b0));
  FDRE \d4_reg[1] 
       (.C(coreclk),
        .CE(\d4[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[33]),
        .Q(d4[1]),
        .R(1'b0));
  FDRE \d4_reg[2] 
       (.C(coreclk),
        .CE(\d4[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[34]),
        .Q(d4[2]),
        .R(1'b0));
  FDRE \d4_reg[3] 
       (.C(coreclk),
        .CE(\d4[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[35]),
        .Q(d4[3]),
        .R(1'b0));
  FDRE \d4_reg[4] 
       (.C(coreclk),
        .CE(\d4[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[36]),
        .Q(d4[4]),
        .R(1'b0));
  FDRE \d4_reg[5] 
       (.C(coreclk),
        .CE(\d4[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[37]),
        .Q(d4[5]),
        .R(1'b0));
  FDRE \d4_reg[6] 
       (.C(coreclk),
        .CE(\d4[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[38]),
        .Q(d4[6]),
        .R(1'b0));
  FDRE \d4_reg[7] 
       (.C(coreclk),
        .CE(\d4[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[39]),
        .Q(d4[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \d5[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[5]),
        .O(\d5[7]_i_1_n_0 ));
  FDRE \d5_reg[0] 
       (.C(coreclk),
        .CE(\d5[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[40]),
        .Q(d5[0]),
        .R(1'b0));
  FDRE \d5_reg[1] 
       (.C(coreclk),
        .CE(\d5[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[41]),
        .Q(d5[1]),
        .R(1'b0));
  FDRE \d5_reg[2] 
       (.C(coreclk),
        .CE(\d5[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[42]),
        .Q(d5[2]),
        .R(1'b0));
  FDRE \d5_reg[3] 
       (.C(coreclk),
        .CE(\d5[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[43]),
        .Q(d5[3]),
        .R(1'b0));
  FDRE \d5_reg[4] 
       (.C(coreclk),
        .CE(\d5[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[44]),
        .Q(d5[4]),
        .R(1'b0));
  FDRE \d5_reg[5] 
       (.C(coreclk),
        .CE(\d5[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[45]),
        .Q(d5[5]),
        .R(1'b0));
  FDRE \d5_reg[6] 
       (.C(coreclk),
        .CE(\d5[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[46]),
        .Q(d5[6]),
        .R(1'b0));
  FDRE \d5_reg[7] 
       (.C(coreclk),
        .CE(\d5[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[47]),
        .Q(d5[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \d6[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[6]),
        .O(\d6[7]_i_1_n_0 ));
  FDRE \d6_reg[0] 
       (.C(coreclk),
        .CE(\d6[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[48]),
        .Q(d6[0]),
        .R(1'b0));
  FDRE \d6_reg[1] 
       (.C(coreclk),
        .CE(\d6[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[49]),
        .Q(d6[1]),
        .R(1'b0));
  FDRE \d6_reg[2] 
       (.C(coreclk),
        .CE(\d6[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[50]),
        .Q(d6[2]),
        .R(1'b0));
  FDRE \d6_reg[3] 
       (.C(coreclk),
        .CE(\d6[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[51]),
        .Q(d6[3]),
        .R(1'b0));
  FDRE \d6_reg[4] 
       (.C(coreclk),
        .CE(\d6[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[52]),
        .Q(d6[4]),
        .R(1'b0));
  FDRE \d6_reg[5] 
       (.C(coreclk),
        .CE(\d6[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[53]),
        .Q(d6[5]),
        .R(1'b0));
  FDRE \d6_reg[6] 
       (.C(coreclk),
        .CE(\d6[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[54]),
        .Q(d6[6]),
        .R(1'b0));
  FDRE \d6_reg[7] 
       (.C(coreclk),
        .CE(\d6[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[55]),
        .Q(d6[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \d7[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[7]),
        .O(\d7[7]_i_1_n_0 ));
  FDRE \d7_reg[0] 
       (.C(coreclk),
        .CE(\d7[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[56]),
        .Q(d7[0]),
        .R(1'b0));
  FDRE \d7_reg[1] 
       (.C(coreclk),
        .CE(\d7[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[57]),
        .Q(d7[1]),
        .R(1'b0));
  FDRE \d7_reg[2] 
       (.C(coreclk),
        .CE(\d7[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[58]),
        .Q(d7[2]),
        .R(1'b0));
  FDRE \d7_reg[3] 
       (.C(coreclk),
        .CE(\d7[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[59]),
        .Q(d7[3]),
        .R(1'b0));
  FDRE \d7_reg[4] 
       (.C(coreclk),
        .CE(\d7[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[60]),
        .Q(d7[4]),
        .R(1'b0));
  FDRE \d7_reg[5] 
       (.C(coreclk),
        .CE(\d7[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[61]),
        .Q(d7[5]),
        .R(1'b0));
  FDRE \d7_reg[6] 
       (.C(coreclk),
        .CE(\d7[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[62]),
        .Q(d7[6]),
        .R(1'b0));
  FDRE \d7_reg[7] 
       (.C(coreclk),
        .CE(\d7[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[63]),
        .Q(d7[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA8EAAAAAA)) 
    \o0[0]_i_1 
       (.I0(o0),
        .I1(tx_xgmii_data_reg2[6]),
        .I2(tx_xgmii_data_reg2[7]),
        .I3(\c0[5]_i_5_n_0 ),
        .I4(tx_xgmii_ctrl_reg2[0]),
        .I5(tx_xgmii_data_reg2[5]),
        .O(\o0[0]_i_1_n_0 ));
  FDRE \o0_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\o0[0]_i_1_n_0 ),
        .Q(o0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA8EAAAAAA)) 
    \o4[0]_i_1 
       (.I0(o4),
        .I1(tx_xgmii_data_reg2[38]),
        .I2(tx_xgmii_data_reg2[39]),
        .I3(\c4[5]_i_5_n_0 ),
        .I4(tx_xgmii_ctrl_reg2[4]),
        .I5(tx_xgmii_data_reg2[37]),
        .O(\o4[0]_i_1_n_0 ));
  FDRE \o4_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\o4[0]_i_1_n_0 ),
        .Q(o4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h00001400)) 
    o_code_c0_i_1
       (.I0(\xgmii_txd_reg_reg[63] [5]),
        .I1(\xgmii_txd_reg_reg[63] [7]),
        .I2(\xgmii_txd_reg_reg[63] [6]),
        .I3(\xgmii_txd_reg_reg[63] [4]),
        .I4(o_code_c0_i_2_n_0),
        .O(o_code_c00));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    o_code_c0_i_2
       (.I0(\xgmii_txd_reg_reg[63] [0]),
        .I1(\xgmii_txd_reg_reg[63] [2]),
        .I2(\xgmii_txd_reg_reg[63] [3]),
        .I3(\xgmii_txd_reg_reg[63] [1]),
        .O(o_code_c0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_code_c0_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(o_code_c00),
        .Q(o_code_c0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1400000000000000)) 
    o_code_c4_i_1
       (.I0(\xgmii_txd_reg_reg[63] [37]),
        .I1(\xgmii_txd_reg_reg[63] [39]),
        .I2(\xgmii_txd_reg_reg[63] [38]),
        .I3(o_code_c4_i_2_n_0),
        .I4(\xgmii_txd_reg_reg[63] [35]),
        .I5(\xgmii_txd_reg_reg[63] [34]),
        .O(o_code_c40));
  LUT3 #(
    .INIT(8'h04)) 
    o_code_c4_i_2
       (.I0(\xgmii_txd_reg_reg[63] [33]),
        .I1(\xgmii_txd_reg_reg[63] [36]),
        .I2(\xgmii_txd_reg_reg[63] [32]),
        .O(o_code_c4_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_code_c4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(o_code_c40),
        .Q(o_code_c4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    s_code_c0_i_1
       (.I0(s_code_c0_i_2_n_0),
        .I1(\xgmii_txd_reg_reg[63] [5]),
        .I2(\xgmii_txd_reg_reg[63] [2]),
        .I3(s_code_c0_i_3_n_0),
        .I4(\xgmii_txd_reg_reg[63] [3]),
        .I5(\xgmii_txd_reg_reg[63] [4]),
        .O(s_code_c0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    s_code_c0_i_2
       (.I0(\xgmii_txd_reg_reg[63] [7]),
        .I1(\xgmii_txd_reg_reg[63] [6]),
        .O(s_code_c0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h7)) 
    s_code_c0_i_3
       (.I0(\xgmii_txd_reg_reg[63] [1]),
        .I1(\xgmii_txd_reg_reg[63] [0]),
        .O(s_code_c0_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_code_c0_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(s_code_c0_i_1_n_0),
        .Q(s_code_c0_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    s_code_c4_i_1
       (.I0(\xgmii_txd_reg_reg[63] [34]),
        .I1(\xgmii_txd_reg_reg[63] [35]),
        .I2(s_code_c4_i_2_n_0),
        .I3(\xgmii_txd_reg_reg[63] [33]),
        .I4(\xgmii_txd_reg_reg[63] [32]),
        .I5(s_code_c4_i_3_n_0),
        .O(s_code_c4_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    s_code_c4_i_2
       (.I0(\xgmii_txd_reg_reg[63] [36]),
        .I1(\xgmii_txd_reg_reg[63] [37]),
        .O(s_code_c4_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    s_code_c4_i_3
       (.I0(\xgmii_txd_reg_reg[63] [39]),
        .I1(\xgmii_txd_reg_reg[63] [38]),
        .O(s_code_c4_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_code_c4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(s_code_c4_i_1_n_0),
        .Q(s_code_c4_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \t_code[0]_i_1 
       (.I0(\t_code[0]_i_2_n_0 ),
        .I1(\xgmii_txd_reg_reg[63] [0]),
        .I2(\xgmii_txd_reg_reg[63] [1]),
        .I3(\xgmii_txd_reg_reg[63] [3]),
        .I4(\xgmii_txd_reg_reg[63] [2]),
        .O(\t_code[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \t_code[0]_i_2 
       (.I0(\xgmii_txd_reg_reg[63] [6]),
        .I1(\xgmii_txd_reg_reg[63] [7]),
        .I2(\xgmii_txd_reg_reg[63] [5]),
        .I3(\xgmii_txd_reg_reg[63] [4]),
        .O(\t_code[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \t_code[1]_i_1 
       (.I0(\t_code[1]_i_2_n_0 ),
        .I1(\xgmii_txd_reg_reg[63] [9]),
        .I2(\xgmii_txd_reg_reg[63] [8]),
        .I3(\xgmii_txd_reg_reg[63] [11]),
        .I4(\xgmii_txd_reg_reg[63] [10]),
        .O(\t_code[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \t_code[1]_i_2 
       (.I0(\xgmii_txd_reg_reg[63] [14]),
        .I1(\xgmii_txd_reg_reg[63] [15]),
        .I2(\xgmii_txd_reg_reg[63] [12]),
        .I3(\xgmii_txd_reg_reg[63] [13]),
        .O(\t_code[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \t_code[2]_i_1 
       (.I0(\t_code[2]_i_2_n_0 ),
        .I1(\xgmii_txd_reg_reg[63] [17]),
        .I2(\xgmii_txd_reg_reg[63] [16]),
        .I3(\xgmii_txd_reg_reg[63] [19]),
        .I4(\xgmii_txd_reg_reg[63] [18]),
        .O(\t_code[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \t_code[2]_i_2 
       (.I0(\xgmii_txd_reg_reg[63] [22]),
        .I1(\xgmii_txd_reg_reg[63] [23]),
        .I2(\xgmii_txd_reg_reg[63] [20]),
        .I3(\xgmii_txd_reg_reg[63] [21]),
        .O(\t_code[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \t_code[3]_i_1 
       (.I0(\t_code[3]_i_2_n_0 ),
        .I1(\xgmii_txd_reg_reg[63] [25]),
        .I2(\xgmii_txd_reg_reg[63] [24]),
        .I3(\xgmii_txd_reg_reg[63] [27]),
        .I4(\xgmii_txd_reg_reg[63] [26]),
        .O(\t_code[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \t_code[3]_i_2 
       (.I0(\xgmii_txd_reg_reg[63] [30]),
        .I1(\xgmii_txd_reg_reg[63] [31]),
        .I2(\xgmii_txd_reg_reg[63] [28]),
        .I3(\xgmii_txd_reg_reg[63] [29]),
        .O(\t_code[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \t_code[4]_i_1 
       (.I0(\t_code[4]_i_2_n_0 ),
        .I1(\xgmii_txd_reg_reg[63] [33]),
        .I2(\xgmii_txd_reg_reg[63] [32]),
        .I3(\xgmii_txd_reg_reg[63] [39]),
        .I4(\xgmii_txd_reg_reg[63] [38]),
        .O(\t_code[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \t_code[4]_i_2 
       (.I0(\xgmii_txd_reg_reg[63] [37]),
        .I1(\xgmii_txd_reg_reg[63] [36]),
        .I2(\xgmii_txd_reg_reg[63] [34]),
        .I3(\xgmii_txd_reg_reg[63] [35]),
        .O(\t_code[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \t_code[5]_i_1 
       (.I0(\t_code[5]_i_2_n_0 ),
        .I1(\xgmii_txd_reg_reg[63] [41]),
        .I2(\xgmii_txd_reg_reg[63] [40]),
        .I3(\xgmii_txd_reg_reg[63] [43]),
        .I4(\xgmii_txd_reg_reg[63] [42]),
        .O(\t_code[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \t_code[5]_i_2 
       (.I0(\xgmii_txd_reg_reg[63] [46]),
        .I1(\xgmii_txd_reg_reg[63] [47]),
        .I2(\xgmii_txd_reg_reg[63] [44]),
        .I3(\xgmii_txd_reg_reg[63] [45]),
        .O(\t_code[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \t_code[6]_i_1 
       (.I0(\t_code[6]_i_2_n_0 ),
        .I1(\xgmii_txd_reg_reg[63] [49]),
        .I2(\xgmii_txd_reg_reg[63] [48]),
        .I3(\xgmii_txd_reg_reg[63] [51]),
        .I4(\xgmii_txd_reg_reg[63] [50]),
        .O(\t_code[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \t_code[6]_i_2 
       (.I0(\xgmii_txd_reg_reg[63] [54]),
        .I1(\xgmii_txd_reg_reg[63] [55]),
        .I2(\xgmii_txd_reg_reg[63] [52]),
        .I3(\xgmii_txd_reg_reg[63] [53]),
        .O(\t_code[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \t_code[7]_i_1 
       (.I0(\t_code[7]_i_2_n_0 ),
        .I1(\xgmii_txd_reg_reg[63] [57]),
        .I2(\xgmii_txd_reg_reg[63] [56]),
        .I3(\xgmii_txd_reg_reg[63] [59]),
        .I4(\xgmii_txd_reg_reg[63] [58]),
        .O(\t_code[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \t_code[7]_i_2 
       (.I0(\xgmii_txd_reg_reg[63] [62]),
        .I1(\xgmii_txd_reg_reg[63] [63]),
        .I2(\xgmii_txd_reg_reg[63] [60]),
        .I3(\xgmii_txd_reg_reg[63] [61]),
        .O(\t_code[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \t_code_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_code[0]_i_1_n_0 ),
        .Q(\t_code_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_code_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_code[1]_i_1_n_0 ),
        .Q(\t_code_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_code_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_code[2]_i_1_n_0 ),
        .Q(\t_code_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_code_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_code[3]_i_1_n_0 ),
        .Q(\t_code_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_code_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_code[4]_i_1_n_0 ),
        .Q(\t_code_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_code_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_code[5]_i_1_n_0 ),
        .Q(\t_code_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_code_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_code[6]_i_1_n_0 ),
        .Q(\t_code_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_code_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_code[7]_i_1_n_0 ),
        .Q(\t_code_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \t_type_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_type_reg_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \t_type_reg[0]_i_1 
       (.I0(\t_type_reg[0]_i_2_n_0 ),
        .I1(\t_type_reg[0]_i_3_n_0 ),
        .I2(\t_type_reg[0]_i_4_n_0 ),
        .O(\t_type_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \t_type_reg[0]_i_2 
       (.I0(\t_type_reg[0]_i_5_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[2]),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .I3(tx_xgmii_ctrl_reg1[1]),
        .I4(tx_xgmii_ctrl_reg1[0]),
        .I5(tx_xgmii_ctrl_reg1[4]),
        .O(\t_type_reg[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \t_type_reg[0]_i_3 
       (.I0(\block_field[2]_i_2_n_0 ),
        .I1(\t_type_reg[0]_i_6_n_0 ),
        .O(\t_type_reg[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \t_type_reg[0]_i_4 
       (.I0(\t_type_reg[1]_i_6_n_0 ),
        .I1(\block_field[6]_i_2_n_0 ),
        .I2(\t_type_reg[1]_i_3_n_0 ),
        .I3(\block_field[3]_i_3_n_0 ),
        .I4(\t_type_reg[1]_i_5_n_0 ),
        .O(\t_type_reg[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \t_type_reg[0]_i_5 
       (.I0(tx_xgmii_ctrl_reg1[7]),
        .I1(tx_xgmii_ctrl_reg1[5]),
        .I2(tx_xgmii_ctrl_reg1[6]),
        .O(\t_type_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \t_type_reg[0]_i_6 
       (.I0(\t_type_reg[1]_i_10_n_0 ),
        .I1(\tx_xgmii_valid_code_reg_n_0_[1] ),
        .I2(\tx_xgmii_valid_code_reg_n_0_[3] ),
        .I3(\tx_xgmii_valid_code_reg_n_0_[2] ),
        .I4(\t_code_reg_n_0_[0] ),
        .I5(\t_type_reg[1]_i_8_n_0 ),
        .O(\t_type_reg[0]_i_6_n_0 ));
  FDSE \t_type_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_type_reg_reg_n_0_[1] ),
        .Q(Q[1]),
        .S(out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \t_type_reg[1]_i_1 
       (.I0(\t_type_reg[1]_i_2_n_0 ),
        .I1(\t_type_reg[1]_i_3_n_0 ),
        .I2(\t_type_reg[1]_i_4_n_0 ),
        .I3(\t_type_reg[1]_i_5_n_0 ),
        .I4(\t_type_reg[1]_i_6_n_0 ),
        .I5(\t_type_reg[1]_i_7_n_0 ),
        .O(\t_type_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \t_type_reg[1]_i_10 
       (.I0(\t_type_reg[1]_i_15_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[4]),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .I3(tx_xgmii_ctrl_reg1[2]),
        .I4(tx_xgmii_ctrl_reg1[1]),
        .I5(tx_xgmii_ctrl_reg1[0]),
        .O(\t_type_reg[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \t_type_reg[1]_i_11 
       (.I0(tx_xgmii_ctrl_reg1[7]),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .I2(tx_xgmii_ctrl_reg1[5]),
        .I3(tx_xgmii_ctrl_reg1[4]),
        .I4(tx_xgmii_ctrl_reg1[3]),
        .I5(tx_xgmii_ctrl_reg1[2]),
        .O(\t_type_reg[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \t_type_reg[1]_i_12 
       (.I0(\t_type_reg[1]_i_14_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[7]),
        .I2(tx_xgmii_ctrl_reg1[6]),
        .I3(tx_xgmii_ctrl_reg1[5]),
        .O(\t_type_reg[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    \t_type_reg[1]_i_13 
       (.I0(tx_xgmii_ctrl_reg1[6]),
        .I1(tx_xgmii_ctrl_reg1[7]),
        .I2(tx_xgmii_ctrl_reg1[4]),
        .I3(tx_xgmii_ctrl_reg1[3]),
        .I4(tx_xgmii_ctrl_reg1[5]),
        .I5(\t_type_reg[1]_i_17_n_0 ),
        .O(\t_type_reg[1]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \t_type_reg[1]_i_14 
       (.I0(tx_xgmii_ctrl_reg1[4]),
        .I1(tx_xgmii_ctrl_reg1[0]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .I3(tx_xgmii_ctrl_reg1[3]),
        .I4(tx_xgmii_ctrl_reg1[2]),
        .O(\t_type_reg[1]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \t_type_reg[1]_i_15 
       (.I0(tx_xgmii_ctrl_reg1[5]),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .I2(tx_xgmii_ctrl_reg1[7]),
        .O(\t_type_reg[1]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \t_type_reg[1]_i_16 
       (.I0(tx_xgmii_ctrl_reg1[3]),
        .I1(\block_field[2]_i_4_n_0 ),
        .I2(o_code_c4),
        .I3(s_code_c4_reg_n_0),
        .I4(tx_xgmii_ctrl_reg1[5]),
        .O(\t_type_reg[1]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \t_type_reg[1]_i_17 
       (.I0(tx_xgmii_ctrl_reg1[1]),
        .I1(tx_xgmii_ctrl_reg1[0]),
        .I2(tx_xgmii_ctrl_reg1[2]),
        .O(\t_type_reg[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAAAAAAAAAA)) 
    \t_type_reg[1]_i_2 
       (.I0(\block_field[2]_i_2_n_0 ),
        .I1(\t_type_reg[1]_i_8_n_0 ),
        .I2(\t_type_reg[1]_i_9_n_0 ),
        .I3(\t_code_reg_n_0_[0] ),
        .I4(\tx_xgmii_valid_code_reg_n_0_[0] ),
        .I5(\t_type_reg[1]_i_10_n_0 ),
        .O(\t_type_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \t_type_reg[1]_i_3 
       (.I0(\t_type_reg[1]_i_11_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[0]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .I3(\tx_xgmii_valid_code_reg_n_0_[3] ),
        .I4(\t_code_reg_n_0_[2] ),
        .I5(\t_type_reg[1]_i_8_n_0 ),
        .O(\t_type_reg[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \t_type_reg[1]_i_4 
       (.I0(\block_field[6]_i_2_n_0 ),
        .I1(\block_field[3]_i_3_n_0 ),
        .O(\t_type_reg[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h4F444444)) 
    \t_type_reg[1]_i_5 
       (.I0(\t_type_reg[1]_i_12_n_0 ),
        .I1(\t_code_reg_n_0_[7] ),
        .I2(\t_type_reg[1]_i_13_n_0 ),
        .I3(p_5_in),
        .I4(\t_code_reg_n_0_[6] ),
        .O(\t_type_reg[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \t_type_reg[1]_i_6 
       (.I0(\t_type_reg[1]_i_14_n_0 ),
        .I1(\t_type_reg[1]_i_15_n_0 ),
        .I2(\t_code_reg_n_0_[5] ),
        .I3(\tx_xgmii_valid_code_reg_n_0_[6] ),
        .I4(p_5_in),
        .O(\t_type_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004001)) 
    \t_type_reg[1]_i_7 
       (.I0(\block_field[6]_i_5_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[1]),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .I3(tx_xgmii_ctrl_reg1[2]),
        .I4(\block_field[0]_i_3_n_0 ),
        .I5(\t_type_reg[1]_i_16_n_0 ),
        .O(\t_type_reg[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \t_type_reg[1]_i_8 
       (.I0(\tx_xgmii_valid_code_reg_n_0_[5] ),
        .I1(\tx_xgmii_valid_code_reg_n_0_[6] ),
        .I2(p_5_in),
        .I3(\tx_xgmii_valid_code_reg_n_0_[4] ),
        .O(\t_type_reg[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \t_type_reg[1]_i_9 
       (.I0(\tx_xgmii_valid_code_reg_n_0_[2] ),
        .I1(\tx_xgmii_valid_code_reg_n_0_[3] ),
        .I2(\tx_xgmii_valid_code_reg_n_0_[1] ),
        .O(\t_type_reg[1]_i_9_n_0 ));
  FDRE \t_type_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_type_reg_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(out));
  LUT6 #(
    .INIT(64'h0000000001010001)) 
    \t_type_reg[2]_i_1 
       (.I0(\t_type_reg[0]_i_2_n_0 ),
        .I1(out),
        .I2(\t_type_reg[1]_i_2_n_0 ),
        .I3(\t_type_reg[2]_i_2_n_0 ),
        .I4(\t_type_reg[2]_i_3_n_0 ),
        .I5(\t_type_reg[0]_i_4_n_0 ),
        .O(\t_type_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC003000200020002)) 
    \t_type_reg[2]_i_2 
       (.I0(s_code_c0_reg_n_0),
        .I1(tx_xgmii_ctrl_reg1[7]),
        .I2(tx_xgmii_ctrl_reg1[5]),
        .I3(tx_xgmii_ctrl_reg1[6]),
        .I4(tx_xgmii_ctrl_reg1[4]),
        .I5(\t_type_reg[2]_i_4_n_0 ),
        .O(\t_type_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFDFFF0FFFFF)) 
    \t_type_reg[2]_i_3 
       (.I0(tx_xgmii_ctrl_reg1[4]),
        .I1(\block_field[0]_i_4_n_0 ),
        .I2(tx_xgmii_ctrl_reg1[0]),
        .I3(\block_field[0]_i_5_n_0 ),
        .I4(\block_field[6]_i_4_n_0 ),
        .I5(tx_xgmii_ctrl_reg1[3]),
        .O(\t_type_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hD555555555555555)) 
    \t_type_reg[2]_i_4 
       (.I0(tx_xgmii_ctrl_reg1[7]),
        .I1(o_code_c0),
        .I2(\tx_xgmii_valid_code_reg_n_0_[5] ),
        .I3(\tx_xgmii_valid_code_reg_n_0_[6] ),
        .I4(p_5_in),
        .I5(\tx_xgmii_valid_code_reg_n_0_[4] ),
        .O(\t_type_reg[2]_i_4_n_0 ));
  FDRE \t_type_reg_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_type_reg[0]_i_1_n_0 ),
        .Q(\t_type_reg_reg_n_0_[0] ),
        .R(out));
  FDSE \t_type_reg_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_type_reg[1]_i_1_n_0 ),
        .Q(\t_type_reg_reg_n_0_[1] ),
        .S(out));
  FDRE \t_type_reg_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_type_reg[2]_i_1_n_0 ),
        .Q(\t_type_reg_reg_n_0_[2] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tx_encoded_data[0]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I4(\tx_encoded_data[1]_i_2_n_0 ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .O(tx_encoded_data[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[10]_i_1 
       (.I0(d0[0]),
        .I1(\tx_encoded_data[17]_i_2_n_0 ),
        .I2(\tx_encoded_data[10]_i_2_n_0 ),
        .I3(\tx_encoded_data[16]_i_3_n_0 ),
        .I4(\tx_encoded_data[31]_i_2_n_0 ),
        .I5(d1[0]),
        .O(tx_encoded_data[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \tx_encoded_data[10]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I5(c0[0]),
        .O(\tx_encoded_data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2E00)) 
    \tx_encoded_data[11]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(d0[1]),
        .I4(\tx_encoded_data[11]_i_2_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[11]));
  LUT6 #(
    .INIT(64'hFFFF00A200A200A2)) 
    \tx_encoded_data[11]_i_2 
       (.I0(d1[1]),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I4(c0[1]),
        .I5(\tx_encoded_data[14]_i_3_n_0 ),
        .O(\tx_encoded_data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2E00)) 
    \tx_encoded_data[12]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(d0[2]),
        .I4(\tx_encoded_data[12]_i_2_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[12]));
  LUT6 #(
    .INIT(64'hFFFF00A200A200A2)) 
    \tx_encoded_data[12]_i_2 
       (.I0(d1[2]),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I4(c0[2]),
        .I5(\tx_encoded_data[14]_i_3_n_0 ),
        .O(\tx_encoded_data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2E00)) 
    \tx_encoded_data[13]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(d0[3]),
        .I4(\tx_encoded_data[13]_i_2_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[13]));
  LUT6 #(
    .INIT(64'hFFFF00A200A200A2)) 
    \tx_encoded_data[13]_i_2 
       (.I0(d1[3]),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I4(c0[3]),
        .I5(\tx_encoded_data[14]_i_3_n_0 ),
        .O(\tx_encoded_data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2E00)) 
    \tx_encoded_data[14]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(d0[4]),
        .I4(\tx_encoded_data[14]_i_2_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[14]));
  LUT6 #(
    .INIT(64'hFFFF00A200A200A2)) 
    \tx_encoded_data[14]_i_2 
       (.I0(d1[4]),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I4(c0[4]),
        .I5(\tx_encoded_data[14]_i_3_n_0 ),
        .O(\tx_encoded_data[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h5D00)) 
    \tx_encoded_data[14]_i_3 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I2(\t_type_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .O(\tx_encoded_data[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[15]_i_1 
       (.I0(d0[5]),
        .I1(\tx_encoded_data[17]_i_2_n_0 ),
        .I2(\tx_encoded_data[15]_i_2_n_0 ),
        .I3(\tx_encoded_data[16]_i_3_n_0 ),
        .I4(\tx_encoded_data[31]_i_2_n_0 ),
        .I5(d1[5]),
        .O(tx_encoded_data[15]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \tx_encoded_data[15]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I5(c0[5]),
        .O(\tx_encoded_data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[16]_i_1 
       (.I0(d0[6]),
        .I1(\tx_encoded_data[17]_i_2_n_0 ),
        .I2(\tx_encoded_data[16]_i_2_n_0 ),
        .I3(\tx_encoded_data[16]_i_3_n_0 ),
        .I4(\tx_encoded_data[31]_i_2_n_0 ),
        .I5(d1[6]),
        .O(tx_encoded_data[16]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \tx_encoded_data[16]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I5(c0[6]),
        .O(\tx_encoded_data[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h02000000000000FF)) 
    \tx_encoded_data[16]_i_3 
       (.I0(\t_type_reg_reg_n_0_[1] ),
        .I1(\t_type_reg_reg_n_0_[2] ),
        .I2(\t_type_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .O(\tx_encoded_data[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[17]_i_1 
       (.I0(d0[7]),
        .I1(\tx_encoded_data[17]_i_2_n_0 ),
        .I2(\tx_encoded_data[17]_i_3_n_0 ),
        .I3(\tx_encoded_data[23]_i_3_n_0 ),
        .I4(\tx_encoded_data[31]_i_2_n_0 ),
        .I5(d1[7]),
        .O(tx_encoded_data[17]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'hFFFF8B00)) 
    \tx_encoded_data[17]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(\tx_encoded_data[37]_i_6_n_0 ),
        .I4(\tx_encoded_data[38]_i_4_n_0 ),
        .O(\tx_encoded_data[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \tx_encoded_data[17]_i_3 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I5(c1[0]),
        .O(\tx_encoded_data[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \tx_encoded_data[18]_i_1 
       (.I0(\tx_encoded_data[21]_i_2_n_0 ),
        .I1(d1[0]),
        .I2(\tx_encoded_data[18]_i_2_n_0 ),
        .I3(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[18]));
  LUT5 #(
    .INIT(32'hAA00CC0C)) 
    \tx_encoded_data[18]_i_2 
       (.I0(c1[1]),
        .I1(d2[0]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .O(\tx_encoded_data[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \tx_encoded_data[19]_i_1 
       (.I0(\tx_encoded_data[21]_i_2_n_0 ),
        .I1(d1[1]),
        .I2(\tx_encoded_data[19]_i_2_n_0 ),
        .I3(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[19]));
  LUT5 #(
    .INIT(32'hAA00CC0C)) 
    \tx_encoded_data[19]_i_2 
       (.I0(c1[2]),
        .I1(d2[1]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .O(\tx_encoded_data[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tx_encoded_data[1]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I1(\tx_encoded_data[1]_i_2_n_0 ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .O(tx_encoded_data[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tx_encoded_data[1]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .O(\tx_encoded_data[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \tx_encoded_data[20]_i_1 
       (.I0(\tx_encoded_data[21]_i_2_n_0 ),
        .I1(d1[2]),
        .I2(\tx_encoded_data[20]_i_2_n_0 ),
        .I3(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[20]));
  LUT5 #(
    .INIT(32'hAA00CC0C)) 
    \tx_encoded_data[20]_i_2 
       (.I0(c1[3]),
        .I1(d2[2]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .O(\tx_encoded_data[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \tx_encoded_data[21]_i_1 
       (.I0(\tx_encoded_data[21]_i_2_n_0 ),
        .I1(d1[3]),
        .I2(\tx_encoded_data[21]_i_3_n_0 ),
        .I3(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[21]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \tx_encoded_data[21]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .O(\tx_encoded_data[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hAA00CC0C)) 
    \tx_encoded_data[21]_i_3 
       (.I0(c1[4]),
        .I1(d2[3]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .O(\tx_encoded_data[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[22]_i_1 
       (.I0(d1[4]),
        .I1(\tx_encoded_data[24]_i_2_n_0 ),
        .I2(\tx_encoded_data[22]_i_2_n_0 ),
        .I3(\tx_encoded_data[23]_i_3_n_0 ),
        .I4(\tx_encoded_data[31]_i_2_n_0 ),
        .I5(d2[4]),
        .O(tx_encoded_data[22]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \tx_encoded_data[22]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I5(c1[5]),
        .O(\tx_encoded_data[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[23]_i_1 
       (.I0(d1[5]),
        .I1(\tx_encoded_data[24]_i_2_n_0 ),
        .I2(\tx_encoded_data[23]_i_2_n_0 ),
        .I3(\tx_encoded_data[23]_i_3_n_0 ),
        .I4(\tx_encoded_data[31]_i_2_n_0 ),
        .I5(d2[5]),
        .O(tx_encoded_data[23]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \tx_encoded_data[23]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I5(c1[6]),
        .O(\tx_encoded_data[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h2000000F)) 
    \tx_encoded_data[23]_i_3 
       (.I0(\t_type_reg_reg_n_0_[1] ),
        .I1(\t_type_reg_reg_n_0_[2] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .O(\tx_encoded_data[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \tx_encoded_data[24]_i_1 
       (.I0(d1[6]),
        .I1(\tx_encoded_data[24]_i_2_n_0 ),
        .I2(\tx_encoded_data[24]_i_3_n_0 ),
        .I3(\tx_encoded_data[31]_i_2_n_0 ),
        .I4(d2[6]),
        .O(tx_encoded_data[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \tx_encoded_data[24]_i_2 
       (.I0(\tx_encoded_data[45]_i_3_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I5(\tx_encoded_data[38]_i_4_n_0 ),
        .O(\tx_encoded_data[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tx_encoded_data[24]_i_3 
       (.I0(c2[0]),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I4(\tx_encoded_data[30]_i_3_n_0 ),
        .O(\tx_encoded_data[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \tx_encoded_data[25]_i_1 
       (.I0(\tx_encoded_data[25]_i_2_n_0 ),
        .I1(c2[1]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(d2[7]),
        .I4(\tx_encoded_data[33]_i_3_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[25]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h222E0000)) 
    \tx_encoded_data[25]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I4(d1[7]),
        .O(\tx_encoded_data[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \tx_encoded_data[26]_i_1 
       (.I0(\tx_encoded_data[26]_i_2_n_0 ),
        .I1(c2[2]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(d3[0]),
        .I4(\tx_encoded_data[33]_i_3_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[26]));
  LUT5 #(
    .INIT(32'h222E0000)) 
    \tx_encoded_data[26]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I4(d2[0]),
        .O(\tx_encoded_data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \tx_encoded_data[27]_i_1 
       (.I0(\tx_encoded_data[27]_i_2_n_0 ),
        .I1(c2[3]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(d3[1]),
        .I4(\tx_encoded_data[33]_i_3_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[27]));
  LUT5 #(
    .INIT(32'h222E0000)) 
    \tx_encoded_data[27]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I4(d2[1]),
        .O(\tx_encoded_data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \tx_encoded_data[28]_i_1 
       (.I0(\tx_encoded_data[28]_i_2_n_0 ),
        .I1(c2[4]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(d3[2]),
        .I4(\tx_encoded_data[33]_i_3_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[28]));
  LUT5 #(
    .INIT(32'h222E0000)) 
    \tx_encoded_data[28]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I4(d2[2]),
        .O(\tx_encoded_data[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \tx_encoded_data[29]_i_1 
       (.I0(d2[3]),
        .I1(\tx_encoded_data[31]_i_3_n_0 ),
        .I2(\tx_encoded_data[29]_i_2_n_0 ),
        .I3(\tx_encoded_data[31]_i_2_n_0 ),
        .I4(d3[3]),
        .O(tx_encoded_data[29]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \tx_encoded_data[29]_i_2 
       (.I0(c2[5]),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I4(\tx_encoded_data[30]_i_3_n_0 ),
        .O(\tx_encoded_data[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \tx_encoded_data[2]_i_1 
       (.I0(tx_encoded_data[0]),
        .I1(d0[0]),
        .I2(data4[2]),
        .I3(\tx_encoded_data[9]_i_2_n_0 ),
        .O(tx_encoded_data[2]));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \tx_encoded_data[30]_i_1 
       (.I0(d2[4]),
        .I1(\tx_encoded_data[31]_i_3_n_0 ),
        .I2(\tx_encoded_data[30]_i_2_n_0 ),
        .I3(\tx_encoded_data[31]_i_2_n_0 ),
        .I4(d3[4]),
        .O(tx_encoded_data[30]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \tx_encoded_data[30]_i_2 
       (.I0(c2[6]),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I4(\tx_encoded_data[30]_i_3_n_0 ),
        .O(\tx_encoded_data[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB0000000000000C0)) 
    \tx_encoded_data[30]_i_3 
       (.I0(\tx_encoded_data[45]_i_5_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .O(\tx_encoded_data[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[31]_i_1 
       (.I0(\tx_encoded_data[37]_i_2_n_0 ),
        .I1(c3[0]),
        .I2(\tx_encoded_data[31]_i_2_n_0 ),
        .I3(d3[5]),
        .I4(d2[5]),
        .I5(\tx_encoded_data[31]_i_3_n_0 ),
        .O(tx_encoded_data[31]));
  LUT6 #(
    .INIT(64'h0000000081010001)) 
    \tx_encoded_data[31]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I5(\tx_encoded_data[1]_i_2_n_0 ),
        .O(\tx_encoded_data[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \tx_encoded_data[31]_i_3 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I2(\tx_encoded_data[45]_i_3_n_0 ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I5(\tx_encoded_data[38]_i_4_n_0 ),
        .O(\tx_encoded_data[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \tx_encoded_data[32]_i_1 
       (.I0(\tx_encoded_data[32]_i_2_n_0 ),
        .I1(c3[1]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I3(d3[6]),
        .I4(\tx_encoded_data[33]_i_3_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[32]));
  LUT5 #(
    .INIT(32'h222E0000)) 
    \tx_encoded_data[32]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I4(d2[6]),
        .O(\tx_encoded_data[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \tx_encoded_data[33]_i_1 
       (.I0(\tx_encoded_data[33]_i_2_n_0 ),
        .I1(c3[2]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I3(d3[7]),
        .I4(\tx_encoded_data[33]_i_3_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[33]));
  LUT5 #(
    .INIT(32'h222E0000)) 
    \tx_encoded_data[33]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I4(d2[7]),
        .O(\tx_encoded_data[33]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \tx_encoded_data[33]_i_3 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .O(\tx_encoded_data[33]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \tx_encoded_data[34]_i_1 
       (.I0(\tx_encoded_data[41]_i_2_n_0 ),
        .I1(d3[0]),
        .I2(\tx_encoded_data[34]_i_2_n_0 ),
        .I3(\tx_encoded_data[35]_i_3_n_0 ),
        .O(tx_encoded_data[34]));
  LUT5 #(
    .INIT(32'h888888F8)) 
    \tx_encoded_data[34]_i_2 
       (.I0(c3[3]),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I2(d4[0]),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .O(\tx_encoded_data[34]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \tx_encoded_data[35]_i_1 
       (.I0(\tx_encoded_data[41]_i_2_n_0 ),
        .I1(d3[1]),
        .I2(\tx_encoded_data[35]_i_2_n_0 ),
        .I3(\tx_encoded_data[35]_i_3_n_0 ),
        .O(tx_encoded_data[35]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h888888F8)) 
    \tx_encoded_data[35]_i_2 
       (.I0(c3[4]),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I2(d4[1]),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .O(\tx_encoded_data[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
    \tx_encoded_data[35]_i_3 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I3(o0),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(\tx_encoded_data[35]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \tx_encoded_data[36]_i_1 
       (.I0(c3[5]),
        .I1(\tx_encoded_data[37]_i_2_n_0 ),
        .I2(\tx_encoded_data[37]_i_3_n_0 ),
        .I3(\tx_encoded_data[36]_i_2_n_0 ),
        .I4(d3[2]),
        .I5(\tx_encoded_data[38]_i_4_n_0 ),
        .O(tx_encoded_data[36]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \tx_encoded_data[36]_i_2 
       (.I0(d4[2]),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I5(\tx_encoded_data[1]_i_2_n_0 ),
        .O(\tx_encoded_data[36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \tx_encoded_data[37]_i_1 
       (.I0(c3[6]),
        .I1(\tx_encoded_data[37]_i_2_n_0 ),
        .I2(\tx_encoded_data[37]_i_3_n_0 ),
        .I3(\tx_encoded_data[37]_i_4_n_0 ),
        .I4(d3[3]),
        .I5(\tx_encoded_data[38]_i_4_n_0 ),
        .O(tx_encoded_data[37]));
  LUT6 #(
    .INIT(64'hFF00000080000000)) 
    \tx_encoded_data[37]_i_2 
       (.I0(\tx_encoded_data[37]_i_5_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I5(\tx_encoded_data[37]_i_6_n_0 ),
        .O(\tx_encoded_data[37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000008)) 
    \tx_encoded_data[37]_i_3 
       (.I0(o0),
        .I1(\tx_encoded_data[37]_i_7_n_0 ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I5(\tx_encoded_data[1]_i_2_n_0 ),
        .O(\tx_encoded_data[37]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \tx_encoded_data[37]_i_4 
       (.I0(d4[3]),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I5(\tx_encoded_data[1]_i_2_n_0 ),
        .O(\tx_encoded_data[37]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h20002000000F0000)) 
    \tx_encoded_data[37]_i_5 
       (.I0(\t_type_reg_reg_n_0_[1] ),
        .I1(\t_type_reg_reg_n_0_[2] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .O(\tx_encoded_data[37]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \tx_encoded_data[37]_i_6 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .O(\tx_encoded_data[37]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tx_encoded_data[37]_i_7 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .O(\tx_encoded_data[37]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \tx_encoded_data[38]_i_1 
       (.I0(\tx_encoded_data[38]_i_2_n_0 ),
        .I1(d4[4]),
        .I2(\tx_encoded_data[38]_i_3_n_0 ),
        .I3(d3[4]),
        .I4(\tx_encoded_data[38]_i_4_n_0 ),
        .O(tx_encoded_data[38]));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \tx_encoded_data[38]_i_2 
       (.I0(c4[0]),
        .I1(\tx_encoded_data[44]_i_3_n_0 ),
        .I2(\tx_encoded_data[38]_i_5_n_0 ),
        .I3(\tx_encoded_data[41]_i_6_n_0 ),
        .I4(o4),
        .O(\tx_encoded_data[38]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tx_encoded_data[38]_i_3 
       (.I0(\tx_encoded_data[1]_i_2_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .O(\tx_encoded_data[38]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0404000400000004)) 
    \tx_encoded_data[38]_i_4 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(\tx_encoded_data[1]_i_2_n_0 ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .O(\tx_encoded_data[38]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000040)) 
    \tx_encoded_data[38]_i_5 
       (.I0(\tx_encoded_data[65]_i_5_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .O(\tx_encoded_data[38]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \tx_encoded_data[39]_i_1 
       (.I0(\tx_encoded_data[41]_i_2_n_0 ),
        .I1(d3[5]),
        .I2(\tx_encoded_data[39]_i_2_n_0 ),
        .I3(\tx_encoded_data[41]_i_4_n_0 ),
        .O(tx_encoded_data[39]));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \tx_encoded_data[39]_i_2 
       (.I0(c4[1]),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I4(d4[5]),
        .I5(\tx_encoded_data[41]_i_5_n_0 ),
        .O(\tx_encoded_data[39]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEEA)) 
    \tx_encoded_data[3]_i_1 
       (.I0(\tx_encoded_data[63]_i_2_n_0 ),
        .I1(data4[3]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I4(d0[1]),
        .O(tx_encoded_data[3]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \tx_encoded_data[40]_i_1 
       (.I0(\tx_encoded_data[41]_i_2_n_0 ),
        .I1(d3[6]),
        .I2(\tx_encoded_data[40]_i_2_n_0 ),
        .I3(\tx_encoded_data[41]_i_4_n_0 ),
        .O(tx_encoded_data[40]));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \tx_encoded_data[40]_i_2 
       (.I0(c4[2]),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I4(d4[6]),
        .I5(\tx_encoded_data[41]_i_5_n_0 ),
        .O(\tx_encoded_data[40]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \tx_encoded_data[41]_i_1 
       (.I0(\tx_encoded_data[41]_i_2_n_0 ),
        .I1(d3[7]),
        .I2(\tx_encoded_data[41]_i_3_n_0 ),
        .I3(\tx_encoded_data[41]_i_4_n_0 ),
        .O(tx_encoded_data[41]));
  LUT4 #(
    .INIT(16'h1F10)) 
    \tx_encoded_data[41]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .O(\tx_encoded_data[41]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \tx_encoded_data[41]_i_3 
       (.I0(c4[3]),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I4(d4[7]),
        .I5(\tx_encoded_data[41]_i_5_n_0 ),
        .O(\tx_encoded_data[41]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \tx_encoded_data[41]_i_4 
       (.I0(\tx_encoded_data[41]_i_6_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I2(o4),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I4(\tx_encoded_data[63]_i_2_n_0 ),
        .O(\tx_encoded_data[41]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tx_encoded_data[41]_i_5 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .O(\tx_encoded_data[41]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \tx_encoded_data[41]_i_6 
       (.I0(\t_type_reg_reg_n_0_[2] ),
        .I1(\t_type_reg_reg_n_0_[0] ),
        .I2(\t_type_reg_reg_n_0_[1] ),
        .O(\tx_encoded_data[41]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA800)) 
    \tx_encoded_data[42]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I3(c4[4]),
        .I4(\tx_encoded_data[42]_i_2_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[42]));
  LUT5 #(
    .INIT(32'h2AFF2A20)) 
    \tx_encoded_data[42]_i_2 
       (.I0(d4[0]),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I4(d5[0]),
        .O(\tx_encoded_data[42]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \tx_encoded_data[43]_i_1 
       (.I0(d5[1]),
        .I1(\tx_encoded_data[65]_i_2_n_0 ),
        .I2(\tx_encoded_data[43]_i_2_n_0 ),
        .I3(\tx_encoded_data[44]_i_3_n_0 ),
        .I4(c4[5]),
        .O(tx_encoded_data[43]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \tx_encoded_data[43]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I2(d4[1]),
        .I3(\tx_encoded_data[51]_i_2_n_0 ),
        .O(\tx_encoded_data[43]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \tx_encoded_data[44]_i_1 
       (.I0(d5[2]),
        .I1(\tx_encoded_data[65]_i_2_n_0 ),
        .I2(\tx_encoded_data[44]_i_2_n_0 ),
        .I3(\tx_encoded_data[44]_i_3_n_0 ),
        .I4(c4[6]),
        .O(tx_encoded_data[44]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \tx_encoded_data[44]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I2(d4[2]),
        .I3(\tx_encoded_data[51]_i_2_n_0 ),
        .O(\tx_encoded_data[44]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEEEEEEEEEEEEE)) 
    \tx_encoded_data[44]_i_3 
       (.I0(\tx_encoded_data[44]_i_4_n_0 ),
        .I1(\tx_encoded_data[44]_i_5_n_0 ),
        .I2(\tx_encoded_data[45]_i_3_n_0 ),
        .I3(\tx_encoded_data[45]_i_5_n_0 ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I5(\tx_encoded_data[44]_i_6_n_0 ),
        .O(\tx_encoded_data[44]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h01000000C0000000)) 
    \tx_encoded_data[44]_i_4 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I3(\tx_encoded_data[45]_i_3_n_0 ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .O(\tx_encoded_data[44]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \tx_encoded_data[44]_i_5 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I4(\tx_encoded_data[45]_i_3_n_0 ),
        .O(\tx_encoded_data[44]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \tx_encoded_data[44]_i_6 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .O(\tx_encoded_data[44]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8F8F8F8F8F8)) 
    \tx_encoded_data[45]_i_1 
       (.I0(d5[3]),
        .I1(\tx_encoded_data[65]_i_2_n_0 ),
        .I2(\tx_encoded_data[45]_i_2_n_0 ),
        .I3(c5[0]),
        .I4(\tx_encoded_data[45]_i_3_n_0 ),
        .I5(\tx_encoded_data[45]_i_4_n_0 ),
        .O(tx_encoded_data[45]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \tx_encoded_data[45]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I2(d4[3]),
        .I3(\tx_encoded_data[51]_i_2_n_0 ),
        .O(\tx_encoded_data[45]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \tx_encoded_data[45]_i_3 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .O(\tx_encoded_data[45]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC4440044000000CC)) 
    \tx_encoded_data[45]_i_4 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I2(\tx_encoded_data[45]_i_5_n_0 ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .O(\tx_encoded_data[45]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_encoded_data[45]_i_5 
       (.I0(\t_type_reg_reg_n_0_[1] ),
        .I1(\t_type_reg_reg_n_0_[2] ),
        .O(\tx_encoded_data[45]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_encoded_data[46]_i_1 
       (.I0(\tx_encoded_data[46]_i_2_n_0 ),
        .I1(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[46]));
  LUT6 #(
    .INIT(64'hCCF0F0F0EEFAAAAA)) 
    \tx_encoded_data[46]_i_2 
       (.I0(d5[4]),
        .I1(c5[1]),
        .I2(d4[4]),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .O(\tx_encoded_data[46]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_encoded_data[47]_i_1 
       (.I0(\tx_encoded_data[47]_i_2_n_0 ),
        .I1(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[47]));
  LUT6 #(
    .INIT(64'hCCF0F0F0EEFAAAAA)) 
    \tx_encoded_data[47]_i_2 
       (.I0(d5[5]),
        .I1(c5[2]),
        .I2(d4[5]),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .O(\tx_encoded_data[47]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_encoded_data[48]_i_1 
       (.I0(\tx_encoded_data[48]_i_2_n_0 ),
        .I1(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[48]));
  LUT6 #(
    .INIT(64'hCCF0F0F0EEFAAAAA)) 
    \tx_encoded_data[48]_i_2 
       (.I0(d5[6]),
        .I1(c5[3]),
        .I2(d4[6]),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .O(\tx_encoded_data[48]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_encoded_data[49]_i_1 
       (.I0(\tx_encoded_data[49]_i_2_n_0 ),
        .I1(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[49]));
  LUT6 #(
    .INIT(64'hCCF0F0F0EEFAAAAA)) 
    \tx_encoded_data[49]_i_2 
       (.I0(d5[7]),
        .I1(c5[4]),
        .I2(d4[7]),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .O(\tx_encoded_data[49]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEEA)) 
    \tx_encoded_data[4]_i_1 
       (.I0(\tx_encoded_data[63]_i_2_n_0 ),
        .I1(data4[4]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I4(d0[2]),
        .O(tx_encoded_data[4]));
  LUT6 #(
    .INIT(64'hFFFFFF08FF08FF08)) 
    \tx_encoded_data[50]_i_1 
       (.I0(d5[0]),
        .I1(\tx_encoded_data[51]_i_2_n_0 ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I3(\tx_encoded_data[50]_i_2_n_0 ),
        .I4(\tx_encoded_data[65]_i_2_n_0 ),
        .I5(d6[0]),
        .O(tx_encoded_data[50]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \tx_encoded_data[50]_i_2 
       (.I0(c5[5]),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I4(\tx_encoded_data[45]_i_4_n_0 ),
        .O(\tx_encoded_data[50]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF08FF08FF08)) 
    \tx_encoded_data[51]_i_1 
       (.I0(d5[1]),
        .I1(\tx_encoded_data[51]_i_2_n_0 ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I3(\tx_encoded_data[51]_i_3_n_0 ),
        .I4(\tx_encoded_data[65]_i_2_n_0 ),
        .I5(d6[1]),
        .O(tx_encoded_data[51]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \tx_encoded_data[51]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .O(\tx_encoded_data[51]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tx_encoded_data[51]_i_3 
       (.I0(c5[6]),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I4(\tx_encoded_data[45]_i_4_n_0 ),
        .O(\tx_encoded_data[51]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[52]_i_1 
       (.I0(\tx_encoded_data[65]_i_2_n_0 ),
        .I1(d6[2]),
        .I2(\tx_encoded_data[57]_i_2_n_0 ),
        .I3(d5[2]),
        .I4(c6[0]),
        .I5(\tx_encoded_data[58]_i_2_n_0 ),
        .O(tx_encoded_data[52]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB73EA40)) 
    \tx_encoded_data[53]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(d5[3]),
        .I3(c6[1]),
        .I4(d6[3]),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[53]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB73EA40)) 
    \tx_encoded_data[54]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(d5[4]),
        .I3(c6[2]),
        .I4(d6[4]),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[54]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB73EA40)) 
    \tx_encoded_data[55]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(d5[5]),
        .I3(c6[3]),
        .I4(d6[5]),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[55]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB73EA40)) 
    \tx_encoded_data[56]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(d5[6]),
        .I3(c6[4]),
        .I4(d6[6]),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[56]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[57]_i_1 
       (.I0(\tx_encoded_data[65]_i_2_n_0 ),
        .I1(d6[7]),
        .I2(\tx_encoded_data[57]_i_2_n_0 ),
        .I3(d5[7]),
        .I4(c6[5]),
        .I5(\tx_encoded_data[58]_i_2_n_0 ),
        .O(tx_encoded_data[57]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_encoded_data[57]_i_2 
       (.I0(\tx_encoded_data[51]_i_2_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .O(\tx_encoded_data[57]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[58]_i_1 
       (.I0(\tx_encoded_data[65]_i_2_n_0 ),
        .I1(d7[0]),
        .I2(\tx_encoded_data[65]_i_3_n_0 ),
        .I3(d6[0]),
        .I4(c6[6]),
        .I5(\tx_encoded_data[58]_i_2_n_0 ),
        .O(tx_encoded_data[58]));
  LUT6 #(
    .INIT(64'hF100000000000000)) 
    \tx_encoded_data[58]_i_2 
       (.I0(\tx_encoded_data[1]_i_2_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I2(\tx_encoded_data[45]_i_4_n_0 ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .O(\tx_encoded_data[58]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[59]_i_1 
       (.I0(\tx_encoded_data[65]_i_2_n_0 ),
        .I1(d7[1]),
        .I2(\tx_encoded_data[65]_i_3_n_0 ),
        .I3(d6[1]),
        .I4(c7[0]),
        .I5(\tx_encoded_data[65]_i_4_n_0 ),
        .O(tx_encoded_data[59]));
  LUT5 #(
    .INIT(32'hEEEFEEEA)) 
    \tx_encoded_data[5]_i_1 
       (.I0(\tx_encoded_data[63]_i_2_n_0 ),
        .I1(data4[5]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I4(d0[3]),
        .O(tx_encoded_data[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB73EA40)) 
    \tx_encoded_data[60]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(d6[2]),
        .I3(c7[1]),
        .I4(d7[2]),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[60]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB73EA40)) 
    \tx_encoded_data[61]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(d6[3]),
        .I3(c7[2]),
        .I4(d7[3]),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[61]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB73EA40)) 
    \tx_encoded_data[62]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(d6[4]),
        .I3(c7[3]),
        .I4(d7[4]),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[62]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB73EA40)) 
    \tx_encoded_data[63]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(d6[5]),
        .I3(c7[4]),
        .I4(d7[5]),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[63]));
  LUT3 #(
    .INIT(8'hFE)) 
    \tx_encoded_data[63]_i_2 
       (.I0(\tx_encoded_data[63]_i_3_n_0 ),
        .I1(\tx_encoded_data[63]_i_4_n_0 ),
        .I2(\tx_encoded_data[63]_i_5_n_0 ),
        .O(\tx_encoded_data[63]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88F000FF88F00000)) 
    \tx_encoded_data[63]_i_3 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I1(\t_type_reg_reg_n_0_[2] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .O(\tx_encoded_data[63]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h08AAFFAAFFFFFF00)) 
    \tx_encoded_data[63]_i_4 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I2(\t_type_reg_reg_n_0_[1] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .O(\tx_encoded_data[63]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3FFF0CAE3FBF0CAE)) 
    \tx_encoded_data[63]_i_5 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .O(\tx_encoded_data[63]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[64]_i_1 
       (.I0(\tx_encoded_data[65]_i_2_n_0 ),
        .I1(d7[6]),
        .I2(\tx_encoded_data[65]_i_3_n_0 ),
        .I3(d6[6]),
        .I4(c7[5]),
        .I5(\tx_encoded_data[65]_i_4_n_0 ),
        .O(tx_encoded_data[64]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[65]_i_1 
       (.I0(\tx_encoded_data[65]_i_2_n_0 ),
        .I1(d7[7]),
        .I2(\tx_encoded_data[65]_i_3_n_0 ),
        .I3(d6[7]),
        .I4(c7[6]),
        .I5(\tx_encoded_data[65]_i_4_n_0 ),
        .O(tx_encoded_data[65]));
  LUT6 #(
    .INIT(64'h0000000081010001)) 
    \tx_encoded_data[65]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I5(\tx_encoded_data[65]_i_5_n_0 ),
        .O(\tx_encoded_data[65]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \tx_encoded_data[65]_i_3 
       (.I0(\tx_encoded_data[51]_i_2_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .O(\tx_encoded_data[65]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'hFF008000)) 
    \tx_encoded_data[65]_i_4 
       (.I0(\tx_encoded_data[45]_i_4_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I4(\tx_encoded_data[51]_i_2_n_0 ),
        .O(\tx_encoded_data[65]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tx_encoded_data[65]_i_5 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .O(\tx_encoded_data[65]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEEA)) 
    \tx_encoded_data[6]_i_1 
       (.I0(\tx_encoded_data[63]_i_2_n_0 ),
        .I1(data4[6]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I4(d0[4]),
        .O(tx_encoded_data[6]));
  LUT4 #(
    .INIT(16'hF444)) 
    \tx_encoded_data[7]_i_1 
       (.I0(tx_encoded_data[0]),
        .I1(d0[5]),
        .I2(data4[7]),
        .I3(\tx_encoded_data[9]_i_2_n_0 ),
        .O(tx_encoded_data[7]));
  LUT4 #(
    .INIT(16'hF444)) 
    \tx_encoded_data[8]_i_1 
       (.I0(tx_encoded_data[0]),
        .I1(d0[6]),
        .I2(data4[8]),
        .I3(\tx_encoded_data[9]_i_2_n_0 ),
        .O(tx_encoded_data[8]));
  LUT4 #(
    .INIT(16'hF444)) 
    \tx_encoded_data[9]_i_1 
       (.I0(tx_encoded_data[0]),
        .I1(d0[7]),
        .I2(data4[9]),
        .I3(\tx_encoded_data[9]_i_2_n_0 ),
        .O(tx_encoded_data[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFFAE)) 
    \tx_encoded_data[9]_i_2 
       (.I0(\tx_encoded_data[9]_i_3_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I2(\tx_encoded_data[1]_i_2_n_0 ),
        .I3(\tx_encoded_data[9]_i_4_n_0 ),
        .I4(\tx_encoded_data[65]_i_5_n_0 ),
        .I5(\tx_encoded_data[38]_i_4_n_0 ),
        .O(\tx_encoded_data[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \tx_encoded_data[9]_i_3 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I3(\tx_encoded_data[45]_i_4_n_0 ),
        .O(\tx_encoded_data[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \tx_encoded_data[9]_i_4 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .O(\tx_encoded_data[9]_i_4_n_0 ));
  FDSE \tx_encoded_data_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[0]),
        .Q(\tx_66_enc_out_reg[65] [0]),
        .S(out));
  FDRE \tx_encoded_data_reg[10] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[10]),
        .Q(\tx_66_enc_out_reg[65] [10]),
        .R(out));
  FDRE \tx_encoded_data_reg[11] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[11]),
        .Q(\tx_66_enc_out_reg[65] [11]),
        .R(out));
  FDRE \tx_encoded_data_reg[12] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[12]),
        .Q(\tx_66_enc_out_reg[65] [12]),
        .R(out));
  FDRE \tx_encoded_data_reg[13] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[13]),
        .Q(\tx_66_enc_out_reg[65] [13]),
        .R(out));
  FDRE \tx_encoded_data_reg[14] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[14]),
        .Q(\tx_66_enc_out_reg[65] [14]),
        .R(out));
  FDRE \tx_encoded_data_reg[15] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[15]),
        .Q(\tx_66_enc_out_reg[65] [15]),
        .R(out));
  FDRE \tx_encoded_data_reg[16] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[16]),
        .Q(\tx_66_enc_out_reg[65] [16]),
        .R(out));
  FDRE \tx_encoded_data_reg[17] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[17]),
        .Q(\tx_66_enc_out_reg[65] [17]),
        .R(out));
  FDRE \tx_encoded_data_reg[18] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[18]),
        .Q(\tx_66_enc_out_reg[65] [18]),
        .R(out));
  FDRE \tx_encoded_data_reg[19] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[19]),
        .Q(\tx_66_enc_out_reg[65] [19]),
        .R(out));
  FDRE \tx_encoded_data_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[1]),
        .Q(\tx_66_enc_out_reg[65] [1]),
        .R(out));
  FDRE \tx_encoded_data_reg[20] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[20]),
        .Q(\tx_66_enc_out_reg[65] [20]),
        .R(out));
  FDRE \tx_encoded_data_reg[21] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[21]),
        .Q(\tx_66_enc_out_reg[65] [21]),
        .R(out));
  FDRE \tx_encoded_data_reg[22] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[22]),
        .Q(\tx_66_enc_out_reg[65] [22]),
        .R(out));
  FDRE \tx_encoded_data_reg[23] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[23]),
        .Q(\tx_66_enc_out_reg[65] [23]),
        .R(out));
  FDRE \tx_encoded_data_reg[24] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[24]),
        .Q(\tx_66_enc_out_reg[65] [24]),
        .R(out));
  FDRE \tx_encoded_data_reg[25] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[25]),
        .Q(\tx_66_enc_out_reg[65] [25]),
        .R(out));
  FDSE \tx_encoded_data_reg[26] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[26]),
        .Q(\tx_66_enc_out_reg[65] [26]),
        .S(out));
  FDRE \tx_encoded_data_reg[27] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[27]),
        .Q(\tx_66_enc_out_reg[65] [27]),
        .R(out));
  FDRE \tx_encoded_data_reg[28] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[28]),
        .Q(\tx_66_enc_out_reg[65] [28]),
        .R(out));
  FDRE \tx_encoded_data_reg[29] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[29]),
        .Q(\tx_66_enc_out_reg[65] [29]),
        .R(out));
  FDSE \tx_encoded_data_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[2]),
        .Q(\tx_66_enc_out_reg[65] [2]),
        .S(out));
  FDRE \tx_encoded_data_reg[30] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[30]),
        .Q(\tx_66_enc_out_reg[65] [30]),
        .R(out));
  FDRE \tx_encoded_data_reg[31] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[31]),
        .Q(\tx_66_enc_out_reg[65] [31]),
        .R(out));
  FDRE \tx_encoded_data_reg[32] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[32]),
        .Q(\tx_66_enc_out_reg[65] [32]),
        .R(out));
  FDRE \tx_encoded_data_reg[33] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[33]),
        .Q(\tx_66_enc_out_reg[65] [33]),
        .R(out));
  FDRE \tx_encoded_data_reg[34] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[34]),
        .Q(\tx_66_enc_out_reg[65] [34]),
        .R(out));
  FDRE \tx_encoded_data_reg[35] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[35]),
        .Q(\tx_66_enc_out_reg[65] [35]),
        .R(out));
  FDRE \tx_encoded_data_reg[36] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[36]),
        .Q(\tx_66_enc_out_reg[65] [36]),
        .R(out));
  FDRE \tx_encoded_data_reg[37] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[37]),
        .Q(\tx_66_enc_out_reg[65] [37]),
        .R(out));
  FDRE \tx_encoded_data_reg[38] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[38]),
        .Q(\tx_66_enc_out_reg[65] [38]),
        .R(out));
  FDRE \tx_encoded_data_reg[39] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[39]),
        .Q(\tx_66_enc_out_reg[65] [39]),
        .R(out));
  FDRE \tx_encoded_data_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[3]),
        .Q(\tx_66_enc_out_reg[65] [3]),
        .R(out));
  FDRE \tx_encoded_data_reg[40] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[40]),
        .Q(\tx_66_enc_out_reg[65] [40]),
        .R(out));
  FDRE \tx_encoded_data_reg[41] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[41]),
        .Q(\tx_66_enc_out_reg[65] [41]),
        .R(out));
  FDRE \tx_encoded_data_reg[42] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[42]),
        .Q(\tx_66_enc_out_reg[65] [42]),
        .R(out));
  FDRE \tx_encoded_data_reg[43] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[43]),
        .Q(\tx_66_enc_out_reg[65] [43]),
        .R(out));
  FDRE \tx_encoded_data_reg[44] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[44]),
        .Q(\tx_66_enc_out_reg[65] [44]),
        .R(out));
  FDRE \tx_encoded_data_reg[45] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[45]),
        .Q(\tx_66_enc_out_reg[65] [45]),
        .R(out));
  FDRE \tx_encoded_data_reg[46] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[46]),
        .Q(\tx_66_enc_out_reg[65] [46]),
        .R(out));
  FDRE \tx_encoded_data_reg[47] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[47]),
        .Q(\tx_66_enc_out_reg[65] [47]),
        .R(out));
  FDRE \tx_encoded_data_reg[48] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[48]),
        .Q(\tx_66_enc_out_reg[65] [48]),
        .R(out));
  FDRE \tx_encoded_data_reg[49] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[49]),
        .Q(\tx_66_enc_out_reg[65] [49]),
        .R(out));
  FDSE \tx_encoded_data_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[4]),
        .Q(\tx_66_enc_out_reg[65] [4]),
        .S(out));
  FDRE \tx_encoded_data_reg[50] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[50]),
        .Q(\tx_66_enc_out_reg[65] [50]),
        .R(out));
  FDRE \tx_encoded_data_reg[51] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[51]),
        .Q(\tx_66_enc_out_reg[65] [51]),
        .R(out));
  FDRE \tx_encoded_data_reg[52] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[52]),
        .Q(\tx_66_enc_out_reg[65] [52]),
        .R(out));
  FDRE \tx_encoded_data_reg[53] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[53]),
        .Q(\tx_66_enc_out_reg[65] [53]),
        .R(out));
  FDRE \tx_encoded_data_reg[54] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[54]),
        .Q(\tx_66_enc_out_reg[65] [54]),
        .R(out));
  FDRE \tx_encoded_data_reg[55] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[55]),
        .Q(\tx_66_enc_out_reg[65] [55]),
        .R(out));
  FDRE \tx_encoded_data_reg[56] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[56]),
        .Q(\tx_66_enc_out_reg[65] [56]),
        .R(out));
  FDRE \tx_encoded_data_reg[57] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[57]),
        .Q(\tx_66_enc_out_reg[65] [57]),
        .R(out));
  FDSE \tx_encoded_data_reg[58] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[58]),
        .Q(\tx_66_enc_out_reg[65] [58]),
        .S(out));
  FDRE \tx_encoded_data_reg[59] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[59]),
        .Q(\tx_66_enc_out_reg[65] [59]),
        .R(out));
  FDRE \tx_encoded_data_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[5]),
        .Q(\tx_66_enc_out_reg[65] [5]),
        .R(out));
  FDRE \tx_encoded_data_reg[60] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[60]),
        .Q(\tx_66_enc_out_reg[65] [60]),
        .R(out));
  FDRE \tx_encoded_data_reg[61] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[61]),
        .Q(\tx_66_enc_out_reg[65] [61]),
        .R(out));
  FDRE \tx_encoded_data_reg[62] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[62]),
        .Q(\tx_66_enc_out_reg[65] [62]),
        .R(out));
  FDRE \tx_encoded_data_reg[63] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[63]),
        .Q(\tx_66_enc_out_reg[65] [63]),
        .R(out));
  FDRE \tx_encoded_data_reg[64] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[64]),
        .Q(\tx_66_enc_out_reg[65] [64]),
        .R(out));
  FDRE \tx_encoded_data_reg[65] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[65]),
        .Q(\tx_66_enc_out_reg[65] [65]),
        .R(out));
  FDSE \tx_encoded_data_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[6]),
        .Q(\tx_66_enc_out_reg[65] [6]),
        .S(out));
  FDRE \tx_encoded_data_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[7]),
        .Q(\tx_66_enc_out_reg[65] [7]),
        .R(out));
  FDSE \tx_encoded_data_reg[8] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[8]),
        .Q(\tx_66_enc_out_reg[65] [8]),
        .S(out));
  FDRE \tx_encoded_data_reg[9] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[9]),
        .Q(\tx_66_enc_out_reg[65] [9]),
        .R(out));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg1_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(tx_xgmii_ctrl_reg1[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg1_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(tx_xgmii_ctrl_reg1[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg1_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(tx_xgmii_ctrl_reg1[2]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg1_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(tx_xgmii_ctrl_reg1[3]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg1_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(tx_xgmii_ctrl_reg1[4]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg1_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(tx_xgmii_ctrl_reg1[5]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg1_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(tx_xgmii_ctrl_reg1[6]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg1_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(tx_xgmii_ctrl_reg1[7]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg2_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(tx_xgmii_ctrl_reg2[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg2_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(tx_xgmii_ctrl_reg2[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg2_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(tx_xgmii_ctrl_reg2[2]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg2_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(tx_xgmii_ctrl_reg2[3]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg2_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(tx_xgmii_ctrl_reg2[4]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg2_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(tx_xgmii_ctrl_reg2[5]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg2_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(tx_xgmii_ctrl_reg2[6]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg2_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(tx_xgmii_ctrl_reg2[7]),
        .R(1'b0));
  FDRE \tx_xgmii_ctrl_reg2_reg_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[0]),
        .Q(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tx_xgmii_ctrl_reg2_reg_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[1]),
        .Q(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \tx_xgmii_ctrl_reg2_reg_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[2]),
        .Q(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \tx_xgmii_ctrl_reg2_reg_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[3]),
        .Q(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \tx_xgmii_ctrl_reg2_reg_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[4]),
        .Q(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \tx_xgmii_ctrl_reg2_reg_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[5]),
        .Q(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \tx_xgmii_ctrl_reg2_reg_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[6]),
        .Q(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \tx_xgmii_ctrl_reg2_reg_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[7]),
        .Q(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [0]),
        .Q(tx_xgmii_data_reg2[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[10] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [10]),
        .Q(tx_xgmii_data_reg2[10]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[11] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [11]),
        .Q(tx_xgmii_data_reg2[11]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[12] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [12]),
        .Q(tx_xgmii_data_reg2[12]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[13] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [13]),
        .Q(tx_xgmii_data_reg2[13]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[14] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [14]),
        .Q(tx_xgmii_data_reg2[14]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[15] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [15]),
        .Q(tx_xgmii_data_reg2[15]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[16] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [16]),
        .Q(tx_xgmii_data_reg2[16]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[17] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [17]),
        .Q(tx_xgmii_data_reg2[17]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[18] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [18]),
        .Q(tx_xgmii_data_reg2[18]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[19] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [19]),
        .Q(tx_xgmii_data_reg2[19]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [1]),
        .Q(tx_xgmii_data_reg2[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[20] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [20]),
        .Q(tx_xgmii_data_reg2[20]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[21] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [21]),
        .Q(tx_xgmii_data_reg2[21]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[22] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [22]),
        .Q(tx_xgmii_data_reg2[22]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[23] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [23]),
        .Q(tx_xgmii_data_reg2[23]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[24] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [24]),
        .Q(tx_xgmii_data_reg2[24]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[25] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [25]),
        .Q(tx_xgmii_data_reg2[25]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[26] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [26]),
        .Q(tx_xgmii_data_reg2[26]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[27] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [27]),
        .Q(tx_xgmii_data_reg2[27]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[28] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [28]),
        .Q(tx_xgmii_data_reg2[28]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[29] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [29]),
        .Q(tx_xgmii_data_reg2[29]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [2]),
        .Q(tx_xgmii_data_reg2[2]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[30] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [30]),
        .Q(tx_xgmii_data_reg2[30]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[31] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [31]),
        .Q(tx_xgmii_data_reg2[31]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[32] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [32]),
        .Q(tx_xgmii_data_reg2[32]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[33] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [33]),
        .Q(tx_xgmii_data_reg2[33]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[34] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [34]),
        .Q(tx_xgmii_data_reg2[34]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[35] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [35]),
        .Q(tx_xgmii_data_reg2[35]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[36] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [36]),
        .Q(tx_xgmii_data_reg2[36]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[37] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [37]),
        .Q(tx_xgmii_data_reg2[37]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[38] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [38]),
        .Q(tx_xgmii_data_reg2[38]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[39] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [39]),
        .Q(tx_xgmii_data_reg2[39]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [3]),
        .Q(tx_xgmii_data_reg2[3]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[40] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [40]),
        .Q(tx_xgmii_data_reg2[40]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[41] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [41]),
        .Q(tx_xgmii_data_reg2[41]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[42] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [42]),
        .Q(tx_xgmii_data_reg2[42]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[43] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [43]),
        .Q(tx_xgmii_data_reg2[43]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[44] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [44]),
        .Q(tx_xgmii_data_reg2[44]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[45] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [45]),
        .Q(tx_xgmii_data_reg2[45]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[46] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [46]),
        .Q(tx_xgmii_data_reg2[46]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[47] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [47]),
        .Q(tx_xgmii_data_reg2[47]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[48] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [48]),
        .Q(tx_xgmii_data_reg2[48]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[49] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [49]),
        .Q(tx_xgmii_data_reg2[49]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [4]),
        .Q(tx_xgmii_data_reg2[4]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[50] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [50]),
        .Q(tx_xgmii_data_reg2[50]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[51] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [51]),
        .Q(tx_xgmii_data_reg2[51]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[52] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [52]),
        .Q(tx_xgmii_data_reg2[52]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[53] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [53]),
        .Q(tx_xgmii_data_reg2[53]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[54] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [54]),
        .Q(tx_xgmii_data_reg2[54]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[55] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [55]),
        .Q(tx_xgmii_data_reg2[55]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[56] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [56]),
        .Q(tx_xgmii_data_reg2[56]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[57] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [57]),
        .Q(tx_xgmii_data_reg2[57]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[58] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [58]),
        .Q(tx_xgmii_data_reg2[58]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[59] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [59]),
        .Q(tx_xgmii_data_reg2[59]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [5]),
        .Q(tx_xgmii_data_reg2[5]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[60] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [60]),
        .Q(tx_xgmii_data_reg2[60]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[61] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [61]),
        .Q(tx_xgmii_data_reg2[61]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[62] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [62]),
        .Q(tx_xgmii_data_reg2[62]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[63] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [63]),
        .Q(tx_xgmii_data_reg2[63]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [6]),
        .Q(tx_xgmii_data_reg2[6]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [7]),
        .Q(tx_xgmii_data_reg2[7]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[8] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [8]),
        .Q(tx_xgmii_data_reg2[8]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[9] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [9]),
        .Q(tx_xgmii_data_reg2[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \tx_xgmii_valid_code[0]_i_1 
       (.I0(\tx_xgmii_valid_code[0]_i_2_n_0 ),
        .I1(\tx_xgmii_valid_code[7]_i_3_n_0 ),
        .I2(D[0]),
        .O(\tx_xgmii_valid_code[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0B00C00008000000)) 
    \tx_xgmii_valid_code[0]_i_2 
       (.I0(\t_code[0]_i_2_n_0 ),
        .I1(\xgmii_txd_reg_reg[63] [1]),
        .I2(\xgmii_txd_reg_reg[63] [0]),
        .I3(\xgmii_txd_reg_reg[63] [2]),
        .I4(\xgmii_txd_reg_reg[63] [3]),
        .I5(\tx_xgmii_valid_code[0]_i_3_n_0 ),
        .O(\tx_xgmii_valid_code[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h48808089)) 
    \tx_xgmii_valid_code[0]_i_3 
       (.I0(\xgmii_txd_reg_reg[63] [3]),
        .I1(\xgmii_txd_reg_reg[63] [4]),
        .I2(\xgmii_txd_reg_reg[63] [5]),
        .I3(\xgmii_txd_reg_reg[63] [7]),
        .I4(\xgmii_txd_reg_reg[63] [6]),
        .O(\tx_xgmii_valid_code[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tx_xgmii_valid_code[1]_i_1 
       (.I0(D[1]),
        .I1(\tx_xgmii_valid_code[1]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A00000C000A000)) 
    \tx_xgmii_valid_code[1]_i_2 
       (.I0(\tx_xgmii_valid_code[1]_i_3_n_0 ),
        .I1(\t_code[1]_i_2_n_0 ),
        .I2(\xgmii_txd_reg_reg[63] [10]),
        .I3(\xgmii_txd_reg_reg[63] [11]),
        .I4(\xgmii_txd_reg_reg[63] [9]),
        .I5(\xgmii_txd_reg_reg[63] [8]),
        .O(\tx_xgmii_valid_code[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h6A820001)) 
    \tx_xgmii_valid_code[1]_i_3 
       (.I0(\xgmii_txd_reg_reg[63] [11]),
        .I1(\xgmii_txd_reg_reg[63] [15]),
        .I2(\xgmii_txd_reg_reg[63] [14]),
        .I3(\xgmii_txd_reg_reg[63] [13]),
        .I4(\xgmii_txd_reg_reg[63] [12]),
        .O(\tx_xgmii_valid_code[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tx_xgmii_valid_code[2]_i_1 
       (.I0(D[2]),
        .I1(\tx_xgmii_valid_code[2]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A00000C000A000)) 
    \tx_xgmii_valid_code[2]_i_2 
       (.I0(\tx_xgmii_valid_code[2]_i_3_n_0 ),
        .I1(\t_code[2]_i_2_n_0 ),
        .I2(\xgmii_txd_reg_reg[63] [18]),
        .I3(\xgmii_txd_reg_reg[63] [19]),
        .I4(\xgmii_txd_reg_reg[63] [17]),
        .I5(\xgmii_txd_reg_reg[63] [16]),
        .O(\tx_xgmii_valid_code[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h6A820001)) 
    \tx_xgmii_valid_code[2]_i_3 
       (.I0(\xgmii_txd_reg_reg[63] [19]),
        .I1(\xgmii_txd_reg_reg[63] [23]),
        .I2(\xgmii_txd_reg_reg[63] [22]),
        .I3(\xgmii_txd_reg_reg[63] [21]),
        .I4(\xgmii_txd_reg_reg[63] [20]),
        .O(\tx_xgmii_valid_code[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tx_xgmii_valid_code[3]_i_1 
       (.I0(D[3]),
        .I1(\tx_xgmii_valid_code[3]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A00000C000A000)) 
    \tx_xgmii_valid_code[3]_i_2 
       (.I0(\tx_xgmii_valid_code[3]_i_3_n_0 ),
        .I1(\t_code[3]_i_2_n_0 ),
        .I2(\xgmii_txd_reg_reg[63] [26]),
        .I3(\xgmii_txd_reg_reg[63] [27]),
        .I4(\xgmii_txd_reg_reg[63] [25]),
        .I5(\xgmii_txd_reg_reg[63] [24]),
        .O(\tx_xgmii_valid_code[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h6A820001)) 
    \tx_xgmii_valid_code[3]_i_3 
       (.I0(\xgmii_txd_reg_reg[63] [27]),
        .I1(\xgmii_txd_reg_reg[63] [31]),
        .I2(\xgmii_txd_reg_reg[63] [30]),
        .I3(\xgmii_txd_reg_reg[63] [29]),
        .I4(\xgmii_txd_reg_reg[63] [28]),
        .O(\tx_xgmii_valid_code[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h2222AAA2)) 
    \tx_xgmii_valid_code[4]_i_1 
       (.I0(D[4]),
        .I1(\tx_xgmii_valid_code[4]_i_2_n_0 ),
        .I2(\tx_xgmii_valid_code[4]_i_3_n_0 ),
        .I3(\xgmii_txd_reg_reg[63] [35]),
        .I4(\tx_xgmii_valid_code[4]_i_4_n_0 ),
        .O(\tx_xgmii_valid_code[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \tx_xgmii_valid_code[4]_i_2 
       (.I0(\xgmii_txd_reg_reg[63] [32]),
        .I1(\xgmii_txd_reg_reg[63] [33]),
        .I2(\xgmii_txd_reg_reg[63] [39]),
        .I3(\xgmii_txd_reg_reg[63] [38]),
        .I4(\t_code[4]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000001000)) 
    \tx_xgmii_valid_code[4]_i_3 
       (.I0(\xgmii_txd_reg_reg[63] [37]),
        .I1(\xgmii_txd_reg_reg[63] [36]),
        .I2(\xgmii_txd_reg_reg[63] [33]),
        .I3(\xgmii_txd_reg_reg[63] [32]),
        .I4(\xgmii_txd_reg_reg[63] [39]),
        .I5(\xgmii_txd_reg_reg[63] [38]),
        .O(\tx_xgmii_valid_code[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCF4F4F4F4FFFFF4F)) 
    \tx_xgmii_valid_code[4]_i_4 
       (.I0(o_code_c4_i_2_n_0),
        .I1(\xgmii_txd_reg_reg[63] [35]),
        .I2(\xgmii_txd_reg_reg[63] [34]),
        .I3(\xgmii_txd_reg_reg[63] [38]),
        .I4(\xgmii_txd_reg_reg[63] [39]),
        .I5(\xgmii_txd_reg_reg[63] [37]),
        .O(\tx_xgmii_valid_code[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tx_xgmii_valid_code[5]_i_1 
       (.I0(D[5]),
        .I1(\tx_xgmii_valid_code[5]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A00000C000A000)) 
    \tx_xgmii_valid_code[5]_i_2 
       (.I0(\tx_xgmii_valid_code[5]_i_3_n_0 ),
        .I1(\t_code[5]_i_2_n_0 ),
        .I2(\xgmii_txd_reg_reg[63] [42]),
        .I3(\xgmii_txd_reg_reg[63] [43]),
        .I4(\xgmii_txd_reg_reg[63] [41]),
        .I5(\xgmii_txd_reg_reg[63] [40]),
        .O(\tx_xgmii_valid_code[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h6A820001)) 
    \tx_xgmii_valid_code[5]_i_3 
       (.I0(\xgmii_txd_reg_reg[63] [43]),
        .I1(\xgmii_txd_reg_reg[63] [47]),
        .I2(\xgmii_txd_reg_reg[63] [46]),
        .I3(\xgmii_txd_reg_reg[63] [45]),
        .I4(\xgmii_txd_reg_reg[63] [44]),
        .O(\tx_xgmii_valid_code[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tx_xgmii_valid_code[6]_i_1 
       (.I0(D[6]),
        .I1(\tx_xgmii_valid_code[6]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A00000C000A000)) 
    \tx_xgmii_valid_code[6]_i_2 
       (.I0(\tx_xgmii_valid_code[6]_i_3_n_0 ),
        .I1(\t_code[6]_i_2_n_0 ),
        .I2(\xgmii_txd_reg_reg[63] [50]),
        .I3(\xgmii_txd_reg_reg[63] [51]),
        .I4(\xgmii_txd_reg_reg[63] [49]),
        .I5(\xgmii_txd_reg_reg[63] [48]),
        .O(\tx_xgmii_valid_code[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h6A820001)) 
    \tx_xgmii_valid_code[6]_i_3 
       (.I0(\xgmii_txd_reg_reg[63] [51]),
        .I1(\xgmii_txd_reg_reg[63] [55]),
        .I2(\xgmii_txd_reg_reg[63] [54]),
        .I3(\xgmii_txd_reg_reg[63] [53]),
        .I4(\xgmii_txd_reg_reg[63] [52]),
        .O(\tx_xgmii_valid_code[6]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tx_xgmii_valid_code[7]_i_1 
       (.I0(\tx_xgmii_valid_code[7]_i_3_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \tx_xgmii_valid_code[7]_i_10 
       (.I0(\tx_xgmii_valid_code[7]_i_15_n_0 ),
        .I1(D[7]),
        .I2(D[5]),
        .I3(D[6]),
        .I4(D[4]),
        .I5(\t_code[0]_i_1_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h6A820001)) 
    \tx_xgmii_valid_code[7]_i_11 
       (.I0(\xgmii_txd_reg_reg[63] [59]),
        .I1(\xgmii_txd_reg_reg[63] [63]),
        .I2(\xgmii_txd_reg_reg[63] [62]),
        .I3(\xgmii_txd_reg_reg[63] [61]),
        .I4(\xgmii_txd_reg_reg[63] [60]),
        .O(\tx_xgmii_valid_code[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \tx_xgmii_valid_code[7]_i_12 
       (.I0(\t_code[0]_i_2_n_0 ),
        .I1(\xgmii_txd_reg_reg[63] [0]),
        .I2(\xgmii_txd_reg_reg[63] [1]),
        .I3(\xgmii_txd_reg_reg[63] [2]),
        .I4(\xgmii_txd_reg_reg[63] [3]),
        .O(\tx_xgmii_valid_code[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \tx_xgmii_valid_code[7]_i_13 
       (.I0(\xgmii_txd_reg_reg[63] [16]),
        .I1(\xgmii_txd_reg_reg[63] [17]),
        .I2(\xgmii_txd_reg_reg[63] [19]),
        .I3(\xgmii_txd_reg_reg[63] [18]),
        .I4(\t_code[2]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \tx_xgmii_valid_code[7]_i_14 
       (.I0(\xgmii_txd_reg_reg[63] [24]),
        .I1(\xgmii_txd_reg_reg[63] [25]),
        .I2(\xgmii_txd_reg_reg[63] [27]),
        .I3(\xgmii_txd_reg_reg[63] [26]),
        .I4(\t_code[3]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \tx_xgmii_valid_code[7]_i_15 
       (.I0(D[3]),
        .I1(D[1]),
        .I2(D[2]),
        .I3(D[0]),
        .O(\tx_xgmii_valid_code[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tx_xgmii_valid_code[7]_i_2 
       (.I0(D[7]),
        .I1(\tx_xgmii_valid_code[7]_i_4_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \tx_xgmii_valid_code[7]_i_3 
       (.I0(\tx_xgmii_valid_code[7]_i_5_n_0 ),
        .I1(\tx_xgmii_valid_code[7]_i_6_n_0 ),
        .I2(\tx_xgmii_valid_code[7]_i_7_n_0 ),
        .I3(\tx_xgmii_valid_code[7]_i_8_n_0 ),
        .I4(\tx_xgmii_valid_code[7]_i_9_n_0 ),
        .I5(\tx_xgmii_valid_code[7]_i_10_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00A00000C000A000)) 
    \tx_xgmii_valid_code[7]_i_4 
       (.I0(\tx_xgmii_valid_code[7]_i_11_n_0 ),
        .I1(\t_code[7]_i_2_n_0 ),
        .I2(\xgmii_txd_reg_reg[63] [58]),
        .I3(\xgmii_txd_reg_reg[63] [59]),
        .I4(\xgmii_txd_reg_reg[63] [57]),
        .I5(\xgmii_txd_reg_reg[63] [56]),
        .O(\tx_xgmii_valid_code[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \tx_xgmii_valid_code[7]_i_5 
       (.I0(\tx_xgmii_valid_code[4]_i_2_n_0 ),
        .I1(\tx_xgmii_valid_code[7]_i_12_n_0 ),
        .I2(\tx_xgmii_valid_code[7]_i_13_n_0 ),
        .I3(\tx_xgmii_valid_code[7]_i_14_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \tx_xgmii_valid_code[7]_i_6 
       (.I0(\xgmii_txd_reg_reg[63] [48]),
        .I1(\xgmii_txd_reg_reg[63] [49]),
        .I2(\xgmii_txd_reg_reg[63] [51]),
        .I3(\xgmii_txd_reg_reg[63] [50]),
        .I4(\t_code[6]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \tx_xgmii_valid_code[7]_i_7 
       (.I0(\xgmii_txd_reg_reg[63] [8]),
        .I1(\xgmii_txd_reg_reg[63] [9]),
        .I2(\xgmii_txd_reg_reg[63] [11]),
        .I3(\xgmii_txd_reg_reg[63] [10]),
        .I4(\t_code[1]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \tx_xgmii_valid_code[7]_i_8 
       (.I0(\xgmii_txd_reg_reg[63] [40]),
        .I1(\xgmii_txd_reg_reg[63] [41]),
        .I2(\xgmii_txd_reg_reg[63] [43]),
        .I3(\xgmii_txd_reg_reg[63] [42]),
        .I4(\t_code[5]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \tx_xgmii_valid_code[7]_i_9 
       (.I0(\xgmii_txd_reg_reg[63] [56]),
        .I1(\xgmii_txd_reg_reg[63] [57]),
        .I2(\xgmii_txd_reg_reg[63] [59]),
        .I3(\xgmii_txd_reg_reg[63] [58]),
        .I4(\t_code[7]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_9_n_0 ));
  FDRE \tx_xgmii_valid_code_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\tx_xgmii_valid_code[0]_i_1_n_0 ),
        .Q(\tx_xgmii_valid_code_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tx_xgmii_valid_code_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\tx_xgmii_valid_code[1]_i_1_n_0 ),
        .Q(\tx_xgmii_valid_code_reg_n_0_[1] ),
        .R(\tx_xgmii_valid_code[7]_i_1_n_0 ));
  FDRE \tx_xgmii_valid_code_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\tx_xgmii_valid_code[2]_i_1_n_0 ),
        .Q(\tx_xgmii_valid_code_reg_n_0_[2] ),
        .R(\tx_xgmii_valid_code[7]_i_1_n_0 ));
  FDRE \tx_xgmii_valid_code_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\tx_xgmii_valid_code[3]_i_1_n_0 ),
        .Q(\tx_xgmii_valid_code_reg_n_0_[3] ),
        .R(\tx_xgmii_valid_code[7]_i_1_n_0 ));
  FDRE \tx_xgmii_valid_code_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\tx_xgmii_valid_code[4]_i_1_n_0 ),
        .Q(\tx_xgmii_valid_code_reg_n_0_[4] ),
        .R(\tx_xgmii_valid_code[7]_i_1_n_0 ));
  FDRE \tx_xgmii_valid_code_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\tx_xgmii_valid_code[5]_i_1_n_0 ),
        .Q(\tx_xgmii_valid_code_reg_n_0_[5] ),
        .R(\tx_xgmii_valid_code[7]_i_1_n_0 ));
  FDRE \tx_xgmii_valid_code_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\tx_xgmii_valid_code[6]_i_1_n_0 ),
        .Q(\tx_xgmii_valid_code_reg_n_0_[6] ),
        .R(\tx_xgmii_valid_code[7]_i_1_n_0 ));
  FDRE \tx_xgmii_valid_code_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\tx_xgmii_valid_code[7]_i_2_n_0 ),
        .Q(p_5_in),
        .R(\tx_xgmii_valid_code[7]_i_1_n_0 ));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_tx_pcs
   (\scr_reg_reg[11] ,
    \scr_reg_reg[50] ,
    \scr_reg_reg[12] ,
    \scr_reg_reg[51] ,
    \scr_reg_reg[15] ,
    \scr_reg_reg[54] ,
    \scr_reg_reg[17] ,
    \scr_reg_reg[56] ,
    \scr_reg_reg[18] ,
    \scr_reg_reg[57] ,
    \scr_reg_reg[19] ,
    \gt_txd_reg[5] ,
    \scr_reg_reg[0] ,
    \scr_reg_reg[39] ,
    \scr_reg_reg[40] ,
    \scr_reg_reg[1] ,
    \gt_txd_reg[4] ,
    \scr_reg_reg[2] ,
    \gt_txd_reg[3] ,
    \scr_reg_reg[41] ,
    \scr_reg_reg[4] ,
    \gt_txd_reg[1] ,
    \scr_reg_reg[43] ,
    \scr_reg_reg[44] ,
    \scr_reg_reg[5] ,
    \gt_txd_reg[0] ,
    \scr_reg_reg[6] ,
    \scr_reg_reg[45] ,
    \scr_reg_reg[46] ,
    \scr_reg_reg[7] ,
    \scr_reg_reg[8] ,
    \scr_reg_reg[47] ,
    \scr_reg_reg[20] ,
    \scr_reg_reg[21] ,
    \scr_reg_reg[25] ,
    \scr_reg_reg[26] ,
    \scr_reg_reg[27] ,
    \scr_reg_reg[28] ,
    \scr_reg_reg[29] ,
    \scr_reg_reg[30] ,
    \scr_reg_reg[31] ,
    \scr_reg_reg[32] ,
    \scr_reg_reg[24] ,
    \scr_reg_reg[22] ,
    \gt_txd_reg[2] ,
    \scr_reg_reg[3] ,
    \scr_reg_reg[42] ,
    \scr_reg_reg[38] ,
    \scr_reg_reg[37] ,
    \scr_reg_reg[36] ,
    \scr_reg_reg[35] ,
    \scr_reg_reg[34] ,
    \scr_reg_reg[33] ,
    \scr_reg_reg[23] ,
    \scr_reg_reg[55] ,
    \scr_reg_reg[16] ,
    \scr_reg_reg[53] ,
    \scr_reg_reg[14] ,
    \scr_reg_reg[52] ,
    \scr_reg_reg[13] ,
    \scr_reg_reg[49] ,
    \scr_reg_reg[10] ,
    \scr_reg_reg[48] ,
    \scr_reg_reg[9] ,
    \gt_txc_reg[1] ,
    coreclk,
    out,
    D,
    \xgmii_txd_reg_reg[63] ,
    configuration_vector);
  output \scr_reg_reg[11] ;
  output \scr_reg_reg[50] ;
  output \scr_reg_reg[12] ;
  output \scr_reg_reg[51] ;
  output \scr_reg_reg[15] ;
  output \scr_reg_reg[54] ;
  output \scr_reg_reg[17] ;
  output \scr_reg_reg[56] ;
  output \scr_reg_reg[18] ;
  output \scr_reg_reg[57] ;
  output \scr_reg_reg[19] ;
  output \gt_txd_reg[5] ;
  output \scr_reg_reg[0] ;
  output \scr_reg_reg[39] ;
  output \scr_reg_reg[40] ;
  output \scr_reg_reg[1] ;
  output \gt_txd_reg[4] ;
  output \scr_reg_reg[2] ;
  output \gt_txd_reg[3] ;
  output \scr_reg_reg[41] ;
  output \scr_reg_reg[4] ;
  output \gt_txd_reg[1] ;
  output \scr_reg_reg[43] ;
  output \scr_reg_reg[44] ;
  output \scr_reg_reg[5] ;
  output \gt_txd_reg[0] ;
  output \scr_reg_reg[6] ;
  output \scr_reg_reg[45] ;
  output \scr_reg_reg[46] ;
  output \scr_reg_reg[7] ;
  output \scr_reg_reg[8] ;
  output \scr_reg_reg[47] ;
  output \scr_reg_reg[20] ;
  output \scr_reg_reg[21] ;
  output \scr_reg_reg[25] ;
  output \scr_reg_reg[26] ;
  output \scr_reg_reg[27] ;
  output \scr_reg_reg[28] ;
  output \scr_reg_reg[29] ;
  output \scr_reg_reg[30] ;
  output \scr_reg_reg[31] ;
  output \scr_reg_reg[32] ;
  output \scr_reg_reg[24] ;
  output \scr_reg_reg[22] ;
  output \gt_txd_reg[2] ;
  output \scr_reg_reg[3] ;
  output \scr_reg_reg[42] ;
  output \scr_reg_reg[38] ;
  output \scr_reg_reg[37] ;
  output \scr_reg_reg[36] ;
  output \scr_reg_reg[35] ;
  output \scr_reg_reg[34] ;
  output \scr_reg_reg[33] ;
  output \scr_reg_reg[23] ;
  output \scr_reg_reg[55] ;
  output \scr_reg_reg[16] ;
  output \scr_reg_reg[53] ;
  output \scr_reg_reg[14] ;
  output \scr_reg_reg[52] ;
  output \scr_reg_reg[13] ;
  output \scr_reg_reg[49] ;
  output \scr_reg_reg[10] ;
  output \scr_reg_reg[48] ;
  output \scr_reg_reg[9] ;
  output [1:0]\gt_txc_reg[1] ;
  input coreclk;
  input out;
  input [7:0]D;
  input [63:0]\xgmii_txd_reg_reg[63] ;
  input [118:0]configuration_vector;

  wire [7:0]D;
  wire [118:0]configuration_vector;
  wire coreclk;
  wire [1:0]\gt_txc_reg[1] ;
  wire \gt_txd_reg[0] ;
  wire \gt_txd_reg[1] ;
  wire \gt_txd_reg[2] ;
  wire \gt_txd_reg[3] ;
  wire \gt_txd_reg[4] ;
  wire \gt_txd_reg[5] ;
  wire out;
  wire \scr_reg_reg[0] ;
  wire \scr_reg_reg[10] ;
  wire \scr_reg_reg[11] ;
  wire \scr_reg_reg[12] ;
  wire \scr_reg_reg[13] ;
  wire \scr_reg_reg[14] ;
  wire \scr_reg_reg[15] ;
  wire \scr_reg_reg[16] ;
  wire \scr_reg_reg[17] ;
  wire \scr_reg_reg[18] ;
  wire \scr_reg_reg[19] ;
  wire \scr_reg_reg[1] ;
  wire \scr_reg_reg[20] ;
  wire \scr_reg_reg[21] ;
  wire \scr_reg_reg[22] ;
  wire \scr_reg_reg[23] ;
  wire \scr_reg_reg[24] ;
  wire \scr_reg_reg[25] ;
  wire \scr_reg_reg[26] ;
  wire \scr_reg_reg[27] ;
  wire \scr_reg_reg[28] ;
  wire \scr_reg_reg[29] ;
  wire \scr_reg_reg[2] ;
  wire \scr_reg_reg[30] ;
  wire \scr_reg_reg[31] ;
  wire \scr_reg_reg[32] ;
  wire \scr_reg_reg[33] ;
  wire \scr_reg_reg[34] ;
  wire \scr_reg_reg[35] ;
  wire \scr_reg_reg[36] ;
  wire \scr_reg_reg[37] ;
  wire \scr_reg_reg[38] ;
  wire \scr_reg_reg[39] ;
  wire \scr_reg_reg[3] ;
  wire \scr_reg_reg[40] ;
  wire \scr_reg_reg[41] ;
  wire \scr_reg_reg[42] ;
  wire \scr_reg_reg[43] ;
  wire \scr_reg_reg[44] ;
  wire \scr_reg_reg[45] ;
  wire \scr_reg_reg[46] ;
  wire \scr_reg_reg[47] ;
  wire \scr_reg_reg[48] ;
  wire \scr_reg_reg[49] ;
  wire \scr_reg_reg[4] ;
  wire \scr_reg_reg[50] ;
  wire \scr_reg_reg[51] ;
  wire \scr_reg_reg[52] ;
  wire \scr_reg_reg[53] ;
  wire \scr_reg_reg[54] ;
  wire \scr_reg_reg[55] ;
  wire \scr_reg_reg[56] ;
  wire \scr_reg_reg[57] ;
  wire \scr_reg_reg[5] ;
  wire \scr_reg_reg[6] ;
  wire \scr_reg_reg[7] ;
  wire \scr_reg_reg[8] ;
  wire \scr_reg_reg[9] ;
  wire [2:0]t_type;
  wire [65:0]tx_encoded_data;
  wire tx_pcs_fsm_i_n_0;
  wire tx_pcs_fsm_i_n_1;
  wire tx_pcs_fsm_i_n_10;
  wire tx_pcs_fsm_i_n_11;
  wire tx_pcs_fsm_i_n_12;
  wire tx_pcs_fsm_i_n_13;
  wire tx_pcs_fsm_i_n_14;
  wire tx_pcs_fsm_i_n_15;
  wire tx_pcs_fsm_i_n_16;
  wire tx_pcs_fsm_i_n_17;
  wire tx_pcs_fsm_i_n_18;
  wire tx_pcs_fsm_i_n_19;
  wire tx_pcs_fsm_i_n_2;
  wire tx_pcs_fsm_i_n_20;
  wire tx_pcs_fsm_i_n_21;
  wire tx_pcs_fsm_i_n_22;
  wire tx_pcs_fsm_i_n_23;
  wire tx_pcs_fsm_i_n_24;
  wire tx_pcs_fsm_i_n_25;
  wire tx_pcs_fsm_i_n_26;
  wire tx_pcs_fsm_i_n_27;
  wire tx_pcs_fsm_i_n_28;
  wire tx_pcs_fsm_i_n_29;
  wire tx_pcs_fsm_i_n_3;
  wire tx_pcs_fsm_i_n_30;
  wire tx_pcs_fsm_i_n_31;
  wire tx_pcs_fsm_i_n_32;
  wire tx_pcs_fsm_i_n_33;
  wire tx_pcs_fsm_i_n_34;
  wire tx_pcs_fsm_i_n_35;
  wire tx_pcs_fsm_i_n_36;
  wire tx_pcs_fsm_i_n_37;
  wire tx_pcs_fsm_i_n_38;
  wire tx_pcs_fsm_i_n_39;
  wire tx_pcs_fsm_i_n_4;
  wire tx_pcs_fsm_i_n_40;
  wire tx_pcs_fsm_i_n_41;
  wire tx_pcs_fsm_i_n_42;
  wire tx_pcs_fsm_i_n_43;
  wire tx_pcs_fsm_i_n_44;
  wire tx_pcs_fsm_i_n_45;
  wire tx_pcs_fsm_i_n_46;
  wire tx_pcs_fsm_i_n_47;
  wire tx_pcs_fsm_i_n_48;
  wire tx_pcs_fsm_i_n_49;
  wire tx_pcs_fsm_i_n_5;
  wire tx_pcs_fsm_i_n_50;
  wire tx_pcs_fsm_i_n_51;
  wire tx_pcs_fsm_i_n_52;
  wire tx_pcs_fsm_i_n_53;
  wire tx_pcs_fsm_i_n_54;
  wire tx_pcs_fsm_i_n_55;
  wire tx_pcs_fsm_i_n_56;
  wire tx_pcs_fsm_i_n_57;
  wire tx_pcs_fsm_i_n_58;
  wire tx_pcs_fsm_i_n_59;
  wire tx_pcs_fsm_i_n_6;
  wire tx_pcs_fsm_i_n_60;
  wire tx_pcs_fsm_i_n_61;
  wire tx_pcs_fsm_i_n_62;
  wire tx_pcs_fsm_i_n_63;
  wire tx_pcs_fsm_i_n_7;
  wire tx_pcs_fsm_i_n_8;
  wire tx_pcs_fsm_i_n_9;
  wire [63:0]\xgmii_txd_reg_reg[63] ;

  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_pcs_scramble pcs_scramble_i
       (.Q({tx_pcs_fsm_i_n_0,tx_pcs_fsm_i_n_1,tx_pcs_fsm_i_n_2,tx_pcs_fsm_i_n_3,tx_pcs_fsm_i_n_4,tx_pcs_fsm_i_n_5,tx_pcs_fsm_i_n_6,tx_pcs_fsm_i_n_7,tx_pcs_fsm_i_n_8,tx_pcs_fsm_i_n_9,tx_pcs_fsm_i_n_10,tx_pcs_fsm_i_n_11,tx_pcs_fsm_i_n_12,tx_pcs_fsm_i_n_13,tx_pcs_fsm_i_n_14,tx_pcs_fsm_i_n_15,tx_pcs_fsm_i_n_16,tx_pcs_fsm_i_n_17,tx_pcs_fsm_i_n_18,tx_pcs_fsm_i_n_19,tx_pcs_fsm_i_n_20,tx_pcs_fsm_i_n_21,tx_pcs_fsm_i_n_22,tx_pcs_fsm_i_n_23,tx_pcs_fsm_i_n_24,tx_pcs_fsm_i_n_25,tx_pcs_fsm_i_n_26,tx_pcs_fsm_i_n_27,tx_pcs_fsm_i_n_28,tx_pcs_fsm_i_n_29,tx_pcs_fsm_i_n_30,tx_pcs_fsm_i_n_31,tx_pcs_fsm_i_n_32,tx_pcs_fsm_i_n_33,tx_pcs_fsm_i_n_34,tx_pcs_fsm_i_n_35,tx_pcs_fsm_i_n_36,tx_pcs_fsm_i_n_37,tx_pcs_fsm_i_n_38,tx_pcs_fsm_i_n_39,tx_pcs_fsm_i_n_40,tx_pcs_fsm_i_n_41,tx_pcs_fsm_i_n_42,tx_pcs_fsm_i_n_43,tx_pcs_fsm_i_n_44,tx_pcs_fsm_i_n_45,tx_pcs_fsm_i_n_46,tx_pcs_fsm_i_n_47,tx_pcs_fsm_i_n_48,tx_pcs_fsm_i_n_49,tx_pcs_fsm_i_n_50,tx_pcs_fsm_i_n_51,tx_pcs_fsm_i_n_52,tx_pcs_fsm_i_n_53,tx_pcs_fsm_i_n_54,tx_pcs_fsm_i_n_55,tx_pcs_fsm_i_n_56,tx_pcs_fsm_i_n_57,tx_pcs_fsm_i_n_58,tx_pcs_fsm_i_n_59,tx_pcs_fsm_i_n_60,tx_pcs_fsm_i_n_61,tx_pcs_fsm_i_n_62,tx_pcs_fsm_i_n_63}),
        .configuration_vector(configuration_vector),
        .coreclk(coreclk),
        .\gt_txd_reg[0] (\gt_txd_reg[0] ),
        .\gt_txd_reg[1] (\gt_txd_reg[1] ),
        .\gt_txd_reg[2] (\gt_txd_reg[2] ),
        .\gt_txd_reg[3] (\gt_txd_reg[3] ),
        .\gt_txd_reg[4] (\gt_txd_reg[4] ),
        .\gt_txd_reg[5] (\gt_txd_reg[5] ),
        .out(out),
        .\scr_reg_reg[0]_0 (\scr_reg_reg[0] ),
        .\scr_reg_reg[10]_0 (\scr_reg_reg[10] ),
        .\scr_reg_reg[11]_0 (\scr_reg_reg[11] ),
        .\scr_reg_reg[12]_0 (\scr_reg_reg[12] ),
        .\scr_reg_reg[13]_0 (\scr_reg_reg[13] ),
        .\scr_reg_reg[14]_0 (\scr_reg_reg[14] ),
        .\scr_reg_reg[15]_0 (\scr_reg_reg[15] ),
        .\scr_reg_reg[16]_0 (\scr_reg_reg[16] ),
        .\scr_reg_reg[17]_0 (\scr_reg_reg[17] ),
        .\scr_reg_reg[18]_0 (\scr_reg_reg[18] ),
        .\scr_reg_reg[19]_0 (\scr_reg_reg[19] ),
        .\scr_reg_reg[1]_0 (\scr_reg_reg[1] ),
        .\scr_reg_reg[20]_0 (\scr_reg_reg[20] ),
        .\scr_reg_reg[21]_0 (\scr_reg_reg[21] ),
        .\scr_reg_reg[22]_0 (\scr_reg_reg[22] ),
        .\scr_reg_reg[23]_0 (\scr_reg_reg[23] ),
        .\scr_reg_reg[24]_0 (\scr_reg_reg[24] ),
        .\scr_reg_reg[25]_0 (\scr_reg_reg[25] ),
        .\scr_reg_reg[26]_0 (\scr_reg_reg[26] ),
        .\scr_reg_reg[27]_0 (\scr_reg_reg[27] ),
        .\scr_reg_reg[28]_0 (\scr_reg_reg[28] ),
        .\scr_reg_reg[29]_0 (\scr_reg_reg[29] ),
        .\scr_reg_reg[2]_0 (\scr_reg_reg[2] ),
        .\scr_reg_reg[30]_0 (\scr_reg_reg[30] ),
        .\scr_reg_reg[31]_0 (\scr_reg_reg[31] ),
        .\scr_reg_reg[32]_0 (\scr_reg_reg[32] ),
        .\scr_reg_reg[33]_0 (\scr_reg_reg[33] ),
        .\scr_reg_reg[34]_0 (\scr_reg_reg[34] ),
        .\scr_reg_reg[35]_0 (\scr_reg_reg[35] ),
        .\scr_reg_reg[36]_0 (\scr_reg_reg[36] ),
        .\scr_reg_reg[37]_0 (\scr_reg_reg[37] ),
        .\scr_reg_reg[38]_0 (\scr_reg_reg[38] ),
        .\scr_reg_reg[39]_0 (\scr_reg_reg[39] ),
        .\scr_reg_reg[3]_0 (\scr_reg_reg[3] ),
        .\scr_reg_reg[40]_0 (\scr_reg_reg[40] ),
        .\scr_reg_reg[41]_0 (\scr_reg_reg[41] ),
        .\scr_reg_reg[42]_0 (\scr_reg_reg[42] ),
        .\scr_reg_reg[43]_0 (\scr_reg_reg[43] ),
        .\scr_reg_reg[44]_0 (\scr_reg_reg[44] ),
        .\scr_reg_reg[45]_0 (\scr_reg_reg[45] ),
        .\scr_reg_reg[46]_0 (\scr_reg_reg[46] ),
        .\scr_reg_reg[47]_0 (\scr_reg_reg[47] ),
        .\scr_reg_reg[48]_0 (\scr_reg_reg[48] ),
        .\scr_reg_reg[49]_0 (\scr_reg_reg[49] ),
        .\scr_reg_reg[4]_0 (\scr_reg_reg[4] ),
        .\scr_reg_reg[50]_0 (\scr_reg_reg[50] ),
        .\scr_reg_reg[51]_0 (\scr_reg_reg[51] ),
        .\scr_reg_reg[52]_0 (\scr_reg_reg[52] ),
        .\scr_reg_reg[53]_0 (\scr_reg_reg[53] ),
        .\scr_reg_reg[54]_0 (\scr_reg_reg[54] ),
        .\scr_reg_reg[55]_0 (\scr_reg_reg[55] ),
        .\scr_reg_reg[56]_0 (\scr_reg_reg[56] ),
        .\scr_reg_reg[57]_0 (\scr_reg_reg[57] ),
        .\scr_reg_reg[5]_0 (\scr_reg_reg[5] ),
        .\scr_reg_reg[6]_0 (\scr_reg_reg[6] ),
        .\scr_reg_reg[7]_0 (\scr_reg_reg[7] ),
        .\scr_reg_reg[8]_0 (\scr_reg_reg[8] ),
        .\scr_reg_reg[9]_0 (\scr_reg_reg[9] ));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_tx_encoder tx_encoder_i
       (.D(D),
        .Q(t_type),
        .coreclk(coreclk),
        .out(out),
        .\tx_66_enc_out_reg[65] (tx_encoded_data),
        .\xgmii_txd_reg_reg[63] (\xgmii_txd_reg_reg[63] ));
  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_tx_pcs_fsm tx_pcs_fsm_i
       (.Q(t_type),
        .coreclk(coreclk),
        .out(out),
        .\scr_reg_reg[0] ({tx_pcs_fsm_i_n_0,tx_pcs_fsm_i_n_1,tx_pcs_fsm_i_n_2,tx_pcs_fsm_i_n_3,tx_pcs_fsm_i_n_4,tx_pcs_fsm_i_n_5,tx_pcs_fsm_i_n_6,tx_pcs_fsm_i_n_7,tx_pcs_fsm_i_n_8,tx_pcs_fsm_i_n_9,tx_pcs_fsm_i_n_10,tx_pcs_fsm_i_n_11,tx_pcs_fsm_i_n_12,tx_pcs_fsm_i_n_13,tx_pcs_fsm_i_n_14,tx_pcs_fsm_i_n_15,tx_pcs_fsm_i_n_16,tx_pcs_fsm_i_n_17,tx_pcs_fsm_i_n_18,tx_pcs_fsm_i_n_19,tx_pcs_fsm_i_n_20,tx_pcs_fsm_i_n_21,tx_pcs_fsm_i_n_22,tx_pcs_fsm_i_n_23,tx_pcs_fsm_i_n_24,tx_pcs_fsm_i_n_25,tx_pcs_fsm_i_n_26,tx_pcs_fsm_i_n_27,tx_pcs_fsm_i_n_28,tx_pcs_fsm_i_n_29,tx_pcs_fsm_i_n_30,tx_pcs_fsm_i_n_31,tx_pcs_fsm_i_n_32,tx_pcs_fsm_i_n_33,tx_pcs_fsm_i_n_34,tx_pcs_fsm_i_n_35,tx_pcs_fsm_i_n_36,tx_pcs_fsm_i_n_37,tx_pcs_fsm_i_n_38,tx_pcs_fsm_i_n_39,tx_pcs_fsm_i_n_40,tx_pcs_fsm_i_n_41,tx_pcs_fsm_i_n_42,tx_pcs_fsm_i_n_43,tx_pcs_fsm_i_n_44,tx_pcs_fsm_i_n_45,tx_pcs_fsm_i_n_46,tx_pcs_fsm_i_n_47,tx_pcs_fsm_i_n_48,tx_pcs_fsm_i_n_49,tx_pcs_fsm_i_n_50,tx_pcs_fsm_i_n_51,tx_pcs_fsm_i_n_52,tx_pcs_fsm_i_n_53,tx_pcs_fsm_i_n_54,tx_pcs_fsm_i_n_55,tx_pcs_fsm_i_n_56,tx_pcs_fsm_i_n_57,tx_pcs_fsm_i_n_58,tx_pcs_fsm_i_n_59,tx_pcs_fsm_i_n_60,tx_pcs_fsm_i_n_61,tx_pcs_fsm_i_n_62,tx_pcs_fsm_i_n_63,\gt_txc_reg[1] }),
        .\tx_encoded_data_reg[65] (tx_encoded_data));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_tx_pcs_fsm
   (\scr_reg_reg[0] ,
    \tx_encoded_data_reg[65] ,
    Q,
    out,
    coreclk);
  output [65:0]\scr_reg_reg[0] ;
  input [65:0]\tx_encoded_data_reg[65] ;
  input [2:0]Q;
  input out;
  input coreclk;

  wire \/FSM_sequential_state[0]_i_1_n_0 ;
  wire \/FSM_sequential_state[1]_i_1_n_0 ;
  wire \/FSM_sequential_state[2]_i_1_n_0 ;
  wire [2:0]Q;
  wire coreclk;
  wire [2:2]next_state;
  wire out;
  wire [65:0]\scr_reg_reg[0] ;
  (* RTL_KEEP = "yes" *) wire [2:0]state;
  wire \tx_66_enc_out[65]_i_2_n_0 ;
  wire [65:0]tx_66_enc_out_t;
  wire [65:0]\tx_encoded_data_reg[65] ;

  LUT6 #(
    .INIT(64'hFDFFFFFDFDFFFDDD)) 
    \/FSM_sequential_state[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(Q[0]),
        .I5(state[1]),
        .O(\/FSM_sequential_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001011100012121)) 
    \/FSM_sequential_state[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(Q[1]),
        .O(\/FSM_sequential_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \/FSM_sequential_state[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(state[2]),
        .I4(state[0]),
        .O(\/FSM_sequential_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFFFFFF4500)) 
    \/i_ 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(Q[1]),
        .I3(state[0]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(next_state));
  (* FSM_ENCODED_STATES = "TX_INIT:000,TX_C:010,TX_D:011,TX_T:100,TX_E:001" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\/FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(out));
  (* FSM_ENCODED_STATES = "TX_INIT:000,TX_C:010,TX_D:011,TX_T:100,TX_E:001" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\/FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(out));
  (* FSM_ENCODED_STATES = "TX_INIT:000,TX_C:010,TX_D:011,TX_T:100,TX_E:001" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\/FSM_sequential_state[2]_i_1_n_0 ),
        .Q(state[2]),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \tx_66_enc_out[0]_i_1 
       (.I0(next_state),
        .I1(\tx_encoded_data_reg[65] [0]),
        .I2(\tx_66_enc_out[65]_i_2_n_0 ),
        .O(tx_66_enc_out_t[0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[10]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [10]),
        .I2(next_state),
        .O(tx_66_enc_out_t[10]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[11]_i_1 
       (.I0(\tx_encoded_data_reg[65] [11]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[11]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[12]_i_1 
       (.I0(\tx_encoded_data_reg[65] [12]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[12]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[13]_i_1 
       (.I0(\tx_encoded_data_reg[65] [13]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[13]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[14]_i_1 
       (.I0(\tx_encoded_data_reg[65] [14]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[14]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[15]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [15]),
        .I2(next_state),
        .O(tx_66_enc_out_t[15]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[16]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [16]),
        .I2(next_state),
        .O(tx_66_enc_out_t[16]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[17]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [17]),
        .I2(next_state),
        .O(tx_66_enc_out_t[17]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[18]_i_1 
       (.I0(\tx_encoded_data_reg[65] [18]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[18]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[19]_i_1 
       (.I0(\tx_encoded_data_reg[65] [19]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[19]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[1]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [1]),
        .I2(next_state),
        .O(tx_66_enc_out_t[1]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[20]_i_1 
       (.I0(\tx_encoded_data_reg[65] [20]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[20]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[21]_i_1 
       (.I0(\tx_encoded_data_reg[65] [21]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[21]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[22]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [22]),
        .I2(next_state),
        .O(tx_66_enc_out_t[22]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[23]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [23]),
        .I2(next_state),
        .O(tx_66_enc_out_t[23]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[24]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [24]),
        .I2(next_state),
        .O(tx_66_enc_out_t[24]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[25]_i_1 
       (.I0(\tx_encoded_data_reg[65] [25]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[25]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \tx_66_enc_out[26]_i_1 
       (.I0(next_state),
        .I1(\tx_encoded_data_reg[65] [26]),
        .I2(\tx_66_enc_out[65]_i_2_n_0 ),
        .O(tx_66_enc_out_t[26]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[27]_i_1 
       (.I0(\tx_encoded_data_reg[65] [27]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[27]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[28]_i_1 
       (.I0(\tx_encoded_data_reg[65] [28]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[28]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[29]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [29]),
        .I2(next_state),
        .O(tx_66_enc_out_t[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \tx_66_enc_out[2]_i_1 
       (.I0(\tx_encoded_data_reg[65] [2]),
        .I1(next_state),
        .O(tx_66_enc_out_t[2]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[30]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [30]),
        .I2(next_state),
        .O(tx_66_enc_out_t[30]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[31]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [31]),
        .I2(next_state),
        .O(tx_66_enc_out_t[31]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[32]_i_1 
       (.I0(\tx_encoded_data_reg[65] [32]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[32]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[33]_i_1 
       (.I0(\tx_encoded_data_reg[65] [33]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[33]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[34]_i_1 
       (.I0(\tx_encoded_data_reg[65] [34]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[34]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[35]_i_1 
       (.I0(\tx_encoded_data_reg[65] [35]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[35]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[36]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [36]),
        .I2(next_state),
        .O(tx_66_enc_out_t[36]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[37]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [37]),
        .I2(next_state),
        .O(tx_66_enc_out_t[37]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[38]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [38]),
        .I2(next_state),
        .O(tx_66_enc_out_t[38]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[39]_i_1 
       (.I0(\tx_encoded_data_reg[65] [39]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[39]));
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[3]_i_1 
       (.I0(\tx_encoded_data_reg[65] [3]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[3]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[40]_i_1 
       (.I0(\tx_encoded_data_reg[65] [40]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[40]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[41]_i_1 
       (.I0(\tx_encoded_data_reg[65] [41]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[41]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[42]_i_1 
       (.I0(\tx_encoded_data_reg[65] [42]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[42]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[43]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [43]),
        .I2(next_state),
        .O(tx_66_enc_out_t[43]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[44]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [44]),
        .I2(next_state),
        .O(tx_66_enc_out_t[44]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[45]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [45]),
        .I2(next_state),
        .O(tx_66_enc_out_t[45]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[46]_i_1 
       (.I0(\tx_encoded_data_reg[65] [46]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[46]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[47]_i_1 
       (.I0(\tx_encoded_data_reg[65] [47]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[47]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[48]_i_1 
       (.I0(\tx_encoded_data_reg[65] [48]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[48]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[49]_i_1 
       (.I0(\tx_encoded_data_reg[65] [49]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[49]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \tx_66_enc_out[4]_i_1 
       (.I0(next_state),
        .I1(\tx_encoded_data_reg[65] [4]),
        .I2(\tx_66_enc_out[65]_i_2_n_0 ),
        .O(tx_66_enc_out_t[4]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[50]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [50]),
        .I2(next_state),
        .O(tx_66_enc_out_t[50]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[51]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [51]),
        .I2(next_state),
        .O(tx_66_enc_out_t[51]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[52]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [52]),
        .I2(next_state),
        .O(tx_66_enc_out_t[52]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[53]_i_1 
       (.I0(\tx_encoded_data_reg[65] [53]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[53]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[54]_i_1 
       (.I0(\tx_encoded_data_reg[65] [54]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[54]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[55]_i_1 
       (.I0(\tx_encoded_data_reg[65] [55]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[55]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[56]_i_1 
       (.I0(\tx_encoded_data_reg[65] [56]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[56]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[57]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [57]),
        .I2(next_state),
        .O(tx_66_enc_out_t[57]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_66_enc_out[58]_i_1 
       (.I0(\tx_encoded_data_reg[65] [58]),
        .I1(next_state),
        .O(tx_66_enc_out_t[58]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[59]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [59]),
        .I2(next_state),
        .O(tx_66_enc_out_t[59]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[5]_i_1 
       (.I0(\tx_encoded_data_reg[65] [5]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[5]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[60]_i_1 
       (.I0(\tx_encoded_data_reg[65] [60]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[60]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[61]_i_1 
       (.I0(\tx_encoded_data_reg[65] [61]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[61]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[62]_i_1 
       (.I0(\tx_encoded_data_reg[65] [62]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[62]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[63]_i_1 
       (.I0(\tx_encoded_data_reg[65] [63]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[63]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[64]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [64]),
        .I2(next_state),
        .O(tx_66_enc_out_t[64]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[65]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [65]),
        .I2(next_state),
        .O(tx_66_enc_out_t[65]));
  LUT6 #(
    .INIT(64'h0505050550055405)) 
    \tx_66_enc_out[65]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(\tx_66_enc_out[65]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \tx_66_enc_out[6]_i_1 
       (.I0(next_state),
        .I1(\tx_encoded_data_reg[65] [6]),
        .I2(\tx_66_enc_out[65]_i_2_n_0 ),
        .O(tx_66_enc_out_t[6]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[7]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [7]),
        .I2(next_state),
        .O(tx_66_enc_out_t[7]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_66_enc_out[8]_i_1 
       (.I0(\tx_encoded_data_reg[65] [8]),
        .I1(next_state),
        .O(tx_66_enc_out_t[8]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[9]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [9]),
        .I2(next_state),
        .O(tx_66_enc_out_t[9]));
  FDSE \tx_66_enc_out_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[0]),
        .Q(\scr_reg_reg[0] [0]),
        .S(out));
  FDRE \tx_66_enc_out_reg[10] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[10]),
        .Q(\scr_reg_reg[0] [10]),
        .R(out));
  FDRE \tx_66_enc_out_reg[11] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[11]),
        .Q(\scr_reg_reg[0] [11]),
        .R(out));
  FDRE \tx_66_enc_out_reg[12] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[12]),
        .Q(\scr_reg_reg[0] [12]),
        .R(out));
  FDRE \tx_66_enc_out_reg[13] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[13]),
        .Q(\scr_reg_reg[0] [13]),
        .R(out));
  FDRE \tx_66_enc_out_reg[14] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[14]),
        .Q(\scr_reg_reg[0] [14]),
        .R(out));
  FDRE \tx_66_enc_out_reg[15] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[15]),
        .Q(\scr_reg_reg[0] [15]),
        .R(out));
  FDRE \tx_66_enc_out_reg[16] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[16]),
        .Q(\scr_reg_reg[0] [16]),
        .R(out));
  FDRE \tx_66_enc_out_reg[17] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[17]),
        .Q(\scr_reg_reg[0] [17]),
        .R(out));
  FDRE \tx_66_enc_out_reg[18] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[18]),
        .Q(\scr_reg_reg[0] [18]),
        .R(out));
  FDRE \tx_66_enc_out_reg[19] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[19]),
        .Q(\scr_reg_reg[0] [19]),
        .R(out));
  FDRE \tx_66_enc_out_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[1]),
        .Q(\scr_reg_reg[0] [1]),
        .R(out));
  FDRE \tx_66_enc_out_reg[20] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[20]),
        .Q(\scr_reg_reg[0] [20]),
        .R(out));
  FDRE \tx_66_enc_out_reg[21] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[21]),
        .Q(\scr_reg_reg[0] [21]),
        .R(out));
  FDRE \tx_66_enc_out_reg[22] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[22]),
        .Q(\scr_reg_reg[0] [22]),
        .R(out));
  FDRE \tx_66_enc_out_reg[23] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[23]),
        .Q(\scr_reg_reg[0] [23]),
        .R(out));
  FDRE \tx_66_enc_out_reg[24] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[24]),
        .Q(\scr_reg_reg[0] [24]),
        .R(out));
  FDRE \tx_66_enc_out_reg[25] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[25]),
        .Q(\scr_reg_reg[0] [25]),
        .R(out));
  FDSE \tx_66_enc_out_reg[26] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[26]),
        .Q(\scr_reg_reg[0] [26]),
        .S(out));
  FDRE \tx_66_enc_out_reg[27] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[27]),
        .Q(\scr_reg_reg[0] [27]),
        .R(out));
  FDRE \tx_66_enc_out_reg[28] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[28]),
        .Q(\scr_reg_reg[0] [28]),
        .R(out));
  FDRE \tx_66_enc_out_reg[29] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[29]),
        .Q(\scr_reg_reg[0] [29]),
        .R(out));
  FDSE \tx_66_enc_out_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[2]),
        .Q(\scr_reg_reg[0] [2]),
        .S(out));
  FDRE \tx_66_enc_out_reg[30] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[30]),
        .Q(\scr_reg_reg[0] [30]),
        .R(out));
  FDRE \tx_66_enc_out_reg[31] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[31]),
        .Q(\scr_reg_reg[0] [31]),
        .R(out));
  FDRE \tx_66_enc_out_reg[32] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[32]),
        .Q(\scr_reg_reg[0] [32]),
        .R(out));
  FDRE \tx_66_enc_out_reg[33] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[33]),
        .Q(\scr_reg_reg[0] [33]),
        .R(out));
  FDRE \tx_66_enc_out_reg[34] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[34]),
        .Q(\scr_reg_reg[0] [34]),
        .R(out));
  FDRE \tx_66_enc_out_reg[35] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[35]),
        .Q(\scr_reg_reg[0] [35]),
        .R(out));
  FDRE \tx_66_enc_out_reg[36] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[36]),
        .Q(\scr_reg_reg[0] [36]),
        .R(out));
  FDRE \tx_66_enc_out_reg[37] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[37]),
        .Q(\scr_reg_reg[0] [37]),
        .R(out));
  FDRE \tx_66_enc_out_reg[38] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[38]),
        .Q(\scr_reg_reg[0] [38]),
        .R(out));
  FDRE \tx_66_enc_out_reg[39] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[39]),
        .Q(\scr_reg_reg[0] [39]),
        .R(out));
  FDRE \tx_66_enc_out_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[3]),
        .Q(\scr_reg_reg[0] [3]),
        .R(out));
  FDRE \tx_66_enc_out_reg[40] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[40]),
        .Q(\scr_reg_reg[0] [40]),
        .R(out));
  FDRE \tx_66_enc_out_reg[41] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[41]),
        .Q(\scr_reg_reg[0] [41]),
        .R(out));
  FDRE \tx_66_enc_out_reg[42] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[42]),
        .Q(\scr_reg_reg[0] [42]),
        .R(out));
  FDRE \tx_66_enc_out_reg[43] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[43]),
        .Q(\scr_reg_reg[0] [43]),
        .R(out));
  FDRE \tx_66_enc_out_reg[44] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[44]),
        .Q(\scr_reg_reg[0] [44]),
        .R(out));
  FDRE \tx_66_enc_out_reg[45] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[45]),
        .Q(\scr_reg_reg[0] [45]),
        .R(out));
  FDRE \tx_66_enc_out_reg[46] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[46]),
        .Q(\scr_reg_reg[0] [46]),
        .R(out));
  FDRE \tx_66_enc_out_reg[47] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[47]),
        .Q(\scr_reg_reg[0] [47]),
        .R(out));
  FDRE \tx_66_enc_out_reg[48] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[48]),
        .Q(\scr_reg_reg[0] [48]),
        .R(out));
  FDRE \tx_66_enc_out_reg[49] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[49]),
        .Q(\scr_reg_reg[0] [49]),
        .R(out));
  FDSE \tx_66_enc_out_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[4]),
        .Q(\scr_reg_reg[0] [4]),
        .S(out));
  FDRE \tx_66_enc_out_reg[50] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[50]),
        .Q(\scr_reg_reg[0] [50]),
        .R(out));
  FDRE \tx_66_enc_out_reg[51] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[51]),
        .Q(\scr_reg_reg[0] [51]),
        .R(out));
  FDRE \tx_66_enc_out_reg[52] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[52]),
        .Q(\scr_reg_reg[0] [52]),
        .R(out));
  FDRE \tx_66_enc_out_reg[53] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[53]),
        .Q(\scr_reg_reg[0] [53]),
        .R(out));
  FDRE \tx_66_enc_out_reg[54] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[54]),
        .Q(\scr_reg_reg[0] [54]),
        .R(out));
  FDRE \tx_66_enc_out_reg[55] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[55]),
        .Q(\scr_reg_reg[0] [55]),
        .R(out));
  FDRE \tx_66_enc_out_reg[56] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[56]),
        .Q(\scr_reg_reg[0] [56]),
        .R(out));
  FDRE \tx_66_enc_out_reg[57] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[57]),
        .Q(\scr_reg_reg[0] [57]),
        .R(out));
  FDSE \tx_66_enc_out_reg[58] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[58]),
        .Q(\scr_reg_reg[0] [58]),
        .S(out));
  FDRE \tx_66_enc_out_reg[59] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[59]),
        .Q(\scr_reg_reg[0] [59]),
        .R(out));
  FDRE \tx_66_enc_out_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[5]),
        .Q(\scr_reg_reg[0] [5]),
        .R(out));
  FDRE \tx_66_enc_out_reg[60] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[60]),
        .Q(\scr_reg_reg[0] [60]),
        .R(out));
  FDRE \tx_66_enc_out_reg[61] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[61]),
        .Q(\scr_reg_reg[0] [61]),
        .R(out));
  FDRE \tx_66_enc_out_reg[62] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[62]),
        .Q(\scr_reg_reg[0] [62]),
        .R(out));
  FDRE \tx_66_enc_out_reg[63] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[63]),
        .Q(\scr_reg_reg[0] [63]),
        .R(out));
  FDRE \tx_66_enc_out_reg[64] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[64]),
        .Q(\scr_reg_reg[0] [64]),
        .R(out));
  FDRE \tx_66_enc_out_reg[65] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[65]),
        .Q(\scr_reg_reg[0] [65]),
        .R(out));
  FDSE \tx_66_enc_out_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[6]),
        .Q(\scr_reg_reg[0] [6]),
        .S(out));
  FDRE \tx_66_enc_out_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[7]),
        .Q(\scr_reg_reg[0] [7]),
        .R(out));
  FDSE \tx_66_enc_out_reg[8] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[8]),
        .Q(\scr_reg_reg[0] [8]),
        .S(out));
  FDRE \tx_66_enc_out_reg[9] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[9]),
        .Q(\scr_reg_reg[0] [9]),
        .R(out));
endmodule

module ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_wrapper
   (drp_den,
    drp_daddr,
    cable_pull,
    rx_prbs31_en,
    tx_disable,
    core_status,
    status_vector,
    tx_prbs31_en,
    gt_txd,
    gt_txc,
    gt_slip,
    clear_rx_prbs_err_count,
    xgmii_rxd,
    xgmii_rxc,
    drp_req,
    drp_dwe,
    core_in_testmode,
    configuration_vector,
    reset,
    rxusrclk2,
    rxreset_rxusrclk2,
    coreclk,
    signal_detect,
    drp_drpdo,
    dclk,
    drp_drdy,
    dclk_reset,
    xgmii_txd,
    xgmii_txc,
    resetdone,
    D,
    gt_rxc,
    drp_gnt);
  output drp_den;
  output [0:0]drp_daddr;
  output cable_pull;
  output rx_prbs31_en;
  output tx_disable;
  output [0:0]core_status;
  output [40:0]status_vector;
  output tx_prbs31_en;
  output [63:0]gt_txd;
  output [1:0]gt_txc;
  output gt_slip;
  output clear_rx_prbs_err_count;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  output drp_req;
  output drp_dwe;
  output core_in_testmode;
  input [146:0]configuration_vector;
  input reset;
  input rxusrclk2;
  input rxreset_rxusrclk2;
  input coreclk;
  input signal_detect;
  input [15:0]drp_drpdo;
  input dclk;
  input drp_drdy;
  input dclk_reset;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  input resetdone;
  input [65:0]D;
  input [0:0]gt_rxc;
  input drp_gnt;

  wire [65:0]D;
  wire cable_pull;
  wire clear_rx_prbs_err_count;
  wire [146:0]configuration_vector;
  wire core_in_testmode;
  wire [0:0]core_status;
  wire coreclk;
  wire dclk;
  wire dclk_reset;
  wire [0:0]drp_daddr;
  wire drp_den;
  wire drp_drdy;
  wire [15:0]drp_drpdo;
  wire drp_dwe;
  wire drp_gnt;
  wire drp_req;
  wire [0:0]gt_rxc;
  wire gt_slip;
  wire [1:0]gt_txc;
  wire [63:0]gt_txd;
  wire reset;
  wire resetdone;
  wire rx_prbs31_en;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire signal_detect;
  wire [40:0]status_vector;
  wire tx_disable;
  wire tx_prbs31_en;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;

  ten_gig_eth_pcs_pma_0_ten_gig_eth_pcs_pma_v6_0_11_baser_gen \G_IS_BASER.ten_gig_eth_pcs_pma_inst 
       (.D(D),
        .cable_pull(cable_pull),
        .clear_rx_prbs_err_count(clear_rx_prbs_err_count),
        .configuration_vector(configuration_vector),
        .core_in_testmode(core_in_testmode),
        .core_status(core_status),
        .coreclk(coreclk),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .drp_daddr(drp_daddr),
        .drp_den(drp_den),
        .drp_drdy(drp_drdy),
        .drp_drpdo(drp_drpdo),
        .drp_dwe(drp_dwe),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .gt_rxc(gt_rxc),
        .gt_slip(gt_slip),
        .gt_txc(gt_txc),
        .gt_txd(gt_txd),
        .reset(reset),
        .resetdone(resetdone),
        .rx_prbs31_en(rx_prbs31_en),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2),
        .signal_detect(signal_detect),
        .status_vector(status_vector),
        .tx_disable(tx_disable),
        .tx_prbs31_en(tx_prbs31_en),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
