{
	"author": [
		"S. Turgis",
		"Jean Michel Daga",
		"Josep M. Portal",
		"Daniel Auvergne"
	],
	"booktitle": "Proceedings of the Second European Design and Test Conference",
	"booktitleshort": "ED&TC",
	"crossref": "conf/date/1997",
	"dblpkey": "conf/date/TurgisDPA97",
	"doi": "10.1109/EDTC.1997.582423",
	"ee": "http://dx.doi.org/10.1109/EDTC.1997.582423",
	"pages": "603-608",
	"publisher": "IEEE",
	"stemmed": [
		"intern",
		"power",
		"model",
		"and",
		"minim",
		"in",
		"cmos",
		"invert"
	],
	"tag": [
		"modelling"
	],
	"title": "Internal power modelling and minimization in CMOS inverters",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 1997
}