<stg><name>svm_speech_30_Pipeline_1</name>


<trans_list>

<trans id="32" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index284 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index284"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %Mdl_BinaryLearners

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i6 0, i6 %loop_index284

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %load-store-loop283

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
load-store-loop283:0 %loop_index284_load = load i6 %loop_index284

]]></Node>
<StgValue><ssdm name="loop_index284_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop283:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
load-store-loop283:2 %exitcond29310 = icmp_eq  i6 %loop_index284_load, i6 32

]]></Node>
<StgValue><ssdm name="exitcond29310"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop283:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
load-store-loop283:4 %empty_68 = add i6 %loop_index284_load, i6 1

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop283:5 %br_ln0 = br i1 %exitcond29310, void %load-store-loop283.split, void %memcpy-split282.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond29310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="6">
<![CDATA[
load-store-loop283.split:0 %loop_index284_cast = zext i6 %loop_index284_load

]]></Node>
<StgValue><ssdm name="loop_index284_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond29310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop283.split:1 %dv_addr = getelementptr i64 %dv, i64 0, i64 %loop_index284_cast

]]></Node>
<StgValue><ssdm name="dv_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond29310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="5">
<![CDATA[
load-store-loop283.split:2 %dv_load = load i5 %dv_addr

]]></Node>
<StgValue><ssdm name="dv_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond29310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop283.split:5 %store_ln0 = store i6 %empty_68, i6 %loop_index284

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond29310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0">
<![CDATA[
memcpy-split282.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="5">
<![CDATA[
load-store-loop283.split:2 %dv_load = load i5 %dv_addr

]]></Node>
<StgValue><ssdm name="dv_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop283.split:3 %Mdl_BinaryLearners_addr = getelementptr i64 %Mdl_BinaryLearners, i64 0, i64 %loop_index284_cast

]]></Node>
<StgValue><ssdm name="Mdl_BinaryLearners_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="8">
<![CDATA[
load-store-loop283.split:4 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i9 %Mdl_BinaryLearners_addr, i64 %dv_load, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop283.split:6 %br_ln0 = br void %load-store-loop283

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="33" name="Mdl_BinaryLearners" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="Mdl_BinaryLearners"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="34" name="dv" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="dv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="36" from="StgValue_35" to="loop_index284" fromId="35" toId="5">
</dataflow>
<dataflow id="38" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="37" toId="6">
</dataflow>
<dataflow id="39" from="Mdl_BinaryLearners" to="specbramwithbyteenable_ln0" fromId="33" toId="6">
</dataflow>
<dataflow id="41" from="StgValue_40" to="store_ln0" fromId="40" toId="7">
</dataflow>
<dataflow id="42" from="loop_index284" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="43" from="loop_index284" to="loop_index284_load" fromId="5" toId="9">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="44" toId="10">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specpipeline_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="10">
</dataflow>
<dataflow id="50" from="StgValue_35" to="specpipeline_ln0" fromId="35" toId="10">
</dataflow>
<dataflow id="51" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="10">
</dataflow>
<dataflow id="53" from="p_str" to="specpipeline_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="54" from="loop_index284_load" to="exitcond29310" fromId="9" toId="11">
</dataflow>
<dataflow id="56" from="StgValue_55" to="exitcond29310" fromId="55" toId="11">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="57" toId="12">
</dataflow>
<dataflow id="60" from="StgValue_59" to="empty" fromId="59" toId="12">
</dataflow>
<dataflow id="61" from="StgValue_59" to="empty" fromId="59" toId="12">
</dataflow>
<dataflow id="62" from="StgValue_59" to="empty" fromId="59" toId="12">
</dataflow>
<dataflow id="63" from="loop_index284_load" to="empty_68" fromId="9" toId="13">
</dataflow>
<dataflow id="65" from="StgValue_64" to="empty_68" fromId="64" toId="13">
</dataflow>
<dataflow id="66" from="exitcond29310" to="br_ln0" fromId="11" toId="14">
</dataflow>
<dataflow id="67" from="loop_index284_load" to="loop_index284_cast" fromId="9" toId="15">
</dataflow>
<dataflow id="68" from="dv" to="dv_addr" fromId="34" toId="16">
</dataflow>
<dataflow id="70" from="StgValue_69" to="dv_addr" fromId="69" toId="16">
</dataflow>
<dataflow id="71" from="loop_index284_cast" to="dv_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="72" from="dv_addr" to="dv_load" fromId="16" toId="17">
</dataflow>
<dataflow id="73" from="empty_68" to="store_ln0" fromId="13" toId="18">
</dataflow>
<dataflow id="74" from="loop_index284" to="store_ln0" fromId="5" toId="18">
</dataflow>
<dataflow id="75" from="dv_addr" to="dv_load" fromId="16" toId="19">
</dataflow>
<dataflow id="76" from="Mdl_BinaryLearners" to="Mdl_BinaryLearners_addr" fromId="33" toId="20">
</dataflow>
<dataflow id="77" from="StgValue_69" to="Mdl_BinaryLearners_addr" fromId="69" toId="20">
</dataflow>
<dataflow id="78" from="loop_index284_cast" to="Mdl_BinaryLearners_addr" fromId="15" toId="20">
</dataflow>
<dataflow id="80" from="_ssdm_op_Write.bram.i64" to="store_ln0" fromId="79" toId="21">
</dataflow>
<dataflow id="81" from="Mdl_BinaryLearners_addr" to="store_ln0" fromId="20" toId="21">
</dataflow>
<dataflow id="82" from="dv_load" to="store_ln0" fromId="19" toId="21">
</dataflow>
<dataflow id="84" from="StgValue_83" to="store_ln0" fromId="83" toId="21">
</dataflow>
<dataflow id="85" from="exitcond29310" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
