INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fu_Quantong/project_5/project_5.srcs/sources_1/new/bin_to_gray.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_to_gray
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fu_Quantong/project_5/project_5.srcs/sim_1/new/sim_b2g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_b2g
