abstract SDRAM simulation
adjustable latency
data transfer with 1 word/cycle
