# FPGA Project

Document structure:
--RTL: rtl code of nvdla_small(Top Module: NV_nvdla_wrapper)
--nvdlasm_ip: ip core of nvdla_small
--test: block design (zynq + nvdla) project
