{:input (genetic.crossover/dumb-crossover 1466604232 (genetic.mutation/change-names-remove-clause 1290753624 (genetic.crossover/dumb-crossover 970656263 (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif") (genetic.representation/genetic-representation "examples/57281.AE846E31.blif"))) (genetic.mutation/change-constant-value 1673778805 (genetic.mutation/change-constant-value 1880459976 (genetic.mutation/change-constant-value 1692461434 (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , wire6_38, wire7_39, wire8_41, wire10_46, wire12_54, wire13_47, wire14_40, wire16_45, wire18_47, wire20_53);\n  wire \\:missing_edge ;\n  wire wire0;\n  input wire10_46;\n  wire wire10_46;\n  input wire12_54;\n  wire wire12_54;\n  output wire13_47;\n  wire wire13_47;\n  output wire14_40;\n  wire wire14_40;\n  output wire16_45;\n  wire wire16_45;\n  output wire18_47;\n  wire wire18_47;\n  output wire20_53;\n  wire wire20_53;\n  wire wire21;\n  wire wire24_47;\n  wire \\wire24_:missing ;\n  wire wire25_32;\n  wire wire25_33;\n  wire wire25_47;\n  wire wire26_47;\n  wire wire27_47;\n  wire wire27_52;\n  wire \\wire27_:missing ;\n  wire wire28_47;\n  wire wire29_35;\n  wire wire29_47;\n  wire wire31_48;\n  wire wire31_49;\n  wire \\wire31_:missing ;\n  wire \\wire32_:missing ;\n  wire \\wire35_43_:missing_52_49_36 ;\n  wire wire36_37;\n  wire wire40;\n  wire wire40_33;\n  wire wire40_44;\n  wire wire40_47;\n  wire wire40_48;\n  wire wire40_53;\n  wire wire55_56;\n  input wire6_38;\n  wire wire6_38;\n  input wire7_39;\n  wire wire7_39;\n  input wire8_41;\n  wire wire8_41;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_46 ;\n  wire \\wire:missing_47 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire31_:missing  = 4'h8 >> { wire31_49, wire31_48 };\n  assign \\wire24_:missing  = 4'h8 >> { wire24_47, wire24_47 };\n  assign wire25_32 = 4'h8 >> { wire25_47, wire25_33 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire26_47, wire26_47 };\n  assign \\wire27_:missing  = 4'h8 >> { wire27_52, wire27_47 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire28_47, wire28_47 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire29_35, wire29_47 };\n  assign wire0 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire21 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire55_56;\n  assign wire55_56 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire12_54;\n  assign wire20_53 = wire40_53;\n  assign wire27_52 = \\wire35_43_:missing_52_49_36 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire31_49 = \\wire35_43_:missing_52_49_36 ;\n  assign wire31_48 = wire40_48;\n  assign \\wire:missing_47  = wire40_47;\n  assign \\wire:missing_46  = wire10_46;\n  assign wire16_45 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire40_44;\n  assign \\wire:missing_43  = \\wire35_43_:missing_52_49_36 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_41  = wire8_41;\n  assign wire40 = wire40;\n  assign \\wire:missing_39  = wire7_39;\n  assign \\wire:missing_edge  = wire6_38;\n  assign \\wire:missing_37  = wire36_37;\n  assign \\wire35_43_:missing_52_49_36  = \\wire:missing_edge ;\n  assign wire29_35 = \\wire35_43_:missing_52_49_36 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire25_33 = wire40_33;\n  assign \\wire32_:missing  = wire25_32;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:3.1-102.10\" *)\nmodule postsynth(\\wire:missing_edge , wire6_38, wire7_39, wire8_41, wire10_46, wire12_54, wire13_47, wire14_40, wire16_45, wire18_47, wire20_53);\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:5.8-5.13\" *)\n  wire wire0;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:6.9-6.18\" *)\n  input wire10_46;\n  wire wire10_46;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:8.9-8.18\" *)\n  input wire12_54;\n  wire wire12_54;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:10.10-10.19\" *)\n  output wire13_47;\n  wire wire13_47;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:12.10-12.19\" *)\n  output wire14_40;\n  wire wire14_40;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:14.10-14.19\" *)\n  output wire16_45;\n  wire wire16_45;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:16.10-16.19\" *)\n  output wire18_47;\n  wire wire18_47;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:18.10-18.19\" *)\n  output wire20_53;\n  wire wire20_53;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:20.8-20.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:28.8-28.17\" *)\n  wire wire27_52;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:31.8-31.17\" *)\n  wire wire29_35;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:34.8-34.17\" *)\n  wire wire31_49;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:37.8-37.36\" *)\n  wire \\wire35_43_:missing_52_49_36 ;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:41.8-41.17\" *)\n  wire wire40_44;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:44.8-44.17\" *)\n  wire wire40_53;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:45.8-45.17\" *)\n  wire wire55_56;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:46.9-46.17\" *)\n  input wire6_38;\n  wire wire6_38;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:48.9-48.17\" *)\n  input wire7_39;\n  wire wire7_39;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:50.9-50.17\" *)\n  input wire8_41;\n  wire wire8_41;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:53.8-53.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_39 ;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:54.8-54.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_41 ;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:55.8-55.24\" *)\n  wire \\wire:missing_43 ;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:56.8-56.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_46 ;\n  (* src = \"/tmp/fuzzmount745B5940/C39B20F6.v:58.9-58.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0 = 1'h0;\n  assign wire12_54 = 1'h0;\n  assign wire13_47 = 1'hx;\n  assign wire14_40 = 1'hx;\n  assign wire16_45 = 1'h0;\n  assign wire18_47 = 1'hx;\n  assign wire20_53 = 1'hx;\n  assign wire21 = 1'h0;\n  assign wire27_52 = 1'h0;\n  assign wire29_35 = 1'h0;\n  assign wire31_49 = 1'h0;\n  assign \\wire35_43_:missing_52_49_36  = 1'h0;\n  assign wire40_44 = 1'h0;\n  assign wire40_53 = 1'hx;\n  assign wire55_56 = 1'h0;\n  assign wire6_38 = 1'h0;\n  assign \\wire:missing_39  = wire7_39;\n  assign \\wire:missing_41  = wire8_41;\n  assign \\wire:missing_43  = 1'h0;\n  assign \\wire:missing_46  = wire10_46;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 23:59:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf/src/top.v'.\nSBY 23:59:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] Copy '/tmp/fuzzmount745B5940/C39B20F6.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf/src/C39B20F6.v'.\nSBY 23:59:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] Copy '/tmp/fuzzmount745B5940/C39B20F6.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf/src/C39B20F6.post.v'.\nSBY 23:59:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] engine_0: abc pdr\nSBY 23:59:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:59:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] base: /tmp/fuzzmount745B5940/top.v:28: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:59:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/C39B20F6.v:65$63_Y [0] between cell $shr$/tmp/fuzzmount745B5940/C39B20F6.v:65$63.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:59:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/C39B20F6.v:67$65_Y [0] between cell $shr$/tmp/fuzzmount745B5940/C39B20F6.v:67$65.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:59:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/C39B20F6.v:68$66_Y [0] between cell $shr$/tmp/fuzzmount745B5940/C39B20F6.v:68$66.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:59:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] base: Warning: Wire presynth.\\wire20_53 is used but has no driver.\nSBY 23:59:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] base: Warning: Wire presynth.\\wire18_47 is used but has no driver.\nSBY 23:59:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] base: Warning: Wire presynth.\\wire14_40 is used but has no driver.\nSBY 23:59:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] base: Warning: Wire presynth.\\wire13_47 is used but has no driver.\nSBY 23:59:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:59:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] base: Warning: Wire top.\\y_post_4 is used but has no driver.\nSBY 23:59:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] base: Warning: Wire top.\\y_pre_4 is used but has no driver.\nSBY 23:59:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] base: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY 23:59:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] base: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY 23:59:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] base: finished (returncode=0)\nSBY 23:59:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:59:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] aig: Warning: Wire presynth.\\wire20_53 is used but has no driver.\nSBY 23:59:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] aig: Warning: Wire presynth.\\wire18_47 is used but has no driver.\nSBY 23:59:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] aig: Warning: Wire presynth.\\wire14_40 is used but has no driver.\nSBY 23:59:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] aig: Warning: Wire presynth.\\wire13_47 is used but has no driver.\nSBY 23:59:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] aig: Warning: Wire top.\\y_post_4 is used but has no driver.\nSBY 23:59:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] aig: Warning: Wire top.\\y_pre_4 is used but has no driver.\nSBY 23:59:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] aig: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY 23:59:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] aig: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY 23:59:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:59:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] aig: finished (returncode=0)\nSBY 23:59:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:59:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:59:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] engine_0: Warning: The network has no constraints.\nSBY 23:59:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:59:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] engine_0: finished (returncode=0)\nSBY 23:59:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] engine_0: Status returned by engine: FAIL\nSBY 23:59:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY 23:59:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 23:59:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:59:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf'.\nSBY 23:59:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqzqvyxrf] DONE (FAIL, rc=2)\n", :err ""}}}