--
-- VHDL Architecture CPU_Design_lib.MUX2to1x9bits.behavioral
--
-- Created:
--          by - lmb290.UNKNOWN (SSOE-COELABS19)
--          at - 12:33:03 12/ 4/2025
--
-- using Siemens HDL Designer(TM) 2024.1 Built on 24 Jan 2024 at 17:42:50
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;

ENTITY MUX2to1x9bits IS
END ENTITY MUX2to1x9bits;

--
ARCHITECTURE behavioral OF MUX2to1x9bits IS
BEGIN
END ARCHITECTURE behavioral;

