Jean-Loup Baer , Wen-Hann Wang, On the inclusion properties for multi-level cache hierarchies, 25 years of the international symposia on Computer architecture (selected papers), p.345-352, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/285930.285994]
Rajeev Balasubramonian , David Albonesi , Alper Buyuktosunoglu , Sandhya Dwarkadas, Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.245-257, December 2000, Monterey, California, USA[doi>10.1145/360128.360153]
John S. Harper , Darren J. Kerbyson , Graham R. Nudd, Analytical Modeling of Set-Associative Cache Behavior, IEEE Transactions on Computers, v.48 n.10, p.1009-1024, October 1999[doi>10.1109/12.805152]
Mark Donald Hill , Alan Jay Smith, Aspects of cache memory and instruction buffer performance, University of California, Berkeley, 1987
Intel Pentium IV. ftp://download.intel.com/design/Pentium4/manuals/24896609.pdf.
International Technology Roadmap for Semiconductors. public.itrs.net.
Kirovski, D., Lee, C., Potkonjak, M., and Mangione-Smith, W. 1998. Synthesis of power efficient systems-on-silicon. In Proceedings of Asian South Pacific Design Automation Conference.
Christoforos E. Kozyrakis , David A. Patterson, A New Direction for Computer Architecture Research, Computer, v.31 n.11, p.24-32, November 1998[doi>10.1109/2.730733]
Marcello Lajolo , Luciano Lavagno , Anand Raghunathan , Sujit Dey , Alberto Sangiovanni-Vincentelli, Efficient Power Estimation Techniques for HW/SW Systems, Proceedings of the IEEE Alessandro Volta Memorial Workshop on Low-Power Design, p.191, March 04-05, 1999
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Yanbing Li , Jörg Henkel, A framework for estimation and minimizing energy dissipation of embedded HW/SW systems, Proceedings of the 35th annual Design Automation Conference, p.188-193, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277097]
Brehob, M. and Enbody, R. J. 1996. An analytical model of locality and caching. Tech. rep., Michigan State University.
Afzal Malik , Bill Moyer , Dan Cermak, A low power unified cache architecture providing power and performance flexibility (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.241-243, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344610]
Mattson, R., Gecsei, J., Slutz, D., and Traiger, I. 1970. Evaluation techniques for storage hierarchies. IBM Syst. J. 9, 2.
Motorola MPC500. http://e www.motorola.com/files/platforms/doc/ref_manual/MGT560RM.pdf.
Motorola MPC5200. http://e www.motorola.com/files/32bit/doc/ref_manual/G2CORERM.pdf.
Motorola MPC823. http://e-www.motorola.com/files/if/cnb/MPC823UM.pdf.
Peter Petrov , Alex Orailğlu, Towards effective embedded processors in codesigns: customizable partitioned caches, Proceedings of the ninth international symposium on Hardware/software codesign, p.79-84, April 2001, Copenhagen, Denmark[doi>10.1145/371636.371687]
Sato, T. 2000. Evaluating trace cache on moderate-scale processors. IEEE Comput. 147, 6 (Nov), 369--374.
Wen-Tsong Shiue , Chaitali Chakrabarti, Memory exploration for low power, embedded systems, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.140-145, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309902]
Ching-Long Su , Alvin M. Despain, Cache design trade-offs for power and performance optimization: a case study, Proceedings of the 1995 international symposium on Low power design, p.63-68, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224093]
Kazumasa Suzuki , Tomohisa Arai , Kouhei Nadehara , Ichiro Kuroda, V830R/AV: Embedded Multimedia Superscalar RISC Processor, IEEE Micro, v.18 n.2, p.36-47, March 1998[doi>10.1109/40.671401]
Vahid, F., and Givargis, T. 1999. The case for a configure-and-execute paradigm. In Proceedings of the International Symposium on Low Power Electronics and Design.
Wilton, S. and Jouppi, N. 1996. CACTI: An enhanced cache access and cycle time model. IEEE J. Solid State Circ. 31, 5 (May), 677--688.
Zhao Wu , Wayne Wolf, Iterative cache simulation of embedded CPUs with trace stripping, Proceedings of the seventh international workshop on Hardware/software codesign, p.95-99, March 1999, Rome, Italy[doi>10.1145/301177.301496]
