* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Jun 2 2019 13:24:10

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI8/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2drone  --package  SG48  --outdir  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI8/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI8/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2drone_pl.sdc  --dst_sdc_file  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI8/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2drone_pk.sdc  --devicename  iCE40UP5K  

***** Device Info *****
Chip: iCE40UP5K
Package: SG48
Size: 24 X 30

***** Design Utilization Info *****
Design: Pc2drone
Used Logic Cell: 2442/5280
Used Logic Tile: 414/660
Used IO Cell:    10/96
Used Bram Cell For iCE40: 0/30
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_system_pll_g
Clock Source: Pc2drone_pll_inst.clk_system_pll 
Clock Driver: Pc2drone_pll_inst.PLLOUTCORE_derived_clock_RNI5FOA (ICE_GB)
Driver Position: (13, 0, 0)
Fanout to FF: 981
Fanout to Tile: 311


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
31|                                                     
30|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
29|   0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0   
28|   0 0 0 0 0 0 0 0 0 0 0 0 1 4 0 0 0 0 0 0 0 0 0 0   
27|   0 0 0 0 0 0 0 0 0 1 3 6 4 0 0 0 0 0 0 0 0 0 0 0   
26|   0 0 0 0 0 0 0 0 0 0 6 8 6 6 0 0 0 0 0 0 0 0 0 0   
25|   0 0 0 0 0 0 0 0 8 7 8 8 8 6 2 6 0 0 0 0 0 0 0 0   
24|   0 0 0 0 0 0 0 1 8 8 8 8 8 7 3 6 7 0 0 0 0 0 0 1   
23|   8 3 1 0 0 0 0 0 7 5 8 8 8 8 6 7 1 0 0 0 0 1 1 1   
22|   6 6 6 8 1 0 0 1 8 8 6 8 8 7 8 7 8 8 0 0 0 0 0 5   
21|   5 6 7 8 8 0 0 8 8 7 8 8 8 8 8 7 6 8 0 0 0 0 1 0   
20|   8 8 6 5 4 0 1 8 8 8 8 8 6 6 6 7 5 7 0 0 0 0 0 0   
19|   8 8 8 8 8 0 8 8 8 8 8 8 3 7 6 7 8 8 0 1 0 0 1 2   
18|   1 8 3 8 8 0 7 5 8 8 8 6 8 6 7 7 6 8 0 1 0 0 0 1   
17|   1 8 8 6 6 0 0 6 8 8 7 8 8 6 7 7 8 8 0 7 5 0 1 1   
16|   8 8 8 8 8 0 4 4 4 8 7 8 3 8 8 7 8 8 0 8 7 1 2 2   
15|   8 8 8 8 3 0 8 8 7 2 5 5 8 8 8 8 8 6 0 7 8 3 3 5   
14|   8 8 6 7 8 0 1 8 4 2 8 3 8 7 8 8 8 8 0 1 8 1 1 5   
13|   2 6 7 6 6 0 6 8 8 1 8 8 1 8 8 8 8 8 0 1 8 3 8 0   
12|   6 5 8 7 8 0 5 8 2 7 8 5 8 8 7 8 8 8 0 8 7 3 0 1   
11|   8 8 7 7 8 0 5 7 8 8 8 2 8 8 8 7 8 4 0 8 3 8 1 6   
10|   6 8 7 8 8 0 8 7 1 7 7 3 3 7 1 8 8 4 0 1 3 0 0 5   
 9|   2 8 8 2 7 0 4 7 2 6 8 5 8 5 5 8 8 0 0 0 0 0 0 0   
 8|   2 2 0 0 2 0 4 8 8 6 4 7 5 4 8 8 1 0 0 0 0 0 0 0   
 7|   2 5 0 0 0 0 1 2 1 6 5 5 6 6 3 1 0 1 0 0 0 0 0 0   
 6|   7 0 1 0 3 0 2 5 8 6 6 5 7 8 7 3 0 0 0 0 0 0 0 0   
 5|   4 1 0 0 2 0 2 2 6 6 8 8 8 8 6 8 0 0 0 0 0 0 0 0   
 4|   3 0 0 0 0 0 1 2 7 8 7 2 8 7 6 8 3 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 6 8 8 7 7 8 8 4 5 2 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 4 8 7 7 8 8 5 8 7 7 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 4 8 0 7 8 4 7 1 0 1 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.90

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  2 12  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  2  8 13  4  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0 11  8 11 16  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0 15  7 17 11 17 18  7  7  0  0  0  0  0  0  0  0    
24|     0  0  0  0  0  0  0  3  9 11 18 14 22 21  9 20 21  0  0  0  0  0  0  1    
23|     8  3  1  0  0  0  0  0 17  5  8 12 23 18 18 18  1  0  0  0  0  1  1  1    
22|     6 15  6 15  3  0  0  2 19 22 12 16 22 19 20 16 20  4  0  0  0  0  0  5    
21|     9  6 11 19 18  0  0 10 15 12 21  8 20 21 20 21 13 20  0  0  0  0  2  0    
20|    14 18 15  8  4  0  4 11 23 21  8  8 10 14 18 20 16 17  0  0  0  0  0  0    
19|    14 22 11 20  9  0  8 15 24 13 16 16  4  7 13 19 22 19  0  3  0  0  2  3    
18|     1 23  6 19  9  0  8 16 23 18  8 12  8 10 14 20  9 22  0  3  0  0  0  2    
17|     3 14 24 15  6  0  0 16 22 14  5 10  7  7 21 21 20 20  0 21 10  0  2  1    
16|    10 14 24 14 14  0 13 15  8 14 12 14  3 20 21 12 15  8  0 18 15  1  7  3    
15|     8 12 22 14  3  0 18  8 15  4 11  7 18 20 19 17 19 14  0  9 13  3  9  5    
14|     8 13 19 15 13  0  1 16  7  6 12  8 22 19 12 22 23 18  0  1  9  1  1  5    
13|     2 11 13 12 13  0 12 16 21  3 20 18  3 19 20 23 24 11  0  1 15  8  9  0    
12|     6 16 17 14 18  0 11  8  4 14  8  8 12 15 13 15 23 13  0 16  7  3  0  1    
11|     8  9 14 13  6  0 14  7 22 16 18  3 12 13 19 13 22 13  0 15  3 14  2  6    
10|     6 16 20 22 15  0 18 19  4 13 14  9  8 13  4  8 12 15  0  1  3  0  0  5    
 9|     2 16 21  4 16  0 11 14  4 19 16 16 12 14 18 21  8  0  0  0  0  0  0  0    
 8|     2  3  0  0  5  0  8 16 16 19 12  7 14 11  8 16  4  0  0  0  0  0  0  0    
 7|     2  6  0  0  0  0  2  7  2 19 16 17 18 18  8  1  0  2  0  0  0  0  0  0    
 6|     7  0  2  0  3  0  2 12 16 19 18 14 19 18 18  6  0  0  0  0  0  0  0  0    
 5|     4  1  0  0  2  0  2  6 12 15 20 20 17 19 20 16  0  0  0  0  0  0  0  0    
 4|     3  0  0  0  0  0  1  5 17 24 16  5 18 20 20 16 11  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0 12 20 23 18 21 18 18 14 16  6  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0 15 16 22 18 17 16 13  9 20 17  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0 12 16  0 17 19 11 18  4  0  3  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 12.27

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  2 16  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  2 12 20  4  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0 11  8 16 21  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0 24  7 19 23 24 20  7 19  0  0  0  0  0  0  0  0    
24|     0  0  0  0  0  0  0  3 18 22 25 32 24 27 10 21 26  0  0  0  0  0  0  1    
23|     8  3  1  0  0  0  0  0 22  5  8 22 23 27 21 26  1  0  0  0  0  1  1  1    
22|     6 15  6 30  3  0  0  2 26 27 18 16 23 24 27 25 29  8  0  0  0  0  0  5    
21|     9  6 21 20 30  0  0 30 28 21 24  8 20 30 27 26 22 28  0  0  0  0  2  0    
20|    20 19 22  8  4  0  4 25 23 27  8  8 10 17 21 24 17 27  0  0  0  0  0  0    
19|    24 22 23 20 15  0  8 24 24 25 24 22  5  7 18 25 27 28  0  3  0  0  2  4    
18|     1 23  6 19  9  0  8 17 23 26  8 13  8 15 23 22 13 23  0  3  0  0  0  2    
17|     3 24 24 16  6  0  0 23 23 24  7 21  8  8 25 27 30 20  0 24 12  0  2  1    
16|    21 24 24 24 24  0 14 15 16 23 22 17  3 28 30 17 24  8  0 25 21  1  7  6    
15|     8 23 23 24  3  0 25  8 26  6 12 10 27 30 26 24 24 16  0 17 21  3  9  5    
14|     8 17 24 28 20  0  1 16 12  7 25 10 31 27 28 24 23 24  0  1 20  1  1  5    
13|     2 16 27 16 21  0 20 17 32  3 28 28  3 28 28 23 24 22  0  1 25  8 18  0    
12|     6 16 27 26 32  0 15  8  4 14  8 11 26 25 20 28 23 20  0 29  7  3  0  1    
11|     8 16 23 26 24  0 17  7 22 18 32  4 12 15 28 28 23 13  0 25  3 25  2  6    
10|     6 16 23 29 32  0 24 23  4 23 14 11 10 23  4  8 28 15  0  1  3  0  0  5    
 9|     2 17 28  7 19  0 16 14  4 24 18 20 29 17 19 28  8  0  0  0  0  0  0  0    
 8|     2  4  0  0  8  0 15 18 23 24 16 21 15 15  8 16  4  0  0  0  0  0  0  0    
 7|     2 10  0  0  0  0  2  8  2 22 20 18 21 21 10  1  0  2  0  0  0  0  0  0    
 6|     7  0  2  0  3  0  2 18 16 24 19 19 26 28 25  6  0  0  0  0  0  0  0  0    
 5|     4  1  0  0  2  0  2  6 21 18 27 29 24 28 24 16  0  0  0  0  0  0  0  0    
 4|     3  0  0  0  0  0  1  5 24 24 28  5 25 26 23 17 11  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0 12 29 23 23 26 29 19 16 18  8  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0 16 16 25 28 17 29 18 15 24 22  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0 15 16  0 28 19 16 23  4  0  3  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 16.33

***** Run Time Info *****
Run Time:  4
