# Reading C:/altera/16.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/intelFPGA/18.0/rs232_nandland/uart_tx.v
