From 1776e8cbc39e1d3552210952a5d1977c1efff772 Mon Sep 17 00:00:00 2001
From: Junmin Zhang <jzhang8@uccs.edu>
Date: Sun, 7 Dec 2025 12:46:33 -0700
Subject: [PATCH 4/8] Files for Part 3

---
 cmd_part3.sh                                  |   26 +
 mr_clean_rp.cc                                |  130 +
 mr_clean_rp.hh                                |   83 +
 .../config-l1i-LRU-lid-MrClean-l2-MrClean.ini | 8270 +++++++++++++++++
 .../stats-l1i-LRU-lid-MrClean-l2-MrClean.txt  | 3260 +++++++
 5 files changed, 11769 insertions(+)
 create mode 100755 cmd_part3.sh
 create mode 100644 mr_clean_rp.cc
 create mode 100644 mr_clean_rp.hh
 create mode 100644 output_part_3/config-l1i-LRU-lid-MrClean-l2-MrClean.ini
 create mode 100644 output_part_3/stats-l1i-LRU-lid-MrClean-l2-MrClean.txt

diff --git a/cmd_part3.sh b/cmd_part3.sh
new file mode 100755
index 0000000..c00e368
--- /dev/null
+++ b/cmd_part3.sh
@@ -0,0 +1,26 @@
+#******************** Part 3 Script ********************#
+GEM5_DIR=/root/uccs/cs5200_ca/projects/gem5
+PY_FILE=${GEM5_DIR}/configs/example/gem5_library/x86-gapbs-benchmarks.py
+GEM5_OPT=${GEM5_DIR}/build/X86/gem5.opt
+SAVE_DIR=/root/uccs/cs5200_ca/project3/cs5200_project_3/output_part_3
+mkdir -p ${SAVE_DIR}
+
+ARGS="--benchmark gapbs-cc-small --l1i-rp LRU --l1d-rp MrClean --l2-rp MrClean"
+
+# policies=("Random" "LRU" "TreePLRU" "LIP" "MRU" "FIFO" "SecondChance")
+# policies=("Random" "LRU")
+# policies=("TreePLRU" "LIP" "MRU" "FIFO" "SecondChance")
+# for L2_rp in "${policies[@]}"; do
+#     echo "Running L1i-rp=LRU, L1d-rp=TreePLRU, L2-rp=MrClean"        
+#     ${GEM5_OPT} -d ${GEM5_DIR}/m5out ${PY_FILE} ${ARGS} --l2-rp ${L2_rp}
+    
+#     echo "Storing config files:"
+#     cp ${GEM5_DIR}/m5out/config.ini ${SAVE_DIR}/config-l1i-LRU-lid-TreePLRU-l2-${L2_rp}.ini
+#     cp ${GEM5_DIR}/m5out/stats.txt ${SAVE_DIR}/stats-l1i-LRU-lid-TreePLRU-l2-${L2_rp}.txt
+# done
+echo "Running L1i-rp=LRU, L1d-rp=TreePLRU, L2-rp=MrClean:" 
+${GEM5_OPT} -d ${GEM5_DIR}/m5out ${PY_FILE} ${ARGS}
+
+echo "Storing config files:"
+cp ${GEM5_DIR}/m5out/config.ini ${SAVE_DIR}/config-l1i-LRU-lid-MrClean-l2-MrClean.ini
+cp ${GEM5_DIR}/m5out/stats.txt ${SAVE_DIR}/stats-l1i-LRU-lid-MrClean-l2-MrClean.txt
diff --git a/mr_clean_rp.cc b/mr_clean_rp.cc
new file mode 100644
index 0000000..bb9cb2f
--- /dev/null
+++ b/mr_clean_rp.cc
@@ -0,0 +1,130 @@
+#include "mem/cache/replacement_policies/mr_clean_rp.hh"
+
+#include <cassert>
+#include <memory>
+
+#include "params/MrCleanRP.hh"
+#include "sim/cur_tick.hh"
+
+namespace gem5
+{
+namespace replacement_policy
+{
+
+MrClean::MrClean(const Params &p)
+    : Base(p)
+{
+}
+
+void
+MrClean::invalidate(const std::shared_ptr<ReplacementData>& replacement_data)
+{
+    // Reset last touch timestamp and mark as clean
+    std::shared_ptr<MrCleanReplData> casted_replacement_data =
+        std::static_pointer_cast<MrCleanReplData>(replacement_data);
+    casted_replacement_data->lastTouchTick = Tick(0);
+    casted_replacement_data->isDirty = false;
+}
+
+void
+MrClean::touch(const std::shared_ptr<ReplacementData>& replacement_data, const PacketPtr pkt)
+{
+    // Update last touch timestamp
+    std::shared_ptr<MrCleanReplData> casted_replacement_data =
+        std::static_pointer_cast<MrCleanReplData>(replacement_data);
+    casted_replacement_data->lastTouchTick = curTick();
+
+    // Update dirty status based on packet type
+    // Mark as dirty if this is a write operation
+    if (pkt && pkt->isWrite()) {
+        casted_replacement_data->isDirty = true;
+    }
+}
+
+void
+MrClean::touch(const std::shared_ptr<ReplacementData>& replacement_data) const
+{
+    // Update last touch timestamp only
+    std::static_pointer_cast<MrCleanReplData>(
+        replacement_data)->lastTouchTick = curTick();
+}
+
+void
+MrClean::reset(const std::shared_ptr<ReplacementData>& replacement_data,
+               const PacketPtr pkt)
+{
+    // Set last touch timestamp and dirty status
+    std::shared_ptr<MrCleanReplData> casted_replacement_data =
+        std::static_pointer_cast<MrCleanReplData>(replacement_data);
+    casted_replacement_data->lastTouchTick = curTick();
+
+    // Mark as dirty if this is a write operation, clean otherwise
+    if (pkt && pkt->isWrite()) {
+        casted_replacement_data->isDirty = true;
+    } else {
+        casted_replacement_data->isDirty = false;
+    }
+}
+
+void
+MrClean::reset(const std::shared_ptr<ReplacementData>& replacement_data) const
+{
+    // Set last touch timestamp and mark as clean by default
+    std::shared_ptr<MrCleanReplData> casted_replacement_data =
+        std::static_pointer_cast<MrCleanReplData>(replacement_data);
+    casted_replacement_data->lastTouchTick = curTick();
+    casted_replacement_data->isDirty = false;
+}
+
+ReplaceableEntry*
+MrClean::getVictim(const ReplacementCandidates& candidates) const
+{
+    // There must be at least one replacement candidate
+    assert(candidates.size() > 0);
+
+    // Separate dirty and clean candidates
+    ReplaceableEntry* dirtyVictim = nullptr;
+    ReplaceableEntry* cleanVictim = nullptr;
+
+    Tick oldestDirtyTick = std::numeric_limits<Tick>::max();
+    Tick oldestCleanTick = std::numeric_limits<Tick>::max();
+
+    // Find the LRU dirty and clean candidates
+    for (const auto& candidate : candidates) {
+        std::shared_ptr<MrCleanReplData> casted_data =
+            std::static_pointer_cast<MrCleanReplData>(
+                candidate->replacementData);
+
+        if (casted_data->isDirty) {
+            // This is a dirty block
+            if (casted_data->lastTouchTick < oldestDirtyTick) {
+                oldestDirtyTick = casted_data->lastTouchTick;
+                dirtyVictim = candidate;
+            }
+        } else {
+            // This is a clean block
+            if (casted_data->lastTouchTick < oldestCleanTick) {
+                oldestCleanTick = casted_data->lastTouchTick;
+                cleanVictim = candidate;
+            }
+        }
+    }
+
+    // Prefer dirty blocks over clean blocks
+    if (dirtyVictim != nullptr) {
+        return dirtyVictim;
+    } else {
+        // No dirty blocks available, return LRU clean block
+        assert(cleanVictim != nullptr);
+        return cleanVictim;
+    }
+}
+
+std::shared_ptr<ReplacementData>
+MrClean::instantiateEntry()
+{
+    return std::shared_ptr<ReplacementData>(new MrCleanReplData());
+}
+
+} // namespace replacement_policy
+} // namespace gem5
\ No newline at end of file
diff --git a/mr_clean_rp.hh b/mr_clean_rp.hh
new file mode 100644
index 0000000..82cb974
--- /dev/null
+++ b/mr_clean_rp.hh
@@ -0,0 +1,83 @@
+#ifndef __MEM_CACHE_REPLACEMENT_POLICIES_MR_CLEAN_RP_HH__
+#define __MEM_CACHE_REPLACEMENT_POLICIES_MR_CLEAN_RP_HH__
+
+#include "mem/cache/replacement_policies/base.hh"
+
+namespace gem5
+{
+
+struct MrCleanRPParams;
+
+namespace replacement_policy
+{
+
+class MrClean : public Base
+{
+  protected:
+    /** MrClean-specific implementation of replacement data. */
+    struct MrCleanReplData  : ReplacementData
+    {
+        /** Tick on which the entry was last touched. */
+        Tick lastTouchTick;
+        /** Whether this block is considered dirty (approximated). */
+        bool isDirty;
+        /** Default constructor. Invalidate data. */
+        MrCleanReplData() : lastTouchTick(0), isDirty(false) {}
+    };
+
+  public:
+    typedef MrCleanRPParams Params;
+    MrClean(const Params &p);
+    ~MrClean() = default;
+
+    /**
+     * Invalidate replacement data to set it as the next probable victim.
+     * Sets its last touch tick as the starting tick.
+     *
+     * @param replacement_data  Replacement data to be invalidated.
+     */
+    void invalidate(const std::shared_ptr<ReplacementData>& replacement_data) override;
+
+    /**
+     * Touch an entry to update its replacement data.
+     * Sets its last touch tick as the current tick.
+     * Updates dirty status based on packet type.
+     *
+     * @param replacement_data  Replacement data to be touched.
+     * @param pkt               Packet that generated this access.
+     */
+    void touch(const std::shared_ptr<ReplacementData>& replacement_data, const PacketPtr pkt) override;
+    void touch(const std::shared_ptr<ReplacementData>& replacement_data) const override;
+
+    /**
+     * Reset replacement data. Used when an entry is inserted.
+     * Sets its last touch tick as the current tick.
+     *
+     * @param replacement_data Replacement data to be reset.
+     * @param pkt Packet that generated this access.
+     */
+    void reset(const std::shared_ptr<ReplacementData>& replacement_data, const PacketPtr pkt) override;
+    void reset(const std::shared_ptr<ReplacementData>& replacement_data) const override;
+
+    /**
+     * Find replacement victim using MrClean policy.
+     * Prefers dirty blocks over clean blocks.
+     * Among blocks of the same type, uses LRU.
+     *
+     * @param candidates Replacement candidates, selected by indexing policy.
+     * @return Replacement entry to be replaced.
+     */
+    ReplaceableEntry* getVictim(const ReplacementCandidates& candidates) const override;
+
+    /**
+     * Instantiate a replacement data entry.
+     *
+     * @return A shared pointer to the new replacement data.
+     */
+    std::shared_ptr<ReplacementData> instantiateEntry() override;
+};
+
+} // namespace replacement_policy
+} // namespace gem5
+
+#endif // __MEM_CACHE_REPLACEMENT_POLICIES_MR_CLEAN_RP_HH__
diff --git a/output_part_3/config-l1i-LRU-lid-MrClean-l2-MrClean.ini b/output_part_3/config-l1i-LRU-lid-MrClean-l2-MrClean.ini
new file mode 100644
index 0000000..6ef4781
--- /dev/null
+++ b/output_part_3/config-l1i-LRU-lid-MrClean-l2-MrClean.ini
@@ -0,0 +1,8270 @@
+[board]
+type=System
+children=cache_hierarchy clk_domain dvfs_handler iobus memory pc processor workload
+auto_unlink_shared_backstore=false
+cache_line_size=64
+eventq_index=0
+exit_on_work_items=true
+external_memory_ranges=
+init_param=0
+m5ops_base=4294901760
+mem_mode=atomic_noncaching
+mem_ranges=0:3221225472 3221225472:3222274048
+memories=board.memory.mem_ctrl0.dram board.memory.mem_ctrl1.dram
+mmap_using_noreserve=false
+multi_thread=false
+num_work_ids=16
+readfile=/root/uccs/cs5200_ca/projects/gem5/m5out/readfile_-0x4d57255cf6ff988f
+redirect_paths=
+shadow_rom_ranges=
+shared_backstore=
+symbolfile=
+thermal_components=
+thermal_model=Null
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+workload=board.workload
+system_port=board.cache_hierarchy.ruby_system.sys_port_proxy.in_ports[0]
+
+[board.cache_hierarchy]
+type=SubSystem
+children=ruby_system
+eventq_index=0
+thermal_domain=Null
+
+[board.cache_hierarchy.ruby_system]
+type=RubySystem
+children=directory_controllers0 directory_controllers1 dma_controllers0 dma_controllers1 l1_controllers0 l1_controllers1 l2_controllers0 l2_controllers1 network power_state sys_port_proxy
+access_backing_store=false
+all_instructions=false
+block_size_bytes=64
+clk_domain=board.clk_domain
+eventq_index=0
+hot_lines=false
+memory_size_bits=64
+num_of_sequencers=4
+number_of_virtual_networks=3
+phys_mem=Null
+power_model=
+power_state=board.cache_hierarchy.ruby_system.power_state
+randomization=false
+system=board
+
+[board.cache_hierarchy.ruby_system.directory_controllers0]
+type=MESI_Two_Level_Directory_Controller
+children=directory power_state requestToDir requestToMemory responseFromDir responseFromMemory responseToDir
+addr_ranges=0:3221225472:0:64
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+directory=board.cache_hierarchy.ruby_system.directory_controllers0.directory
+directory_latency=6
+downstream_destinations=
+eventq_index=0
+mandatory_queue_latency=1
+number_of_TBEs=256
+power_model=
+power_state=board.cache_hierarchy.ruby_system.directory_controllers0.power_state
+recycle_latency=10
+requestToDir=board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir
+requestToMemory=board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory
+responseFromDir=board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir
+responseFromMemory=board.cache_hierarchy.ruby_system.directory_controllers0.responseFromMemory
+responseToDir=board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir
+ruby_system=board.cache_hierarchy.ruby_system
+system=board
+to_mem_ctrl_latency=1
+transitions_per_cycle=32
+upstream_destinations=
+version=0
+memory_out_port=board.memory.mem_ctrl0.port
+
+[board.cache_hierarchy.ruby_system.directory_controllers0.directory]
+type=RubyDirectoryMemory
+addr_ranges=0:3221225472:0:64
+block_size=64
+eventq_index=0
+ruby_system=board.cache_hierarchy.ruby_system
+
+[board.cache_hierarchy.ruby_system.directory_controllers0.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[10]
+
+[board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[12]
+
+[board.cache_hierarchy.ruby_system.directory_controllers0.responseFromMemory]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[11]
+
+[board.cache_hierarchy.ruby_system.directory_controllers1]
+type=MESI_Two_Level_Directory_Controller
+children=directory power_state requestToDir requestToMemory responseFromDir responseFromMemory responseToDir
+addr_ranges=0:3221225472:1:64
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+directory=board.cache_hierarchy.ruby_system.directory_controllers1.directory
+directory_latency=6
+downstream_destinations=
+eventq_index=0
+mandatory_queue_latency=1
+number_of_TBEs=256
+power_model=
+power_state=board.cache_hierarchy.ruby_system.directory_controllers1.power_state
+recycle_latency=10
+requestToDir=board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir
+requestToMemory=board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory
+responseFromDir=board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir
+responseFromMemory=board.cache_hierarchy.ruby_system.directory_controllers1.responseFromMemory
+responseToDir=board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir
+ruby_system=board.cache_hierarchy.ruby_system
+system=board
+to_mem_ctrl_latency=1
+transitions_per_cycle=32
+upstream_destinations=
+version=1
+memory_out_port=board.memory.mem_ctrl1.port
+
+[board.cache_hierarchy.ruby_system.directory_controllers1.directory]
+type=RubyDirectoryMemory
+addr_ranges=0:3221225472:1:64
+block_size=64
+eventq_index=0
+ruby_system=board.cache_hierarchy.ruby_system
+
+[board.cache_hierarchy.ruby_system.directory_controllers1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[12]
+
+[board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[13]
+
+[board.cache_hierarchy.ruby_system.directory_controllers1.responseFromMemory]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[13]
+
+[board.cache_hierarchy.ruby_system.dma_controllers0]
+type=MESI_Two_Level_DMA_Controller
+children=dma_sequencer mandatoryQueue power_state requestToDir responseFromDir
+addr_ranges=0:18446744073709551615
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+dma_sequencer=board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer
+downstream_destinations=
+eventq_index=0
+mandatoryQueue=board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue
+mandatory_queue_latency=1
+number_of_TBEs=256
+power_model=
+power_state=board.cache_hierarchy.ruby_system.dma_controllers0.power_state
+recycle_latency=10
+requestToDir=board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir
+request_latency=6
+responseFromDir=board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir
+ruby_system=board.cache_hierarchy.ruby_system
+system=board
+transitions_per_cycle=32
+upstream_destinations=
+version=0
+
+[board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer]
+type=DMASequencer
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+is_cpu_sequencer=true
+max_outstanding_requests=64
+no_retry_on_stall=false
+power_model=
+power_state=board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state
+ruby_system=board.cache_hierarchy.ruby_system
+support_data_reqs=true
+support_inst_reqs=true
+system=board
+using_ruby_tester=false
+version=0
+in_ports=board.pc.south_bridge.ide.dma
+
+[board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.dma_controllers0.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[14]
+
+[board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[14]
+
+[board.cache_hierarchy.ruby_system.dma_controllers1]
+type=MESI_Two_Level_DMA_Controller
+children=dma_sequencer mandatoryQueue power_state requestToDir responseFromDir
+addr_ranges=0:18446744073709551615
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+dma_sequencer=board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer
+downstream_destinations=
+eventq_index=0
+mandatoryQueue=board.cache_hierarchy.ruby_system.dma_controllers1.mandatoryQueue
+mandatory_queue_latency=1
+number_of_TBEs=256
+power_model=
+power_state=board.cache_hierarchy.ruby_system.dma_controllers1.power_state
+recycle_latency=10
+requestToDir=board.cache_hierarchy.ruby_system.dma_controllers1.requestToDir
+request_latency=6
+responseFromDir=board.cache_hierarchy.ruby_system.dma_controllers1.responseFromDir
+ruby_system=board.cache_hierarchy.ruby_system
+system=board
+transitions_per_cycle=32
+upstream_destinations=
+version=1
+
+[board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer]
+type=DMASequencer
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+is_cpu_sequencer=true
+max_outstanding_requests=64
+no_retry_on_stall=false
+power_model=
+power_state=board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state
+ruby_system=board.cache_hierarchy.ruby_system
+support_data_reqs=true
+support_inst_reqs=true
+system=board
+using_ruby_tester=false
+version=1
+in_ports=board.iobus.mem_side_ports[17]
+
+[board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.dma_controllers1.mandatoryQueue]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.dma_controllers1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.dma_controllers1.requestToDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[15]
+
+[board.cache_hierarchy.ruby_system.dma_controllers1.responseFromDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[15]
+
+[board.cache_hierarchy.ruby_system.l1_controllers0]
+type=MESI_Two_Level_L1Cache_Controller
+children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
+L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache
+L1Icache=board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache
+addr_ranges=0:18446744073709551615
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+downstream_destinations=
+enable_prefetch=false
+eventq_index=0
+l1_request_latency=2
+l1_response_latency=2
+l2_select_num_bits=1
+llsc_lock_timeout_latency=16
+mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue
+mandatory_queue_latency=1
+number_of_TBEs=256
+optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers0.optionalQueue
+power_model=
+power_state=board.cache_hierarchy.ruby_system.l1_controllers0.power_state
+prefetcher=board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher
+recycle_latency=10
+requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache
+requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache
+responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache
+responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache
+ruby_system=board.cache_hierarchy.ruby_system
+send_evictions=true
+sequencer=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer
+system=board
+to_l2_latency=1
+transitions_per_cycle=4
+unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache
+upstream_destinations=
+use_llsc_lock=true
+version=0
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache]
+type=RubyCache
+children=replacement_policy
+assoc=8
+atomicALUs=64
+atomicLatency=0
+block_size=0
+dataAccessLatency=1
+dataArrayBanks=1
+eventq_index=0
+is_icache=false
+replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.replacement_policy
+resourceStalls=false
+size=32768
+start_index_bit=64
+tagAccessLatency=1
+tagArrayBanks=1
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.replacement_policy]
+type=MrCleanRP
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache]
+type=RubyCache
+children=replacement_policy
+assoc=8
+atomicALUs=64
+atomicLatency=0
+block_size=0
+dataAccessLatency=1
+dataArrayBanks=1
+eventq_index=0
+is_icache=true
+replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.replacement_policy
+resourceStalls=false
+size=32768
+start_index_bit=64
+tagAccessLatency=1
+tagArrayBanks=1
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.replacement_policy]
+type=LRURP
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.optionalQueue]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher]
+type=RubyPrefetcher
+block_size=64
+cross_page=false
+eventq_index=0
+nonunit_filter=8
+num_startup_pfs=1
+num_streams=4
+page_shift=12
+train_misses=4
+unit_filter=8
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[0]
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[0]
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[1]
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[1]
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.sequencer]
+type=RubySequencer
+children=power_state
+clk_domain=board.clk_domain
+coreid=99
+dcache=board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache
+deadlock_threshold=500000
+eventq_index=0
+garnet_standalone=false
+is_cpu_sequencer=true
+max_outstanding_requests=16
+no_retry_on_stall=false
+power_model=
+power_state=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state
+ruby_system=board.cache_hierarchy.ruby_system
+support_data_reqs=true
+support_inst_reqs=true
+system=board
+using_ruby_tester=false
+version=0
+in_ports=board.processor.start0.core.icache_port board.processor.start0.core.dcache_port board.processor.start0.core.mmu.itb.walker.port board.processor.start0.core.mmu.dtb.walker.port board.processor.start0.core.interrupts.int_requestor
+interrupt_out_port=board.processor.start0.core.interrupts.pio board.processor.start0.core.interrupts.int_responder
+mem_request_port=board.iobus.cpu_side_ports[2]
+pio_request_port=board.iobus.cpu_side_ports[1]
+pio_response_port=board.iobus.mem_side_ports[15]
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[2]
+
+[board.cache_hierarchy.ruby_system.l1_controllers1]
+type=MESI_Two_Level_L1Cache_Controller
+children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
+L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache
+L1Icache=board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache
+addr_ranges=0:18446744073709551615
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+downstream_destinations=
+enable_prefetch=false
+eventq_index=0
+l1_request_latency=2
+l1_response_latency=2
+l2_select_num_bits=1
+llsc_lock_timeout_latency=16
+mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue
+mandatory_queue_latency=1
+number_of_TBEs=256
+optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers1.optionalQueue
+power_model=
+power_state=board.cache_hierarchy.ruby_system.l1_controllers1.power_state
+prefetcher=board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher
+recycle_latency=10
+requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache
+requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache
+responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache
+responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache
+ruby_system=board.cache_hierarchy.ruby_system
+send_evictions=true
+sequencer=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer
+system=board
+to_l2_latency=1
+transitions_per_cycle=4
+unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache
+upstream_destinations=
+use_llsc_lock=true
+version=1
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache]
+type=RubyCache
+children=replacement_policy
+assoc=8
+atomicALUs=64
+atomicLatency=0
+block_size=0
+dataAccessLatency=1
+dataArrayBanks=1
+eventq_index=0
+is_icache=false
+replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.replacement_policy
+resourceStalls=false
+size=32768
+start_index_bit=64
+tagAccessLatency=1
+tagArrayBanks=1
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.replacement_policy]
+type=TreePLRURP
+eventq_index=0
+num_leaves=8
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache]
+type=RubyCache
+children=replacement_policy
+assoc=8
+atomicALUs=64
+atomicLatency=0
+block_size=0
+dataAccessLatency=1
+dataArrayBanks=1
+eventq_index=0
+is_icache=true
+replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.replacement_policy
+resourceStalls=false
+size=32768
+start_index_bit=64
+tagAccessLatency=1
+tagArrayBanks=1
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.replacement_policy]
+type=TreePLRURP
+eventq_index=0
+num_leaves=8
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.optionalQueue]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher]
+type=RubyPrefetcher
+block_size=64
+cross_page=false
+eventq_index=0
+nonunit_filter=8
+num_startup_pfs=1
+num_streams=4
+page_shift=12
+train_misses=4
+unit_filter=8
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[3]
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[2]
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[4]
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[3]
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.sequencer]
+type=RubySequencer
+children=power_state
+clk_domain=board.clk_domain
+coreid=99
+dcache=board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache
+deadlock_threshold=500000
+eventq_index=0
+garnet_standalone=false
+is_cpu_sequencer=true
+max_outstanding_requests=16
+no_retry_on_stall=false
+power_model=
+power_state=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state
+ruby_system=board.cache_hierarchy.ruby_system
+support_data_reqs=true
+support_inst_reqs=true
+system=board
+using_ruby_tester=false
+version=1
+in_ports=board.processor.start1.core.icache_port board.processor.start1.core.dcache_port board.processor.start1.core.mmu.itb.walker.port board.processor.start1.core.mmu.dtb.walker.port board.processor.start1.core.interrupts.int_requestor
+interrupt_out_port=board.processor.start1.core.interrupts.pio board.processor.start1.core.interrupts.int_responder
+mem_request_port=board.iobus.cpu_side_ports[4]
+pio_request_port=board.iobus.cpu_side_ports[3]
+pio_response_port=board.iobus.mem_side_ports[16]
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[5]
+
+[board.cache_hierarchy.ruby_system.l2_controllers0]
+type=MESI_Two_Level_L2Cache_Controller
+children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
+DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache
+L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache
+L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache
+L2cache=board.cache_hierarchy.ruby_system.l2_controllers0.L2cache
+addr_ranges=0:18446744073709551615
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+downstream_destinations=
+eventq_index=0
+l2_request_latency=2
+l2_response_latency=2
+mandatory_queue_latency=1
+number_of_TBEs=256
+power_model=
+power_state=board.cache_hierarchy.ruby_system.l2_controllers0.power_state
+recycle_latency=10
+responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache
+responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache
+ruby_system=board.cache_hierarchy.ruby_system
+system=board
+to_l1_latency=1
+transitions_per_cycle=4
+unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache
+upstream_destinations=
+version=0
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[6]
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[7]
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[5]
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.L2cache]
+type=RubyCache
+children=replacement_policy
+assoc=16
+atomicALUs=64
+atomicLatency=0
+block_size=0
+dataAccessLatency=1
+dataArrayBanks=1
+eventq_index=0
+is_icache=false
+replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.replacement_policy
+resourceStalls=false
+size=262144
+start_index_bit=7
+tagAccessLatency=1
+tagArrayBanks=1
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.replacement_policy]
+type=MrCleanRP
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[8]
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[6]
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[4]
+
+[board.cache_hierarchy.ruby_system.l2_controllers1]
+type=MESI_Two_Level_L2Cache_Controller
+children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
+DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache
+L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache
+L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache
+L2cache=board.cache_hierarchy.ruby_system.l2_controllers1.L2cache
+addr_ranges=0:18446744073709551615
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+downstream_destinations=
+eventq_index=0
+l2_request_latency=2
+l2_response_latency=2
+mandatory_queue_latency=1
+number_of_TBEs=256
+power_model=
+power_state=board.cache_hierarchy.ruby_system.l2_controllers1.power_state
+recycle_latency=10
+responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache
+responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache
+ruby_system=board.cache_hierarchy.ruby_system
+system=board
+to_l1_latency=1
+transitions_per_cycle=4
+unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache
+upstream_destinations=
+version=1
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[9]
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[10]
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[8]
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.L2cache]
+type=RubyCache
+children=replacement_policy
+assoc=16
+atomicALUs=64
+atomicLatency=0
+block_size=0
+dataAccessLatency=1
+dataArrayBanks=1
+eventq_index=0
+is_icache=false
+replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.replacement_policy
+resourceStalls=false
+size=262144
+start_index_bit=7
+tagAccessLatency=1
+tagArrayBanks=1
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.replacement_policy]
+type=TreePLRURP
+eventq_index=0
+num_leaves=16
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[11]
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[9]
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[7]
+
+[board.cache_hierarchy.ruby_system.network]
+type=SimpleNetwork
+children=ext_links0 ext_links1 ext_links2 ext_links3 ext_links4 ext_links5 ext_links6 ext_links7 int_links00 int_links01 int_links02 int_links03 int_links04 int_links05 int_links06 int_links07 int_links08 int_links09 int_links10 int_links11 int_links12 int_links13 int_links14 int_links15 int_links16 int_links17 int_links18 int_links19 int_links20 int_links21 int_links22 int_links23 int_links24 int_links25 int_links26 int_links27 int_links28 int_links29 int_links30 int_links31 int_links32 int_links33 int_links34 int_links35 int_links36 int_links37 int_links38 int_links39 int_links40 int_links41 int_links42 int_links43 int_links44 int_links45 int_links46 int_links47 int_links48 int_links49 int_links50 int_links51 int_links52 int_links53 int_links54 int_links55 power_state routers0 routers1 routers2 routers3 routers4 routers5 routers6 routers7
+buffer_size=0
+clk_domain=board.clk_domain
+control_msg_size=8
+data_msg_size=64
+endpoint_bandwidth=1000
+eventq_index=0
+ext_links=board.cache_hierarchy.ruby_system.network.ext_links0 board.cache_hierarchy.ruby_system.network.ext_links1 board.cache_hierarchy.ruby_system.network.ext_links2 board.cache_hierarchy.ruby_system.network.ext_links3 board.cache_hierarchy.ruby_system.network.ext_links4 board.cache_hierarchy.ruby_system.network.ext_links5 board.cache_hierarchy.ruby_system.network.ext_links6 board.cache_hierarchy.ruby_system.network.ext_links7
+int_links=board.cache_hierarchy.ruby_system.network.int_links00 board.cache_hierarchy.ruby_system.network.int_links01 board.cache_hierarchy.ruby_system.network.int_links02 board.cache_hierarchy.ruby_system.network.int_links03 board.cache_hierarchy.ruby_system.network.int_links04 board.cache_hierarchy.ruby_system.network.int_links05 board.cache_hierarchy.ruby_system.network.int_links06 board.cache_hierarchy.ruby_system.network.int_links07 board.cache_hierarchy.ruby_system.network.int_links08 board.cache_hierarchy.ruby_system.network.int_links09 board.cache_hierarchy.ruby_system.network.int_links10 board.cache_hierarchy.ruby_system.network.int_links11 board.cache_hierarchy.ruby_system.network.int_links12 board.cache_hierarchy.ruby_system.network.int_links13 board.cache_hierarchy.ruby_system.network.int_links14 board.cache_hierarchy.ruby_system.network.int_links15 board.cache_hierarchy.ruby_system.network.int_links16 board.cache_hierarchy.ruby_system.network.int_links17 board.cache_hierarchy.ruby_system.network.int_links18 board.cache_hierarchy.ruby_system.network.int_links19 board.cache_hierarchy.ruby_system.network.int_links20 board.cache_hierarchy.ruby_system.network.int_links21 board.cache_hierarchy.ruby_system.network.int_links22 board.cache_hierarchy.ruby_system.network.int_links23 board.cache_hierarchy.ruby_system.network.int_links24 board.cache_hierarchy.ruby_system.network.int_links25 board.cache_hierarchy.ruby_system.network.int_links26 board.cache_hierarchy.ruby_system.network.int_links27 board.cache_hierarchy.ruby_system.network.int_links28 board.cache_hierarchy.ruby_system.network.int_links29 board.cache_hierarchy.ruby_system.network.int_links30 board.cache_hierarchy.ruby_system.network.int_links31 board.cache_hierarchy.ruby_system.network.int_links32 board.cache_hierarchy.ruby_system.network.int_links33 board.cache_hierarchy.ruby_system.network.int_links34 board.cache_hierarchy.ruby_system.network.int_links35 board.cache_hierarchy.ruby_system.network.int_links36 board.cache_hierarchy.ruby_system.network.int_links37 board.cache_hierarchy.ruby_system.network.int_links38 board.cache_hierarchy.ruby_system.network.int_links39 board.cache_hierarchy.ruby_system.network.int_links40 board.cache_hierarchy.ruby_system.network.int_links41 board.cache_hierarchy.ruby_system.network.int_links42 board.cache_hierarchy.ruby_system.network.int_links43 board.cache_hierarchy.ruby_system.network.int_links44 board.cache_hierarchy.ruby_system.network.int_links45 board.cache_hierarchy.ruby_system.network.int_links46 board.cache_hierarchy.ruby_system.network.int_links47 board.cache_hierarchy.ruby_system.network.int_links48 board.cache_hierarchy.ruby_system.network.int_links49 board.cache_hierarchy.ruby_system.network.int_links50 board.cache_hierarchy.ruby_system.network.int_links51 board.cache_hierarchy.ruby_system.network.int_links52 board.cache_hierarchy.ruby_system.network.int_links53 board.cache_hierarchy.ruby_system.network.int_links54 board.cache_hierarchy.ruby_system.network.int_links55
+netifs=
+number_of_virtual_networks=3
+physical_vnets_bandwidth=
+physical_vnets_channels=
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.power_state
+routers=board.cache_hierarchy.ruby_system.network.routers0 board.cache_hierarchy.ruby_system.network.routers1 board.cache_hierarchy.ruby_system.network.routers2 board.cache_hierarchy.ruby_system.network.routers3 board.cache_hierarchy.ruby_system.network.routers4 board.cache_hierarchy.ruby_system.network.routers5 board.cache_hierarchy.ruby_system.network.routers6 board.cache_hierarchy.ruby_system.network.routers7
+ruby_system=board.cache_hierarchy.ruby_system
+topology=Not Specified
+in_port=board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir.out_port board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir.out_port board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.out_port board.cache_hierarchy.ruby_system.dma_controllers1.requestToDir.out_port
+out_port=board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir.in_port board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir.in_port board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir.in_port board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir.in_port board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.in_port board.cache_hierarchy.ruby_system.dma_controllers1.responseFromDir.in_port
+
+[board.cache_hierarchy.ruby_system.network.ext_links0]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.l1_controllers0
+int_node=board.cache_hierarchy.ruby_system.network.routers0
+latency=1
+link_id=0
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.ext_links1]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.l1_controllers1
+int_node=board.cache_hierarchy.ruby_system.network.routers1
+latency=1
+link_id=1
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.ext_links2]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.l2_controllers0
+int_node=board.cache_hierarchy.ruby_system.network.routers2
+latency=1
+link_id=2
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.ext_links3]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.l2_controllers1
+int_node=board.cache_hierarchy.ruby_system.network.routers3
+latency=1
+link_id=3
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.ext_links4]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.directory_controllers0
+int_node=board.cache_hierarchy.ruby_system.network.routers4
+latency=1
+link_id=4
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.ext_links5]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.directory_controllers1
+int_node=board.cache_hierarchy.ruby_system.network.routers5
+latency=1
+link_id=5
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.ext_links6]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.dma_controllers0
+int_node=board.cache_hierarchy.ruby_system.network.routers6
+latency=1
+link_id=6
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.ext_links7]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.dma_controllers1
+int_node=board.cache_hierarchy.ruby_system.network.routers7
+latency=1
+link_id=7
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links00]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links00.buffers0 board.cache_hierarchy.ruby_system.network.int_links00.buffers1 board.cache_hierarchy.ruby_system.network.int_links00.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers1
+eventq_index=0
+latency=1
+link_id=1
+src_node=board.cache_hierarchy.ruby_system.network.routers0
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links00.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links00.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links00.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links01]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links01.buffers0 board.cache_hierarchy.ruby_system.network.int_links01.buffers1 board.cache_hierarchy.ruby_system.network.int_links01.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers2
+eventq_index=0
+latency=1
+link_id=2
+src_node=board.cache_hierarchy.ruby_system.network.routers0
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links01.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links01.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links01.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links02]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links02.buffers0 board.cache_hierarchy.ruby_system.network.int_links02.buffers1 board.cache_hierarchy.ruby_system.network.int_links02.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers3
+eventq_index=0
+latency=1
+link_id=3
+src_node=board.cache_hierarchy.ruby_system.network.routers0
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links02.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links02.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links02.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links03]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links03.buffers0 board.cache_hierarchy.ruby_system.network.int_links03.buffers1 board.cache_hierarchy.ruby_system.network.int_links03.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers4
+eventq_index=0
+latency=1
+link_id=4
+src_node=board.cache_hierarchy.ruby_system.network.routers0
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links03.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links03.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links03.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links04]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links04.buffers0 board.cache_hierarchy.ruby_system.network.int_links04.buffers1 board.cache_hierarchy.ruby_system.network.int_links04.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers5
+eventq_index=0
+latency=1
+link_id=5
+src_node=board.cache_hierarchy.ruby_system.network.routers0
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links04.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links04.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links04.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links05]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links05.buffers0 board.cache_hierarchy.ruby_system.network.int_links05.buffers1 board.cache_hierarchy.ruby_system.network.int_links05.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers6
+eventq_index=0
+latency=1
+link_id=6
+src_node=board.cache_hierarchy.ruby_system.network.routers0
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links05.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links05.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links05.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links06]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links06.buffers0 board.cache_hierarchy.ruby_system.network.int_links06.buffers1 board.cache_hierarchy.ruby_system.network.int_links06.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers7
+eventq_index=0
+latency=1
+link_id=7
+src_node=board.cache_hierarchy.ruby_system.network.routers0
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links06.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links06.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links06.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links07]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links07.buffers0 board.cache_hierarchy.ruby_system.network.int_links07.buffers1 board.cache_hierarchy.ruby_system.network.int_links07.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers0
+eventq_index=0
+latency=1
+link_id=8
+src_node=board.cache_hierarchy.ruby_system.network.routers1
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links07.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links07.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links07.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links08]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links08.buffers0 board.cache_hierarchy.ruby_system.network.int_links08.buffers1 board.cache_hierarchy.ruby_system.network.int_links08.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers2
+eventq_index=0
+latency=1
+link_id=9
+src_node=board.cache_hierarchy.ruby_system.network.routers1
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links08.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links08.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links08.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links09]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links09.buffers0 board.cache_hierarchy.ruby_system.network.int_links09.buffers1 board.cache_hierarchy.ruby_system.network.int_links09.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers3
+eventq_index=0
+latency=1
+link_id=10
+src_node=board.cache_hierarchy.ruby_system.network.routers1
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links09.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links09.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links09.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links10]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links10.buffers0 board.cache_hierarchy.ruby_system.network.int_links10.buffers1 board.cache_hierarchy.ruby_system.network.int_links10.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers4
+eventq_index=0
+latency=1
+link_id=11
+src_node=board.cache_hierarchy.ruby_system.network.routers1
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links10.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links10.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links10.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links11]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links11.buffers0 board.cache_hierarchy.ruby_system.network.int_links11.buffers1 board.cache_hierarchy.ruby_system.network.int_links11.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers5
+eventq_index=0
+latency=1
+link_id=12
+src_node=board.cache_hierarchy.ruby_system.network.routers1
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links11.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links11.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links11.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links12]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links12.buffers0 board.cache_hierarchy.ruby_system.network.int_links12.buffers1 board.cache_hierarchy.ruby_system.network.int_links12.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers6
+eventq_index=0
+latency=1
+link_id=13
+src_node=board.cache_hierarchy.ruby_system.network.routers1
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links12.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links12.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links12.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links13]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links13.buffers0 board.cache_hierarchy.ruby_system.network.int_links13.buffers1 board.cache_hierarchy.ruby_system.network.int_links13.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers7
+eventq_index=0
+latency=1
+link_id=14
+src_node=board.cache_hierarchy.ruby_system.network.routers1
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links13.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links13.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links13.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links14]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links14.buffers0 board.cache_hierarchy.ruby_system.network.int_links14.buffers1 board.cache_hierarchy.ruby_system.network.int_links14.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers0
+eventq_index=0
+latency=1
+link_id=15
+src_node=board.cache_hierarchy.ruby_system.network.routers2
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links14.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links14.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links14.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links15]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links15.buffers0 board.cache_hierarchy.ruby_system.network.int_links15.buffers1 board.cache_hierarchy.ruby_system.network.int_links15.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers1
+eventq_index=0
+latency=1
+link_id=16
+src_node=board.cache_hierarchy.ruby_system.network.routers2
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links15.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links15.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links15.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links16]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links16.buffers0 board.cache_hierarchy.ruby_system.network.int_links16.buffers1 board.cache_hierarchy.ruby_system.network.int_links16.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers3
+eventq_index=0
+latency=1
+link_id=17
+src_node=board.cache_hierarchy.ruby_system.network.routers2
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links16.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links16.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links16.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links17]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links17.buffers0 board.cache_hierarchy.ruby_system.network.int_links17.buffers1 board.cache_hierarchy.ruby_system.network.int_links17.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers4
+eventq_index=0
+latency=1
+link_id=18
+src_node=board.cache_hierarchy.ruby_system.network.routers2
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links17.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links17.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links17.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links18]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links18.buffers0 board.cache_hierarchy.ruby_system.network.int_links18.buffers1 board.cache_hierarchy.ruby_system.network.int_links18.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers5
+eventq_index=0
+latency=1
+link_id=19
+src_node=board.cache_hierarchy.ruby_system.network.routers2
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links18.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links18.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links18.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links19]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links19.buffers0 board.cache_hierarchy.ruby_system.network.int_links19.buffers1 board.cache_hierarchy.ruby_system.network.int_links19.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers6
+eventq_index=0
+latency=1
+link_id=20
+src_node=board.cache_hierarchy.ruby_system.network.routers2
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links19.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links19.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links19.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links20]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links20.buffers0 board.cache_hierarchy.ruby_system.network.int_links20.buffers1 board.cache_hierarchy.ruby_system.network.int_links20.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers7
+eventq_index=0
+latency=1
+link_id=21
+src_node=board.cache_hierarchy.ruby_system.network.routers2
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links20.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links20.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links20.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links21]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links21.buffers0 board.cache_hierarchy.ruby_system.network.int_links21.buffers1 board.cache_hierarchy.ruby_system.network.int_links21.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers0
+eventq_index=0
+latency=1
+link_id=22
+src_node=board.cache_hierarchy.ruby_system.network.routers3
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links21.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links21.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links21.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links22]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links22.buffers0 board.cache_hierarchy.ruby_system.network.int_links22.buffers1 board.cache_hierarchy.ruby_system.network.int_links22.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers1
+eventq_index=0
+latency=1
+link_id=23
+src_node=board.cache_hierarchy.ruby_system.network.routers3
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links22.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links22.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links22.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links23]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links23.buffers0 board.cache_hierarchy.ruby_system.network.int_links23.buffers1 board.cache_hierarchy.ruby_system.network.int_links23.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers2
+eventq_index=0
+latency=1
+link_id=24
+src_node=board.cache_hierarchy.ruby_system.network.routers3
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links23.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links23.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links23.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links24]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links24.buffers0 board.cache_hierarchy.ruby_system.network.int_links24.buffers1 board.cache_hierarchy.ruby_system.network.int_links24.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers4
+eventq_index=0
+latency=1
+link_id=25
+src_node=board.cache_hierarchy.ruby_system.network.routers3
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links24.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links24.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links24.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links25]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links25.buffers0 board.cache_hierarchy.ruby_system.network.int_links25.buffers1 board.cache_hierarchy.ruby_system.network.int_links25.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers5
+eventq_index=0
+latency=1
+link_id=26
+src_node=board.cache_hierarchy.ruby_system.network.routers3
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links25.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links25.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links25.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links26]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links26.buffers0 board.cache_hierarchy.ruby_system.network.int_links26.buffers1 board.cache_hierarchy.ruby_system.network.int_links26.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers6
+eventq_index=0
+latency=1
+link_id=27
+src_node=board.cache_hierarchy.ruby_system.network.routers3
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links26.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links26.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links26.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links27]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links27.buffers0 board.cache_hierarchy.ruby_system.network.int_links27.buffers1 board.cache_hierarchy.ruby_system.network.int_links27.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers7
+eventq_index=0
+latency=1
+link_id=28
+src_node=board.cache_hierarchy.ruby_system.network.routers3
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links27.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links27.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links27.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links28]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links28.buffers0 board.cache_hierarchy.ruby_system.network.int_links28.buffers1 board.cache_hierarchy.ruby_system.network.int_links28.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers0
+eventq_index=0
+latency=1
+link_id=29
+src_node=board.cache_hierarchy.ruby_system.network.routers4
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links28.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links28.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links28.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links29]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links29.buffers0 board.cache_hierarchy.ruby_system.network.int_links29.buffers1 board.cache_hierarchy.ruby_system.network.int_links29.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers1
+eventq_index=0
+latency=1
+link_id=30
+src_node=board.cache_hierarchy.ruby_system.network.routers4
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links29.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links29.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links29.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links30]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links30.buffers0 board.cache_hierarchy.ruby_system.network.int_links30.buffers1 board.cache_hierarchy.ruby_system.network.int_links30.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers2
+eventq_index=0
+latency=1
+link_id=31
+src_node=board.cache_hierarchy.ruby_system.network.routers4
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links30.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links30.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links30.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links31]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links31.buffers0 board.cache_hierarchy.ruby_system.network.int_links31.buffers1 board.cache_hierarchy.ruby_system.network.int_links31.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers3
+eventq_index=0
+latency=1
+link_id=32
+src_node=board.cache_hierarchy.ruby_system.network.routers4
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links31.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links31.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links31.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links32]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links32.buffers0 board.cache_hierarchy.ruby_system.network.int_links32.buffers1 board.cache_hierarchy.ruby_system.network.int_links32.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers5
+eventq_index=0
+latency=1
+link_id=33
+src_node=board.cache_hierarchy.ruby_system.network.routers4
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links32.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links32.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links32.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links33]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links33.buffers0 board.cache_hierarchy.ruby_system.network.int_links33.buffers1 board.cache_hierarchy.ruby_system.network.int_links33.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers6
+eventq_index=0
+latency=1
+link_id=34
+src_node=board.cache_hierarchy.ruby_system.network.routers4
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links33.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links33.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links33.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links34]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links34.buffers0 board.cache_hierarchy.ruby_system.network.int_links34.buffers1 board.cache_hierarchy.ruby_system.network.int_links34.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers7
+eventq_index=0
+latency=1
+link_id=35
+src_node=board.cache_hierarchy.ruby_system.network.routers4
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links34.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links34.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links34.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links35]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links35.buffers0 board.cache_hierarchy.ruby_system.network.int_links35.buffers1 board.cache_hierarchy.ruby_system.network.int_links35.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers0
+eventq_index=0
+latency=1
+link_id=36
+src_node=board.cache_hierarchy.ruby_system.network.routers5
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links35.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links35.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links35.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links36]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links36.buffers0 board.cache_hierarchy.ruby_system.network.int_links36.buffers1 board.cache_hierarchy.ruby_system.network.int_links36.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers1
+eventq_index=0
+latency=1
+link_id=37
+src_node=board.cache_hierarchy.ruby_system.network.routers5
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links36.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links36.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links36.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links37]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links37.buffers0 board.cache_hierarchy.ruby_system.network.int_links37.buffers1 board.cache_hierarchy.ruby_system.network.int_links37.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers2
+eventq_index=0
+latency=1
+link_id=38
+src_node=board.cache_hierarchy.ruby_system.network.routers5
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links37.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links37.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links37.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links38]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links38.buffers0 board.cache_hierarchy.ruby_system.network.int_links38.buffers1 board.cache_hierarchy.ruby_system.network.int_links38.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers3
+eventq_index=0
+latency=1
+link_id=39
+src_node=board.cache_hierarchy.ruby_system.network.routers5
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links38.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links38.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links38.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links39]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links39.buffers0 board.cache_hierarchy.ruby_system.network.int_links39.buffers1 board.cache_hierarchy.ruby_system.network.int_links39.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers4
+eventq_index=0
+latency=1
+link_id=40
+src_node=board.cache_hierarchy.ruby_system.network.routers5
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links39.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links39.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links39.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links40]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links40.buffers0 board.cache_hierarchy.ruby_system.network.int_links40.buffers1 board.cache_hierarchy.ruby_system.network.int_links40.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers6
+eventq_index=0
+latency=1
+link_id=41
+src_node=board.cache_hierarchy.ruby_system.network.routers5
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links40.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links40.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links40.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links41]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links41.buffers0 board.cache_hierarchy.ruby_system.network.int_links41.buffers1 board.cache_hierarchy.ruby_system.network.int_links41.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers7
+eventq_index=0
+latency=1
+link_id=42
+src_node=board.cache_hierarchy.ruby_system.network.routers5
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links41.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links41.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links41.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links42]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links42.buffers0 board.cache_hierarchy.ruby_system.network.int_links42.buffers1 board.cache_hierarchy.ruby_system.network.int_links42.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers0
+eventq_index=0
+latency=1
+link_id=43
+src_node=board.cache_hierarchy.ruby_system.network.routers6
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links42.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links42.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links42.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links43]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links43.buffers0 board.cache_hierarchy.ruby_system.network.int_links43.buffers1 board.cache_hierarchy.ruby_system.network.int_links43.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers1
+eventq_index=0
+latency=1
+link_id=44
+src_node=board.cache_hierarchy.ruby_system.network.routers6
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links43.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links43.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links43.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links44]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links44.buffers0 board.cache_hierarchy.ruby_system.network.int_links44.buffers1 board.cache_hierarchy.ruby_system.network.int_links44.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers2
+eventq_index=0
+latency=1
+link_id=45
+src_node=board.cache_hierarchy.ruby_system.network.routers6
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links44.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links44.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links44.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links45]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links45.buffers0 board.cache_hierarchy.ruby_system.network.int_links45.buffers1 board.cache_hierarchy.ruby_system.network.int_links45.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers3
+eventq_index=0
+latency=1
+link_id=46
+src_node=board.cache_hierarchy.ruby_system.network.routers6
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links45.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links45.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links45.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links46]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links46.buffers0 board.cache_hierarchy.ruby_system.network.int_links46.buffers1 board.cache_hierarchy.ruby_system.network.int_links46.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers4
+eventq_index=0
+latency=1
+link_id=47
+src_node=board.cache_hierarchy.ruby_system.network.routers6
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links46.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links46.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links46.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links47]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links47.buffers0 board.cache_hierarchy.ruby_system.network.int_links47.buffers1 board.cache_hierarchy.ruby_system.network.int_links47.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers5
+eventq_index=0
+latency=1
+link_id=48
+src_node=board.cache_hierarchy.ruby_system.network.routers6
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links47.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links47.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links47.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links48]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links48.buffers0 board.cache_hierarchy.ruby_system.network.int_links48.buffers1 board.cache_hierarchy.ruby_system.network.int_links48.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers7
+eventq_index=0
+latency=1
+link_id=49
+src_node=board.cache_hierarchy.ruby_system.network.routers6
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links48.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links48.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links48.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links49]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links49.buffers0 board.cache_hierarchy.ruby_system.network.int_links49.buffers1 board.cache_hierarchy.ruby_system.network.int_links49.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers0
+eventq_index=0
+latency=1
+link_id=50
+src_node=board.cache_hierarchy.ruby_system.network.routers7
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links49.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links49.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links49.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links50]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links50.buffers0 board.cache_hierarchy.ruby_system.network.int_links50.buffers1 board.cache_hierarchy.ruby_system.network.int_links50.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers1
+eventq_index=0
+latency=1
+link_id=51
+src_node=board.cache_hierarchy.ruby_system.network.routers7
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links50.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links50.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links50.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links51]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links51.buffers0 board.cache_hierarchy.ruby_system.network.int_links51.buffers1 board.cache_hierarchy.ruby_system.network.int_links51.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers2
+eventq_index=0
+latency=1
+link_id=52
+src_node=board.cache_hierarchy.ruby_system.network.routers7
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links51.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links51.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links51.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links52]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links52.buffers0 board.cache_hierarchy.ruby_system.network.int_links52.buffers1 board.cache_hierarchy.ruby_system.network.int_links52.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers3
+eventq_index=0
+latency=1
+link_id=53
+src_node=board.cache_hierarchy.ruby_system.network.routers7
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links52.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links52.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links52.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links53]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links53.buffers0 board.cache_hierarchy.ruby_system.network.int_links53.buffers1 board.cache_hierarchy.ruby_system.network.int_links53.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers4
+eventq_index=0
+latency=1
+link_id=54
+src_node=board.cache_hierarchy.ruby_system.network.routers7
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links53.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links53.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links53.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links54]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links54.buffers0 board.cache_hierarchy.ruby_system.network.int_links54.buffers1 board.cache_hierarchy.ruby_system.network.int_links54.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers5
+eventq_index=0
+latency=1
+link_id=55
+src_node=board.cache_hierarchy.ruby_system.network.routers7
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links54.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links54.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links54.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links55]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links55.buffers0 board.cache_hierarchy.ruby_system.network.int_links55.buffers1 board.cache_hierarchy.ruby_system.network.int_links55.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers6
+eventq_index=0
+latency=1
+link_id=56
+src_node=board.cache_hierarchy.ruby_system.network.routers7
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links55.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links55.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links55.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers0]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers0.port_buffers00 board.cache_hierarchy.ruby_system.network.routers0.port_buffers01 board.cache_hierarchy.ruby_system.network.routers0.port_buffers02 board.cache_hierarchy.ruby_system.network.routers0.port_buffers03 board.cache_hierarchy.ruby_system.network.routers0.port_buffers04 board.cache_hierarchy.ruby_system.network.routers0.port_buffers05 board.cache_hierarchy.ruby_system.network.routers0.port_buffers06 board.cache_hierarchy.ruby_system.network.routers0.port_buffers07 board.cache_hierarchy.ruby_system.network.routers0.port_buffers08 board.cache_hierarchy.ruby_system.network.routers0.port_buffers09 board.cache_hierarchy.ruby_system.network.routers0.port_buffers10 board.cache_hierarchy.ruby_system.network.routers0.port_buffers11 board.cache_hierarchy.ruby_system.network.routers0.port_buffers12 board.cache_hierarchy.ruby_system.network.routers0.port_buffers13 board.cache_hierarchy.ruby_system.network.routers0.port_buffers14 board.cache_hierarchy.ruby_system.network.routers0.port_buffers15 board.cache_hierarchy.ruby_system.network.routers0.port_buffers16 board.cache_hierarchy.ruby_system.network.routers0.port_buffers17 board.cache_hierarchy.ruby_system.network.routers0.port_buffers18 board.cache_hierarchy.ruby_system.network.routers0.port_buffers19 board.cache_hierarchy.ruby_system.network.routers0.port_buffers20 board.cache_hierarchy.ruby_system.network.routers0.port_buffers21 board.cache_hierarchy.ruby_system.network.routers0.port_buffers22 board.cache_hierarchy.ruby_system.network.routers0.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers0.power_state
+router_id=0
+routing_unit=board.cache_hierarchy.ruby_system.network.routers0.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers0.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.network.routers1]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers1.port_buffers00 board.cache_hierarchy.ruby_system.network.routers1.port_buffers01 board.cache_hierarchy.ruby_system.network.routers1.port_buffers02 board.cache_hierarchy.ruby_system.network.routers1.port_buffers03 board.cache_hierarchy.ruby_system.network.routers1.port_buffers04 board.cache_hierarchy.ruby_system.network.routers1.port_buffers05 board.cache_hierarchy.ruby_system.network.routers1.port_buffers06 board.cache_hierarchy.ruby_system.network.routers1.port_buffers07 board.cache_hierarchy.ruby_system.network.routers1.port_buffers08 board.cache_hierarchy.ruby_system.network.routers1.port_buffers09 board.cache_hierarchy.ruby_system.network.routers1.port_buffers10 board.cache_hierarchy.ruby_system.network.routers1.port_buffers11 board.cache_hierarchy.ruby_system.network.routers1.port_buffers12 board.cache_hierarchy.ruby_system.network.routers1.port_buffers13 board.cache_hierarchy.ruby_system.network.routers1.port_buffers14 board.cache_hierarchy.ruby_system.network.routers1.port_buffers15 board.cache_hierarchy.ruby_system.network.routers1.port_buffers16 board.cache_hierarchy.ruby_system.network.routers1.port_buffers17 board.cache_hierarchy.ruby_system.network.routers1.port_buffers18 board.cache_hierarchy.ruby_system.network.routers1.port_buffers19 board.cache_hierarchy.ruby_system.network.routers1.port_buffers20 board.cache_hierarchy.ruby_system.network.routers1.port_buffers21 board.cache_hierarchy.ruby_system.network.routers1.port_buffers22 board.cache_hierarchy.ruby_system.network.routers1.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers1.power_state
+router_id=1
+routing_unit=board.cache_hierarchy.ruby_system.network.routers1.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers1.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.network.routers2]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers2.port_buffers00 board.cache_hierarchy.ruby_system.network.routers2.port_buffers01 board.cache_hierarchy.ruby_system.network.routers2.port_buffers02 board.cache_hierarchy.ruby_system.network.routers2.port_buffers03 board.cache_hierarchy.ruby_system.network.routers2.port_buffers04 board.cache_hierarchy.ruby_system.network.routers2.port_buffers05 board.cache_hierarchy.ruby_system.network.routers2.port_buffers06 board.cache_hierarchy.ruby_system.network.routers2.port_buffers07 board.cache_hierarchy.ruby_system.network.routers2.port_buffers08 board.cache_hierarchy.ruby_system.network.routers2.port_buffers09 board.cache_hierarchy.ruby_system.network.routers2.port_buffers10 board.cache_hierarchy.ruby_system.network.routers2.port_buffers11 board.cache_hierarchy.ruby_system.network.routers2.port_buffers12 board.cache_hierarchy.ruby_system.network.routers2.port_buffers13 board.cache_hierarchy.ruby_system.network.routers2.port_buffers14 board.cache_hierarchy.ruby_system.network.routers2.port_buffers15 board.cache_hierarchy.ruby_system.network.routers2.port_buffers16 board.cache_hierarchy.ruby_system.network.routers2.port_buffers17 board.cache_hierarchy.ruby_system.network.routers2.port_buffers18 board.cache_hierarchy.ruby_system.network.routers2.port_buffers19 board.cache_hierarchy.ruby_system.network.routers2.port_buffers20 board.cache_hierarchy.ruby_system.network.routers2.port_buffers21 board.cache_hierarchy.ruby_system.network.routers2.port_buffers22 board.cache_hierarchy.ruby_system.network.routers2.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers2.power_state
+router_id=2
+routing_unit=board.cache_hierarchy.ruby_system.network.routers2.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers2.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.network.routers3]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers3.port_buffers00 board.cache_hierarchy.ruby_system.network.routers3.port_buffers01 board.cache_hierarchy.ruby_system.network.routers3.port_buffers02 board.cache_hierarchy.ruby_system.network.routers3.port_buffers03 board.cache_hierarchy.ruby_system.network.routers3.port_buffers04 board.cache_hierarchy.ruby_system.network.routers3.port_buffers05 board.cache_hierarchy.ruby_system.network.routers3.port_buffers06 board.cache_hierarchy.ruby_system.network.routers3.port_buffers07 board.cache_hierarchy.ruby_system.network.routers3.port_buffers08 board.cache_hierarchy.ruby_system.network.routers3.port_buffers09 board.cache_hierarchy.ruby_system.network.routers3.port_buffers10 board.cache_hierarchy.ruby_system.network.routers3.port_buffers11 board.cache_hierarchy.ruby_system.network.routers3.port_buffers12 board.cache_hierarchy.ruby_system.network.routers3.port_buffers13 board.cache_hierarchy.ruby_system.network.routers3.port_buffers14 board.cache_hierarchy.ruby_system.network.routers3.port_buffers15 board.cache_hierarchy.ruby_system.network.routers3.port_buffers16 board.cache_hierarchy.ruby_system.network.routers3.port_buffers17 board.cache_hierarchy.ruby_system.network.routers3.port_buffers18 board.cache_hierarchy.ruby_system.network.routers3.port_buffers19 board.cache_hierarchy.ruby_system.network.routers3.port_buffers20 board.cache_hierarchy.ruby_system.network.routers3.port_buffers21 board.cache_hierarchy.ruby_system.network.routers3.port_buffers22 board.cache_hierarchy.ruby_system.network.routers3.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers3.power_state
+router_id=3
+routing_unit=board.cache_hierarchy.ruby_system.network.routers3.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers3.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.network.routers4]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers4.port_buffers00 board.cache_hierarchy.ruby_system.network.routers4.port_buffers01 board.cache_hierarchy.ruby_system.network.routers4.port_buffers02 board.cache_hierarchy.ruby_system.network.routers4.port_buffers03 board.cache_hierarchy.ruby_system.network.routers4.port_buffers04 board.cache_hierarchy.ruby_system.network.routers4.port_buffers05 board.cache_hierarchy.ruby_system.network.routers4.port_buffers06 board.cache_hierarchy.ruby_system.network.routers4.port_buffers07 board.cache_hierarchy.ruby_system.network.routers4.port_buffers08 board.cache_hierarchy.ruby_system.network.routers4.port_buffers09 board.cache_hierarchy.ruby_system.network.routers4.port_buffers10 board.cache_hierarchy.ruby_system.network.routers4.port_buffers11 board.cache_hierarchy.ruby_system.network.routers4.port_buffers12 board.cache_hierarchy.ruby_system.network.routers4.port_buffers13 board.cache_hierarchy.ruby_system.network.routers4.port_buffers14 board.cache_hierarchy.ruby_system.network.routers4.port_buffers15 board.cache_hierarchy.ruby_system.network.routers4.port_buffers16 board.cache_hierarchy.ruby_system.network.routers4.port_buffers17 board.cache_hierarchy.ruby_system.network.routers4.port_buffers18 board.cache_hierarchy.ruby_system.network.routers4.port_buffers19 board.cache_hierarchy.ruby_system.network.routers4.port_buffers20 board.cache_hierarchy.ruby_system.network.routers4.port_buffers21 board.cache_hierarchy.ruby_system.network.routers4.port_buffers22 board.cache_hierarchy.ruby_system.network.routers4.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers4.power_state
+router_id=4
+routing_unit=board.cache_hierarchy.ruby_system.network.routers4.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers4.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.network.routers5]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers5.port_buffers00 board.cache_hierarchy.ruby_system.network.routers5.port_buffers01 board.cache_hierarchy.ruby_system.network.routers5.port_buffers02 board.cache_hierarchy.ruby_system.network.routers5.port_buffers03 board.cache_hierarchy.ruby_system.network.routers5.port_buffers04 board.cache_hierarchy.ruby_system.network.routers5.port_buffers05 board.cache_hierarchy.ruby_system.network.routers5.port_buffers06 board.cache_hierarchy.ruby_system.network.routers5.port_buffers07 board.cache_hierarchy.ruby_system.network.routers5.port_buffers08 board.cache_hierarchy.ruby_system.network.routers5.port_buffers09 board.cache_hierarchy.ruby_system.network.routers5.port_buffers10 board.cache_hierarchy.ruby_system.network.routers5.port_buffers11 board.cache_hierarchy.ruby_system.network.routers5.port_buffers12 board.cache_hierarchy.ruby_system.network.routers5.port_buffers13 board.cache_hierarchy.ruby_system.network.routers5.port_buffers14 board.cache_hierarchy.ruby_system.network.routers5.port_buffers15 board.cache_hierarchy.ruby_system.network.routers5.port_buffers16 board.cache_hierarchy.ruby_system.network.routers5.port_buffers17 board.cache_hierarchy.ruby_system.network.routers5.port_buffers18 board.cache_hierarchy.ruby_system.network.routers5.port_buffers19 board.cache_hierarchy.ruby_system.network.routers5.port_buffers20 board.cache_hierarchy.ruby_system.network.routers5.port_buffers21 board.cache_hierarchy.ruby_system.network.routers5.port_buffers22 board.cache_hierarchy.ruby_system.network.routers5.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers5.power_state
+router_id=5
+routing_unit=board.cache_hierarchy.ruby_system.network.routers5.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers5.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.network.routers6]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers6.port_buffers00 board.cache_hierarchy.ruby_system.network.routers6.port_buffers01 board.cache_hierarchy.ruby_system.network.routers6.port_buffers02 board.cache_hierarchy.ruby_system.network.routers6.port_buffers03 board.cache_hierarchy.ruby_system.network.routers6.port_buffers04 board.cache_hierarchy.ruby_system.network.routers6.port_buffers05 board.cache_hierarchy.ruby_system.network.routers6.port_buffers06 board.cache_hierarchy.ruby_system.network.routers6.port_buffers07 board.cache_hierarchy.ruby_system.network.routers6.port_buffers08 board.cache_hierarchy.ruby_system.network.routers6.port_buffers09 board.cache_hierarchy.ruby_system.network.routers6.port_buffers10 board.cache_hierarchy.ruby_system.network.routers6.port_buffers11 board.cache_hierarchy.ruby_system.network.routers6.port_buffers12 board.cache_hierarchy.ruby_system.network.routers6.port_buffers13 board.cache_hierarchy.ruby_system.network.routers6.port_buffers14 board.cache_hierarchy.ruby_system.network.routers6.port_buffers15 board.cache_hierarchy.ruby_system.network.routers6.port_buffers16 board.cache_hierarchy.ruby_system.network.routers6.port_buffers17 board.cache_hierarchy.ruby_system.network.routers6.port_buffers18 board.cache_hierarchy.ruby_system.network.routers6.port_buffers19 board.cache_hierarchy.ruby_system.network.routers6.port_buffers20 board.cache_hierarchy.ruby_system.network.routers6.port_buffers21 board.cache_hierarchy.ruby_system.network.routers6.port_buffers22 board.cache_hierarchy.ruby_system.network.routers6.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers6.power_state
+router_id=6
+routing_unit=board.cache_hierarchy.ruby_system.network.routers6.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers6.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.network.routers7]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers7.port_buffers00 board.cache_hierarchy.ruby_system.network.routers7.port_buffers01 board.cache_hierarchy.ruby_system.network.routers7.port_buffers02 board.cache_hierarchy.ruby_system.network.routers7.port_buffers03 board.cache_hierarchy.ruby_system.network.routers7.port_buffers04 board.cache_hierarchy.ruby_system.network.routers7.port_buffers05 board.cache_hierarchy.ruby_system.network.routers7.port_buffers06 board.cache_hierarchy.ruby_system.network.routers7.port_buffers07 board.cache_hierarchy.ruby_system.network.routers7.port_buffers08 board.cache_hierarchy.ruby_system.network.routers7.port_buffers09 board.cache_hierarchy.ruby_system.network.routers7.port_buffers10 board.cache_hierarchy.ruby_system.network.routers7.port_buffers11 board.cache_hierarchy.ruby_system.network.routers7.port_buffers12 board.cache_hierarchy.ruby_system.network.routers7.port_buffers13 board.cache_hierarchy.ruby_system.network.routers7.port_buffers14 board.cache_hierarchy.ruby_system.network.routers7.port_buffers15 board.cache_hierarchy.ruby_system.network.routers7.port_buffers16 board.cache_hierarchy.ruby_system.network.routers7.port_buffers17 board.cache_hierarchy.ruby_system.network.routers7.port_buffers18 board.cache_hierarchy.ruby_system.network.routers7.port_buffers19 board.cache_hierarchy.ruby_system.network.routers7.port_buffers20 board.cache_hierarchy.ruby_system.network.routers7.port_buffers21 board.cache_hierarchy.ruby_system.network.routers7.port_buffers22 board.cache_hierarchy.ruby_system.network.routers7.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers7.power_state
+router_id=7
+routing_unit=board.cache_hierarchy.ruby_system.network.routers7.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers7.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.sys_port_proxy]
+type=RubyPortProxy
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+is_cpu_sequencer=true
+no_retry_on_stall=false
+power_model=
+power_state=board.cache_hierarchy.ruby_system.sys_port_proxy.power_state
+ruby_system=board.cache_hierarchy.ruby_system
+support_data_reqs=true
+support_inst_reqs=true
+system=board
+using_ruby_tester=false
+version=0
+in_ports=board.system_port
+
+[board.cache_hierarchy.ruby_system.sys_port_proxy.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.clk_domain]
+type=SrcClockDomain
+children=voltage_domain
+clock=333
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=board.clk_domain.voltage_domain
+
+[board.clk_domain.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.0
+
+[board.dvfs_handler]
+type=DVFSHandler
+domains=
+enable=false
+eventq_index=0
+sys_clk_domain=board.clk_domain
+transition_latency=100000000
+
+[board.iobus]
+type=NoncoherentXBar
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+forward_latency=1
+frontend_latency=2
+header_latency=1
+power_model=
+power_state=board.iobus.power_state
+response_latency=2
+use_default_range=false
+width=16
+cpu_side_ports=board.pc.south_bridge.io_apic.int_requestor board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio_request_port board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem_request_port board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio_request_port board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem_request_port
+default=board.pc.default_bus.cpu_side_ports[0]
+mem_side_ports=board.pc.south_bridge.cmos.pio board.pc.south_bridge.dma1.pio board.pc.south_bridge.ide.pio board.pc.south_bridge.keyboard.pio board.pc.south_bridge.pic1.pio board.pc.south_bridge.pic2.pio board.pc.south_bridge.pit.pio board.pc.south_bridge.speaker.pio board.pc.south_bridge.io_apic.pio board.pc.com_1.pio board.pc.fake_com_2.pio board.pc.fake_com_3.pio board.pc.fake_com_4.pio board.pc.fake_floppy.pio board.pc.pci_host.pio board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio_response_port board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio_response_port board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.in_ports[0]
+
+[board.iobus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.memory]
+type=SubSystem
+children=mem_ctrl0 mem_ctrl1
+eventq_index=0
+thermal_domain=Null
+
+[board.memory.mem_ctrl0]
+type=MemCtrl
+children=dram power_state
+clk_domain=board.clk_domain
+command_window=10000
+disable_sanity_check=false
+dram=board.memory.mem_ctrl0.dram
+eventq_index=0
+mem_sched_policy=frfcfs
+min_reads_per_switch=16
+min_writes_per_switch=16
+power_model=
+power_state=board.memory.mem_ctrl0.power_state
+qos_policy=Null
+qos_priorities=1
+qos_priority_escalation=false
+qos_q_policy=fifo
+qos_requestors=               
+qos_syncro_scheduler=false
+qos_turnaround_policy=Null
+static_backend_latency=10000
+static_frontend_latency=10000
+system=board
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=board.cache_hierarchy.ruby_system.directory_controllers0.memory_out_port
+
+[board.memory.mem_ctrl0.dram]
+type=DRAMInterface
+children=power_state
+IDD0=0.048
+IDD02=0.003
+IDD2N=0.034
+IDD2N2=0.0
+IDD2P0=0.0
+IDD2P02=0.0
+IDD2P1=0.025
+IDD2P12=0.0
+IDD3N=0.043000000000000003
+IDD3N2=0.003
+IDD3P0=0.0
+IDD3P02=0.0
+IDD3P1=0.037
+IDD3P12=0.0
+IDD4R=0.135
+IDD4R2=0.0
+IDD4W=0.123
+IDD4W2=0.0
+IDD5=0.25
+IDD52=0.0
+IDD6=0.03
+IDD62=0.0
+VDD=1.2
+VDD2=2.5
+activation_limit=4
+addr_mapping=RoRaBaCoCh
+bank_groups_per_rank=4
+banks_per_rank=16
+beats_per_clock=2
+burst_length=8
+clk_domain=board.clk_domain
+collect_stats=true
+conf_table_reported=true
+data_clock_sync=false
+device_bus_width=8
+device_rowbuffer_size=1024
+device_size=1073741824
+devices_per_rank=8
+dll=true
+enable_dram_powerdown=false
+eventq_index=0
+image_file=
+in_addr_map=true
+kvm_map=true
+max_accesses_per_row=16
+null=false
+page_policy=open_adaptive
+power_model=
+power_state=board.memory.mem_ctrl0.dram.power_state
+range=0:3221225472:0:64
+ranks_per_channel=2
+read_buffer_size=64
+tAAD=833
+tBURST=3332
+tBURST_MAX=3332
+tBURST_MIN=3332
+tCCD_L=5000
+tCCD_L_WR=5000
+tCK=833
+tCL=14160
+tCS=1666
+tCWL=14160
+tPPD=0
+tRAS=32000
+tRCD=14160
+tRCD_WR=14160
+tREFI=7800000
+tRFC=350000
+tRP=14160
+tRRD=3332
+tRRD_L=4900
+tRTP=7500
+tRTW=1666
+tWR=15000
+tWTR=5000
+tWTR_L=5000
+tXAW=21000
+tXP=6000
+tXPDLL=0
+tXS=340000
+tXSDLL=0
+two_cycle_activate=false
+write_buffer_size=128
+writeable=true
+
+[board.memory.mem_ctrl0.dram.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.memory.mem_ctrl0.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.memory.mem_ctrl1]
+type=MemCtrl
+children=dram power_state
+clk_domain=board.clk_domain
+command_window=10000
+disable_sanity_check=false
+dram=board.memory.mem_ctrl1.dram
+eventq_index=0
+mem_sched_policy=frfcfs
+min_reads_per_switch=16
+min_writes_per_switch=16
+power_model=
+power_state=board.memory.mem_ctrl1.power_state
+qos_policy=Null
+qos_priorities=1
+qos_priority_escalation=false
+qos_q_policy=fifo
+qos_requestors=               
+qos_syncro_scheduler=false
+qos_turnaround_policy=Null
+static_backend_latency=10000
+static_frontend_latency=10000
+system=board
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=board.cache_hierarchy.ruby_system.directory_controllers1.memory_out_port
+
+[board.memory.mem_ctrl1.dram]
+type=DRAMInterface
+children=power_state
+IDD0=0.048
+IDD02=0.003
+IDD2N=0.034
+IDD2N2=0.0
+IDD2P0=0.0
+IDD2P02=0.0
+IDD2P1=0.025
+IDD2P12=0.0
+IDD3N=0.043000000000000003
+IDD3N2=0.003
+IDD3P0=0.0
+IDD3P02=0.0
+IDD3P1=0.037
+IDD3P12=0.0
+IDD4R=0.135
+IDD4R2=0.0
+IDD4W=0.123
+IDD4W2=0.0
+IDD5=0.25
+IDD52=0.0
+IDD6=0.03
+IDD62=0.0
+VDD=1.2
+VDD2=2.5
+activation_limit=4
+addr_mapping=RoRaBaCoCh
+bank_groups_per_rank=4
+banks_per_rank=16
+beats_per_clock=2
+burst_length=8
+clk_domain=board.clk_domain
+collect_stats=true
+conf_table_reported=true
+data_clock_sync=false
+device_bus_width=8
+device_rowbuffer_size=1024
+device_size=1073741824
+devices_per_rank=8
+dll=true
+enable_dram_powerdown=false
+eventq_index=0
+image_file=
+in_addr_map=true
+kvm_map=true
+max_accesses_per_row=16
+null=false
+page_policy=open_adaptive
+power_model=
+power_state=board.memory.mem_ctrl1.dram.power_state
+range=0:3221225472:1:64
+ranks_per_channel=2
+read_buffer_size=64
+tAAD=833
+tBURST=3332
+tBURST_MAX=3332
+tBURST_MIN=3332
+tCCD_L=5000
+tCCD_L_WR=5000
+tCK=833
+tCL=14160
+tCS=1666
+tCWL=14160
+tPPD=0
+tRAS=32000
+tRCD=14160
+tRCD_WR=14160
+tREFI=7800000
+tRFC=350000
+tRP=14160
+tRRD=3332
+tRRD_L=4900
+tRTP=7500
+tRTW=1666
+tWR=15000
+tWTR=5000
+tWTR_L=5000
+tXAW=21000
+tXP=6000
+tXPDLL=0
+tXS=340000
+tXSDLL=0
+two_cycle_activate=false
+write_buffer_size=128
+writeable=true
+
+[board.memory.mem_ctrl1.dram.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.memory.mem_ctrl1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc]
+type=Pc
+children=bad_addr com_1 default_bus empty_isa fake_com_2 fake_com_3 fake_com_4 fake_floppy pci_host south_bridge
+eventq_index=0
+south_bridge=board.pc.south_bridge
+system=board
+
+[board.pc.bad_addr]
+type=IsaFake
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=0
+pio_latency=100000
+pio_size=8
+power_model=
+power_state=board.pc.bad_addr.power_state
+ret_bad_addr=true
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=board
+update_data=false
+warn_access=
+pio=board.pc.default_bus.default
+
+[board.pc.bad_addr.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.com_1]
+type=Uart8250
+children=device power_state
+clk_domain=board.clk_domain
+device=board.pc.com_1.device
+eventq_index=0
+pio_addr=9223372036854776824
+pio_latency=100000
+pio_size=8
+platform=board.pc
+power_model=
+power_state=board.pc.com_1.power_state
+system=board
+pio=board.iobus.mem_side_ports[9]
+
+[board.pc.com_1.device]
+type=Terminal
+eventq_index=0
+number=0
+outfile=file
+port=#3456
+
+[board.pc.com_1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.default_bus]
+type=NoncoherentXBar
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+forward_latency=1
+frontend_latency=2
+header_latency=1
+power_model=
+power_state=board.pc.default_bus.power_state
+response_latency=2
+use_default_range=false
+width=16
+cpu_side_ports=board.iobus.default
+default=board.pc.bad_addr.pio
+mem_side_ports=board.pc.empty_isa.pio
+
+[board.pc.default_bus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.empty_isa]
+type=IsaFake
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=9223372036854775808
+pio_latency=100000
+pio_size=65536
+power_model=
+power_state=board.pc.empty_isa.power_state
+ret_bad_addr=false
+ret_data16=0
+ret_data32=0
+ret_data64=0
+ret_data8=0
+system=board
+update_data=false
+warn_access=
+pio=board.pc.default_bus.mem_side_ports[0]
+
+[board.pc.empty_isa.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.fake_com_2]
+type=IsaFake
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=9223372036854776568
+pio_latency=100000
+pio_size=8
+power_model=
+power_state=board.pc.fake_com_2.power_state
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=board
+update_data=false
+warn_access=
+pio=board.iobus.mem_side_ports[10]
+
+[board.pc.fake_com_2.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.fake_com_3]
+type=IsaFake
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=9223372036854776808
+pio_latency=100000
+pio_size=8
+power_model=
+power_state=board.pc.fake_com_3.power_state
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=board
+update_data=false
+warn_access=
+pio=board.iobus.mem_side_ports[11]
+
+[board.pc.fake_com_3.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.fake_com_4]
+type=IsaFake
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=9223372036854776552
+pio_latency=100000
+pio_size=8
+power_model=
+power_state=board.pc.fake_com_4.power_state
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=board
+update_data=false
+warn_access=
+pio=board.iobus.mem_side_ports[12]
+
+[board.pc.fake_com_4.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.fake_floppy]
+type=IsaFake
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=9223372036854776818
+pio_latency=100000
+pio_size=2
+power_model=
+power_state=board.pc.fake_floppy.power_state
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=board
+update_data=false
+warn_access=
+pio=board.iobus.mem_side_ports[13]
+
+[board.pc.fake_floppy.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.pci_host]
+type=GenericPciHost
+children=power_state
+clk_domain=board.clk_domain
+conf_base=13835058055282163712
+conf_device_bits=8
+conf_size=16777216
+eventq_index=0
+pci_dma_base=0
+pci_mem_base=0
+pci_pio_base=9223372036854775808
+platform=board.pc
+power_model=
+power_state=board.pc.pci_host.power_state
+system=board
+pio=board.iobus.mem_side_ports[14]
+
+[board.pc.pci_host.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge]
+type=SouthBridge
+children=cmos dma1 ide io_apic keyboard pic1 pic2 pit speaker
+cmos=board.pc.south_bridge.cmos
+dma1=board.pc.south_bridge.dma1
+eventq_index=0
+io_apic=board.pc.south_bridge.io_apic
+keyboard=board.pc.south_bridge.keyboard
+pic1=board.pc.south_bridge.pic1
+pic2=board.pc.south_bridge.pic2
+pit=board.pc.south_bridge.pit
+speaker=board.pc.south_bridge.speaker
+
+[board.pc.south_bridge.cmos]
+type=Cmos
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+pio_addr=9223372036854775920
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.cmos.power_state
+system=board
+time=Sun Jan  1 00:00:00 2012
+int_pin=board.pc.south_bridge.pic2.inputs[0]
+pio=board.iobus.mem_side_ports[0]
+
+[board.pc.south_bridge.cmos.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.dma1]
+type=I8237
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+pio_addr=9223372036854775808
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.dma1.power_state
+system=board
+pio=board.iobus.mem_side_ports[1]
+
+[board.pc.south_bridge.dma1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.ide]
+type=X86IdeController
+children=BAR0 BAR1 BAR2 BAR3 BAR4 BAR5 disks power_state
+BAR0=board.pc.south_bridge.ide.BAR0
+BAR1=board.pc.south_bridge.ide.BAR1
+BAR2=board.pc.south_bridge.ide.BAR2
+BAR3=board.pc.south_bridge.ide.BAR3
+BAR4=board.pc.south_bridge.ide.BAR4
+BAR5=board.pc.south_bridge.ide.BAR5
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=1
+Command=0
+DeviceID=28945
+ExpansionROM=0
+HeaderType=0
+InterruptLine=255
+InterruptPin=1
+LatencyTimer=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=0
+MinimumGrant=0
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPDevStatus2=0
+PXCAPLinkCap=0
+PXCAPLinkCap2=0
+PXCAPLinkCtrl=0
+PXCAPLinkCtrl2=0
+PXCAPLinkStatus=0
+PXCAPLinkStatus2=0
+PXCAPNextCapability=0
+PXCAPRootCap=0
+PXCAPRootCtrl=0
+PXCAPRootStatus=0
+PXCAPSlotCap=0
+PXCAPSlotCap2=0
+PXCAPSlotCtrl=0
+PXCAPSlotCtrl2=0
+PXCAPSlotStatus=0
+PXCAPSlotStatus2=0
+ProgIF=128
+Revision=0
+Status=640
+SubClassCode=1
+SubsystemID=0
+SubsystemVendorID=0
+VendorID=32902
+clk_domain=board.clk_domain
+config_latency=20000
+ctrl_offset=0
+disks=board.pc.south_bridge.ide.disks
+eventq_index=0
+host=board.pc.pci_host
+io_shift=0
+pci_bus=0
+pci_dev=4
+pci_func=0
+pio_latency=30000
+power_model=
+power_state=board.pc.south_bridge.ide.power_state
+sid=NullOpt
+ssid=NullOpt
+system=board
+dma=board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.in_ports[0]
+int_primary=board.pc.south_bridge.pic2.inputs[6] board.pc.south_bridge.io_apic.inputs[14]
+int_secondary=board.pc.south_bridge.pic2.inputs[7] board.pc.south_bridge.io_apic.inputs[15]
+pio=board.iobus.mem_side_ports[2]
+
+[board.pc.south_bridge.ide.BAR0]
+type=PciLegacyIoBar
+addr=496
+eventq_index=0
+size=8
+
+[board.pc.south_bridge.ide.BAR1]
+type=PciLegacyIoBar
+addr=1012
+eventq_index=0
+size=3
+
+[board.pc.south_bridge.ide.BAR2]
+type=PciLegacyIoBar
+addr=368
+eventq_index=0
+size=8
+
+[board.pc.south_bridge.ide.BAR3]
+type=PciLegacyIoBar
+addr=884
+eventq_index=0
+size=3
+
+[board.pc.south_bridge.ide.BAR4]
+type=PciIoBar
+eventq_index=0
+size=16
+
+[board.pc.south_bridge.ide.BAR5]
+type=PciBarNone
+eventq_index=0
+
+[board.pc.south_bridge.ide.disks]
+type=IdeDisk
+children=image
+delay=1000000
+driveID=device0
+eventq_index=0
+image=board.pc.south_bridge.ide.disks.image
+
+[board.pc.south_bridge.ide.disks.image]
+type=CowDiskImage
+children=child
+child=board.pc.south_bridge.ide.disks.image.child
+eventq_index=0
+image_file=
+read_only=false
+table_size=65536
+
+[board.pc.south_bridge.ide.disks.image.child]
+type=RawDiskImage
+eventq_index=0
+image_file=/root/.cache/gem5/x86-gapbs
+read_only=true
+
+[board.pc.south_bridge.ide.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.io_apic]
+type=I82094AA
+children=power_state
+apic_id=2
+clk_domain=board.clk_domain
+eventq_index=0
+int_latency=1000
+pio_addr=4273995776
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.io_apic.power_state
+system=board
+inputs=board.pc.south_bridge.pic1.output[0] board.pc.south_bridge.keyboard.keyboard_int_pin[0] board.pc.south_bridge.pit.int_pin[1] None None None None None None None None None board.pc.south_bridge.keyboard.mouse_int_pin[0] None board.pc.south_bridge.ide.int_primary[1] board.pc.south_bridge.ide.int_secondary[1]
+int_requestor=board.iobus.cpu_side_ports[0]
+pio=board.iobus.mem_side_ports[8]
+
+[board.pc.south_bridge.io_apic.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.keyboard]
+type=I8042
+children=keyboard mouse power_state
+clk_domain=board.clk_domain
+command_port=9223372036854775908
+data_port=9223372036854775904
+eventq_index=0
+keyboard=board.pc.south_bridge.keyboard.keyboard
+mouse=board.pc.south_bridge.keyboard.mouse
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.keyboard.power_state
+system=board
+keyboard_int_pin=board.pc.south_bridge.io_apic.inputs[1]
+mouse_int_pin=board.pc.south_bridge.io_apic.inputs[12]
+pio=board.iobus.mem_side_ports[3]
+
+[board.pc.south_bridge.keyboard.keyboard]
+type=PS2Keyboard
+eventq_index=0
+vnc=Null
+
+[board.pc.south_bridge.keyboard.mouse]
+type=PS2Mouse
+eventq_index=0
+
+[board.pc.south_bridge.keyboard.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.pic1]
+type=I8259
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+mode=I8259Master
+pio_addr=9223372036854775840
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.pic1.power_state
+slave=board.pc.south_bridge.pic2
+system=board
+inputs=board.pc.south_bridge.pit.int_pin[0] None board.pc.south_bridge.pic2.output[0]
+output=board.pc.south_bridge.io_apic.inputs[0]
+pio=board.iobus.mem_side_ports[4]
+
+[board.pc.south_bridge.pic1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.pic2]
+type=I8259
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+mode=I8259Slave
+pio_addr=9223372036854775968
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.pic2.power_state
+slave=Null
+system=board
+inputs=board.pc.south_bridge.cmos.int_pin[0] None None None None None board.pc.south_bridge.ide.int_primary[0] board.pc.south_bridge.ide.int_secondary[0]
+output=board.pc.south_bridge.pic1.inputs[2]
+pio=board.iobus.mem_side_ports[5]
+
+[board.pc.south_bridge.pic2.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.pit]
+type=I8254
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+pio_addr=9223372036854775872
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.pit.power_state
+system=board
+int_pin=board.pc.south_bridge.pic1.inputs[0] board.pc.south_bridge.io_apic.inputs[2]
+pio=board.iobus.mem_side_ports[6]
+
+[board.pc.south_bridge.pit.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.speaker]
+type=PcSpeaker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+i8254=board.pc.south_bridge.pit
+pio_addr=9223372036854775905
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.speaker.power_state
+system=board
+pio=board.iobus.mem_side_ports[7]
+
+[board.pc.south_bridge.speaker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor]
+type=SubSystem
+children=kvm_vm start0 start1 switch0 switch1
+eventq_index=0
+thermal_domain=Null
+
+[board.processor.kvm_vm]
+type=KvmVM
+coalescedMMIO=
+eventq_index=0
+system=board
+
+[board.processor.start0]
+type=SubSystem
+children=core
+eventq_index=0
+thermal_domain=Null
+
+[board.processor.start0.core]
+type=X86KvmCPU
+children=decoder interrupts isa mmu power_state tracer
+alwaysSyncTC=false
+checker=Null
+clk_domain=board.clk_domain
+cpu_id=0
+decoder=board.processor.start0.core.decoder
+do_checkpoint_insts=true
+do_statistics_insts=true
+eventq_index=1
+function_trace=false
+function_trace_start=0
+hostFactor=1.0
+hostFreq=500
+interrupts=board.processor.start0.core.interrupts
+isa=board.processor.start0.core.isa
+max_insts_all_threads=0
+max_insts_any_thread=0
+mmu=board.processor.start0.core.mmu
+numThreads=1
+power_gating_on_idle=false
+power_model=
+power_state=board.processor.start0.core.power_state
+progress_interval=0
+pwr_gating_latency=300
+simpoint_start_insts=
+socket_id=0
+switched_out=false
+syscallRetryLatency=10000
+system=board
+tracer=board.processor.start0.core.tracer
+useCoalescedMMIO=false
+usePerf=true
+usePerfOverflow=false
+useXSave=true
+workload=
+dcache_port=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[1]
+icache_port=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[0]
+
+[board.processor.start0.core.decoder]
+type=X86Decoder
+eventq_index=0
+isa=board.processor.start0.core.isa
+
+[board.processor.start0.core.interrupts]
+type=X86LocalApic
+children=clk_domain
+clk_domain=board.processor.start0.core.interrupts.clk_domain
+eventq_index=0
+int_latency=1000
+pio_latency=100000
+system=board
+int_requestor=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[4]
+int_responder=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.interrupt_out_port[1]
+pio=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.interrupt_out_port[0]
+
+[board.processor.start0.core.interrupts.clk_domain]
+type=DerivedClockDomain
+clk_divider=16
+clk_domain=board.clk_domain
+eventq_index=0
+
+[board.processor.start0.core.isa]
+type=X86ISA
+APMInfo=2147483672 1752462657 1769238117 1145913699
+CacheParams=0 0 0 0
+ExtendedFeatures=0 25165824 0 0
+ExtendedState=0 0 0 0 0 0 0 0
+FamilyModelStepping=134993 2053 4024171519 521
+FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
+L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
+L2L3CacheAndL2TLB=0 1107313152 0 67141952
+LongModeAddressSize=12336 0 0 0
+eventq_index=0
+name_string=Fake gem5 x86_64 CPU
+vendor_string=HygonGenuine
+
+[board.processor.start0.core.mmu]
+type=X86MMU
+children=dtb itb
+dtb=board.processor.start0.core.mmu.dtb
+eventq_index=0
+itb=board.processor.start0.core.mmu.itb
+
+[board.processor.start0.core.mmu.dtb]
+type=X86TLB
+children=walker
+entry_type=data
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.start0.core.mmu.dtb.walker
+
+[board.processor.start0.core.mmu.dtb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.start0.core.mmu.dtb.walker.power_state
+system=board
+port=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[3]
+
+[board.processor.start0.core.mmu.dtb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.start0.core.mmu.itb]
+type=X86TLB
+children=walker
+entry_type=instruction
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.start0.core.mmu.itb.walker
+
+[board.processor.start0.core.mmu.itb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.start0.core.mmu.itb.walker.power_state
+system=board
+port=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[2]
+
+[board.processor.start0.core.mmu.itb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.start0.core.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=ON CLK_GATED OFF
+
+[board.processor.start0.core.tracer]
+type=ExeTracer
+children=disassembler
+disassembler=board.processor.start0.core.tracer.disassembler
+eventq_index=0
+
+[board.processor.start0.core.tracer.disassembler]
+type=InstDisassembler
+eventq_index=0
+
+[board.processor.start1]
+type=SubSystem
+children=core
+eventq_index=0
+thermal_domain=Null
+
+[board.processor.start1.core]
+type=X86KvmCPU
+children=decoder interrupts isa mmu power_state tracer
+alwaysSyncTC=false
+checker=Null
+clk_domain=board.clk_domain
+cpu_id=1
+decoder=board.processor.start1.core.decoder
+do_checkpoint_insts=true
+do_statistics_insts=true
+eventq_index=2
+function_trace=false
+function_trace_start=0
+hostFactor=1.0
+hostFreq=500
+interrupts=board.processor.start1.core.interrupts
+isa=board.processor.start1.core.isa
+max_insts_all_threads=0
+max_insts_any_thread=0
+mmu=board.processor.start1.core.mmu
+numThreads=1
+power_gating_on_idle=false
+power_model=
+power_state=board.processor.start1.core.power_state
+progress_interval=0
+pwr_gating_latency=300
+simpoint_start_insts=
+socket_id=0
+switched_out=false
+syscallRetryLatency=10000
+system=board
+tracer=board.processor.start1.core.tracer
+useCoalescedMMIO=false
+usePerf=true
+usePerfOverflow=false
+useXSave=true
+workload=
+dcache_port=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[1]
+icache_port=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[0]
+
+[board.processor.start1.core.decoder]
+type=X86Decoder
+eventq_index=0
+isa=board.processor.start1.core.isa
+
+[board.processor.start1.core.interrupts]
+type=X86LocalApic
+children=clk_domain
+clk_domain=board.processor.start1.core.interrupts.clk_domain
+eventq_index=0
+int_latency=1000
+pio_latency=100000
+system=board
+int_requestor=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[4]
+int_responder=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.interrupt_out_port[1]
+pio=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.interrupt_out_port[0]
+
+[board.processor.start1.core.interrupts.clk_domain]
+type=DerivedClockDomain
+clk_divider=16
+clk_domain=board.clk_domain
+eventq_index=0
+
+[board.processor.start1.core.isa]
+type=X86ISA
+APMInfo=2147483672 1752462657 1769238117 1145913699
+CacheParams=0 0 0 0
+ExtendedFeatures=0 25165824 0 0
+ExtendedState=0 0 0 0 0 0 0 0
+FamilyModelStepping=134993 2053 4024171519 521
+FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
+L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
+L2L3CacheAndL2TLB=0 1107313152 0 67141952
+LongModeAddressSize=12336 0 0 0
+eventq_index=0
+name_string=Fake gem5 x86_64 CPU
+vendor_string=HygonGenuine
+
+[board.processor.start1.core.mmu]
+type=X86MMU
+children=dtb itb
+dtb=board.processor.start1.core.mmu.dtb
+eventq_index=0
+itb=board.processor.start1.core.mmu.itb
+
+[board.processor.start1.core.mmu.dtb]
+type=X86TLB
+children=walker
+entry_type=data
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.start1.core.mmu.dtb.walker
+
+[board.processor.start1.core.mmu.dtb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.start1.core.mmu.dtb.walker.power_state
+system=board
+port=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[3]
+
+[board.processor.start1.core.mmu.dtb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.start1.core.mmu.itb]
+type=X86TLB
+children=walker
+entry_type=instruction
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.start1.core.mmu.itb.walker
+
+[board.processor.start1.core.mmu.itb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.start1.core.mmu.itb.walker.power_state
+system=board
+port=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[2]
+
+[board.processor.start1.core.mmu.itb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.start1.core.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=ON CLK_GATED OFF
+
+[board.processor.start1.core.tracer]
+type=ExeTracer
+children=disassembler
+disassembler=board.processor.start1.core.tracer.disassembler
+eventq_index=0
+
+[board.processor.start1.core.tracer.disassembler]
+type=InstDisassembler
+eventq_index=0
+
+[board.processor.switch0]
+type=SubSystem
+children=core
+eventq_index=0
+thermal_domain=Null
+
+[board.processor.switch0.core]
+type=BaseTimingSimpleCPU
+children=decoder isa mmu power_state tracer
+branchPred=Null
+checker=Null
+clk_domain=board.clk_domain
+cpu_id=0
+decoder=board.processor.switch0.core.decoder
+do_checkpoint_insts=true
+do_statistics_insts=true
+eventq_index=0
+function_trace=false
+function_trace_start=0
+interrupts=
+isa=board.processor.switch0.core.isa
+max_insts_all_threads=0
+max_insts_any_thread=0
+mmu=board.processor.switch0.core.mmu
+numThreads=1
+power_gating_on_idle=false
+power_model=
+power_state=board.processor.switch0.core.power_state
+progress_interval=0
+pwr_gating_latency=300
+simpoint_start_insts=
+socket_id=0
+switched_out=true
+syscallRetryLatency=10000
+system=board
+tracer=board.processor.switch0.core.tracer
+workload=
+
+[board.processor.switch0.core.decoder]
+type=X86Decoder
+eventq_index=0
+isa=board.processor.switch0.core.isa
+
+[board.processor.switch0.core.isa]
+type=X86ISA
+APMInfo=2147483672 1752462657 1769238117 1145913699
+CacheParams=0 0 0 0
+ExtendedFeatures=0 25165824 0 0
+ExtendedState=0 0 0 0 0 0 0 0
+FamilyModelStepping=134993 2053 4024171519 521
+FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
+L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
+L2L3CacheAndL2TLB=0 1107313152 0 67141952
+LongModeAddressSize=12336 0 0 0
+eventq_index=0
+name_string=Fake gem5 x86_64 CPU
+vendor_string=HygonGenuine
+
+[board.processor.switch0.core.mmu]
+type=X86MMU
+children=dtb itb
+dtb=board.processor.switch0.core.mmu.dtb
+eventq_index=0
+itb=board.processor.switch0.core.mmu.itb
+
+[board.processor.switch0.core.mmu.dtb]
+type=X86TLB
+children=walker
+entry_type=data
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.switch0.core.mmu.dtb.walker
+
+[board.processor.switch0.core.mmu.dtb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.switch0.core.mmu.dtb.walker.power_state
+system=board
+
+[board.processor.switch0.core.mmu.dtb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.switch0.core.mmu.itb]
+type=X86TLB
+children=walker
+entry_type=instruction
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.switch0.core.mmu.itb.walker
+
+[board.processor.switch0.core.mmu.itb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.switch0.core.mmu.itb.walker.power_state
+system=board
+
+[board.processor.switch0.core.mmu.itb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.switch0.core.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=ON CLK_GATED OFF
+
+[board.processor.switch0.core.tracer]
+type=ExeTracer
+children=disassembler
+disassembler=board.processor.switch0.core.tracer.disassembler
+eventq_index=0
+
+[board.processor.switch0.core.tracer.disassembler]
+type=InstDisassembler
+eventq_index=0
+
+[board.processor.switch1]
+type=SubSystem
+children=core
+eventq_index=0
+thermal_domain=Null
+
+[board.processor.switch1.core]
+type=BaseTimingSimpleCPU
+children=decoder isa mmu power_state tracer
+branchPred=Null
+checker=Null
+clk_domain=board.clk_domain
+cpu_id=1
+decoder=board.processor.switch1.core.decoder
+do_checkpoint_insts=true
+do_statistics_insts=true
+eventq_index=0
+function_trace=false
+function_trace_start=0
+interrupts=
+isa=board.processor.switch1.core.isa
+max_insts_all_threads=0
+max_insts_any_thread=0
+mmu=board.processor.switch1.core.mmu
+numThreads=1
+power_gating_on_idle=false
+power_model=
+power_state=board.processor.switch1.core.power_state
+progress_interval=0
+pwr_gating_latency=300
+simpoint_start_insts=
+socket_id=0
+switched_out=true
+syscallRetryLatency=10000
+system=board
+tracer=board.processor.switch1.core.tracer
+workload=
+
+[board.processor.switch1.core.decoder]
+type=X86Decoder
+eventq_index=0
+isa=board.processor.switch1.core.isa
+
+[board.processor.switch1.core.isa]
+type=X86ISA
+APMInfo=2147483672 1752462657 1769238117 1145913699
+CacheParams=0 0 0 0
+ExtendedFeatures=0 25165824 0 0
+ExtendedState=0 0 0 0 0 0 0 0
+FamilyModelStepping=134993 2053 4024171519 521
+FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
+L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
+L2L3CacheAndL2TLB=0 1107313152 0 67141952
+LongModeAddressSize=12336 0 0 0
+eventq_index=0
+name_string=Fake gem5 x86_64 CPU
+vendor_string=HygonGenuine
+
+[board.processor.switch1.core.mmu]
+type=X86MMU
+children=dtb itb
+dtb=board.processor.switch1.core.mmu.dtb
+eventq_index=0
+itb=board.processor.switch1.core.mmu.itb
+
+[board.processor.switch1.core.mmu.dtb]
+type=X86TLB
+children=walker
+entry_type=data
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.switch1.core.mmu.dtb.walker
+
+[board.processor.switch1.core.mmu.dtb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.switch1.core.mmu.dtb.walker.power_state
+system=board
+
+[board.processor.switch1.core.mmu.dtb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.switch1.core.mmu.itb]
+type=X86TLB
+children=walker
+entry_type=instruction
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.switch1.core.mmu.itb.walker
+
+[board.processor.switch1.core.mmu.itb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.switch1.core.mmu.itb.walker.power_state
+system=board
+
+[board.processor.switch1.core.mmu.itb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.switch1.core.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=ON CLK_GATED OFF
+
+[board.processor.switch1.core.tracer]
+type=ExeTracer
+children=disassembler
+disassembler=board.processor.switch1.core.tracer.disassembler
+eventq_index=0
+
+[board.processor.switch1.core.tracer.disassembler]
+type=InstDisassembler
+eventq_index=0
+
+[board.workload]
+type=X86FsLinux
+children=acpi_description_table_pointer e820_table intel_mp_pointer intel_mp_table smbios_table
+acpi_description_table_pointer=board.workload.acpi_description_table_pointer
+addr_check=true
+command_line=earlyprintk=ttyS0 console=ttyS0 lpj=7999923 root=/dev/hda1 disk_device=/dev/hda
+e820_table=board.workload.e820_table
+enable_osxsave=false
+eventq_index=0
+extras=
+extras_addrs=
+intel_mp_pointer=board.workload.intel_mp_pointer
+intel_mp_table=board.workload.intel_mp_table
+load_addr_mask=18446744073709551615
+load_addr_offset=0
+object_file=/root/.cache/gem5/x86-linux-kernel-4.19.83
+on_oops=DumpDmesgAndExit
+on_panic=DumpDmesgAndExit
+remote_gdb_port=#7000
+smbios_table=board.workload.smbios_table
+wait_for_remote_gdb=false
+
+[board.workload.acpi_description_table_pointer]
+type=X86ACPIRSDP
+children=rsdt xsdt
+eventq_index=0
+oem_id=gem5
+revision=2
+rsdt=board.workload.acpi_description_table_pointer.rsdt
+xsdt=board.workload.acpi_description_table_pointer.xsdt
+
+[board.workload.acpi_description_table_pointer.rsdt]
+type=X86ACPIRSDT
+children=entries
+creator_id=0
+creator_revision=0
+entries=board.workload.acpi_description_table_pointer.rsdt.entries
+eventq_index=0
+oem_id=gem5
+oem_revision=0
+oem_table_id=
+
+[board.workload.acpi_description_table_pointer.rsdt.entries]
+type=X86ACPIMadt
+children=records00 records01 records02 records03 records04 records05 records06 records07 records08 records09 records10 records11 records12 records13 records14 records15 records16 records17
+creator_id=0
+creator_revision=0
+eventq_index=0
+flags=0
+local_apic_address=0
+oem_id=madt
+oem_revision=0
+oem_table_id=
+records=board.workload.acpi_description_table_pointer.rsdt.entries.records00 board.workload.acpi_description_table_pointer.rsdt.entries.records01 board.workload.acpi_description_table_pointer.rsdt.entries.records02 board.workload.acpi_description_table_pointer.rsdt.entries.records03 board.workload.acpi_description_table_pointer.rsdt.entries.records04 board.workload.acpi_description_table_pointer.rsdt.entries.records05 board.workload.acpi_description_table_pointer.rsdt.entries.records06 board.workload.acpi_description_table_pointer.rsdt.entries.records07 board.workload.acpi_description_table_pointer.rsdt.entries.records08 board.workload.acpi_description_table_pointer.rsdt.entries.records09 board.workload.acpi_description_table_pointer.rsdt.entries.records10 board.workload.acpi_description_table_pointer.rsdt.entries.records11 board.workload.acpi_description_table_pointer.rsdt.entries.records12 board.workload.acpi_description_table_pointer.rsdt.entries.records13 board.workload.acpi_description_table_pointer.rsdt.entries.records14 board.workload.acpi_description_table_pointer.rsdt.entries.records15 board.workload.acpi_description_table_pointer.rsdt.entries.records16 board.workload.acpi_description_table_pointer.rsdt.entries.records17
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records00]
+type=X86ACPIMadtLAPIC
+acpi_processor_id=0
+apic_id=0
+eventq_index=0
+flags=1
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records01]
+type=X86ACPIMadtLAPIC
+acpi_processor_id=1
+apic_id=1
+eventq_index=0
+flags=1
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records02]
+type=X86ACPIMadtIOAPIC
+address=4273995776
+eventq_index=0
+id=2
+int_base=0
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records03]
+type=X86ACPIMadtIntSourceOverride
+bus_source=0
+eventq_index=0
+flags=0
+irq_source=16
+sys_int=16
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records04]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=0
+sys_int=2
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records05]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=1
+sys_int=1
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records06]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=3
+sys_int=3
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records07]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=4
+sys_int=4
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records08]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=5
+sys_int=5
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records09]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=6
+sys_int=6
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records10]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=7
+sys_int=7
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records11]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=8
+sys_int=8
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records12]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=9
+sys_int=9
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records13]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=10
+sys_int=10
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records14]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=11
+sys_int=11
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records15]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=12
+sys_int=12
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records16]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=13
+sys_int=13
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records17]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=14
+sys_int=14
+
+[board.workload.acpi_description_table_pointer.xsdt]
+type=X86ACPIXSDT
+creator_id=0
+creator_revision=0
+entries=board.workload.acpi_description_table_pointer.rsdt.entries
+eventq_index=0
+oem_id=gem5
+oem_revision=0
+oem_table_id=
+
+[board.workload.e820_table]
+type=X86E820Table
+children=entries0 entries1 entries2 entries3
+entries=board.workload.e820_table.entries0 board.workload.e820_table.entries1 board.workload.e820_table.entries2 board.workload.e820_table.entries3
+eventq_index=0
+
+[board.workload.e820_table.entries0]
+type=X86E820Entry
+addr=0
+eventq_index=0
+range_type=1
+size=654336
+
+[board.workload.e820_table.entries1]
+type=X86E820Entry
+addr=654336
+eventq_index=0
+range_type=2
+size=394240
+
+[board.workload.e820_table.entries2]
+type=X86E820Entry
+addr=1048576
+eventq_index=0
+range_type=1
+size=3220176896
+
+[board.workload.e820_table.entries3]
+type=X86E820Entry
+addr=4294901760
+eventq_index=0
+range_type=2
+size=65536
+
+[board.workload.intel_mp_pointer]
+type=X86IntelMPFloatingPointer
+default_config=0
+eventq_index=0
+imcr_present=true
+spec_rev=4
+
+[board.workload.intel_mp_table]
+type=X86IntelMPConfigTable
+children=base_entries00 base_entries01 base_entries02 base_entries03 base_entries04 base_entries05 base_entries06 base_entries07 base_entries08 base_entries09 base_entries10 base_entries11 base_entries12 base_entries13 base_entries14 base_entries15 base_entries16 base_entries17 base_entries18 base_entries19 base_entries20 base_entries21 base_entries22 base_entries23 base_entries24 base_entries25 base_entries26 base_entries27 base_entries28 base_entries29 base_entries30 base_entries31 base_entries32 base_entries33 ext_entries
+base_entries=board.workload.intel_mp_table.base_entries00 board.workload.intel_mp_table.base_entries01 board.workload.intel_mp_table.base_entries02 board.workload.intel_mp_table.base_entries03 board.workload.intel_mp_table.base_entries04 board.workload.intel_mp_table.base_entries05 board.workload.intel_mp_table.base_entries06 board.workload.intel_mp_table.base_entries07 board.workload.intel_mp_table.base_entries08 board.workload.intel_mp_table.base_entries09 board.workload.intel_mp_table.base_entries10 board.workload.intel_mp_table.base_entries11 board.workload.intel_mp_table.base_entries12 board.workload.intel_mp_table.base_entries13 board.workload.intel_mp_table.base_entries14 board.workload.intel_mp_table.base_entries15 board.workload.intel_mp_table.base_entries16 board.workload.intel_mp_table.base_entries17 board.workload.intel_mp_table.base_entries18 board.workload.intel_mp_table.base_entries19 board.workload.intel_mp_table.base_entries20 board.workload.intel_mp_table.base_entries21 board.workload.intel_mp_table.base_entries22 board.workload.intel_mp_table.base_entries23 board.workload.intel_mp_table.base_entries24 board.workload.intel_mp_table.base_entries25 board.workload.intel_mp_table.base_entries26 board.workload.intel_mp_table.base_entries27 board.workload.intel_mp_table.base_entries28 board.workload.intel_mp_table.base_entries29 board.workload.intel_mp_table.base_entries30 board.workload.intel_mp_table.base_entries31 board.workload.intel_mp_table.base_entries32 board.workload.intel_mp_table.base_entries33
+eventq_index=0
+ext_entries=board.workload.intel_mp_table.ext_entries
+local_apic=4276092928
+oem_id=
+oem_table_addr=0
+oem_table_size=0
+product_id=
+spec_rev=4
+
+[board.workload.intel_mp_table.base_entries00]
+type=X86IntelMPProcessor
+bootstrap=true
+enable=true
+eventq_index=0
+family=0
+feature_flags=0
+local_apic_id=0
+local_apic_version=20
+model=0
+stepping=0
+
+[board.workload.intel_mp_table.base_entries01]
+type=X86IntelMPProcessor
+bootstrap=false
+enable=true
+eventq_index=0
+family=0
+feature_flags=0
+local_apic_id=1
+local_apic_version=20
+model=0
+stepping=0
+
+[board.workload.intel_mp_table.base_entries02]
+type=X86IntelMPIOAPIC
+address=4273995776
+enable=true
+eventq_index=0
+id=2
+version=17
+
+[board.workload.intel_mp_table.base_entries03]
+type=X86IntelMPBus
+bus_id=0
+bus_type=PCI   
+eventq_index=0
+
+[board.workload.intel_mp_table.base_entries04]
+type=X86IntelMPBus
+bus_id=1
+bus_type=ISA   
+eventq_index=0
+
+[board.workload.intel_mp_table.base_entries05]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=16
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=0
+source_bus_irq=16
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries06]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=0
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries07]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=2
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=0
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries08]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=1
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries09]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=1
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=1
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries10]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=3
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries11]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=3
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=3
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries12]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=4
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries13]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=4
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=4
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries14]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=5
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries15]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=5
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=5
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries16]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=6
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries17]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=6
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=6
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries18]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=7
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries19]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=7
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=7
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries20]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=8
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries21]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=8
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=8
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries22]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=9
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries23]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=9
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=9
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries24]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=10
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries25]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=10
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=10
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries26]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=11
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries27]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=11
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=11
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries28]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=12
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries29]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=12
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=12
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries30]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=13
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries31]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=13
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=13
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries32]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=14
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries33]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=14
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=14
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.ext_entries]
+type=X86IntelMPBusHierarchy
+bus_id=1
+eventq_index=0
+parent_bus=0
+subtractive_decode=true
+
+[board.workload.smbios_table]
+type=X86SMBiosSMBiosTable
+children=structures
+eventq_index=0
+major_version=2
+minor_version=5
+structures=board.workload.smbios_table.structures
+
+[board.workload.smbios_table.structures]
+type=X86SMBiosBiosInformation
+characteristic_ext_bytes=
+characteristics=
+emb_cont_firmware_major=0
+emb_cont_firmware_minor=0
+eventq_index=0
+major=0
+minor=0
+release_date=06/08/2008
+rom_size=0
+starting_addr_segment=0
+vendor=
+version=
+
+[root]
+type=Root
+children=board
+eventq_index=0
+full_system=true
+sim_quantum=1000000000
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
diff --git a/output_part_3/stats-l1i-LRU-lid-MrClean-l2-MrClean.txt b/output_part_3/stats-l1i-LRU-lid-MrClean-l2-MrClean.txt
new file mode 100644
index 0000000..8464f99
--- /dev/null
+++ b/output_part_3/stats-l1i-LRU-lid-MrClean-l2-MrClean.txt
@@ -0,0 +1,3260 @@
+
+---------- Begin Simulation Statistics ----------
+simSeconds                                   0.316007                       # Number of seconds simulated (Second)
+simTicks                                 316007237773                       # Number of ticks simulated (Tick)
+finalTick                                139173674992022                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
+simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
+hostSeconds                                   1398.74                       # Real time elapsed on the host (Second)
+hostTickRate                                225922476                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
+hostMemory                                    4007924                       # Number of bytes of host memory used (Byte)
+simInsts                                    240971279                       # Number of instructions simulated (Count)
+simOps                                      379174230                       # Number of ops (including micro ops) simulated (Count)
+hostInstRate                                   172277                       # Simulator instruction rate (inst/s) ((Count/Second))
+hostOpRate                                     271082                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
+board.cache_hierarchy.ruby_system.delayHistogram::bucket_size           32                       # delay histogram for all message (Unspecified)
+board.cache_hierarchy.ruby_system.delayHistogram::max_bucket          319                       # delay histogram for all message (Unspecified)
+board.cache_hierarchy.ruby_system.delayHistogram::samples     81967503                       # delay histogram for all message (Unspecified)
+board.cache_hierarchy.ruby_system.delayHistogram::mean     0.062717                       # delay histogram for all message (Unspecified)
+board.cache_hierarchy.ruby_system.delayHistogram::stdev     0.703853                       # delay histogram for all message (Unspecified)
+board.cache_hierarchy.ruby_system.delayHistogram |    81967463    100.00%    100.00% |          32      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
+board.cache_hierarchy.ruby_system.delayHistogram::total     81967503                       # delay histogram for all message (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples    374767864                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     1.000000                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.000000                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     0.000306                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |           0      0.00%      0.00% |   374767829    100.00%    100.00% |          35      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total    374767864                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples    374767863                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean     4.059764                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.205490                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev    25.871895                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr |   374623040     99.96%     99.96% |       63615      0.02%     99.98% |        6182      0.00%     99.98% |       20584      0.01%     99.99% |       53237      0.01%    100.00% |        1093      0.00%    100.00% |         107      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total    374767863                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples    352520433                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |           0      0.00%      0.00% |   352520433    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total    352520433                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples     22247430                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean    52.543089                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean    23.293668                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev    93.683522                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |    22102607     99.35%     99.35% |       63615      0.29%     99.63% |        6182      0.03%     99.66% |       20584      0.09%     99.76% |       53237      0.24%     99.99% |        1093      0.00%    100.00% |         107      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total     22247430                       (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size           32                       # delay histogram for vnet_0 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket          319                       # delay histogram for vnet_0 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples     40507175                       # delay histogram for vnet_0 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     0.122038                       # delay histogram for vnet_0 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev     0.984871                       # delay histogram for vnet_0 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |    40507135    100.00%    100.00% |          32      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total     40507175                       # delay histogram for vnet_0 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples     41291618                       # delay histogram for vnet_1 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.004777                       # delay histogram for vnet_1 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     0.158293                       # delay histogram for vnet_1 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |    41245585     99.89%     99.89% |           0      0.00%     99.89% |       16216      0.04%     99.93% |           0      0.00%     99.93% |       11827      0.03%     99.96% |           0      0.00%     99.96% |       13210      0.03%     99.99% |           0      0.00%     99.99% |        4780      0.01%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total     41291618                       # delay histogram for vnet_1 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples       168710                       # delay histogram for vnet_2 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::mean     0.000735                       # delay histogram for vnet_2 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::stdev     0.038333                       # delay histogram for vnet_2 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |      168648     99.96%     99.96% |           0      0.00%     99.96% |          62      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total       168710                       # delay histogram for vnet_2 (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Fetch |     2440854     49.99%     49.99% |     2441399     50.01%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Fetch::total      4882253                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Data |      327252     49.67%     49.67% |      331649     50.33%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Data::total       658901                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data |     2440854     49.99%     49.99% |     2441399     50.01%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data::total      4882253                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack |      327252     49.67%     49.67% |      331649     50.33%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack::total       658901                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement |     2109506     50.05%     50.05% |     2105654     49.95%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement::total      4215160                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch |     2440854     49.99%     49.99% |     2441399     50.01%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch::total      4882253                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.M.Data |      327252     49.67%     49.67% |      331649     50.33%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.M.Data::total       658901                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement |     2109506     50.05%     50.05% |     2105654     49.95%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement::total      4215160                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data |     2440854     49.99%     49.99% |     2441399     50.01%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data::total      4882253                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack |      327252     49.67%     49.67% |      331649     50.33%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack::total       658901                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |    33938698     50.10%     50.10% |    33808497     49.90%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total     67747195                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |   151067384     50.09%     50.09% |   150505768     49.91%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total    301573152                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |     2626153     48.21%     48.21% |     2821364     51.79%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total      5447517                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |       83785     53.01%     53.01% |       74269     46.99%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total       158054                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |    11091533     49.87%     49.87% |    11148914     50.13%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total     22240447                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |          10      6.85%      6.85% |         136     93.15%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total          146                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |        7354     69.97%     69.97% |        3156     30.03%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total        10510                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Data |         504     96.74%     96.74% |          17      3.26%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Data::total          521                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |     4507063     49.88%     49.88% |     4527857     50.12%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total      9034920                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |        3156     30.03%     30.03% |        7354     69.97%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total        10510                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |     6582541     49.87%     49.87% |     6617236     50.13%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total     13199777                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |        1477     86.78%     86.78% |         225     13.22%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total         1702                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |        1981     89.11%     89.11% |         242     10.89%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total         2223                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |     4535167     49.73%     49.73% |     4584143     50.27%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total      9119310                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |    10967592     49.99%     49.99% |    10970824     50.01%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total     21938416                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |       89999     43.11%     43.11% |      118764     56.89%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total       208763                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |       33958     36.40%     36.40% |       59342     63.60%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total        93300                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |       80821     53.70%     53.70% |       69687     46.30%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total       150508                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |          27      1.42%      1.42% |        1871     98.58%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total         1898                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch |        1688     50.42%     50.42% |        1660     49.58%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch::total         3348                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |        1259     51.53%     51.53% |        1184     48.47%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total         2443                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |     9636656     49.76%     49.76% |     9728636     50.24%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total     19365292                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |   150975697     50.10%     50.10% |   150385344     49.90%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total    301361041                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |        1477     86.63%     86.63% |         228     13.37%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total         1705                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |        2941     39.21%     39.21% |        4559     60.79%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total         7500                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |     6555107     49.97%     49.97% |     6563587     50.03%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total     13118694                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |     8635424     50.77%     50.77% |     8374077     49.23%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total     17009501                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |      346280     49.40%     49.40% |      354662     50.60%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total       700942                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv |           7    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv::total            7                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |     4155558     49.91%     49.91% |     4169967     50.09%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total      8325525                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |         133    100.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX::total          133                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |        5218     62.77%     62.77% |        3095     37.23%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total         8313                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |     4698998     49.82%     49.82% |     4733089     50.18%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total      9432087                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |     2244438     48.25%     48.25% |     2407132     51.75%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total      4651570                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv |          15     42.86%     42.86% |          20     57.14%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv::total           35                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |      379609     47.82%     47.82% |      414176     52.18%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total       793785                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |          10     76.92%     76.92% |           3     23.08%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total           13                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |        2073     98.81%     98.81% |          25      1.19%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total         2098                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv::total            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |     4507063     49.88%     49.88% |     4527857     50.12%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total      9034920                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |        3155     30.02%     30.02% |        7354     69.98%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total        10509                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |     6549087     49.97%     49.97% |     6557908     50.03%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total     13106995                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data |         504     96.74%     96.74% |          17      3.26%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data::total          521                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |       33454     36.06%     36.06% |       59328     63.94%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total        92782                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Inv |           0      0.00%      0.00% |           3    100.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Inv::total            3                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |        1477     86.78%     86.78% |         225     13.22%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total         1702                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |        1981     89.11%     89.11% |         242     10.89%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total         2223                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.DataS_fromL1 |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.DataS_fromL1::total            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load::total            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETS |          63     63.64%     63.64% |          36     36.36%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETS::total           99                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |     4535104     49.73%     49.73% |     4584107     50.27%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total      9119211                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack |          63     63.64%     63.64% |          36     36.36%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total           99                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR |      111944     52.71%     52.71% |      100418     47.29%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR::total       212362                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS |    12143856     55.34%     55.34% |     9800051     44.66%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS::total     21943907                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX |       43965     47.11%     47.11% |       49365     52.89%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX::total        93330                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE |        2684     91.89%     91.89% |         237      8.11%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE::total         2921                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX |     4531878     49.69%     49.69% |     4587531     50.31%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX::total      9119409                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement |      327238     49.67%     49.67% |      331649     50.33%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement::total       658887                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean |     2109520     50.05%     50.05% |     2105654     49.95%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean::total      4215174                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data |     2440854     49.99%     49.99% |     2441399     50.01%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data::total      4882253                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack |     2436758     49.99%     49.99% |     2437303     50.01%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack::total      4874061                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data |        2087     97.66%     97.66% |          50      2.34%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data::total         2137                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean |        4965     59.05%     59.05% |        3443     40.95%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean::total         8408                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack |       36296     51.85%     51.85% |       33708     48.15%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack::total        70004                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all |       43856     51.12%     51.12% |       41936     48.88%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all::total        85792                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock |        7037     66.96%     66.96% |        3473     33.04%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock::total        10510                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock |     4538943     49.72%     49.72% |     4590982     50.28%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock::total      9129925                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR |       35278     49.84%     49.84% |       35511     50.16%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR::total        70789                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS |     2375705     50.03%     50.03% |     2372843     49.97%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS::total      4748548                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX |       29871     47.48%     47.48% |       33045     52.52%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX::total        62916                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR |       60846     55.56%     55.56% |       48664     44.44%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR::total       109510                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS |     7632971     59.26%     59.26% |     5247993     40.74%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS::total     12880964                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX |         513     98.46%     98.46% |           8      1.54%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX::total          521                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE |        1466     86.13%     86.13% |         236     13.87%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE::total         1702                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_PUTX |          66     66.67%     66.67% |          33     33.33%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_PUTX::total           99                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement |         807     82.01%     82.01% |         177     17.99%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement::total          984                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean |       43043     50.76%     50.76% |       41758     49.24%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean::total        84801                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS |     2121461     49.41%     49.41% |     2171871     50.59%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS::total      4293332                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX |       13440     45.22%     45.22% |       16280     54.78%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX::total        29720                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement |      326430     49.62%     49.62% |      331452     50.38%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement::total       657882                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean |     2066457     50.03%     50.03% |     2063895     49.97%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean::total      4130352                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS |        7037     66.96%     66.96% |        3473     33.04%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS::total        10510                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX |         131     89.73%     89.73% |          15     10.27%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX::total          146                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX |     4531746     49.69%     49.69% |     4587465     50.31%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX::total      9119211                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement |           1      4.76%      4.76% |          20     95.24%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement::total           21                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement_clean |          20     95.24%     95.24% |           1      4.76%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement_clean::total           21                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GET_INSTR |         148     58.96%     58.96% |         103     41.04%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GET_INSTR::total          251                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETS |          17     36.96%     36.96% |          29     63.04%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETS::total           46                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETX |           7     33.33%     33.33% |          14     66.67%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETX::total           21                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack |     2436758     49.99%     49.99% |     2437303     50.01%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack::total      4874061                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data |           1      4.76%      4.76% |          20     95.24%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data::total           21                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data |          14    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data::total           14                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.Ack_all |           6     85.71%     85.71% |           1     14.29%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.Ack_all::total            7                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack |       35489     51.42%     51.42% |       33531     48.58%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack::total        69020                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all |       43043     50.76%     50.76% |       41758     49.24%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all::total        84801                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack |         807     82.01%     82.01% |         177     17.99%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack::total          984                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all |         807     82.01%     82.01% |         177     17.99%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all::total          984                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETS |        3644     52.36%     52.36% |        3316     47.64%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETS::total         6960                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETX |           3    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETX::total            3                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data |     2372061     50.03%     50.03% |     2369527     49.97%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data::total      4741588                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR |       15672     49.26%     49.26% |       16140     50.74%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR::total        31812                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data |       38922     50.06%     50.06% |       38827     49.94%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data::total        77749                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.L1_GETS |           6    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.L1_GETS::total            6                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.L1_GETX |           0      0.00%      0.00% |           2    100.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.L1_GETX::total            2                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data |       29871     47.48%     47.48% |       33045     52.52%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data::total        62916                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS |        1433     99.93%     99.93% |           1      0.07%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS::total         1434                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_UPGRADE |           2     66.67%     66.67% |           1     33.33%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_UPGRADE::total            3                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock |        1979     89.02%     89.02% |         244     10.98%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         2223                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETS |        1582     75.08%     75.08% |         525     24.92%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETS::total         2107                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX::total            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock |     4536964     49.71%     49.71% |     4590738     50.29%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock::total      9127702                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_PUTX |          66     66.67%     66.67% |          33     33.33%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_PUTX::total           99                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data |        2072     98.57%     98.57% |          30      1.43%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data::total         2102                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean |        4965     59.05%     59.05% |        3443     40.95%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean::total         8408                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_UPGRADE |        1216    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_UPGRADE::total         1216                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock |        7037     66.96%     66.96% |        3473     33.04%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock::total        10510                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples     67747194                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean    17.486472                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     2.762393                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev    58.152919                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |    67608516     99.80%     99.80% |       59445      0.09%     99.88% |        5793      0.01%     99.89% |       20496      0.03%     99.92% |       51779      0.08%    100.00% |        1060      0.00%    100.00% |         100      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total     67747194                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples     45806880                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |    45806880    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total     45806880                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples     21940314                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean    51.906847                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean    23.046184                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev    93.219931                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |    21801636     99.37%     99.37% |       59445      0.27%     99.64% |        5793      0.03%     99.67% |       20496      0.09%     99.76% |       51779      0.24%     99.99% |        1060      0.00%    100.00% |         100      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total     21940314                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples      2910733                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     4.092505                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.117848                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    27.187610                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |     2907722     99.90%     99.90% |        2166      0.07%     99.97% |         333      0.01%     99.98% |          14      0.00%     99.98% |         476      0.02%    100.00% |          18      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total      2910733                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples      2834960                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |     2834960    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total      2834960                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples        75773                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   119.795046                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean    72.204154                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   121.035179                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |       72762     96.03%     96.03% |        2166      2.86%     98.88% |         333      0.44%     99.32% |          14      0.02%     99.34% |         476      0.63%     99.97% |          18      0.02%     99.99% |           4      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total        75773                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples    301573152                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean     1.062635                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.002661                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev     3.743084                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |   301570984    100.00%    100.00% |        1098      0.00%    100.00% |          47      0.00%    100.00% |          70      0.00%    100.00% |         938      0.00%    100.00% |          12      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total    301573152                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples    301361041                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   301361041    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total    301361041                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples       212111                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean    90.052105                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    43.738652                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev   109.523176                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |      209943     98.98%     98.98% |        1098      0.52%     99.50% |          47      0.02%     99.52% |          70      0.03%     99.55% |         938      0.44%     99.99% |          12      0.01%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total       212111                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples        30454                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean    49.660176                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     6.411641                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev    93.050696                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |       29692     97.50%     97.50% |         719      2.36%     99.86% |           7      0.02%     99.88% |           2      0.01%     99.89% |          32      0.11%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total        30454                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples        16562                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       16562    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total        16562                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples        13892                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   107.672689                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    58.753735                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   113.105858                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |       13130     94.51%     94.51% |         719      5.18%     99.69% |           7      0.05%     99.74% |           2      0.01%     99.76% |          32      0.23%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total        13892                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples      1253165                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     1.332572                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.015234                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev     8.970117                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |     1252961     99.98%     99.98% |         187      0.01%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |          12      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total      1253165                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples      1247825                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |     1247825    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total      1247825                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples         5340                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    79.046442                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    34.748506                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   113.224371                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |        5136     96.18%     96.18% |         187      3.50%     99.68% |           2      0.04%     99.72% |           2      0.04%     99.76% |          12      0.22%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total         5340                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples      1253165                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |     1253165    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total      1253165                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples      1253165                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |     1253165    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total      1253165                       (Unspecified)
+board.cache_hierarchy.ruby_system.directory_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir.m_msg_count      2440854                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir.m_buf_msgs     0.002572                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_msg_count      2768106                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_buf_msgs     0.002925                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_stall_time      2526138                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_avg_stall_time     0.912587                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir.m_msg_count      4877612                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir.m_buf_msgs     0.005140                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers0.responseFromMemory.m_msg_count      2768106                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers0.responseFromMemory.m_buf_msgs     0.004638                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir.m_msg_count      2436758                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir.m_buf_msgs     0.002568                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir.m_msg_count      2441399                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir.m_buf_msgs     0.002573                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_msg_count      2773048                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_buf_msgs     0.002930                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_stall_time      2441556                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_avg_stall_time     0.880459                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir.m_msg_count      4878702                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir.m_buf_msgs     0.005141                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers1.responseFromMemory.m_msg_count      2773048                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers1.responseFromMemory.m_buf_msgs     0.004648                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir.m_msg_count      2437303                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir.m_buf_msgs     0.002568                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.dma_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.dma_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.l1_controllers0.fullyBusyCycles            3                       # cycles for which number of transistions == max transitions (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples     15723038                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.003039                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     0.130419                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0     15712669     99.93%     99.93% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::2         3146      0.02%     99.95% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::4         2612      0.02%     99.97% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::6         2925      0.02%     99.99% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8         1686      0.01%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total     15723038                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits     25561796                       # Number of cache demand hits (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses     11003054                       # Number of cache demand misses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses     36564850                       # Number of cache demand accesses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits    150975697                       # Number of cache demand hits (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses        91687                       # Number of cache demand misses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses    151067384                       # Number of cache demand accesses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_msg_count    187632234                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.200937                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_count            1                       # Number of times messages were stalled (Count)
+board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_avg_stall_time     0.000004                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_msg_count     15629908                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.032941                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_msg_count        91149                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs     0.000096                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_msg_count        98503                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.000208                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_msg_count     15631889                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.016472                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_msg_count      4545654                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.004790                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers1.fullyBusyCycles            2                       # cycles for which number of transistions == max transitions (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples     15814635                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     0.004052                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     0.151085                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0     15799943     99.91%     99.91% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::2         6163      0.04%     99.95% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::4         2666      0.02%     99.96% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::6         2903      0.02%     99.98% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::8         2960      0.02%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total     15814635                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits     25597596                       # Number of cache demand hits (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses     11032265                       # Number of cache demand misses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses     36629861                       # Number of cache demand accesses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits    150385344                       # Number of cache demand hits (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses       120424                       # Number of cache demand misses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses    150505768                       # Number of cache demand accesses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_msg_count    187135629                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.200395                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_msg_count     15736832                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.033166                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_msg_count        77561                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs     0.000082                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_msg_count        80717                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.000170                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_msg_count     15737074                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.016583                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_msg_count      4594781                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.004842                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers0.fullyBusyCycles         3545                       # cycles for which number of transistions == max transitions (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::samples     26340643                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::mean     0.110951                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::stdev     0.933204                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::0-7     26042646     98.87%     98.87% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::8-15       292225      1.11%     99.98% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::16-23         5744      0.02%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::24-31            5      0.00%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::32-39            3      0.00%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::40-47            8      0.00%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::48-55            1      0.00%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::56-63            5      0.00%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::64-71            3      0.00%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::72-79            3      0.00%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::total     26340643                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_msg_count      2440854                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_buf_msgs     0.005144                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_msg_count        53018                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_buf_msgs     0.000056                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_msg_count     16829847                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_buf_msgs     0.017761                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_stall_time      8130528                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_stall_count         4480                       # Number of times messages were stalled (Count)
+board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_avg_stall_time     0.483102                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_hits      9830697                       # Number of cache demand hits (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_misses      2467338                       # Number of cache demand misses (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_accesses     12298035                       # Number of cache demand accesses (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_msg_count     19240121                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_buf_msgs     0.033200                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_msg_count      4964816                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_buf_msgs     0.005232                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_msg_count      4545980                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_buf_msgs     0.004790                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers1.fullyBusyCycles         3185                       # cycles for which number of transistions == max transitions (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::samples     24089187                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::mean     0.087441                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::stdev     0.836435                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::0-31     24089170    100.00%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::32-63           15      0.00%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::128-159            1      0.00%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::total     24089187                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_msg_count      2441399                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_buf_msgs     0.005145                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_msg_count        45688                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_buf_msgs     0.000048                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_msg_count     14536893                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_buf_msgs     0.015326                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_stall_time      2472192                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_stall_count          709                       # Number of times messages were stalled (Count)
+board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_avg_stall_time     0.170063                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_hits      7485052                       # Number of cache demand hits (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_misses      2464343                       # Number of cache demand misses (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_accesses      9949395                       # Number of cache demand accesses (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_msg_count     16951252                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_buf_msgs     0.028318                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_msg_count      4957839                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_buf_msgs     0.005224                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_msg_count      4594455                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_buf_msgs     0.004842                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.msg_count.Control     54259366                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_byte.Control    434074928                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_count.Request_Control       337420                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control      2699360                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_count.Response_Data     55594784                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data   4002824448                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_count.Response_Control     55017374                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control    440138992                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data      1587640                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data    114310080                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control     16651050                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control    133208400                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.int_links0.buffers1.m_msg_count         7606                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links0.buffers1.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links1.buffers0.m_msg_count      8393003                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links1.buffers0.m_buf_msgs     0.008844                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links1.buffers1.m_msg_count        47886                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links1.buffers1.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links1.buffers2.m_msg_count      2262606                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links1.buffers2.m_buf_msgs     0.002384                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links14.buffers1.m_msg_count      8390961                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links14.buffers1.m_buf_msgs     0.008842                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links14.buffers2.m_msg_count        48015                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links14.buffers2.m_buf_msgs     0.000051                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links15.buffers1.m_msg_count      8431718                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links15.buffers1.m_buf_msgs     0.008885                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links15.buffers2.m_msg_count        41299                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links15.buffers2.m_buf_msgs     0.000044                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links17.buffers0.m_msg_count      2440854                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links17.buffers0.m_buf_msgs     0.002572                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links17.buffers1.m_msg_count      2436758                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links17.buffers1.m_buf_msgs     0.002568                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links2.buffers0.m_msg_count      7236905                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links2.buffers0.m_buf_msgs     0.007626                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links2.buffers1.m_msg_count        43011                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links2.buffers1.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links2.buffers2.m_msg_count      2283048                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links2.buffers2.m_buf_msgs     0.002406                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links21.buffers1.m_msg_count      7235655                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links21.buffers1.m_buf_msgs     0.007625                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links21.buffers2.m_msg_count        43134                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links21.buffers2.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links22.buffers1.m_msg_count      7297750                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links22.buffers1.m_buf_msgs     0.007690                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links22.buffers2.m_msg_count        36262                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links22.buffers2.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links25.buffers0.m_msg_count      2441399                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links25.buffers0.m_buf_msgs     0.002573                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links25.buffers1.m_msg_count      2437303                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links25.buffers1.m_buf_msgs     0.002568                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links30.buffers1.m_msg_count      4877612                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links30.buffers1.m_buf_msgs     0.005140                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links38.buffers1.m_msg_count      4878702                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links38.buffers1.m_buf_msgs     0.005141                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links7.buffers1.m_msg_count         5273                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links7.buffers1.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links8.buffers0.m_msg_count      8436844                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links8.buffers0.m_buf_msgs     0.008891                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links8.buffers1.m_msg_count        39318                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links8.buffers1.m_buf_msgs     0.000041                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links8.buffers2.m_msg_count      2283374                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links8.buffers2.m_buf_msgs     0.002406                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links9.buffers0.m_msg_count      7299988                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links9.buffers0.m_buf_msgs     0.007693                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links9.buffers1.m_msg_count        36126                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links9.buffers1.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links9.buffers2.m_msg_count      2311407                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links9.buffers2.m_buf_msgs     0.002436                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.percent_links_utilized     0.842347                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Control::0     11094741                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Control::0     88757928                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Request_Control::2        91149                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Request_Control::2       729192                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Data::1     11107982                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Data::1    799774704                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::1      4622395                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::2      4545654                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::1     36979160                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::2     36365232                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::0       379609                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::1           15                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::0     27331848                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::1         1080                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Control::0      4155558                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Control::0     33244464                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_msg_count     15631889                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_buf_msgs     0.000037                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_stall_time      7941051                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_avg_stall_time     0.508003                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers10.m_msg_count        43011                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers10.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers10.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers10.m_avg_stall_time     0.007742                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers11.m_msg_count      2283048                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers11.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_msg_count        91149                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_stall_time         8325                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_avg_stall_time     0.091334                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_msg_count         7606                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_msg_count      8393003                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_stall_time    165850650                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_avg_stall_time    19.760585                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers7.m_msg_count        47886                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers7.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers8.m_msg_count      2262606                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers8.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_msg_count      7236905                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_stall_time    104087142                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_avg_stall_time    14.382826                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.acc_link_utilization     52234575                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links0 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.link_utilization     5.504340                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_count     15723038                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_bytes    835753200                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_data_msg_bytes    709968896                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_wait_time      7949376                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_bw_sat_cy     44373090                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_msg_wait_time     0.505588                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_bandwidth         2.46                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_useful_bandwidth         2.09                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Request_Control::2        91149                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Request_Control::2       729192                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Data::1     11093264                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Data::1    798715008                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Control::1      4538625                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Control::1     36309000                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.acc_link_utilization        33259                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links00 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.link_utilization     0.003505                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_count         7606                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_bytes       532144                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_data_msg_bytes       471296                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_bw_sat_cy        29456                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Data::1         7364                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Data::1       530208                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::1          242                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::1         1936                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.acc_link_utilization 6120323.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links01 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.link_utilization     0.644943                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_msg_count     10703495                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_msg_bytes     97925176                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_data_msg_bytes     12297216                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_msg_wait_time    165850650                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_bw_sat_cy       768628                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.avg_msg_wait_time    15.495000                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.avg_bandwidth         0.29                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.avg_useful_bandwidth         0.04                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Control::0      6137417                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Control::0     49099336                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Data::1         5124                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Data::1       368928                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Control::1        42747                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Control::2      2262606                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Control::1       341976                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Control::2     18100848                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Writeback_Data::0       187005                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Writeback_Data::1           15                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Writeback_Data::0     13464360                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Writeback_Data::1         1080                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Writeback_Control::0      2068581                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Writeback_Control::0     16548648                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.acc_link_utilization      5560818                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links02 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.link_utilization     0.585984                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_msg_count      9562964                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_msg_bytes     88973088                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_data_msg_bytes     12469376                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_msg_wait_time    104087475                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_bw_sat_cy       779367                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.avg_msg_wait_time    10.884437                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.avg_bandwidth         0.26                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.avg_useful_bandwidth         0.04                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Control::0      4957324                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Control::0     39658592                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Data::1         2230                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Data::1       160560                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Control::1        40781                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Control::2      2283048                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Control::1       326248                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Control::2     18264384                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Writeback_Data::0       192604                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Writeback_Data::0     13867488                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Writeback_Control::0      2086977                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Writeback_Control::0     16695816                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links03 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links04 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links05 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links06 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.percent_links_utilized     0.848365                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Control::0     11152689                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Control::0     89221512                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Request_Control::2        77561                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Request_Control::2       620488                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Data::1     11158912                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Data::1    803441664                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::1      4658859                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::2      4594781                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::1     37270872                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::2     36758248                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::0       414176                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::1           20                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::0     29820672                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::1         1440                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Control::0      4169967                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Control::0     33359736                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_msg_count     15737074                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_stall_time     10661328                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_avg_stall_time     0.677466                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers10.m_msg_count        36126                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers10.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers11.m_msg_count      2311407                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers11.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_msg_count        77561                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_stall_time         3996                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_avg_stall_time     0.051521                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_msg_count         5273                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_msg_count      8436844                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_stall_time    185313168                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_avg_stall_time    21.964750                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers7.m_msg_count        39318                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers7.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_msg_count      2283374                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_msg_count      7299988                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_stall_time    122874669                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_avg_stall_time    16.832174                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.acc_link_utilization 52517173.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links1 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.link_utilization     5.534120                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_count     15814635                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_bytes    840274776                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_data_msg_bytes    713757696                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_wait_time     10665324                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_bw_sat_cy     44609887                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_msg_wait_time     0.674396                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_bandwidth         2.48                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_useful_bandwidth         2.10                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Request_Control::2        77561                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Request_Control::2       620488                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Data::1     11152464                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Data::1    802977408                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::1      4584610                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::1     36676880                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.acc_link_utilization 15804.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links07 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.link_utilization     0.001665                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_count         5273                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_bytes       252872                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_data_msg_bytes       210688                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_bw_sat_cy        13168                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Data::1         3292                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Data::1       237024                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::1         1981                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::1        15848                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.acc_link_utilization      6210256                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links08 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.link_utilization     0.654420                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_msg_count     10759536                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_msg_bytes     99364096                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_data_msg_bytes     13287808                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_msg_wait_time    185313168                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_bw_sat_cy       830597                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.avg_msg_wait_time    17.223156                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.avg_bandwidth         0.29                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.avg_useful_bandwidth         0.04                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Control::0      6160618                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Control::0     49284944                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Data::1         1913                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Data::1       137736                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::1        37405                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::2      2283374                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::1       299240                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::2     18266992                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Writeback_Data::0       205709                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Writeback_Data::0     14811048                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Writeback_Control::0      2070517                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Writeback_Control::0     16564136                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.acc_link_utilization 5662680.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links09 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.link_utilization     0.596718                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_msg_count      9647521                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_msg_bytes     90602888                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_data_msg_bytes     13422720                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_msg_wait_time    122874669                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_bw_sat_cy       838954                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.avg_msg_wait_time    12.736398                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.avg_bandwidth         0.27                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.avg_useful_bandwidth         0.04                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Control::0      4992071                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Control::0     39936568                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Response_Data::1         1243                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Response_Data::1        89496                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Response_Control::1        34863                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Response_Control::2      2311407                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Response_Control::1       278904                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Response_Control::2     18491256                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Writeback_Data::0       208467                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Writeback_Data::1           20                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Writeback_Data::0     15009624                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Writeback_Data::1         1440                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Writeback_Control::0      2099450                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Writeback_Control::0     16795600                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links10 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links11 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links12 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links13 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.percent_links_utilized     1.131413                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Control::0     14738889                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Control::0    117911112                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Request_Control::2        89314                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Request_Control::2       714512                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Data::1     15064544                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Data::1   1084647168                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::1      9159694                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::2      4545980                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::1     73277552                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::2     36367840                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::0       392714                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::1           15                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::0     28275408                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::1         1080                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::0      4139098                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::0     33112784                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_msg_count     16829847                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_buf_msgs     0.000041                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_stall_time    124070805                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_avg_stall_time     7.372070                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_msg_count      4964816                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_stall_time       376623                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_avg_stall_time     0.075858                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_msg_count      2440854                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_stall_time    432659241                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_avg_stall_time   177.257321                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_msg_count      2436758                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_stall_time      1582416                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_avg_stall_time     0.649394                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_msg_count      4545980                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_stall_time       157509                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_avg_stall_time     0.034648                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_msg_count      8390961                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_stall_time         1332                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_avg_stall_time     0.000159                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_msg_count        48015                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_stall_time         2997                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_avg_stall_time     0.062418                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers7.m_msg_count      8431718                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers7.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers7.m_stall_time         1332                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers7.m_avg_stall_time     0.000158                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_msg_count        41299                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_stall_time         2331                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_avg_stall_time     0.056442                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.acc_link_utilization 24532801.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links2 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.link_utilization     2.585201                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_count     26340643                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_bytes    392524824                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_data_msg_bytes    181799680                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_wait_time    124604937                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_bw_sat_cy     11433413                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_msg_wait_time     4.730520                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_bandwidth         1.16                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_useful_bandwidth         0.54                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Control::0     12298035                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Control::0     98384280                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Data::1      2447891                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Data::1    176248152                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::1      2516910                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::2      4545980                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::1     20135280                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::2     36367840                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Data::0       392714                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Data::1           15                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Data::0     28275408                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Data::1         1080                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Control::0      4139098                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Control::0     33112784                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.acc_link_utilization     28755592                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links14 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.link_utilization     3.030188                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_count      8438976                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_bytes    460089472                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_data_msg_bytes    392577664                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_wait_time         4329                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_bw_sat_cy     24536104                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_msg_wait_time     0.000513                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_bandwidth         1.36                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_useful_bandwidth         1.16                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Request_Control::2        48015                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Request_Control::2       384120                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Data::1      6134026                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Data::1    441649872                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Control::1      2256935                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Control::1     18055480                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.acc_link_utilization 28858008.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links15 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.link_utilization     3.040980                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_msg_count      8473017                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_msg_bytes    461728136                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_data_msg_bytes    393944000                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_msg_wait_time         3663                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_bw_sat_cy     24621500                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.avg_msg_wait_time     0.000432                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.avg_bandwidth         1.36                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.avg_useful_bandwidth         1.16                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Request_Control::2        41299                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Request_Control::2       330392                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Data::1      6155375                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Data::1    443187000                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Control::1      2276343                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Control::1     18210744                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links16 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.acc_link_utilization      3747814                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links17 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.link_utilization     0.394935                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_msg_count      4877612                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_msg_bytes     59965024                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_data_msg_bytes     20944128                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_msg_wait_time    434241657                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_bw_sat_cy      1314321                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.avg_msg_wait_time    89.027511                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.avg_bandwidth         0.18                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.avg_useful_bandwidth         0.06                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Control::0      2440854                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Control::0     19526832                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Data::1       327252                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Data::1     23562144                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Control::1      2109506                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Control::1     16876048                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links18 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links19 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links20 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.percent_links_utilized     0.978474                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Control::0     12390794                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Control::0     99126352                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Request_Control::2        79396                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Request_Control::2       635168                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Data::1     12722192                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Data::1    915997824                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::1      9206335                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::2      4594455                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::1     73650680                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::2     36755640                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::0       401071                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::1           20                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::0     28877112                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::1         1440                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::0      4186427                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::0     33491416                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_msg_count     14536893                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_buf_msgs     0.000036                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_stall_time    115270614                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_avg_stall_time     7.929522                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_msg_count      4957839                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_stall_time       358641                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_avg_stall_time     0.072338                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers15.m_msg_count      2441399                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers15.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers15.m_stall_time    438796431                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers15.m_avg_stall_time   179.731552                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_msg_count      2437303                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_stall_time      1555110                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_avg_stall_time     0.638045                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_msg_count      4594455                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_stall_time       153846                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_avg_stall_time     0.033485                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_msg_count      7235655                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers5.m_msg_count        43134                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers5.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers5.m_stall_time         1332                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers5.m_avg_stall_time     0.030881                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers7.m_msg_count      7297750                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers7.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers8.m_msg_count        36262                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers8.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers8.m_stall_time         1665                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers8.m_avg_stall_time     0.045916                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.acc_link_utilization 23428445.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links3 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.link_utilization     2.468827                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_count     24089187                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_bytes    374855128                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_data_msg_bytes    182141632                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_wait_time    115783101                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_bw_sat_cy     11433434                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_msg_wait_time     4.806435                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_bandwidth         1.10                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_useful_bandwidth         0.54                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Control::0      9949395                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Control::0     79595160                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Data::1      2444872                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Data::1    176030784                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Control::1      2512947                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Control::2      4594455                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Control::1     20103576                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Control::2     36755640                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Writeback_Data::0       401071                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Writeback_Data::1           20                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Writeback_Data::0     28877112                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Writeback_Data::1         1440                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Writeback_Control::0      4186427                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Writeback_Control::0     33491416                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.acc_link_utilization 23463178.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links21 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.link_utilization     2.472487                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_count      7278789                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_bytes    375410856                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_data_msg_bytes    317180544                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_wait_time         1332                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_bw_sat_cy     19823784                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_msg_wait_time     0.000183                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_bandwidth         1.11                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_useful_bandwidth         0.93                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Request_Control::2        43134                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Request_Control::2       345072                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Data::1      4955946                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Data::1    356828112                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Control::1      2279709                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Control::1     18237672                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.acc_link_utilization     23625906                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links22 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.link_utilization     2.489635                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_msg_count      7334012                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_msg_bytes    378014496                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_data_msg_bytes    319342400                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_msg_wait_time         1665                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_bw_sat_cy     19958900                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.avg_msg_wait_time     0.000227                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.avg_bandwidth         1.11                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.avg_useful_bandwidth         0.94                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_count.Request_Control::2        36262                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_bytes.Request_Control::2       290096                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_count.Response_Data::1      4989725                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_bytes.Response_Data::1    359260200                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_count.Response_Control::1      2308025                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_bytes.Response_Control::1     18464200                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links23 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links24 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.acc_link_utilization      3765947                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links25 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.link_utilization     0.396845                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_msg_count      4878702                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_msg_bytes     60255152                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_data_msg_bytes     21225536                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_msg_wait_time    440351541                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_bw_sat_cy      1331522                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.avg_msg_wait_time    90.259979                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.avg_bandwidth         0.18                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.avg_useful_bandwidth         0.06                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Control::0      2441399                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Control::0     19531192                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Response_Data::1       331649                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Response_Data::1     23878728                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Response_Control::1      2105654                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Response_Control::1     16845232                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links26 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links27 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.percent_links_utilized     0.210097                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.msg_count.Control::0      2440854                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Control::0     19526832                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Data::1      2768106                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Data::1    199303632                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::1      4546264                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::1     36370112                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers0.m_msg_count      2440854                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers0.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_msg_count      2436758                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_msg_count      4877612                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_stall_time      6766560                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_avg_stall_time     1.387269                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.acc_link_utilization      3747814                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links4 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.link_utilization     0.394935                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_count      4877612                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_bytes     59965024                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_data_msg_bytes     20944128                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_bw_sat_cy      1309077                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_bandwidth         0.18                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_useful_bandwidth         0.06                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Control::0      2440854                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Control::0     19526832                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Data::1       327252                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Data::1     23562144                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Control::1      2109506                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Control::1     16876048                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links28 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links29 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.acc_link_utilization     12202222                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links30 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.link_utilization     1.285838                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_msg_count      4877612                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_msg_bytes    195235552                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_data_msg_bytes    156214656                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_msg_wait_time      6766560                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_bw_sat_cy      9763416                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.avg_msg_wait_time     1.387269                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.avg_bandwidth         0.58                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.avg_useful_bandwidth         0.46                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Data::1      2440854                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Data::1    175741488                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Control::1      2436758                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Control::1     19494064                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links31 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links32 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links33 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links34 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.percent_links_utilized     0.210371                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.msg_count.Control::0      2441399                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Control::0     19531192                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Data::1      2773048                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Data::1    199659456                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Control::1      4542957                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Control::1     36343656                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers0.m_msg_count      2441399                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers0.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_msg_count      2437303                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers13.m_msg_count      4878702                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers13.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers13.m_stall_time      6733260                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers13.m_avg_stall_time     1.380133                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.acc_link_utilization      3765947                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links5 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.link_utilization     0.396845                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_count      4878702                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_bytes     60255152                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_data_msg_bytes     21225536                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_bw_sat_cy      1326657                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_bandwidth         0.18                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_useful_bandwidth         0.06                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Control::0      2441399                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Control::0     19531192                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Data::1       331649                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Data::1     23878728                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Control::1      2105654                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Control::1     16845232                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links35 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links36 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links37 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.acc_link_utilization     12204947                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links38 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.link_utilization     1.286125                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_msg_count      4878702                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_msg_bytes    195279152                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_data_msg_bytes    156249536                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_msg_wait_time      6733260                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_bw_sat_cy      9765597                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.avg_msg_wait_time     1.380133                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.avg_bandwidth         0.58                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.avg_useful_bandwidth         0.46                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_count.Response_Data::1      2441399                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_bytes.Response_Data::1    175780728                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_count.Response_Control::1      2437303                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_bytes.Response_Control::1     19498424                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links39 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links40 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links41 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.percent_links_utilized            0                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links6 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links42 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links43 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links44 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links45 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links46 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links47 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links48 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.percent_links_utilized            0                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links7 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links49 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links50 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links51 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links52 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links53 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links54 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links55 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
+board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
+board.iobus.transDist::ReadReq                   1022                       # Transaction distribution (Count)
+board.iobus.transDist::ReadResp                  1022                       # Transaction distribution (Count)
+board.iobus.transDist::WriteReq                  1354                       # Transaction distribution (Count)
+board.iobus.transDist::WriteResp                 1354                       # Transaction distribution (Count)
+board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          680                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total          680                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.com_1.pio           20                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          634                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total          654                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.com_1.pio         2734                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          682                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total         3418                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount::total                      4752                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port         1360                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total         1360                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.com_1.pio           10                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port         1268                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total         1278                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.com_1.pio         1367                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port         1364                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total         2735                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize::total                       5373                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.iobus.reqLayer15.occupancy               317364                       # Layer occupancy (ticks) (Tick)
+board.iobus.reqLayer15.utilization                0.0                       # Layer utilization (Ratio)
+board.iobus.reqLayer16.occupancy               599528                       # Layer occupancy (ticks) (Tick)
+board.iobus.reqLayer16.utilization                0.0                       # Layer utilization (Ratio)
+board.iobus.reqLayer9.occupancy                577089                       # Layer occupancy (ticks) (Tick)
+board.iobus.reqLayer9.utilization                 0.0                       # Layer utilization (Ratio)
+board.iobus.respLayer0.occupancy               118299                       # Layer occupancy (ticks) (Tick)
+board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
+board.iobus.respLayer2.occupancy               187080                       # Layer occupancy (ticks) (Tick)
+board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
+board.iobus.respLayer4.occupancy              1305389                       # Layer occupancy (ticks) (Tick)
+board.iobus.respLayer4.utilization                0.0                       # Layer utilization (Ratio)
+board.memory.mem_ctrl0.avgPriority_cache_hierarchy.ruby_system.directory_controllers0::samples   2758080.00                       # Average QoS priority value for accepted requests (Count)
+board.memory.mem_ctrl0.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
+board.memory.mem_ctrl0.priorityMaxLatency 0.061264375162                       # per QoS priority maximum request to response latency (Second)
+board.memory.mem_ctrl0.numReadWriteTurnArounds        20143                       # Number of turnarounds from READ to WRITE (Count)
+board.memory.mem_ctrl0.numWriteReadTurnArounds        20143                       # Number of turnarounds from WRITE to READ (Count)
+board.memory.mem_ctrl0.numStayReadState       5239009                       # Number of times bus staying in READ state (Count)
+board.memory.mem_ctrl0.numStayWriteState       303516                       # Number of times bus staying in WRITE state (Count)
+board.memory.mem_ctrl0.readReqs               2440854                       # Number of read requests accepted (Count)
+board.memory.mem_ctrl0.writeReqs               327252                       # Number of write requests accepted (Count)
+board.memory.mem_ctrl0.readBursts             2440854                       # Number of controller read bursts, including those serviced by the write queue (Count)
+board.memory.mem_ctrl0.writeBursts             327252                       # Number of controller write bursts, including those merged in the write queue (Count)
+board.memory.mem_ctrl0.servicedByWrQ             6327                       # Number of controller read bursts serviced by the write queue (Count)
+board.memory.mem_ctrl0.mergedWrBursts            3699                       # Number of controller write bursts merged with an existing one (Count)
+board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
+board.memory.mem_ctrl0.avgRdQLen                 1.17                       # Average read queue length when enqueuing ((Count/Tick))
+board.memory.mem_ctrl0.avgWrQLen                57.84                       # Average write queue length when enqueuing ((Count/Tick))
+board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
+board.memory.mem_ctrl0.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
+board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl0.readPktSize::6         2440854                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl0.writePktSize::6         327252                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl0.rdQLenPdf::0           2104945                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::1            329582                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::2                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::3                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::4                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::5                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::0                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::1                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::2                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::3                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::4                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::5                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::6                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::7                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::8                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::9                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::10                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::11                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::12                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::13                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::14                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::15                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::16                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::17                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::18                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::19                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::20                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::21                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::22                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::23                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::24                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::25                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::26                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::27                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::28                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::29                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::30                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::31                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::32                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::33                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::34                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::35                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::36                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::37                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::38                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::39                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::40                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::41                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::42                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::43                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::44                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::45                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::46                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::47              577                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::48              581                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::49            19165                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::50            20224                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::51            20251                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::52            20210                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::53            20250                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::54            20245                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::55            20271                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::56            20251                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::57            20228                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::58            20216                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::59            20221                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::60            20192                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::61            20146                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::62            20144                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::63            20145                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::64            20144                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::65               45                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::66                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::67                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::68                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdPerTurnAround::samples        20143                       # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl0.rdPerTurnAround::mean   120.861391                       # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl0.rdPerTurnAround::gmean    54.139800                       # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl0.rdPerTurnAround::stdev  1037.321513                       # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl0.rdPerTurnAround::0-2047        19969     99.14%     99.14% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl0.rdPerTurnAround::2048-4095           90      0.45%     99.58% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl0.rdPerTurnAround::4096-6143           53      0.26%     99.85% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl0.rdPerTurnAround::6144-8191           25      0.12%     99.97% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl0.rdPerTurnAround::8192-10239            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl0.rdPerTurnAround::18432-20479            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl0.rdPerTurnAround::22528-24575            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl0.rdPerTurnAround::40960-43007            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl0.rdPerTurnAround::69632-71679            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl0.rdPerTurnAround::102400-104447            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl0.rdPerTurnAround::total        20143                       # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl0.wrPerTurnAround::samples        20143                       # Writes before turning the bus around for reads (Count)
+board.memory.mem_ctrl0.wrPerTurnAround::mean    16.059624                       # Writes before turning the bus around for reads (Count)
+board.memory.mem_ctrl0.wrPerTurnAround::gmean    16.056115                       # Writes before turning the bus around for reads (Count)
+board.memory.mem_ctrl0.wrPerTurnAround::stdev     0.349432                       # Writes before turning the bus around for reads (Count)
+board.memory.mem_ctrl0.wrPerTurnAround::16        19563     97.12%     97.12% # Writes before turning the bus around for reads (Count)
+board.memory.mem_ctrl0.wrPerTurnAround::17            3      0.01%     97.14% # Writes before turning the bus around for reads (Count)
+board.memory.mem_ctrl0.wrPerTurnAround::18          533      2.65%     99.78% # Writes before turning the bus around for reads (Count)
+board.memory.mem_ctrl0.wrPerTurnAround::19           44      0.22%    100.00% # Writes before turning the bus around for reads (Count)
+board.memory.mem_ctrl0.wrPerTurnAround::total        20143                       # Writes before turning the bus around for reads (Count)
+board.memory.mem_ctrl0.bytesReadWrQ            404928                       # Total number of bytes read from write queue (Byte)
+board.memory.mem_ctrl0.bytesReadSys         156214656                       # Total read bytes from the system interface side (Byte)
+board.memory.mem_ctrl0.bytesWrittenSys       20944128                       # Total written bytes from the system interface side (Byte)
+board.memory.mem_ctrl0.avgRdBWSys        494338854.70754606                       # Average system read bandwidth in Byte/s ((Byte/Second))
+board.memory.mem_ctrl0.avgWrBWSys        66277368.03625037                       # Average system write bandwidth in Byte/s ((Byte/Second))
+board.memory.mem_ctrl0.totGap            316007096580                       # Total gap between requests (Tick)
+board.memory.mem_ctrl0.avgGap               114160.04                       # Average gap between requests ((Tick/Count))
+board.memory.mem_ctrl0.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers0    155809728                       # Per-requestor bytes read from memory (Byte)
+board.memory.mem_ctrl0.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers0     20703296                       # Per-requestor bytes write to memory (Byte)
+board.memory.mem_ctrl0.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers0 493057466.335388302803                       # Per-requestor bytes read from memory rate ((Byte/Second))
+board.memory.mem_ctrl0.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers0 65515258.909582205117                       # Per-requestor bytes write to memory rate ((Byte/Second))
+board.memory.mem_ctrl0.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers0      2440854                       # Per-requestor read serviced memory accesses (Count)
+board.memory.mem_ctrl0.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers0       327252                       # Per-requestor write serviced memory accesses (Count)
+board.memory.mem_ctrl0.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers0  85759102038                       # Per-requestor read total memory access latency (Tick)
+board.memory.mem_ctrl0.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers0 18001025815358                       # Per-requestor write total memory access latency (Tick)
+board.memory.mem_ctrl0.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers0     35134.88                       # Per-requestor read average memory access latency ((Tick/Count))
+board.memory.mem_ctrl0.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers0  55006618.19                       # Per-requestor write average memory access latency ((Tick/Count))
+board.memory.mem_ctrl0.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers0    156214656                       # Number of bytes read from this memory (Byte)
+board.memory.mem_ctrl0.dram.bytesRead::total    156214656                       # Number of bytes read from this memory (Byte)
+board.memory.mem_ctrl0.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers0     20944128                       # Number of bytes written to this memory (Byte)
+board.memory.mem_ctrl0.dram.bytesWritten::total     20944128                       # Number of bytes written to this memory (Byte)
+board.memory.mem_ctrl0.dram.numReads::cache_hierarchy.ruby_system.directory_controllers0      2440854                       # Number of read requests responded to by this memory (Count)
+board.memory.mem_ctrl0.dram.numReads::total      2440854                       # Number of read requests responded to by this memory (Count)
+board.memory.mem_ctrl0.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers0       327252                       # Number of write requests responded to by this memory (Count)
+board.memory.mem_ctrl0.dram.numWrites::total       327252                       # Number of write requests responded to by this memory (Count)
+board.memory.mem_ctrl0.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers0    494338855                       # Total read bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl0.dram.bwRead::total    494338855                       # Total read bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl0.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers0     66277368                       # Write bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl0.dram.bwWrite::total     66277368                       # Write bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl0.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers0    560616223                       # Total bandwidth to/from this memory ((Byte/Second))
+board.memory.mem_ctrl0.dram.bwTotal::total    560616223                       # Total bandwidth to/from this memory ((Byte/Second))
+board.memory.mem_ctrl0.dram.readBursts        2434527                       # Number of DRAM read bursts (Count)
+board.memory.mem_ctrl0.dram.writeBursts        323489                       # Number of DRAM write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::0        79543                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::1        72050                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::2        70795                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::3        76682                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::4        71780                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::5        79883                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::6        77830                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::7        77687                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::8        76417                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::9        78117                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::10        76038                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::11        74170                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::12        75245                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::13        74841                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::14        77043                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::15        75370                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::16        73112                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::17        72238                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::18        72411                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::19        70706                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::20        75396                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::21        74980                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::22        84267                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::23        91913                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::24        86791                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::25        77063                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::26        72950                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::27        78082                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::28        72973                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::29        75000                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::30        73271                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::31        69883                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::0        10628                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::1        10116                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::2         9787                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::3         9643                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::4         9872                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::5        10673                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::6        10542                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::7        12266                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::8         9919                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::9         9968                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::10         9931                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::11         9821                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::12        10073                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::13        10318                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::14         9971                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::15        10069                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::16         9467                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::17         9380                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::18         9615                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::19         9357                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::20         9986                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::21         9946                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::22        11529                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::23        11041                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::24        10700                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::25        10870                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::26         9900                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::27         9734                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::28         9572                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::29         9608                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::30         9751                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::31         9436                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.totQLat       43174355754                       # Total ticks spent queuing (Tick)
+board.memory.mem_ctrl0.dram.totBusLat      8111843964                       # Total ticks spent in databus transfers (Tick)
+board.memory.mem_ctrl0.dram.totMemAccLat  85759102038                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
+board.memory.mem_ctrl0.dram.avgQLat          17734.19                       # Average queueing delay per DRAM burst ((Tick/Count))
+board.memory.mem_ctrl0.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
+board.memory.mem_ctrl0.dram.avgMemAccLat     35226.19                       # Average memory access latency per DRAM burst ((Tick/Count))
+board.memory.mem_ctrl0.dram.readRowHits       1052559                       # Number of row buffer hits during reads (Count)
+board.memory.mem_ctrl0.dram.writeRowHits       187734                       # Number of row buffer hits during writes (Count)
+board.memory.mem_ctrl0.dram.readRowHitRate        43.23                       # Row buffer hit rate for reads (Ratio)
+board.memory.mem_ctrl0.dram.writeRowHitRate        58.03                       # Row buffer hit rate for writes (Ratio)
+board.memory.mem_ctrl0.dram.bytesPerActivate::samples      1517721                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::mean   116.301196                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::gmean    86.638284                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::stdev   141.534583                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::0-127      1155512     76.13%     76.13% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::128-255       208653     13.75%     89.88% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::256-383        65205      4.30%     94.18% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::384-511        29887      1.97%     96.15% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::512-639        27464      1.81%     97.96% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::640-767         9451      0.62%     98.58% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::768-895         7197      0.47%     99.05% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::896-1023         3334      0.22%     99.27% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::1024-1151        11018      0.73%    100.00% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::total      1517721                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.dramBytesRead    155809728                       # Total bytes read (Byte)
+board.memory.mem_ctrl0.dram.dramBytesWritten     20703296                       # Total bytes written (Byte)
+board.memory.mem_ctrl0.dram.avgRdBW        493.057466                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
+board.memory.mem_ctrl0.dram.avgWrBW         65.515259                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
+board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
+board.memory.mem_ctrl0.dram.busUtil              2.91                       # Data bus utilization in percentage (Ratio)
+board.memory.mem_ctrl0.dram.busUtilRead          2.57                       # Data bus utilization in percentage for reads (Ratio)
+board.memory.mem_ctrl0.dram.busUtilWrite         0.34                       # Data bus utilization in percentage for writes (Ratio)
+board.memory.mem_ctrl0.dram.pageHitRate         44.97                       # Row buffer hit rate, read and write combined (Ratio)
+board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.memory.mem_ctrl0.dram.rank0.actEnergy 1189618322.256115                       # Energy for activate commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.preEnergy 2100128378.493653                       # Energy for precharge commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.readEnergy 3328487376.278433                       # Energy for read commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.writeEnergy 385934484.432006                       # Energy for write commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.refreshEnergy 27430949191.601013                       # Energy for refresh commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.actBackEnergy 140548388090.018494                       # Energy for active background per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.preBackEnergy 6116409241.286069                       # Energy for precharge background per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.totalEnergy 181099915084.385345                       # Total energy per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.averagePower   573.087871                       # Core power per rank (mW) (Watt)
+board.memory.mem_ctrl0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE  17564159729                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF  14205450000                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT 284237628044                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank1.actEnergy 1177082498.592159                       # Energy for activate commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.preEnergy 2078003334.052857                       # Energy for precharge commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.readEnergy 3349182574.886371                       # Energy for read commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.writeEnergy 377194181.952003                       # Energy for write commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.refreshEnergy 27430949191.601013                       # Energy for refresh commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.actBackEnergy 140211017964.072601                       # Energy for active background per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.preBackEnergy 6349337072.870356                       # Energy for precharge background per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.totalEnergy 180972766818.042236                       # Total energy per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.averagePower   572.685512                       # Core power per rank (mW) (Watt)
+board.memory.mem_ctrl0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE  18298214885                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF  14205450000                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT 283503572888                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.memory.mem_ctrl1.avgPriority_cache_hierarchy.ruby_system.directory_controllers1::samples   2761403.00                       # Average QoS priority value for accepted requests (Count)
+board.memory.mem_ctrl1.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
+board.memory.mem_ctrl1.priorityMaxLatency 0.034828345808                       # per QoS priority maximum request to response latency (Second)
+board.memory.mem_ctrl1.numReadWriteTurnArounds        20381                       # Number of turnarounds from READ to WRITE (Count)
+board.memory.mem_ctrl1.numWriteReadTurnArounds        20381                       # Number of turnarounds from WRITE to READ (Count)
+board.memory.mem_ctrl1.numStayReadState       5242334                       # Number of times bus staying in READ state (Count)
+board.memory.mem_ctrl1.numStayWriteState       307143                       # Number of times bus staying in WRITE state (Count)
+board.memory.mem_ctrl1.readReqs               2441399                       # Number of read requests accepted (Count)
+board.memory.mem_ctrl1.writeReqs               331649                       # Number of write requests accepted (Count)
+board.memory.mem_ctrl1.readBursts             2441399                       # Number of controller read bursts, including those serviced by the write queue (Count)
+board.memory.mem_ctrl1.writeBursts             331649                       # Number of controller write bursts, including those merged in the write queue (Count)
+board.memory.mem_ctrl1.servicedByWrQ             7431                       # Number of controller read bursts serviced by the write queue (Count)
+board.memory.mem_ctrl1.mergedWrBursts            4214                       # Number of controller write bursts merged with an existing one (Count)
+board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
+board.memory.mem_ctrl1.avgRdQLen                 1.18                       # Average read queue length when enqueuing ((Count/Tick))
+board.memory.mem_ctrl1.avgWrQLen                57.88                       # Average write queue length when enqueuing ((Count/Tick))
+board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
+board.memory.mem_ctrl1.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
+board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl1.readPktSize::6         2441399                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl1.writePktSize::6         331649                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl1.rdQLenPdf::0           2104789                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::1            329179                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::2                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::3                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::4                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::5                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::0                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::1                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::2                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::3                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::4                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::5                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::6                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::7                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::8                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::9                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::10                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::11                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::12                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::13                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::14                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::15                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::16                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::17                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::18                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::19                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::20                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::21                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::22                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::23                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::24                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::25                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::26                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::27                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::28                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::29                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::30                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::31                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::32                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::33                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::34                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::35                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::36                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::37                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::38                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::39                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::40                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::41                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::42                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::43                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::44                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::45                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::46                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::47              618                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::48              619                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::49            19475                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::50            20457                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::51            20462                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::52            20472                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::53            20469                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::54            20483                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::55            20488                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::56            20470                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::57            20456                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::58            20467                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::59            20455                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::60            20420                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::61            20384                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::62            20381                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::63            20381                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::64            20383                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::65               48                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::66                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::67                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::68                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdPerTurnAround::samples        20381                       # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl1.rdPerTurnAround::mean   119.422992                       # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl1.rdPerTurnAround::gmean    54.709766                       # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl1.rdPerTurnAround::stdev   845.984268                       # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl1.rdPerTurnAround::0-1023        20106     98.65%     98.65% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl1.rdPerTurnAround::1024-2047          104      0.51%     99.16% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl1.rdPerTurnAround::2048-3071           55      0.27%     99.43% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl1.rdPerTurnAround::3072-4095           44      0.22%     99.65% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl1.rdPerTurnAround::4096-5119           42      0.21%     99.85% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl1.rdPerTurnAround::5120-6143           14      0.07%     99.92% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl1.rdPerTurnAround::6144-7167            9      0.04%     99.97% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl1.rdPerTurnAround::7168-8191            1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl1.rdPerTurnAround::12288-13311            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl1.rdPerTurnAround::18432-19455            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl1.rdPerTurnAround::36864-37887            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl1.rdPerTurnAround::47104-48127            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl1.rdPerTurnAround::57344-58367            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl1.rdPerTurnAround::64512-65535            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl1.rdPerTurnAround::total        20381                       # Reads before turning the bus around for writes (Count)
+board.memory.mem_ctrl1.wrPerTurnAround::samples        20381                       # Writes before turning the bus around for reads (Count)
+board.memory.mem_ctrl1.wrPerTurnAround::mean    16.062951                       # Writes before turning the bus around for reads (Count)
+board.memory.mem_ctrl1.wrPerTurnAround::gmean    16.059248                       # Writes before turning the bus around for reads (Count)
+board.memory.mem_ctrl1.wrPerTurnAround::stdev     0.358975                       # Writes before turning the bus around for reads (Count)
+board.memory.mem_ctrl1.wrPerTurnAround::16        19763     96.97%     96.97% # Writes before turning the bus around for reads (Count)
+board.memory.mem_ctrl1.wrPerTurnAround::18          571      2.80%     99.77% # Writes before turning the bus around for reads (Count)
+board.memory.mem_ctrl1.wrPerTurnAround::19           47      0.23%    100.00% # Writes before turning the bus around for reads (Count)
+board.memory.mem_ctrl1.wrPerTurnAround::total        20381                       # Writes before turning the bus around for reads (Count)
+board.memory.mem_ctrl1.bytesReadWrQ            475584                       # Total number of bytes read from write queue (Byte)
+board.memory.mem_ctrl1.bytesReadSys         156249536                       # Total read bytes from the system interface side (Byte)
+board.memory.mem_ctrl1.bytesWrittenSys       21225536                       # Total written bytes from the system interface side (Byte)
+board.memory.mem_ctrl1.avgRdBWSys        494449231.92626357                       # Average system read bandwidth in Byte/s ((Byte/Second))
+board.memory.mem_ctrl1.avgWrBWSys        67167879.28524317                       # Average system write bandwidth in Byte/s ((Byte/Second))
+board.memory.mem_ctrl1.totGap            316007172171                       # Total gap between requests (Tick)
+board.memory.mem_ctrl1.avgGap               113956.62                       # Average gap between requests ((Tick/Count))
+board.memory.mem_ctrl1.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers1    155773952                       # Per-requestor bytes read from memory (Byte)
+board.memory.mem_ctrl1.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers1     20952256                       # Per-requestor bytes write to memory (Byte)
+board.memory.mem_ctrl1.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers1 492944253.738575279713                       # Per-requestor bytes read from memory rate ((Byte/Second))
+board.memory.mem_ctrl1.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers1 66303088.966116659343                       # Per-requestor bytes write to memory rate ((Byte/Second))
+board.memory.mem_ctrl1.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers1      2441399                       # Per-requestor read serviced memory accesses (Count)
+board.memory.mem_ctrl1.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers1       331649                       # Per-requestor write serviced memory accesses (Count)
+board.memory.mem_ctrl1.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers1  85680770170                       # Per-requestor read total memory access latency (Tick)
+board.memory.mem_ctrl1.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers1 18025567238934                       # Per-requestor write total memory access latency (Tick)
+board.memory.mem_ctrl1.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers1     35094.95                       # Per-requestor read average memory access latency ((Tick/Count))
+board.memory.mem_ctrl1.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers1  54351339.03                       # Per-requestor write average memory access latency ((Tick/Count))
+board.memory.mem_ctrl1.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers1    156249536                       # Number of bytes read from this memory (Byte)
+board.memory.mem_ctrl1.dram.bytesRead::total    156249536                       # Number of bytes read from this memory (Byte)
+board.memory.mem_ctrl1.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers1     21225536                       # Number of bytes written to this memory (Byte)
+board.memory.mem_ctrl1.dram.bytesWritten::total     21225536                       # Number of bytes written to this memory (Byte)
+board.memory.mem_ctrl1.dram.numReads::cache_hierarchy.ruby_system.directory_controllers1      2441399                       # Number of read requests responded to by this memory (Count)
+board.memory.mem_ctrl1.dram.numReads::total      2441399                       # Number of read requests responded to by this memory (Count)
+board.memory.mem_ctrl1.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers1       331649                       # Number of write requests responded to by this memory (Count)
+board.memory.mem_ctrl1.dram.numWrites::total       331649                       # Number of write requests responded to by this memory (Count)
+board.memory.mem_ctrl1.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers1    494449232                       # Total read bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl1.dram.bwRead::total    494449232                       # Total read bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl1.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers1     67167879                       # Write bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl1.dram.bwWrite::total     67167879                       # Write bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl1.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers1    561617111                       # Total bandwidth to/from this memory ((Byte/Second))
+board.memory.mem_ctrl1.dram.bwTotal::total    561617111                       # Total bandwidth to/from this memory ((Byte/Second))
+board.memory.mem_ctrl1.dram.readBursts        2433968                       # Number of DRAM read bursts (Count)
+board.memory.mem_ctrl1.dram.writeBursts        327379                       # Number of DRAM write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::0        79886                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::1        70017                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::2        71034                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::3        76624                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::4        73535                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::5        82783                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::6        77640                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::7        77315                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::8        77275                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::9        80589                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::10        74743                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::11        75420                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::12        75889                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::13        75683                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::14        75497                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::15        74407                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::16        72255                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::17        71566                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::18        72361                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::19        73410                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::20        76283                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::21        72050                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::22        84701                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::23        92152                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::24        86772                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::25        76369                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::26        74090                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::27        76402                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::28        72889                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::29        72413                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::30        73225                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::31        68693                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::0        11033                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::1         9671                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::2         9843                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::3        10107                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::4        10090                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::5        10931                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::6        12362                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::7        12926                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::8        10682                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::9         9922                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::10         9865                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::11         9884                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::12        10103                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::13        10486                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::14         9921                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::15        10120                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::16         9461                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::17         9381                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::18         9546                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::19         9493                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::20         9947                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::21        10130                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::22        10861                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::23        11057                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::24        10700                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::25        10944                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::26         9763                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::27         9637                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::28         9463                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::29         9575                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::30         9717                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::31         9758                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.totQLat       43105801914                       # Total ticks spent queuing (Tick)
+board.memory.mem_ctrl1.dram.totBusLat      8109981376                       # Total ticks spent in databus transfers (Tick)
+board.memory.mem_ctrl1.dram.totMemAccLat  85680770170                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
+board.memory.mem_ctrl1.dram.avgQLat          17710.09                       # Average queueing delay per DRAM burst ((Tick/Count))
+board.memory.mem_ctrl1.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
+board.memory.mem_ctrl1.dram.avgMemAccLat     35202.09                       # Average memory access latency per DRAM burst ((Tick/Count))
+board.memory.mem_ctrl1.dram.readRowHits       1056946                       # Number of row buffer hits during reads (Count)
+board.memory.mem_ctrl1.dram.writeRowHits       189999                       # Number of row buffer hits during writes (Count)
+board.memory.mem_ctrl1.dram.readRowHitRate        43.42                       # Row buffer hit rate for reads (Ratio)
+board.memory.mem_ctrl1.dram.writeRowHitRate        58.04                       # Row buffer hit rate for writes (Ratio)
+board.memory.mem_ctrl1.dram.bytesPerActivate::samples      1514397                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::mean   116.696565                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::gmean    86.771184                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::stdev   142.364281                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::0-127      1151915     76.06%     76.06% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::128-255       207801     13.72%     89.79% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::256-383        66015      4.36%     94.15% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::384-511        29694      1.96%     96.11% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::512-639        27366      1.81%     97.91% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::640-767         9524      0.63%     98.54% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::768-895         7574      0.50%     99.04% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::896-1023         3404      0.22%     99.27% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::1024-1151        11104      0.73%    100.00% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::total      1514397                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.dramBytesRead    155773952                       # Total bytes read (Byte)
+board.memory.mem_ctrl1.dram.dramBytesWritten     20952256                       # Total bytes written (Byte)
+board.memory.mem_ctrl1.dram.avgRdBW        492.944254                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
+board.memory.mem_ctrl1.dram.avgWrBW         66.303089                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
+board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
+board.memory.mem_ctrl1.dram.busUtil              2.91                       # Data bus utilization in percentage (Ratio)
+board.memory.mem_ctrl1.dram.busUtilRead          2.57                       # Data bus utilization in percentage for reads (Ratio)
+board.memory.mem_ctrl1.dram.busUtilWrite         0.35                       # Data bus utilization in percentage for writes (Ratio)
+board.memory.mem_ctrl1.dram.pageHitRate         45.16                       # Row buffer hit rate, read and write combined (Ratio)
+board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.memory.mem_ctrl1.dram.rank0.actEnergy 1194146750.160123                       # Energy for activate commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.preEnergy 2108122795.447247                       # Energy for precharge commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.readEnergy 3341779481.308789                       # Energy for read commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.writeEnergy 396194018.976011                       # Energy for write commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.refreshEnergy 27430949191.601013                       # Energy for refresh commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.actBackEnergy 140557331463.237396                       # Energy for active background per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.preBackEnergy 6110215287.858933                       # Energy for precharge background per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.totalEnergy 181138738988.608093                       # Total energy per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.averagePower   573.210729                       # Core power per rank (mW) (Watt)
+board.memory.mem_ctrl1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE  17552519348                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF  14205450000                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT 284249268425                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank1.actEnergy 1167375382.992159                       # Energy for activate commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.preEnergy 2060858282.817654                       # Energy for precharge commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.readEnergy 3334357187.414311                       # Energy for read commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.writeEnergy 376111375.248001                       # Energy for write commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.refreshEnergy 27430949191.601013                       # Energy for refresh commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.actBackEnergy 140264203623.294312                       # Energy for active background per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.preBackEnergy 6312620069.548640                       # Energy for precharge background per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.totalEnergy 180946475112.932007                       # Total energy per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.averagePower   572.602312                       # Core power per rank (mW) (Watt)
+board.memory.mem_ctrl1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE  18184669779                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF  14205450000                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT 283617117994                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
+board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
+board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
+board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
+board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
+board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
+board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start0.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
+board.processor.start0.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
+board.processor.start0.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
+board.processor.start0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
+board.processor.start0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
+board.processor.start0.core.numVMExits              0                       # total number of KVM exits (Count)
+board.processor.start0.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
+board.processor.start0.core.numExitSignal            0                       # exits due to signal delivery (Count)
+board.processor.start0.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
+board.processor.start0.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
+board.processor.start0.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
+board.processor.start0.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
+board.processor.start0.core.numInterrupts            0                       # number of interrupts delivered (Count)
+board.processor.start0.core.numHypercalls            0                       # number of hypercalls (Count)
+board.processor.start0.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
+board.processor.start0.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
+board.processor.start0.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
+board.processor.start0.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
+board.processor.start0.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
+board.processor.start0.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
+board.processor.start0.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
+board.processor.start0.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
+board.processor.start0.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
+board.processor.start0.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
+board.processor.start0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
+board.processor.start0.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdStrideSegmentedStore            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
+board.processor.start0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
+board.processor.start0.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
+board.processor.start0.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
+board.processor.start0.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
+board.processor.start0.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
+board.processor.start0.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
+board.processor.start0.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
+board.processor.start0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
+board.processor.start0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
+board.processor.start0.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
+board.processor.start0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
+board.processor.start0.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
+board.processor.start0.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
+board.processor.start0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
+board.processor.start0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
+board.processor.start0.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
+board.processor.start0.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
+board.processor.start0.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
+board.processor.start0.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
+board.processor.start0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
+board.processor.start0.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
+board.processor.start0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
+board.processor.start0.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
+board.processor.start0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start0.core.power_state.numTransitions            1                       # Number of power state transitions (Count)
+board.processor.start0.core.power_state.pwrStateResidencyTicks::ON 138857667754249                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start0.core.power_state.pwrStateResidencyTicks::OFF 316007237773                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
+board.processor.start0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
+board.processor.start0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
+board.processor.start1.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
+board.processor.start1.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
+board.processor.start1.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
+board.processor.start1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
+board.processor.start1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
+board.processor.start1.core.numVMExits              0                       # total number of KVM exits (Count)
+board.processor.start1.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
+board.processor.start1.core.numExitSignal            0                       # exits due to signal delivery (Count)
+board.processor.start1.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
+board.processor.start1.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
+board.processor.start1.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
+board.processor.start1.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
+board.processor.start1.core.numInterrupts            0                       # number of interrupts delivered (Count)
+board.processor.start1.core.numHypercalls            0                       # number of hypercalls (Count)
+board.processor.start1.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
+board.processor.start1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
+board.processor.start1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
+board.processor.start1.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
+board.processor.start1.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
+board.processor.start1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
+board.processor.start1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
+board.processor.start1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
+board.processor.start1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
+board.processor.start1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
+board.processor.start1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
+board.processor.start1.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdStrideSegmentedStore            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
+board.processor.start1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
+board.processor.start1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
+board.processor.start1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
+board.processor.start1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
+board.processor.start1.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
+board.processor.start1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
+board.processor.start1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
+board.processor.start1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
+board.processor.start1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
+board.processor.start1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
+board.processor.start1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
+board.processor.start1.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
+board.processor.start1.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
+board.processor.start1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
+board.processor.start1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
+board.processor.start1.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
+board.processor.start1.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
+board.processor.start1.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
+board.processor.start1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
+board.processor.start1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
+board.processor.start1.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
+board.processor.start1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
+board.processor.start1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
+board.processor.start1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start1.core.power_state.numTransitions            1                       # Number of power state transitions (Count)
+board.processor.start1.core.power_state.pwrStateResidencyTicks::ON 138857667754249                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start1.core.power_state.pwrStateResidencyTicks::OFF 316007237773                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
+board.processor.start1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
+board.processor.start1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
+board.processor.switch0.core.numCycles      948970682                       # Number of cpu cycles simulated (Cycle)
+board.processor.switch0.core.cpi             7.863563                       # CPI: cycles per instruction (core level) ((Cycle/Count))
+board.processor.switch0.core.ipc             0.127169                       # IPC: instructions per cycle (core level) ((Count/Cycle))
+board.processor.switch0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
+board.processor.switch0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
+board.processor.switch0.core.commitStats0.numInsts    120679479                       # Number of instructions committed (thread level) (Count)
+board.processor.switch0.core.commitStats0.numOps    189774803                       # Number of ops (including micro ops) committed (thread level) (Count)
+board.processor.switch0.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
+board.processor.switch0.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
+board.processor.switch0.core.commitStats0.cpi     7.863563                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
+board.processor.switch0.core.commitStats0.ipc     0.127169                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
+board.processor.switch0.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
+board.processor.switch0.core.commitStats0.numFpInsts       138098                       # Number of float instructions (Count)
+board.processor.switch0.core.commitStats0.numIntInsts    187708537                       # Number of integer instructions (Count)
+board.processor.switch0.core.commitStats0.numLoadInsts     31520313                       # Number of load instructions (Count)
+board.processor.switch0.core.commitStats0.numStoreInsts      1984316                       # Number of store instructions (Count)
+board.processor.switch0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
+board.processor.switch0.core.commitStats0.committedInstType::No_OpClass         4992      0.00%      0.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::IntAlu    156173552     82.29%     82.30% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::IntMult         7955      0.00%     82.30% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::IntDiv        14490      0.01%     82.31% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatAdd           49      0.00%     82.31% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     82.31% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatCvt           80      0.00%     82.31% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatMult            0      0.00%     82.31% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     82.31% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     82.31% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     82.31% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     82.31% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdAdd        68456      0.04%     82.34% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     82.34% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdAlu          214      0.00%     82.34% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     82.34% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdCvt          160      0.00%     82.34% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdMisc          192      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdMult            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdShift           34      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdAes            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::Matrix            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     82.35% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::MemRead     31520060     16.61%     98.95% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::MemWrite      1915702      1.01%     99.96% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatMemRead          253      0.00%     99.96% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatMemWrite        68614      0.04%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::total    189774803                       # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedControl::IsControl     22684272                       # Class of control type instructions committed (Count)
+board.processor.switch0.core.commitStats0.committedControl::IsDirectControl     22652624                       # Class of control type instructions committed (Count)
+board.processor.switch0.core.commitStats0.committedControl::IsIndirectControl        30967                       # Class of control type instructions committed (Count)
+board.processor.switch0.core.commitStats0.committedControl::IsCondControl     19465891                       # Class of control type instructions committed (Count)
+board.processor.switch0.core.commitStats0.committedControl::IsUncondControl      3218370                       # Class of control type instructions committed (Count)
+board.processor.switch0.core.commitStats0.committedControl::IsCall        30533                       # Class of control type instructions committed (Count)
+board.processor.switch0.core.commitStats0.committedControl::IsReturn        30341                       # Class of control type instructions committed (Count)
+board.processor.switch0.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
+board.processor.switch0.core.exec_context.thread_0.numCallsReturns        60874                       # Number of times a function call or return occured (Count)
+board.processor.switch0.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
+board.processor.switch0.core.exec_context.thread_0.numIdleCycles 1076535.000727                       # Number of idle cycles (Cycle)
+board.processor.switch0.core.exec_context.thread_0.numBusyCycles 947894146.999273                       # Number of busy cycles (Cycle)
+board.processor.switch0.core.exec_context.thread_0.notIdleFraction     0.998866                       # Percentage of non-idle cycles (Ratio)
+board.processor.switch0.core.exec_context.thread_0.idleFraction     0.001134                       # Percentage of idle cycles (Ratio)
+board.processor.switch0.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
+board.processor.switch0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
+board.processor.switch0.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
+board.processor.switch0.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
+board.processor.switch0.core.executeStats0.numStoreInsts     33504629                       # Number of stores executed (Count)
+board.processor.switch0.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
+board.processor.switch0.core.executeStats0.numFpAluAccesses       138098                       # Number of float alu accesses (Count)
+board.processor.switch0.core.executeStats0.numFpRegReads       275430                       # Number of times the floating registers were read (Count)
+board.processor.switch0.core.executeStats0.numFpRegWrites        69305                       # Number of times the floating registers were written (Count)
+board.processor.switch0.core.executeStats0.numIntAluAccesses    187708537                       # Number of integer alu accesses (Count)
+board.processor.switch0.core.executeStats0.numIntRegReads    242360355                       # Number of times the integer registers were read (Count)
+board.processor.switch0.core.executeStats0.numIntRegWrites    141162993                       # Number of times the integer registers were written (Count)
+board.processor.switch0.core.executeStats0.numMemRefs     33504629                       # Number of memory refs (Count)
+board.processor.switch0.core.executeStats0.numMiscRegReads     78819111                       # Number of times the Misc registers were read (Count)
+board.processor.switch0.core.executeStats0.numMiscRegWrites        11951                       # Number of times the Misc registers were written (Count)
+board.processor.switch0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
+board.processor.switch0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
+board.processor.switch0.core.fetchStats0.numInsts    120679479                       # Number of instructions fetched (thread level) (Count)
+board.processor.switch0.core.fetchStats0.numOps    189774803                       # Number of ops (including micro ops) fetched (thread level) (Count)
+board.processor.switch0.core.fetchStats0.fetchRate     0.127169                       # Number of inst fetches per cycle ((Count/Cycle))
+board.processor.switch0.core.fetchStats0.numBranches     22684272                       # Number of branches fetched (Count)
+board.processor.switch0.core.fetchStats0.branchRate     0.023904                       # Number of branch fetches per cycle (Ratio)
+board.processor.switch0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
+board.processor.switch0.core.mmu.dtb.rdAccesses     32284007                       # TLB accesses on read requests (Count)
+board.processor.switch0.core.mmu.dtb.wrAccesses      1985286                       # TLB accesses on write requests (Count)
+board.processor.switch0.core.mmu.dtb.rdMisses       763686                       # TLB misses on read requests (Count)
+board.processor.switch0.core.mmu.dtb.wrMisses          978                       # TLB misses on write requests (Count)
+board.processor.switch0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.switch0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
+board.processor.switch0.core.mmu.itb.wrAccesses    151068626                       # TLB accesses on write requests (Count)
+board.processor.switch0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
+board.processor.switch0.core.mmu.itb.wrMisses         1242                       # TLB misses on write requests (Count)
+board.processor.switch0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.switch0.core.power_state.numTransitions            2                       # Number of power state transitions (Count)
+board.processor.switch0.core.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
+board.processor.switch0.core.power_state.ticksClkGated::mean    358486156                       # Distribution of time spent in the clock gated state (Tick)
+board.processor.switch0.core.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
+board.processor.switch0.core.power_state.ticksClkGated::min_value    358486156                       # Distribution of time spent in the clock gated state (Tick)
+board.processor.switch0.core.power_state.ticksClkGated::max_value    358486156                       # Distribution of time spent in the clock gated state (Tick)
+board.processor.switch0.core.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
+board.processor.switch0.core.power_state.pwrStateResidencyTicks::ON 313815467071                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.switch0.core.power_state.pwrStateResidencyTicks::CLK_GATED    358486156                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.switch0.core.power_state.pwrStateResidencyTicks::OFF 138859501038795                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.switch0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
+board.processor.switch0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
+board.processor.switch0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
+board.processor.switch1.core.numCycles      948970683                       # Number of cpu cycles simulated (Cycle)
+board.processor.switch1.core.cpi             7.888906                       # CPI: cycles per instruction (core level) ((Cycle/Count))
+board.processor.switch1.core.ipc             0.126760                       # IPC: instructions per cycle (core level) ((Count/Cycle))
+board.processor.switch1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
+board.processor.switch1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
+board.processor.switch1.core.commitStats0.numInsts    120291800                       # Number of instructions committed (thread level) (Count)
+board.processor.switch1.core.commitStats0.numOps    189399427                       # Number of ops (including micro ops) committed (thread level) (Count)
+board.processor.switch1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
+board.processor.switch1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
+board.processor.switch1.core.commitStats0.cpi     7.888906                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
+board.processor.switch1.core.commitStats0.ipc     0.126760                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
+board.processor.switch1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
+board.processor.switch1.core.commitStats0.numFpInsts       520979                       # Number of float instructions (Count)
+board.processor.switch1.core.commitStats0.numIntInsts    187301195                       # Number of integer instructions (Count)
+board.processor.switch1.core.commitStats0.numLoadInsts     31407846                       # Number of load instructions (Count)
+board.processor.switch1.core.commitStats0.numStoreInsts      2180596                       # Number of store instructions (Count)
+board.processor.switch1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
+board.processor.switch1.core.commitStats0.committedInstType::No_OpClass         3304      0.00%      0.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::IntAlu    155396751     82.05%     82.05% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::IntMult         8822      0.00%     82.05% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::IntDiv       141752      0.07%     82.13% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatAdd          132      0.00%     82.13% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatCmp            1      0.00%     82.13% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatCvt          128      0.00%     82.13% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatMult            2      0.00%     82.13% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     82.13% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatDiv            1      0.00%     82.13% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     82.13% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     82.13% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdAdd       259284      0.14%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdAlu          235      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdCvt          264      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdMisc          185      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdMult            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdShift          101      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatAdd            3      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatCvt           17      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMult            2      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdAes            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::Matrix            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     82.27% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::MemRead     31407054     16.58%     98.85% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::MemWrite      1920841      1.01%     99.86% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatMemRead          792      0.00%     99.86% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatMemWrite       259755      0.14%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::total    189399427                       # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedControl::IsControl     22541956                       # Class of control type instructions committed (Count)
+board.processor.switch1.core.commitStats0.committedControl::IsDirectControl     22499571                       # Class of control type instructions committed (Count)
+board.processor.switch1.core.commitStats0.committedControl::IsIndirectControl        41621                       # Class of control type instructions committed (Count)
+board.processor.switch1.core.commitStats0.committedControl::IsCondControl     19179371                       # Class of control type instructions committed (Count)
+board.processor.switch1.core.commitStats0.committedControl::IsUncondControl      3362527                       # Class of control type instructions committed (Count)
+board.processor.switch1.core.commitStats0.committedControl::IsCall        39004                       # Class of control type instructions committed (Count)
+board.processor.switch1.core.commitStats0.committedControl::IsReturn        39004                       # Class of control type instructions committed (Count)
+board.processor.switch1.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
+board.processor.switch1.core.exec_context.thread_0.numCallsReturns        78008                       # Number of times a function call or return occured (Count)
+board.processor.switch1.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
+board.processor.switch1.core.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
+board.processor.switch1.core.exec_context.thread_0.numBusyCycles    948970683                       # Number of busy cycles (Cycle)
+board.processor.switch1.core.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
+board.processor.switch1.core.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
+board.processor.switch1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
+board.processor.switch1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
+board.processor.switch1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
+board.processor.switch1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
+board.processor.switch1.core.executeStats0.numStoreInsts     33588442                       # Number of stores executed (Count)
+board.processor.switch1.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
+board.processor.switch1.core.executeStats0.numFpAluAccesses       520979                       # Number of float alu accesses (Count)
+board.processor.switch1.core.executeStats0.numFpRegReads      1039642                       # Number of times the floating registers were read (Count)
+board.processor.switch1.core.executeStats0.numFpRegWrites       260945                       # Number of times the floating registers were written (Count)
+board.processor.switch1.core.executeStats0.numIntAluAccesses    187301195                       # Number of integer alu accesses (Count)
+board.processor.switch1.core.executeStats0.numIntRegReads    242207147                       # Number of times the integer registers were read (Count)
+board.processor.switch1.core.executeStats0.numIntRegWrites    141212181                       # Number of times the integer registers were written (Count)
+board.processor.switch1.core.executeStats0.numMemRefs     33588442                       # Number of memory refs (Count)
+board.processor.switch1.core.executeStats0.numMiscRegReads     78631540                       # Number of times the Misc registers were read (Count)
+board.processor.switch1.core.executeStats0.numMiscRegWrites        14107                       # Number of times the Misc registers were written (Count)
+board.processor.switch1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
+board.processor.switch1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
+board.processor.switch1.core.fetchStats0.numInsts    120291800                       # Number of instructions fetched (thread level) (Count)
+board.processor.switch1.core.fetchStats0.numOps    189399427                       # Number of ops (including micro ops) fetched (thread level) (Count)
+board.processor.switch1.core.fetchStats0.fetchRate     0.126760                       # Number of inst fetches per cycle ((Count/Cycle))
+board.processor.switch1.core.fetchStats0.numBranches     22541956                       # Number of branches fetched (Count)
+board.processor.switch1.core.fetchStats0.branchRate     0.023754                       # Number of branch fetches per cycle (Ratio)
+board.processor.switch1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
+board.processor.switch1.core.mmu.dtb.rdAccesses     32165991                       # TLB accesses on read requests (Count)
+board.processor.switch1.core.mmu.dtb.wrAccesses      2181250                       # TLB accesses on write requests (Count)
+board.processor.switch1.core.mmu.dtb.rdMisses       759142                       # TLB misses on read requests (Count)
+board.processor.switch1.core.mmu.dtb.wrMisses         1003                       # TLB misses on write requests (Count)
+board.processor.switch1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.switch1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
+board.processor.switch1.core.mmu.itb.wrAccesses    150507092                       # TLB accesses on write requests (Count)
+board.processor.switch1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
+board.processor.switch1.core.mmu.itb.wrMisses         1323                       # TLB misses on write requests (Count)
+board.processor.switch1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.switch1.core.power_state.pwrStateResidencyTicks::OFF 139173674992022                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.switch1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
+board.processor.switch1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
+board.processor.switch1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
+board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
+board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)
+
+---------- End Simulation Statistics   ----------
-- 
2.43.0

