<a href='D:\Code_Projects\RequirementAnalyzer\RequirementAnalyzer.App\Output\Index.html'>Home</a><h1>SYR_SM_MCU_3_33</h1></br><li>7.10.1.1.44 SYR_SM_MCU_3_33</br></li><li>7.10.1.1.44.1 Description</br></li><li>7.10.1.1.44.1.0-1 Brief description:It should be checked a signal of STCU2 Unrecoverable Fault/Recoverable Fault (UF/RF) arrives at the FCCU and the MC_RGM by FCCU fault injection mechanism.
Before running the test, FCCU and MC_RGM shall be configured in order not to cause undesired reaction.
</br></li><li>7.10.1.1.44.1.0-2 Preconditions:</br></li><li>7.10.1.1.44.1.0-3 Trigger:</br></li><li>7.10.1.1.44.1.0-4 Input data:</br></li><li>7.10.1.1.44.1.0-5 Description of behaviour:</br></li><li>7.10.1.1.44.1.0-6 Timing Requirements:</br></li><li>7.10.1.1.44.1.0-7 Output data:</br></li><li>7.10.1.1.44.1.0-8 Postconditions:</br></li><li>7.10.1.1.44.1.0-9 Descriptions of exceptions:</br></li><li>7.10.1.1.44.1.0-10 Dependencies and interactions:</br></li><li>7.10.1.1.44.2 Differences to CRS</br></li><li>7.10.1.1.44.2.0-1 xxx</br></li><li>7.10.1.1.44.3 Questions and Answers</br></li><li>7.10.1.1.44.3.0-1 xxx</br></li>