<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>run</TopModelName>
        <TargetClockPeriod>18.00</TargetClockPeriod>
        <ClockUncertainty>4.86</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>14.308</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>64</BRAM_18K>
            <DSP>22</DSP>
            <FF>21367</FF>
            <LUT>31259</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>11</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>11</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>run</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>run</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>run</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>failedTask</name>
            <Object>failedTask</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>failedTask_ap_vld</name>
            <Object>failedTask</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>failedTask_ap_ack</name>
            <Object>failedTask</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="7">
            <ModuleName>run</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_runTrain_fu_1352</InstName>
                    <ModuleName>runTrain</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1352</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_trainPipelineBody_fu_366</InstName>
                            <ModuleName>trainPipelineBody</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>366</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>read_data_1_U0</InstName>
                                    <ModuleName>read_data_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>292</ID>
                                    <BindInstances>dest_AOV_U empty_68_fu_641_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>trainPipelineBody_Block_entry174_proc_U0</InstName>
                                    <ModuleName>trainPipelineBody_Block_entry174_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>330</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_insert_point_fu_354</InstName>
                                            <ModuleName>insert_point</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>354</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_995</InstName>
                                                    <ModuleName>insert_point_Pipeline_VITIS_LOOP_271_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>995</ID>
                                                    <BindInstances>add_ln304_fu_1408_p2 add_ln304_1_fu_1426_p2 add_ln304_2_fu_1444_p2 add_ln304_3_fu_1462_p2 add_ln299_fu_1480_p2 add_ln299_1_fu_1498_p2 add_ln305_fu_1526_p2 add_ln305_1_fu_1544_p2 add_ln305_2_fu_1562_p2 add_ln305_3_fu_1580_p2 add_ln299_2_fu_1598_p2 add_ln299_3_fu_1616_p2 fsub_32ns_32ns_32_4_full_dsp_1_U20 fsub_32ns_32ns_32_4_full_dsp_1_U21 fsub_32ns_32ns_32_4_full_dsp_1_U22 fsub_32ns_32ns_32_4_full_dsp_1_U23 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 fsub_32ns_32ns_32_4_full_dsp_1_U20 fsub_32ns_32ns_32_4_full_dsp_1_U21 fsub_32ns_32ns_32_4_full_dsp_1_U22 fsub_32ns_32ns_32_4_full_dsp_1_U23 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 fsub_32ns_32ns_32_4_full_dsp_1_U20 fsub_32ns_32ns_32_4_full_dsp_1_U21 fsub_32ns_32ns_32_4_full_dsp_1_U22 fsub_32ns_32ns_32_4_full_dsp_1_U20 fsub_32ns_32ns_32_4_full_dsp_1_U23 fsub_32ns_32ns_32_4_full_dsp_1_U20 fmul_32ns_32ns_32_2_max_dsp_1_U28 faddfsub_32ns_32ns_32_4_full_dsp_1_U25 fsub_32ns_32ns_32_4_full_dsp_1_U20 fsub_32ns_32ns_32_4_full_dsp_1_U21 fsub_32ns_32ns_32_4_full_dsp_1_U22 fsub_32ns_32ns_32_4_full_dsp_1_U23 fmul_32ns_32ns_32_2_max_dsp_1_U28 fsub_32ns_32ns_32_4_full_dsp_1_U20 faddfsub_32ns_32ns_32_4_full_dsp_1_U25 fsub_32ns_32ns_32_4_full_dsp_1_U21 fsub_32ns_32ns_32_4_full_dsp_1_U22 fsub_32ns_32ns_32_4_full_dsp_1_U23 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 fmul_32ns_32ns_32_2_max_dsp_1_U28 fsub_32ns_32ns_32_4_full_dsp_1_U20 fadd_32ns_32ns_32_4_full_dsp_1_U26 fsub_32ns_32ns_32_4_full_dsp_1_U21 fsub_32ns_32ns_32_4_full_dsp_1_U22 fsub_32ns_32ns_32_4_full_dsp_1_U23 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 fmul_32ns_32ns_32_2_max_dsp_1_U28 fsub_32ns_32ns_32_4_full_dsp_1_U20 fmul_32ns_32ns_32_2_max_dsp_1_U28 faddfsub_32ns_32ns_32_4_full_dsp_1_U25 fsub_32ns_32ns_32_4_full_dsp_1_U21 fsub_32ns_32ns_32_4_full_dsp_1_U22 fsub_32ns_32ns_32_4_full_dsp_1_U23 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 fsub_32ns_32ns_32_4_full_dsp_1_U21 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 fmul_32ns_32ns_32_2_max_dsp_1_U28 faddfsub_32ns_32ns_32_4_full_dsp_1_U25 fmul_32ns_32ns_32_2_max_dsp_1_U28 faddfsub_32ns_32ns_32_4_full_dsp_1_U25 fsub_32ns_32ns_32_4_full_dsp_1_U22 fsub_32ns_32ns_32_4_full_dsp_1_U23 faddfsub_32ns_32ns_32_4_full_dsp_1_U24 faddfsub_32ns_32ns_32_4_full_dsp_1_U25 faddfsub_32ns_32ns_32_4_full_dsp_1_U25 faddfsub_32ns_32ns_32_4_full_dsp_1_U25 i_real_4_fu_3013_p2 k_real_fu_1640_p2 k_real_2_fu_1646_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln76_fu_1433_p2 add_ln252_fu_1499_p2 add_ln252_1_fu_1516_p2 add_ln252_2_fu_1533_p2 add_ln252_3_fu_1550_p2 add_ln252_4_fu_1567_p2 add_ln252_5_fu_1584_p2 add_ln252_6_fu_1638_p2 add_ln252_7_fu_1648_p2 add_ln252_8_fu_1658_p2 add_ln252_9_fu_1668_p2 add_ln252_10_fu_1678_p2 add_ln252_11_fu_1688_p2 add_ln251_fu_1704_p2 add_ln886_fu_1735_p2 add_ln358_fu_1775_p2 add_ln358_1_fu_1870_p2 add_ln361_fu_1965_p2 add_ln361_1_fu_2060_p2 add_ln376_fu_2155_p2 add_ln376_1_fu_2250_p2 add_ln358_2_fu_2355_p2 add_ln358_3_fu_2368_p2 add_ln361_2_fu_2381_p2 add_ln361_3_fu_2394_p2 add_ln364_fu_2407_p2 faddfsub_32ns_32ns_32_4_full_dsp_1_U57 add_ln358_4_fu_2440_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U60 add_ln358_6_fu_2460_p2 add_ln358_7_fu_2470_p2 faddfsub_32ns_32ns_32_4_full_dsp_1_U57 add_ln361_5_fu_2490_p2 add_ln361_6_fu_2500_p2 add_ln361_7_fu_2510_p2 add_ln364_2_fu_2520_p2 add_ln364_3_fu_2530_p2 add_ln357_fu_2546_p2 faddfsub_32ns_32ns_32_4_full_dsp_1_U57 fmul_32ns_32ns_32_2_max_dsp_1_U58</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_runTest_fu_1503</InstName>
                    <ModuleName>runTest</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1503</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_read_data_fu_483</InstName>
                            <ModuleName>read_data</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>483</ID>
                            <BindInstances>dest_AOV_U empty_79_fu_960_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_run_test_fu_519</InstName>
                            <ModuleName>run_test</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>519</ID>
                            <BindInstances>add_ln76_fu_356_p2 add_ln55_fu_457_p2 add_ln65_fu_477_p2 add_ln65_1_fu_494_p2 add_ln65_2_fu_511_p2 add_ln65_3_fu_528_p2 add_ln65_4_fu_545_p2 add_ln65_5_fu_555_p2 add_ln65_6_fu_565_p2 add_ln65_7_fu_570_p2 add_ln61_fu_589_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_writeOutcome_fu_547</InstName>
                            <ModuleName>writeOutcome</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>547</ID>
                            <BindInstances>outcome_AOV_U empty_fu_369_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>failedTaskExecutionIds_V_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln902_fu_1742_p2 add_ln898_fu_2197_p2 regions_U regions_3_U regions_5_U regions_2_U regions_4_U regions_6_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>read_data_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>13.140</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>48</Average-caseLatency>
                    <Worst-caseLatency>93</Worst-caseLatency>
                    <Best-caseRealTimeLatency>36.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.864 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.674 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 93</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>8</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.288 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>794</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>757</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dest_AOV_U" SOURCE="detector_solid/abs_solid_detector.cpp:489" URAM="0" VARIABLE="dest_AOV"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_68_fu_641_p2" SOURCE="" URAM="0" VARIABLE="empty_68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>insert_point_Pipeline_VITIS_LOOP_271_1</Name>
            <Loops>
                <VITIS_LOOP_271_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>13.694</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>46</Best-caseLatency>
                    <Average-caseLatency>590</Average-caseLatency>
                    <Worst-caseLatency>1134</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.828 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.412 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>46 ~ 1134</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_271_1>
                        <Name>VITIS_LOOP_271_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>136</max>
                            </range>
                        </TripCount>
                        <Latency>44 ~ 1132</Latency>
                        <AbsoluteTimeLatency>0.792 us ~ 20.376 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>46</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_271_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>17</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>5859</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>8432</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln304_fu_1408_p2" SOURCE="detector_solid/abs_solid_detector.cpp:304" URAM="0" VARIABLE="add_ln304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln304_1_fu_1426_p2" SOURCE="detector_solid/abs_solid_detector.cpp:304" URAM="0" VARIABLE="add_ln304_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln304_2_fu_1444_p2" SOURCE="detector_solid/abs_solid_detector.cpp:304" URAM="0" VARIABLE="add_ln304_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln304_3_fu_1462_p2" SOURCE="detector_solid/abs_solid_detector.cpp:304" URAM="0" VARIABLE="add_ln304_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln299_fu_1480_p2" SOURCE="detector_solid/abs_solid_detector.cpp:299" URAM="0" VARIABLE="add_ln299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln299_1_fu_1498_p2" SOURCE="detector_solid/abs_solid_detector.cpp:299" URAM="0" VARIABLE="add_ln299_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln305_fu_1526_p2" SOURCE="detector_solid/abs_solid_detector.cpp:305" URAM="0" VARIABLE="add_ln305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln305_1_fu_1544_p2" SOURCE="detector_solid/abs_solid_detector.cpp:305" URAM="0" VARIABLE="add_ln305_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln305_2_fu_1562_p2" SOURCE="detector_solid/abs_solid_detector.cpp:305" URAM="0" VARIABLE="add_ln305_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln305_3_fu_1580_p2" SOURCE="detector_solid/abs_solid_detector.cpp:305" URAM="0" VARIABLE="add_ln305_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln299_2_fu_1598_p2" SOURCE="detector_solid/abs_solid_detector.cpp:299" URAM="0" VARIABLE="add_ln299_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln299_3_fu_1616_p2" SOURCE="detector_solid/abs_solid_detector.cpp:299" URAM="0" VARIABLE="add_ln299_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U20" SOURCE="detector_solid/abs_solid_detector.cpp:304" URAM="0" VARIABLE="d1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U21" SOURCE="detector_solid/abs_solid_detector.cpp:305" URAM="0" VARIABLE="d2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U22" SOURCE="detector_solid/abs_solid_detector.cpp:308" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U23" SOURCE="detector_solid/abs_solid_detector.cpp:310" URAM="0" VARIABLE="sub2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="detector_solid/abs_solid_detector.cpp:300" URAM="0" VARIABLE="distance_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U20" SOURCE="detector_solid/abs_solid_detector.cpp:304" URAM="0" VARIABLE="d1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U21" SOURCE="detector_solid/abs_solid_detector.cpp:305" URAM="0" VARIABLE="d2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U22" SOURCE="detector_solid/abs_solid_detector.cpp:308" URAM="0" VARIABLE="sub80_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U23" SOURCE="detector_solid/abs_solid_detector.cpp:310" URAM="0" VARIABLE="sub92_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="detector_solid/abs_solid_detector.cpp:300" URAM="0" VARIABLE="distance_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U20" SOURCE="detector_solid/abs_solid_detector.cpp:304" URAM="0" VARIABLE="d1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U21" SOURCE="detector_solid/abs_solid_detector.cpp:305" URAM="0" VARIABLE="d2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U22" SOURCE="detector_solid/abs_solid_detector.cpp:308" URAM="0" VARIABLE="sub80_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U20" SOURCE="detector_solid/abs_solid_detector.cpp:308" URAM="0" VARIABLE="ov_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U23" SOURCE="detector_solid/abs_solid_detector.cpp:310" URAM="0" VARIABLE="sub92_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U20" SOURCE="detector_solid/abs_solid_detector.cpp:310" URAM="0" VARIABLE="ov_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_271_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U28" SOURCE="detector_solid/abs_solid_detector.cpp:312" URAM="0" VARIABLE="overlap_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="detector_solid/abs_solid_detector.cpp:300" URAM="0" VARIABLE="distance_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U20" SOURCE="detector_solid/abs_solid_detector.cpp:304" URAM="0" VARIABLE="d1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U21" SOURCE="detector_solid/abs_solid_detector.cpp:305" URAM="0" VARIABLE="d2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U22" SOURCE="detector_solid/abs_solid_detector.cpp:308" URAM="0" VARIABLE="sub80_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U23" SOURCE="detector_solid/abs_solid_detector.cpp:310" URAM="0" VARIABLE="sub92_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_271_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U28" SOURCE="detector_solid/abs_solid_detector.cpp:312" URAM="0" VARIABLE="overlap_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U20" SOURCE="detector_solid/abs_solid_detector.cpp:299" URAM="0" VARIABLE="d_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="detector_solid/abs_solid_detector.cpp:300" URAM="0" VARIABLE="distance_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U21" SOURCE="detector_solid/abs_solid_detector.cpp:304" URAM="0" VARIABLE="d1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U22" SOURCE="detector_solid/abs_solid_detector.cpp:305" URAM="0" VARIABLE="d2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U23" SOURCE="detector_solid/abs_solid_detector.cpp:308" URAM="0" VARIABLE="sub80_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="detector_solid/abs_solid_detector.cpp:308" URAM="0" VARIABLE="ov_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="detector_solid/abs_solid_detector.cpp:310" URAM="0" VARIABLE="sub92_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="detector_solid/abs_solid_detector.cpp:310" URAM="0" VARIABLE="ov_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_271_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U28" SOURCE="detector_solid/abs_solid_detector.cpp:312" URAM="0" VARIABLE="overlap_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U20" SOURCE="detector_solid/abs_solid_detector.cpp:299" URAM="0" VARIABLE="d_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U26" SOURCE="detector_solid/abs_solid_detector.cpp:300" URAM="0" VARIABLE="distance_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U21" SOURCE="detector_solid/abs_solid_detector.cpp:304" URAM="0" VARIABLE="d1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U22" SOURCE="detector_solid/abs_solid_detector.cpp:305" URAM="0" VARIABLE="d2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U23" SOURCE="detector_solid/abs_solid_detector.cpp:308" URAM="0" VARIABLE="sub80_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="detector_solid/abs_solid_detector.cpp:308" URAM="0" VARIABLE="ov_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="detector_solid/abs_solid_detector.cpp:310" URAM="0" VARIABLE="sub92_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="detector_solid/abs_solid_detector.cpp:310" URAM="0" VARIABLE="ov_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_271_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U28" SOURCE="detector_solid/abs_solid_detector.cpp:312" URAM="0" VARIABLE="overlap_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U20" SOURCE="detector_solid/abs_solid_detector.cpp:299" URAM="0" VARIABLE="d_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_271_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U28" SOURCE="detector_solid/abs_solid_detector.cpp:300" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="detector_solid/abs_solid_detector.cpp:300" URAM="0" VARIABLE="distance_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U21" SOURCE="detector_solid/abs_solid_detector.cpp:304" URAM="0" VARIABLE="d1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U22" SOURCE="detector_solid/abs_solid_detector.cpp:305" URAM="0" VARIABLE="d2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U23" SOURCE="detector_solid/abs_solid_detector.cpp:308" URAM="0" VARIABLE="sub80_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="detector_solid/abs_solid_detector.cpp:308" URAM="0" VARIABLE="ov_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U21" SOURCE="detector_solid/abs_solid_detector.cpp:310" URAM="0" VARIABLE="sub92_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="detector_solid/abs_solid_detector.cpp:310" URAM="0" VARIABLE="ov_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_271_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U28" SOURCE="detector_solid/abs_solid_detector.cpp:312" URAM="0" VARIABLE="overlap_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="detector_solid/abs_solid_detector.cpp:299" URAM="0" VARIABLE="d_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_271_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U28" SOURCE="detector_solid/abs_solid_detector.cpp:300" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="detector_solid/abs_solid_detector.cpp:300" URAM="0" VARIABLE="distance_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U22" SOURCE="detector_solid/abs_solid_detector.cpp:304" URAM="0" VARIABLE="d1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U23" SOURCE="detector_solid/abs_solid_detector.cpp:305" URAM="0" VARIABLE="d2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="detector_solid/abs_solid_detector.cpp:308" URAM="0" VARIABLE="sub80_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="detector_solid/abs_solid_detector.cpp:308" URAM="0" VARIABLE="ov_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="detector_solid/abs_solid_detector.cpp:310" URAM="0" VARIABLE="sub92_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_271_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="detector_solid/abs_solid_detector.cpp:310" URAM="0" VARIABLE="ov_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_1" OPTYPE="add" PRAGMA="" RTLNAME="i_real_4_fu_3013_p2" SOURCE="detector_solid/abs_solid_detector.cpp:334" URAM="0" VARIABLE="i_real_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_1" OPTYPE="add" PRAGMA="" RTLNAME="k_real_fu_1640_p2" SOURCE="detector_solid/abs_solid_detector.cpp:335" URAM="0" VARIABLE="k_real"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_1" OPTYPE="add" PRAGMA="" RTLNAME="k_real_2_fu_1646_p2" SOURCE="detector_solid/abs_solid_detector.cpp:351" URAM="0" VARIABLE="k_real_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>insert_point</Name>
            <Loops>
                <is_valid_label2/>
                <insert_point_label4/>
                <insert_point_label6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>13.694</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>187</Average-caseLatency>
                    <Worst-caseLatency>1268</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.366 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>22.824 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 1268</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <is_valid_label2>
                        <Name>is_valid_label2</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 17</Latency>
                        <AbsoluteTimeLatency>36.000 ns ~ 0.306 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </is_valid_label2>
                    <insert_point_label4>
                        <Name>insert_point_label4</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>0.144 us</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </insert_point_label4>
                    <insert_point_label6>
                        <Name>insert_point_label6</Name>
                        <TripCount>8</TripCount>
                        <Latency>96</Latency>
                        <AbsoluteTimeLatency>1.728 us</AbsoluteTimeLatency>
                        <IterationLatency>12</IterationLatency>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </insert_point_label6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>22</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>7988</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>12322</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>23</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="is_valid_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_1433_p2" SOURCE="detector_solid/abs_solid_detector.cpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_fu_1499_p2" SOURCE="detector_solid/abs_solid_detector.cpp:252" URAM="0" VARIABLE="add_ln252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_1_fu_1516_p2" SOURCE="detector_solid/abs_solid_detector.cpp:252" URAM="0" VARIABLE="add_ln252_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_2_fu_1533_p2" SOURCE="detector_solid/abs_solid_detector.cpp:252" URAM="0" VARIABLE="add_ln252_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_3_fu_1550_p2" SOURCE="detector_solid/abs_solid_detector.cpp:252" URAM="0" VARIABLE="add_ln252_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_4_fu_1567_p2" SOURCE="detector_solid/abs_solid_detector.cpp:252" URAM="0" VARIABLE="add_ln252_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_5_fu_1584_p2" SOURCE="detector_solid/abs_solid_detector.cpp:252" URAM="0" VARIABLE="add_ln252_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_6_fu_1638_p2" SOURCE="detector_solid/abs_solid_detector.cpp:252" URAM="0" VARIABLE="add_ln252_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_7_fu_1648_p2" SOURCE="detector_solid/abs_solid_detector.cpp:252" URAM="0" VARIABLE="add_ln252_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_8_fu_1658_p2" SOURCE="detector_solid/abs_solid_detector.cpp:252" URAM="0" VARIABLE="add_ln252_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_9_fu_1668_p2" SOURCE="detector_solid/abs_solid_detector.cpp:252" URAM="0" VARIABLE="add_ln252_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_10_fu_1678_p2" SOURCE="detector_solid/abs_solid_detector.cpp:252" URAM="0" VARIABLE="add_ln252_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_11_fu_1688_p2" SOURCE="detector_solid/abs_solid_detector.cpp:252" URAM="0" VARIABLE="add_ln252_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_fu_1704_p2" SOURCE="detector_solid/abs_solid_detector.cpp:251" URAM="0" VARIABLE="add_ln251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_1735_p2" SOURCE="/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln358_fu_1775_p2" SOURCE="detector_solid/abs_solid_detector.cpp:358" URAM="0" VARIABLE="add_ln358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln358_1_fu_1870_p2" SOURCE="detector_solid/abs_solid_detector.cpp:358" URAM="0" VARIABLE="add_ln358_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln361_fu_1965_p2" SOURCE="detector_solid/abs_solid_detector.cpp:361" URAM="0" VARIABLE="add_ln361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln361_1_fu_2060_p2" SOURCE="detector_solid/abs_solid_detector.cpp:361" URAM="0" VARIABLE="add_ln361_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln376_fu_2155_p2" SOURCE="detector_solid/abs_solid_detector.cpp:376" URAM="0" VARIABLE="add_ln376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln376_1_fu_2250_p2" SOURCE="detector_solid/abs_solid_detector.cpp:376" URAM="0" VARIABLE="add_ln376_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln358_2_fu_2355_p2" SOURCE="detector_solid/abs_solid_detector.cpp:358" URAM="0" VARIABLE="add_ln358_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln358_3_fu_2368_p2" SOURCE="detector_solid/abs_solid_detector.cpp:358" URAM="0" VARIABLE="add_ln358_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln361_2_fu_2381_p2" SOURCE="detector_solid/abs_solid_detector.cpp:361" URAM="0" VARIABLE="add_ln361_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln361_3_fu_2394_p2" SOURCE="detector_solid/abs_solid_detector.cpp:361" URAM="0" VARIABLE="add_ln361_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln364_fu_2407_p2" SOURCE="detector_solid/abs_solid_detector.cpp:364" URAM="0" VARIABLE="add_ln364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U57" SOURCE="detector_solid/abs_solid_detector.cpp:364" URAM="0" VARIABLE="add_ln364_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln358_4_fu_2440_p2" SOURCE="detector_solid/abs_solid_detector.cpp:358" URAM="0" VARIABLE="add_ln358_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label6" OPTYPE="add" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U60" SOURCE="detector_solid/abs_solid_detector.cpp:358" URAM="0" VARIABLE="add_ln358_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln358_6_fu_2460_p2" SOURCE="detector_solid/abs_solid_detector.cpp:358" URAM="0" VARIABLE="add_ln358_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln358_7_fu_2470_p2" SOURCE="detector_solid/abs_solid_detector.cpp:358" URAM="0" VARIABLE="add_ln358_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label6" OPTYPE="add" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U57" SOURCE="detector_solid/abs_solid_detector.cpp:361" URAM="0" VARIABLE="add_ln361_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln361_5_fu_2490_p2" SOURCE="detector_solid/abs_solid_detector.cpp:361" URAM="0" VARIABLE="add_ln361_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln361_6_fu_2500_p2" SOURCE="detector_solid/abs_solid_detector.cpp:361" URAM="0" VARIABLE="add_ln361_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln361_7_fu_2510_p2" SOURCE="detector_solid/abs_solid_detector.cpp:361" URAM="0" VARIABLE="add_ln361_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln364_2_fu_2520_p2" SOURCE="detector_solid/abs_solid_detector.cpp:364" URAM="0" VARIABLE="add_ln364_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln364_3_fu_2530_p2" SOURCE="detector_solid/abs_solid_detector.cpp:364" URAM="0" VARIABLE="add_ln364_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln357_fu_2546_p2" SOURCE="detector_solid/abs_solid_detector.cpp:357" URAM="0" VARIABLE="add_ln357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="insert_point_label6" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U57" SOURCE="detector_solid/abs_solid_detector.cpp:364" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="insert_point_label6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="detector_solid/abs_solid_detector.cpp:364" URAM="0" VARIABLE="conv"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>trainPipelineBody_Block_entry174_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>13.694</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>188</Average-caseLatency>
                    <Worst-caseLatency>1269</Worst-caseLatency>
                    <Best-caseRealTimeLatency>36.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.384 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>22.842 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 1269</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>22</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>7992</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>15389</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>28</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>trainPipelineBody</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>13.694</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>188</Average-caseLatency>
                    <Worst-caseLatency>1269</Worst-caseLatency>
                    <Best-caseRealTimeLatency>36.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.384 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>22.842 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>3</min>
                            <max>1270</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>3 ~ 1270</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>22</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>8788</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>8</UTIL_FF>
                    <LUT>16180</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>30</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>runTrain</Name>
            <Loops>
                <pipelined_loop_train/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>13.694</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <pipelined_loop_train>
                        <Name>pipelined_loop_train</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>6</min>
                                <max>1273</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>6 ~ 1273</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_trainPipelineBody_fu_366</Instance>
                        </InstanceList>
                    </pipelined_loop_train>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>22</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>9872</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>17871</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>33</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>read_data</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>13.140</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>48</Average-caseLatency>
                    <Worst-caseLatency>93</Worst-caseLatency>
                    <Best-caseRealTimeLatency>36.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.864 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.674 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 93</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>8</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.288 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1326</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1076</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dest_AOV_U" SOURCE="detector_solid/abs_solid_detector.cpp:489" URAM="0" VARIABLE="dest_AOV"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_79_fu_960_p2" SOURCE="" URAM="0" VARIABLE="empty_79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>run_test</Name>
            <Loops>
                <is_valid_label2/>
                <VITIS_LOOP_55_1>
                    <VITIS_LOOP_61_2/>
                </VITIS_LOOP_55_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>10.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>88</Average-caseLatency>
                    <Worst-caseLatency>777</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.584 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.986 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 777</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <is_valid_label2>
                        <Name>is_valid_label2</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 17</Latency>
                        <AbsoluteTimeLatency>36.000 ns ~ 0.306 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </is_valid_label2>
                    <VITIS_LOOP_55_1>
                        <Name>VITIS_LOOP_55_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 757</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 13.626 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>9</min>
                                <max>47</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>9 ~ 47</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_61_2>
                            <Name>VITIS_LOOP_61_2</Name>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>8</max>
                                </range>
                            </TripCount>
                            <Latency>7 ~ 44</Latency>
                            <AbsoluteTimeLatency>0.126 us ~ 0.792 us</AbsoluteTimeLatency>
                            <IterationLatency>5</IterationLatency>
                            <PipelineDepth>5</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_61_2>
                    </VITIS_LOOP_55_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>290</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>657</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="is_valid_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_356_p2" SOURCE="detector_solid/abs_solid_detector.cpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_457_p2" SOURCE="detector_solid/abs_solid_detector.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_477_p2" SOURCE="detector_solid/abs_solid_detector.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_494_p2" SOURCE="detector_solid/abs_solid_detector.cpp:65" URAM="0" VARIABLE="add_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_2_fu_511_p2" SOURCE="detector_solid/abs_solid_detector.cpp:65" URAM="0" VARIABLE="add_ln65_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_3_fu_528_p2" SOURCE="detector_solid/abs_solid_detector.cpp:65" URAM="0" VARIABLE="add_ln65_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_4_fu_545_p2" SOURCE="detector_solid/abs_solid_detector.cpp:65" URAM="0" VARIABLE="add_ln65_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_5_fu_555_p2" SOURCE="detector_solid/abs_solid_detector.cpp:65" URAM="0" VARIABLE="add_ln65_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_6_fu_565_p2" SOURCE="detector_solid/abs_solid_detector.cpp:65" URAM="0" VARIABLE="add_ln65_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_7_fu_570_p2" SOURCE="detector_solid/abs_solid_detector.cpp:65" URAM="0" VARIABLE="add_ln65_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_589_p2" SOURCE="detector_solid/abs_solid_detector.cpp:61" URAM="0" VARIABLE="add_ln61"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>writeOutcome</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>7.173</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.198 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.288 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>0.144 us</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>294</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>262</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="outcome_AOV_U" SOURCE="detector_solid/abs_solid_detector.cpp:437" URAM="0" VARIABLE="outcome_AOV"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_369_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>runTest</Name>
            <Loops>
                <pipelined_loop_test/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>14.308</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <pipelined_loop_test>
                        <Name>pipelined_loop_test</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>5</min>
                                <max>780</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>5 ~ 780</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_writeOutcome_fu_547</Instance>
                        </InstanceList>
                    </pipelined_loop_test>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>5866</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>4918</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="failedTaskExecutionIds_V_U" SOURCE="" URAM="0" VARIABLE="failedTaskExecutionIds_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>run</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>14.308</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>64</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>22</UTIL_BRAM>
                    <DSP>22</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>21367</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>20</UTIL_FF>
                    <LUT>31259</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>58</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln902_fu_1742_p2" SOURCE="detector_solid/abs_solid_detector.cpp:902" URAM="0" VARIABLE="add_ln902"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln898_fu_2197_p2" SOURCE="detector_solid/abs_solid_detector.cpp:898" URAM="0" VARIABLE="add_ln898"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="regions_U" SOURCE="" URAM="0" VARIABLE="regions"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="regions_3_U" SOURCE="" URAM="0" VARIABLE="regions_3"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="regions_5_U" SOURCE="" URAM="0" VARIABLE="regions_5"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="regions_2_U" SOURCE="" URAM="0" VARIABLE="regions_2"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="regions_4_U" SOURCE="" URAM="0" VARIABLE="regions_4"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="regions_6_U" SOURCE="" URAM="0" VARIABLE="regions_6"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_export display_name="faultDetectorMicro" output="/home/francesco/workspace/ip_repo" vivado_clock="20"/>
        <config_interface default_slave_interface="none" s_axilite_sw_reset="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="accel_mode" index="0" direction="in" srcType="*" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="accel_mode" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data_in_vld" index="1" direction="inout" srcType="*" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="data_in_vld_i" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="data_in_vld_o" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="data_in_vld_o_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="inputData" index="2" direction="in" srcType="*" srcSize="352">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="inputData_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="inputData_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="errorInTask" index="3" direction="inout" srcType="*" srcSize="8">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="errorInTask" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="outcomeInRam" index="4" direction="out" srcType="OutcomeStr*" srcSize="288">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="outcomeInRam" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="trainedRegion_i" index="5" direction="in" srcType="REGION_T" srcSize="768">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_2" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_3" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_4" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_5" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_6" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_7" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_8" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_9" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_10" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_11" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_12" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_13" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_14" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_15" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_16" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_17" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_18" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_19" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_20" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_21" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_22" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_23" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_24" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="trainedRegion_o" index="6" direction="out" srcType="REGION_T*" srcSize="768">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_1" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_2" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_3" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_4" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_5" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_6" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_7" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_8" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_9" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_10" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_11" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_12" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_13" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_14" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_15" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_16" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_17" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_18" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_19" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_20" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_21" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_22" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_23" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_24" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="IOCheckIdx" index="7" direction="in" srcType="ap_uint&lt;8&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="IOCheckIdx" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="IORegionIdx" index="8" direction="in" srcType="ap_uint&lt;8&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="IORegionIdx" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="n_regions_in" index="9" direction="inout" srcType="ap_uint&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="n_regions_in_i" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="n_regions_in_o" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="failedTask" index="10" direction="out" srcType="taskFailure*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="failedTask" name="failedTask" usage="data" direction="out"/>
                <hwRef type="port" interface="failedTask_ap_vld" name="failedTask_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="failedTask_ap_ack" name="failedTask_ap_ack" usage="control" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="11" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="errorInTask" offset="64" range="16"/>
                <memorie memorieName="outcomeInRam" offset="1024" range="1024"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="SW_RESET" access="RW" description="Control signal Register for 'sw_reset'."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="accel_mode" access="W" description="Data signal of accel_mode" range="32">
                    <fields>
                        <field offset="0" width="8" name="accel_mode" access="W" description="Bit 7 to 0 of accel_mode"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="data_in_vld_i" access="W" description="Data signal of data_in_vld_i" range="32">
                    <fields>
                        <field offset="0" width="8" name="data_in_vld_i" access="W" description="Bit 7 to 0 of data_in_vld_i"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="data_in_vld_o" access="R" description="Data signal of data_in_vld_o" range="32">
                    <fields>
                        <field offset="0" width="8" name="data_in_vld_o" access="R" description="Bit 7 to 0 of data_in_vld_o"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x24" name="data_in_vld_o_ctrl" access="R" description="Control signal of data_in_vld_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="data_in_vld_o_ap_vld" access="R" description="Control signal data_in_vld_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="inputData_1" access="W" description="Data signal of inputData" range="32">
                    <fields>
                        <field offset="0" width="32" name="inputData" access="W" description="Bit 31 to 0 of inputData"/>
                    </fields>
                </register>
                <register offset="0x2c" name="inputData_2" access="W" description="Data signal of inputData" range="32">
                    <fields>
                        <field offset="0" width="32" name="inputData" access="W" description="Bit 63 to 32 of inputData"/>
                    </fields>
                </register>
                <register offset="0x34" name="IOCheckIdx" access="W" description="Data signal of IOCheckIdx" range="32">
                    <fields>
                        <field offset="0" width="8" name="IOCheckIdx" access="W" description="Bit 7 to 0 of IOCheckIdx"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x50" name="trainedRegion_i_1" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 31 to 0 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x54" name="trainedRegion_i_2" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 63 to 32 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x58" name="trainedRegion_i_3" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 95 to 64 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x5c" name="trainedRegion_i_4" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 127 to 96 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x60" name="trainedRegion_i_5" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 159 to 128 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x64" name="trainedRegion_i_6" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 191 to 160 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x68" name="trainedRegion_i_7" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 223 to 192 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x6c" name="trainedRegion_i_8" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 255 to 224 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x70" name="trainedRegion_i_9" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 287 to 256 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x74" name="trainedRegion_i_10" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 319 to 288 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x78" name="trainedRegion_i_11" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 351 to 320 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x7c" name="trainedRegion_i_12" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 383 to 352 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x80" name="trainedRegion_i_13" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 415 to 384 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x84" name="trainedRegion_i_14" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 447 to 416 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x88" name="trainedRegion_i_15" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 479 to 448 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x8c" name="trainedRegion_i_16" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 511 to 480 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x90" name="trainedRegion_i_17" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 543 to 512 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x94" name="trainedRegion_i_18" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 575 to 544 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x98" name="trainedRegion_i_19" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 607 to 576 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x9c" name="trainedRegion_i_20" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 639 to 608 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0xa0" name="trainedRegion_i_21" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 671 to 640 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0xa4" name="trainedRegion_i_22" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 703 to 672 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0xa8" name="trainedRegion_i_23" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 735 to 704 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0xac" name="trainedRegion_i_24" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 767 to 736 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0xb4" name="trainedRegion_o_1" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 31 to 0 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xb8" name="trainedRegion_o_2" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 63 to 32 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xbc" name="trainedRegion_o_3" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 95 to 64 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xc0" name="trainedRegion_o_4" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 127 to 96 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xc4" name="trainedRegion_o_5" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 159 to 128 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xc8" name="trainedRegion_o_6" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 191 to 160 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xcc" name="trainedRegion_o_7" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 223 to 192 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xd0" name="trainedRegion_o_8" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 255 to 224 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xd4" name="trainedRegion_o_9" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 287 to 256 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xd8" name="trainedRegion_o_10" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 319 to 288 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xdc" name="trainedRegion_o_11" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 351 to 320 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xe0" name="trainedRegion_o_12" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 383 to 352 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xe4" name="trainedRegion_o_13" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 415 to 384 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xe8" name="trainedRegion_o_14" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 447 to 416 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xec" name="trainedRegion_o_15" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 479 to 448 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xf0" name="trainedRegion_o_16" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 511 to 480 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xf4" name="trainedRegion_o_17" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 543 to 512 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xf8" name="trainedRegion_o_18" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 575 to 544 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xfc" name="trainedRegion_o_19" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 607 to 576 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0x100" name="trainedRegion_o_20" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 639 to 608 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0x104" name="trainedRegion_o_21" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 671 to 640 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0x108" name="trainedRegion_o_22" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 703 to 672 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0x10c" name="trainedRegion_o_23" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 735 to 704 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0x110" name="trainedRegion_o_24" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 767 to 736 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0x17c" name="IORegionIdx" access="W" description="Data signal of IORegionIdx" range="32">
                    <fields>
                        <field offset="0" width="8" name="IORegionIdx" access="W" description="Bit 7 to 0 of IORegionIdx"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x184" name="n_regions_in_i" access="W" description="Data signal of n_regions_in_i" range="32">
                    <fields>
                        <field offset="0" width="8" name="n_regions_in_i" access="W" description="Bit 7 to 0 of n_regions_in_i"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18c" name="n_regions_in_o" access="R" description="Data signal of n_regions_in_o" range="32">
                    <fields>
                        <field offset="0" width="8" name="n_regions_in_o" access="R" description="Bit 7 to 0 of n_regions_in_o"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="accel_mode"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="data_in_vld"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="inputData"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="errorInTask"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1024" argName="outcomeInRam"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="trainedRegion_i"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="180" argName="trainedRegion_o"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="IOCheckIdx"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="380" argName="IORegionIdx"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="388" argName="n_regions_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="inputData"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="352" final_bitwidth="512" argName="inputData"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="failedTask" type="data" busTypeName="data" protocol="ap_hs" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="failedTask">DATA</portMap>
            </portMaps>
            <ports>
                <port>failedTask</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_hs" register_option="0" argName="failedTask"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">352 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="6">Interface, Data Width, Address Width, Offset, Register, Resource Estimate</keys>
                    <column name="s_axi_control">32, 11, 16, 0, BRAM=16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 8=SW_RESET 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">accel_mode, 0x10, 32, W, Data signal of accel_mode, </column>
                    <column name="s_axi_control">data_in_vld_i, 0x18, 32, W, Data signal of data_in_vld_i, </column>
                    <column name="s_axi_control">data_in_vld_o, 0x20, 32, R, Data signal of data_in_vld_o, </column>
                    <column name="s_axi_control">data_in_vld_o_ctrl, 0x24, 32, R, Control signal of data_in_vld_o, 0=data_in_vld_o_ap_vld</column>
                    <column name="s_axi_control">inputData_1, 0x28, 32, W, Data signal of inputData, </column>
                    <column name="s_axi_control">inputData_2, 0x2c, 32, W, Data signal of inputData, </column>
                    <column name="s_axi_control">IOCheckIdx, 0x34, 32, W, Data signal of IOCheckIdx, </column>
                    <column name="s_axi_control">trainedRegion_i_1, 0x50, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_2, 0x54, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_3, 0x58, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_4, 0x5c, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_5, 0x60, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_6, 0x64, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_7, 0x68, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_8, 0x6c, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_9, 0x70, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_10, 0x74, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_11, 0x78, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_12, 0x7c, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_13, 0x80, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_14, 0x84, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_15, 0x88, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_16, 0x8c, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_17, 0x90, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_18, 0x94, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_19, 0x98, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_20, 0x9c, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_21, 0xa0, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_22, 0xa4, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_23, 0xa8, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_24, 0xac, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_o_1, 0xb4, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_2, 0xb8, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_3, 0xbc, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_4, 0xc0, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_5, 0xc4, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_6, 0xc8, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_7, 0xcc, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_8, 0xd0, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_9, 0xd4, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_10, 0xd8, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_11, 0xdc, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_12, 0xe0, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_13, 0xe4, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_14, 0xe8, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_15, 0xec, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_16, 0xf0, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_17, 0xf4, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_18, 0xf8, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_19, 0xfc, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_20, 0x100, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_21, 0x104, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_22, 0x108, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_23, 0x10c, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_24, 0x110, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">IORegionIdx, 0x17c, 32, W, Data signal of IORegionIdx, </column>
                    <column name="s_axi_control">n_regions_in_i, 0x184, 32, W, Data signal of n_regions_in_i, </column>
                    <column name="s_axi_control">n_regions_in_o, 0x18c, 32, R, Data signal of n_regions_in_o, </column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="failedTask">ap_hs, 16, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="accel_mode">in, pointer</column>
                    <column name="data_in_vld">inout, pointer</column>
                    <column name="inputData">in, pointer</column>
                    <column name="errorInTask">inout, pointer</column>
                    <column name="outcomeInRam">out, OutcomeStr*</column>
                    <column name="trainedRegion_i">in, REGION_T</column>
                    <column name="trainedRegion_o">out, REGION_T*</column>
                    <column name="IOCheckIdx">in, ap_uint&lt;8&gt;</column>
                    <column name="IORegionIdx">in, ap_uint&lt;8&gt;</column>
                    <column name="n_regions_in">inout, ap_uint&lt;8&gt;*</column>
                    <column name="failedTask">out, taskFailure*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="accel_mode">s_axi_control, register, , name=accel_mode offset=0x10 range=32</column>
                    <column name="data_in_vld">s_axi_control, register, , name=data_in_vld_i offset=0x18 range=32</column>
                    <column name="data_in_vld">s_axi_control, register, , name=data_in_vld_o offset=0x20 range=32</column>
                    <column name="data_in_vld">s_axi_control, register, , name=data_in_vld_o_ctrl offset=0x24 range=32</column>
                    <column name="inputData">m_axi_gmem, interface, , </column>
                    <column name="inputData">s_axi_control, register, offset, name=inputData_1 offset=0x28 range=32</column>
                    <column name="inputData">s_axi_control, register, offset, name=inputData_2 offset=0x2c range=32</column>
                    <column name="errorInTask">s_axi_control, memory, , name=errorInTask offset=64 range=16</column>
                    <column name="outcomeInRam">s_axi_control, memory, , name=outcomeInRam offset=1024 range=1024</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_1 offset=0x50 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_2 offset=0x54 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_3 offset=0x58 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_4 offset=0x5c range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_5 offset=0x60 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_6 offset=0x64 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_7 offset=0x68 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_8 offset=0x6c range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_9 offset=0x70 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_10 offset=0x74 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_11 offset=0x78 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_12 offset=0x7c range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_13 offset=0x80 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_14 offset=0x84 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_15 offset=0x88 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_16 offset=0x8c range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_17 offset=0x90 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_18 offset=0x94 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_19 offset=0x98 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_20 offset=0x9c range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_21 offset=0xa0 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_22 offset=0xa4 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_23 offset=0xa8 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_24 offset=0xac range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_1 offset=0xb4 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_2 offset=0xb8 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_3 offset=0xbc range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_4 offset=0xc0 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_5 offset=0xc4 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_6 offset=0xc8 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_7 offset=0xcc range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_8 offset=0xd0 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_9 offset=0xd4 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_10 offset=0xd8 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_11 offset=0xdc range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_12 offset=0xe0 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_13 offset=0xe4 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_14 offset=0xe8 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_15 offset=0xec range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_16 offset=0xf0 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_17 offset=0xf4 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_18 offset=0xf8 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_19 offset=0xfc range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_20 offset=0x100 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_21 offset=0x104 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_22 offset=0x108 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_23 offset=0x10c range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_24 offset=0x110 range=32</column>
                    <column name="IOCheckIdx">s_axi_control, register, , name=IOCheckIdx offset=0x34 range=32</column>
                    <column name="IORegionIdx">s_axi_control, register, , name=IORegionIdx offset=0x17c range=32</column>
                    <column name="n_regions_in">s_axi_control, register, , name=n_regions_in_i offset=0x184 range=32</column>
                    <column name="n_regions_in">s_axi_control, register, , name=n_regions_in_o offset=0x18c range=32</column>
                    <column name="failedTask">failedTask, port, , </column>
                    <column name="failedTask">failedTask_ap_vld, port, , </column>
                    <column name="failedTask">failedTask_ap_ack, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="loop_tripcount" location="detector_solid/abs_solid_detector.cpp:59" status="valid" parentFunction="hasregion" variable="" isDirective="0" options="min=0 max=16"/>
        <Pragma type="loop_tripcount" location="detector_solid/abs_solid_detector.cpp:63" status="valid" parentFunction="hasregion" variable="" isDirective="0" options="min=1 max=8"/>
        <Pragma type="inline" location="detector_solid/abs_solid_detector.cpp:86" status="valid" parentFunction="update_train_regions" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="detector_solid/abs_solid_detector.cpp:243" status="valid" parentFunction="insert_point" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="detector_solid/abs_solid_detector.cpp:273" status="valid" parentFunction="insert_point" variable="" isDirective="0" options="min=0 max=136"/>
        <Pragma type="pipeline" location="detector_solid/abs_solid_detector.cpp:274" status="valid" parentFunction="insert_point" variable="" isDirective="0" options="II=8"/>
        <Pragma type="inline" location="detector_solid/abs_solid_detector.cpp:480" status="valid" parentFunction="read_data" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="detector_solid/abs_solid_detector.cpp:585" status="valid" parentFunction="runtest" variable="AOVPing" isDirective="0" options="variable=AOVPing type=complete"/>
        <Pragma type="array_partition" location="detector_solid/abs_solid_detector.cpp:593" status="valid" parentFunction="runtest" variable="AOVPong" isDirective="0" options="variable=AOVPong type=complete"/>
        <Pragma type="array_partition" location="detector_solid/abs_solid_detector.cpp:601" status="valid" parentFunction="runtest" variable="AOVPung" isDirective="0" options="variable=AOVPung type=complete"/>
        <Pragma type="pipeline" location="detector_solid/abs_solid_detector.cpp:615" status="valid" parentFunction="runtest" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="detector_solid/abs_solid_detector.cpp:679" status="valid" parentFunction="trainpipelinebody" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="detector_solid/abs_solid_detector.cpp:696" status="valid" parentFunction="runtrain" variable="AOVPing" isDirective="0" options="variable=AOVPing type=complete"/>
        <Pragma type="array_partition" location="detector_solid/abs_solid_detector.cpp:705" status="valid" parentFunction="runtrain" variable="AOVPong" isDirective="0" options="variable=AOVPong type=complete"/>
        <Pragma type="pipeline" location="detector_solid/abs_solid_detector.cpp:721" status="valid" parentFunction="runtrain" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="detector_solid/abs_solid_detector.cpp:722" status="valid" parentFunction="runtrain" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="detector_solid/abs_solid_detector.cpp:726" status="valid" parentFunction="runtrain" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="detector_solid/abs_solid_detector.cpp:738" status="valid" parentFunction="runtrain" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:866" status="valid" parentFunction="run" variable="return" isDirective="0" options="mode=ap_ctrl_hs port=return"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:867" status="valid" parentFunction="run" variable="return" isDirective="0" options="mode=s_axilite port=return"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:870" status="valid" parentFunction="run" variable="" isDirective="0" options="s_axilite port = accel_mode"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:871" status="valid" parentFunction="run" variable="" isDirective="0" options="m_axi port = inputData offset=slave"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:874" status="valid" parentFunction="run" variable="" isDirective="0" options="s_axilite port = trainedRegion_i"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:875" status="valid" parentFunction="run" variable="" isDirective="0" options="s_axilite port = trainedRegion_o"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:876" status="valid" parentFunction="run" variable="" isDirective="0" options="s_axilite port = IOCheckIdx"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:877" status="valid" parentFunction="run" variable="" isDirective="0" options="s_axilite port = IORegionIdx"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:878" status="valid" parentFunction="run" variable="" isDirective="0" options="s_axilite port = data_in_vld"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:879" status="valid" parentFunction="run" variable="" isDirective="0" options="ap_ovld port = data_in_vld"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:881" status="valid" parentFunction="run" variable="failedTask" isDirective="0" options="ap_hs port=failedTask"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:882" status="valid" parentFunction="run" variable="" isDirective="0" options="s_axilite port = n_regions_in"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:884" status="valid" parentFunction="run" variable="" isDirective="0" options="s_axilite port = errorInTask"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:885" status="valid" parentFunction="run" variable="outcomeInRam" isDirective="0" options="s_axilite port=outcomeInRam"/>
        <Pragma type="array_partition" location="detector_solid/abs_solid_detector.cpp:890" status="valid" parentFunction="run" variable="regions" isDirective="0" options="variable=regions dim=2 cyclic factor=2"/>
        <Pragma type="reset" location="detector_solid/abs_solid_detector.cpp:892" status="valid" parentFunction="run" variable="failedTaskExecutionIds" isDirective="0" options="variable=failedTaskExecutionIds"/>
        <Pragma type="array_partition" location="detector_solid/abs_solid_detector.cpp:894" status="valid" parentFunction="run" variable="n_regions" isDirective="0" options="variable=n_regions complete"/>
    </PragmaReport>
</profile>

