Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Jun  2 22:27:55 2024
| Host         : mariolima-CREF-XX running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    47 |
|    Minimum number of control sets                        |    47 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    47 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             250 |           89 |
| Yes          | No                    | No                     |              96 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1223 |          552 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                         Enable Signal                        |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+--------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|  i_Clk_IBUF_BUFG                    | cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[30]_0 | i_Rst_IBUF                                                 |                1 |              1 |         1.00 |
|  interrupt_instance/i_IntSources[3] |                                                              | i_Rst_IBUF                                                 |                1 |              4 |         4.00 |
|  cpu_instance/_FetchDecodeReg/E[0]  |                                                              | i_Rst_IBUF                                                 |                1 |              4 |         4.00 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_InstrExecute/alu/o_ConditionCodes[3]_i_1_n_0   | i_Rst_IBUF                                                 |                3 |              4 |         1.33 |
|  i_Clk_IBUF_BUFG                    |                                                              | cpu_instance/_ControlUnit/counter[8]_i_1_n_0               |                3 |              7 |         2.33 |
|  i_Clk_IBUF_BUFG                    |                                                              |                                                            |                7 |             14 |         2.00 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_11[0]          | i_Rst_IBUF                                                 |               14 |             32 |         2.29 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_DecodeExecuteReg/E[0]                          | cpu_instance/_HazardUnit/CTRL_HZRD/SR[0]                   |                6 |             32 |         5.33 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_10[0]          | i_Rst_IBUF                                                 |               11 |             32 |         2.91 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_12[0]          | i_Rst_IBUF                                                 |               13 |             32 |         2.46 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_1[0]           | i_Rst_IBUF                                                 |                7 |             32 |         4.57 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_9[0]           | i_Rst_IBUF                                                 |               22 |             32 |         1.45 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_8[0]           | i_Rst_IBUF                                                 |               15 |             32 |         2.13 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_7[0]           | i_Rst_IBUF                                                 |               15 |             32 |         2.13 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_6[0]           | i_Rst_IBUF                                                 |               15 |             32 |         2.13 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_5[0]           | i_Rst_IBUF                                                 |               17 |             32 |         1.88 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_4[0]           | i_Rst_IBUF                                                 |               22 |             32 |         1.45 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_32[0]          | i_Rst_IBUF                                                 |                9 |             32 |         3.56 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_31[0]          | i_Rst_IBUF                                                 |               12 |             32 |         2.67 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_30[0]          | i_Rst_IBUF                                                 |               18 |             32 |         1.78 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_3[0]           | i_Rst_IBUF                                                 |                6 |             32 |         5.33 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_29[0]          | i_Rst_IBUF                                                 |               21 |             32 |         1.52 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_28[0]          | i_Rst_IBUF                                                 |               15 |             32 |         2.13 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_HazardUnit/CTRL_HZRD/E[0]                      | i_Rst_IBUF                                                 |                8 |             32 |         4.00 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_14[0]          | i_Rst_IBUF                                                 |                9 |             32 |         3.56 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_InstrFetch/o_JmpBxxSignal_reg_0                | i_Rst_IBUF                                                 |               32 |             32 |         1.00 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_27[0]          | i_Rst_IBUF                                                 |               18 |             32 |         1.78 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_26[0]          | i_Rst_IBUF                                                 |               18 |             32 |         1.78 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_25[0]          | i_Rst_IBUF                                                 |               21 |             32 |         1.52 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_24[0]          | i_Rst_IBUF                                                 |               21 |             32 |         1.52 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_23[0]          | i_Rst_IBUF                                                 |               27 |             32 |         1.19 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_22[0]          | i_Rst_IBUF                                                 |               15 |             32 |         2.13 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_21[0]          | i_Rst_IBUF                                                 |               18 |             32 |         1.78 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_20[0]          | i_Rst_IBUF                                                 |               16 |             32 |         2.00 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_2[0]           | i_Rst_IBUF                                                 |                8 |             32 |         4.00 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_19[0]          | i_Rst_IBUF                                                 |               14 |             32 |         2.29 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_18[0]          | i_Rst_IBUF                                                 |               19 |             32 |         1.68 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_17[0]          | i_Rst_IBUF                                                 |               11 |             32 |         2.91 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_16[0]          | i_Rst_IBUF                                                 |               16 |             32 |         2.00 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_15[0]          | i_Rst_IBUF                                                 |                7 |             32 |         4.57 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_MemoryWriteBackReg/o_WrEnRf_reg_13[0]          | i_Rst_IBUF                                                 |               10 |             32 |         3.20 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_DecodeExecuteReg/r_CurrentState_reg[0][0]      | i_Rst_IBUF                                                 |               10 |             34 |         3.40 |
|  i_Clk_IBUF_BUFG                    |                                                              | cpu_instance/_DecodeExecuteReg/o_MemAddrSel_i_1_n_0        |               14 |             45 |         3.21 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_DecodeExecuteReg/o_RdEnMem_reg_0[0]            | i_Rst_IBUF                                                 |               12 |             64 |         5.33 |
|  i_Clk_IBUF_BUFG                    |                                                              | i_Rst_IBUF                                                 |               25 |             83 |         3.32 |
|  i_Clk_IBUF_BUFG                    | cpu_instance/_InstrDecode/rf/E[0]                            |                                                            |               28 |             96 |         3.43 |
|  i_Clk_IBUF_BUFG                    |                                                              | cpu_instance/_HazardUnit/CTRL_HZRD/o_FlushMemory_reg_inv_0 |               45 |            107 |         2.38 |
+-------------------------------------+--------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+


