Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Feb 11 08:56:44 2026
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_watch_timing_summary_routed.rpt -pb top_stopwatch_watch_timing_summary_routed.pb -rpx top_stopwatch_watch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch_watch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (8)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_BD_CLEAR/clk_100khz_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_BD_MIN_UP/clk_100khz_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_BD_RUNSTOP/clk_100khz_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_BD_SEC_UP/clk_100khz_reg_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_FND_CNTL/U_CLK_DIV/o_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.850        0.000                      0                  319        0.147        0.000                      0                  319        4.500        0.000                       0                   237  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.850        0.000                      0                  319        0.147        0.000                      0                  319        4.500        0.000                       0                   237  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 U_BD_CLEAR/edge_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 1.326ns (27.004%)  route 3.584ns (72.996%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.552     5.073    U_BD_CLEAR/clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  U_BD_CLEAR/edge_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  U_BD_CLEAR/edge_reg_reg/Q
                         net (fo=1, routed)           0.498     6.027    U_BD_CLEAR/edge_reg
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.151 f  U_BD_CLEAR/FSM_onehot_current_st[3]_i_4/O
                         net (fo=1, routed)           0.149     6.300    U_BD_CLEAR/FSM_onehot_current_st[3]_i_4_n_0
    SLICE_X43Y28         LUT5 (Prop_lut5_I3_O)        0.124     6.424 f  U_BD_CLEAR/FSM_onehot_current_st[3]_i_2/O
                         net (fo=6, routed)           0.606     7.030    U_TG_UP_DOWN/o_clear_mode
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.154 r  U_TG_UP_DOWN/counter_reg[6]_i_4/O
                         net (fo=23, routed)          1.195     8.349    U_STOPWATCH_DATAPATH/sec_counter/counter_reg_reg[4]_2
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.150     8.499 r  U_STOPWATCH_DATAPATH/sec_counter/counter_reg[3]_i_3__2/O
                         net (fo=5, routed)           0.338     8.837    U_STOPWATCH_DATAPATH/sec_counter/counter_reg[3]_i_3__2_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I2_O)        0.348     9.185 r  U_STOPWATCH_DATAPATH/sec_counter/counter_reg[4]_i_1__2/O
                         net (fo=5, routed)           0.798     9.984    U_STOPWATCH_DATAPATH/hour_counter/E[0]
    SLICE_X52Y23         FDCE                                         r  U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.437    14.778    U_STOPWATCH_DATAPATH/hour_counter/clk_IBUF_BUFG
    SLICE_X52Y23         FDCE                                         r  U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[1]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y23         FDCE (Setup_fdce_C_CE)      -0.169    14.834    U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 U_BD_CLEAR/edge_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 1.326ns (27.004%)  route 3.584ns (72.996%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.552     5.073    U_BD_CLEAR/clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  U_BD_CLEAR/edge_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  U_BD_CLEAR/edge_reg_reg/Q
                         net (fo=1, routed)           0.498     6.027    U_BD_CLEAR/edge_reg
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.151 f  U_BD_CLEAR/FSM_onehot_current_st[3]_i_4/O
                         net (fo=1, routed)           0.149     6.300    U_BD_CLEAR/FSM_onehot_current_st[3]_i_4_n_0
    SLICE_X43Y28         LUT5 (Prop_lut5_I3_O)        0.124     6.424 f  U_BD_CLEAR/FSM_onehot_current_st[3]_i_2/O
                         net (fo=6, routed)           0.606     7.030    U_TG_UP_DOWN/o_clear_mode
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.154 r  U_TG_UP_DOWN/counter_reg[6]_i_4/O
                         net (fo=23, routed)          1.195     8.349    U_STOPWATCH_DATAPATH/sec_counter/counter_reg_reg[4]_2
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.150     8.499 r  U_STOPWATCH_DATAPATH/sec_counter/counter_reg[3]_i_3__2/O
                         net (fo=5, routed)           0.338     8.837    U_STOPWATCH_DATAPATH/sec_counter/counter_reg[3]_i_3__2_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I2_O)        0.348     9.185 r  U_STOPWATCH_DATAPATH/sec_counter/counter_reg[4]_i_1__2/O
                         net (fo=5, routed)           0.798     9.984    U_STOPWATCH_DATAPATH/hour_counter/E[0]
    SLICE_X52Y23         FDCE                                         r  U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.437    14.778    U_STOPWATCH_DATAPATH/hour_counter/clk_IBUF_BUFG
    SLICE_X52Y23         FDCE                                         r  U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y23         FDCE (Setup_fdce_C_CE)      -0.169    14.834    U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 U_BD_CLEAR/edge_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 1.326ns (27.004%)  route 3.584ns (72.996%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.552     5.073    U_BD_CLEAR/clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  U_BD_CLEAR/edge_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  U_BD_CLEAR/edge_reg_reg/Q
                         net (fo=1, routed)           0.498     6.027    U_BD_CLEAR/edge_reg
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.151 f  U_BD_CLEAR/FSM_onehot_current_st[3]_i_4/O
                         net (fo=1, routed)           0.149     6.300    U_BD_CLEAR/FSM_onehot_current_st[3]_i_4_n_0
    SLICE_X43Y28         LUT5 (Prop_lut5_I3_O)        0.124     6.424 f  U_BD_CLEAR/FSM_onehot_current_st[3]_i_2/O
                         net (fo=6, routed)           0.606     7.030    U_TG_UP_DOWN/o_clear_mode
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.154 r  U_TG_UP_DOWN/counter_reg[6]_i_4/O
                         net (fo=23, routed)          1.195     8.349    U_STOPWATCH_DATAPATH/sec_counter/counter_reg_reg[4]_2
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.150     8.499 r  U_STOPWATCH_DATAPATH/sec_counter/counter_reg[3]_i_3__2/O
                         net (fo=5, routed)           0.338     8.837    U_STOPWATCH_DATAPATH/sec_counter/counter_reg[3]_i_3__2_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I2_O)        0.348     9.185 r  U_STOPWATCH_DATAPATH/sec_counter/counter_reg[4]_i_1__2/O
                         net (fo=5, routed)           0.798     9.984    U_STOPWATCH_DATAPATH/hour_counter/E[0]
    SLICE_X52Y23         FDCE                                         r  U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.437    14.778    U_STOPWATCH_DATAPATH/hour_counter/clk_IBUF_BUFG
    SLICE_X52Y23         FDCE                                         r  U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y23         FDCE (Setup_fdce_C_CE)      -0.169    14.834    U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 U_BD_CLEAR/edge_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.326ns (27.989%)  route 3.412ns (72.011%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.552     5.073    U_BD_CLEAR/clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  U_BD_CLEAR/edge_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  U_BD_CLEAR/edge_reg_reg/Q
                         net (fo=1, routed)           0.498     6.027    U_BD_CLEAR/edge_reg
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.151 f  U_BD_CLEAR/FSM_onehot_current_st[3]_i_4/O
                         net (fo=1, routed)           0.149     6.300    U_BD_CLEAR/FSM_onehot_current_st[3]_i_4_n_0
    SLICE_X43Y28         LUT5 (Prop_lut5_I3_O)        0.124     6.424 f  U_BD_CLEAR/FSM_onehot_current_st[3]_i_2/O
                         net (fo=6, routed)           0.606     7.030    U_TG_UP_DOWN/o_clear_mode
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.154 r  U_TG_UP_DOWN/counter_reg[6]_i_4/O
                         net (fo=23, routed)          1.195     8.349    U_STOPWATCH_DATAPATH/sec_counter/counter_reg_reg[4]_2
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.150     8.499 r  U_STOPWATCH_DATAPATH/sec_counter/counter_reg[3]_i_3__2/O
                         net (fo=5, routed)           0.338     8.837    U_STOPWATCH_DATAPATH/sec_counter/counter_reg[3]_i_3__2_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I2_O)        0.348     9.185 r  U_STOPWATCH_DATAPATH/sec_counter/counter_reg[4]_i_1__2/O
                         net (fo=5, routed)           0.626     9.811    U_STOPWATCH_DATAPATH/hour_counter/E[0]
    SLICE_X53Y25         FDCE                                         r  U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.435    14.776    U_STOPWATCH_DATAPATH/hour_counter/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[0]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X53Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.796    U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 U_BD_CLEAR/edge_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.326ns (27.989%)  route 3.412ns (72.011%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.552     5.073    U_BD_CLEAR/clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  U_BD_CLEAR/edge_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  U_BD_CLEAR/edge_reg_reg/Q
                         net (fo=1, routed)           0.498     6.027    U_BD_CLEAR/edge_reg
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.151 f  U_BD_CLEAR/FSM_onehot_current_st[3]_i_4/O
                         net (fo=1, routed)           0.149     6.300    U_BD_CLEAR/FSM_onehot_current_st[3]_i_4_n_0
    SLICE_X43Y28         LUT5 (Prop_lut5_I3_O)        0.124     6.424 f  U_BD_CLEAR/FSM_onehot_current_st[3]_i_2/O
                         net (fo=6, routed)           0.606     7.030    U_TG_UP_DOWN/o_clear_mode
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.154 r  U_TG_UP_DOWN/counter_reg[6]_i_4/O
                         net (fo=23, routed)          1.195     8.349    U_STOPWATCH_DATAPATH/sec_counter/counter_reg_reg[4]_2
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.150     8.499 r  U_STOPWATCH_DATAPATH/sec_counter/counter_reg[3]_i_3__2/O
                         net (fo=5, routed)           0.338     8.837    U_STOPWATCH_DATAPATH/sec_counter/counter_reg[3]_i_3__2_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I2_O)        0.348     9.185 r  U_STOPWATCH_DATAPATH/sec_counter/counter_reg[4]_i_1__2/O
                         net (fo=5, routed)           0.626     9.811    U_STOPWATCH_DATAPATH/hour_counter/E[0]
    SLICE_X52Y25         FDCE                                         r  U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.435    14.776    U_STOPWATCH_DATAPATH/hour_counter/clk_IBUF_BUFG
    SLICE_X52Y25         FDCE                                         r  U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[2]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X52Y25         FDCE (Setup_fdce_C_CE)      -0.169    14.832    U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 U_BD_CLEAR/edge_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_DATAPATH/min_counter/counter_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 1.326ns (28.397%)  route 3.344ns (71.603%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.552     5.073    U_BD_CLEAR/clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  U_BD_CLEAR/edge_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  U_BD_CLEAR/edge_reg_reg/Q
                         net (fo=1, routed)           0.498     6.027    U_BD_CLEAR/edge_reg
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.151 f  U_BD_CLEAR/FSM_onehot_current_st[3]_i_4/O
                         net (fo=1, routed)           0.149     6.300    U_BD_CLEAR/FSM_onehot_current_st[3]_i_4_n_0
    SLICE_X43Y28         LUT5 (Prop_lut5_I3_O)        0.124     6.424 f  U_BD_CLEAR/FSM_onehot_current_st[3]_i_2/O
                         net (fo=6, routed)           0.606     7.030    U_TG_UP_DOWN/o_clear_mode
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.154 r  U_TG_UP_DOWN/counter_reg[6]_i_4/O
                         net (fo=23, routed)          1.195     8.349    U_STOPWATCH_DATAPATH/sec_counter/counter_reg_reg[4]_2
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.150     8.499 r  U_STOPWATCH_DATAPATH/sec_counter/counter_reg[3]_i_3__2/O
                         net (fo=5, routed)           0.353     8.852    U_STOPWATCH_DATAPATH/sec_counter/counter_reg[3]_i_3__2_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I2_O)        0.348     9.200 r  U_STOPWATCH_DATAPATH/sec_counter/counter_reg[5]_i_1__3/O
                         net (fo=6, routed)           0.543     9.743    U_STOPWATCH_DATAPATH/min_counter/E[0]
    SLICE_X51Y27         FDCE                                         r  U_STOPWATCH_DATAPATH/min_counter/counter_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.438    14.779    U_STOPWATCH_DATAPATH/min_counter/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  U_STOPWATCH_DATAPATH/min_counter/counter_reg_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X51Y27         FDCE (Setup_fdce_C_CE)      -0.205    14.799    U_STOPWATCH_DATAPATH/min_counter/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 U_BD_CLEAR/edge_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_DATAPATH/min_counter/counter_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 1.326ns (28.397%)  route 3.344ns (71.603%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.552     5.073    U_BD_CLEAR/clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  U_BD_CLEAR/edge_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  U_BD_CLEAR/edge_reg_reg/Q
                         net (fo=1, routed)           0.498     6.027    U_BD_CLEAR/edge_reg
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.151 f  U_BD_CLEAR/FSM_onehot_current_st[3]_i_4/O
                         net (fo=1, routed)           0.149     6.300    U_BD_CLEAR/FSM_onehot_current_st[3]_i_4_n_0
    SLICE_X43Y28         LUT5 (Prop_lut5_I3_O)        0.124     6.424 f  U_BD_CLEAR/FSM_onehot_current_st[3]_i_2/O
                         net (fo=6, routed)           0.606     7.030    U_TG_UP_DOWN/o_clear_mode
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.154 r  U_TG_UP_DOWN/counter_reg[6]_i_4/O
                         net (fo=23, routed)          1.195     8.349    U_STOPWATCH_DATAPATH/sec_counter/counter_reg_reg[4]_2
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.150     8.499 r  U_STOPWATCH_DATAPATH/sec_counter/counter_reg[3]_i_3__2/O
                         net (fo=5, routed)           0.353     8.852    U_STOPWATCH_DATAPATH/sec_counter/counter_reg[3]_i_3__2_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I2_O)        0.348     9.200 r  U_STOPWATCH_DATAPATH/sec_counter/counter_reg[5]_i_1__3/O
                         net (fo=6, routed)           0.543     9.743    U_STOPWATCH_DATAPATH/min_counter/E[0]
    SLICE_X51Y27         FDCE                                         r  U_STOPWATCH_DATAPATH/min_counter/counter_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.438    14.779    U_STOPWATCH_DATAPATH/min_counter/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  U_STOPWATCH_DATAPATH/min_counter/counter_reg_reg[5]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X51Y27         FDCE (Setup_fdce_C_CE)      -0.205    14.799    U_STOPWATCH_DATAPATH/min_counter/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 U_BD_CLEAR/edge_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_DATAPATH/msec_counter/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 1.306ns (26.792%)  route 3.569ns (73.208%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.552     5.073    U_BD_CLEAR/clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  U_BD_CLEAR/edge_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  U_BD_CLEAR/edge_reg_reg/Q
                         net (fo=1, routed)           0.498     6.027    U_BD_CLEAR/edge_reg
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.151 f  U_BD_CLEAR/FSM_onehot_current_st[3]_i_4/O
                         net (fo=1, routed)           0.149     6.300    U_BD_CLEAR/FSM_onehot_current_st[3]_i_4_n_0
    SLICE_X43Y28         LUT5 (Prop_lut5_I3_O)        0.124     6.424 f  U_BD_CLEAR/FSM_onehot_current_st[3]_i_2/O
                         net (fo=6, routed)           0.606     7.030    U_TG_UP_DOWN/o_clear_mode
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.154 r  U_TG_UP_DOWN/counter_reg[6]_i_4/O
                         net (fo=23, routed)          1.653     8.807    U_STOPWATCH_DATAPATH/msec_counter/counter_reg_reg[1]_0
    SLICE_X48Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.959 r  U_STOPWATCH_DATAPATH/msec_counter/counter_reg[4]_i_3/O
                         net (fo=2, routed)           0.663     9.622    U_STOPWATCH_DATAPATH/msec_counter/counter_reg[4]_i_3_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.326     9.948 r  U_STOPWATCH_DATAPATH/msec_counter/counter_reg[3]_i_1__7/O
                         net (fo=1, routed)           0.000     9.948    U_STOPWATCH_DATAPATH/msec_counter/p_1_in[3]
    SLICE_X49Y24         FDCE                                         r  U_STOPWATCH_DATAPATH/msec_counter/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.434    14.775    U_STOPWATCH_DATAPATH/msec_counter/clk_IBUF_BUFG
    SLICE_X49Y24         FDCE                                         r  U_STOPWATCH_DATAPATH/msec_counter/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X49Y24         FDCE (Setup_fdce_C_D)        0.029    15.029    U_STOPWATCH_DATAPATH/msec_counter/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 U_BD_CLEAR/edge_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_DATAPATH/min_counter/counter_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.326ns (29.273%)  route 3.204ns (70.727%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.552     5.073    U_BD_CLEAR/clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  U_BD_CLEAR/edge_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  U_BD_CLEAR/edge_reg_reg/Q
                         net (fo=1, routed)           0.498     6.027    U_BD_CLEAR/edge_reg
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.151 f  U_BD_CLEAR/FSM_onehot_current_st[3]_i_4/O
                         net (fo=1, routed)           0.149     6.300    U_BD_CLEAR/FSM_onehot_current_st[3]_i_4_n_0
    SLICE_X43Y28         LUT5 (Prop_lut5_I3_O)        0.124     6.424 f  U_BD_CLEAR/FSM_onehot_current_st[3]_i_2/O
                         net (fo=6, routed)           0.606     7.030    U_TG_UP_DOWN/o_clear_mode
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.154 r  U_TG_UP_DOWN/counter_reg[6]_i_4/O
                         net (fo=23, routed)          1.195     8.349    U_STOPWATCH_DATAPATH/sec_counter/counter_reg_reg[4]_2
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.150     8.499 r  U_STOPWATCH_DATAPATH/sec_counter/counter_reg[3]_i_3__2/O
                         net (fo=5, routed)           0.353     8.852    U_STOPWATCH_DATAPATH/sec_counter/counter_reg[3]_i_3__2_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I2_O)        0.348     9.200 r  U_STOPWATCH_DATAPATH/sec_counter/counter_reg[5]_i_1__3/O
                         net (fo=6, routed)           0.403     9.603    U_STOPWATCH_DATAPATH/min_counter/E[0]
    SLICE_X51Y28         FDCE                                         r  U_STOPWATCH_DATAPATH/min_counter/counter_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.440    14.781    U_STOPWATCH_DATAPATH/min_counter/clk_IBUF_BUFG
    SLICE_X51Y28         FDCE                                         r  U_STOPWATCH_DATAPATH/min_counter/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X51Y28         FDCE (Setup_fdce_C_CE)      -0.205    14.801    U_STOPWATCH_DATAPATH/min_counter/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 U_WATCH_DATAPATH/msec_counter/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_WATCH_DATAPATH/min_counter/counter_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 1.090ns (24.205%)  route 3.413ns (75.795%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.553     5.074    U_WATCH_DATAPATH/msec_counter/clk_IBUF_BUFG
    SLICE_X48Y22         FDCE                                         r  U_WATCH_DATAPATH/msec_counter/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  U_WATCH_DATAPATH/msec_counter/counter_reg_reg[1]/Q
                         net (fo=6, routed)           0.689     6.183    U_WATCH_DATAPATH/msec_counter/w_watch_time[1]
    SLICE_X49Y22         LUT2 (Prop_lut2_I0_O)        0.299     6.482 f  U_WATCH_DATAPATH/msec_counter/counter_reg[6]_i_2/O
                         net (fo=3, routed)           0.371     6.852    U_WATCH_DATAPATH/msec_counter/counter_reg[6]_i_2_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.976 f  U_WATCH_DATAPATH/msec_counter/counter_reg[4]_i_2/O
                         net (fo=5, routed)           1.148     8.124    U_WATCH_DATAPATH/sec_counter/counter_reg_reg[4]_1
    SLICE_X47Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.248 r  U_WATCH_DATAPATH/sec_counter/counter_reg[5]_i_3/O
                         net (fo=2, routed)           0.709     8.957    U_CONTROL_UNIT/w_tick_sec
    SLICE_X50Y30         LUT2 (Prop_lut2_I1_O)        0.124     9.081 r  U_CONTROL_UNIT/counter_reg[5]_i_1__1/O
                         net (fo=6, routed)           0.496     9.578    U_WATCH_DATAPATH/min_counter/counter_reg_reg[0]_1[0]
    SLICE_X49Y29         FDCE                                         r  U_WATCH_DATAPATH/min_counter/counter_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.440    14.781    U_WATCH_DATAPATH/min_counter/clk_IBUF_BUFG
    SLICE_X49Y29         FDCE                                         r  U_WATCH_DATAPATH/min_counter/counter_reg_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X49Y29         FDCE (Setup_fdce_C_CE)      -0.205    14.801    U_WATCH_DATAPATH/min_counter/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  5.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 U_UART_TOP/U_BAUD_TICK/counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_TOP/U_BAUD_TICK/b_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.557     1.440    U_UART_TOP/U_BAUD_TICK/clk_IBUF_BUFG
    SLICE_X36Y32         FDCE                                         r  U_UART_TOP/U_BAUD_TICK/counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  U_UART_TOP/U_BAUD_TICK/counter_reg_reg[9]/Q
                         net (fo=4, routed)           0.065     1.646    U_UART_TOP/U_BAUD_TICK/counter_reg[9]
    SLICE_X37Y32         LUT5 (Prop_lut5_I4_O)        0.045     1.691 r  U_UART_TOP/U_BAUD_TICK/b_tick_i_1/O
                         net (fo=1, routed)           0.000     1.691    U_UART_TOP/U_BAUD_TICK/b_tick
    SLICE_X37Y32         FDCE                                         r  U_UART_TOP/U_BAUD_TICK/b_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.824     1.951    U_UART_TOP/U_BAUD_TICK/clk_IBUF_BUFG
    SLICE_X37Y32         FDCE                                         r  U_UART_TOP/U_BAUD_TICK/b_tick_reg/C
                         clock pessimism             -0.498     1.453    
    SLICE_X37Y32         FDCE (Hold_fdce_C_D)         0.091     1.544    U_UART_TOP/U_BAUD_TICK/b_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_UART_TOP/U_UART_RX/buf_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ASCII_DEC/uart_mode_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.556     1.439    U_UART_TOP/U_UART_RX/clk_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  U_UART_TOP/U_UART_RX/buf_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  U_UART_TOP/U_UART_RX/buf_reg_reg[0]/Q
                         net (fo=8, routed)           0.094     1.697    U_UART_TOP/U_UART_RX/w_uart_data[0]
    SLICE_X43Y31         LUT4 (Prop_lut4_I0_O)        0.048     1.745 r  U_UART_TOP/U_UART_RX/uart_mode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.745    U_ASCII_DEC/D[2]
    SLICE_X43Y31         FDCE                                         r  U_ASCII_DEC/uart_mode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.824     1.951    U_ASCII_DEC/clk_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  U_ASCII_DEC/uart_mode_reg[2]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X43Y31         FDCE (Hold_fdce_C_D)         0.107     1.559    U_ASCII_DEC/uart_mode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_UART_TOP/U_UART_RX/buf_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ASCII_DEC/uart_mode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.556     1.439    U_UART_TOP/U_UART_RX/clk_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  U_UART_TOP/U_UART_RX/buf_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  U_UART_TOP/U_UART_RX/buf_reg_reg[0]/Q
                         net (fo=8, routed)           0.094     1.697    U_UART_TOP/U_UART_RX/w_uart_data[0]
    SLICE_X43Y31         LUT4 (Prop_lut4_I0_O)        0.045     1.742 r  U_UART_TOP/U_UART_RX/uart_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.742    U_ASCII_DEC/D[0]
    SLICE_X43Y31         FDCE                                         r  U_ASCII_DEC/uart_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.824     1.951    U_ASCII_DEC/clk_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  U_ASCII_DEC/uart_mode_reg[0]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X43Y31         FDCE (Hold_fdce_C_D)         0.091     1.543    U_ASCII_DEC/uart_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.399%)  route 0.156ns (45.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.553     1.436    U_STOPWATCH_DATAPATH/hour_counter/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[0]/Q
                         net (fo=10, routed)          0.156     1.733    U_STOPWATCH_DATAPATH/hour_counter/Q[0]
    SLICE_X52Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.778 r  U_STOPWATCH_DATAPATH/hour_counter/counter_reg[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.778    U_STOPWATCH_DATAPATH/hour_counter/counter_reg[2]_i_1__3_n_0
    SLICE_X52Y25         FDCE                                         r  U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.821     1.948    U_STOPWATCH_DATAPATH/hour_counter/clk_IBUF_BUFG
    SLICE_X52Y25         FDCE                                         r  U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[2]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X52Y25         FDCE (Hold_fdce_C_D)         0.120     1.569    U_STOPWATCH_DATAPATH/hour_counter/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_WATCH_DATAPATH/hour_counter/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_WATCH_DATAPATH/hour_counter/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.554     1.437    U_WATCH_DATAPATH/hour_counter/clk_IBUF_BUFG
    SLICE_X52Y26         FDCE                                         r  U_WATCH_DATAPATH/hour_counter/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDCE (Prop_fdce_C_Q)         0.148     1.585 r  U_WATCH_DATAPATH/hour_counter/counter_reg_reg[1]/Q
                         net (fo=5, routed)           0.087     1.672    U_WATCH_DATAPATH/hour_counter/w_watch_time[20]
    SLICE_X52Y26         LUT4 (Prop_lut4_I1_O)        0.098     1.770 r  U_WATCH_DATAPATH/hour_counter/counter_reg[2]_i_1__7/O
                         net (fo=1, routed)           0.000     1.770    U_WATCH_DATAPATH/hour_counter/counter_next[2]
    SLICE_X52Y26         FDPE                                         r  U_WATCH_DATAPATH/hour_counter/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.822     1.949    U_WATCH_DATAPATH/hour_counter/clk_IBUF_BUFG
    SLICE_X52Y26         FDPE                                         r  U_WATCH_DATAPATH/hour_counter/counter_reg_reg[2]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X52Y26         FDPE (Hold_fdpe_C_D)         0.121     1.558    U_WATCH_DATAPATH/hour_counter/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_STOPWATCH_DATAPATH/msec_counter/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_DATAPATH/msec_counter/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.553     1.436    U_STOPWATCH_DATAPATH/msec_counter/clk_IBUF_BUFG
    SLICE_X48Y24         FDCE                                         r  U_STOPWATCH_DATAPATH/msec_counter/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_STOPWATCH_DATAPATH/msec_counter/counter_reg_reg[1]/Q
                         net (fo=15, routed)          0.132     1.709    U_STOPWATCH_DATAPATH/msec_counter/Q[1]
    SLICE_X49Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.754 r  U_STOPWATCH_DATAPATH/msec_counter/counter_reg[3]_i_1__7/O
                         net (fo=1, routed)           0.000     1.754    U_STOPWATCH_DATAPATH/msec_counter/p_1_in[3]
    SLICE_X49Y24         FDCE                                         r  U_STOPWATCH_DATAPATH/msec_counter/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.820     1.947    U_STOPWATCH_DATAPATH/msec_counter/clk_IBUF_BUFG
    SLICE_X49Y24         FDCE                                         r  U_STOPWATCH_DATAPATH/msec_counter/counter_reg_reg[3]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X49Y24         FDCE (Hold_fdce_C_D)         0.091     1.540    U_STOPWATCH_DATAPATH/msec_counter/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_UART_TOP/U_BAUD_TICK/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_TOP/U_BAUD_TICK/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.556     1.439    U_UART_TOP/U_BAUD_TICK/clk_IBUF_BUFG
    SLICE_X37Y31         FDCE                                         r  U_UART_TOP/U_BAUD_TICK/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDCE (Prop_fdce_C_Q)         0.128     1.567 r  U_UART_TOP/U_BAUD_TICK/counter_reg_reg[3]/Q
                         net (fo=7, routed)           0.083     1.650    U_UART_TOP/U_BAUD_TICK/counter_reg[3]
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.099     1.749 r  U_UART_TOP/U_BAUD_TICK/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.749    U_UART_TOP/U_BAUD_TICK/counter_reg_0[4]
    SLICE_X37Y31         FDCE                                         r  U_UART_TOP/U_BAUD_TICK/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.823     1.950    U_UART_TOP/U_BAUD_TICK/clk_IBUF_BUFG
    SLICE_X37Y31         FDCE                                         r  U_UART_TOP/U_BAUD_TICK/counter_reg_reg[4]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X37Y31         FDCE (Hold_fdce_C_D)         0.092     1.531    U_UART_TOP/U_BAUD_TICK/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_UART_TOP/U_UART_RX/buf_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_TOP/U_UART_RX/buf_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.870%)  route 0.140ns (46.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.557     1.440    U_UART_TOP/U_UART_RX/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  U_UART_TOP/U_UART_RX/buf_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  U_UART_TOP/U_UART_RX/buf_reg_reg[7]/Q
                         net (fo=9, routed)           0.140     1.745    U_UART_TOP/U_UART_RX/w_uart_data[7]
    SLICE_X42Y31         FDCE                                         r  U_UART_TOP/U_UART_RX/buf_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.824     1.951    U_UART_TOP/U_UART_RX/clk_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  U_UART_TOP/U_UART_RX/buf_reg_reg[6]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.064     1.517    U_UART_TOP/U_UART_RX/buf_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_UART_TOP/U_UART_RX/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_TOP/U_UART_RX/b_tick_cnt_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.558     1.441    U_UART_TOP/U_UART_RX/clk_IBUF_BUFG
    SLICE_X42Y33         FDCE                                         r  U_UART_TOP/U_UART_RX/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  U_UART_TOP/U_UART_RX/FSM_sequential_current_state_reg[1]/Q
                         net (fo=13, routed)          0.130     1.735    U_UART_TOP/U_UART_RX/current_state[1]
    SLICE_X43Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.780 r  U_UART_TOP/U_UART_RX/b_tick_cnt_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.780    U_UART_TOP/U_UART_RX/b_tick_cnt_reg[0]_i_1_n_0
    SLICE_X43Y33         FDCE                                         r  U_UART_TOP/U_UART_RX/b_tick_cnt_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.826     1.953    U_UART_TOP/U_UART_RX/clk_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  U_UART_TOP/U_UART_RX/b_tick_cnt_reg_reg[0]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X43Y33         FDCE (Hold_fdce_C_D)         0.091     1.545    U_UART_TOP/U_UART_RX/b_tick_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_UART_TOP/U_UART_RX/b_tick_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_TOP/U_UART_RX/b_tick_cnt_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.932%)  route 0.179ns (49.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.559     1.442    U_UART_TOP/U_UART_RX/clk_IBUF_BUFG
    SLICE_X44Y33         FDCE                                         r  U_UART_TOP/U_UART_RX/b_tick_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_UART_TOP/U_UART_RX/b_tick_cnt_reg_reg[2]/Q
                         net (fo=5, routed)           0.179     1.762    U_UART_TOP/U_UART_RX/b_tick_cnt_reg[2]
    SLICE_X43Y33         LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  U_UART_TOP/U_UART_RX/b_tick_cnt_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.807    U_UART_TOP/U_UART_RX/b_tick_cnt_reg[4]_i_2_n_0
    SLICE_X43Y33         FDCE                                         r  U_UART_TOP/U_UART_RX/b_tick_cnt_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.826     1.953    U_UART_TOP/U_UART_RX/clk_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  U_UART_TOP/U_UART_RX/b_tick_cnt_reg_reg[4]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X43Y33         FDCE (Hold_fdce_C_D)         0.092     1.567    U_UART_TOP/U_UART_RX/b_tick_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y31   U_ASCII_DEC/uart_mode_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y31   U_ASCII_DEC/uart_mode_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y31   U_ASCII_DEC/uart_mode_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y31   U_ASCII_DEC/uart_mode_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y31   U_ASCII_DEC/uart_mode_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y31   U_ASCII_DEC/uart_mode_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y31   U_ASCII_DEC/uart_mode_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y31   U_ASCII_DEC/uart_mode_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y27   U_BD_CLEAR/clk_100khz_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   U_BD_SEC_UP/clk_100khz_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   U_BD_SEC_UP/counter_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   U_BD_SEC_UP/counter_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   U_BD_SEC_UP/counter_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   U_BD_SEC_UP/counter_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   U_BD_SEC_UP/counter_reg_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   U_BD_SEC_UP/counter_reg_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   U_BD_SEC_UP/counter_reg_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   U_BD_SEC_UP/counter_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y31   U_ASCII_DEC/uart_mode_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y31   U_ASCII_DEC/uart_mode_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y31   U_ASCII_DEC/uart_mode_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   U_BD_CLEAR/clk_100khz_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   U_BD_CLEAR/counter_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   U_BD_CLEAR/counter_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   U_BD_CLEAR/counter_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   U_BD_CLEAR/counter_reg_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   U_BD_CLEAR/counter_reg_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   U_BD_CLEAR/counter_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   U_BD_CLEAR/counter_reg_reg[1]/C



