{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617658525124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617658525131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 06 00:35:24 2021 " "Processing started: Tue Apr 06 00:35:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617658525131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658525131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 04_hex_display -c 04_hex_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off 04_hex_display -c 04_hex_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658525132 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "8 " "User specified to use only one processors but 8 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1617658525983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk top.v(2) " "Verilog HDL Declaration information at top.v(2): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "top.v" "" { Text "C:/repositories/Verilog/Lab1/top.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617658537858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/repositories/Verilog/Lab1/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658537861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658537861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.v" "" { Text "C:/repositories/Verilog/Lab1/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658537868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658537868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "hex2seg.v" "" { Text "C:/repositories/Verilog/Lab1/hex2seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658537874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658537874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnthex.v 1 1 " "Found 1 design units, including 1 entities, in source file cnthex.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnthex " "Found entity 1: cnthex" {  } { { "cnthex.v" "" { Text "C:/repositories/Verilog/Lab1/cnthex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658537881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658537881 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "clkdiv10.v " "Can't analyze file -- file clkdiv10.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1617658537892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shownumber.v 1 1 " "Found 1 design units, including 1 entities, in source file shownumber.v" { { "Info" "ISGN_ENTITY_NAME" "1 shownumber " "Found entity 1: shownumber" {  } { { "shownumber.v" "" { Text "C:/repositories/Verilog/Lab1/shownumber.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658537899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658537899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/repositories/Verilog/Lab1/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658537906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658537906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resynchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file resynchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 resynchronizer " "Found entity 1: resynchronizer" {  } { { "resynchronizer.v" "" { Text "C:/repositories/Verilog/Lab1/resynchronizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658537914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658537914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossing.v 1 1 " "Found 1 design units, including 1 entities, in source file crossing.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossing " "Found entity 1: crossing" {  } { { "crossing.v" "" { Text "C:/repositories/Verilog/Lab1/crossing.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658537921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658537921 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clka top.v(31) " "Verilog HDL Implicit Net warning at top.v(31): created implicit net for \"clka\"" {  } { { "top.v" "" { Text "C:/repositories/Verilog/Lab1/top.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617658537922 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkb top.v(32) " "Verilog HDL Implicit Net warning at top.v(32): created implicit net for \"clkb\"" {  } { { "top.v" "" { Text "C:/repositories/Verilog/Lab1/top.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617658537922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617658538013 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(39) " "Verilog HDL assignment warning at top.v(39): truncated value with size 32 to match size of target (4)" {  } { { "top.v" "" { Text "C:/repositories/Verilog/Lab1/top.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617658538016 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:Counter " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:Counter\"" {  } { { "top.v" "Counter" { Text "C:/repositories/Verilog/Lab1/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617658538054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 clkdiv.v(12) " "Verilog HDL assignment warning at clkdiv.v(12): truncated value with size 32 to match size of target (21)" {  } { { "clkdiv.v" "" { Text "C:/repositories/Verilog/Lab1/clkdiv.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617658538055 "|top|clkdiv:Counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:Updater " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:Updater\"" {  } { { "top.v" "Updater" { Text "C:/repositories/Verilog/Lab1/top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617658538059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clkdiv.v(12) " "Verilog HDL assignment warning at clkdiv.v(12): truncated value with size 32 to match size of target (16)" {  } { { "clkdiv.v" "" { Text "C:/repositories/Verilog/Lab1/clkdiv.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617658538060 "|top|clkdiv:Updater"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:Sendler " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:Sendler\"" {  } { { "top.v" "Sendler" { Text "C:/repositories/Verilog/Lab1/top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617658538062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 clkdiv.v(12) " "Verilog HDL assignment warning at clkdiv.v(12): truncated value with size 32 to match size of target (17)" {  } { { "clkdiv.v" "" { Text "C:/repositories/Verilog/Lab1/clkdiv.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617658538063 "|top|clkdiv:Sendler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:grey_data " "Elaborating entity \"rom\" for hierarchy \"rom:grey_data\"" {  } { { "top.v" "grey_data" { Text "C:/repositories/Verilog/Lab1/top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617658538078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:grey_data\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:grey_data\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/repositories/Verilog/Lab1/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617658538171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:grey_data\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:grey_data\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/repositories/Verilog/Lab1/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617658538172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:grey_data\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:grey_data\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617658538173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617658538173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617658538173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../number.txt " "Parameter \"init_file\" = \"../number.txt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617658538173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617658538173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617658538173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617658538173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617658538173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617658538173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617658538173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617658538173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617658538173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617658538173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617658538173 ""}  } { { "rom.v" "" { Text "C:/repositories/Verilog/Lab1/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617658538173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dd91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dd91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dd91 " "Found entity 1: altsyncram_dd91" {  } { { "db/altsyncram_dd91.tdf" "" { Text "C:/repositories/Verilog/Lab1/db/altsyncram_dd91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658538253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658538253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dd91 rom:grey_data\|altsyncram:altsyncram_component\|altsyncram_dd91:auto_generated " "Elaborating entity \"altsyncram_dd91\" for hierarchy \"rom:grey_data\|altsyncram:altsyncram_component\|altsyncram_dd91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617658538255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2seg hex2seg:Hex2seg1 " "Elaborating entity \"hex2seg\" for hierarchy \"hex2seg:Hex2seg1\"" {  } { { "top.v" "Hex2seg1" { Text "C:/repositories/Verilog/Lab1/top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617658538328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shownumber shownumber:Shownumber1 " "Elaborating entity \"shownumber\" for hierarchy \"shownumber:Shownumber1\"" {  } { { "top.v" "Shownumber1" { Text "C:/repositories/Verilog/Lab1/top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617658538334 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pll_inst pll " "Node instance \"pll_inst\" instantiates undefined entity \"pll\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top.v" "pll_inst" { Text "C:/repositories/Verilog/Lab1/top.v" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1617658538338 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "cpu_top cpu_top " "Node instance \"cpu_top\" instantiates undefined entity \"cpu_top\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top.v" "cpu_top" { Text "C:/repositories/Verilog/Lab1/top.v" 56 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1617658538338 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/repositories/Verilog/Lab1/output_files/04_hex_display.map.smsg " "Generated suppressed messages file C:/repositories/Verilog/Lab1/output_files/04_hex_display.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658538422 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617658538537 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 06 00:35:38 2021 " "Processing ended: Tue Apr 06 00:35:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617658538537 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617658538537 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617658538537 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658538537 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658539183 ""}
