#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001eafefe0c40 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v000001eaff0d4950_0 .net "PC", 31 0, v000001eaff0c9a20_0;  1 drivers
v000001eaff0d58f0_0 .var "clk", 0 0;
v000001eaff0d4270_0 .net "clkout", 0 0, L_000001eafefd5f70;  1 drivers
v000001eaff0d5210_0 .net "cycles_consumed", 31 0, v000001eaff0ce440_0;  1 drivers
v000001eaff0d5670_0 .net "regs0", 31 0, L_000001eafefd67c0;  1 drivers
v000001eaff0d4310_0 .net "regs1", 31 0, L_000001eafefd62f0;  1 drivers
v000001eaff0d3f50_0 .net "regs2", 31 0, L_000001eafefd6980;  1 drivers
v000001eaff0d5ad0_0 .net "regs3", 31 0, L_000001eafefd6360;  1 drivers
v000001eaff0d5c10_0 .net "regs4", 31 0, L_000001eafefd63d0;  1 drivers
v000001eaff0d4090_0 .net "regs5", 31 0, L_000001eafefd69f0;  1 drivers
v000001eaff0d4d10_0 .var "rst", 0 0;
S_000001eafefe3d00 .scope module, "cpu" "processor" 2 33, 3 4 0, S_000001eafefe0c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001eafefe3e90 .param/l "RType" 0 4 2, C4<000000>;
P_000001eafefe3ec8 .param/l "add" 0 4 5, C4<100000>;
P_000001eafefe3f00 .param/l "addi" 0 4 8, C4<001000>;
P_000001eafefe3f38 .param/l "addu" 0 4 5, C4<100001>;
P_000001eafefe3f70 .param/l "and_" 0 4 5, C4<100100>;
P_000001eafefe3fa8 .param/l "andi" 0 4 8, C4<001100>;
P_000001eafefe3fe0 .param/l "beq" 0 4 10, C4<000100>;
P_000001eafefe4018 .param/l "bne" 0 4 10, C4<000101>;
P_000001eafefe4050 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001eafefe4088 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001eafefe40c0 .param/l "j" 0 4 12, C4<000010>;
P_000001eafefe40f8 .param/l "jal" 0 4 12, C4<000011>;
P_000001eafefe4130 .param/l "jr" 0 4 6, C4<001000>;
P_000001eafefe4168 .param/l "lw" 0 4 8, C4<100011>;
P_000001eafefe41a0 .param/l "nor_" 0 4 5, C4<100111>;
P_000001eafefe41d8 .param/l "or_" 0 4 5, C4<100101>;
P_000001eafefe4210 .param/l "ori" 0 4 8, C4<001101>;
P_000001eafefe4248 .param/l "sgt" 0 4 6, C4<101011>;
P_000001eafefe4280 .param/l "sll" 0 4 6, C4<000000>;
P_000001eafefe42b8 .param/l "slt" 0 4 5, C4<101010>;
P_000001eafefe42f0 .param/l "slti" 0 4 8, C4<101010>;
P_000001eafefe4328 .param/l "srl" 0 4 6, C4<000010>;
P_000001eafefe4360 .param/l "sub" 0 4 5, C4<100010>;
P_000001eafefe4398 .param/l "subu" 0 4 5, C4<100011>;
P_000001eafefe43d0 .param/l "sw" 0 4 8, C4<101011>;
P_000001eafefe4408 .param/l "xor_" 0 4 5, C4<100110>;
P_000001eafefe4440 .param/l "xori" 0 4 8, C4<001110>;
L_000001eafefd6830 .functor NOT 1, v000001eaff0d4d10_0, C4<0>, C4<0>, C4<0>;
L_000001eafefd61a0 .functor NOT 1, v000001eaff0d4d10_0, C4<0>, C4<0>, C4<0>;
L_000001eafefd5cd0 .functor NOT 1, v000001eaff0d4d10_0, C4<0>, C4<0>, C4<0>;
L_000001eafefd68a0 .functor NOT 1, v000001eaff0d4d10_0, C4<0>, C4<0>, C4<0>;
L_000001eafefd6600 .functor NOT 1, v000001eaff0d4d10_0, C4<0>, C4<0>, C4<0>;
L_000001eafefd66e0 .functor NOT 1, v000001eaff0d4d10_0, C4<0>, C4<0>, C4<0>;
L_000001eafefd6440 .functor NOT 1, v000001eaff0d4d10_0, C4<0>, C4<0>, C4<0>;
L_000001eafefd5f00 .functor NOT 1, v000001eaff0d4d10_0, C4<0>, C4<0>, C4<0>;
L_000001eafefd5f70 .functor OR 1, v000001eaff0d58f0_0, v000001eafefcd200_0, C4<0>, C4<0>;
L_000001eafefd6b40 .functor OR 1, L_000001eaff0d5530, L_000001eaff0d55d0, C4<0>, C4<0>;
L_000001eafefd60c0 .functor AND 1, L_000001eaff12e660, L_000001eaff12fba0, C4<1>, C4<1>;
L_000001eafefd6750 .functor NOT 1, v000001eaff0d4d10_0, C4<0>, C4<0>, C4<0>;
L_000001eafefd6a60 .functor OR 1, L_000001eaff12e0c0, L_000001eaff12e160, C4<0>, C4<0>;
L_000001eafefd6910 .functor OR 1, L_000001eafefd6a60, L_000001eaff12f9c0, C4<0>, C4<0>;
L_000001eafefd5db0 .functor OR 1, L_000001eaff12e020, L_000001eaff12e2a0, C4<0>, C4<0>;
L_000001eafefd6ad0 .functor AND 1, L_000001eaff12e5c0, L_000001eafefd5db0, C4<1>, C4<1>;
L_000001eafefd5d40 .functor OR 1, L_000001eaff12ede0, L_000001eaff12ee80, C4<0>, C4<0>;
L_000001eafefd6590 .functor AND 1, L_000001eaff12eca0, L_000001eafefd5d40, C4<1>, C4<1>;
L_000001eafef97dd0 .functor NOT 1, L_000001eafefd5f70, C4<0>, C4<0>, C4<0>;
v000001eaff0caec0_0 .net "ALUOp", 3 0, v000001eafefcd840_0;  1 drivers
v000001eaff0c9b60_0 .net "ALUResult", 31 0, v000001eaff0c7520_0;  1 drivers
v000001eaff0cb320_0 .net "ALUSrc", 0 0, v000001eafefcd980_0;  1 drivers
v000001eaff0cb1e0_0 .net "ALUin2", 31 0, L_000001eaff12eb60;  1 drivers
v000001eaff0ca740_0 .net "MemReadEn", 0 0, v000001eafefcc120_0;  1 drivers
v000001eaff0c9c00_0 .net "MemWriteEn", 0 0, v000001eafefcc1c0_0;  1 drivers
v000001eaff0ca920_0 .net "MemtoReg", 0 0, v000001eafefcc300_0;  1 drivers
v000001eaff0c9ca0_0 .net "PC", 31 0, v000001eaff0c9a20_0;  alias, 1 drivers
v000001eaff0c9d40_0 .net "PCPlus1", 31 0, L_000001eaff0d5170;  1 drivers
v000001eaff0ca9c0_0 .net "PCsrc", 1 0, v000001eaff0c7700_0;  1 drivers
v000001eaff0c9de0_0 .net "RegDst", 0 0, v000001eafefccf80_0;  1 drivers
v000001eaff0cb500_0 .net "RegWriteEn", 0 0, v000001eafefcd0c0_0;  1 drivers
v000001eaff0c9980_0 .net "WriteRegister", 4 0, L_000001eaff12efc0;  1 drivers
v000001eaff0cb3c0_0 .net *"_ivl_0", 0 0, L_000001eafefd6830;  1 drivers
L_000001eaff0d5ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001eaff0c9e80_0 .net/2u *"_ivl_10", 4 0, L_000001eaff0d5ec0;  1 drivers
L_000001eaff0d62b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaff0c9f20_0 .net *"_ivl_101", 15 0, L_000001eaff0d62b0;  1 drivers
v000001eaff0c97a0_0 .net *"_ivl_102", 31 0, L_000001eaff12eac0;  1 drivers
L_000001eaff0d62f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaff0ca240_0 .net *"_ivl_105", 25 0, L_000001eaff0d62f8;  1 drivers
L_000001eaff0d6340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaff0c9fc0_0 .net/2u *"_ivl_106", 31 0, L_000001eaff0d6340;  1 drivers
v000001eaff0c9660_0 .net *"_ivl_108", 0 0, L_000001eaff12e660;  1 drivers
L_000001eaff0d6388 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001eaff0cb140_0 .net/2u *"_ivl_110", 5 0, L_000001eaff0d6388;  1 drivers
v000001eaff0c9700_0 .net *"_ivl_112", 0 0, L_000001eaff12fba0;  1 drivers
v000001eaff0ca060_0 .net *"_ivl_115", 0 0, L_000001eafefd60c0;  1 drivers
v000001eaff0ca100_0 .net *"_ivl_116", 47 0, L_000001eaff12fc40;  1 drivers
L_000001eaff0d63d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaff0cb0a0_0 .net *"_ivl_119", 15 0, L_000001eaff0d63d0;  1 drivers
L_000001eaff0d5f08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001eaff0ca1a0_0 .net/2u *"_ivl_12", 5 0, L_000001eaff0d5f08;  1 drivers
v000001eaff0ca2e0_0 .net *"_ivl_120", 47 0, L_000001eaff12f920;  1 drivers
L_000001eaff0d6418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaff0cb280_0 .net *"_ivl_123", 15 0, L_000001eaff0d6418;  1 drivers
v000001eaff0ca380_0 .net *"_ivl_125", 0 0, L_000001eaff12f240;  1 drivers
v000001eaff0ca560_0 .net *"_ivl_126", 31 0, L_000001eaff12f6a0;  1 drivers
v000001eaff0ca420_0 .net *"_ivl_128", 47 0, L_000001eaff12e7a0;  1 drivers
v000001eaff0ca600_0 .net *"_ivl_130", 47 0, L_000001eaff12fb00;  1 drivers
v000001eaff0ca6a0_0 .net *"_ivl_132", 47 0, L_000001eaff12e8e0;  1 drivers
v000001eaff0c9840_0 .net *"_ivl_134", 47 0, L_000001eaff12f600;  1 drivers
L_000001eaff0d6460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eaff0ca7e0_0 .net/2u *"_ivl_138", 1 0, L_000001eaff0d6460;  1 drivers
v000001eaff0caa60_0 .net *"_ivl_14", 0 0, L_000001eaff0d43b0;  1 drivers
v000001eaff0cab00_0 .net *"_ivl_140", 0 0, L_000001eaff12f740;  1 drivers
L_000001eaff0d64a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001eaff0caba0_0 .net/2u *"_ivl_142", 1 0, L_000001eaff0d64a8;  1 drivers
v000001eaff0cad80_0 .net *"_ivl_144", 0 0, L_000001eaff12df80;  1 drivers
L_000001eaff0d64f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001eaff0cae20_0 .net/2u *"_ivl_146", 1 0, L_000001eaff0d64f0;  1 drivers
v000001eaff0caf60_0 .net *"_ivl_148", 0 0, L_000001eaff12dee0;  1 drivers
L_000001eaff0d6538 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001eaff0cb000_0 .net/2u *"_ivl_150", 31 0, L_000001eaff0d6538;  1 drivers
L_000001eaff0d6580 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001eaff0ccb10_0 .net/2u *"_ivl_152", 31 0, L_000001eaff0d6580;  1 drivers
v000001eaff0cbfd0_0 .net *"_ivl_154", 31 0, L_000001eaff12ef20;  1 drivers
v000001eaff0cb670_0 .net *"_ivl_156", 31 0, L_000001eaff12e840;  1 drivers
L_000001eaff0d5f50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001eaff0cc2f0_0 .net/2u *"_ivl_16", 4 0, L_000001eaff0d5f50;  1 drivers
v000001eaff0cc610_0 .net *"_ivl_160", 0 0, L_000001eafefd6750;  1 drivers
L_000001eaff0d6610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaff0cd330_0 .net/2u *"_ivl_162", 31 0, L_000001eaff0d6610;  1 drivers
L_000001eaff0d66e8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001eaff0cbd50_0 .net/2u *"_ivl_166", 5 0, L_000001eaff0d66e8;  1 drivers
v000001eaff0cb8f0_0 .net *"_ivl_168", 0 0, L_000001eaff12e0c0;  1 drivers
L_000001eaff0d6730 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001eaff0cb710_0 .net/2u *"_ivl_170", 5 0, L_000001eaff0d6730;  1 drivers
v000001eaff0cb7b0_0 .net *"_ivl_172", 0 0, L_000001eaff12e160;  1 drivers
v000001eaff0cc750_0 .net *"_ivl_175", 0 0, L_000001eafefd6a60;  1 drivers
L_000001eaff0d6778 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001eaff0cb990_0 .net/2u *"_ivl_176", 5 0, L_000001eaff0d6778;  1 drivers
v000001eaff0ccd90_0 .net *"_ivl_178", 0 0, L_000001eaff12f9c0;  1 drivers
v000001eaff0cbf30_0 .net *"_ivl_181", 0 0, L_000001eafefd6910;  1 drivers
L_000001eaff0d67c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaff0cc070_0 .net/2u *"_ivl_182", 15 0, L_000001eaff0d67c0;  1 drivers
v000001eaff0cc110_0 .net *"_ivl_184", 31 0, L_000001eaff12e200;  1 drivers
v000001eaff0ccbb0_0 .net *"_ivl_187", 0 0, L_000001eaff12e3e0;  1 drivers
v000001eaff0cc6b0_0 .net *"_ivl_188", 15 0, L_000001eaff12fa60;  1 drivers
v000001eaff0cc1b0_0 .net *"_ivl_19", 4 0, L_000001eaff0d5d50;  1 drivers
v000001eaff0cd0b0_0 .net *"_ivl_190", 31 0, L_000001eaff12e980;  1 drivers
v000001eaff0cd3d0_0 .net *"_ivl_194", 31 0, L_000001eaff12fd80;  1 drivers
L_000001eaff0d6808 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaff0cba30_0 .net *"_ivl_197", 25 0, L_000001eaff0d6808;  1 drivers
L_000001eaff0d6850 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaff0cbc10_0 .net/2u *"_ivl_198", 31 0, L_000001eaff0d6850;  1 drivers
L_000001eaff0d5e78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001eaff0cb850_0 .net/2u *"_ivl_2", 5 0, L_000001eaff0d5e78;  1 drivers
v000001eaff0cc7f0_0 .net *"_ivl_20", 4 0, L_000001eaff0d41d0;  1 drivers
v000001eaff0cced0_0 .net *"_ivl_200", 0 0, L_000001eaff12e5c0;  1 drivers
L_000001eaff0d6898 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001eaff0cd470_0 .net/2u *"_ivl_202", 5 0, L_000001eaff0d6898;  1 drivers
v000001eaff0cd510_0 .net *"_ivl_204", 0 0, L_000001eaff12e020;  1 drivers
L_000001eaff0d68e0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001eaff0cbe90_0 .net/2u *"_ivl_206", 5 0, L_000001eaff0d68e0;  1 drivers
v000001eaff0cc250_0 .net *"_ivl_208", 0 0, L_000001eaff12e2a0;  1 drivers
v000001eaff0cbad0_0 .net *"_ivl_211", 0 0, L_000001eafefd5db0;  1 drivers
v000001eaff0cbb70_0 .net *"_ivl_213", 0 0, L_000001eafefd6ad0;  1 drivers
L_000001eaff0d6928 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001eaff0cce30_0 .net/2u *"_ivl_214", 5 0, L_000001eaff0d6928;  1 drivers
v000001eaff0cc390_0 .net *"_ivl_216", 0 0, L_000001eaff12e340;  1 drivers
L_000001eaff0d6970 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001eaff0ccf70_0 .net/2u *"_ivl_218", 31 0, L_000001eaff0d6970;  1 drivers
v000001eaff0cbcb0_0 .net *"_ivl_220", 31 0, L_000001eaff12f060;  1 drivers
v000001eaff0cd150_0 .net *"_ivl_224", 31 0, L_000001eaff12ec00;  1 drivers
L_000001eaff0d69b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaff0cd1f0_0 .net *"_ivl_227", 25 0, L_000001eaff0d69b8;  1 drivers
L_000001eaff0d6a00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaff0cc430_0 .net/2u *"_ivl_228", 31 0, L_000001eaff0d6a00;  1 drivers
v000001eaff0cbdf0_0 .net *"_ivl_230", 0 0, L_000001eaff12eca0;  1 drivers
L_000001eaff0d6a48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001eaff0cc930_0 .net/2u *"_ivl_232", 5 0, L_000001eaff0d6a48;  1 drivers
v000001eaff0cd290_0 .net *"_ivl_234", 0 0, L_000001eaff12ede0;  1 drivers
L_000001eaff0d6a90 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001eaff0cca70_0 .net/2u *"_ivl_236", 5 0, L_000001eaff0d6a90;  1 drivers
v000001eaff0ccc50_0 .net *"_ivl_238", 0 0, L_000001eaff12ee80;  1 drivers
v000001eaff0cc4d0_0 .net *"_ivl_24", 0 0, L_000001eafefd5cd0;  1 drivers
v000001eaff0cc570_0 .net *"_ivl_241", 0 0, L_000001eafefd5d40;  1 drivers
v000001eaff0cc890_0 .net *"_ivl_243", 0 0, L_000001eafefd6590;  1 drivers
L_000001eaff0d6ad8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001eaff0cd010_0 .net/2u *"_ivl_244", 5 0, L_000001eaff0d6ad8;  1 drivers
v000001eaff0cc9d0_0 .net *"_ivl_246", 0 0, L_000001eaff12f1a0;  1 drivers
v000001eaff0cccf0_0 .net *"_ivl_248", 31 0, L_000001eaff1323e0;  1 drivers
L_000001eaff0d5f98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001eaff0cf2a0_0 .net/2u *"_ivl_26", 4 0, L_000001eaff0d5f98;  1 drivers
v000001eaff0ceda0_0 .net *"_ivl_29", 4 0, L_000001eaff0d44f0;  1 drivers
v000001eaff0ce800_0 .net *"_ivl_32", 0 0, L_000001eafefd68a0;  1 drivers
L_000001eaff0d5fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001eaff0ce300_0 .net/2u *"_ivl_34", 4 0, L_000001eaff0d5fe0;  1 drivers
v000001eaff0ce8a0_0 .net *"_ivl_37", 4 0, L_000001eaff0d3eb0;  1 drivers
v000001eaff0cd7c0_0 .net *"_ivl_40", 0 0, L_000001eafefd6600;  1 drivers
L_000001eaff0d6028 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaff0cec60_0 .net/2u *"_ivl_42", 15 0, L_000001eaff0d6028;  1 drivers
v000001eaff0ce9e0_0 .net *"_ivl_45", 15 0, L_000001eaff0d49f0;  1 drivers
v000001eaff0cee40_0 .net *"_ivl_48", 0 0, L_000001eafefd66e0;  1 drivers
v000001eaff0cdd60_0 .net *"_ivl_5", 5 0, L_000001eaff0d5cb0;  1 drivers
L_000001eaff0d6070 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaff0cdea0_0 .net/2u *"_ivl_50", 36 0, L_000001eaff0d6070;  1 drivers
L_000001eaff0d60b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaff0ce4e0_0 .net/2u *"_ivl_52", 31 0, L_000001eaff0d60b8;  1 drivers
v000001eaff0cd860_0 .net *"_ivl_55", 4 0, L_000001eaff0d4db0;  1 drivers
v000001eaff0ce080_0 .net *"_ivl_56", 36 0, L_000001eaff0d4bd0;  1 drivers
v000001eaff0ceee0_0 .net *"_ivl_58", 36 0, L_000001eaff0d4a90;  1 drivers
v000001eaff0cef80_0 .net *"_ivl_62", 0 0, L_000001eafefd6440;  1 drivers
L_000001eaff0d6100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001eaff0cebc0_0 .net/2u *"_ivl_64", 5 0, L_000001eaff0d6100;  1 drivers
v000001eaff0cf020_0 .net *"_ivl_67", 5 0, L_000001eaff0d4e50;  1 drivers
v000001eaff0cf340_0 .net *"_ivl_70", 0 0, L_000001eafefd5f00;  1 drivers
L_000001eaff0d6148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaff0cd680_0 .net/2u *"_ivl_72", 57 0, L_000001eaff0d6148;  1 drivers
L_000001eaff0d6190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaff0cd900_0 .net/2u *"_ivl_74", 31 0, L_000001eaff0d6190;  1 drivers
v000001eaff0cd9a0_0 .net *"_ivl_77", 25 0, L_000001eaff0d53f0;  1 drivers
v000001eaff0ced00_0 .net *"_ivl_78", 57 0, L_000001eaff0d4f90;  1 drivers
v000001eaff0cdae0_0 .net *"_ivl_8", 0 0, L_000001eafefd61a0;  1 drivers
v000001eaff0cf0c0_0 .net *"_ivl_80", 57 0, L_000001eaff0d5490;  1 drivers
L_000001eaff0d61d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001eaff0cf3e0_0 .net/2u *"_ivl_84", 31 0, L_000001eaff0d61d8;  1 drivers
L_000001eaff0d6220 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001eaff0cf160_0 .net/2u *"_ivl_88", 5 0, L_000001eaff0d6220;  1 drivers
v000001eaff0cd720_0 .net *"_ivl_90", 0 0, L_000001eaff0d5530;  1 drivers
L_000001eaff0d6268 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001eaff0cdcc0_0 .net/2u *"_ivl_92", 5 0, L_000001eaff0d6268;  1 drivers
v000001eaff0cf200_0 .net *"_ivl_94", 0 0, L_000001eaff0d55d0;  1 drivers
v000001eaff0cf480_0 .net *"_ivl_97", 0 0, L_000001eafefd6b40;  1 drivers
v000001eaff0ce940_0 .net *"_ivl_98", 47 0, L_000001eaff12e700;  1 drivers
v000001eaff0cda40_0 .net "adderResult", 31 0, L_000001eaff12f7e0;  1 drivers
v000001eaff0cdb80_0 .net "address", 31 0, L_000001eaff0d5030;  1 drivers
v000001eaff0cf520_0 .net "clk", 0 0, L_000001eafefd5f70;  alias, 1 drivers
v000001eaff0ce440_0 .var "cycles_consumed", 31 0;
o000001eaff081888 .functor BUFZ 1, C4<z>; HiZ drive
v000001eaff0cde00_0 .net "excep_flag", 0 0, o000001eaff081888;  0 drivers
v000001eaff0cdc20_0 .net "extImm", 31 0, L_000001eaff12f4c0;  1 drivers
v000001eaff0cdf40_0 .net "funct", 5 0, L_000001eaff0d4ef0;  1 drivers
v000001eaff0cdfe0_0 .net "hlt", 0 0, v000001eafefcd200_0;  1 drivers
v000001eaff0ce120_0 .net "imm", 15 0, L_000001eaff0d48b0;  1 drivers
v000001eaff0ce1c0_0 .net "immediate", 31 0, L_000001eaff12f100;  1 drivers
v000001eaff0ce260_0 .net "input_clk", 0 0, v000001eaff0d58f0_0;  1 drivers
v000001eaff0ce3a0_0 .net "instruction", 31 0, L_000001eaff12f380;  1 drivers
v000001eaff0ce580_0 .net "memoryReadData", 31 0, v000001eaff0cb460_0;  1 drivers
v000001eaff0ce620_0 .net "nextPC", 31 0, L_000001eaff12e480;  1 drivers
v000001eaff0ce6c0_0 .net "opcode", 5 0, L_000001eaff0d5710;  1 drivers
v000001eaff0cea80_0 .net "rd", 4 0, L_000001eaff0d52b0;  1 drivers
v000001eaff0ce760_0 .net "readData1", 31 0, L_000001eafefd6280;  1 drivers
v000001eaff0ceb20_0 .net "readData1_w", 31 0, L_000001eaff132520;  1 drivers
v000001eaff0d5a30_0 .net "readData2", 31 0, L_000001eafefd64b0;  1 drivers
v000001eaff0d5990_0 .net "regs0", 31 0, L_000001eafefd67c0;  alias, 1 drivers
v000001eaff0d5850_0 .net "regs1", 31 0, L_000001eafefd62f0;  alias, 1 drivers
v000001eaff0d46d0_0 .net "regs2", 31 0, L_000001eafefd6980;  alias, 1 drivers
v000001eaff0d4130_0 .net "regs3", 31 0, L_000001eafefd6360;  alias, 1 drivers
v000001eaff0d5b70_0 .net "regs4", 31 0, L_000001eafefd63d0;  alias, 1 drivers
v000001eaff0d4450_0 .net "regs5", 31 0, L_000001eafefd69f0;  alias, 1 drivers
v000001eaff0d4630_0 .net "rs", 4 0, L_000001eaff0d4590;  1 drivers
v000001eaff0d3ff0_0 .net "rst", 0 0, v000001eaff0d4d10_0;  1 drivers
v000001eaff0d4b30_0 .net "rt", 4 0, L_000001eaff0d4810;  1 drivers
v000001eaff0d50d0_0 .net "shamt", 31 0, L_000001eaff0d4c70;  1 drivers
v000001eaff0d5350_0 .net "wire_instruction", 31 0, L_000001eafefd6210;  1 drivers
v000001eaff0d4770_0 .net "writeData", 31 0, L_000001eaff1311c0;  1 drivers
v000001eaff0d57b0_0 .net "zero", 0 0, L_000001eaff131da0;  1 drivers
L_000001eaff0d5cb0 .part L_000001eaff12f380, 26, 6;
L_000001eaff0d5710 .functor MUXZ 6, L_000001eaff0d5cb0, L_000001eaff0d5e78, L_000001eafefd6830, C4<>;
L_000001eaff0d43b0 .cmp/eq 6, L_000001eaff0d5710, L_000001eaff0d5f08;
L_000001eaff0d5d50 .part L_000001eaff12f380, 11, 5;
L_000001eaff0d41d0 .functor MUXZ 5, L_000001eaff0d5d50, L_000001eaff0d5f50, L_000001eaff0d43b0, C4<>;
L_000001eaff0d52b0 .functor MUXZ 5, L_000001eaff0d41d0, L_000001eaff0d5ec0, L_000001eafefd61a0, C4<>;
L_000001eaff0d44f0 .part L_000001eaff12f380, 21, 5;
L_000001eaff0d4590 .functor MUXZ 5, L_000001eaff0d44f0, L_000001eaff0d5f98, L_000001eafefd5cd0, C4<>;
L_000001eaff0d3eb0 .part L_000001eaff12f380, 16, 5;
L_000001eaff0d4810 .functor MUXZ 5, L_000001eaff0d3eb0, L_000001eaff0d5fe0, L_000001eafefd68a0, C4<>;
L_000001eaff0d49f0 .part L_000001eaff12f380, 0, 16;
L_000001eaff0d48b0 .functor MUXZ 16, L_000001eaff0d49f0, L_000001eaff0d6028, L_000001eafefd6600, C4<>;
L_000001eaff0d4db0 .part L_000001eaff12f380, 6, 5;
L_000001eaff0d4bd0 .concat [ 5 32 0 0], L_000001eaff0d4db0, L_000001eaff0d60b8;
L_000001eaff0d4a90 .functor MUXZ 37, L_000001eaff0d4bd0, L_000001eaff0d6070, L_000001eafefd66e0, C4<>;
L_000001eaff0d4c70 .part L_000001eaff0d4a90, 0, 32;
L_000001eaff0d4e50 .part L_000001eaff12f380, 0, 6;
L_000001eaff0d4ef0 .functor MUXZ 6, L_000001eaff0d4e50, L_000001eaff0d6100, L_000001eafefd6440, C4<>;
L_000001eaff0d53f0 .part L_000001eaff12f380, 0, 26;
L_000001eaff0d4f90 .concat [ 26 32 0 0], L_000001eaff0d53f0, L_000001eaff0d6190;
L_000001eaff0d5490 .functor MUXZ 58, L_000001eaff0d4f90, L_000001eaff0d6148, L_000001eafefd5f00, C4<>;
L_000001eaff0d5030 .part L_000001eaff0d5490, 0, 32;
L_000001eaff0d5170 .arith/sum 32, v000001eaff0c9a20_0, L_000001eaff0d61d8;
L_000001eaff0d5530 .cmp/eq 6, L_000001eaff0d5710, L_000001eaff0d6220;
L_000001eaff0d55d0 .cmp/eq 6, L_000001eaff0d5710, L_000001eaff0d6268;
L_000001eaff12e700 .concat [ 32 16 0 0], L_000001eaff0d5030, L_000001eaff0d62b0;
L_000001eaff12eac0 .concat [ 6 26 0 0], L_000001eaff0d5710, L_000001eaff0d62f8;
L_000001eaff12e660 .cmp/eq 32, L_000001eaff12eac0, L_000001eaff0d6340;
L_000001eaff12fba0 .cmp/eq 6, L_000001eaff0d4ef0, L_000001eaff0d6388;
L_000001eaff12fc40 .concat [ 32 16 0 0], L_000001eafefd6280, L_000001eaff0d63d0;
L_000001eaff12f920 .concat [ 32 16 0 0], v000001eaff0c9a20_0, L_000001eaff0d6418;
L_000001eaff12f240 .part L_000001eaff0d48b0, 15, 1;
LS_000001eaff12f6a0_0_0 .concat [ 1 1 1 1], L_000001eaff12f240, L_000001eaff12f240, L_000001eaff12f240, L_000001eaff12f240;
LS_000001eaff12f6a0_0_4 .concat [ 1 1 1 1], L_000001eaff12f240, L_000001eaff12f240, L_000001eaff12f240, L_000001eaff12f240;
LS_000001eaff12f6a0_0_8 .concat [ 1 1 1 1], L_000001eaff12f240, L_000001eaff12f240, L_000001eaff12f240, L_000001eaff12f240;
LS_000001eaff12f6a0_0_12 .concat [ 1 1 1 1], L_000001eaff12f240, L_000001eaff12f240, L_000001eaff12f240, L_000001eaff12f240;
LS_000001eaff12f6a0_0_16 .concat [ 1 1 1 1], L_000001eaff12f240, L_000001eaff12f240, L_000001eaff12f240, L_000001eaff12f240;
LS_000001eaff12f6a0_0_20 .concat [ 1 1 1 1], L_000001eaff12f240, L_000001eaff12f240, L_000001eaff12f240, L_000001eaff12f240;
LS_000001eaff12f6a0_0_24 .concat [ 1 1 1 1], L_000001eaff12f240, L_000001eaff12f240, L_000001eaff12f240, L_000001eaff12f240;
LS_000001eaff12f6a0_0_28 .concat [ 1 1 1 1], L_000001eaff12f240, L_000001eaff12f240, L_000001eaff12f240, L_000001eaff12f240;
LS_000001eaff12f6a0_1_0 .concat [ 4 4 4 4], LS_000001eaff12f6a0_0_0, LS_000001eaff12f6a0_0_4, LS_000001eaff12f6a0_0_8, LS_000001eaff12f6a0_0_12;
LS_000001eaff12f6a0_1_4 .concat [ 4 4 4 4], LS_000001eaff12f6a0_0_16, LS_000001eaff12f6a0_0_20, LS_000001eaff12f6a0_0_24, LS_000001eaff12f6a0_0_28;
L_000001eaff12f6a0 .concat [ 16 16 0 0], LS_000001eaff12f6a0_1_0, LS_000001eaff12f6a0_1_4;
L_000001eaff12e7a0 .concat [ 16 32 0 0], L_000001eaff0d48b0, L_000001eaff12f6a0;
L_000001eaff12fb00 .arith/sum 48, L_000001eaff12f920, L_000001eaff12e7a0;
L_000001eaff12e8e0 .functor MUXZ 48, L_000001eaff12fb00, L_000001eaff12fc40, L_000001eafefd60c0, C4<>;
L_000001eaff12f600 .functor MUXZ 48, L_000001eaff12e8e0, L_000001eaff12e700, L_000001eafefd6b40, C4<>;
L_000001eaff12f7e0 .part L_000001eaff12f600, 0, 32;
L_000001eaff12f740 .cmp/eq 2, v000001eaff0c7700_0, L_000001eaff0d6460;
L_000001eaff12df80 .cmp/eq 2, v000001eaff0c7700_0, L_000001eaff0d64a8;
L_000001eaff12dee0 .cmp/eq 2, v000001eaff0c7700_0, L_000001eaff0d64f0;
L_000001eaff12ef20 .functor MUXZ 32, L_000001eaff0d6580, L_000001eaff0d6538, L_000001eaff12dee0, C4<>;
L_000001eaff12e840 .functor MUXZ 32, L_000001eaff12ef20, L_000001eaff12f7e0, L_000001eaff12df80, C4<>;
L_000001eaff12e480 .functor MUXZ 32, L_000001eaff12e840, L_000001eaff0d5170, L_000001eaff12f740, C4<>;
L_000001eaff12f380 .functor MUXZ 32, L_000001eafefd6210, L_000001eaff0d6610, L_000001eafefd6750, C4<>;
L_000001eaff12e0c0 .cmp/eq 6, L_000001eaff0d5710, L_000001eaff0d66e8;
L_000001eaff12e160 .cmp/eq 6, L_000001eaff0d5710, L_000001eaff0d6730;
L_000001eaff12f9c0 .cmp/eq 6, L_000001eaff0d5710, L_000001eaff0d6778;
L_000001eaff12e200 .concat [ 16 16 0 0], L_000001eaff0d48b0, L_000001eaff0d67c0;
L_000001eaff12e3e0 .part L_000001eaff0d48b0, 15, 1;
LS_000001eaff12fa60_0_0 .concat [ 1 1 1 1], L_000001eaff12e3e0, L_000001eaff12e3e0, L_000001eaff12e3e0, L_000001eaff12e3e0;
LS_000001eaff12fa60_0_4 .concat [ 1 1 1 1], L_000001eaff12e3e0, L_000001eaff12e3e0, L_000001eaff12e3e0, L_000001eaff12e3e0;
LS_000001eaff12fa60_0_8 .concat [ 1 1 1 1], L_000001eaff12e3e0, L_000001eaff12e3e0, L_000001eaff12e3e0, L_000001eaff12e3e0;
LS_000001eaff12fa60_0_12 .concat [ 1 1 1 1], L_000001eaff12e3e0, L_000001eaff12e3e0, L_000001eaff12e3e0, L_000001eaff12e3e0;
L_000001eaff12fa60 .concat [ 4 4 4 4], LS_000001eaff12fa60_0_0, LS_000001eaff12fa60_0_4, LS_000001eaff12fa60_0_8, LS_000001eaff12fa60_0_12;
L_000001eaff12e980 .concat [ 16 16 0 0], L_000001eaff0d48b0, L_000001eaff12fa60;
L_000001eaff12f4c0 .functor MUXZ 32, L_000001eaff12e980, L_000001eaff12e200, L_000001eafefd6910, C4<>;
L_000001eaff12fd80 .concat [ 6 26 0 0], L_000001eaff0d5710, L_000001eaff0d6808;
L_000001eaff12e5c0 .cmp/eq 32, L_000001eaff12fd80, L_000001eaff0d6850;
L_000001eaff12e020 .cmp/eq 6, L_000001eaff0d4ef0, L_000001eaff0d6898;
L_000001eaff12e2a0 .cmp/eq 6, L_000001eaff0d4ef0, L_000001eaff0d68e0;
L_000001eaff12e340 .cmp/eq 6, L_000001eaff0d5710, L_000001eaff0d6928;
L_000001eaff12f060 .functor MUXZ 32, L_000001eaff12f4c0, L_000001eaff0d6970, L_000001eaff12e340, C4<>;
L_000001eaff12f100 .functor MUXZ 32, L_000001eaff12f060, L_000001eaff0d4c70, L_000001eafefd6ad0, C4<>;
L_000001eaff12ec00 .concat [ 6 26 0 0], L_000001eaff0d5710, L_000001eaff0d69b8;
L_000001eaff12eca0 .cmp/eq 32, L_000001eaff12ec00, L_000001eaff0d6a00;
L_000001eaff12ede0 .cmp/eq 6, L_000001eaff0d4ef0, L_000001eaff0d6a48;
L_000001eaff12ee80 .cmp/eq 6, L_000001eaff0d4ef0, L_000001eaff0d6a90;
L_000001eaff12f1a0 .cmp/eq 6, L_000001eaff0d5710, L_000001eaff0d6ad8;
L_000001eaff1323e0 .functor MUXZ 32, L_000001eafefd6280, v000001eaff0c9a20_0, L_000001eaff12f1a0, C4<>;
L_000001eaff132520 .functor MUXZ 32, L_000001eaff1323e0, L_000001eafefd64b0, L_000001eafefd6590, C4<>;
S_000001eafef61bd0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000001eafefe3d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001eafefd7230 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001eafefd6520 .functor NOT 1, v000001eafefcd980_0, C4<0>, C4<0>, C4<0>;
v000001eafefcc080_0 .net *"_ivl_0", 0 0, L_000001eafefd6520;  1 drivers
v000001eafefcce40_0 .net "in1", 31 0, L_000001eafefd64b0;  alias, 1 drivers
v000001eafefccee0_0 .net "in2", 31 0, L_000001eaff12f100;  alias, 1 drivers
v000001eafefcbe00_0 .net "out", 31 0, L_000001eaff12eb60;  alias, 1 drivers
v000001eafefcbf40_0 .net "s", 0 0, v000001eafefcd980_0;  alias, 1 drivers
L_000001eaff12eb60 .functor MUXZ 32, L_000001eaff12f100, L_000001eafefd64b0, L_000001eafefd6520, C4<>;
S_000001eafef61d60 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000001eafefe3d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001eafeffe500 .param/l "RType" 0 4 2, C4<000000>;
P_000001eafeffe538 .param/l "add" 0 4 5, C4<100000>;
P_000001eafeffe570 .param/l "addi" 0 4 8, C4<001000>;
P_000001eafeffe5a8 .param/l "addu" 0 4 5, C4<100001>;
P_000001eafeffe5e0 .param/l "and_" 0 4 5, C4<100100>;
P_000001eafeffe618 .param/l "andi" 0 4 8, C4<001100>;
P_000001eafeffe650 .param/l "beq" 0 4 10, C4<000100>;
P_000001eafeffe688 .param/l "bne" 0 4 10, C4<000101>;
P_000001eafeffe6c0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001eafeffe6f8 .param/l "j" 0 4 12, C4<000010>;
P_000001eafeffe730 .param/l "jal" 0 4 12, C4<000011>;
P_000001eafeffe768 .param/l "jr" 0 4 6, C4<001000>;
P_000001eafeffe7a0 .param/l "lw" 0 4 8, C4<100011>;
P_000001eafeffe7d8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001eafeffe810 .param/l "or_" 0 4 5, C4<100101>;
P_000001eafeffe848 .param/l "ori" 0 4 8, C4<001101>;
P_000001eafeffe880 .param/l "sgt" 0 4 6, C4<101011>;
P_000001eafeffe8b8 .param/l "sll" 0 4 6, C4<000000>;
P_000001eafeffe8f0 .param/l "slt" 0 4 5, C4<101010>;
P_000001eafeffe928 .param/l "slti" 0 4 8, C4<101010>;
P_000001eafeffe960 .param/l "srl" 0 4 6, C4<000010>;
P_000001eafeffe998 .param/l "sub" 0 4 5, C4<100010>;
P_000001eafeffe9d0 .param/l "subu" 0 4 5, C4<100011>;
P_000001eafeffea08 .param/l "sw" 0 4 8, C4<101011>;
P_000001eafeffea40 .param/l "xor_" 0 4 5, C4<100110>;
P_000001eafeffea78 .param/l "xori" 0 4 8, C4<001110>;
v000001eafefcd840_0 .var "ALUOp", 3 0;
v000001eafefcd980_0 .var "ALUSrc", 0 0;
v000001eafefcc120_0 .var "MemReadEn", 0 0;
v000001eafefcc1c0_0 .var "MemWriteEn", 0 0;
v000001eafefcc300_0 .var "MemtoReg", 0 0;
v000001eafefccf80_0 .var "RegDst", 0 0;
v000001eafefcd0c0_0 .var "RegWriteEn", 0 0;
v000001eafefcd160_0 .net "funct", 5 0, L_000001eaff0d4ef0;  alias, 1 drivers
v000001eafefcd200_0 .var "hlt", 0 0;
v000001eafefcd2a0_0 .net "opcode", 5 0, L_000001eaff0d5710;  alias, 1 drivers
v000001eafefcd340_0 .net "rst", 0 0, v000001eaff0d4d10_0;  alias, 1 drivers
E_000001eafefd7270 .event anyedge, v000001eafefcd340_0, v000001eafefcd2a0_0, v000001eafefcd160_0;
S_000001eafef7b3a0 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_000001eafefe3d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001eafefd6f70 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001eafefd6210 .functor BUFZ 32, L_000001eaff12f2e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eafefcd3e0_0 .net "Data_Out", 31 0, L_000001eafefd6210;  alias, 1 drivers
v000001eafefcd480 .array "InstMem", 0 1023, 31 0;
v000001eafefcd8e0_0 .net *"_ivl_0", 31 0, L_000001eaff12f2e0;  1 drivers
v000001eafefcda20_0 .net *"_ivl_3", 9 0, L_000001eaff12ea20;  1 drivers
v000001eafefcd520_0 .net *"_ivl_4", 11 0, L_000001eaff12e520;  1 drivers
L_000001eaff0d65c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eafefcdac0_0 .net *"_ivl_7", 1 0, L_000001eaff0d65c8;  1 drivers
v000001eafefcbc20_0 .net "addr", 31 0, v000001eaff0c9a20_0;  alias, 1 drivers
v000001eafefa82c0_0 .var/i "i", 31 0;
L_000001eaff12f2e0 .array/port v000001eafefcd480, L_000001eaff12e520;
L_000001eaff12ea20 .part v000001eaff0c9a20_0, 0, 10;
L_000001eaff12e520 .concat [ 10 2 0 0], L_000001eaff12ea20, L_000001eaff0d65c8;
S_000001eafef7b530 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000001eafefe3d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001eafefd6280 .functor BUFZ 32, L_000001eaff12f420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001eafefd64b0 .functor BUFZ 32, L_000001eaff12fce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eaff0c6620_1 .array/port v000001eaff0c6620, 1;
L_000001eafefd67c0 .functor BUFZ 32, v000001eaff0c6620_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eaff0c6620_2 .array/port v000001eaff0c6620, 2;
L_000001eafefd62f0 .functor BUFZ 32, v000001eaff0c6620_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eaff0c6620_3 .array/port v000001eaff0c6620, 3;
L_000001eafefd6980 .functor BUFZ 32, v000001eaff0c6620_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eaff0c6620_4 .array/port v000001eaff0c6620, 4;
L_000001eafefd6360 .functor BUFZ 32, v000001eaff0c6620_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eaff0c6620_5 .array/port v000001eaff0c6620, 5;
L_000001eafefd63d0 .functor BUFZ 32, v000001eaff0c6620_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eaff0c6620_6 .array/port v000001eaff0c6620, 6;
L_000001eafefd69f0 .functor BUFZ 32, v000001eaff0c6620_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eaff0c70c0_0 .net *"_ivl_0", 31 0, L_000001eaff12f420;  1 drivers
v000001eaff0c6c60_0 .net *"_ivl_10", 6 0, L_000001eaff12f880;  1 drivers
L_000001eaff0d66a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eaff0c7160_0 .net *"_ivl_13", 1 0, L_000001eaff0d66a0;  1 drivers
v000001eaff0c7480_0 .net *"_ivl_2", 6 0, L_000001eaff12ed40;  1 drivers
L_000001eaff0d6658 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eaff0c7840_0 .net *"_ivl_5", 1 0, L_000001eaff0d6658;  1 drivers
v000001eaff0c6940_0 .net *"_ivl_8", 31 0, L_000001eaff12fce0;  1 drivers
v000001eaff0c6120_0 .net "clk", 0 0, L_000001eafefd5f70;  alias, 1 drivers
v000001eaff0c69e0_0 .var/i "i", 31 0;
v000001eaff0c6d00_0 .net "readData1", 31 0, L_000001eafefd6280;  alias, 1 drivers
v000001eaff0c6ee0_0 .net "readData2", 31 0, L_000001eafefd64b0;  alias, 1 drivers
v000001eaff0c6300_0 .net "readRegister1", 4 0, L_000001eaff0d4590;  alias, 1 drivers
v000001eaff0c63a0_0 .net "readRegister2", 4 0, L_000001eaff0d4810;  alias, 1 drivers
v000001eaff0c6620 .array "registers", 31 0, 31 0;
v000001eaff0c61c0_0 .net "regs0", 31 0, L_000001eafefd67c0;  alias, 1 drivers
v000001eaff0c7200_0 .net "regs1", 31 0, L_000001eafefd62f0;  alias, 1 drivers
v000001eaff0c6580_0 .net "regs2", 31 0, L_000001eafefd6980;  alias, 1 drivers
v000001eaff0c7a20_0 .net "regs3", 31 0, L_000001eafefd6360;  alias, 1 drivers
v000001eaff0c66c0_0 .net "regs4", 31 0, L_000001eafefd63d0;  alias, 1 drivers
v000001eaff0c64e0_0 .net "regs5", 31 0, L_000001eafefd69f0;  alias, 1 drivers
v000001eaff0c7ac0_0 .net "rst", 0 0, v000001eaff0d4d10_0;  alias, 1 drivers
v000001eaff0c68a0_0 .net "we", 0 0, v000001eafefcd0c0_0;  alias, 1 drivers
v000001eaff0c7660_0 .net "writeData", 31 0, L_000001eaff1311c0;  alias, 1 drivers
v000001eaff0c6da0_0 .net "writeRegister", 4 0, L_000001eaff12efc0;  alias, 1 drivers
E_000001eafefd76b0/0 .event negedge, v000001eafefcd340_0;
E_000001eafefd76b0/1 .event posedge, v000001eaff0c6120_0;
E_000001eafefd76b0 .event/or E_000001eafefd76b0/0, E_000001eafefd76b0/1;
L_000001eaff12f420 .array/port v000001eaff0c6620, L_000001eaff12ed40;
L_000001eaff12ed40 .concat [ 5 2 0 0], L_000001eaff0d4590, L_000001eaff0d6658;
L_000001eaff12fce0 .array/port v000001eaff0c6620, L_000001eaff12f880;
L_000001eaff12f880 .concat [ 5 2 0 0], L_000001eaff0d4810, L_000001eaff0d66a0;
S_000001eafef61290 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001eafef7b530;
 .timescale 0 0;
v000001eafefa8860_0 .var/i "i", 31 0;
S_000001eafef61420 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000001eafefe3d00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001eafefd7530 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001eafefd5e90 .functor NOT 1, v000001eafefccf80_0, C4<0>, C4<0>, C4<0>;
v000001eaff0c6440_0 .net *"_ivl_0", 0 0, L_000001eafefd5e90;  1 drivers
v000001eaff0c72a0_0 .net "in1", 4 0, L_000001eaff0d4810;  alias, 1 drivers
v000001eaff0c6260_0 .net "in2", 4 0, L_000001eaff0d52b0;  alias, 1 drivers
v000001eaff0c6a80_0 .net "out", 4 0, L_000001eaff12efc0;  alias, 1 drivers
v000001eaff0c6760_0 .net "s", 0 0, v000001eafefccf80_0;  alias, 1 drivers
L_000001eaff12efc0 .functor MUXZ 5, L_000001eaff0d52b0, L_000001eaff0d4810, L_000001eafefd5e90, C4<>;
S_000001eafef939d0 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000001eafefe3d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001eafefd6fb0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001eaff134980 .functor NOT 1, v000001eafefcc300_0, C4<0>, C4<0>, C4<0>;
v000001eaff0c6e40_0 .net *"_ivl_0", 0 0, L_000001eaff134980;  1 drivers
v000001eaff0c6800_0 .net "in1", 31 0, v000001eaff0c7520_0;  alias, 1 drivers
v000001eaff0c6f80_0 .net "in2", 31 0, v000001eaff0cb460_0;  alias, 1 drivers
v000001eaff0c7020_0 .net "out", 31 0, L_000001eaff1311c0;  alias, 1 drivers
v000001eaff0c7c00_0 .net "s", 0 0, v000001eafefcc300_0;  alias, 1 drivers
L_000001eaff1311c0 .functor MUXZ 32, v000001eaff0cb460_0, v000001eaff0c7520_0, L_000001eaff134980, C4<>;
S_000001eafef93b60 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000001eafefe3d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001eafef46af0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001eafef46b28 .param/l "AND" 0 9 12, C4<0010>;
P_000001eafef46b60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001eafef46b98 .param/l "OR" 0 9 12, C4<0011>;
P_000001eafef46bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001eafef46c08 .param/l "SLL" 0 9 12, C4<1000>;
P_000001eafef46c40 .param/l "SLT" 0 9 12, C4<0110>;
P_000001eafef46c78 .param/l "SRL" 0 9 12, C4<1001>;
P_000001eafef46cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001eafef46ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001eafef46d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001eafef46d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001eaff0d6b20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaff0c6b20_0 .net/2u *"_ivl_0", 31 0, L_000001eaff0d6b20;  1 drivers
v000001eaff0c7340_0 .net "opSel", 3 0, v000001eafefcd840_0;  alias, 1 drivers
v000001eaff0c6bc0_0 .net "operand1", 31 0, L_000001eaff132520;  alias, 1 drivers
v000001eaff0c73e0_0 .net "operand2", 31 0, L_000001eaff12eb60;  alias, 1 drivers
v000001eaff0c7520_0 .var "result", 31 0;
v000001eaff0c75c0_0 .net "zero", 0 0, L_000001eaff131da0;  alias, 1 drivers
E_000001eafefd76f0 .event anyedge, v000001eafefcd840_0, v000001eaff0c6bc0_0, v000001eafefcbe00_0;
L_000001eaff131da0 .cmp/eq 32, v000001eaff0c7520_0, L_000001eaff0d6b20;
S_000001eafef46da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000001eafefe3d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001eaff0c8040 .param/l "RType" 0 4 2, C4<000000>;
P_000001eaff0c8078 .param/l "add" 0 4 5, C4<100000>;
P_000001eaff0c80b0 .param/l "addi" 0 4 8, C4<001000>;
P_000001eaff0c80e8 .param/l "addu" 0 4 5, C4<100001>;
P_000001eaff0c8120 .param/l "and_" 0 4 5, C4<100100>;
P_000001eaff0c8158 .param/l "andi" 0 4 8, C4<001100>;
P_000001eaff0c8190 .param/l "beq" 0 4 10, C4<000100>;
P_000001eaff0c81c8 .param/l "bne" 0 4 10, C4<000101>;
P_000001eaff0c8200 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001eaff0c8238 .param/l "j" 0 4 12, C4<000010>;
P_000001eaff0c8270 .param/l "jal" 0 4 12, C4<000011>;
P_000001eaff0c82a8 .param/l "jr" 0 4 6, C4<001000>;
P_000001eaff0c82e0 .param/l "lw" 0 4 8, C4<100011>;
P_000001eaff0c8318 .param/l "nor_" 0 4 5, C4<100111>;
P_000001eaff0c8350 .param/l "or_" 0 4 5, C4<100101>;
P_000001eaff0c8388 .param/l "ori" 0 4 8, C4<001101>;
P_000001eaff0c83c0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001eaff0c83f8 .param/l "sll" 0 4 6, C4<000000>;
P_000001eaff0c8430 .param/l "slt" 0 4 5, C4<101010>;
P_000001eaff0c8468 .param/l "slti" 0 4 8, C4<101010>;
P_000001eaff0c84a0 .param/l "srl" 0 4 6, C4<000010>;
P_000001eaff0c84d8 .param/l "sub" 0 4 5, C4<100010>;
P_000001eaff0c8510 .param/l "subu" 0 4 5, C4<100011>;
P_000001eaff0c8548 .param/l "sw" 0 4 8, C4<101011>;
P_000001eaff0c8580 .param/l "xor_" 0 4 5, C4<100110>;
P_000001eaff0c85b8 .param/l "xori" 0 4 8, C4<001110>;
v000001eaff0c7700_0 .var "PCsrc", 1 0;
v000001eaff0c77a0_0 .net "excep_flag", 0 0, o000001eaff081888;  alias, 0 drivers
v000001eaff0c78e0_0 .net "funct", 5 0, L_000001eaff0d4ef0;  alias, 1 drivers
v000001eaff0c7980_0 .net "opcode", 5 0, L_000001eaff0d5710;  alias, 1 drivers
v000001eaff0c7de0_0 .net "operand1", 31 0, L_000001eafefd6280;  alias, 1 drivers
v000001eaff0c7d40_0 .net "operand2", 31 0, L_000001eaff12eb60;  alias, 1 drivers
v000001eaff0c7b60_0 .net "rst", 0 0, v000001eaff0d4d10_0;  alias, 1 drivers
E_000001eafefd7a30/0 .event anyedge, v000001eafefcd340_0, v000001eaff0c77a0_0, v000001eafefcd2a0_0, v000001eaff0c6d00_0;
E_000001eafefd7a30/1 .event anyedge, v000001eafefcbe00_0, v000001eafefcd160_0;
E_000001eafefd7a30 .event/or E_000001eafefd7a30/0, E_000001eafefd7a30/1;
S_000001eafef7a610 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_000001eafefe3d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001eaff0c7ca0 .array "DataMem", 0 1023, 31 0;
v000001eaff0c7e80_0 .net "address", 31 0, v000001eaff0c7520_0;  alias, 1 drivers
v000001eaff0c7f20_0 .net "clock", 0 0, L_000001eafef97dd0;  1 drivers
v000001eaff0c6080_0 .net "data", 31 0, L_000001eafefd64b0;  alias, 1 drivers
v000001eaff0ca880_0 .var/i "i", 31 0;
v000001eaff0cb460_0 .var "q", 31 0;
v000001eaff0ca4c0_0 .net "rden", 0 0, v000001eafefcc120_0;  alias, 1 drivers
v000001eaff0cac40_0 .net "wren", 0 0, v000001eafefcc1c0_0;  alias, 1 drivers
E_000001eafefd7730 .event posedge, v000001eaff0c7f20_0;
S_000001eafef7a7a0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000001eafefe3d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001eafefd7070 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001eaff0c98e0_0 .net "PCin", 31 0, L_000001eaff12e480;  alias, 1 drivers
v000001eaff0c9a20_0 .var "PCout", 31 0;
v000001eaff0cace0_0 .net "clk", 0 0, L_000001eafefd5f70;  alias, 1 drivers
v000001eaff0c9ac0_0 .net "rst", 0 0, v000001eaff0d4d10_0;  alias, 1 drivers
    .scope S_000001eafef46da0;
T_0 ;
    %wait E_000001eafefd7a30;
    %load/vec4 v000001eaff0c7b60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eaff0c7700_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001eaff0c77a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001eaff0c7700_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001eaff0c7980_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001eaff0c7de0_0;
    %load/vec4 v000001eaff0c7d40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001eaff0c7980_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001eaff0c7de0_0;
    %load/vec4 v000001eaff0c7d40_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001eaff0c7980_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001eaff0c7980_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001eaff0c7980_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001eaff0c78e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001eaff0c7700_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eaff0c7700_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001eafef7a7a0;
T_1 ;
    %wait E_000001eafefd76b0;
    %load/vec4 v000001eaff0c9ac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001eaff0c9a20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001eaff0c98e0_0;
    %assign/vec4 v000001eaff0c9a20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001eafef7b3a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eafefa82c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001eafefa82c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001eafefa82c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eafefcd480, 0, 4;
    %load/vec4 v000001eafefa82c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eafefa82c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eafefcd480, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eafefcd480, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eafefcd480, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eafefcd480, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eafefcd480, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eafefcd480, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eafefcd480, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eafefcd480, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eafefcd480, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eafefcd480, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eafefcd480, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eafefcd480, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eafefcd480, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001eafef61d60;
T_3 ;
    %wait E_000001eafefd7270;
    %load/vec4 v000001eafefcd340_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001eafefcd200_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001eafefcd840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001eafefcd980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001eafefcd0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001eafefcc1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001eafefcc300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001eafefcc120_0, 0;
    %assign/vec4 v000001eafefccf80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001eafefcd200_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001eafefcd840_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001eafefcd980_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001eafefcd0c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001eafefcc1c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001eafefcc300_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001eafefcc120_0, 0, 1;
    %store/vec4 v000001eafefccf80_0, 0, 1;
    %load/vec4 v000001eafefcd2a0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcd200_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefccf80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcd0c0_0, 0;
    %load/vec4 v000001eafefcd160_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001eafefcd840_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001eafefcd840_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001eafefcd840_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001eafefcd840_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001eafefcd840_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001eafefcd840_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001eafefcd840_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001eafefcd840_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001eafefcd840_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001eafefcd840_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcd980_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001eafefcd840_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcd980_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001eafefcd840_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001eafefcd840_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcd0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefccf80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcd980_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcd0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eafefccf80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcd980_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001eafefcd840_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcd0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcd980_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001eafefcd840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcd0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcd980_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001eafefcd840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcd0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcd980_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001eafefcd840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcd0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcd980_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcc120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcd0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcd980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcc300_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcc1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eafefcd980_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001eafefcd840_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001eafefcd840_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001eafef7b530;
T_4 ;
    %wait E_000001eafefd76b0;
    %fork t_1, S_000001eafef61290;
    %jmp t_0;
    .scope S_000001eafef61290;
t_1 ;
    %load/vec4 v000001eaff0c7ac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eafefa8860_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001eafefa8860_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001eafefa8860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaff0c6620, 0, 4;
    %load/vec4 v000001eafefa8860_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eafefa8860_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001eaff0c68a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001eaff0c7660_0;
    %load/vec4 v000001eaff0c6da0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaff0c6620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaff0c6620, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001eafef7b530;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001eafef7b530;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eaff0c69e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001eaff0c69e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001eaff0c69e0_0;
    %ix/getv/s 4, v000001eaff0c69e0_0;
    %load/vec4a v000001eaff0c6620, 4;
    %ix/getv/s 4, v000001eaff0c69e0_0;
    %load/vec4a v000001eaff0c6620, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001eaff0c69e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eaff0c69e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001eafef93b60;
T_6 ;
    %wait E_000001eafefd76f0;
    %load/vec4 v000001eaff0c7340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001eaff0c7520_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001eaff0c6bc0_0;
    %load/vec4 v000001eaff0c73e0_0;
    %add;
    %assign/vec4 v000001eaff0c7520_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001eaff0c6bc0_0;
    %load/vec4 v000001eaff0c73e0_0;
    %sub;
    %assign/vec4 v000001eaff0c7520_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001eaff0c6bc0_0;
    %load/vec4 v000001eaff0c73e0_0;
    %and;
    %assign/vec4 v000001eaff0c7520_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001eaff0c6bc0_0;
    %load/vec4 v000001eaff0c73e0_0;
    %or;
    %assign/vec4 v000001eaff0c7520_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001eaff0c6bc0_0;
    %load/vec4 v000001eaff0c73e0_0;
    %xor;
    %assign/vec4 v000001eaff0c7520_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001eaff0c6bc0_0;
    %load/vec4 v000001eaff0c73e0_0;
    %or;
    %inv;
    %assign/vec4 v000001eaff0c7520_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001eaff0c6bc0_0;
    %load/vec4 v000001eaff0c73e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001eaff0c7520_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001eaff0c73e0_0;
    %load/vec4 v000001eaff0c6bc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001eaff0c7520_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001eaff0c6bc0_0;
    %ix/getv 4, v000001eaff0c73e0_0;
    %shiftl 4;
    %assign/vec4 v000001eaff0c7520_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001eaff0c6bc0_0;
    %ix/getv 4, v000001eaff0c73e0_0;
    %shiftr 4;
    %assign/vec4 v000001eaff0c7520_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001eafef7a610;
T_7 ;
    %wait E_000001eafefd7730;
    %load/vec4 v000001eaff0ca4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001eaff0c7e80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001eaff0c7ca0, 4;
    %assign/vec4 v000001eaff0cb460_0, 0;
T_7.0 ;
    %load/vec4 v000001eaff0cac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001eaff0c6080_0;
    %ix/getv 3, v000001eaff0c7e80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaff0c7ca0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001eafef7a610;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001eafef7a610;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eaff0ca880_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001eaff0ca880_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001eaff0ca880_0;
    %load/vec4a v000001eaff0c7ca0, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v000001eaff0ca880_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001eaff0ca880_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eaff0ca880_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001eafefe3d00;
T_10 ;
    %wait E_000001eafefd76b0;
    %load/vec4 v000001eaff0d3ff0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eaff0ce440_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001eaff0ce440_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001eaff0ce440_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001eafefe0c40;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaff0d58f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaff0d4d10_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001eafefe0c40;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001eaff0d58f0_0;
    %inv;
    %assign/vec4 v000001eaff0d58f0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001eafefe0c40;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eaff0d4d10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaff0d4d10_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001eaff0d5210_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
