vhdl work "D:\Education\Semester 7\ISE\FPU_md_v4\sign.vhd"
vhdl work "D:\Education\Semester 7\ISE\FPU_md_v4\sef.vhd"
vhdl work "D:\Education\Semester 7\ISE\FPU_md_v4\round.vhd"
vhdl work "D:\Education\Semester 7\ISE\FPU_md_v4\normalizer.vhd"
vhdl work "D:\Education\Semester 7\ISE\FPU_md_v4\multiplier.vhd"
vhdl work "D:\Education\Semester 7\ISE\FPU_md_v4\exp_adder.vhd"
vhdl work "D:\Education\Semester 7\ISE\FPU_md_v4\chbf.vhd"
vhdl work "D:\Education\Semester 7\ISE\FPU_md_v4\main.vhd"
