// Seed: 1598865778
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8 = 1;
  tri1 id_9 = 1;
  nor (id_4, id_2, id_8, id_7);
  module_0(
      id_1, id_2, id_2, id_9
  );
  assign id_5 = 1;
endmodule
