# Sample
Sample project to run RTL lint and simulation using open tool - Verilator, iverilog & gtkwave
