// Seed: 3317489619
module module_0 (
    input tri1 id_0,
    input supply1 id_1
);
  assign id_3 = id_3;
  assign id_3 = 1'h0;
  always id_3 = 1;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output wor   id_0,
    output tri0  id_1,
    output tri   id_2,
    output uwire id_3,
    input  tri   id_4,
    input  tri1  id_5,
    input  wor   id_6,
    output tri   id_7,
    output tri1  id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  assign id_3 = (1);
  always begin : LABEL_0
    wait (id_5);
  end
  assign id_2 = 1;
endmodule
