// Seed: 1414827913
module module_0 ();
  parameter id_1 = 1'h0;
endmodule
module module_1 #(
    parameter id_3 = 32'd81
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  inout logic [7:0] id_2;
  inout logic [7:0] id_1;
  assign id_2[1 : id_3] = -1'd0;
  assign id_1[-1'b0] = -1;
  parameter id_4 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0
    , id_15,
    output tri0 id_1,
    input tri id_2,
    output tri id_3,
    output supply0 id_4,
    output uwire id_5,
    input tri id_6,
    input wor id_7,
    input tri id_8,
    input supply1 id_9,
    output uwire id_10,
    input tri0 id_11,
    output wand id_12,
    input tri0 id_13
);
  assign #1 id_15[1] = id_0;
  assign id_12 = -1;
  module_0 modCall_1 ();
endmodule
