vendor_name = ModelSim
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/Waveformfat.vwf
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/portoes_logicos/xor_gate.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/portoes_logicos/or_gate.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/portoes_logicos/not_gate.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/portoes_logicos/and_gate.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/zero.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/somador8bit.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/somador1bit.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/rom_memory.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/multiplexador.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/contador_sincrono.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/bancoRegistradores.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/bitExtensor4_8.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/ram_memory.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/PC.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/unidade_controle.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/ula.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/bitExtensor2_8.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/divisao_instrucao.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/subtrator.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/Qualcom_LI.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/add1.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/multiplicador.vhd
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/WaveformFibo.vwf
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/WaveformOperacoes.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/db/altsyncram_d6v1.tdf
source_file = 1, C:/Users/Lucas Anderson/Documents/DCC301_IanSantos_LucasAnderson_UFRR_2022/db/processador.ram0_ram_memory_1f6389dd.hdl.mif
design_name = Qualcom_LI
instance = comp, \outPc[0]~output\, outPc[0]~output, Qualcom_LI, 1
instance = comp, \outPc[1]~output\, outPc[1]~output, Qualcom_LI, 1
instance = comp, \outPc[2]~output\, outPc[2]~output, Qualcom_LI, 1
instance = comp, \outPc[3]~output\, outPc[3]~output, Qualcom_LI, 1
instance = comp, \outPc[4]~output\, outPc[4]~output, Qualcom_LI, 1
instance = comp, \outPc[5]~output\, outPc[5]~output, Qualcom_LI, 1
instance = comp, \outPc[6]~output\, outPc[6]~output, Qualcom_LI, 1
instance = comp, \outPc[7]~output\, outPc[7]~output, Qualcom_LI, 1
instance = comp, \outRam[0]~output\, outRam[0]~output, Qualcom_LI, 1
instance = comp, \outRam[1]~output\, outRam[1]~output, Qualcom_LI, 1
instance = comp, \outRam[2]~output\, outRam[2]~output, Qualcom_LI, 1
instance = comp, \outRam[3]~output\, outRam[3]~output, Qualcom_LI, 1
instance = comp, \outRam[4]~output\, outRam[4]~output, Qualcom_LI, 1
instance = comp, \outRam[5]~output\, outRam[5]~output, Qualcom_LI, 1
instance = comp, \outRam[6]~output\, outRam[6]~output, Qualcom_LI, 1
instance = comp, \outRam[7]~output\, outRam[7]~output, Qualcom_LI, 1
instance = comp, \outRom[0]~output\, outRom[0]~output, Qualcom_LI, 1
instance = comp, \outRom[1]~output\, outRom[1]~output, Qualcom_LI, 1
instance = comp, \outRom[2]~output\, outRom[2]~output, Qualcom_LI, 1
instance = comp, \outRom[3]~output\, outRom[3]~output, Qualcom_LI, 1
instance = comp, \outRom[4]~output\, outRom[4]~output, Qualcom_LI, 1
instance = comp, \outRom[5]~output\, outRom[5]~output, Qualcom_LI, 1
instance = comp, \outRom[6]~output\, outRom[6]~output, Qualcom_LI, 1
instance = comp, \outRom[7]~output\, outRom[7]~output, Qualcom_LI, 1
instance = comp, \outUla[0]~output\, outUla[0]~output, Qualcom_LI, 1
instance = comp, \outUla[1]~output\, outUla[1]~output, Qualcom_LI, 1
instance = comp, \outUla[2]~output\, outUla[2]~output, Qualcom_LI, 1
instance = comp, \outUla[3]~output\, outUla[3]~output, Qualcom_LI, 1
instance = comp, \outUla[4]~output\, outUla[4]~output, Qualcom_LI, 1
instance = comp, \outUla[5]~output\, outUla[5]~output, Qualcom_LI, 1
instance = comp, \outUla[6]~output\, outUla[6]~output, Qualcom_LI, 1
instance = comp, \outUla[7]~output\, outUla[7]~output, Qualcom_LI, 1
instance = comp, \out_br_regA[0]~output\, out_br_regA[0]~output, Qualcom_LI, 1
instance = comp, \out_br_regA[1]~output\, out_br_regA[1]~output, Qualcom_LI, 1
instance = comp, \out_br_regA[2]~output\, out_br_regA[2]~output, Qualcom_LI, 1
instance = comp, \out_br_regA[3]~output\, out_br_regA[3]~output, Qualcom_LI, 1
instance = comp, \out_br_regA[4]~output\, out_br_regA[4]~output, Qualcom_LI, 1
instance = comp, \out_br_regA[5]~output\, out_br_regA[5]~output, Qualcom_LI, 1
instance = comp, \out_br_regA[6]~output\, out_br_regA[6]~output, Qualcom_LI, 1
instance = comp, \out_br_regA[7]~output\, out_br_regA[7]~output, Qualcom_LI, 1
instance = comp, \out_br_regB[0]~output\, out_br_regB[0]~output, Qualcom_LI, 1
instance = comp, \out_br_regB[1]~output\, out_br_regB[1]~output, Qualcom_LI, 1
instance = comp, \out_br_regB[2]~output\, out_br_regB[2]~output, Qualcom_LI, 1
instance = comp, \out_br_regB[3]~output\, out_br_regB[3]~output, Qualcom_LI, 1
instance = comp, \out_br_regB[4]~output\, out_br_regB[4]~output, Qualcom_LI, 1
instance = comp, \out_br_regB[5]~output\, out_br_regB[5]~output, Qualcom_LI, 1
instance = comp, \out_br_regB[6]~output\, out_br_regB[6]~output, Qualcom_LI, 1
instance = comp, \out_br_regB[7]~output\, out_br_regB[7]~output, Qualcom_LI, 1
instance = comp, \out_opcode[0]~output\, out_opcode[0]~output, Qualcom_LI, 1
instance = comp, \out_opcode[1]~output\, out_opcode[1]~output, Qualcom_LI, 1
instance = comp, \out_opcode[2]~output\, out_opcode[2]~output, Qualcom_LI, 1
instance = comp, \out_opcode[3]~output\, out_opcode[3]~output, Qualcom_LI, 1
instance = comp, \out_rs[0]~output\, out_rs[0]~output, Qualcom_LI, 1
instance = comp, \out_rs[1]~output\, out_rs[1]~output, Qualcom_LI, 1
instance = comp, \out_rt[0]~output\, out_rt[0]~output, Qualcom_LI, 1
instance = comp, \out_rt[1]~output\, out_rt[1]~output, Qualcom_LI, 1
instance = comp, \out_endereco[0]~output\, out_endereco[0]~output, Qualcom_LI, 1
instance = comp, \out_endereco[1]~output\, out_endereco[1]~output, Qualcom_LI, 1
instance = comp, \out_endereco[2]~output\, out_endereco[2]~output, Qualcom_LI, 1
instance = comp, \out_endereco[3]~output\, out_endereco[3]~output, Qualcom_LI, 1
instance = comp, \overflow~output\, overflow~output, Qualcom_LI, 1
instance = comp, \out_out_mult4_2X1_ram_ula[0]~output\, out_out_mult4_2X1_ram_ula[0]~output, Qualcom_LI, 1
instance = comp, \out_out_mult4_2X1_ram_ula[1]~output\, out_out_mult4_2X1_ram_ula[1]~output, Qualcom_LI, 1
instance = comp, \out_out_mult4_2X1_ram_ula[2]~output\, out_out_mult4_2X1_ram_ula[2]~output, Qualcom_LI, 1
instance = comp, \out_out_mult4_2X1_ram_ula[3]~output\, out_out_mult4_2X1_ram_ula[3]~output, Qualcom_LI, 1
instance = comp, \out_out_mult4_2X1_ram_ula[4]~output\, out_out_mult4_2X1_ram_ula[4]~output, Qualcom_LI, 1
instance = comp, \out_out_mult4_2X1_ram_ula[5]~output\, out_out_mult4_2X1_ram_ula[5]~output, Qualcom_LI, 1
instance = comp, \out_out_mult4_2X1_ram_ula[6]~output\, out_out_mult4_2X1_ram_ula[6]~output, Qualcom_LI, 1
instance = comp, \out_out_mult4_2X1_ram_ula[7]~output\, out_out_mult4_2X1_ram_ula[7]~output, Qualcom_LI, 1
instance = comp, \clock~input\, clock~input, Qualcom_LI, 1
instance = comp, \port_map_addr|Add0~1\, port_map_addr|Add0~1, Qualcom_LI, 1
instance = comp, \port_map_pc|outPort[0]\, port_map_pc|outPort[0], Qualcom_LI, 1
instance = comp, \port_map_addr|Add0~5\, port_map_addr|Add0~5, Qualcom_LI, 1
instance = comp, \port_map_pc|outPort[1]\, port_map_pc|outPort[1], Qualcom_LI, 1
instance = comp, \port_map_addr|Add0~9\, port_map_addr|Add0~9, Qualcom_LI, 1
instance = comp, \port_map_pc|outPort[2]\, port_map_pc|outPort[2], Qualcom_LI, 1
instance = comp, \port_map_addr|Add0~13\, port_map_addr|Add0~13, Qualcom_LI, 1
instance = comp, \port_map_pc|outPort[3]\, port_map_pc|outPort[3], Qualcom_LI, 1
instance = comp, \port_map_addr|Add0~17\, port_map_addr|Add0~17, Qualcom_LI, 1
instance = comp, \port_map_pc|outPort[4]\, port_map_pc|outPort[4], Qualcom_LI, 1
instance = comp, \port_map_addr|Add0~21\, port_map_addr|Add0~21, Qualcom_LI, 1
instance = comp, \port_map_pc|outPort[5]\, port_map_pc|outPort[5], Qualcom_LI, 1
instance = comp, \port_map_addr|Add0~25\, port_map_addr|Add0~25, Qualcom_LI, 1
instance = comp, \port_map_pc|outPort[6]\, port_map_pc|outPort[6], Qualcom_LI, 1
instance = comp, \port_map_addr|Add0~29\, port_map_addr|Add0~29, Qualcom_LI, 1
instance = comp, \port_map_pc|outPort[7]\, port_map_pc|outPort[7], Qualcom_LI, 1
instance = comp, \port_map_rom|rom_memory~4\, port_map_rom|rom_memory~4, Qualcom_LI, 1
instance = comp, \port_map_unidade_de_controle|Mux7~0\, port_map_unidade_de_controle|Mux7~0, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~59\, port_map_banco_de_registradores|registradores~59, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~11\, port_map_banco_de_registradores|registradores~11, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~60\, port_map_banco_de_registradores|registradores~60, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~19\, port_map_banco_de_registradores|registradores~19, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~61\, port_map_banco_de_registradores|registradores~61, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~27\, port_map_banco_de_registradores|registradores~27, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~62\, port_map_banco_de_registradores|registradores~62, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~35\, port_map_banco_de_registradores|registradores~35, Qualcom_LI, 1
instance = comp, \port_map_rom|rom_memory~5\, port_map_rom|rom_memory~5, Qualcom_LI, 1
instance = comp, \port_map_rom|rom_memory~6\, port_map_rom|rom_memory~6, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~44\, port_map_banco_de_registradores|registradores~44, Qualcom_LI, 1
instance = comp, \port_map_rom|rom_memory~0\, port_map_rom|rom_memory~0, Qualcom_LI, 1
instance = comp, \port_map_rom|rom_memory~1\, port_map_rom|rom_memory~1, Qualcom_LI, 1
instance = comp, \port_map_rom|rom_memory~9\, port_map_rom|rom_memory~9, Qualcom_LI, 1
instance = comp, \port_map_rom|rom_memory~2\, port_map_rom|rom_memory~2, Qualcom_LI, 1
instance = comp, \port_map_rom|rom_memory~3\, port_map_rom|rom_memory~3, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~43\, port_map_banco_de_registradores|registradores~43, Qualcom_LI, 1
instance = comp, \port_map_mult1_2x1_br_ula|Sout[0]~0\, port_map_mult1_2x1_br_ula|Sout[0]~0, Qualcom_LI, 1
instance = comp, \port_map_rom|rom_memory~8\, port_map_rom|rom_memory~8, Qualcom_LI, 1
instance = comp, \port_map_rom|rom_memory~7\, port_map_rom|rom_memory~7, Qualcom_LI, 1
instance = comp, \port_map_ula|Mux11~0\, port_map_ula|Mux11~0, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~20\, port_map_banco_de_registradores|registradores~20, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~28\, port_map_banco_de_registradores|registradores~28, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~36\, port_map_banco_de_registradores|registradores~36, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~46\, port_map_banco_de_registradores|registradores~46, Qualcom_LI, 1
instance = comp, \port_map_mult1_2x1_br_ula|Sout[1]~1\, port_map_mult1_2x1_br_ula|Sout[1]~1, Qualcom_LI, 1
instance = comp, \port_map_ula|soma|b0|Cout~0\, port_map_ula|soma|b0|Cout~0, Qualcom_LI, 1
instance = comp, \port_map_ula|Mux10~0\, port_map_ula|Mux10~0, Qualcom_LI, 1
instance = comp, \port_map_rom|rom_memory~11\, port_map_rom|rom_memory~11, Qualcom_LI, 1
instance = comp, \port_map_rom|rom_memory~10\, port_map_rom|rom_memory~10, Qualcom_LI, 1
instance = comp, \port_map_ula|Add1~34\, port_map_ula|Add1~34, Qualcom_LI, 1
instance = comp, \port_map_ula|Add1~1\, port_map_ula|Add1~1, Qualcom_LI, 1
instance = comp, \port_map_ula|Add1~5\, port_map_ula|Add1~5, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~21\, port_map_banco_de_registradores|registradores~21, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~29\, port_map_banco_de_registradores|registradores~29, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~37\, port_map_banco_de_registradores|registradores~37, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~48\, port_map_banco_de_registradores|registradores~48, Qualcom_LI, 1
instance = comp, \port_map_ula|Mux9~0\, port_map_ula|Mux9~0, Qualcom_LI, 1
instance = comp, \port_map_ula|Add1~9\, port_map_ula|Add1~9, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~22\, port_map_banco_de_registradores|registradores~22, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~30\, port_map_banco_de_registradores|registradores~30, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~38\, port_map_banco_de_registradores|registradores~38, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~50\, port_map_banco_de_registradores|registradores~50, Qualcom_LI, 1
instance = comp, \port_map_ula|Add1~13\, port_map_ula|Add1~13, Qualcom_LI, 1
instance = comp, \port_map_mult1_2x1_br_ula|Sout[3]~2\, port_map_mult1_2x1_br_ula|Sout[3]~2, Qualcom_LI, 1
instance = comp, \port_map_mult1_2x1_br_ula|Sout[2]~3\, port_map_mult1_2x1_br_ula|Sout[2]~3, Qualcom_LI, 1
instance = comp, \port_map_ula|Mux8~0\, port_map_ula|Mux8~0, Qualcom_LI, 1
instance = comp, \port_map_ula|Mux8~1\, port_map_ula|Mux8~1, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~23\, port_map_banco_de_registradores|registradores~23, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~31\, port_map_banco_de_registradores|registradores~31, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~39\, port_map_banco_de_registradores|registradores~39, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~52\, port_map_banco_de_registradores|registradores~52, Qualcom_LI, 1
instance = comp, \port_map_mult1_2x1_br_ula|Sout[4]~4\, port_map_mult1_2x1_br_ula|Sout[4]~4, Qualcom_LI, 1
instance = comp, \port_map_ula|soma|b3|Cout~0\, port_map_ula|soma|b3|Cout~0, Qualcom_LI, 1
instance = comp, \port_map_ula|soma|b3|Cout~1\, port_map_ula|soma|b3|Cout~1, Qualcom_LI, 1
instance = comp, \port_map_ula|soma|b3|Cout~2\, port_map_ula|soma|b3|Cout~2, Qualcom_LI, 1
instance = comp, \port_map_ula|Mux7~0\, port_map_ula|Mux7~0, Qualcom_LI, 1
instance = comp, \port_map_ula|Mux7~1\, port_map_ula|Mux7~1, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~24\, port_map_banco_de_registradores|registradores~24, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~32\, port_map_banco_de_registradores|registradores~32, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~40\, port_map_banco_de_registradores|registradores~40, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~54\, port_map_banco_de_registradores|registradores~54, Qualcom_LI, 1
instance = comp, \port_map_ula|Mux6~0\, port_map_ula|Mux6~0, Qualcom_LI, 1
instance = comp, \port_map_mult1_2x1_br_ula|Sout[5]~5\, port_map_mult1_2x1_br_ula|Sout[5]~5, Qualcom_LI, 1
instance = comp, \port_map_ula|soma|b5|Cout~0\, port_map_ula|soma|b5|Cout~0, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~25\, port_map_banco_de_registradores|registradores~25, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~33\, port_map_banco_de_registradores|registradores~33, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~41\, port_map_banco_de_registradores|registradores~41, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~56\, port_map_banco_de_registradores|registradores~56, Qualcom_LI, 1
instance = comp, \port_map_mult1_2x1_br_ula|Sout[6]~6\, port_map_mult1_2x1_br_ula|Sout[6]~6, Qualcom_LI, 1
instance = comp, \port_map_ula|Mux5~0\, port_map_ula|Mux5~0, Qualcom_LI, 1
instance = comp, \port_map_ula|Add1~17\, port_map_ula|Add1~17, Qualcom_LI, 1
instance = comp, \port_map_ula|Add1~21\, port_map_ula|Add1~21, Qualcom_LI, 1
instance = comp, \port_map_ula|Add1~25\, port_map_ula|Add1~25, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~26\, port_map_banco_de_registradores|registradores~26, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~34\, port_map_banco_de_registradores|registradores~34, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~42\, port_map_banco_de_registradores|registradores~42, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~58\, port_map_banco_de_registradores|registradores~58, Qualcom_LI, 1
instance = comp, \port_map_mult1_2x1_br_ula|Sout[7]~7\, port_map_mult1_2x1_br_ula|Sout[7]~7, Qualcom_LI, 1
instance = comp, \port_map_ula|Mux4~0\, port_map_ula|Mux4~0, Qualcom_LI, 1
instance = comp, \port_map_ula|pot_map_multi|Mult0~mac\, port_map_ula|pot_map_multi|Mult0~mac, Qualcom_LI, 1
instance = comp, \port_map_ula|Add1~29\, port_map_ula|Add1~29, Qualcom_LI, 1
instance = comp, \port_map_ula|Mux4~1\, port_map_ula|Mux4~1, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~18\, port_map_banco_de_registradores|registradores~18, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~57\, port_map_banco_de_registradores|registradores~57, Qualcom_LI, 1
instance = comp, \port_map_ula|Mux5~1\, port_map_ula|Mux5~1, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~17\, port_map_banco_de_registradores|registradores~17, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~55\, port_map_banco_de_registradores|registradores~55, Qualcom_LI, 1
instance = comp, \port_map_ula|Mux6~1\, port_map_ula|Mux6~1, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~16\, port_map_banco_de_registradores|registradores~16, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~53\, port_map_banco_de_registradores|registradores~53, Qualcom_LI, 1
instance = comp, \port_map_ula|Mux7~2\, port_map_ula|Mux7~2, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~15\, port_map_banco_de_registradores|registradores~15, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~51\, port_map_banco_de_registradores|registradores~51, Qualcom_LI, 1
instance = comp, \port_map_ula|Mux8~2\, port_map_ula|Mux8~2, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~14\, port_map_banco_de_registradores|registradores~14, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~49\, port_map_banco_de_registradores|registradores~49, Qualcom_LI, 1
instance = comp, \port_map_ula|Mux9~1\, port_map_ula|Mux9~1, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~13\, port_map_banco_de_registradores|registradores~13, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~47\, port_map_banco_de_registradores|registradores~47, Qualcom_LI, 1
instance = comp, \port_map_ula|Mux10~1\, port_map_ula|Mux10~1, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~12\, port_map_banco_de_registradores|registradores~12, Qualcom_LI, 1
instance = comp, \port_map_banco_de_registradores|registradores~45\, port_map_banco_de_registradores|registradores~45, Qualcom_LI, 1
instance = comp, \port_map_ula|Mux11~2\, port_map_ula|Mux11~2, Qualcom_LI, 1
instance = comp, \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0\, port_map_ram|mem_rtl_0|auto_generated|ram_block1a0, Qualcom_LI, 1
instance = comp, \port_map_ram|mem_rtl_0|auto_generated|ram_block1a1\, port_map_ram|mem_rtl_0|auto_generated|ram_block1a1, Qualcom_LI, 1
instance = comp, \port_map_ram|mem_rtl_0|auto_generated|ram_block1a2\, port_map_ram|mem_rtl_0|auto_generated|ram_block1a2, Qualcom_LI, 1
instance = comp, \port_map_ram|mem_rtl_0|auto_generated|ram_block1a3\, port_map_ram|mem_rtl_0|auto_generated|ram_block1a3, Qualcom_LI, 1
instance = comp, \port_map_ram|mem_rtl_0|auto_generated|ram_block1a4\, port_map_ram|mem_rtl_0|auto_generated|ram_block1a4, Qualcom_LI, 1
instance = comp, \port_map_ram|mem_rtl_0|auto_generated|ram_block1a5\, port_map_ram|mem_rtl_0|auto_generated|ram_block1a5, Qualcom_LI, 1
instance = comp, \port_map_ram|mem_rtl_0|auto_generated|ram_block1a6\, port_map_ram|mem_rtl_0|auto_generated|ram_block1a6, Qualcom_LI, 1
instance = comp, \port_map_ram|mem_rtl_0|auto_generated|ram_block1a7\, port_map_ram|mem_rtl_0|auto_generated|ram_block1a7, Qualcom_LI, 1
instance = comp, \port_map_ula|Equal0~0\, port_map_ula|Equal0~0, Qualcom_LI, 1
instance = comp, \port_map_ula|soma|overflow~0\, port_map_ula|soma|overflow~0, Qualcom_LI, 1
instance = comp, \port_map_ula|Mux12~0\, port_map_ula|Mux12~0, Qualcom_LI, 1
instance = comp, \port_map_ula|Mux11~1\, port_map_ula|Mux11~1, Qualcom_LI, 1
instance = comp, \port_map_ula|overflow\, port_map_ula|overflow, Qualcom_LI, 1
