-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 19.1.0 Build 670 09/22/2019 Patches 0.09std SJ Lite Edition"

-- DATE "04/27/2021 21:22:37"

-- 
-- Device: Altera 5CSXFC6D6F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for Active-HDL (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	FinalProject IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0)
	);
END FinalProject;

-- Design Ports Information
-- KEY[1]	=>  Location: PIN_AK4,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_AA14,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_AA15,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_AB23,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_AC23,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_AD24,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_AG25,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_AF25,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_AE24,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_AF24,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_AB22,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_AC22,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AJ4,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AD30,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB30,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AA30,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AC28,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AC29,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_V25,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_W25,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AC30,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AB28,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_Y27,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF FinalProject IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~13_wirecell_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|rst_controller|always2~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_early_rst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~5_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~6\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~2\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~9_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~53_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[5]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[6]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~10\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~17_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~18\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~21_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~22\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~25_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~2\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~9_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[8]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~26\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~29_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~30\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~33_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~26\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~21_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~22\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~17_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[9]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[7]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|read~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_waitrequest~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_waitrequest~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[10]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_rdctl~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[2]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_retaddr~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~1_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_rd~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal3~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_rd~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|t_dav~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|wr_rfifo~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_rd~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|always2~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|always2~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|r_val~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|r_val~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|r_val~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_wr~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_wr~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|read_0~q\ : std_logic;
SIGNAL \u0|pio_0|always0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|pio_0|always0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \u0|pio_0|always0~2_combout\ : std_logic;
SIGNAL \u0|pio_0|always0~3_combout\ : std_logic;
SIGNAL \u0|pio_0|always0~4_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[4]~4_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout\ : std_logic;
SIGNAL \u0|pio_0|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[5]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[11]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \u0|pio_0|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[7]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~22\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~26\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~18\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~2\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~6\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~10\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~13_sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~1_sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~17_sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~25_sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~21_sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan1~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~5_sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~9_sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan1~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_AF~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AE~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AF~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|always2~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|pause_irq~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|pause_irq~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[8]~0_combout\ : std_logic;
SIGNAL \u0|pio_0|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add1~1_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[12]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[13]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AE~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan0~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_AE~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[14]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|ac~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ac~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add1~2\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add1~6\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add1~13_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[15]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add1~14\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add1~10\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add1~18\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add1~21_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add1~22\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add1~25_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[22]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add1~5_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[17]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[6]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_logic~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[16]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[9]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[8]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_shift_logical~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_rot_right~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[31]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[15]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[31]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[20]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[23]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[18]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[19]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~27_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[21]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~31_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~28_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[20]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_iw[20]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[14]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[13]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[12]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[11]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[10]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~130\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~98\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~94\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~102\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~90\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~86\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~81_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[31]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~85_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[30]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[30]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~89_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[29]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[29]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~101_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[28]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[28]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result[28]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[27]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~93_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[27]~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~97_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[26]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[26]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[7]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[4]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[2]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[15]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[6]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[15]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~38\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~53_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~54\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~41_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~42\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~45_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~46\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~61_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[15]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[14]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[13]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[12]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[11]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~13_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[10]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[8]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[7]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[7]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[6]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~33_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[9]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[5]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[3]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~78_cout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~66\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~70\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~62\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~58\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~54\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~50\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~14\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~6\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~22\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~10\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~18\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~2\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~26\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~42\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~46\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~30\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~34\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~37_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~62\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~49_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~50\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~57_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[17]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~38\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~110\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~106\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~118\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~114\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~126\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~122\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~134\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~129_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[25]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[25]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~133_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[24]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[24]~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~30_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[23]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~121_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[23]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~125_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[22]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[22]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[5]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[21]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~113_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[21]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[20]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~117_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[20]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[3]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[19]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~105_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[19]~25_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add1~9_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~109_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[18]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[18]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[17]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result[17]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[17]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~9_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|woverflow~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|woverflow~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[0]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[0]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|rvalid~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|rvalid~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add1~17_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[30]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[31]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[1]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[1]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|LessThan0~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[29]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[30]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[14]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~45_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[14]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[14]~12_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~9_combout\ : std_logic;
SIGNAL \u0|pio_0|data_out[9]~feeder_combout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[19]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[13]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~41_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[13]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[13]~11_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[27]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[26]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[29]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[12]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~25_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[12]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[12]~7_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|pio_0|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[6]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[17]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[11]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[11]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~1_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[11]~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[28]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[28]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~5_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[7]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[7]~2_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[25]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[27]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[2]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[2]~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[3]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[10]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~17_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[10]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|always1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|always1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[2]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[10]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[8]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~5_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[4]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[4]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[4]~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[1]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[24]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[26]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[4]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[6]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[0]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~65_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_mem_byte_en~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[24]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[23]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[23]~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[22]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~69_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[21]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[9]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[9]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[9]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[25]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~21_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[8]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[8]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[18]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_pending~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_iw[7]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[3]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~57_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~10\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~6\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~34\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~29_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~30\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~25_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[0]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~13_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[6]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[6]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[16]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[5]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[5]~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|write~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address[7]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[1]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_ld~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add3~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add3~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add3~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_done~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add3~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_stall~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_write_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ld_stall~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ld_stall~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_valid_from_R~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_valid_from_R~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[16]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~33_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[16]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[16]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|wren~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[15]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[9]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~9_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~18\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~14\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add0~37_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|wren~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[3]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_logic~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~29_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[15]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[15]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal3~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout\ : std_logic;
SIGNAL \u0|pio_0|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_wrctl~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal133~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_estatus_reg~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal132~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_eret~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_bret~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_bstatus_reg~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~49_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[10]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[4]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[4]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~53_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[2]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~82\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~73_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_cmp_result~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_cmp_result~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[14]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[3]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[5]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_wr_dst_reg~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_wr_dst_reg~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wren~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[8]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[12]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~34\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~13_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[11]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_sub~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_sub~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add2~61_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[4]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_st~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_write_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_valid~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|i_read_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|i_read~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_valid~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_valid~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_new_inst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ld_stall~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_read_nxt~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_read~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_stall~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_write~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[7]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal134~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_ienable_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|intr_req~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[13]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_break~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_enabled~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|F_pc\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_data\ : std_logic_vector(93 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|rst_controller|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_data\ : std_logic_vector(93 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data\ : std_logic_vector(93 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pio_0|data_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|pio_0|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|pio_1|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|pio_1|read_mux_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\ : std_logic_vector(10 DOWNTO 2);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\ : std_logic_vector(29 DOWNTO 1);
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a99~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a67~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a35~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a97~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a65~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a33~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a111~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a79~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a47~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a110~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a78~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a46~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a109~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a77~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a45~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a108~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a76~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a107~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a75~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a43~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_st~q\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a101~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a69~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a37~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a100~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a68~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~73_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_readdata\ : std_logic_vector(30 DOWNTO 4);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_W_estatus_reg~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~69_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~65_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~81_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a116~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a84~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a117~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a85~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a53~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a115~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a83~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a51~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a113~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a81~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a49~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a122~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a90~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a121~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a89~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a57~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a119~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a87~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a55~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a118~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a86~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a102~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a70~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a103~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a71~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a39~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a106~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a74~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a105~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a73~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a41~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\ : std_logic_vector(17 DOWNTO 2);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~85_sumout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a127~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a95~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a63~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a31~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a126~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a94~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a62~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a125~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a93~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a61~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a29~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a124~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a92~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a60~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a123~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a91~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a59~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~133_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~129_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~125_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~121_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~117_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~113_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~109_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~105_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~101_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~97_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~93_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Add2~89_sumout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg[8]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_enable_action_strobe~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_monitor_ready~q\ : std_logic;
SIGNAL \u0|rst_controller|ALT_INV_r_sync_rst~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rvalid0~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write_stalled~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_t_dav~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_state~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rvalid~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_tck_t_dav~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_state~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|ALT_INV_dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_DRsize.000~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|ALT_INV_dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_adapted_tdo~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|ALT_INV_r_val~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_fifo_wr~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_valid_from_R~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_op_bret~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_break~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|ALT_INV_r_early_rst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_wr~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_take_action_ocireg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_write~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_debugaccess~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|ALT_INV_r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 1);
SIGNAL \u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_read2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_read1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_read_req~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rvalid0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write_stalled~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_r_ena1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_r_val~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_hbreak_enabled~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_rd_d1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem[0][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem[0][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_DRsize.100~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_cdr~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|ALT_INV_dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_sync2_uir~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|ALT_INV_dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_sync2_udr~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \u0|pio_0|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|ALT_INV_read_accepted~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_i_read~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_write_accepted~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_d_write~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_waitrequest~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_read~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_t_ena~reg0_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_fifo_rd~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_fifo_rd~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_av_waitrequest~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_read_accepted~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_d_read~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|ALT_INV_always2~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_stall~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_done~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_ld_stall~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_ld_stall~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem32~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem16~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_ld_stall~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_waiting_for_data~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_d_write_nxt~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_av_waitrequest~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_end_begintransfer~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|pio_0|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_uav_read~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent|ALT_INV_m0_write~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_always2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|ALT_INV_always2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_d_write_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_new_inst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_valid~q\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_F_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[21]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_hbreak_req~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_W_valid~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_jtag_break~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_hbreak_pending~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_W_ipending_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_W_status_reg_pie~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_W_cmp_result~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_uncond~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_uncond_cti_non_br~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_exception~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|ALT_INV_grant[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_monitor_error~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write_valid~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_always2~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[2]~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|ALT_INV_always1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[3]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[4]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[5]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[14]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[13]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[17]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[16]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[15]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[12]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[8]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[10]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[6]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[9]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[7]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[11]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_wr_rfifo~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_single_step_mode~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_break_on_reset~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|ALT_INV_dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|ALT_INV_av_readdata[8]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_fifo_AF~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_pause_irq~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_ien_AF~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_av_readdata\ : std_logic_vector(9 DOWNTO 9);
SIGNAL \u0|jtag_uart_0|ALT_INV_ien_AE~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_fifo_AE~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_W_ienable_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal132~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_W_bstatus_reg~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_op_eret~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem[1][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem[1][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|ALT_INV_wren~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_data\ : std_logic_vector(52 DOWNTO 51);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[1][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[1][75]~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem8~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem8~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem16~1_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|ALT_INV_read_accepted~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_read~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_hi~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_br_cmp~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_force_src2_zero~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_src_imm5_shift_rot~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_retaddr~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_wr_dst_reg~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_update_grant~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|ALT_INV_top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src1_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent|ALT_INV_m0_write~0_combout\ : std_logic;
SIGNAL \u0|pio_0|ALT_INV_always0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent|ALT_INV_m0_write~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data[7]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre[7]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre[10]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[20]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_src_imm5_shift_rot~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_packet_in_progress~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_src2[4]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_src1[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_src1[10]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_wait_latency_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_waitrequest~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_write_accepted~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address[7]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_enable_action_strobe~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[25]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[22]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[28]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[30]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data[4]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data[7]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg[17]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[18]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[17]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[7]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[9]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[8]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[4]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[14]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[17]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[16]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_src2[15]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[15]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[6]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[11]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_F_pc[5]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_SW[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[7]~input_o\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \ALT_INV_altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \ALT_INV_~GND~combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_shift_rot~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_logic~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_alu_force_xor~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_alu_force_xor~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_wr_dst_reg~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_alu_subtract~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_alu_subtract~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[6]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[5]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[4]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[2]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[3]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[6]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[5]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[0]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[4]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[0]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[0]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[0]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[2]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[1]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[1]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[1]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[7]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[7]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~50_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_DRsize.010~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_jupdate~0_combout\ : std_logic;
SIGNAL \u0|pio_0|ALT_INV_data_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[24]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[25]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[22]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[23]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[20]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[21]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[18]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[19]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|ALT_INV_woverflow~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_ac~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_rvalid~q\ : std_logic;
SIGNAL \u0|pio_0|ALT_INV_always0~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_jupdate~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[1]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_invert_arith_src_msb~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[2]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rot_right~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_logical~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[3]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[4]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[5]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[6]~2_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld_signed~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_always2~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_jupdate2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_jupdate1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_control_rd_data[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[0]~1_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_src_imm5_shift_rot~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte0_data[7]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[7]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[2]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[2]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[0]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[0]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[3]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[3]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[4]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[4]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_monitor_go~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|ALT_INV_din_s1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_read_0~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_t_pause~reg0_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~15_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal134~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal133~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_resetlatch~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr[34]~30_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|ALT_INV_grant[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[28]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[29]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[30]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[31]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[0]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[1]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[26]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[27]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_W_control_rd_data\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_lo~0_combout\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
LEDR <= ww_LEDR;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~19_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~18_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~17_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~16_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~15_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~14_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~13_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~4_combout\ & gnd & gnd & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~25_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~20_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~12_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~5_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~1_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u0|nios2_gen2_0|cpu|d_writedata\(7) & \u0|nios2_gen2_0|cpu|d_writedata\(6) & \u0|nios2_gen2_0|cpu|d_writedata\(5) & \u0|nios2_gen2_0|cpu|d_writedata\(4) & 
\u0|nios2_gen2_0|cpu|d_writedata\(3) & \u0|nios2_gen2_0|cpu|d_writedata\(2) & \u0|nios2_gen2_0|cpu|d_writedata\(1) & \u0|nios2_gen2_0|cpu|d_writedata\(0));

\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rdata\(0) <= \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rdata\(1) <= \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rdata\(2) <= \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rdata\(3) <= \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rdata\(4) <= \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rdata\(5) <= \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rdata\(6) <= \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rdata\(7) <= \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~19_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~20_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~21_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~22_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~17_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~18_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~29_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~30_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~27_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~28_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~25_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~26_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~23_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~24_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~9_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~8_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~7_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~11_combout\
& \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~10_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~6_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~1_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~4_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~2_combout\
& \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~5_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~0_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~3_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~12_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~13_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~14_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~15_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~16_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout\);

\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|nios2_gen2_0|cpu|R_dst_regnum\(4) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(3) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(2) & 
\u0|nios2_gen2_0|cpu|R_dst_regnum\(1) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(0));

\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|nios2_gen2_0|cpu|D_iw\(26) & \u0|nios2_gen2_0|cpu|D_iw\(25) & \u0|nios2_gen2_0|cpu|D_iw\(24) & 
\u0|nios2_gen2_0|cpu|D_iw\(23) & \u0|nios2_gen2_0|cpu|D_iw\(22));

\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~19_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~20_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~21_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~22_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~17_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~18_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~29_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~30_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~27_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~28_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~25_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~26_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~23_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~24_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~9_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~8_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~7_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~11_combout\
& \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~10_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~6_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~1_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~4_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~2_combout\
& \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~5_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~0_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~3_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~12_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~13_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~14_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~15_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~16_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout\);

\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|nios2_gen2_0|cpu|R_dst_regnum\(4) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(3) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(2) & 
\u0|nios2_gen2_0|cpu|R_dst_regnum\(1) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(0));

\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|nios2_gen2_0|cpu|D_iw\(31) & \u0|nios2_gen2_0|cpu|D_iw\(30) & \u0|nios2_gen2_0|cpu|D_iw\(29) & 
\u0|nios2_gen2_0|cpu|D_iw\(28) & \u0|nios2_gen2_0|cpu|D_iw\(27));

\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata\(7) & \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata\(6) & 
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata\(5) & \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata\(4) & \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata\(3) & 
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata\(2) & \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata\(1) & \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(0) <= \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(1) <= \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(2) <= \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(3) <= \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(4) <= \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(5) <= \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(6) <= \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(7) <= \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);

\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & gnd & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~29_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~28_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~31_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~26_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~27_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~30_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~21_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout\ & gnd & gnd & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~10_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~9_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~8_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~7_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~6_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~23_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~22_combout\);

\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~3_combout\ & 
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~2_combout\);

\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(17);
\u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(2) <= NOT \u0|nios2_gen2_0|cpu|F_pc\(2);
\u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(0) <= NOT \u0|nios2_gen2_0|cpu|F_pc\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(25) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(25);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rdata\(1) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rdata\(1);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rdata\(2) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rdata\(2);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rdata\(3) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rdata\(3);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rdata\(4) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rdata\(4);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rdata\(5) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rdata\(5);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rdata\(6) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rdata\(6);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rdata\(7) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rdata\(7);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rdata\(0) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rdata\(0);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(2);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(3);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(4) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(4);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(5) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(5);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(14) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(14);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(13) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(13);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(17) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(17);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(16) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(16);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(15) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(15);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(12) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(12);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(8) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(8);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(10) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(10);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(6) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(6);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(9) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(9);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(7) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(7);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(11) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(11);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(2);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(0);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(14);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(12);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(9) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(8) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(7) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(6) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(5) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(4) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(2) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(3) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(2) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(2) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(2);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(4) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(4);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(1) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(4) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(5) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(29) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(1) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(1);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(3) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(3);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(8) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(8);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(0) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(0);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(10) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(10);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(0) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(0) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(2) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(2);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(9) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(9);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(1) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(1);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(1) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(1);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(0) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a99~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a67~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a35~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a97~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a65~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a33~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a111~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a79~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a47~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a110~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a78~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a46~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a109~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a77~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a45~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a108~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a76~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a107~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a75~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a43~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_Add0~13_sumout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~13_sumout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(3) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(3) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(3);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(5) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(5);
\u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(13) <= NOT \u0|nios2_gen2_0|cpu|F_pc\(13);
\u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(15) <= NOT \u0|nios2_gen2_0|cpu|F_pc\(15);
\u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(10) <= NOT \u0|nios2_gen2_0|cpu|F_pc\(10);
\u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(14) <= NOT \u0|nios2_gen2_0|cpu|F_pc\(14);
\u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(12) <= NOT \u0|nios2_gen2_0|cpu|F_pc\(12);
\u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(11) <= NOT \u0|nios2_gen2_0|cpu|F_pc\(11);
\u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(9) <= NOT \u0|nios2_gen2_0|cpu|F_pc\(9);
\u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(3) <= NOT \u0|nios2_gen2_0|cpu|F_pc\(3);
\u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(4) <= NOT \u0|nios2_gen2_0|cpu|F_pc\(4);
\u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(5) <= NOT \u0|nios2_gen2_0|cpu|F_pc\(5);
\u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(6) <= NOT \u0|nios2_gen2_0|cpu|F_pc\(6);
\u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(7) <= NOT \u0|nios2_gen2_0|cpu|F_pc\(7);
\u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(8) <= NOT \u0|nios2_gen2_0|cpu|F_pc\(8);
\u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(1) <= NOT \u0|nios2_gen2_0|cpu|F_pc\(1);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(16) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(16);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~29_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~29_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(15) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(15);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(15) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(15);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~25_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~25_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(12) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(12);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(12) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(12);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~21_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~21_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(8) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(8);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(8) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(8);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~17_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~17_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(10) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(10);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(10) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(10);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~13_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~13_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(6) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(6);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(6) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(6);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~9_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~9_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(9) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(9);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(9) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(9);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~5_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~5_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(7) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(7);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(7) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(7);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~1_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~1_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(11) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(11);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(11) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(11);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\(0) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\(1) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\(2) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\(3) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\(4) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(4);
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_st~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_st~q\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a101~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a69~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a37~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a100~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a68~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(30) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(30);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(17) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(17);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(29) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(29);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(10) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(10);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(28) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(28);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(4) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(4);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(27) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(27);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(6) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(6);
\u0|nios2_gen2_0|cpu|ALT_INV_Add0~61_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add0~61_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Add0~57_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add0~57_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Add0~53_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add0~53_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Add0~49_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add0~49_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Add0~45_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add0~45_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Add0~41_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add0~41_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Add0~37_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add0~37_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Add0~33_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add0~33_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Add0~29_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add0~29_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Add0~25_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add0~25_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Add0~21_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add0~21_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Add0~17_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add0~17_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Add0~13_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add0~13_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Add0~9_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add0~9_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Add0~5_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add0~5_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Add0~1_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add0~1_sumout\;
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(1) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(2) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(3) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(4) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(5) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(6) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(7) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(8) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(9) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(10) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(11) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(12) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(13) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(14) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(15) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(16) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(17) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(18) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(19) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(20) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(21) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(22) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(23) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(24) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(25) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(26) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(27) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(28) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(29) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(30) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(31) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(0) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(24) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(24) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(26) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(26);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~61_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~61_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(2) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(2);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~57_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~57_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(3) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(3);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~53_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~53_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(4) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(4);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~49_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~49_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(5) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(5);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(5) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(5);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~45_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~45_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(14) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(14);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(14) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(14);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~41_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~41_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(13) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(13);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(13) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(13);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~37_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~37_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(17) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(17);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(17) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(17);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~33_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~33_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(16) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(16);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(31) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(31) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(31);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(30) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(30);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(30) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(29) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(29);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(28) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(28) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(28);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(16) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(16) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(16);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(18) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(18);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(27) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(27) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(27);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(26) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(26) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(26);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(5) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(5);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(24) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(24);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(24) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(24);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(25) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(25);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(25) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(25);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(22) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(22);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(22) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(22);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(23) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(23);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(23) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(23);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(20) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(20);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(20) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(20);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(21) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(21);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(21) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(21);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(18) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(18);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(18) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(18);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(19) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(19);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(19) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(19);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(28) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(28);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(28) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(28);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(29) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(29);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(29) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(29);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(30) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(30);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(30) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(30);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(31) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(31);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(1) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(1);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(26) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(26);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(26) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(26);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(27) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(27);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(27) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(27);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~73_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~73_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte0_data\(0) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(0);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(0) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(25) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(25) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(25);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(4) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(4);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(1) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(1);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(18) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(18);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(17) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(17);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(26) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(26);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(25) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(25);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(24) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(24);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(23) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(23);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(22) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(22);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte0_data\(7) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_readdata\(4) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(4);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(16) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(16);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(15) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(15);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(14) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(14);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(13) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(13);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(12) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(12);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(6) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(6);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(7) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(7);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(10) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(10);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(9) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(9);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(8) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(8);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(0) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(0);
\u0|nios2_gen2_0|cpu|ALT_INV_W_estatus_reg~q\ <= NOT \u0|nios2_gen2_0|cpu|W_estatus_reg~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(11) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(11);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~69_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~69_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~65_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~65_sumout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(32) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(32);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(8) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(8);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~81_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~81_sumout\;
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(0) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(24) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(24);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte0_data\(2) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(2);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(0) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(0);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte0_data\(3) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(3);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte0_data\(4) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(4);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte0_data\(5) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(5);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(19) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(19);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a116~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a84~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a117~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a85~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a53~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a115~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a83~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a51~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte0_data\(6) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(6);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a113~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a81~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a49~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a122~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a90~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a121~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a89~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a57~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a119~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a87~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a55~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a118~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a86~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\;
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(1) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(1);
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(7) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(20) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(20);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(21) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(21);
\u0|jtag_uart_0|ALT_INV_Add0~25_sumout\ <= NOT \u0|jtag_uart_0|Add0~25_sumout\;
\u0|jtag_uart_0|ALT_INV_Add0~21_sumout\ <= NOT \u0|jtag_uart_0|Add0~21_sumout\;
\u0|jtag_uart_0|ALT_INV_Add0~17_sumout\ <= NOT \u0|jtag_uart_0|Add0~17_sumout\;
\u0|jtag_uart_0|ALT_INV_Add0~13_sumout\ <= NOT \u0|jtag_uart_0|Add0~13_sumout\;
\u0|jtag_uart_0|ALT_INV_Add0~9_sumout\ <= NOT \u0|jtag_uart_0|Add0~9_sumout\;
\u0|jtag_uart_0|ALT_INV_Add0~5_sumout\ <= NOT \u0|jtag_uart_0|Add0~5_sumout\;
\u0|jtag_uart_0|ALT_INV_Add0~1_sumout\ <= NOT \u0|jtag_uart_0|Add0~1_sumout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a102~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a70~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a103~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a71~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a39~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a106~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a74~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a105~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a73~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a41~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\;
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(2) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(3) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(4) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(5) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(6) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(7) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(8) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(9) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(10) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(11) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(12) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(13) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(14) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(15) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(16) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16);
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(17) <= NOT \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(8) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(18) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(18);
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(1) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(16) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(16);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(7) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(7) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(7);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(9) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(9);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(24) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(24);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(25) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(25);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(22) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(22);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(23) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(23);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(20) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(20);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(21) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(21);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(18) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(18);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(19) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(19);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(28) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(28);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data\(4) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(4);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(29) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(29);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data\(5) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(5);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(30) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(30);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data\(6) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(6);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(31) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(31);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data\(7) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(7);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(26) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(26);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data\(2) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(2);
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(27) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(27);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data\(3) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(3);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~85_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~85_sumout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(23) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(23) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(23);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(8) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(8);
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(2) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(31) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(31);
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(3) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3);
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(4) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4);
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(5) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data\(1) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(1);
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(17) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(20) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(20);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data\(0) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(0);
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(16) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(20) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(20);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(21) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(21);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(19) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(19);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(18) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(18);
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(6) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(17) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(17);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a127~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a95~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a63~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a31~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a126~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a94~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a62~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a125~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a93~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a61~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a29~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a124~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a92~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a60~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a123~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a91~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a59~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\;
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(23) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(23);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(22) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(22);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(15) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(14) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(13) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(19) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(19) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(19);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(20) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(20) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(20);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(22) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(22);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(10) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(10);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(9) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(9);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(8) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(8);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(11) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(17) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(17) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(17);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte0_data\(1) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(1);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(19) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(19);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(6) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(6) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(6);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(22) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(22) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(22);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(10) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(15) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(15);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(8) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(8);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(14) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(14);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(10) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(10);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~133_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~133_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(24) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(24);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~129_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~129_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(25) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(25);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~125_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~125_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(22) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(22);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~121_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~121_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(23) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(23);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~117_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~117_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~113_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~113_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~109_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~109_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~105_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~105_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~101_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~101_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(28) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(28);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(29) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(29);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~97_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~97_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(26) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(26);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~93_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~93_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(27) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(27);
\u0|nios2_gen2_0|cpu|ALT_INV_Add2~89_sumout\ <= NOT \u0|nios2_gen2_0|cpu|Add2~89_sumout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(30) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(30);
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(22) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22);
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(21) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(21) <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result\(21);
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(20) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20);
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(18) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_readdata\(30) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(30);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_readdata\(28) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(28);
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(19) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(21) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(21) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(21);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(23) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(23);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(9) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(12) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(18) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg[8]~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(3) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_enable_action_strobe~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_ir\(0) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_ir\(1) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(37) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(36) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(0) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(1) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_monitor_ready~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\;
\u0|rst_controller|ALT_INV_r_sync_rst~q\ <= NOT \u0|rst_controller|r_sync_rst~q\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rvalid0~q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(2) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(2);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift~4_combout\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~4_combout\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write_stalled~q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\;
\u0|jtag_uart_0|ALT_INV_t_dav~q\ <= NOT \u0|jtag_uart_0|t_dav~q\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_state~0_combout\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|state~0_combout\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rvalid~q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid~q\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(9) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(9);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(1) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(1);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_tck_t_dav~q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift~0_combout\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_state~q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|state~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|ALT_INV_dreg\(0) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_DRsize.000~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~6_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~6_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|ALT_INV_dreg\(0) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~5_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~5_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_ir_out\(1) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(1);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_ir_out\(0) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(0) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(0);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_adapted_tdo~q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|R_src2_use_imm~1_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(12) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(12);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(11) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(11);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(10) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(10);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(13) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(13);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(14) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(14);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(13) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(9) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(9);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(12) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(12);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(11) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(11);
\u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\ <= NOT \u0|mm_interconnect_0|router|Equal2~0_combout\;
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\ <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\;
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(5) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(4) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(3) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(2) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(1) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(0) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(7) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(7);
\u0|jtag_uart_0|ALT_INV_r_val~0_combout\ <= NOT \u0|jtag_uart_0|r_val~0_combout\;
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\ <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\;
\u0|jtag_uart_0|ALT_INV_fifo_wr~q\ <= NOT \u0|jtag_uart_0|fifo_wr~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_valid_from_R~q\ <= NOT \u0|nios2_gen2_0|cpu|E_valid_from_R~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_op_bret~combout\ <= NOT \u0|nios2_gen2_0|cpu|D_op_bret~combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal0~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(5);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(4) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(4);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(3);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(1);
\u0|nios2_gen2_0|cpu|ALT_INV_Equal62~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal62~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(16);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(15);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(13);
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_break~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_break~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(11);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(35) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(35);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_byteenable\(0) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|byteenable\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\;
\u0|rst_controller|ALT_INV_r_early_rst~q\ <= NOT \u0|rst_controller|r_early_rst~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_wr~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(37) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(37);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(36) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(36);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg~2_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(4) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(1) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(1);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_take_action_ocireg~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_write~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|write~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_Equal0~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_Equal0~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_debugaccess~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(3) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(3);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(4) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(4);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(5) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(5);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(6) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(6);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(7) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(7);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(8);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(1) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(1);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(2) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(2);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(0) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(0) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(25) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(34) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\;
\u0|rst_controller|ALT_INV_r_sync_rst_chain\(1) <= NOT \u0|rst_controller|r_sync_rst_chain\(1);
\u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(4) <= NOT \u0|rst_controller|altera_reset_synchronizer_int_chain\(4);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst2~q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst2~q\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_read2~q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read2~q\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_read1~q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read1~q\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_read_req~q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read_req~q\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rvalid0~0_combout\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(3) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(3);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write_stalled~0_combout\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\;
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\ <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_r_ena1~q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\;
\u0|jtag_uart_0|ALT_INV_r_val~q\ <= NOT \u0|jtag_uart_0|r_val~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_hbreak_enabled~q\ <= NOT \u0|nios2_gen2_0|cpu|hbreak_enabled~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_rd_d1~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(35) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\;
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem[0][57]~q\ <= NOT \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\;
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem[0][75]~q\ <= NOT \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\;
\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w11_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0);
\u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\ <= NOT \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][57]~q\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][75]~q\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0);
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(11) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~17_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_DRsize.100~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_cdr~combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_d_byteenable\(0) <= NOT \u0|nios2_gen2_0|cpu|d_byteenable\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(33) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(32) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(31) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(30) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(29) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29);
\u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\ <= NOT \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(17) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|ALT_INV_dreg\(0) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_sync2_uir~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|ALT_INV_dreg\(0) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_sync2_udr~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(1) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(1);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(28) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(26) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(27) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(5) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5);
\u0|pio_0|ALT_INV_always0~0_combout\ <= NOT \u0|pio_0|always0~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1);
\u0|mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\;
\u0|mm_interconnect_0|router_001|ALT_INV_Equal0~0_combout\ <= NOT \u0|mm_interconnect_0|router_001|Equal0~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|ALT_INV_read_accepted~q\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_i_read~q\ <= NOT \u0|nios2_gen2_0|cpu|i_read~q\;
\u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\;
\u0|mm_interconnect_0|router|ALT_INV_Equal0~2_combout\ <= NOT \u0|mm_interconnect_0|router|Equal0~2_combout\;
\u0|mm_interconnect_0|router|ALT_INV_Equal0~1_combout\ <= NOT \u0|mm_interconnect_0|router|Equal0~1_combout\;
\u0|mm_interconnect_0|router|ALT_INV_Equal0~0_combout\ <= NOT \u0|mm_interconnect_0|router|Equal0~0_combout\;
\u0|mm_interconnect_0|router|ALT_INV_always1~0_combout\ <= NOT \u0|mm_interconnect_0|router|always1~0_combout\;
\u0|mm_interconnect_0|router|ALT_INV_Equal2~2_combout\ <= NOT \u0|mm_interconnect_0|router|Equal2~2_combout\;
\u0|jtag_uart_0|ALT_INV_av_waitrequest~0_combout\ <= NOT \u0|jtag_uart_0|av_waitrequest~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_write_accepted~q\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\;
\u0|mm_interconnect_0|router|ALT_INV_Equal3~1_combout\ <= NOT \u0|mm_interconnect_0|router|Equal3~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_d_write~q\ <= NOT \u0|nios2_gen2_0|cpu|d_write~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_waitrequest~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\;
\u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1) <= NOT \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1);
\u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0) <= NOT \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(0) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(34) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(34);
\u0|rst_controller|ALT_INV_r_sync_rst_chain\(2) <= NOT \u0|rst_controller|r_sync_rst_chain\(2);
\u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(2) <= NOT \u0|rst_controller|altera_reset_synchronizer_int_chain\(2);
\u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(3) <= NOT \u0|rst_controller|altera_reset_synchronizer_int_chain\(3);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_read~q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read~q\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(4) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(4);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\ <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\;
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~1_combout\ <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\;
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_t_ena~reg0_q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\;
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2);
\u0|jtag_uart_0|ALT_INV_fifo_rd~1_combout\ <= NOT \u0|jtag_uart_0|fifo_rd~1_combout\;
\u0|jtag_uart_0|ALT_INV_fifo_rd~0_combout\ <= NOT \u0|jtag_uart_0|fifo_rd~0_combout\;
\u0|jtag_uart_0|ALT_INV_av_waitrequest~q\ <= NOT \u0|jtag_uart_0|av_waitrequest~q\;
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\ <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_read_accepted~q\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_d_read~q\ <= NOT \u0|nios2_gen2_0|cpu|d_read~q\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\;
\u0|mm_interconnect_0|router|ALT_INV_Equal3~0_combout\ <= NOT \u0|mm_interconnect_0|router|Equal3~0_combout\;
\u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\ <= NOT \u0|mm_interconnect_0|router|Equal2~1_combout\;
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3);
\u0|jtag_uart_0|ALT_INV_always2~1_combout\ <= NOT \u0|jtag_uart_0|always2~1_combout\;
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\ <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_stall~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_stall~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_done~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_done~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_ld_stall~2_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_ld_stall~2_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_ld_stall~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_ld_stall~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem32~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data_nxt~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem16~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_align_cycle\(0) <= NOT \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_align_cycle\(1) <= NOT \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data_nxt~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_ld_stall~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_ld_stall~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_waiting_for_data~q\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_d_write_nxt~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|d_write_nxt~1_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_av_waitrequest~1_combout\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\;
\u0|mm_interconnect_0|rsp_mux|ALT_INV_WideOr1~combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\;
\u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\ <= NOT \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\;
\u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\ <= NOT \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\;
\u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0);
\u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0);
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0);
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_end_begintransfer~q\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\;
\u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~2_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\;
\u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~1_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\;
\u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0) <= NOT \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0);
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1);
\u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\;
\u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~1_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\;
\u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ <= NOT \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\;
\u0|pio_0|ALT_INV_always0~1_combout\ <= NOT \u0|pio_0|always0~1_combout\;
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1);
\u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_wait_latency_counter\(0) <= NOT \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0);
\u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_wait_latency_counter\(1) <= NOT \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1);
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_uav_read~0_combout\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\;
\u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\;
\u0|mm_interconnect_0|pio_1_s1_agent|ALT_INV_m0_write~0_combout\ <= NOT \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\;
\u0|jtag_uart_0|ALT_INV_always2~0_combout\ <= NOT \u0|jtag_uart_0|always2~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|ALT_INV_always2~0_combout\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\;
\u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_wait_latency_counter\(0) <= NOT \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0);
\u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_wait_latency_counter\(1) <= NOT \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1);
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1);
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_av_waitrequest~0_combout\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_d_write_nxt~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|d_write_nxt~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_new_inst~q\ <= NOT \u0|nios2_gen2_0|cpu|E_new_inst~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_valid~q\ <= NOT \u0|nios2_gen2_0|cpu|R_valid~q\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w5_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(5) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w4_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(4) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w3_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(3) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w2_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(2) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w1_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(1) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(0) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w16_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(16) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w15_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(15) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w14_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(14) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w13_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(13) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w12_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(12) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12);
\u0|nios2_gen2_0|cpu|ALT_INV_F_valid~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|F_valid~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw[21]~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_hbreak_req~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_W_valid~q\ <= NOT \u0|nios2_gen2_0|cpu|W_valid~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_wait_for_one_post_bret_inst~q\ <= NOT \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_jtag_break~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_hbreak_pending~q\ <= NOT \u0|nios2_gen2_0|cpu|hbreak_pending~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\ <= NOT \u0|nios2_gen2_0|cpu|intr_req~combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_W_ipending_reg\(0) <= NOT \u0|nios2_gen2_0|cpu|W_ipending_reg\(0);
\u0|nios2_gen2_0|cpu|ALT_INV_W_status_reg_pie~q\ <= NOT \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\;
\u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\ <= NOT \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_br~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_W_cmp_result~q\ <= NOT \u0|nios2_gen2_0|cpu|W_cmp_result~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_uncond~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_uncond_cti_non_br~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_exception~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\;
\u0|mm_interconnect_0|cmd_mux_001|arb|ALT_INV_grant[1]~1_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\;
\u0|mm_interconnect_0|cmd_mux_001|ALT_INV_update_grant~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\;
\u0|mm_interconnect_0|cmd_mux_001|ALT_INV_packet_in_progress~q\ <= NOT \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_write~0_combout\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\;
\u0|mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg\(1) <= NOT \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1);
\u0|mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg\(0) <= NOT \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0);
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\;
\u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~1_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_monitor_error~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_Mux37~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\;
\u0|rst_controller|ALT_INV_r_sync_rst_chain\(3) <= NOT \u0|rst_controller|r_sync_rst_chain\(3);
\u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(1) <= NOT \u0|rst_controller|altera_reset_synchronizer_int_chain\(1);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(5) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(5);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write_valid~q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_valid~q\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_always2~0_combout\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write2~q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write2~q\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write1~q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write1~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[2]~15_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(2) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(2);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(2) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(2);
\u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~3_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\;
\u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~2_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\;
\u0|mm_interconnect_0|router|ALT_INV_always1~1_combout\ <= NOT \u0|mm_interconnect_0|router|always1~1_combout\;
\u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\ <= NOT \u0|mm_interconnect_0|pio_1_s1_translator|av_waitrequest_generated~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[3]~14_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(3) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(3);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(3) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(3);
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[4]~13_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[4]~13_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(4) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(4);
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[5]~12_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[5]~12_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(5) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(5);
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[14]~11_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[14]~11_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(14) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(14);
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[13]~10_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[13]~10_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(13) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(13);
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[17]~9_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[17]~9_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(17) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(17);
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[16]~8_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[16]~8_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(16) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(16);
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[15]~7_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[15]~7_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(15) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(15);
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[12]~6_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[12]~6_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(12) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(12);
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[8]~5_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[8]~5_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(8) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(8);
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[10]~4_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[10]~4_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[6]~3_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[6]~3_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(6) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(6);
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[9]~2_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[9]~2_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(9) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(9);
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[7]~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[7]~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(7) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(7);
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[11]~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[11]~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(11) <= NOT \u0|nios2_gen2_0|cpu|E_src1\(11);
\u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0) <= NOT \u0|nios2_gen2_0|cpu|R_logic_op\(0);
\u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1) <= NOT \u0|nios2_gen2_0|cpu|R_logic_op\(1);
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\;
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~1_combout\ <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\;
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~0_combout\ <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\;
\u0|jtag_uart_0|ALT_INV_wr_rfifo~combout\ <= NOT \u0|jtag_uart_0|wr_rfifo~combout\;
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~1_combout\ <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\;
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~0_combout\ <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_d_byteenable\(2) <= NOT \u0|nios2_gen2_0|cpu|d_byteenable\(2);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_single_step_mode~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_break_on_reset~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|ALT_INV_dreg\(0) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(20) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(21) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21);
\u0|jtag_uart_0|ALT_INV_av_readdata[8]~0_combout\ <= NOT \u0|jtag_uart_0|av_readdata[8]~0_combout\;
\u0|jtag_uart_0|ALT_INV_fifo_AF~q\ <= NOT \u0|jtag_uart_0|fifo_AF~q\;
\u0|jtag_uart_0|ALT_INV_pause_irq~q\ <= NOT \u0|jtag_uart_0|pause_irq~q\;
\u0|jtag_uart_0|ALT_INV_ien_AF~q\ <= NOT \u0|jtag_uart_0|ien_AF~q\;
\u0|jtag_uart_0|ALT_INV_av_readdata\(9) <= NOT \u0|jtag_uart_0|av_readdata\(9);
\u0|jtag_uart_0|ALT_INV_ien_AE~q\ <= NOT \u0|jtag_uart_0|ien_AE~q\;
\u0|jtag_uart_0|ALT_INV_fifo_AE~q\ <= NOT \u0|jtag_uart_0|fifo_AE~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_ienable\(0) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0);
\u0|nios2_gen2_0|cpu|ALT_INV_W_ienable_reg\(0) <= NOT \u0|nios2_gen2_0|cpu|W_ienable_reg\(0);
\u0|nios2_gen2_0|cpu|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_wrctl_inst~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal132~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal132~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_W_bstatus_reg~q\ <= NOT \u0|nios2_gen2_0|cpu|W_bstatus_reg~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_op_eret~combout\ <= NOT \u0|nios2_gen2_0|cpu|D_op_eret~combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal62~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal62~1_combout\;
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem[1][57]~q\ <= NOT \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q\;
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0);
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem[1][75]~q\ <= NOT \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q\;
\u0|mm_interconnect_0|cmd_mux_002|ALT_INV_update_grant~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\;
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_d_byteenable\(1) <= NOT \u0|nios2_gen2_0|cpu|d_byteenable\(1);
\u0|onchip_memory2_0|ALT_INV_wren~0_combout\ <= NOT \u0|onchip_memory2_0|wren~0_combout\;
\u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_valid~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\;
\u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\;
\u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_data\(51) <= NOT \u0|mm_interconnect_0|cmd_mux_002|src_data\(51);
\u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_data\(52) <= NOT \u0|mm_interconnect_0|cmd_mux_002|src_data\(52);
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[1][57]~q\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[1][75]~q\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem8~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem8~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem16~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(33) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(33);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(31) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(31);
\u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(0) <= NOT \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(1) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(1);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(2) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(2);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(6) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(4) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4);
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used[1]~2_combout\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0);
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|ALT_INV_read_accepted~0_combout\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\;
\u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1) <= NOT \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_avalon_ociram_readdata_ready~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_waitrequest~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_read~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|read~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_src2_hi~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|R_src2_hi~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_unsigned_lo_imm16~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(20) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(20);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(21) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(21);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(19) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(19);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(18) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(18);
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_br_cmp~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_nxt~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_nxt~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal0~6_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal0~6_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal62~8_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal62~8_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal62~7_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal62~7_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal62~6_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal62~6_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\ <= NOT \u0|nios2_gen2_0|cpu|E_alu_sub~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\ <= NOT \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_force_src2_zero~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_src_imm5_shift_rot~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_src1~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|R_src1~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_jmp_direct~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_src1~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|R_src1~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_retaddr~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_retaddr~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_logic_op_raw[0]~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal0~5_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal0~5_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal0~4_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal0~4_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal0~2_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal0~2_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal0~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal0~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal62~5_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal62~5_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_logic_op_raw[1]~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_logic~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_wr_dst_reg~q\ <= NOT \u0|nios2_gen2_0|cpu|R_wr_dst_reg~q\;
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\ <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_shift_logical~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal62~4_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal62~4_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal62~3_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal62~3_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal62~2_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal62~2_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(0) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(0);
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(1) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(1);
\u0|mm_interconnect_0|cmd_mux_002|ALT_INV_update_grant~1_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\;
\u0|mm_interconnect_0|cmd_mux_002|ALT_INV_packet_in_progress~q\ <= NOT \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\;
\u0|mm_interconnect_0|cmd_mux_002|arb|ALT_INV_top_priority_reg\(1) <= NOT \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1);
\u0|mm_interconnect_0|cmd_mux_002|arb|ALT_INV_top_priority_reg\(0) <= NOT \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0);
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src1_valid~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\;
\u0|mm_interconnect_0|cmd_mux_002|ALT_INV_WideOr1~combout\ <= NOT \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\;
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~2_combout\ <= NOT \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\;
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\ <= NOT \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\;
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ <= NOT \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\;
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0);
\u0|mm_interconnect_0|pio_0_s1_agent|ALT_INV_m0_write~0_combout\ <= NOT \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout\;
\u0|pio_0|ALT_INV_always0~2_combout\ <= NOT \u0|pio_0|always0~2_combout\;
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\ <= NOT \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\;
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ <= NOT \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\;
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0);
\u0|mm_interconnect_0|pio_1_s1_agent|ALT_INV_m0_write~1_combout\ <= NOT \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(5) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(5);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(4) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(4);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(3) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(3);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(2) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data[2]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data[7]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE_q\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre[7]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]~DUPLICATE_q\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre[10]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw[20]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|D_iw[20]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_src_imm5_shift_rot~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE_q\;
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\;
\u0|mm_interconnect_0|cmd_mux_001|ALT_INV_packet_in_progress~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2[4]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|E_src2[4]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1[5]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src1[10]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q\;
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[3]~DUPLICATE_q\ <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q\;
\u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_wait_latency_counter[1]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_waitrequest~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~DUPLICATE_q\;
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_write_accepted~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q\;
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\ <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q\;
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\ <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q\;
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\ <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\;
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\ <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q\;
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\ <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q\;
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~DUPLICATE_q\ <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address[5]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address[5]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address[7]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address[7]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_enable_action_strobe~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[25]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[22]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[28]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result[28]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[30]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data[4]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data[5]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte3_data[5]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data[7]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data[2]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte3_data[2]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg[17]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data[1]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte3_data[1]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[0]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result[0]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[18]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw[17]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw[7]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|D_iw[7]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw[9]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw[8]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[3]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[4]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[5]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[14]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[17]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result[17]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[16]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2[15]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|E_src2[15]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[15]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[6]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[11]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE_q\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count[1]~DUPLICATE_q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[1]~DUPLICATE_q\;
\u0|nios2_gen2_0|cpu|ALT_INV_F_pc[5]~DUPLICATE_q\ <= NOT \u0|nios2_gen2_0|cpu|F_pc[5]~DUPLICATE_q\;
\ALT_INV_SW[1]~input_o\ <= NOT \SW[1]~input_o\;
\ALT_INV_SW[2]~input_o\ <= NOT \SW[2]~input_o\;
\ALT_INV_SW[3]~input_o\ <= NOT \SW[3]~input_o\;
\ALT_INV_SW[4]~input_o\ <= NOT \SW[4]~input_o\;
\ALT_INV_SW[5]~input_o\ <= NOT \SW[5]~input_o\;
\ALT_INV_SW[8]~input_o\ <= NOT \SW[8]~input_o\;
\ALT_INV_SW[6]~input_o\ <= NOT \SW[6]~input_o\;
\ALT_INV_SW[9]~input_o\ <= NOT \SW[9]~input_o\;
\ALT_INV_SW[0]~input_o\ <= NOT \SW[0]~input_o\;
\ALT_INV_SW[7]~input_o\ <= NOT \SW[7]~input_o\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~8_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~6_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~6_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[1]~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][1]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~14_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][0]~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~8_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal11~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[1]~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_info_reg_ena~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1);
\ALT_INV_altera_internal_jtag~TDIUTAP\ <= NOT \altera_internal_jtag~TDIUTAP\;
\ALT_INV_altera_internal_jtag~TCKUTAP\ <= NOT \altera_internal_jtag~TCKUTAP\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\ALT_INV_~GND~combout\ <= NOT \~GND~combout\;
\u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\ <= NOT \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_shift_rot~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_logic~2_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_logic~2_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_alu_force_xor~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_alu_subtract~2_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_alu_force_xor~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~6_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_exception~6_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~5_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_exception~5_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~4_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_exception~4_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~3_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~2_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~5_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~4_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~3_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~2_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_wr_dst_reg~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_retaddr~3_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_retaddr~2_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_alu_subtract~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_alu_subtract~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[6]~8_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~8_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[5]~7_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[4]~6_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~6_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[2]~5_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[3]~4_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~4_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[6]~14_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~14_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[5]~13_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~13_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[1]~3_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[0]~2_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~2_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[4]~12_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~12_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[0]~11_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~11_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[0]~10_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~10_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[0]~9_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~9_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[2]~8_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~8_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[1]~7_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~7_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[1]~6_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~6_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[1]~5_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~5_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[7]~4_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~4_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[7]~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[3]~3_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~3_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~50_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_DRsize.010~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(13) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(12) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(11) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(21) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(21);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(18) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(18);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(23) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(23);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(22) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(22);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(15) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(15);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(19) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(19);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(20) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(20);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_jupdate~0_combout\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(7) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(7);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(10) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(10);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(9) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(9);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(9) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(8) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(8);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(17) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(17);
\u0|pio_0|ALT_INV_data_out\(1) <= NOT \u0|pio_0|data_out\(1);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(6) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(6);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(10) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(8) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8);
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[24]~31_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[24]~31_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[25]~30_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[25]~30_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[22]~29_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[22]~29_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[23]~28_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[23]~28_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[20]~27_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[20]~27_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[21]~26_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[21]~26_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[18]~25_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[18]~25_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[19]~24_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[19]~24_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_invert_arith_src_msb~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\;
\u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(1) <= NOT \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1);
\u0|pio_0|ALT_INV_data_out\(2) <= NOT \u0|pio_0|data_out\(2);
\u0|pio_0|ALT_INV_data_out\(3) <= NOT \u0|pio_0|data_out\(3);
\u0|pio_0|ALT_INV_data_out\(4) <= NOT \u0|pio_0|data_out\(4);
\u0|pio_0|ALT_INV_data_out\(5) <= NOT \u0|pio_0|data_out\(5);
\u0|jtag_uart_0|ALT_INV_woverflow~q\ <= NOT \u0|jtag_uart_0|woverflow~q\;
\u0|pio_0|ALT_INV_data_out\(8) <= NOT \u0|pio_0|data_out\(8);
\u0|jtag_uart_0|ALT_INV_ac~q\ <= NOT \u0|jtag_uart_0|ac~q\;
\u0|pio_0|ALT_INV_data_out\(6) <= NOT \u0|pio_0|data_out\(6);
\u0|pio_0|ALT_INV_data_out\(9) <= NOT \u0|pio_0|data_out\(9);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(31) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(31);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(30) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(30);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(29) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(29);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(28) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(28);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(27) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(27);
\u0|jtag_uart_0|ALT_INV_rvalid~q\ <= NOT \u0|jtag_uart_0|rvalid~q\;
\u0|pio_0|ALT_INV_always0~3_combout\ <= NOT \u0|pio_0|always0~3_combout\;
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(5) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(4) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(3) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(2) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(1) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(0) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(15) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(22) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_jupdate~q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(14) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(31) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(31);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(30) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(30);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(29) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(29);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(28) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(28);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(18) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[1]~7_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_data[1]~7_combout\;
\u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_readdata_pre\(1) <= NOT \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(1);
\u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_av_readdata_pre\(1) <= NOT \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(27) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(27);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(26) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(26);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(9) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9);
\u0|nios2_gen2_0|cpu|ALT_INV_E_invert_arith_src_msb~q\ <= NOT \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\;
\u0|pio_0|ALT_INV_data_out\(0) <= NOT \u0|pio_0|data_out\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(25) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(25);
\u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(0) <= NOT \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[2]~6_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_data[2]~6_combout\;
\u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_readdata_pre\(2) <= NOT \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(2);
\u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_av_readdata_pre\(2) <= NOT \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2);
\u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_fill_bit~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rot_right~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_rot_right~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_logical~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_shift_logical~q\;
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[3]~5_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_data[3]~5_combout\;
\u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_readdata_pre\(3) <= NOT \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(3);
\u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_av_readdata_pre\(3) <= NOT \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[4]~4_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_data[4]~4_combout\;
\u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_readdata_pre\(4) <= NOT \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(4);
\u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_av_readdata_pre\(4) <= NOT \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(4);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[5]~3_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_data[5]~3_combout\;
\u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_readdata_pre\(5) <= NOT \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(5);
\u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_av_readdata_pre\(5) <= NOT \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(5);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(6) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(6);
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(14) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(5) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(5);
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(13) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(4) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(4);
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(12) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12);
\u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_readdata_pre\(8) <= NOT \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(8);
\u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_av_readdata_pre\(8) <= NOT \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(8);
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(8) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(2) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(2);
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(10) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[6]~2_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_data[6]~2_combout\;
\u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_readdata_pre\(6) <= NOT \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(6);
\u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_av_readdata_pre\(6) <= NOT \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(6);
\u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_readdata_pre\(9) <= NOT \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(9);
\u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_av_readdata_pre\(9) <= NOT \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(9);
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(9) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(31) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w30_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(30) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(29) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(28) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(27) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(3) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(3);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(26) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(26);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(25) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(25);
\u0|nios2_gen2_0|cpu|ALT_INV_d_byteenable\(3) <= NOT \u0|nios2_gen2_0|cpu|d_byteenable\(3);
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(24) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(24);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(7) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(7);
\u0|nios2_gen2_0|cpu|ALT_INV_av_fill_bit~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld_signed~q\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed~q\;
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(15) <= NOT \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15);
\u0|nios2_gen2_0|cpu|ALT_INV_LessThan0~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|LessThan0~0_combout\;
\u0|pio_0|ALT_INV_data_out\(7) <= NOT \u0|pio_0|data_out\(7);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(5) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(5);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(23) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_byteenable\(2) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|byteenable\(2);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(16) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(16);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(15) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(15);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(14) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(14);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(13) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(13);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(12) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(12);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(12) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_always2~1_combout\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|always2~1_combout\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_jupdate2~q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_jupdate1~q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(6) <= NOT \u0|nios2_gen2_0|cpu|d_writedata\(6);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_byteenable\(1) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|byteenable\(1);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(11) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(11);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(16) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(4) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(4);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(8) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~36_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_control_rd_data[0]~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_control_rd_data[0]~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\;
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[0]~1_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\;
\u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_readdata_pre\(0) <= NOT \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(0);
\u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_av_readdata_pre\(0) <= NOT \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_byteenable\(3) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|byteenable\(3);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(24) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(24);
\u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\ <= NOT \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(7) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(7);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data\(6) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(6);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data\(5) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(5);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(1) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(1);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(0) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w20_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(20) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w21_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(21) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w19_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(19) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w18_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(18) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data\(4) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(4);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data\(0) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(0);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data\(2) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(2);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data\(1) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(1);
\u0|nios2_gen2_0|cpu|ALT_INV_Equal0~12_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal0~12_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_force_src2_zero~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_force_src2_zero~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_exception~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_src_imm5_shift_rot~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w17_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(17) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data\(3) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(3);
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_retaddr~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal62~17_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal62~17_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal62~16_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal62~16_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_shift_rot_right~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(26) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(25) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(24) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w23_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(23) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w22_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(22) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22);
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte0_data[7]~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data\(7) <= NOT \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[7]~0_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_data[7]~0_combout\;
\u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_readdata_pre\(7) <= NOT \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(7);
\u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_av_readdata_pre\(7) <= NOT \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(7);
\u0|nios2_gen2_0|cpu|ALT_INV_D_wr_dst_reg~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal0~11_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal0~11_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[2]~9_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~9_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[2]~8_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~8_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[0]~7_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~7_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[0]~6_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[3]~5_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[3]~4_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[4]~3_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[4]~2_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[1]~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[1]~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_b_is_dst~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal0~10_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal0~10_combout\;
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~4_combout\ <= NOT \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~4_combout\;
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~3_combout\ <= NOT \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~3_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_monitor_go~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|ALT_INV_din_s1~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(18) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(19) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19);
\u0|jtag_uart_0|ALT_INV_LessThan1~0_combout\ <= NOT \u0|jtag_uart_0|LessThan1~0_combout\;
\u0|jtag_uart_0|ALT_INV_read_0~q\ <= NOT \u0|jtag_uart_0|read_0~q\;
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_t_pause~reg0_q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\;
\u0|jtag_uart_0|ALT_INV_LessThan0~0_combout\ <= NOT \u0|jtag_uart_0|LessThan0~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal62~15_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal62~15_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w6_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(6) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w7_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(7) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w10_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(10) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w9_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(9) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w8_n0_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(8) <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8);
\u0|nios2_gen2_0|cpu|ALT_INV_Equal134~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal134~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal133~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal133~0_combout\;
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~1_combout\ <= NOT \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_ienable\(31) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_resetlatch~q\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~33_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~32_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~31_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr[34]~30_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~30_combout\;
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(29) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(3) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(3);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(7) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(5) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(7) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(7);
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used[0]~4_combout\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\;
\u0|mm_interconnect_0|cmd_mux_002|arb|ALT_INV_grant[1]~1_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_nxt~2_combout\ <= NOT \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_compare_op\(1) <= NOT \u0|nios2_gen2_0|cpu|R_compare_op\(1);
\u0|nios2_gen2_0|cpu|ALT_INV_Equal127~12_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal127~12_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal127~11_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal127~11_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal127~10_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal127~10_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal127~9_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal127~9_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal127~8_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal127~8_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal127~7_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal127~7_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal127~6_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal127~6_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal127~5_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal127~5_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal127~4_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal127~4_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal127~3_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal127~3_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal127~2_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal127~2_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal127~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal127~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[28]~23_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[28]~23_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[29]~22_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[29]~22_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[30]~21_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[30]~21_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[31]~20_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[31]~20_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(31) <= NOT \u0|nios2_gen2_0|cpu|E_src2\(31);
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[0]~19_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[0]~19_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[1]~18_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[1]~18_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal127~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal127~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[26]~17_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[26]~17_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[27]~16_combout\ <= NOT \u0|nios2_gen2_0|cpu|E_logic_result[27]~16_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_compare_op\(0) <= NOT \u0|nios2_gen2_0|cpu|R_compare_op\(0);
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_jmp_direct~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_uncond_cti_non_br~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal62~14_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal62~14_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal62~13_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal62~13_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal62~12_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal62~12_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal0~9_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal0~9_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal0~8_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal0~8_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal0~7_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal0~7_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal62~11_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal62~11_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal62~10_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal62~10_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_Equal62~9_combout\ <= NOT \u0|nios2_gen2_0|cpu|Equal62~9_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_W_control_rd_data\(0) <= NOT \u0|nios2_gen2_0|cpu|W_control_rd_data\(0);
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(24) <= NOT \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24);
\u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(0) <= NOT \u0|rst_controller|altera_reset_synchronizer_int_chain\(0);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(6) <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(6);
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write~q\ <= NOT \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_R_src2_lo~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|R_src2_lo~0_combout\;

-- Location: IOOBUF_X89_Y11_N45
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X89_Y9_N22
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X86_Y0_N19
\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X88_Y0_N37
\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X78_Y0_N36
\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X86_Y0_N36
\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X88_Y0_N54
\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X74_Y0_N59
\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X89_Y9_N5
\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X86_Y0_N2
\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X11_Y0_N2
\altera_reserved_tdo~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X11_Y0_N7
\altera_reserved_tms~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X13_Y0_N1
\altera_reserved_tck~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X13_Y0_N7
\altera_reserved_tdi~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X0_Y2_N3
altera_internal_jtag : cyclonev_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LABCELL_X2_Y2_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: FF_X1_Y2_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: LABCELL_X2_Y2_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X2_Y2_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LABCELL_X2_Y2_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X1_Y2_N47
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LABCELL_X1_Y2_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X1_Y2_N50
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LABCELL_X1_Y2_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X1_Y2_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LABCELL_X1_Y2_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X1_Y2_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: LABCELL_X1_Y2_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X1_Y2_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: LABCELL_X2_Y2_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X2_Y2_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LABCELL_X2_Y2_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X2_Y2_N34
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LABCELL_X2_Y2_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101100110010101010110011001010101011001100101010101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X2_Y2_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: LABCELL_X2_Y2_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110000111100111111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X1_Y2_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: MLABCELL_X6_Y2_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X1_Y2_N56
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LABCELL_X1_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X1_Y2_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LABCELL_X7_Y2_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X1_Y2_N59
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LABCELL_X1_Y2_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X1_Y2_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: LABCELL_X1_Y2_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: FF_X1_Y2_N53
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LABCELL_X2_Y2_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111111111111101011111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: LABCELL_X1_Y2_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout\);

-- Location: FF_X1_Y2_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LABCELL_X1_Y2_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X1_Y2_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LABCELL_X1_Y2_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X1_Y2_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: MLABCELL_X3_Y2_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: MLABCELL_X3_Y2_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\);

-- Location: FF_X1_Y2_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: MLABCELL_X3_Y2_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X3_Y2_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: MLABCELL_X3_Y2_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X3_Y2_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: LABCELL_X1_Y2_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: FF_X1_Y2_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: FF_X2_Y4_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: LABCELL_X2_Y4_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X2_Y4_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: FF_X2_Y4_N59
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: FF_X2_Y4_N56
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: FF_X2_Y4_N53
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: LABCELL_X2_Y4_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X2_Y4_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: FF_X2_Y4_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: LABCELL_X2_Y4_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X2_Y4_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: LABCELL_X2_Y4_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X2_Y4_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LABCELL_X2_Y4_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X2_Y4_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: LABCELL_X2_Y4_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(6),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: LABCELL_X2_Y4_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X2_Y4_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: MLABCELL_X3_Y2_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LABCELL_X1_Y3_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010101010101000001010101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\);

-- Location: LABCELL_X2_Y4_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: FF_X2_Y4_N32
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: MLABCELL_X3_Y2_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001111100010001000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\);

-- Location: FF_X1_Y3_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y3_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000000000011110111111011100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\);

-- Location: FF_X1_Y3_N35
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: LABCELL_X1_Y3_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000000111000111100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\);

-- Location: FF_X1_Y3_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: LABCELL_X1_Y3_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000110000000100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\);

-- Location: FF_X1_Y3_N59
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: LABCELL_X4_Y3_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\);

-- Location: FF_X1_Y3_N56
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: LABCELL_X1_Y3_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000100100011100000010010001110000001001000111000000100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\);

-- Location: LABCELL_X1_Y3_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001010101110011000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LABCELL_X1_Y3_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001000000000001100100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\);

-- Location: FF_X1_Y3_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LABCELL_X1_Y3_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000010001000000010100000101000000000000010000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: MLABCELL_X3_Y2_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011111111111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout\);

-- Location: FF_X1_Y3_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LABCELL_X1_Y3_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011111111000000001111111101000000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~6_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~5_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: FF_X1_Y3_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LABCELL_X1_Y3_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\);

-- Location: LABCELL_X1_Y3_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000001000100010001000000000000000000010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: FF_X1_Y3_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LABCELL_X1_Y3_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100000101000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\);

-- Location: FF_X1_Y3_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: LABCELL_X11_Y2_N24
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: MLABCELL_X3_Y2_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000011000100110001001111111100111111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout\);

-- Location: LABCELL_X4_Y2_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\);

-- Location: LABCELL_X4_Y2_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\);

-- Location: LABCELL_X4_Y2_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G6
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X23_Y7_N18
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\);

-- Location: LABCELL_X12_Y2_N6
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X22_Y0_N35
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: FF_X12_Y2_N8
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LABCELL_X12_Y2_N15
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = ( \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X12_Y2_N17
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LABCELL_X12_Y2_N12
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = ( \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X12_Y2_N14
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LABCELL_X12_Y2_N30
\u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = ( \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X12_Y2_N32
\u0|rst_controller|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: LABCELL_X12_Y2_N24
\u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = ( \u0|rst_controller|altera_reset_synchronizer_int_chain\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X12_Y2_N26
\u0|rst_controller|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: LABCELL_X11_Y2_N36
\u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ = ( \u0|rst_controller|altera_reset_synchronizer_int_chain\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\);

-- Location: FF_X11_Y2_N38
\u0|rst_controller|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: FF_X11_Y2_N23
\u0|rst_controller|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst_chain\(3));

-- Location: LABCELL_X11_Y2_N18
\u0|rst_controller|r_sync_rst_chain~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|r_sync_rst_chain~1_combout\ = ( \u0|rst_controller|altera_reset_synchronizer_int_chain\(2) & ( \u0|rst_controller|r_sync_rst_chain\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller|ALT_INV_r_sync_rst_chain\(3),
	datae => \u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller|r_sync_rst_chain~1_combout\);

-- Location: FF_X11_Y2_N20
\u0|rst_controller|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst_chain\(2));

-- Location: LABCELL_X11_Y2_N51
\u0|rst_controller|r_sync_rst_chain~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|r_sync_rst_chain~0_combout\ = (\u0|rst_controller|r_sync_rst_chain\(2) & \u0|rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|ALT_INV_r_sync_rst_chain\(2),
	datad => \u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller|r_sync_rst_chain~0_combout\);

-- Location: FF_X11_Y2_N53
\u0|rst_controller|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst_chain\(1));

-- Location: FF_X11_Y2_N35
\u0|rst_controller|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(3));

-- Location: LABCELL_X11_Y2_N57
\u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\u0|rst_controller|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(3),
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X11_Y2_N58
\u0|rst_controller|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(4));

-- Location: LABCELL_X11_Y2_N12
\u0|rst_controller|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|WideOr0~0_combout\ = ( \u0|rst_controller|r_sync_rst~q\ & ( \u0|rst_controller|altera_reset_synchronizer_int_chain\(4) ) ) # ( !\u0|rst_controller|r_sync_rst~q\ & ( \u0|rst_controller|altera_reset_synchronizer_int_chain\(4) ) ) # ( 
-- \u0|rst_controller|r_sync_rst~q\ & ( !\u0|rst_controller|altera_reset_synchronizer_int_chain\(4) & ( !\u0|rst_controller|r_sync_rst_chain\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller|ALT_INV_r_sync_rst_chain\(1),
	datae => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	dataf => \u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(4),
	combout => \u0|rst_controller|WideOr0~0_combout\);

-- Location: FF_X11_Y2_N14
\u0|rst_controller|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst~q\);

-- Location: FF_X23_Y7_N19
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\);

-- Location: FF_X24_Y9_N17
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\);

-- Location: LABCELL_X16_Y6_N39
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder_combout\);

-- Location: LABCELL_X4_Y2_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000011111110111111111110111011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal11~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\);

-- Location: FF_X2_Y2_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: MLABCELL_X6_Y2_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout\);

-- Location: MLABCELL_X6_Y2_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout\);

-- Location: MLABCELL_X6_Y2_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100100101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~14_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout\);

-- Location: FF_X6_Y2_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\);

-- Location: MLABCELL_X6_Y2_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout\);

-- Location: LABCELL_X4_Y2_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101000000001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4_combout\);

-- Location: MLABCELL_X6_Y2_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~14_combout\,
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout\);

-- Location: FF_X6_Y2_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\);

-- Location: MLABCELL_X6_Y2_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout\);

-- Location: FF_X6_Y2_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\);

-- Location: MLABCELL_X6_Y2_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][1]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout\);

-- Location: FF_X6_Y2_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\);

-- Location: LABCELL_X2_Y5_N27
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\);

-- Location: MLABCELL_X3_Y2_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

-- Location: MLABCELL_X3_Y2_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010100010101100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\);

-- Location: LABCELL_X2_Y2_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010111000011110101111101010100010101110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

-- Location: FF_X3_Y2_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3));

-- Location: LABCELL_X1_Y5_N6
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~combout\ = ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & ( 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~combout\);

-- Location: FF_X1_Y5_N52
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\);

-- Location: LABCELL_X2_Y5_N24
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\ = ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & ( (\altera_internal_jtag~TDIUTAP\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\);

-- Location: LABCELL_X1_Y5_N24
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15_combout\ = ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3) & ( 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4))))) ) ) ) # ( 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3) & ( 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4))))) ) ) ) # ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & ( 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3) & ( 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\)) ) ) ) # ( 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & ( 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3) & ( 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000010011000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15_combout\);

-- Location: FF_X2_Y5_N26
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(37));

-- Location: MLABCELL_X3_Y5_N24
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(37) & ( 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & ( 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(37),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\);

-- Location: FF_X3_Y5_N26
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(36));

-- Location: LABCELL_X2_Y5_N54
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(36) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\) # (\altera_internal_jtag~TDIUTAP\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(36) & ( (\altera_internal_jtag~TDIUTAP\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_DRsize.100~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(36),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\);

-- Location: LABCELL_X1_Y5_N15
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ = ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3) & ( 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3)) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\) ) ) # ( 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\);

-- Location: LABCELL_X1_Y5_N51
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ = ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & ( 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\);

-- Location: LABCELL_X2_Y5_N12
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\ = ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0)))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(35))))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- ((((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(35)))))) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & ( 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000000000000011110000111100011001111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~17_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_cdr~combout\,
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(35),
	datag => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|ALT_INV_dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\);

-- Location: FF_X2_Y5_N14
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(35));

-- Location: MLABCELL_X6_Y4_N54
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\ = ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8) & ( 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\);

-- Location: FF_X6_Y4_N56
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: FF_X6_Y4_N29
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: FF_X6_Y4_N59
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\);

-- Location: MLABCELL_X6_Y4_N24
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_sync2_udr~q\,
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|ALT_INV_dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X6_Y4_N26
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\);

-- Location: FF_X12_Y6_N23
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(35),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35));

-- Location: FF_X12_Y6_N53
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~DUPLICATE_q\);

-- Location: LABCELL_X12_Y6_N45
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder_combout\ = ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder_combout\);

-- Location: FF_X1_Y5_N47
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: FF_X1_Y5_N29
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: FF_X1_Y5_N20
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\);

-- Location: LABCELL_X1_Y5_N9
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\ = ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|ALT_INV_dreg\(0),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_sync2_uir~q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\);

-- Location: FF_X1_Y5_N10
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\);

-- Location: FF_X12_Y6_N47
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0));

-- Location: LABCELL_X12_Y6_N42
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder_combout\ = ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder_combout\);

-- Location: FF_X12_Y6_N44
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1));

-- Location: LABCELL_X12_Y6_N15
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ = ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~DUPLICATE_q\ & 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_enable_action_strobe~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_ir\(0),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_ir\(1),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\);

-- Location: LABCELL_X11_Y6_N45
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~13_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~13_wirecell_combout\ = ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_Add0~13_sumout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~13_wirecell_combout\);

-- Location: LABCELL_X1_Y4_N36
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(17),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder_combout\);

-- Location: LABCELL_X12_Y6_N39
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~DUPLICATE_q\ & 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_enable_action_strobe~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_ir\(0),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_ir\(1),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\);

-- Location: FF_X3_Y5_N53
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(36),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36));

-- Location: FF_X3_Y5_N50
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(37),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37));

-- Location: MLABCELL_X3_Y5_N48
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\ = ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000000000000001010000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg[8]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(36),
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\);

-- Location: FF_X1_Y4_N37
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(17));

-- Location: MLABCELL_X6_Y6_N3
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(26),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder_combout\);

-- Location: FF_X6_Y6_N4
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(26));

-- Location: LABCELL_X1_Y4_N12
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(29),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder_combout\);

-- Location: FF_X1_Y4_N13
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(29));

-- Location: LABCELL_X1_Y5_N21
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\ = ( 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & ( 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\);

-- Location: LABCELL_X12_Y6_N9
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~30_combout\ = ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & ( 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\))) ) ) # ( 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & ( 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~30_combout\);

-- Location: FF_X12_Y6_N52
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\);

-- Location: LABCELL_X13_Y6_N48
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ = ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1) & 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_ir\(1),
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_ir\(0),
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(35),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_enable_action_strobe~q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LABCELL_X16_Y6_N18
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder_combout\);

-- Location: FF_X11_Y2_N56
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X11_Y2_N17
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LABCELL_X11_Y2_N30
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = ( \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X11_Y2_N32
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LABCELL_X11_Y2_N48
\u0|rst_controller|always2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|always2~0_combout\ = ( \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ ) # ( !\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & ( 
-- !\u0|rst_controller|r_sync_rst_chain\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|ALT_INV_r_sync_rst_chain\(2),
	dataf => \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|rst_controller|always2~0_combout\);

-- Location: FF_X11_Y2_N50
\u0|rst_controller|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_early_rst~q\);

-- Location: LABCELL_X12_Y7_N15
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( !\u0|rst_controller|r_early_rst~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\);

-- Location: LABCELL_X16_Y6_N15
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder_combout\);

-- Location: FF_X18_Y11_N56
\u0|nios2_gen2_0|cpu|d_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(0));

-- Location: LABCELL_X17_Y6_N3
\u0|mm_interconnect_0|cmd_mux_001|src_payload~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(0) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\);

-- Location: FF_X17_Y6_N4
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(0));

-- Location: LABCELL_X13_Y6_N12
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17) & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~13_sumout\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(17),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_Add0~13_sumout\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(34),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LABCELL_X12_Y6_N0
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~DUPLICATE_q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1) & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35) & 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_ir\(1),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(35),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_ir\(0),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_enable_action_strobe~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\);

-- Location: FF_X13_Y6_N13
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\);

-- Location: FF_X9_Y6_N50
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q\);

-- Location: LABCELL_X11_Y6_N0
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~5_sumout\ = SUM(( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) ) + ( VCC ) + ( !VCC ))
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~6\ = CARRY(( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) ) 
-- + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(2),
	cin => GND,
	sumout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~5_sumout\,
	cout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~6\);

-- Location: FF_X11_Y6_N1
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~5_sumout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2));

-- Location: LABCELL_X11_Y6_N3
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_sumout\ = SUM(( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) ) + ( GND ) + ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~6\ ))
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~2\ = CARRY(( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) ) 
-- + ( GND ) + ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(3),
	cin => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~6\,
	sumout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_sumout\,
	cout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~2\);

-- Location: FF_X11_Y6_N4
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_sumout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3));

-- Location: LABCELL_X11_Y6_N6
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~9_sumout\ = SUM(( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) ) + ( GND ) + ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~2\ ))
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~10\ = CARRY(( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) 
-- ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(4),
	cin => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~2\,
	sumout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~9_sumout\,
	cout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~10\);

-- Location: FF_X11_Y6_N7
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~9_sumout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4));

-- Location: LABCELL_X9_Y6_N33
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout\ = ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & 
-- ( (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q\ & 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(4),
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(3),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(2),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout\);

-- Location: FF_X9_Y6_N49
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LABCELL_X4_Y6_N9
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(3),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]~feeder_combout\);

-- Location: FF_X4_Y6_N10
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]~feeder_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(3));

-- Location: FF_X4_Y6_N34
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(8));

-- Location: LABCELL_X1_Y5_N48
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~53_combout\ = ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~53_combout\);

-- Location: FF_X1_Y5_N50
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~53_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\);

-- Location: MLABCELL_X8_Y6_N45
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(17),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder_combout\);

-- Location: LABCELL_X11_Y6_N51
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\) # (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(0)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & ( (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(0) & 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(0),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(2),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LABCELL_X16_Y6_N33
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder_combout\);

-- Location: LABCELL_X12_Y6_N27
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder_combout\);

-- Location: LABCELL_X11_Y6_N54
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(2)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(4),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(2),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LABCELL_X16_Y11_N48
\u0|nios2_gen2_0|cpu|E_src2[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[5]~feeder_combout\ = \u0|nios2_gen2_0|cpu|D_iw\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|E_src2[5]~feeder_combout\);

-- Location: LABCELL_X24_Y7_N51
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\ = ( !\u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|cmd_mux_002|arb|ALT_INV_grant[1]~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\);

-- Location: LABCELL_X23_Y9_N48
\u0|mm_interconnect_0|cmd_mux_002|src_data[51]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(51) = ( \u0|nios2_gen2_0|cpu|W_alu_result\(15) & ( \u0|nios2_gen2_0|cpu|F_pc\(13) & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|W_alu_result\(15) & ( \u0|nios2_gen2_0|cpu|F_pc\(13) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) ) ) ) # ( \u0|nios2_gen2_0|cpu|W_alu_result\(15) & ( !\u0|nios2_gen2_0|cpu|F_pc\(13) & ( 
-- \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(15),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(13),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(51));

-- Location: LABCELL_X23_Y7_N54
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0)) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: LABCELL_X29_Y9_N54
\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2) = ( \u0|onchip_memory2_0|wren~0_combout\ & ( \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux_002|src_data\(51) & 
-- !\u0|mm_interconnect_0|cmd_mux_002|src_data\(52)) ) ) ) # ( \u0|onchip_memory2_0|wren~0_combout\ & ( !\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ & ( (\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & 
-- (!\u0|mm_interconnect_0|cmd_mux_002|src_data\(51) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & !\u0|mm_interconnect_0|cmd_mux_002|src_data\(52)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_data\(51),
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_data\(52),
	datae => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_valid~0_combout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2));

-- Location: LABCELL_X10_Y6_N48
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\);

-- Location: LABCELL_X16_Y6_N21
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder_combout\);

-- Location: LABCELL_X16_Y11_N18
\u0|nios2_gen2_0|cpu|E_src2[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[6]~feeder_combout\ = \u0|nios2_gen2_0|cpu|D_iw\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|E_src2[6]~feeder_combout\);

-- Location: LABCELL_X23_Y11_N24
\u0|nios2_gen2_0|cpu|D_ctrl_exception~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(13) & ( \u0|nios2_gen2_0|cpu|D_iw\(11) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & ((!\u0|nios2_gen2_0|cpu|D_iw\(16)) # 
-- (\u0|nios2_gen2_0|cpu|D_iw\(14))))) # (\u0|nios2_gen2_0|cpu|D_iw\(15) & (((!\u0|nios2_gen2_0|cpu|D_iw\(16) & !\u0|nios2_gen2_0|cpu|D_iw\(14))) # (\u0|nios2_gen2_0|cpu|D_iw\(12)))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(13) & ( 
-- \u0|nios2_gen2_0|cpu|D_iw\(11) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & ((!\u0|nios2_gen2_0|cpu|D_iw\(14)) # (\u0|nios2_gen2_0|cpu|D_iw\(12))))) # (\u0|nios2_gen2_0|cpu|D_iw\(15) & ((!\u0|nios2_gen2_0|cpu|D_iw\(16) & 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(12))) # (\u0|nios2_gen2_0|cpu|D_iw\(16) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & !\u0|nios2_gen2_0|cpu|D_iw\(14))))) ) ) ) # ( \u0|nios2_gen2_0|cpu|D_iw\(13) & ( !\u0|nios2_gen2_0|cpu|D_iw\(11) & ( (\u0|nios2_gen2_0|cpu|D_iw\(15) & 
-- ((!\u0|nios2_gen2_0|cpu|D_iw\(16) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & !\u0|nios2_gen2_0|cpu|D_iw\(14))) # (\u0|nios2_gen2_0|cpu|D_iw\(16) & ((\u0|nios2_gen2_0|cpu|D_iw\(14)))))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(13) & ( 
-- !\u0|nios2_gen2_0|cpu|D_iw\(11) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(15) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) $ (((\u0|nios2_gen2_0|cpu|D_iw\(14)) # (\u0|nios2_gen2_0|cpu|D_iw\(16)))))) # (\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(12) $ (!\u0|nios2_gen2_0|cpu|D_iw\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001100011010010000000001000101100011010000100100110100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\);

-- Location: LABCELL_X10_Y6_N51
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\ = ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(0),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\);

-- Location: FF_X10_Y6_N52
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0));

-- Location: LABCELL_X10_Y6_N27
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~1_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ & ( (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(0) & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\)) # (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(0) & 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110010011100100111001001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(0),
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_monitor_error~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_ienable\(0),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~1_combout\);

-- Location: FF_X13_Y6_N44
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\);

-- Location: LABCELL_X11_Y6_N9
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~17_sumout\ = SUM(( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5) ) + ( GND ) + ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~10\ ))
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~18\ = CARRY(( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5) 
-- ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(5),
	cin => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~10\,
	sumout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~17_sumout\,
	cout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~18\);

-- Location: FF_X11_Y6_N11
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~17_sumout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5));

-- Location: LABCELL_X11_Y6_N12
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~21_sumout\ = SUM(( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6) ) + ( GND ) + ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~18\ ))
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~22\ = CARRY(( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6) 
-- ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(6),
	cin => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~18\,
	sumout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~21_sumout\,
	cout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~22\);

-- Location: FF_X1_Y6_N35
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(30),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30));

-- Location: FF_X11_Y6_N13
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~21_sumout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6));

-- Location: LABCELL_X11_Y6_N15
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~25_sumout\ = SUM(( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7) ) + ( GND ) + ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~22\ ))
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~26\ = CARRY(( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7) 
-- ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(7),
	cin => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~22\,
	sumout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~25_sumout\,
	cout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~26\);

-- Location: FF_X11_Y6_N16
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~25_sumout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7));

-- Location: FF_X16_Y9_N31
\u0|nios2_gen2_0|cpu|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(5));

-- Location: LABCELL_X17_Y9_N0
\u0|nios2_gen2_0|cpu|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add0~1_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|F_pc\(0) ) + ( VCC ) + ( !VCC ))
-- \u0|nios2_gen2_0|cpu|Add0~2\ = CARRY(( \u0|nios2_gen2_0|cpu|F_pc\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(0),
	cin => GND,
	sumout => \u0|nios2_gen2_0|cpu|Add0~1_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add0~2\);

-- Location: LABCELL_X17_Y9_N3
\u0|nios2_gen2_0|cpu|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add0~9_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|F_pc\(1) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~2\ ))
-- \u0|nios2_gen2_0|cpu|Add0~10\ = CARRY(( \u0|nios2_gen2_0|cpu|F_pc\(1) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(1),
	cin => \u0|nios2_gen2_0|cpu|Add0~2\,
	sumout => \u0|nios2_gen2_0|cpu|Add0~9_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add0~10\);

-- Location: LABCELL_X11_Y7_N48
\u0|mm_interconnect_0|cmd_mux_001|src_payload~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|nios2_gen2_0|cpu|hbreak_enabled~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_hbreak_enabled~q\,
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\);

-- Location: FF_X11_Y7_N49
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\);

-- Location: LABCELL_X10_Y6_N12
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(0) & (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|write~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(0),
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_write~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_debugaccess~q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: MLABCELL_X15_Y12_N48
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(12) & ( \u0|nios2_gen2_0|cpu|D_iw\(11) & ( (\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & 
-- !\u0|nios2_gen2_0|cpu|D_iw\(15)))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(12) & ( \u0|nios2_gen2_0|cpu|D_iw\(11) & ( (\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & !\u0|nios2_gen2_0|cpu|D_iw\(15)))) ) 
-- ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(12) & ( !\u0|nios2_gen2_0|cpu|D_iw\(11) & ( (\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & !\u0|nios2_gen2_0|cpu|D_iw\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\);

-- Location: LABCELL_X24_Y11_N21
\u0|nios2_gen2_0|cpu|Equal0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~10_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(2) & ( !\u0|nios2_gen2_0|cpu|D_iw\(1) & ( (!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & (!\u0|nios2_gen2_0|cpu|D_iw\(5) & (!\u0|nios2_gen2_0|cpu|D_iw\(3) & 
-- !\u0|nios2_gen2_0|cpu|D_iw\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~10_combout\);

-- Location: LABCELL_X12_Y6_N30
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder_combout\);

-- Location: LABCELL_X18_Y11_N30
\u0|nios2_gen2_0|cpu|E_src2[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[8]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|E_src2[8]~feeder_combout\);

-- Location: FF_X17_Y11_N53
\u0|nios2_gen2_0|cpu|R_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_dst_regnum\(2));

-- Location: LABCELL_X10_Y6_N54
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder_combout\);

-- Location: LABCELL_X11_Y6_N18
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~29_sumout\ = SUM(( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8) ) + ( GND ) + ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~26\ ))
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~30\ = CARRY(( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8) 
-- ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(8),
	cin => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~26\,
	sumout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~29_sumout\,
	cout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~30\);

-- Location: FF_X11_Y6_N20
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~29_sumout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8));

-- Location: LABCELL_X11_Y6_N21
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~33_sumout\ = SUM(( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9) ) + ( GND ) + ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~30\ ))
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~34\ = CARRY(( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9) 
-- ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(9),
	cin => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~30\,
	sumout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~33_sumout\,
	cout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~34\);

-- Location: FF_X11_Y6_N22
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~33_sumout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9));

-- Location: LABCELL_X19_Y10_N48
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(2) & ( \u0|nios2_gen2_0|cpu|D_iw\(5) & ( (!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & 
-- \u0|nios2_gen2_0|cpu|D_iw\(1)))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(2) & ( \u0|nios2_gen2_0|cpu|D_iw\(5) & ( (!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & 
-- !\u0|nios2_gen2_0|cpu|D_iw\(1)))) ) ) ) # ( \u0|nios2_gen2_0|cpu|D_iw\(2) & ( !\u0|nios2_gen2_0|cpu|D_iw\(5) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(1) & (!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ $ 
-- (\u0|nios2_gen2_0|cpu|D_iw\(3))))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(2) & ( !\u0|nios2_gen2_0|cpu|D_iw\(5) & ( (\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & (\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & 
-- !\u0|nios2_gen2_0|cpu|D_iw\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000001001000010000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout\);

-- Location: LABCELL_X19_Y10_N6
\u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(15) & ( (\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\) # (\u0|nios2_gen2_0|cpu|Equal0~0_combout\) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(15) & ( 
-- (!\u0|nios2_gen2_0|cpu|Equal0~0_combout\ & \u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\);

-- Location: LABCELL_X23_Y11_N54
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(15) & ( !\u0|nios2_gen2_0|cpu|D_iw\(11) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(12) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & 
-- \u0|nios2_gen2_0|cpu|D_iw\(14)))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(15) & ( !\u0|nios2_gen2_0|cpu|D_iw\(11) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(12) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & ((\u0|nios2_gen2_0|cpu|D_iw\(14)) # 
-- (\u0|nios2_gen2_0|cpu|D_iw\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010100000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout\);

-- Location: LABCELL_X19_Y10_N42
\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(0) & ( (!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & (\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(1) $ (\u0|nios2_gen2_0|cpu|D_iw\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000010000010000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\);

-- Location: LABCELL_X19_Y10_N21
\u0|nios2_gen2_0|cpu|D_logic_op[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_logic_op[1]~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\ ) # ( !\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\ & ( (((\u0|nios2_gen2_0|cpu|Equal0~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout\)) # (\u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\)) # (\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101111111010111110111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_alu_force_xor~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_logic_op_raw[1]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_alu_force_xor~1_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_alu_subtract~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_logic_op[1]~0_combout\);

-- Location: FF_X19_Y10_N22
\u0|nios2_gen2_0|cpu|R_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_logic_op[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_logic_op\(1));

-- Location: LABCELL_X19_Y10_N9
\u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\ = (!\u0|nios2_gen2_0|cpu|Equal0~0_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(3))) # (\u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\);

-- Location: LABCELL_X19_Y10_N18
\u0|nios2_gen2_0|cpu|D_logic_op[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_logic_op[0]~1_combout\ = ( \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\ ) # ( !\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\ & ( (((\u0|nios2_gen2_0|cpu|Equal0~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout\)) # (\u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\)) # (\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011111111111010101111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_alu_force_xor~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_alu_force_xor~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_logic_op_raw[0]~1_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_alu_subtract~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_logic_op[0]~1_combout\);

-- Location: FF_X19_Y10_N19
\u0|nios2_gen2_0|cpu|R_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_logic_op[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_logic_op\(0));

-- Location: LABCELL_X17_Y9_N15
\u0|nios2_gen2_0|cpu|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add0~25_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|F_pc\(5) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~30\ ))
-- \u0|nios2_gen2_0|cpu|Add0~26\ = CARRY(( \u0|nios2_gen2_0|cpu|F_pc\(5) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(5),
	cin => \u0|nios2_gen2_0|cpu|Add0~30\,
	sumout => \u0|nios2_gen2_0|cpu|Add0~25_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add0~26\);

-- Location: LABCELL_X17_Y9_N18
\u0|nios2_gen2_0|cpu|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add0~21_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|F_pc\(6) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~26\ ))
-- \u0|nios2_gen2_0|cpu|Add0~22\ = CARRY(( \u0|nios2_gen2_0|cpu|F_pc\(6) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(6),
	cin => \u0|nios2_gen2_0|cpu|Add0~26\,
	sumout => \u0|nios2_gen2_0|cpu|Add0~21_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add0~22\);

-- Location: LABCELL_X16_Y9_N39
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~5_combout\ = ( !\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & ( \u0|nios2_gen2_0|cpu|Add2~21_sumout\ & ( (\u0|nios2_gen2_0|cpu|Add0~21_sumout\) # (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & ( !\u0|nios2_gen2_0|cpu|Add2~21_sumout\ & ( (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & \u0|nios2_gen2_0|cpu|Add0~21_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000000000000000111111001111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~21_sumout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~21_sumout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~5_combout\);

-- Location: FF_X16_Y9_N40
\u0|nios2_gen2_0|cpu|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(6));

-- Location: LABCELL_X17_Y9_N21
\u0|nios2_gen2_0|cpu|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add0~17_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|F_pc\(7) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~22\ ))
-- \u0|nios2_gen2_0|cpu|Add0~18\ = CARRY(( \u0|nios2_gen2_0|cpu|F_pc\(7) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(7),
	cin => \u0|nios2_gen2_0|cpu|Add0~22\,
	sumout => \u0|nios2_gen2_0|cpu|Add0~17_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add0~18\);

-- Location: LABCELL_X24_Y11_N0
\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(2) & ( \u0|nios2_gen2_0|cpu|D_iw\(5) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(1) & ((\u0|nios2_gen2_0|cpu|D_iw\(3)) # 
-- (\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\)))) # (\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(1) & ((!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\) # (!\u0|nios2_gen2_0|cpu|D_iw\(3))))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(2) & ( 
-- \u0|nios2_gen2_0|cpu|D_iw\(5) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(1) & ((!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\) # (!\u0|nios2_gen2_0|cpu|D_iw\(3))))) # (\u0|nios2_gen2_0|cpu|D_iw\(0) & 
-- (((\u0|nios2_gen2_0|cpu|D_iw\(1))))) ) ) ) # ( \u0|nios2_gen2_0|cpu|D_iw\(2) & ( !\u0|nios2_gen2_0|cpu|D_iw\(5) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (((!\u0|nios2_gen2_0|cpu|D_iw\(1))))) # (\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(1) & 
-- ((!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\) # (!\u0|nios2_gen2_0|cpu|D_iw\(3))))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(2) & ( !\u0|nios2_gen2_0|cpu|D_iw\(5) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (((!\u0|nios2_gen2_0|cpu|D_iw\(1))))) # 
-- (\u0|nios2_gen2_0|cpu|D_iw\(0) & (((!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & !\u0|nios2_gen2_0|cpu|D_iw\(3))) # (\u0|nios2_gen2_0|cpu|D_iw\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110001111000011110000111100001011000011100000110100001111000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\);

-- Location: LABCELL_X16_Y6_N9
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder_combout\);

-- Location: FF_X21_Y9_N38
\u0|nios2_gen2_0|cpu|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[4]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(4));

-- Location: LABCELL_X24_Y11_N51
\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(2) & ( \u0|nios2_gen2_0|cpu|D_iw\(1) & ( (\u0|nios2_gen2_0|cpu|D_iw\(0) & !\u0|nios2_gen2_0|cpu|D_iw\(3)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(2) & ( \u0|nios2_gen2_0|cpu|D_iw\(1) 
-- & ( (\u0|nios2_gen2_0|cpu|D_iw\(0) & !\u0|nios2_gen2_0|cpu|D_iw\(3)) ) ) ) # ( \u0|nios2_gen2_0|cpu|D_iw\(2) & ( !\u0|nios2_gen2_0|cpu|D_iw\(1) & ( (\u0|nios2_gen2_0|cpu|D_iw\(0) & !\u0|nios2_gen2_0|cpu|D_iw\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\);

-- Location: MLABCELL_X21_Y9_N57
\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(4) & ( \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ ) ) # ( \u0|nios2_gen2_0|cpu|D_iw\(4) & ( !\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(4) & ( 
-- !\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(4),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem8~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\);

-- Location: MLABCELL_X21_Y11_N42
\u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(5) & ( \u0|nios2_gen2_0|cpu|D_iw\(3) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(2) & !\u0|nios2_gen2_0|cpu|D_iw\(1))) ) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|D_iw\(5) & ( !\u0|nios2_gen2_0|cpu|D_iw\(3) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & (\u0|nios2_gen2_0|cpu|D_iw\(2) & !\u0|nios2_gen2_0|cpu|D_iw\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\);

-- Location: FF_X22_Y11_N19
\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\);

-- Location: LABCELL_X22_Y11_N42
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(5) & ( \u0|nios2_gen2_0|cpu|D_iw\(0) & ( (\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & ((!\u0|nios2_gen2_0|cpu|D_iw\(2) & (!\u0|nios2_gen2_0|cpu|D_iw\(1))) # 
-- (\u0|nios2_gen2_0|cpu|D_iw\(2) & ((\u0|nios2_gen2_0|cpu|D_iw\(3)))))) ) ) ) # ( \u0|nios2_gen2_0|cpu|D_iw\(5) & ( !\u0|nios2_gen2_0|cpu|D_iw\(0) & ( (\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & (\u0|nios2_gen2_0|cpu|D_iw\(3) & 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(1) $ (\u0|nios2_gen2_0|cpu|D_iw\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100100000000000000000000100000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\);

-- Location: LABCELL_X22_Y11_N0
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(1) & ( \u0|nios2_gen2_0|cpu|D_iw\(0) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(5) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & ((\u0|nios2_gen2_0|cpu|D_iw\(3)) # 
-- (\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\)))) ) ) ) # ( \u0|nios2_gen2_0|cpu|D_iw\(1) & ( !\u0|nios2_gen2_0|cpu|D_iw\(0) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(5) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & ((\u0|nios2_gen2_0|cpu|D_iw\(3)) # 
-- (\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010001000100000001000100010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\);

-- Location: LABCELL_X22_Y11_N6
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(1) & ( \u0|nios2_gen2_0|cpu|D_iw\(0) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(5) & (\u0|nios2_gen2_0|cpu|D_iw\(2) & (\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & 
-- \u0|nios2_gen2_0|cpu|D_iw\(3)))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(1) & ( \u0|nios2_gen2_0|cpu|D_iw\(0) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(5) & (\u0|nios2_gen2_0|cpu|D_iw\(2) & (\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & 
-- \u0|nios2_gen2_0|cpu|D_iw\(3)))) # (\u0|nios2_gen2_0|cpu|D_iw\(5) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & (!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\))) ) ) ) # ( \u0|nios2_gen2_0|cpu|D_iw\(1) & ( !\u0|nios2_gen2_0|cpu|D_iw\(0) & ( 
-- (\u0|nios2_gen2_0|cpu|D_iw\(5) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & (!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & !\u0|nios2_gen2_0|cpu|D_iw\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000001000000010000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\);

-- Location: LABCELL_X22_Y11_N30
\u0|nios2_gen2_0|cpu|Equal0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~9_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(2) & ( \u0|nios2_gen2_0|cpu|D_iw\(5) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(1) & (!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & 
-- \u0|nios2_gen2_0|cpu|D_iw\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|Equal0~9_combout\);

-- Location: LABCELL_X22_Y11_N36
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ = ( !\u0|nios2_gen2_0|cpu|Equal0~9_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ & (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\ & 
-- !\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~3_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LABCELL_X16_Y12_N18
\u0|nios2_gen2_0|cpu|Equal62~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~14_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(16) & ( \u0|nios2_gen2_0|cpu|D_iw\(11) & ( (\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(14) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & !\u0|nios2_gen2_0|cpu|D_iw\(15)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|Equal62~14_combout\);

-- Location: MLABCELL_X15_Y12_N15
\u0|nios2_gen2_0|cpu|Equal62~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~13_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(14) & ( \u0|nios2_gen2_0|cpu|D_iw\(13) & ( (\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & (!\u0|nios2_gen2_0|cpu|D_iw\(15) & !\u0|nios2_gen2_0|cpu|D_iw\(16)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|Equal62~13_combout\);

-- Location: MLABCELL_X15_Y12_N27
\u0|nios2_gen2_0|cpu|Equal62~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~16_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(15) & ( !\u0|nios2_gen2_0|cpu|D_iw\(12) & ( (\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(14) & \u0|nios2_gen2_0|cpu|D_iw\(16)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|Equal62~16_combout\);

-- Location: MLABCELL_X15_Y12_N0
\u0|nios2_gen2_0|cpu|Equal62~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~17_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(16) & ( !\u0|nios2_gen2_0|cpu|D_iw\(12) & ( (\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & \u0|nios2_gen2_0|cpu|D_iw\(15)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|Equal62~17_combout\);

-- Location: MLABCELL_X15_Y12_N30
\u0|nios2_gen2_0|cpu|Equal62~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~11_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(11) & ( !\u0|nios2_gen2_0|cpu|D_iw\(12) & ( (\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & \u0|nios2_gen2_0|cpu|D_iw\(14)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|Equal62~11_combout\);

-- Location: MLABCELL_X15_Y12_N18
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\ = ( !\u0|nios2_gen2_0|cpu|Equal62~11_combout\ & ( (!\u0|nios2_gen2_0|cpu|Equal62~14_combout\ & (!\u0|nios2_gen2_0|cpu|Equal62~13_combout\ & (!\u0|nios2_gen2_0|cpu|Equal62~16_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Equal62~17_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~13_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~16_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~17_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\);

-- Location: MLABCELL_X15_Y12_N36
\u0|nios2_gen2_0|cpu|Equal62~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~1_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(16) & ( \u0|nios2_gen2_0|cpu|D_iw\(11) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(14) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & !\u0|nios2_gen2_0|cpu|D_iw\(15)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|Equal62~1_combout\);

-- Location: MLABCELL_X15_Y12_N12
\u0|nios2_gen2_0|cpu|Equal62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~0_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(13) & ( \u0|nios2_gen2_0|cpu|D_iw\(14) & ( (\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & !\u0|nios2_gen2_0|cpu|D_iw\(15)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|Equal62~0_combout\);

-- Location: LABCELL_X24_Y11_N36
\u0|nios2_gen2_0|cpu|Equal0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~11_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(0) & ( !\u0|nios2_gen2_0|cpu|D_iw\(5) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(1) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & (!\u0|nios2_gen2_0|cpu|D_iw\(3) & 
-- !\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|Equal0~11_combout\);

-- Location: LABCELL_X16_Y12_N24
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\ = ( !\u0|nios2_gen2_0|cpu|Equal0~11_combout\ & ( (!\u0|nios2_gen2_0|cpu|Equal0~0_combout\) # ((!\u0|nios2_gen2_0|cpu|Equal62~1_combout\ & !\u0|nios2_gen2_0|cpu|Equal62~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101010101010111110101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\);

-- Location: LABCELL_X16_Y12_N48
\u0|nios2_gen2_0|cpu|Equal62~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~10_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(16) & ( \u0|nios2_gen2_0|cpu|D_iw\(11) & ( (\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & \u0|nios2_gen2_0|cpu|D_iw\(15)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|Equal62~10_combout\);

-- Location: LABCELL_X16_Y12_N12
\u0|nios2_gen2_0|cpu|D_ctrl_exception~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~6_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(16) & ( \u0|nios2_gen2_0|cpu|D_iw\(11) & ( (\u0|nios2_gen2_0|cpu|D_iw\(12) & ((!\u0|nios2_gen2_0|cpu|D_iw\(14) & ((\u0|nios2_gen2_0|cpu|D_iw\(15)))) # 
-- (\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & !\u0|nios2_gen2_0|cpu|D_iw\(15))))) ) ) ) # ( \u0|nios2_gen2_0|cpu|D_iw\(16) & ( !\u0|nios2_gen2_0|cpu|D_iw\(11) & ( (\u0|nios2_gen2_0|cpu|D_iw\(15) & ((!\u0|nios2_gen2_0|cpu|D_iw\(14) & 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(13) & \u0|nios2_gen2_0|cpu|D_iw\(12))) # (\u0|nios2_gen2_0|cpu|D_iw\(14) & ((!\u0|nios2_gen2_0|cpu|D_iw\(12)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011100000000000000000000000000100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~6_combout\);

-- Location: MLABCELL_X15_Y12_N6
\u0|nios2_gen2_0|cpu|D_ctrl_exception~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~5_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(12) & ( \u0|nios2_gen2_0|cpu|D_iw\(11) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & 
-- !\u0|nios2_gen2_0|cpu|D_iw\(15)))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(12) & ( \u0|nios2_gen2_0|cpu|D_iw\(11) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (!\u0|nios2_gen2_0|cpu|D_iw\(14) & \u0|nios2_gen2_0|cpu|D_iw\(15))) ) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|D_iw\(12) & ( !\u0|nios2_gen2_0|cpu|D_iw\(11) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (\u0|nios2_gen2_0|cpu|D_iw\(14) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & !\u0|nios2_gen2_0|cpu|D_iw\(15)))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(12) & ( 
-- !\u0|nios2_gen2_0|cpu|D_iw\(11) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (!\u0|nios2_gen2_0|cpu|D_iw\(14) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) $ (\u0|nios2_gen2_0|cpu|D_iw\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000001000000000000000000000100010000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~5_combout\);

-- Location: MLABCELL_X15_Y12_N33
\u0|nios2_gen2_0|cpu|Equal62~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~9_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(12) & ( !\u0|nios2_gen2_0|cpu|D_iw\(11) & ( (\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|D_iw\(14) & \u0|nios2_gen2_0|cpu|D_iw\(16)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|Equal62~9_combout\);

-- Location: LABCELL_X16_Y12_N42
\u0|nios2_gen2_0|cpu|D_ctrl_exception~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~4_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(16) & ( \u0|nios2_gen2_0|cpu|D_iw\(11) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(15) & ((!\u0|nios2_gen2_0|cpu|D_iw\(14)) # 
-- (\u0|nios2_gen2_0|cpu|D_iw\(12))))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(16) & ( \u0|nios2_gen2_0|cpu|D_iw\(11) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(14) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & \u0|nios2_gen2_0|cpu|D_iw\(15)))) 
-- ) ) ) # ( \u0|nios2_gen2_0|cpu|D_iw\(16) & ( !\u0|nios2_gen2_0|cpu|D_iw\(11) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & !\u0|nios2_gen2_0|cpu|D_iw\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000000000000000001000001000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~4_combout\);

-- Location: LABCELL_X16_Y12_N36
\u0|nios2_gen2_0|cpu|D_ctrl_exception~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~1_combout\ = ( !\u0|nios2_gen2_0|cpu|D_ctrl_exception~4_combout\ & ( (!\u0|nios2_gen2_0|cpu|Equal62~10_combout\ & (!\u0|nios2_gen2_0|cpu|D_ctrl_exception~6_combout\ & (!\u0|nios2_gen2_0|cpu|D_ctrl_exception~5_combout\ 
-- & !\u0|nios2_gen2_0|cpu|Equal62~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~9_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~1_combout\);

-- Location: LABCELL_X16_Y11_N45
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(15) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & !\u0|nios2_gen2_0|cpu|D_iw\(12)))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|D_iw\(15) & ( (\u0|nios2_gen2_0|cpu|D_iw\(16) & (\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & !\u0|nios2_gen2_0|cpu|D_iw\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\);

-- Location: LABCELL_X22_Y11_N39
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\ = ( \u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & (!\u0|nios2_gen2_0|cpu|Equal0~10_combout\ & !\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & !\u0|nios2_gen2_0|cpu|Equal0~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~10_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_retaddr~2_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\);

-- Location: LABCELL_X16_Y12_N30
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\ = ( \u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ( \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\) # 
-- ((!\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\) # ((!\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\) # (!\u0|nios2_gen2_0|cpu|D_ctrl_exception~1_combout\))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ( 
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\) # (!\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\) ) ) ) # ( \u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ( 
-- !\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\ ) ) # ( !\u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ( !\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111010111110101111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_force_src2_zero~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_force_src2_zero~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~1_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_retaddr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\);

-- Location: FF_X16_Y12_N31
\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\);

-- Location: LABCELL_X12_Y6_N33
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder_combout\);

-- Location: LABCELL_X19_Y11_N33
\u0|nios2_gen2_0|cpu|d_writedata[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[9]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[9]~feeder_combout\);

-- Location: LABCELL_X29_Y9_N42
\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\ = ( !\u0|mm_interconnect_0|cmd_mux_002|src_data\(52) & ( \u0|mm_interconnect_0|cmd_mux_002|src_data\(51) & ( (\u0|onchip_memory2_0|wren~0_combout\ & 
-- (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\)) # (\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_valid~0_combout\,
	datae => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_data\(52),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_data\(51),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\);

-- Location: LABCELL_X12_Y6_N24
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder_combout\);

-- Location: MLABCELL_X21_Y11_N30
\u0|nios2_gen2_0|cpu|D_ctrl_mem16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(0) & ( (\u0|nios2_gen2_0|cpu|D_iw\(3) & ((\u0|nios2_gen2_0|cpu|D_iw\(1)) # (\u0|nios2_gen2_0|cpu|D_iw\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\);

-- Location: MLABCELL_X21_Y8_N57
\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem16~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\);

-- Location: LABCELL_X16_Y6_N42
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder_combout\);

-- Location: LABCELL_X10_Y6_N24
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(1),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(1),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: FF_X6_Y6_N14
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(5),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5));

-- Location: MLABCELL_X8_Y6_N30
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(5),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder_combout\);

-- Location: MLABCELL_X6_Y6_N18
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(6),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\);

-- Location: FF_X6_Y6_N20
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6));

-- Location: MLABCELL_X8_Y6_N24
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(6),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder_combout\);

-- Location: LABCELL_X12_Y6_N12
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder_combout\);

-- Location: FF_X19_Y11_N38
\u0|nios2_gen2_0|cpu|d_writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(5));

-- Location: MLABCELL_X15_Y5_N54
\u0|mm_interconnect_0|cmd_mux_001|src_payload~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(5) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(5),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\);

-- Location: FF_X15_Y5_N56
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(5));

-- Location: MLABCELL_X15_Y6_N24
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~12_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(5) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5)) ) ) # ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(5) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(5),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(5),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~12_combout\);

-- Location: FF_X36_Y9_N26
\u0|nios2_gen2_0|cpu|d_writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(6));

-- Location: LABCELL_X17_Y6_N6
\u0|mm_interconnect_0|cmd_mux_001|src_payload~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(6) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(6),
	datad => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\);

-- Location: FF_X17_Y6_N8
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(6));

-- Location: MLABCELL_X8_Y6_N21
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(9),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder_combout\);

-- Location: LABCELL_X9_Y6_N51
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\ = ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\);

-- Location: FF_X13_Y6_N52
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X12_Y6_N50
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\);

-- Location: LABCELL_X12_Y6_N48
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\ & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1) & ( 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~DUPLICATE_q\) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35)) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\ & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35) & 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0) & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100111101111111011100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(35),
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_ir\(0),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_enable_action_strobe~DUPLICATE_q\,
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_rd_d1~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_ir\(1),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\);

-- Location: FF_X8_Y6_N22
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6));

-- Location: LABCELL_X17_Y6_N9
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~20_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6) & ( (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(6)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(6),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(6),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~20_combout\);

-- Location: MLABCELL_X39_Y10_N27
\u0|nios2_gen2_0|cpu|d_writedata[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[7]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(7),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[7]~feeder_combout\);

-- Location: FF_X39_Y10_N29
\u0|nios2_gen2_0|cpu|d_writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[7]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(7));

-- Location: MLABCELL_X39_Y10_N0
\u0|mm_interconnect_0|cmd_mux_001|src_payload~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|nios2_gen2_0|cpu|d_writedata\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(7),
	datae => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\);

-- Location: FF_X39_Y10_N1
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(7));

-- Location: MLABCELL_X15_Y6_N33
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~25_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ ) ) # ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(7) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(7),
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(7),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~25_combout\);

-- Location: LABCELL_X24_Y11_N39
\u0|nios2_gen2_0|cpu|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~5_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(5) & ( !\u0|nios2_gen2_0|cpu|D_iw\(0) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(1) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & (!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & 
-- !\u0|nios2_gen2_0|cpu|D_iw\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	combout => \u0|nios2_gen2_0|cpu|Equal0~5_combout\);

-- Location: LABCELL_X24_Y11_N42
\u0|nios2_gen2_0|cpu|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~6_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(5) & ( !\u0|nios2_gen2_0|cpu|D_iw\(2) & ( (\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(1) & 
-- !\u0|nios2_gen2_0|cpu|D_iw\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|Equal0~6_combout\);

-- Location: LABCELL_X23_Y9_N18
\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(2) & ( \u0|nios2_gen2_0|cpu|D_iw\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\);

-- Location: LABCELL_X24_Y11_N15
\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(3) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(0) & ((!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\) # (!\u0|nios2_gen2_0|cpu|D_iw\(5)))) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(3) & ( 
-- !\u0|nios2_gen2_0|cpu|D_iw\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001000110010001100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\);

-- Location: LABCELL_X24_Y11_N30
\u0|nios2_gen2_0|cpu|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~4_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(5) & ( !\u0|nios2_gen2_0|cpu|D_iw\(2) & ( (\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(1) & 
-- \u0|nios2_gen2_0|cpu|D_iw\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|Equal0~4_combout\);

-- Location: LABCELL_X23_Y11_N36
\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\ & ( !\u0|nios2_gen2_0|cpu|Equal0~4_combout\ & ( (!\u0|nios2_gen2_0|cpu|Equal0~5_combout\ & (!\u0|nios2_gen2_0|cpu|Equal0~6_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|Equal0~1_combout\ & !\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\ & ( !\u0|nios2_gen2_0|cpu|Equal0~4_combout\ & ( (!\u0|nios2_gen2_0|cpu|Equal0~5_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|Equal0~6_combout\ & !\u0|nios2_gen2_0|cpu|Equal0~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_nxt~1_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_nxt~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout\);

-- Location: LABCELL_X23_Y11_N15
\u0|nios2_gen2_0|cpu|Equal62~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~7_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(15) & ( !\u0|nios2_gen2_0|cpu|D_iw\(14) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(12) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (!\u0|nios2_gen2_0|cpu|D_iw\(11) & !\u0|nios2_gen2_0|cpu|D_iw\(13)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|Equal62~7_combout\);

-- Location: LABCELL_X23_Y11_N6
\u0|nios2_gen2_0|cpu|Equal62~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~8_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(12) & ( \u0|nios2_gen2_0|cpu|D_iw\(16) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(15) & !\u0|nios2_gen2_0|cpu|D_iw\(14)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal62~8_combout\);

-- Location: LABCELL_X24_Y11_N24
\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(5) & ( !\u0|nios2_gen2_0|cpu|D_iw\(2) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(1) & (!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ $ 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: LABCELL_X23_Y11_N18
\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout\ = ( \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout\ & ( \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout\ ) ) # ( !\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout\ & ( 
-- \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout\ ) ) # ( \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout\ & ( !\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout\) # 
-- (\u0|nios2_gen2_0|cpu|Equal0~0_combout\) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout\ & ( !\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ((\u0|nios2_gen2_0|cpu|Equal62~8_combout\) # (\u0|nios2_gen2_0|cpu|Equal62~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101110101111101011111010111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_br_cmp~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~8_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_alu_force_xor~1_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout\);

-- Location: FF_X23_Y11_N19
\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\);

-- Location: LABCELL_X16_Y6_N57
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder_combout\);

-- Location: FF_X23_Y7_N2
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q\);

-- Location: LABCELL_X23_Y7_N0
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\ = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))) # 
-- (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem[1][75]~q\,
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\);

-- Location: LABCELL_X23_Y7_N3
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout\ = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & ( 
-- !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout\);

-- Location: FF_X23_Y7_N37
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\);

-- Location: FF_X23_Y7_N59
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q\);

-- Location: LABCELL_X22_Y7_N0
\u0|mm_interconnect_0|cmd_mux_001|src_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & ( (!\u0|nios2_gen2_0|cpu|i_read~q\ & 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & (\u0|mm_interconnect_0|router_001|Equal0~0_combout\ & \u0|nios2_gen2_0|cpu|F_pc\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_i_read~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|ALT_INV_read_accepted~q\,
	datac => \u0|mm_interconnect_0|router_001|ALT_INV_Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(9),
	datae => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\);

-- Location: LABCELL_X19_Y7_N0
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|read~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|read~0_combout\ = ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|read~q\ & ( (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ & (((\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))) # 
-- (\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\)))) ) ) # ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|read~q\ & ( 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000100000011110000111100001100000011000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_waitrequest~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_read~q\,
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~0_combout\,
	datag => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|read~0_combout\);

-- Location: FF_X19_Y7_N2
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|read~q\);

-- Location: LABCELL_X17_Y6_N42
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\);

-- Location: LABCELL_X19_Y7_N48
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\ & ( (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\ & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|read~q\)) # (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111000001000000011100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_read~q\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_write~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_waitrequest~q\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_avalon_ociram_readdata_ready~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_waitrequest~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: FF_X19_Y7_N49
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LABCELL_X19_Y7_N51
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|read~q\) # 
-- (((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\) # 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\)) # (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|write~q\)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\) # ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|read~q\) # (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001000111111111100100011111111111110111111111111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_read~q\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_write~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_avalon_ociram_readdata_ready~q\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_waitrequest~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_waitrequest~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X19_Y7_N53
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\);

-- Location: LABCELL_X19_Y7_N12
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ = ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & ( 
-- !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_waitrequest~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\);

-- Location: LABCELL_X19_Y7_N15
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & ( 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0)) ) ) # ( 
-- !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LABCELL_X19_Y7_N54
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~5_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ( 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\)) # 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ( 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\)) # 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( !\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ( 
-- ((\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\))) # 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( !\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ( 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000011111111100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used[0]~4_combout\,
	datae => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~5_combout\);

-- Location: FF_X19_Y7_N56
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LABCELL_X19_Y7_N36
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ( 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0)) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LABCELL_X19_Y7_N9
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) ) # ( 
-- !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & ( !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LABCELL_X19_Y7_N39
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\ = ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & ( 
-- !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_waitrequest~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LABCELL_X19_Y7_N21
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ( 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\)) # 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ( 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\)) # 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( !\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ( 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\ & \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\))) # 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( !\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ( 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101011101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used[1]~2_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~0_combout\,
	datae => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: FF_X19_Y7_N22
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X19_Y7_N8
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q\);

-- Location: LABCELL_X19_Y7_N6
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ & ( (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1)) # 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q\) ) ) # ( !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ & ( (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) 
-- & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[1][57]~q\,
	dataf => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X19_Y7_N32
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\);

-- Location: FF_X24_Y8_N14
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\);

-- Location: LABCELL_X24_Y8_N12
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\ & ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) ) ) # ( 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\ & ( !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) ) ) # ( 
-- !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\ & ( !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datae => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[1][75]~q\,
	dataf => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X19_Y7_N35
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\);

-- Location: LABCELL_X19_Y7_N33
\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010000010101010101000001010101010100000101010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][57]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][75]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\);

-- Location: LABCELL_X27_Y8_N54
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = ( \u0|nios2_gen2_0|cpu|d_read~q\ & ( !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & ( 
-- \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_d_read~q\,
	dataf => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_read_accepted~q\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: MLABCELL_X21_Y7_N18
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & ( 
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & (\u0|jtag_uart_0|av_waitrequest~q\ & 
-- \u0|mm_interconnect_0|router|Equal3~1_combout\))) # (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)) ) ) ) # ( !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & ( 
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & (\u0|jtag_uart_0|av_waitrequest~q\ & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|router|Equal3~1_combout\))) ) ) ) # ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & ( 
-- !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) ) ) # ( !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & ( 
-- !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & (\u0|jtag_uart_0|av_waitrequest~q\ & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|router|Equal3~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000111111111111111100000000000100000000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datab => \u0|jtag_uart_0|ALT_INV_av_waitrequest~q\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|router|ALT_INV_Equal3~1_combout\,
	datae => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X21_Y7_N20
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0));

-- Location: MLABCELL_X21_Y7_N0
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ( 
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) ) ) ) # ( 
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ( !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ( !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & (\u0|jtag_uart_0|av_waitrequest~q\ & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & 
-- \u0|mm_interconnect_0|router|Equal3~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datab => \u0|jtag_uart_0|ALT_INV_av_waitrequest~q\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datad => \u0|mm_interconnect_0|router|ALT_INV_Equal3~1_combout\,
	datae => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X21_Y7_N1
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1));

-- Location: MLABCELL_X21_Y7_N45
\u0|jtag_uart_0|av_waitrequest~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_waitrequest~1_combout\ = ( !\u0|jtag_uart_0|av_waitrequest~q\ & ( (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & (\u0|jtag_uart_0|av_waitrequest~0_combout\ & 
-- \u0|mm_interconnect_0|router|Equal3~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000000000000000000010000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datab => \u0|jtag_uart_0|ALT_INV_av_waitrequest~0_combout\,
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal3~1_combout\,
	datae => \u0|jtag_uart_0|ALT_INV_av_waitrequest~q\,
	combout => \u0|jtag_uart_0|av_waitrequest~1_combout\);

-- Location: FF_X21_Y7_N47
\u0|jtag_uart_0|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|av_waitrequest~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|av_waitrequest~q\);

-- Location: MLABCELL_X21_Y7_N33
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & (\u0|mm_interconnect_0|router|Equal3~1_combout\ & 
-- (\u0|jtag_uart_0|av_waitrequest~q\ & !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datab => \u0|mm_interconnect_0|router|ALT_INV_Equal3~1_combout\,
	datac => \u0|jtag_uart_0|ALT_INV_av_waitrequest~q\,
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X21_Y7_N35
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LABCELL_X16_Y11_N21
\u0|nios2_gen2_0|cpu|E_src2[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[10]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(16) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|E_src2[10]~feeder_combout\);

-- Location: MLABCELL_X15_Y12_N24
\u0|nios2_gen2_0|cpu|Equal62~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~6_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(12) & ( !\u0|nios2_gen2_0|cpu|D_iw\(15) & ( (\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & !\u0|nios2_gen2_0|cpu|D_iw\(14)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|Equal62~6_combout\);

-- Location: MLABCELL_X15_Y10_N36
\u0|nios2_gen2_0|cpu|D_op_rdctl\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_rdctl~combout\ = (\u0|nios2_gen2_0|cpu|Equal62~6_combout\ & \u0|nios2_gen2_0|cpu|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_op_rdctl~combout\);

-- Location: FF_X15_Y10_N37
\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_op_rdctl~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\);

-- Location: MLABCELL_X15_Y12_N57
\u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(15) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(11) & ((!\u0|nios2_gen2_0|cpu|D_iw\(16)) # (\u0|nios2_gen2_0|cpu|D_iw\(14)))) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(15) & ( 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (!\u0|nios2_gen2_0|cpu|D_iw\(11) & !\u0|nios2_gen2_0|cpu|D_iw\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010001100100011001000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\);

-- Location: MLABCELL_X15_Y11_N15
\u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(12) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|Equal0~0_combout\ & \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_src_imm5_shift_rot~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\);

-- Location: FF_X15_Y11_N16
\u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE_q\);

-- Location: LABCELL_X23_Y11_N0
\u0|nios2_gen2_0|cpu|R_src2_use_imm~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_use_imm~1_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(14) & ( (\u0|nios2_gen2_0|cpu|D_iw\(12) & (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (\u0|nios2_gen2_0|cpu|Equal0~0_combout\ & 
-- !\u0|nios2_gen2_0|cpu|D_iw\(13))))) ) ) # ( \u0|nios2_gen2_0|cpu|D_iw\(14) & ( (\u0|nios2_gen2_0|cpu|D_iw\(12) & (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|Equal0~0_combout\ & 
-- !\u0|nios2_gen2_0|cpu|D_iw\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datag => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|R_src2_use_imm~1_combout\);

-- Location: LABCELL_X24_Y11_N12
\u0|nios2_gen2_0|cpu|D_wr_dst_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(2) & ( (\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(1) & ((!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\) # (!\u0|nios2_gen2_0|cpu|D_iw\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001000000011000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\);

-- Location: LABCELL_X23_Y11_N51
\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\ & ( \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_nxt~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_nxt~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout\);

-- Location: MLABCELL_X21_Y11_N51
\u0|nios2_gen2_0|cpu|R_src2_use_imm~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_use_imm~0_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout\ & ( (((\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\) # (\u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\)) # (\u0|nios2_gen2_0|cpu|R_valid~q\)) # 
-- (\u0|nios2_gen2_0|cpu|R_src2_use_imm~1_combout\) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout\ & ( ((\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\) # (\u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\)) # 
-- (\u0|nios2_gen2_0|cpu|R_src2_use_imm~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111010111111111111101111111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_valid~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_wr_dst_reg~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_b_is_dst~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_nxt~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_use_imm~0_combout\);

-- Location: FF_X21_Y11_N53
\u0|nios2_gen2_0|cpu|R_src2_use_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_use_imm~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\);

-- Location: LABCELL_X18_Y11_N51
\u0|nios2_gen2_0|cpu|R_src2_lo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo~0_combout\ = ( !\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ( !\u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_src_imm5_shift_rot~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo~0_combout\);

-- Location: LABCELL_X18_Y11_N36
\u0|nios2_gen2_0|cpu|R_src2_lo[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[2]~3_combout\ = ( \u0|nios2_gen2_0|cpu|R_src2_lo~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ & 
-- \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2))) ) ) # ( !\u0|nios2_gen2_0|cpu|R_src2_lo~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ 
-- & \u0|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_force_src2_zero~q\,
	datac => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[8]~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_lo~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[2]~3_combout\);

-- Location: FF_X18_Y11_N38
\u0|nios2_gen2_0|cpu|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[2]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(2));

-- Location: MLABCELL_X15_Y12_N45
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(15) & ( \u0|nios2_gen2_0|cpu|D_iw\(14) & ( (\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & 
-- \u0|nios2_gen2_0|cpu|D_iw\(11)))) ) ) ) # ( \u0|nios2_gen2_0|cpu|D_iw\(15) & ( !\u0|nios2_gen2_0|cpu|D_iw\(14) & ( (\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & \u0|nios2_gen2_0|cpu|D_iw\(16))) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|D_iw\(15) & ( !\u0|nios2_gen2_0|cpu|D_iw\(14) & ( (\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & ((!\u0|nios2_gen2_0|cpu|D_iw\(12)) # (\u0|nios2_gen2_0|cpu|D_iw\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000101000001000000010000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\);

-- Location: LABCELL_X22_Y11_N54
\u0|nios2_gen2_0|cpu|Equal0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~8_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(1) & ( \u0|nios2_gen2_0|cpu|D_iw\(5) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & 
-- \u0|nios2_gen2_0|cpu|D_iw\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|Equal0~8_combout\);

-- Location: LABCELL_X22_Y11_N12
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\ = ( \u0|nios2_gen2_0|cpu|Equal0~8_combout\ & ( \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\ ) ) # ( !\u0|nios2_gen2_0|cpu|Equal0~8_combout\ & ( \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\)))) ) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|Equal0~8_combout\ & ( !\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\ ) ) # ( !\u0|nios2_gen2_0|cpu|Equal0~8_combout\ & ( !\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110001111101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_retaddr~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~3_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~8_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_retaddr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\);

-- Location: FF_X22_Y11_N13
\u0|nios2_gen2_0|cpu|R_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_retaddr~q\);

-- Location: FF_X21_Y11_N49
\u0|nios2_gen2_0|cpu|R_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_br~q\);

-- Location: MLABCELL_X21_Y11_N48
\u0|nios2_gen2_0|cpu|R_src1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1~0_combout\ = ( \u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & ( ((\u0|nios2_gen2_0|cpu|R_valid~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_retaddr~q\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_br~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & ( 
-- (\u0|nios2_gen2_0|cpu|R_valid~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_retaddr~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_valid~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_retaddr~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_valid_from_R~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1~0_combout\);

-- Location: LABCELL_X12_Y6_N54
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder_combout\);

-- Location: LABCELL_X30_Y8_N30
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LABCELL_X23_Y8_N36
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_~GND~combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout\);

-- Location: MLABCELL_X6_Y3_N27
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write~q\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write~1_combout\);

-- Location: MLABCELL_X6_Y2_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\);

-- Location: LABCELL_X2_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout\);

-- Location: LABCELL_X4_Y2_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\);

-- Location: MLABCELL_X6_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\);

-- Location: LABCELL_X2_Y2_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111100000000011111111110000011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~2_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\);

-- Location: FF_X2_Y2_N56
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\);

-- Location: MLABCELL_X6_Y2_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000010000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

-- Location: MLABCELL_X6_Y2_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100100011001000110010001100100001001000110010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\);

-- Location: MLABCELL_X6_Y2_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100110011011101110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][0]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\);

-- Location: FF_X3_Y2_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: MLABCELL_X3_Y2_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000001010100110101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

-- Location: FF_X3_Y2_N56
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: LABCELL_X1_Y1_N48
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|state~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000111111111111111100000000010000001111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_state~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|state~1_combout\);

-- Location: FF_X1_Y1_N50
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|state~q\);

-- Location: LABCELL_X1_Y1_N18
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[9]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111000100110001001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_state~q\,
	datab => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(8),
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LABCELL_X1_Y1_N45
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\);

-- Location: FF_X1_Y1_N20
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(9));

-- Location: MLABCELL_X3_Y3_N6
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(9),
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell_combout\);

-- Location: FF_X3_Y3_N7
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(0));

-- Location: FF_X3_Y3_N10
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(0),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[1]~DUPLICATE_q\);

-- Location: FF_X1_Y1_N34
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[1]~DUPLICATE_q\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(2));

-- Location: FF_X3_Y3_N4
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(3));

-- Location: FF_X1_Y1_N41
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(4));

-- Location: LABCELL_X1_Y1_N57
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(4),
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder_combout\);

-- Location: FF_X1_Y1_N59
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(5));

-- Location: FF_X1_Y1_N2
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(6));

-- Location: FF_X1_Y1_N23
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(7));

-- Location: FF_X1_Y1_N17
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(8));

-- Location: LABCELL_X1_Y1_N15
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_state~q\,
	datae => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write~0_combout\);

-- Location: FF_X2_Y3_N28
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write~q\);

-- Location: MLABCELL_X6_Y3_N57
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write1~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write~q\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\);

-- Location: FF_X6_Y3_N59
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write1~q\);

-- Location: FF_X6_Y3_N37
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write2~q\);

-- Location: MLABCELL_X6_Y3_N36
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|always2~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write2~q\,
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write1~q\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\);

-- Location: LABCELL_X18_Y6_N0
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\ = SUM(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X21_Y7_N24
\u0|jtag_uart_0|fifo_rd~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_rd~0_combout\ = ( !\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ( !\u0|jtag_uart_0|av_waitrequest~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|ALT_INV_av_waitrequest~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	combout => \u0|jtag_uart_0|fifo_rd~0_combout\);

-- Location: LABCELL_X18_Y6_N3
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\ = SUM(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( !\u0|jtag_uart_0|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( !\u0|jtag_uart_0|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|ALT_INV_wr_rfifo~combout\,
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X18_Y6_N4
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LABCELL_X18_Y6_N6
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\ = SUM(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( !\u0|jtag_uart_0|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( !\u0|jtag_uart_0|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|ALT_INV_wr_rfifo~combout\,
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X18_Y6_N7
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LABCELL_X18_Y6_N9
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\ = SUM(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( !\u0|jtag_uart_0|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( !\u0|jtag_uart_0|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|ALT_INV_wr_rfifo~combout\,
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X18_Y6_N10
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: FF_X18_Y6_N16
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LABCELL_X18_Y6_N12
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\ = SUM(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( !\u0|jtag_uart_0|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( !\u0|jtag_uart_0|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|ALT_INV_wr_rfifo~combout\,
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X18_Y6_N13
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LABCELL_X18_Y6_N15
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\ = SUM(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) ) + ( !\u0|jtag_uart_0|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|ALT_INV_wr_rfifo~combout\,
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\);

-- Location: FF_X18_Y6_N17
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q\);

-- Location: FF_X18_Y6_N14
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q\);

-- Location: LABCELL_X18_Y6_N27
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = ( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q\ & ( 
-- (!\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q\ & !\u0|jtag_uart_0|wr_rfifo~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	datab => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datac => \u0|jtag_uart_0|ALT_INV_wr_rfifo~combout\,
	dataf => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	combout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: LABCELL_X19_Y6_N54
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\ = (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ & 
-- (!\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & (!\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) 
-- & \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~0_combout\,
	datab => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	datac => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	combout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\);

-- Location: LABCELL_X27_Y8_N0
\u0|mm_interconnect_0|router|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal3~0_combout\ = ( !\u0|nios2_gen2_0|cpu|W_alu_result\(4) & ( (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|nios2_gen2_0|cpu|W_alu_result\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(5),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(4),
	combout => \u0|mm_interconnect_0|router|Equal3~0_combout\);

-- Location: MLABCELL_X21_Y7_N57
\u0|jtag_uart_0|fifo_rd~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_rd~1_combout\ = ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & ( \u0|mm_interconnect_0|router|Equal3~0_combout\ & ( (\u0|jtag_uart_0|fifo_rd~0_combout\ & 
-- (\u0|mm_interconnect_0|router|Equal2~1_combout\ & (\u0|mm_interconnect_0|router|Equal2~0_combout\ & !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ALT_INV_fifo_rd~0_combout\,
	datab => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	dataf => \u0|mm_interconnect_0|router|ALT_INV_Equal3~0_combout\,
	combout => \u0|jtag_uart_0|fifo_rd~1_combout\);

-- Location: LABCELL_X19_Y6_N42
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( 
-- \u0|jtag_uart_0|fifo_rd~1_combout\ & ( (!\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\) # (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) 
-- ) ) ) # ( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( \u0|jtag_uart_0|fifo_rd~1_combout\ & ( (\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\) # 
-- (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) ) ) ) # ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( 
-- !\u0|jtag_uart_0|fifo_rd~1_combout\ ) ) # ( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( !\u0|jtag_uart_0|fifo_rd~1_combout\ & ( 
-- (\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\) # (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111111111111111111101110111011101111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	datab => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_t_ena~reg0_q\,
	datac => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~1_combout\,
	datae => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	dataf => \u0|jtag_uart_0|ALT_INV_fifo_rd~1_combout\,
	combout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: FF_X19_Y6_N43
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: MLABCELL_X21_Y7_N12
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( !\u0|jtag_uart_0|wr_rfifo~combout\ $ (((!\u0|jtag_uart_0|fifo_rd~0_combout\) # ((!\u0|mm_interconnect_0|router|Equal3~1_combout\) # 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1))))) ) ) ) # ( !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( \u0|jtag_uart_0|wr_rfifo~combout\ ) ) ) # ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & 
-- ( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( \u0|jtag_uart_0|wr_rfifo~combout\ ) ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & ( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( \u0|jtag_uart_0|wr_rfifo~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110001000011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ALT_INV_fifo_rd~0_combout\,
	datab => \u0|mm_interconnect_0|router|ALT_INV_Equal3~1_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|jtag_uart_0|ALT_INV_wr_rfifo~combout\,
	datae => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	dataf => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	combout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: FF_X18_Y6_N1
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LABCELL_X18_Y6_N24
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q\ & ( 
-- (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q\ & \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	datab => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datac => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	dataf => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	combout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LABCELL_X19_Y6_N24
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & ( (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ & \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	datac => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_t_ena~reg0_q\,
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	datae => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	dataf => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\,
	combout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LABCELL_X19_Y6_N51
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( 
-- \u0|jtag_uart_0|fifo_rd~1_combout\ & ( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ ) ) ) # ( 
-- !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( \u0|jtag_uart_0|fifo_rd~1_combout\ & ( 
-- (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\) ) ) ) # ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( !\u0|jtag_uart_0|fifo_rd~1_combout\ ) ) # ( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ 
-- & ( !\u0|jtag_uart_0|fifo_rd~1_combout\ & ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111101010000010100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~1_combout\,
	datac => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	datae => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	dataf => \u0|jtag_uart_0|ALT_INV_fifo_rd~1_combout\,
	combout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X19_Y6_N53
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: FF_X18_Y6_N22
\u0|jtag_uart_0|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|t_dav~q\);

-- Location: MLABCELL_X3_Y3_N21
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart_0|ALT_INV_t_dav~q\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X3_Y3_N23
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: FF_X3_Y3_N59
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(10));

-- Location: MLABCELL_X3_Y3_N51
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011111111001000101111111100100010001100110010001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_tck_t_dav~q\,
	datab => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(10),
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write_stalled~q\,
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: LABCELL_X4_Y3_N12
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write_stalled~0_combout\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder_combout\);

-- Location: LABCELL_X1_Y1_N24
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_state~q\,
	datab => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: FF_X4_Y3_N14
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\);

-- Location: FF_X23_Y7_N52
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst2~q\);

-- Location: LABCELL_X4_Y3_N45
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(10),
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\);

-- Location: FF_X4_Y3_N46
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_valid~q\);

-- Location: MLABCELL_X6_Y3_N0
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000010000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_always2~0_combout\,
	datab => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write_stalled~q\,
	datac => \u0|jtag_uart_0|ALT_INV_t_dav~q\,
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst2~q\,
	datae => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_t_ena~reg0_q\,
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write_valid~q\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout\);

-- Location: FF_X6_Y3_N2
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\);

-- Location: LABCELL_X19_Y6_N57
\u0|jtag_uart_0|wr_rfifo\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|wr_rfifo~combout\ = ( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_t_ena~reg0_q\,
	dataf => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	combout => \u0|jtag_uart_0|wr_rfifo~combout\);

-- Location: MLABCELL_X21_Y7_N30
\u0|jtag_uart_0|fifo_rd~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_rd~2_combout\ = ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & 
-- (\u0|mm_interconnect_0|router|Equal3~1_combout\ & (\u0|jtag_uart_0|fifo_rd~0_combout\ & !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datab => \u0|mm_interconnect_0|router|ALT_INV_Equal3~1_combout\,
	datac => \u0|jtag_uart_0|ALT_INV_fifo_rd~0_combout\,
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	combout => \u0|jtag_uart_0|fifo_rd~2_combout\);

-- Location: FF_X4_Y3_N40
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

-- Location: LABCELL_X13_Y7_N0
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC 
-- ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X13_Y7_N1
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LABCELL_X13_Y7_N3
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X13_Y7_N4
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LABCELL_X13_Y7_N6
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X13_Y7_N7
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LABCELL_X13_Y7_N9
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X13_Y7_N10
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LABCELL_X13_Y7_N12
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X13_Y7_N13
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LABCELL_X13_Y7_N15
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\);

-- Location: FF_X13_Y7_N16
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LABCELL_X13_Y7_N30
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) ) + ( VCC 
-- ) + ( !VCC ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) ) + ( VCC 
-- ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X13_Y7_N31
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LABCELL_X13_Y7_N33
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) ) + ( GND 
-- ) + ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) ) + ( GND 
-- ) + ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(1),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X13_Y7_N34
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LABCELL_X13_Y7_N36
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) ) + ( GND 
-- ) + ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) ) + ( GND 
-- ) + ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X13_Y7_N37
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LABCELL_X13_Y7_N39
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) ) + ( GND 
-- ) + ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) ) + ( GND 
-- ) + ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X13_Y7_N40
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LABCELL_X13_Y7_N42
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) ) + ( GND 
-- ) + ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) ) + ( GND 
-- ) + ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X13_Y7_N43
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LABCELL_X13_Y7_N45
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) ) + ( GND 
-- ) + ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\);

-- Location: FF_X13_Y7_N46
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: FF_X3_Y3_N11
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(0),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|count\(1));

-- Location: LABCELL_X1_Y1_N30
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|state~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000000000101000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|state~0_combout\);

-- Location: MLABCELL_X25_Y9_N51
\u0|jtag_uart_0|always2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|always2~0_combout\ = (\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q\ & \u0|nios2_gen2_0|cpu|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_write_accepted~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_d_write~q\,
	combout => \u0|jtag_uart_0|always2~0_combout\);

-- Location: MLABCELL_X21_Y7_N36
\u0|jtag_uart_0|always2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|always2~1_combout\ = ( !\u0|jtag_uart_0|av_waitrequest~q\ & ( \u0|mm_interconnect_0|router|Equal3~0_combout\ & ( (\u0|jtag_uart_0|always2~0_combout\ & (\u0|mm_interconnect_0|router|Equal2~0_combout\ & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|router|Equal2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ALT_INV_always2~0_combout\,
	datab => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	datae => \u0|jtag_uart_0|ALT_INV_av_waitrequest~q\,
	dataf => \u0|mm_interconnect_0|router|ALT_INV_Equal3~0_combout\,
	combout => \u0|jtag_uart_0|always2~1_combout\);

-- Location: MLABCELL_X15_Y7_N30
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\ = SUM(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LABCELL_X4_Y3_N57
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_read~q\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read~0_combout\);

-- Location: FF_X4_Y3_N28
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read~q\);

-- Location: MLABCELL_X6_Y3_N21
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read1~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_read~q\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\);

-- Location: FF_X6_Y3_N23
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read1~q\);

-- Location: FF_X6_Y3_N20
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read2~q\);

-- Location: FF_X4_Y3_N55
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|read_req~q\);

-- Location: MLABCELL_X6_Y3_N33
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110111111111111110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_read2~q\,
	datab => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_read_req~q\,
	datac => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\,
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst2~q\,
	datae => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_read1~q\,
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rvalid0~0_combout\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: FF_X6_Y3_N35
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\);

-- Location: MLABCELL_X15_Y7_N33
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\ = SUM(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( !\u0|jtag_uart_0|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( !\u0|jtag_uart_0|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|ALT_INV_fifo_wr~q\,
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: MLABCELL_X15_Y7_N36
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\ = SUM(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( !\u0|jtag_uart_0|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( !\u0|jtag_uart_0|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|ALT_INV_fifo_wr~q\,
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X15_Y7_N37
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: MLABCELL_X15_Y7_N39
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\ = SUM(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( !\u0|jtag_uart_0|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( !\u0|jtag_uart_0|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|ALT_INV_fifo_wr~q\,
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X15_Y7_N41
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: MLABCELL_X15_Y7_N42
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\ = SUM(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( !\u0|jtag_uart_0|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( !\u0|jtag_uart_0|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|ALT_INV_fifo_wr~q\,
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X15_Y7_N43
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: MLABCELL_X15_Y7_N45
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\ = SUM(( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) ) + ( !\u0|jtag_uart_0|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|ALT_INV_fifo_wr~q\,
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\);

-- Location: FF_X15_Y7_N46
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: MLABCELL_X15_Y7_N6
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = ( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & ( 
-- (!\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) 
-- & !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	datac => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	dataf => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	combout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: MLABCELL_X15_Y7_N51
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = ( \u0|jtag_uart_0|r_val~0_combout\ & ( 
-- (!\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ & 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	datac => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~0_combout\,
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	dataf => \u0|jtag_uart_0|ALT_INV_r_val~0_combout\,
	combout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X15_Y7_N10
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: MLABCELL_X15_Y7_N9
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ ) # ( 
-- !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( ((!\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ & 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)) # (\u0|jtag_uart_0|fifo_wr~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101111000011111010111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~1_combout\,
	datac => \u0|jtag_uart_0|ALT_INV_fifo_wr~q\,
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	dataf => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	combout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X15_Y7_N11
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y7_N24
\u0|jtag_uart_0|r_val~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|r_val~0_combout\ = ( \u0|jtag_uart_0|r_val~q\ & ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q\ & ( 
-- (!\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\ & !\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\) ) ) ) # ( !\u0|jtag_uart_0|r_val~q\ & ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q\ & ( !\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_r_ena1~q\,
	datac => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rvalid0~q\,
	datae => \u0|jtag_uart_0|ALT_INV_r_val~q\,
	dataf => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~DUPLICATE_q\,
	combout => \u0|jtag_uart_0|r_val~0_combout\);

-- Location: MLABCELL_X15_Y7_N0
\u0|jtag_uart_0|r_val~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|r_val~feeder_combout\ = ( \u0|jtag_uart_0|r_val~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart_0|ALT_INV_r_val~0_combout\,
	combout => \u0|jtag_uart_0|r_val~feeder_combout\);

-- Location: FF_X15_Y7_N1
\u0|jtag_uart_0|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|r_val~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|r_val~q\);

-- Location: MLABCELL_X6_Y3_N15
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rvalid0~q\,
	datae => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_r_ena1~q\,
	dataf => \u0|jtag_uart_0|ALT_INV_r_val~q\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: FF_X6_Y3_N17
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\);

-- Location: MLABCELL_X15_Y7_N54
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = ( \u0|jtag_uart_0|r_val~q\ & ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q\ & ( !\u0|jtag_uart_0|fifo_wr~q\ $ (((\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\) # 
-- (\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\))) ) ) ) # ( !\u0|jtag_uart_0|r_val~q\ & ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q\ & ( 
-- !\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ $ (\u0|jtag_uart_0|fifo_wr~q\) ) ) ) # ( \u0|jtag_uart_0|r_val~q\ & ( 
-- !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q\ & ( \u0|jtag_uart_0|fifo_wr~q\ ) ) ) # ( !\u0|jtag_uart_0|r_val~q\ & ( 
-- !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q\ & ( \u0|jtag_uart_0|fifo_wr~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000000011111100000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_r_ena1~q\,
	datac => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rvalid0~q\,
	datad => \u0|jtag_uart_0|ALT_INV_fifo_wr~q\,
	datae => \u0|jtag_uart_0|ALT_INV_r_val~q\,
	dataf => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~DUPLICATE_q\,
	combout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X15_Y7_N31
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: FF_X15_Y7_N35
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: MLABCELL_X15_Y7_N48
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = ( \u0|jtag_uart_0|fifo_wr~q\ & ( (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ 
-- & (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) 
-- & \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	datab => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	datac => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	dataf => \u0|jtag_uart_0|ALT_INV_fifo_wr~q\,
	combout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: MLABCELL_X15_Y7_N18
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( !\u0|jtag_uart_0|r_val~0_combout\ 
-- ) ) # ( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( !\u0|jtag_uart_0|r_val~0_combout\ & ( 
-- (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	datab => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	datac => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\,
	datae => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	dataf => \u0|jtag_uart_0|ALT_INV_r_val~0_combout\,
	combout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: FF_X15_Y7_N19
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LABCELL_X19_Y8_N0
\u0|jtag_uart_0|fifo_wr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_wr~0_combout\ = ( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( (\u0|jtag_uart_0|always2~1_combout\ & !\u0|nios2_gen2_0|cpu|W_alu_result\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ALT_INV_always2~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	dataf => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	combout => \u0|jtag_uart_0|fifo_wr~0_combout\);

-- Location: FF_X19_Y8_N2
\u0|jtag_uart_0|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|fifo_wr~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|fifo_wr~q\);

-- Location: LABCELL_X13_Y4_N39
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|r_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|jtag_uart_0|ALT_INV_r_val~q\,
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_r_ena1~q\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LABCELL_X13_Y3_N0
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC 
-- ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X13_Y3_N1
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LABCELL_X13_Y3_N3
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X13_Y3_N4
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LABCELL_X13_Y3_N6
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X13_Y3_N7
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LABCELL_X13_Y3_N9
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X13_Y3_N10
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LABCELL_X13_Y3_N12
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X13_Y3_N13
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LABCELL_X13_Y3_N15
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\);

-- Location: FF_X13_Y3_N16
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LABCELL_X13_Y3_N30
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) ) + ( VCC 
-- ) + ( !VCC ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) ) + ( VCC 
-- ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X13_Y3_N31
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LABCELL_X13_Y3_N33
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) ) + ( GND 
-- ) + ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) ) + ( GND 
-- ) + ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(1),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X13_Y3_N34
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LABCELL_X13_Y3_N36
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) ) + ( GND 
-- ) + ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) ) + ( GND 
-- ) + ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X13_Y3_N37
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LABCELL_X13_Y3_N39
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) ) + ( GND 
-- ) + ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) ) + ( GND 
-- ) + ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X13_Y3_N40
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LABCELL_X13_Y3_N42
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) ) + ( GND 
-- ) + ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ ))
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) ) + ( GND 
-- ) + ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\,
	cout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X13_Y3_N43
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LABCELL_X13_Y3_N45
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\ = SUM(( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) ) + ( GND 
-- ) + ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	sumout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\);

-- Location: FF_X13_Y3_N46
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: FF_X19_Y11_N41
\u0|nios2_gen2_0|cpu|d_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(1));

-- Location: LABCELL_X36_Y9_N36
\u0|nios2_gen2_0|cpu|d_writedata[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[2]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[2]~feeder_combout\);

-- Location: FF_X36_Y9_N37
\u0|nios2_gen2_0|cpu|d_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[2]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(2));

-- Location: M10K_X14_Y3_N0
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "embedded_soc:u0|embedded_soc_jtag_uart_0:jtag_uart_0|embedded_soc_jtag_uart_0_scfifo_w:the_embedded_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|jtag_uart_0|fifo_wr~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \u0|jtag_uart_0|r_val~0_combout\,
	ena2 => \u0|jtag_uart_0|fifo_wr~q\,
	clr0 => \u0|rst_controller|r_sync_rst~q\,
	portadatain => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X3_Y3_N48
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(10),
	datac => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(9),
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rdata\(7),
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X3_Y3_N50
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(9));

-- Location: MLABCELL_X3_Y3_N54
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000100000010100000111100001010000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_state~q\,
	datab => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(1),
	datae => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(9),
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: MLABCELL_X3_Y3_N15
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010001000100000001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift~4_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rdata\(2),
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(9),
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(5),
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: FF_X3_Y3_N17
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(4));

-- Location: MLABCELL_X3_Y3_N12
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010001000100000001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift~4_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rdata\(1),
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(9),
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(4),
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: FF_X3_Y3_N13
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(3));

-- Location: MLABCELL_X3_Y3_N27
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111000101000001010011010100000101111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datab => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift~4_combout\,
	datae => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rdata\(0),
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(3),
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: FF_X3_Y3_N28
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(2));

-- Location: MLABCELL_X3_Y3_N24
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011100000001010101001100000101010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datab => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(9),
	datac => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write_stalled~q\,
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(2),
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: FF_X3_Y3_N25
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(1));

-- Location: MLABCELL_X6_Y3_N48
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rvalid0~q\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder_combout\);

-- Location: FF_X6_Y3_N49
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rvalid~q\);

-- Location: MLABCELL_X3_Y3_N0
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001110100001100110111011110111000111111001011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(9),
	datab => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift~0_combout\,
	datac => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_state~q\,
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(1),
	datae => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_tck_t_dav~q\,
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rvalid~q\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: FF_X3_Y3_N2
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(0));

-- Location: MLABCELL_X3_Y3_N42
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110001000010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_state~0_combout\,
	datab => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\,
	datae => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(0),
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_state~q\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: FF_X3_Y3_N20
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: MLABCELL_X3_Y3_N18
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_state~q\,
	datab => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\,
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(9),
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~4_combout\);

-- Location: MLABCELL_X3_Y3_N36
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(9),
	datac => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rdata\(6),
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(9),
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: FF_X3_Y3_N38
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(8));

-- Location: MLABCELL_X3_Y3_N39
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(9),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(8),
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rdata\(5),
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift~4_combout\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: FF_X3_Y3_N41
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(7));

-- Location: MLABCELL_X3_Y3_N33
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101000100010001000111010001000111011101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(9),
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift~4_combout\,
	datae => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rdata\(4),
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(7),
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: FF_X3_Y3_N35
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(6));

-- Location: MLABCELL_X3_Y3_N30
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101000100010001000100011101000111010001110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift~4_combout\,
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_count\(9),
	datae => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rdata\(3),
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(6),
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: FF_X3_Y3_N32
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(5));

-- Location: LABCELL_X2_Y3_N30
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(5),
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: FF_X2_Y3_N31
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata\(1));

-- Location: LABCELL_X2_Y3_N39
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(6),
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: FF_X2_Y3_N40
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata\(2));

-- Location: LABCELL_X2_Y3_N45
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(7),
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: FF_X2_Y3_N46
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata\(3));

-- Location: FF_X2_Y3_N16
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata\(4));

-- Location: FF_X2_Y3_N55
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata\(5));

-- Location: LABCELL_X4_Y3_N33
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_td_shift\(10),
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: FF_X4_Y3_N34
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata\(6));

-- Location: LABCELL_X2_Y3_N48
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\);

-- Location: FF_X2_Y3_N49
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|wdata\(7));

-- Location: M10K_X14_Y7_N0
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "embedded_soc:u0|embedded_soc_jtag_uart_0:jtag_uart_0|embedded_soc_jtag_uart_0_scfifo_r:the_embedded_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|jtag_uart_0|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|jtag_uart_0|wr_rfifo~combout\,
	ena1 => \u0|jtag_uart_0|fifo_rd~2_combout\,
	portadatain => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X21_Y7_N56
\u0|jtag_uart_0|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart_0|fifo_rd~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|read_0~q\);

-- Location: FF_X23_Y8_N37
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout\,
	asdata => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LABCELL_X27_Y9_N42
\u0|pio_0|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_0|always0~0_combout\ = ( \u0|nios2_gen2_0|cpu|d_write~q\ & ( !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_write_accepted~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_write~q\,
	combout => \u0|pio_0|always0~0_combout\);

-- Location: FF_X27_Y9_N20
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1));

-- Location: LABCELL_X27_Y9_N18
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0_combout\ = (\u0|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout\ & ((!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) & 
-- ((\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1)))) # (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) & (\u0|pio_0|always0~0_combout\ & !\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010000000000010101000000000001010100000000000101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_agent|ALT_INV_m0_write~0_combout\,
	datab => \u0|pio_0|ALT_INV_always0~0_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_wait_latency_counter\(1),
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X27_Y9_N19
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q\);

-- Location: FF_X27_Y9_N49
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y9_N0
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~4_combout\ = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\ ) ) # ( 
-- !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1) & ( (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~DUPLICATE_q\,
	dataf => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LABCELL_X27_Y9_N6
\u0|pio_0|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_0|always0~1_combout\ = ( \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & ( \u0|mm_interconnect_0|router|Equal2~0_combout\ & ( (\u0|mm_interconnect_0|router|Equal2~1_combout\ & 
-- (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & !\u0|nios2_gen2_0|cpu|W_alu_result\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	datab => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(4),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(5),
	datae => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\,
	dataf => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	combout => \u0|pio_0|always0~1_combout\);

-- Location: LABCELL_X27_Y9_N48
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~5_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & ( \u0|pio_0|always0~1_combout\ & ( 
-- ((!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q\ & (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) $ (!\u0|pio_0|always0~0_combout\)))) # 
-- (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~4_combout\) ) ) ) # ( !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & ( \u0|pio_0|always0~1_combout\ & ( 
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~4_combout\ ) ) ) # ( \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & ( !\u0|pio_0|always0~1_combout\ & ( 
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~4_combout\ ) ) ) # ( !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & ( !\u0|pio_0|always0~1_combout\ & ( 
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110100111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_wait_latency_counter[1]~DUPLICATE_q\,
	datac => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~4_combout\,
	datad => \u0|pio_0|ALT_INV_always0~0_combout\,
	datae => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_uav_read~0_combout\,
	dataf => \u0|pio_0|ALT_INV_always0~1_combout\,
	combout => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~5_combout\);

-- Location: FF_X27_Y9_N50
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LABCELL_X27_Y9_N36
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1)) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LABCELL_X27_Y8_N24
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = ( !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ( (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & 
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datad => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~DUPLICATE_q\,
	dataf => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LABCELL_X27_Y8_N27
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\ = ( \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ & ( (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|mm_interconnect_0|router|Equal2~0_combout\ & 
-- (\u0|mm_interconnect_0|router|Equal2~1_combout\ & !\u0|nios2_gen2_0|cpu|W_alu_result\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(4),
	datab => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(5),
	dataf => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\,
	combout => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LABCELL_X27_Y9_N24
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~3_combout\ = ( \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) & ( \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q\ & ( 
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) & ( \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q\ & ( 
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) & ( !\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q\ & ( 
-- ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\ & ((!\u0|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout\) # (!\u0|pio_0|always0~0_combout\)))) # (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) & ( !\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q\ & ( ((\u0|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout\ & (\u0|pio_0|always0~0_combout\ & 
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\))) # (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011111000011111110111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_agent|ALT_INV_m0_write~0_combout\,
	datab => \u0|pio_0|ALT_INV_always0~0_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	datad => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~2_combout\,
	datae => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_wait_latency_counter[1]~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: FF_X27_Y9_N25
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LABCELL_X27_Y9_N45
\u0|pio_0|always0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_0|always0~2_combout\ = (\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datac => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|pio_0|always0~2_combout\);

-- Location: LABCELL_X27_Y9_N30
\u0|pio_0|always0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_0|always0~3_combout\ = ( !\u0|nios2_gen2_0|cpu|W_alu_result\(3) & ( !\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q\ & ( (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) & 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q\ & \u0|nios2_gen2_0|cpu|d_write~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_wait_latency_counter\(0),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_write_accepted~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_d_write~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	dataf => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_wait_latency_counter[1]~DUPLICATE_q\,
	combout => \u0|pio_0|always0~3_combout\);

-- Location: LABCELL_X27_Y9_N57
\u0|pio_0|always0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_0|always0~4_combout\ = ( \u0|pio_0|always0~2_combout\ & ( \u0|pio_0|always0~3_combout\ & ( (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(5) & (\u0|mm_interconnect_0|router|Equal2~0_combout\ & 
-- \u0|mm_interconnect_0|router|Equal2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(4),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(5),
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	datad => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	datae => \u0|pio_0|ALT_INV_always0~2_combout\,
	dataf => \u0|pio_0|ALT_INV_always0~3_combout\,
	combout => \u0|pio_0|always0~4_combout\);

-- Location: FF_X27_Y9_N10
\u0|pio_0|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|pio_0|always0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(4));

-- Location: LABCELL_X22_Y9_N18
\u0|pio_0|readdata[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(4) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & \u0|pio_0|data_out\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	datac => \u0|pio_0|ALT_INV_data_out\(4),
	combout => \u0|pio_0|readdata\(4));

-- Location: FF_X22_Y9_N19
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_0|readdata\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(4));

-- Location: IOIBUF_X89_Y20_N44
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: LABCELL_X22_Y9_N21
\u0|pio_1|read_mux_out[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_1|read_mux_out\(4) = ( \SW[4]~input_o\ & ( (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	dataf => \ALT_INV_SW[4]~input_o\,
	combout => \u0|pio_1|read_mux_out\(4));

-- Location: FF_X22_Y9_N23
\u0|pio_1|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_1|read_mux_out\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_1|readdata\(4));

-- Location: FF_X22_Y9_N38
\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|pio_1|readdata\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(4));

-- Location: LABCELL_X22_Y9_N36
\u0|mm_interconnect_0|rsp_mux|src_data[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[4]~4_combout\ = ( \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(4) & ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4) & (!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(4))))) ) ) ) # ( !\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(4) & ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4) & ((!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(4)))) ) ) ) # ( 
-- \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(4) & ( !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(4)))) ) ) ) # ( !\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(4) & ( 
-- !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000110011001100000010101010101000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(4),
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_av_readdata_pre\(4),
	datae => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_readdata_pre\(4),
	dataf => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[4]~4_combout\);

-- Location: LABCELL_X23_Y9_N24
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|src_data\(51) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_data\(51),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X23_Y9_N25
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\,
	ena => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0));

-- Location: LABCELL_X29_Y9_N45
\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\ = ( !\u0|mm_interconnect_0|cmd_mux_002|src_data\(51) & ( \u0|mm_interconnect_0|cmd_mux_002|src_data\(52) & ( (\u0|onchip_memory2_0|wren~0_combout\ & 
-- (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\)) # (\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~0_combout\,
	datae => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_data\(51),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_data\(52),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\);

-- Location: LABCELL_X35_Y11_N30
\u0|mm_interconnect_0|cmd_mux_002|src_payload~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(4) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(4),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\);

-- Location: LABCELL_X18_Y9_N33
\u0|mm_interconnect_0|cmd_mux_002|src_data[38]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(38) = ( \u0|nios2_gen2_0|cpu|W_alu_result\(2) & ( ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(0))) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

-- Location: LABCELL_X18_Y9_N9
\u0|mm_interconnect_0|cmd_mux_002|src_data[39]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( ((\u0|nios2_gen2_0|cpu|F_pc\(1) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))) # (\u0|nios2_gen2_0|cpu|W_alu_result\(3)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( (\u0|nios2_gen2_0|cpu|F_pc\(1) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(39));

-- Location: LABCELL_X18_Y9_N45
\u0|mm_interconnect_0|cmd_mux_002|src_data[40]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) = ( \u0|nios2_gen2_0|cpu|F_pc\(2) & ( ((\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|F_pc\(2) & ( (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(4),
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(40));

-- Location: LABCELL_X17_Y8_N18
\u0|mm_interconnect_0|cmd_mux_002|src_data[41]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) = (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\u0|nios2_gen2_0|cpu|F_pc\(3)))) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & 
-- (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(3))) # (\u0|nios2_gen2_0|cpu|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(3),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(5),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(41));

-- Location: LABCELL_X17_Y8_N24
\u0|mm_interconnect_0|cmd_mux_002|src_data[42]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( ((\u0|nios2_gen2_0|cpu|W_alu_result\(6) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))) # (\u0|nios2_gen2_0|cpu|F_pc\(4)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( (\u0|nios2_gen2_0|cpu|W_alu_result\(6) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(6),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(4),
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(42));

-- Location: LABCELL_X23_Y8_N33
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_~GND~combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout\);

-- Location: FF_X23_Y8_N35
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout\,
	asdata => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LABCELL_X24_Y8_N57
\u0|pio_0|data_out[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_0|data_out[5]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(5),
	combout => \u0|pio_0|data_out[5]~feeder_combout\);

-- Location: FF_X24_Y8_N59
\u0|pio_0|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_0|data_out[5]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|pio_0|always0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(5));

-- Location: LABCELL_X24_Y8_N18
\u0|pio_0|readdata[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(5) = ( \u0|pio_0|data_out\(5) & ( !\u0|nios2_gen2_0|cpu|W_alu_result\(3) & ( !\u0|nios2_gen2_0|cpu|W_alu_result\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	datae => \u0|pio_0|ALT_INV_data_out\(5),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	combout => \u0|pio_0|readdata\(5));

-- Location: FF_X24_Y8_N19
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_0|readdata\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(5));

-- Location: IOIBUF_X89_Y20_N61
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: LABCELL_X23_Y8_N42
\u0|pio_1|read_mux_out[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_1|read_mux_out\(5) = ( \SW[5]~input_o\ & ( (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & !\u0|nios2_gen2_0|cpu|W_alu_result\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	dataf => \ALT_INV_SW[5]~input_o\,
	combout => \u0|pio_1|read_mux_out\(5));

-- Location: FF_X23_Y8_N44
\u0|pio_1|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_1|read_mux_out\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_1|readdata\(5));

-- Location: FF_X23_Y8_N20
\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|pio_1|readdata\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(5));

-- Location: LABCELL_X23_Y8_N18
\u0|mm_interconnect_0|rsp_mux|src_data[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[5]~3_combout\ = ( \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(5) & ( \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(5) & (!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) ) ) ) # ( !\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(5) & ( \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(5) & ((!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5)) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))) ) ) ) 
-- # ( \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(5) & ( !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5)) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))) ) ) ) # ( 
-- !\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(5) & ( !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011100000000011100000111000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(5),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_av_readdata_pre\(5),
	datad => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_readdata_pre\(5),
	dataf => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[5]~3_combout\);

-- Location: LABCELL_X19_Y11_N36
\u0|mm_interconnect_0|cmd_mux_002|src_payload~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(5),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\);

-- Location: LABCELL_X17_Y8_N51
\u0|mm_interconnect_0|cmd_mux_002|src_data[44]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( ((\u0|nios2_gen2_0|cpu|F_pc\(6) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))) # (\u0|nios2_gen2_0|cpu|W_alu_result\(8)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( (\u0|nios2_gen2_0|cpu|F_pc\(6) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(6),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(8),
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(44));

-- Location: LABCELL_X17_Y8_N12
\u0|mm_interconnect_0|cmd_mux_002|src_data[45]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) = ( \u0|nios2_gen2_0|cpu|F_pc\(7) & ( ((\u0|nios2_gen2_0|cpu|W_alu_result\(9) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|F_pc\(7) & ( (\u0|nios2_gen2_0|cpu|W_alu_result\(9) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(9),
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(7),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(45));

-- Location: LABCELL_X17_Y8_N0
\u0|mm_interconnect_0|cmd_mux_002|src_data[46]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( ((\u0|nios2_gen2_0|cpu|W_alu_result\(10) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))) # (\u0|nios2_gen2_0|cpu|F_pc\(8)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( (\u0|nios2_gen2_0|cpu|W_alu_result\(10) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(8),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(10),
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(46));

-- Location: LABCELL_X16_Y6_N48
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder_combout\);

-- Location: LABCELL_X19_Y11_N24
\u0|nios2_gen2_0|cpu|d_writedata[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[11]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[11]~feeder_combout\);

-- Location: LABCELL_X36_Y9_N54
\u0|mm_interconnect_0|cmd_mux_002|src_payload~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(6) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(6),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\);

-- Location: LABCELL_X12_Y6_N36
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder_combout\);

-- Location: LABCELL_X23_Y8_N3
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout\ = ( \~GND~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_~GND~combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout\);

-- Location: FF_X23_Y8_N5
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout\,
	asdata => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: IOIBUF_X89_Y25_N38
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: LABCELL_X22_Y9_N42
\u0|pio_1|read_mux_out[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_1|read_mux_out\(7) = ( \SW[7]~input_o\ & ( (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & !\u0|nios2_gen2_0|cpu|W_alu_result\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	dataf => \ALT_INV_SW[7]~input_o\,
	combout => \u0|pio_1|read_mux_out\(7));

-- Location: FF_X22_Y9_N43
\u0|pio_1|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_1|read_mux_out\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_1|readdata\(7));

-- Location: FF_X24_Y9_N22
\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|pio_1|readdata\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(7));

-- Location: LABCELL_X18_Y8_N9
\u0|pio_0|data_out[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_0|data_out[7]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(7),
	combout => \u0|pio_0|data_out[7]~feeder_combout\);

-- Location: FF_X18_Y8_N10
\u0|pio_0|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_0|data_out[7]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|pio_0|always0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(7));

-- Location: LABCELL_X23_Y8_N0
\u0|pio_0|readdata[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(7) = (\u0|pio_0|data_out\(7) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|ALT_INV_data_out\(7),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	combout => \u0|pio_0|readdata\(7));

-- Location: FF_X23_Y8_N2
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_0|readdata\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(7));

-- Location: LABCELL_X23_Y8_N12
\u0|mm_interconnect_0|rsp_mux|src_data[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[7]~0_combout\ = ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(7) & ( \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & ((!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0)) # ((!\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(7))))) # 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(7))))) ) ) ) # ( \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(7) & ( !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & ((!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0)) # ((!\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(7))))) # 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(7))))) ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(7) & ( !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & ((!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0)) # ((!\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(7))))) # 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010101000111111001010100011111100101010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(7),
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_readdata_pre\(7),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_av_readdata_pre\(7),
	dataf => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[7]~0_combout\);

-- Location: LABCELL_X16_Y6_N3
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder_combout\);

-- Location: FF_X18_Y6_N8
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q\);

-- Location: FF_X18_Y6_N2
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\);

-- Location: FF_X18_Y6_N5
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q\);

-- Location: LABCELL_X18_Y6_N30
\u0|jtag_uart_0|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~21_sumout\ = SUM(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\ ) + ( 
-- !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q\ ) + ( !VCC ))
-- \u0|jtag_uart_0|Add0~22\ = CARRY(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\ ) + ( 
-- !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\,
	datac => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\,
	cin => GND,
	sumout => \u0|jtag_uart_0|Add0~21_sumout\,
	cout => \u0|jtag_uart_0|Add0~22\);

-- Location: LABCELL_X18_Y6_N33
\u0|jtag_uart_0|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~25_sumout\ = SUM(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q\ ) + ( GND ) + ( \u0|jtag_uart_0|Add0~22\ ))
-- \u0|jtag_uart_0|Add0~26\ = CARRY(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q\ ) + ( GND ) + ( \u0|jtag_uart_0|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\,
	cin => \u0|jtag_uart_0|Add0~22\,
	sumout => \u0|jtag_uart_0|Add0~25_sumout\,
	cout => \u0|jtag_uart_0|Add0~26\);

-- Location: LABCELL_X18_Y6_N36
\u0|jtag_uart_0|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~17_sumout\ = SUM(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( GND ) + ( \u0|jtag_uart_0|Add0~26\ ))
-- \u0|jtag_uart_0|Add0~18\ = CARRY(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( GND ) + ( \u0|jtag_uart_0|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart_0|Add0~26\,
	sumout => \u0|jtag_uart_0|Add0~17_sumout\,
	cout => \u0|jtag_uart_0|Add0~18\);

-- Location: LABCELL_X18_Y6_N39
\u0|jtag_uart_0|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~1_sumout\ = SUM(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q\ ) + ( GND ) + ( \u0|jtag_uart_0|Add0~18\ ))
-- \u0|jtag_uart_0|Add0~2\ = CARRY(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q\ ) + ( GND ) + ( \u0|jtag_uart_0|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	cin => \u0|jtag_uart_0|Add0~18\,
	sumout => \u0|jtag_uart_0|Add0~1_sumout\,
	cout => \u0|jtag_uart_0|Add0~2\);

-- Location: LABCELL_X18_Y6_N42
\u0|jtag_uart_0|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~5_sumout\ = SUM(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q\ ) + ( GND ) + ( \u0|jtag_uart_0|Add0~2\ ))
-- \u0|jtag_uart_0|Add0~6\ = CARRY(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q\ ) + ( GND ) + ( \u0|jtag_uart_0|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	cin => \u0|jtag_uart_0|Add0~2\,
	sumout => \u0|jtag_uart_0|Add0~5_sumout\,
	cout => \u0|jtag_uart_0|Add0~6\);

-- Location: LABCELL_X18_Y6_N45
\u0|jtag_uart_0|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~9_sumout\ = SUM(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ ) + ( VCC ) + ( \u0|jtag_uart_0|Add0~6\ ))
-- \u0|jtag_uart_0|Add0~10\ = CARRY(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ ) + ( VCC ) + ( \u0|jtag_uart_0|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	cin => \u0|jtag_uart_0|Add0~6\,
	sumout => \u0|jtag_uart_0|Add0~9_sumout\,
	cout => \u0|jtag_uart_0|Add0~10\);

-- Location: LABCELL_X18_Y6_N48
\u0|jtag_uart_0|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~13_sumout\ = SUM(( VCC ) + ( GND ) + ( \u0|jtag_uart_0|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \u0|jtag_uart_0|Add0~10\,
	sumout => \u0|jtag_uart_0|Add0~13_sumout\);

-- Location: LABCELL_X18_Y6_N54
\u0|jtag_uart_0|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan1~0_combout\ = ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\ & ( \u0|jtag_uart_0|Add0~21_sumout\ & ( \u0|jtag_uart_0|Add0~17_sumout\ ) ) ) 
-- # ( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\ & ( \u0|jtag_uart_0|Add0~21_sumout\ & ( \u0|jtag_uart_0|Add0~17_sumout\ ) ) ) # ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\ & ( !\u0|jtag_uart_0|Add0~21_sumout\ & ( \u0|jtag_uart_0|Add0~17_sumout\ ) ) ) # ( 
-- !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\ & ( !\u0|jtag_uart_0|Add0~21_sumout\ & ( (\u0|jtag_uart_0|Add0~17_sumout\ & \u0|jtag_uart_0|Add0~25_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ALT_INV_Add0~17_sumout\,
	datac => \u0|jtag_uart_0|ALT_INV_Add0~25_sumout\,
	datae => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\,
	dataf => \u0|jtag_uart_0|ALT_INV_Add0~21_sumout\,
	combout => \u0|jtag_uart_0|LessThan1~0_combout\);

-- Location: LABCELL_X18_Y6_N18
\u0|jtag_uart_0|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan1~1_combout\ = ( !\u0|jtag_uart_0|Add0~9_sumout\ & ( (!\u0|jtag_uart_0|Add0~13_sumout\ & (!\u0|jtag_uart_0|Add0~1_sumout\ & (!\u0|jtag_uart_0|LessThan1~0_combout\ & !\u0|jtag_uart_0|Add0~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ALT_INV_Add0~13_sumout\,
	datab => \u0|jtag_uart_0|ALT_INV_Add0~1_sumout\,
	datac => \u0|jtag_uart_0|ALT_INV_LessThan1~0_combout\,
	datad => \u0|jtag_uart_0|ALT_INV_Add0~5_sumout\,
	datae => \u0|jtag_uart_0|ALT_INV_Add0~9_sumout\,
	combout => \u0|jtag_uart_0|LessThan1~1_combout\);

-- Location: FF_X18_Y6_N19
\u0|jtag_uart_0|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|LessThan1~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|fifo_AF~q\);

-- Location: MLABCELL_X21_Y7_N6
\u0|jtag_uart_0|ien_AE~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ien_AE~0_combout\ = ( !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|router|Equal3~1_combout\ & ( (\u0|jtag_uart_0|always2~0_combout\ & (!\u0|jtag_uart_0|av_waitrequest~q\ & 
-- \u0|nios2_gen2_0|cpu|W_alu_result\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ALT_INV_always2~0_combout\,
	datab => \u0|jtag_uart_0|ALT_INV_av_waitrequest~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	datae => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|router|ALT_INV_Equal3~1_combout\,
	combout => \u0|jtag_uart_0|ien_AE~0_combout\);

-- Location: FF_X21_Y7_N8
\u0|jtag_uart_0|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|jtag_uart_0|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|ien_AF~q\);

-- Location: LABCELL_X1_Y1_N36
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011111011000000001111111100000100111110110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_jupdate~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LABCELL_X2_Y3_N9
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_jupdate~0_combout\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout\);

-- Location: FF_X2_Y3_N10
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~q\);

-- Location: FF_X15_Y7_N23
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\);

-- Location: FF_X6_Y3_N40
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\);

-- Location: MLABCELL_X6_Y3_N39
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|always2~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_jupdate2~q\,
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_jupdate1~q\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|always2~1_combout\);

-- Location: MLABCELL_X6_Y3_N42
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111111011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write_valid~q\,
	datab => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_write_stalled~q\,
	datac => \u0|jtag_uart_0|ALT_INV_t_dav~q\,
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_always2~1_combout\,
	datae => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_always2~0_combout\,
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst2~q\,
	combout => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: FF_X6_Y3_N44
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\);

-- Location: LABCELL_X19_Y8_N51
\u0|jtag_uart_0|pause_irq~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|pause_irq~0_combout\ = ( \u0|jtag_uart_0|pause_irq~q\ & ( (!\u0|jtag_uart_0|read_0~q\) # ((\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\)) ) ) # ( !\u0|jtag_uart_0|pause_irq~q\ & ( (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101110011001101110100000000010101011100110011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	datab => \u0|jtag_uart_0|ALT_INV_read_0~q\,
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_t_pause~reg0_q\,
	datae => \u0|jtag_uart_0|ALT_INV_pause_irq~q\,
	combout => \u0|jtag_uart_0|pause_irq~0_combout\);

-- Location: FF_X19_Y8_N53
\u0|jtag_uart_0|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|pause_irq~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|pause_irq~q\);

-- Location: LABCELL_X19_Y8_N6
\u0|jtag_uart_0|av_readdata[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[8]~0_combout\ = ( \u0|jtag_uart_0|pause_irq~q\ & ( \u0|jtag_uart_0|ien_AF~q\ ) ) # ( !\u0|jtag_uart_0|pause_irq~q\ & ( (\u0|jtag_uart_0|fifo_AF~q\ & \u0|jtag_uart_0|ien_AF~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|ALT_INV_fifo_AF~q\,
	datac => \u0|jtag_uart_0|ALT_INV_ien_AF~q\,
	dataf => \u0|jtag_uart_0|ALT_INV_pause_irq~q\,
	combout => \u0|jtag_uart_0|av_readdata[8]~0_combout\);

-- Location: FF_X19_Y8_N7
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|av_readdata[8]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LABCELL_X24_Y8_N45
\u0|pio_0|data_out[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_0|data_out[8]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(8),
	combout => \u0|pio_0|data_out[8]~feeder_combout\);

-- Location: FF_X24_Y8_N47
\u0|pio_0|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_0|data_out[8]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|pio_0|always0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(8));

-- Location: LABCELL_X24_Y8_N24
\u0|pio_0|readdata[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(8) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & \u0|pio_0|data_out\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	datad => \u0|pio_0|ALT_INV_data_out\(8),
	combout => \u0|pio_0|readdata\(8));

-- Location: FF_X24_Y8_N25
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_0|readdata\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(8));

-- Location: IOIBUF_X89_Y20_N95
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: LABCELL_X24_Y8_N27
\u0|pio_1|read_mux_out[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_1|read_mux_out\(8) = ( \SW[8]~input_o\ & ( (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	dataf => \ALT_INV_SW[8]~input_o\,
	combout => \u0|pio_1|read_mux_out\(8));

-- Location: FF_X24_Y8_N29
\u0|pio_1|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_1|read_mux_out\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_1|readdata\(8));

-- Location: FF_X24_Y8_N8
\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|pio_1|readdata\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(8));

-- Location: LABCELL_X24_Y8_N6
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~9_combout\ = ( !\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(8) & ( \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8) & ((!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(8)) # ((!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0))))) # 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8) & (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(8)) # 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0))))) ) ) ) # ( \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(8) & ( !\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8) & ((!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(8)) # ((!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0))))) # 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8) & (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(8)) # 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0))))) ) ) ) # ( !\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(8) & ( !\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8) & ((!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(8)) # ((!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0))))) # 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8) & (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(8)) # 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010101000111111001010100011111100101010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(8),
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_av_readdata_pre\(8),
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datae => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_readdata_pre\(8),
	dataf => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~9_combout\);

-- Location: LABCELL_X19_Y8_N42
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~10_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~9_combout\ & ( (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(8),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[0]~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~10_combout\);

-- Location: LABCELL_X19_Y6_N0
\u0|jtag_uart_0|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add1~1_sumout\ = SUM(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \u0|jtag_uart_0|Add1~2\ = CARRY(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \u0|jtag_uart_0|Add1~1_sumout\,
	cout => \u0|jtag_uart_0|Add1~2\);

-- Location: FF_X19_Y6_N1
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|Add1~1_sumout\,
	asdata => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LABCELL_X19_Y8_N27
\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~2_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16) & ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16) & ( 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16) & ( 
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16) & ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) ) ) ) # ( 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16) & ( !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16) & ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(16),
	dataf => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(16),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~2_combout\);

-- Location: LABCELL_X12_Y7_N42
\u0|mm_interconnect_0|cmd_mux_002|src_payload~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(24) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(24),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\);

-- Location: LABCELL_X16_Y6_N6
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder_combout\);

-- Location: LABCELL_X19_Y11_N18
\u0|nios2_gen2_0|cpu|d_writedata[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[12]~feeder_combout\ = \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[12]~feeder_combout\);

-- Location: FF_X19_Y11_N19
\u0|nios2_gen2_0|cpu|d_writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[12]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(12));

-- Location: LABCELL_X17_Y6_N27
\u0|mm_interconnect_0|cmd_mux_001|src_payload~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(12) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(12),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\);

-- Location: FF_X17_Y6_N28
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(12));

-- Location: LABCELL_X17_Y6_N18
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~7_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(12) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12)) ) ) # ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(12) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(12),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(12),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~7_combout\);

-- Location: LABCELL_X19_Y11_N15
\u0|nios2_gen2_0|cpu|d_writedata[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[13]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[13]~feeder_combout\);

-- Location: FF_X21_Y7_N10
\u0|jtag_uart_0|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|jtag_uart_0|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|ien_AE~q\);

-- Location: MLABCELL_X15_Y7_N12
\u0|jtag_uart_0|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan0~0_combout\ = ( \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & ( 
-- \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) ) # ( 
-- !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & ( (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) 
-- & ((\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	datac => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	dataf => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	combout => \u0|jtag_uart_0|LessThan0~0_combout\);

-- Location: MLABCELL_X15_Y7_N15
\u0|jtag_uart_0|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan0~1_combout\ = ( !\u0|jtag_uart_0|LessThan0~0_combout\ & ( (!\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	datac => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	datad => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	dataf => \u0|jtag_uart_0|ALT_INV_LessThan0~0_combout\,
	combout => \u0|jtag_uart_0|LessThan0~1_combout\);

-- Location: FF_X15_Y7_N16
\u0|jtag_uart_0|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|LessThan0~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|fifo_AE~q\);

-- Location: LABCELL_X22_Y8_N45
\u0|jtag_uart_0|av_readdata[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata\(9) = ( \u0|jtag_uart_0|fifo_AE~q\ & ( \u0|jtag_uart_0|ien_AE~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ALT_INV_ien_AE~q\,
	dataf => \u0|jtag_uart_0|ALT_INV_fifo_AE~q\,
	combout => \u0|jtag_uart_0|av_readdata\(9));

-- Location: FF_X22_Y8_N47
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|av_readdata\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LABCELL_X16_Y6_N0
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder_combout\);

-- Location: LABCELL_X19_Y11_N6
\u0|nios2_gen2_0|cpu|d_writedata[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[14]~feeder_combout\ = \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(6),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[14]~feeder_combout\);

-- Location: LABCELL_X22_Y10_N33
\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\ = ( \u0|nios2_gen2_0|cpu|d_read~q\ & ( !\u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_d_read~q\,
	dataf => \u0|mm_interconnect_0|rsp_mux|ALT_INV_WideOr1~combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\);

-- Location: LABCELL_X22_Y10_N6
\u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout\ = ( !\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) & ( !\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_align_cycle\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout\);

-- Location: FF_X22_Y10_N8
\u0|nios2_gen2_0|cpu|av_ld_align_cycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0));

-- Location: LABCELL_X22_Y10_N24
\u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1) & ( !\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\ & ( !\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1) & ( !\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\ & ( \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_align_cycle\(0),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_align_cycle\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout\);

-- Location: FF_X22_Y10_N26
\u0|nios2_gen2_0|cpu|av_ld_align_cycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1));

-- Location: LABCELL_X22_Y10_N0
\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) & ( (\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1) & ((!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\) # (\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\))) ) ) # 
-- ( !\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) & ( (!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\ & \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000001101000011010000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem16~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_align_cycle\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_align_cycle\(0),
	combout => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\);

-- Location: MLABCELL_X21_Y11_N39
\u0|nios2_gen2_0|cpu|D_ctrl_mem32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(0) & ( (\u0|nios2_gen2_0|cpu|D_iw\(2) & (!\u0|nios2_gen2_0|cpu|D_iw\(3) & \u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\);

-- Location: MLABCELL_X21_Y11_N12
\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\ = ( \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\ & \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\)) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((!\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111110000010101011111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data_nxt~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data_nxt~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem32~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\);

-- Location: FF_X21_Y11_N14
\u0|nios2_gen2_0|cpu|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\);

-- Location: LABCELL_X19_Y8_N30
\u0|jtag_uart_0|ac~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ac~0_combout\ = ( \u0|jtag_uart_0|ac~q\ & ( \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ ) ) # ( !\u0|jtag_uart_0|ac~q\ & ( \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ ) ) # ( 
-- \u0|jtag_uart_0|ac~q\ & ( !\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ & ( (!\u0|nios2_gen2_0|cpu|W_alu_result\(2)) # ((!\u0|nios2_gen2_0|cpu|d_writedata\(10)) # ((!\u0|jtag_uart_0|always2~1_combout\) # 
-- (\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\))) ) ) ) # ( !\u0|jtag_uart_0|ac~q\ & ( !\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ & ( 
-- \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(10),
	datac => \u0|jtag_uart_0|ALT_INV_always2~1_combout\,
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_t_ena~reg0_q\,
	datae => \u0|jtag_uart_0|ALT_INV_ac~q\,
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_t_pause~reg0_q\,
	combout => \u0|jtag_uart_0|ac~0_combout\);

-- Location: FF_X19_Y8_N32
\u0|jtag_uart_0|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|ac~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|ac~q\);

-- Location: FF_X19_Y8_N38
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart_0|ac~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: FF_X19_Y8_N35
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]~DUPLICATE_q\);

-- Location: LABCELL_X19_Y8_N36
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~8_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]~DUPLICATE_q\ & ( ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10))) # (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) ) ) # ( !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]~DUPLICATE_q\ & ( 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100110011011101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(10),
	dataf => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre[10]~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~8_combout\);

-- Location: LABCELL_X19_Y6_N3
\u0|jtag_uart_0|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add1~5_sumout\ = SUM(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( GND ) + ( \u0|jtag_uart_0|Add1~2\ ))
-- \u0|jtag_uart_0|Add1~6\ = CARRY(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( GND ) + ( \u0|jtag_uart_0|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	cin => \u0|jtag_uart_0|Add1~2\,
	sumout => \u0|jtag_uart_0|Add1~5_sumout\,
	cout => \u0|jtag_uart_0|Add1~6\);

-- Location: LABCELL_X19_Y6_N6
\u0|jtag_uart_0|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add1~13_sumout\ = SUM(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( GND ) + ( \u0|jtag_uart_0|Add1~6\ ))
-- \u0|jtag_uart_0|Add1~14\ = CARRY(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( GND ) + ( \u0|jtag_uart_0|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart_0|Add1~6\,
	sumout => \u0|jtag_uart_0|Add1~13_sumout\,
	cout => \u0|jtag_uart_0|Add1~14\);

-- Location: FF_X19_Y6_N8
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|Add1~13_sumout\,
	asdata => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LABCELL_X19_Y6_N33
\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18) & ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & ( 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) # (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) ) ) ) # ( !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18) & ( 
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) ) ) ) # ( 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18) & ( !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001101010101010101010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datae => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(18),
	dataf => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(18),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5_combout\);

-- Location: LABCELL_X17_Y6_N36
\u0|mm_interconnect_0|cmd_mux_002|src_payload~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|nios2_gen2_0|cpu|d_writedata\(26) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(26),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\);

-- Location: LABCELL_X16_Y6_N54
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder_combout\);

-- Location: MLABCELL_X8_Y6_N3
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(31),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder_combout\);

-- Location: LABCELL_X16_Y6_N45
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder_combout\);

-- Location: LABCELL_X16_Y6_N51
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder_combout\);

-- Location: FF_X16_Y6_N52
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(28));

-- Location: MLABCELL_X25_Y10_N36
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(28) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_readdata\(28),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~feeder_combout\);

-- Location: FF_X25_Y10_N37
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28));

-- Location: LABCELL_X24_Y10_N21
\u0|mm_interconnect_0|rsp_mux|src_payload~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & ( ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28))) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & ( 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(28),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\);

-- Location: MLABCELL_X21_Y8_N27
\u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(2) & ( (\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(1) & ((!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\) # (!\u0|nios2_gen2_0|cpu|D_iw\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010000000000000000000000000001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\);

-- Location: FF_X21_Y8_N29
\u0|nios2_gen2_0|cpu|R_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed~q\);

-- Location: LABCELL_X16_Y6_N12
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder_combout\);

-- Location: LABCELL_X19_Y11_N51
\u0|nios2_gen2_0|cpu|d_writedata[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[15]~feeder_combout\ = \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(7),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[15]~feeder_combout\);

-- Location: FF_X15_Y7_N40
\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q\);

-- Location: LABCELL_X19_Y6_N9
\u0|jtag_uart_0|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add1~9_sumout\ = SUM(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q\ ) + ( GND ) + ( \u0|jtag_uart_0|Add1~14\ ))
-- \u0|jtag_uart_0|Add1~10\ = CARRY(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE_q\ ) + ( GND ) + ( \u0|jtag_uart_0|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[3]~DUPLICATE_q\,
	cin => \u0|jtag_uart_0|Add1~14\,
	sumout => \u0|jtag_uart_0|Add1~9_sumout\,
	cout => \u0|jtag_uart_0|Add1~10\);

-- Location: LABCELL_X19_Y6_N12
\u0|jtag_uart_0|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add1~17_sumout\ = SUM(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( GND ) + ( \u0|jtag_uart_0|Add1~10\ ))
-- \u0|jtag_uart_0|Add1~18\ = CARRY(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( GND ) + ( \u0|jtag_uart_0|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart_0|Add1~10\,
	sumout => \u0|jtag_uart_0|Add1~17_sumout\,
	cout => \u0|jtag_uart_0|Add1~18\);

-- Location: LABCELL_X19_Y6_N15
\u0|jtag_uart_0|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add1~21_sumout\ = SUM(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) ) + ( GND ) + ( \u0|jtag_uart_0|Add1~18\ ))
-- \u0|jtag_uart_0|Add1~22\ = CARRY(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) ) + ( GND ) + ( \u0|jtag_uart_0|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|Add1~18\,
	sumout => \u0|jtag_uart_0|Add1~21_sumout\,
	cout => \u0|jtag_uart_0|Add1~22\);

-- Location: FF_X19_Y6_N16
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|Add1~21_sumout\,
	asdata => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: MLABCELL_X25_Y10_N48
\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21) & ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ ) ) # ( 
-- !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21) & ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21)) ) ) ) # ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21) & ( !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21) & ( !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(21),
	datae => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(21),
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7_combout\);

-- Location: LABCELL_X19_Y11_N42
\u0|mm_interconnect_0|cmd_mux_002|src_payload~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(29) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(29),
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\);

-- Location: LABCELL_X16_Y10_N57
\u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout\ = (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (((\u0|nios2_gen2_0|cpu|Add2~65_sumout\ & \u0|nios2_gen2_0|cpu|Add2~69_sumout\)) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\))) # 
-- (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (((!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\) # (\u0|nios2_gen2_0|cpu|Add2~69_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001111111010110100111111101011010011111110101101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~65_sumout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem8~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~69_sumout\,
	combout => \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout\);

-- Location: FF_X16_Y10_N59
\u0|nios2_gen2_0|cpu|d_byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_byteenable\(3));

-- Location: LABCELL_X13_Y6_N9
\u0|mm_interconnect_0|cmd_mux_002|src_data[35]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(35) = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) ) # ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( (\u0|nios2_gen2_0|cpu|d_byteenable\(3) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_d_byteenable\(3),
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(35));

-- Location: M10K_X49_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: LABCELL_X27_Y12_N42
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w29_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a29~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a61~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a93~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a125~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X24_Y10_N18
\u0|mm_interconnect_0|rsp_mux|src_payload~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & ( ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29))) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & ( 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(29),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\);

-- Location: LABCELL_X30_Y8_N15
\u0|mm_interconnect_0|cmd_mux_002|src_payload~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|nios2_gen2_0|cpu|d_writedata\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(14),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\);

-- Location: LABCELL_X13_Y6_N30
\u0|mm_interconnect_0|cmd_mux_002|src_data[33]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(33) = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) ) # ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( (\u0|nios2_gen2_0|cpu|d_byteenable\(1) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_d_byteenable\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(33));

-- Location: M10K_X26_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LABCELL_X27_Y12_N6
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a78~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a110~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a46~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X19_Y6_N18
\u0|jtag_uart_0|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add1~25_sumout\ = SUM(( !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ ) + ( VCC ) + ( \u0|jtag_uart_0|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	cin => \u0|jtag_uart_0|Add1~22\,
	sumout => \u0|jtag_uart_0|Add1~25_sumout\);

-- Location: FF_X19_Y6_N20
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|Add1~25_sumout\,
	asdata => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LABCELL_X19_Y6_N39
\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~8_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22) & ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) # (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22)) ) ) ) # ( !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22) & ( 
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22) ) ) ) # ( 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22) & ( !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001101010101010101010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(22),
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datae => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(22),
	dataf => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~8_combout\);

-- Location: MLABCELL_X15_Y5_N3
\u0|mm_interconnect_0|cmd_mux_002|src_payload~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|nios2_gen2_0|cpu|d_writedata\(30) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(30),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\);

-- Location: M10K_X26_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y8_N6
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w30_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a94~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a126~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a62~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X24_Y10_N36
\u0|mm_interconnect_0|rsp_mux|src_payload~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & ( ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30))) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & ( 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(30),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w30_n0_mux_dataout~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\);

-- Location: FF_X24_Y10_N37
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(6));

-- Location: LABCELL_X31_Y11_N21
\u0|nios2_gen2_0|cpu|d_writedata[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[22]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(6),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[22]~feeder_combout\);

-- Location: LABCELL_X18_Y8_N12
\u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~7_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ( (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7)) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(15)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(15),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data\(7),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~7_combout\);

-- Location: LABCELL_X18_Y8_N15
\u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~8_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(0) & ( ((!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & \u0|nios2_gen2_0|cpu|W_alu_result\(16)))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(0) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & 
-- \u0|nios2_gen2_0|cpu|W_alu_result\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000001010101110101010101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(16),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(0),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~8_combout\);

-- Location: FF_X19_Y6_N4
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|Add1~5_sumout\,
	asdata => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LABCELL_X22_Y8_N33
\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17) & ( ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17) & 
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))) # (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) ) ) # ( !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17) & ( 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110011111100000000001100110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(17),
	datac => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(17),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3_combout\);

-- Location: LABCELL_X19_Y11_N54
\u0|mm_interconnect_0|cmd_mux_002|src_payload~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(25) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(25),
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\);

-- Location: M10K_X38_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y10_N36
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w25_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\ 
-- & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a57~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a121~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a89~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X22_Y8_N51
\u0|mm_interconnect_0|rsp_mux|src_payload~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ = (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25))))) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(25),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\);

-- Location: FF_X22_Y8_N53
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(1));

-- Location: LABCELL_X31_Y11_N24
\u0|nios2_gen2_0|cpu|d_writedata[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[17]~feeder_combout\ = \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[17]~feeder_combout\);

-- Location: FF_X24_Y10_N55
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~21_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y11_N18
\u0|nios2_gen2_0|cpu|R_src2_hi[6]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[6]~14_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(12) & ( ((!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))) # 
-- (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(12) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ((!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))) # (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000100010000111111011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(22),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[6]~14_combout\);

-- Location: LABCELL_X24_Y11_N54
\u0|nios2_gen2_0|cpu|D_ctrl_logic~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_logic~2_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(5) & ( \u0|nios2_gen2_0|cpu|D_iw\(2) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(1) & ((\u0|nios2_gen2_0|cpu|D_iw\(3)) # 
-- (\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_logic~2_combout\);

-- Location: LABCELL_X23_Y11_N45
\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout\ ) # ( !\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout\ & ( (\u0|nios2_gen2_0|cpu|R_src2_use_imm~1_combout\) # 
-- (\u0|nios2_gen2_0|cpu|D_ctrl_logic~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_logic~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~1_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: FF_X23_Y11_N46
\u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\);

-- Location: MLABCELL_X15_Y11_N12
\u0|nios2_gen2_0|cpu|R_src2_hi~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi~1_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ & ( \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_unsigned_lo_imm16~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_force_src2_zero~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi~1_combout\);

-- Location: FF_X15_Y11_N19
\u0|nios2_gen2_0|cpu|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_hi[6]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(22));

-- Location: LABCELL_X16_Y6_N36
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder_combout\);

-- Location: LABCELL_X31_Y11_N27
\u0|nios2_gen2_0|cpu|d_writedata[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[16]~feeder_combout\ = \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[16]~feeder_combout\);

-- Location: MLABCELL_X15_Y11_N21
\u0|nios2_gen2_0|cpu|R_src2_hi[9]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[9]~15_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(15) & ( ((!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25)))) # 
-- (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(15) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ((!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25)))) # (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000110111111101110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(25),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[9]~15_combout\);

-- Location: FF_X15_Y11_N22
\u0|nios2_gen2_0|cpu|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_hi[9]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(25));

-- Location: MLABCELL_X15_Y11_N48
\u0|nios2_gen2_0|cpu|R_src2_hi[8]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[8]~16_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ( \u0|nios2_gen2_0|cpu|D_iw\(14) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ( (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24)))) # (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	datac => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(24),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[8]~16_combout\);

-- Location: FF_X15_Y11_N49
\u0|nios2_gen2_0|cpu|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_hi[8]~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(24));

-- Location: MLABCELL_X15_Y10_N15
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~13_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(3) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) # (\u0|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(3) & ( (\u0|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q\ & \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[5]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(3),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~13_combout\);

-- Location: FF_X15_Y10_N17
\u0|nios2_gen2_0|cpu|E_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(4));

-- Location: MLABCELL_X15_Y10_N18
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(2) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) # (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(4)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(2) & ( (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(4) & \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(4),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(2),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14_combout\);

-- Location: FF_X15_Y10_N20
\u0|nios2_gen2_0|cpu|E_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(3));

-- Location: MLABCELL_X15_Y10_N24
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(1) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) # (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(3)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(1) & ( (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & \u0|nios2_gen2_0|cpu|E_shift_rot_result\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(3),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(1),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15_combout\);

-- Location: FF_X15_Y10_N25
\u0|nios2_gen2_0|cpu|E_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(2));

-- Location: MLABCELL_X15_Y10_N27
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result[0]~DUPLICATE_q\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(2))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[0]~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(2),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout\);

-- Location: FF_X15_Y10_N28
\u0|nios2_gen2_0|cpu|E_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(1));

-- Location: MLABCELL_X15_Y10_N57
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~19_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(1) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ( 
-- \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_fill_bit~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~19_combout\);

-- Location: FF_X15_Y10_N59
\u0|nios2_gen2_0|cpu|E_shift_rot_result[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~19_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result[0]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y11_N24
\u0|nios2_gen2_0|cpu|Equal62~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~4_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(12) & ( !\u0|nios2_gen2_0|cpu|D_iw\(13) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(15) & \u0|nios2_gen2_0|cpu|D_iw\(14)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|Equal62~4_combout\);

-- Location: LABCELL_X16_Y11_N42
\u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(13) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (!\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|D_iw\(15) & \u0|nios2_gen2_0|cpu|D_iw\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\);

-- Location: LABCELL_X16_Y11_N6
\u0|nios2_gen2_0|cpu|Equal62~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~2_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(11) & ( \u0|nios2_gen2_0|cpu|D_iw\(15) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & \u0|nios2_gen2_0|cpu|D_iw\(14)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|Equal62~2_combout\);

-- Location: LABCELL_X16_Y11_N57
\u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout\ = ( \u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ( ((\u0|nios2_gen2_0|cpu|Equal62~2_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\)) # (\u0|nios2_gen2_0|cpu|Equal62~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_shift_logical~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~2_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout\);

-- Location: FF_X16_Y11_N58
\u0|nios2_gen2_0|cpu|R_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_shift_logical~q\);

-- Location: LABCELL_X16_Y11_N9
\u0|nios2_gen2_0|cpu|Equal62~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~3_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(15) & ( \u0|nios2_gen2_0|cpu|D_iw\(11) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & (\u0|nios2_gen2_0|cpu|D_iw\(14) & !\u0|nios2_gen2_0|cpu|D_iw\(16)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|Equal62~3_combout\);

-- Location: MLABCELL_X15_Y10_N51
\u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout\ = (\u0|nios2_gen2_0|cpu|Equal62~3_combout\ & \u0|nios2_gen2_0|cpu|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout\);

-- Location: FF_X15_Y10_N53
\u0|nios2_gen2_0|cpu|R_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_rot_right~q\);

-- Location: MLABCELL_X15_Y10_N54
\u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_rot_right~q\ & ( (\u0|nios2_gen2_0|cpu|E_shift_rot_result[0]~DUPLICATE_q\ & !\u0|nios2_gen2_0|cpu|R_ctrl_shift_logical~q\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_rot_right~q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_logical~q\ & \u0|nios2_gen2_0|cpu|E_shift_rot_result\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[0]~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_logical~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(31),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\);

-- Location: MLABCELL_X15_Y10_N48
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~21_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\ ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ( 
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[30]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_fill_bit~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~21_combout\);

-- Location: FF_X24_Y10_N19
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data[5]~DUPLICATE_q\);

-- Location: M10K_X14_Y11_N0
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b_module:embedded_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|nios2_gen2_0|cpu|W_rf_wren~combout\,
	portadatain => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X18_Y11_N57
\u0|nios2_gen2_0|cpu|E_st_data[31]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[31]~8_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31) & ( (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7))))) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & ((!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))) ) ) # ( !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31) & ( 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & (((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7))))) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ 
-- & (\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111110001000000011111000100001011111110110000101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(15),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem8~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(7),
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(31),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[31]~8_combout\);

-- Location: FF_X18_Y11_N58
\u0|nios2_gen2_0|cpu|d_writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[31]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(31));

-- Location: LABCELL_X42_Y11_N33
\u0|mm_interconnect_0|cmd_mux_002|src_payload~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(31) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(31),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\);

-- Location: M10K_X41_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y9_N24
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w31_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a63~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a95~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a127~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a31~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X22_Y8_N9
\u0|mm_interconnect_0|rsp_mux|src_payload~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31))) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(31),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\);

-- Location: FF_X22_Y8_N10
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y11_N30
\u0|nios2_gen2_0|cpu|R_src2_hi[15]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[15]~5_combout\ = ( !\u0|nios2_gen2_0|cpu|R_src2_hi~1_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ((!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31)))) # (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))))) # (\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(21))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110101010101000111010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(31),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_hi~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[15]~5_combout\);

-- Location: FF_X15_Y11_N32
\u0|nios2_gen2_0|cpu|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_hi[15]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(31));

-- Location: LABCELL_X13_Y10_N42
\u0|nios2_gen2_0|cpu|E_logic_result[31]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[31]~20_combout\ = ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src1\(31) & \u0|nios2_gen2_0|cpu|E_src2\(31))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(31) $ (!\u0|nios2_gen2_0|cpu|E_src2\(31)))) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src2\(31)) # (\u0|nios2_gen2_0|cpu|E_src1\(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100110011110000110011001100000011001111000000001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(31),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(31),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[31]~20_combout\);

-- Location: LABCELL_X12_Y7_N21
\u0|nios2_gen2_0|cpu|d_writedata[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[20]~feeder_combout\ = \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[20]~feeder_combout\);

-- Location: LABCELL_X31_Y11_N48
\u0|nios2_gen2_0|cpu|E_st_data[23]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[23]~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ( \u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ ) ) # ( !\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\) # 
-- (\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem16~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem8~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_st_data[23]~0_combout\);

-- Location: FF_X12_Y7_N23
\u0|nios2_gen2_0|cpu|d_writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[20]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_st_data[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(20));

-- Location: LABCELL_X12_Y7_N27
\u0|mm_interconnect_0|cmd_mux_002|src_payload~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|nios2_gen2_0|cpu|d_writedata\(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(20),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\);

-- Location: LABCELL_X16_Y10_N45
\u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout\ = ( \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\) # (\u0|nios2_gen2_0|cpu|Add2~69_sumout\) ) ) # ( !\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ( 
-- ((\u0|nios2_gen2_0|cpu|Add2~69_sumout\ & !\u0|nios2_gen2_0|cpu|Add2~65_sumout\)) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100001111010111110000111111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~69_sumout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem8~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~65_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem16~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout\);

-- Location: FF_X16_Y10_N46
\u0|nios2_gen2_0|cpu|d_byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_byteenable\(2));

-- Location: LABCELL_X13_Y6_N54
\u0|mm_interconnect_0|cmd_mux_002|src_data[34]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(34) = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) ) # ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_byteenable\(2)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_d_byteenable\(2),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(34));

-- Location: M10K_X49_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: LABCELL_X23_Y9_N36
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w20_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\ 
-- & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a116~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a84~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X16_Y6_N30
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder_combout\);

-- Location: LABCELL_X31_Y11_N51
\u0|mm_interconnect_0|cmd_mux_001|src_payload~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(17) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(17),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\);

-- Location: FF_X31_Y11_N52
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(17));

-- Location: FF_X7_Y6_N50
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17));

-- Location: LABCELL_X7_Y6_N57
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~21_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17) & ( (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(17)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(17),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(17),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~21_combout\);

-- Location: LABCELL_X31_Y11_N30
\u0|nios2_gen2_0|cpu|d_writedata[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[18]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[18]~feeder_combout\);

-- Location: FF_X31_Y11_N32
\u0|nios2_gen2_0|cpu|d_writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[18]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_st_data[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(18));

-- Location: LABCELL_X31_Y11_N45
\u0|mm_interconnect_0|cmd_mux_001|src_payload~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(18) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(18),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\);

-- Location: FF_X31_Y11_N46
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(18));

-- Location: LABCELL_X1_Y4_N30
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(20),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~feeder_combout\);

-- Location: FF_X1_Y4_N31
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~feeder_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(20));

-- Location: LABCELL_X7_Y6_N42
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(23) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(23),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder_combout\);

-- Location: FF_X7_Y6_N43
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23));

-- Location: LABCELL_X7_Y6_N33
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(23),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder_combout\);

-- Location: FF_X7_Y6_N34
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20));

-- Location: LABCELL_X2_Y5_N45
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\) # 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(20))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(22))))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(20))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(22),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(20),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(20),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\);

-- Location: LABCELL_X1_Y5_N33
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21_combout\ = ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & ( 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3)) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\)))) ) ) # ( 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & ( 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000100010100000000010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21_combout\);

-- Location: LABCELL_X1_Y5_N42
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19_combout\ = ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3) & ( 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4))))) ) ) ) # ( 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3) & ( 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\) ) ) ) # ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & ( 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3) & ( 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\)) ) ) ) # ( 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & ( 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3) & ( 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000110011000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19_combout\);

-- Location: FF_X2_Y5_N47
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(21));

-- Location: FF_X7_Y6_N47
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(21),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21));

-- Location: LABCELL_X9_Y6_N12
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11_combout\ = ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) 
-- & !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2)))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21))) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001010101000011110101010100000000010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(21),
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(4),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(18),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(2),
	datag => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(3),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11_combout\);

-- Location: FF_X9_Y6_N13
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18));

-- Location: MLABCELL_X15_Y6_N42
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~30_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(18) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18) ) ) # ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(18) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ ) ) ) # ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(18) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(18),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(18),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~30_combout\);

-- Location: LABCELL_X31_Y11_N15
\u0|nios2_gen2_0|cpu|d_writedata[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[19]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[19]~feeder_combout\);

-- Location: FF_X31_Y11_N17
\u0|nios2_gen2_0|cpu|d_writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[19]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_st_data[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(19));

-- Location: LABCELL_X31_Y11_N3
\u0|mm_interconnect_0|cmd_mux_001|src_payload~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|nios2_gen2_0|cpu|d_writedata\(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(19),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\);

-- Location: FF_X31_Y11_N4
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(19));

-- Location: MLABCELL_X15_Y6_N36
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~27_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ ) ) # ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(19) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(19),
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(19),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~27_combout\);

-- Location: LABCELL_X12_Y7_N24
\u0|mm_interconnect_0|cmd_mux_001|src_payload~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|nios2_gen2_0|cpu|d_writedata\(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(20),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\);

-- Location: FF_X12_Y7_N26
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(20));

-- Location: LABCELL_X12_Y7_N18
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~26_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(20))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(20),
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(20),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~26_combout\);

-- Location: LABCELL_X7_Y6_N51
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(24),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder_combout\);

-- Location: FF_X7_Y6_N52
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21));

-- Location: LABCELL_X12_Y7_N48
\u0|nios2_gen2_0|cpu|d_writedata[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[21]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[21]~feeder_combout\);

-- Location: FF_X12_Y7_N50
\u0|nios2_gen2_0|cpu|d_writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[21]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_st_data[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(21));

-- Location: LABCELL_X12_Y7_N6
\u0|mm_interconnect_0|cmd_mux_001|src_payload~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~32_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(21) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(21),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~32_combout\);

-- Location: FF_X12_Y7_N7
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(21));

-- Location: LABCELL_X13_Y6_N15
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~31_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(21),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(21),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~31_combout\);

-- Location: LABCELL_X31_Y11_N6
\u0|mm_interconnect_0|cmd_mux_001|src_payload~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(22),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\);

-- Location: FF_X31_Y11_N7
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(22));

-- Location: MLABCELL_X6_Y6_N33
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~28_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22) & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(22) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22) & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(22) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ ) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22) & ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(22) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(22),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(22),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~28_combout\);

-- Location: LABCELL_X31_Y11_N9
\u0|mm_interconnect_0|cmd_mux_001|src_payload~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(23),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\);

-- Location: FF_X31_Y11_N11
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(23));

-- Location: MLABCELL_X6_Y6_N15
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~29_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(23),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(23),
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~29_combout\);

-- Location: LABCELL_X13_Y6_N18
\u0|mm_interconnect_0|cmd_mux_001|src_data[34]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(34) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( (\u0|nios2_gen2_0|cpu|d_byteenable\(2)) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_d_byteenable\(2),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(34));

-- Location: FF_X13_Y6_N20
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|byteenable\(2));

-- Location: LABCELL_X13_Y6_N21
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~3_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|byteenable\(2) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|byteenable\(2) & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_byteenable\(2),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~3_combout\);

-- Location: M10K_X14_Y6_N0
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 10,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 8,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	portare => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~0_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\,
	portadatain => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: FF_X16_Y6_N31
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(20));

-- Location: FF_X25_Y10_N34
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20));

-- Location: LABCELL_X23_Y10_N57
\u0|nios2_gen2_0|cpu|F_iw[20]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[20]~26_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20) & ( ((!\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout\))) # (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) ) ) # ( !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20) & ( 
-- (!\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000101111111110000010111111111001101111111111100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w20_n0_mux_dataout~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[21]~0_combout\,
	dataf => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(20),
	combout => \u0|nios2_gen2_0|cpu|F_iw[20]~26_combout\);

-- Location: FF_X23_Y10_N58
\u0|nios2_gen2_0|cpu|D_iw[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[20]~26_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw[20]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y11_N36
\u0|nios2_gen2_0|cpu|R_src2_hi[14]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[14]~6_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ( \u0|nios2_gen2_0|cpu|D_iw[20]~DUPLICATE_q\ ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ( (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30)))) # (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	datac => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(30),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[20]~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[14]~6_combout\);

-- Location: FF_X15_Y11_N38
\u0|nios2_gen2_0|cpu|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_hi[14]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(30));

-- Location: MLABCELL_X15_Y11_N39
\u0|nios2_gen2_0|cpu|R_src2_hi[13]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[13]~7_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ( \u0|nios2_gen2_0|cpu|D_iw\(19) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ( (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29)))) # (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(19),
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(29),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[13]~7_combout\);

-- Location: FF_X15_Y11_N41
\u0|nios2_gen2_0|cpu|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_hi[13]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(29));

-- Location: MLABCELL_X15_Y11_N9
\u0|nios2_gen2_0|cpu|R_src2_hi[12]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[12]~8_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (((!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\)) # 
-- (\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (((\u0|nios2_gen2_0|cpu|D_iw\(18))))) ) ) # ( !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) & ( 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21) & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (((\u0|nios2_gen2_0|cpu|D_iw\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011111001111010001111100111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(18),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(28),
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[12]~8_combout\);

-- Location: FF_X15_Y11_N11
\u0|nios2_gen2_0|cpu|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_hi[12]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(28));

-- Location: MLABCELL_X15_Y11_N51
\u0|nios2_gen2_0|cpu|R_src2_hi[11]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[11]~3_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE_q\ & ( ((!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27)))) # 
-- (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE_q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & 
-- ((!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27)))) # (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000011111110111110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(27),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[17]~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[11]~3_combout\);

-- Location: FF_X15_Y11_N53
\u0|nios2_gen2_0|cpu|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_hi[11]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(27));

-- Location: M10K_X14_Y10_N0
\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a_module:embedded_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|nios2_gen2_0|cpu|W_rf_wren~combout\,
	portadatain => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X18_Y9_N0
\u0|nios2_gen2_0|cpu|E_src1[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[0]~0_combout\ = ( \u0|nios2_gen2_0|cpu|R_src1~0_combout\ ) # ( !\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & ( \u0|nios2_gen2_0|cpu|R_src1~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~1_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[0]~0_combout\);

-- Location: FF_X13_Y10_N26
\u0|nios2_gen2_0|cpu|E_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(27));

-- Location: MLABCELL_X15_Y11_N42
\u0|nios2_gen2_0|cpu|R_src2_hi[10]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[10]~4_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ( \u0|nios2_gen2_0|cpu|D_iw\(16) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ( (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26)))) # (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(26),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[10]~4_combout\);

-- Location: FF_X15_Y11_N43
\u0|nios2_gen2_0|cpu|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_hi[10]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(26));

-- Location: LABCELL_X13_Y10_N18
\u0|nios2_gen2_0|cpu|Add2~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~129_sumout\ = SUM(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(25)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(25) ) + ( \u0|nios2_gen2_0|cpu|Add2~134\ ))
-- \u0|nios2_gen2_0|cpu|Add2~130\ = CARRY(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(25)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(25) ) + ( \u0|nios2_gen2_0|cpu|Add2~134\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(25),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(25),
	cin => \u0|nios2_gen2_0|cpu|Add2~134\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~129_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~130\);

-- Location: LABCELL_X13_Y10_N21
\u0|nios2_gen2_0|cpu|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~97_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|E_src1\(26) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(26)) ) + ( \u0|nios2_gen2_0|cpu|Add2~130\ ))
-- \u0|nios2_gen2_0|cpu|Add2~98\ = CARRY(( \u0|nios2_gen2_0|cpu|E_src1\(26) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(26)) ) + ( \u0|nios2_gen2_0|cpu|Add2~130\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(26),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(26),
	cin => \u0|nios2_gen2_0|cpu|Add2~130\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~97_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~98\);

-- Location: LABCELL_X13_Y10_N24
\u0|nios2_gen2_0|cpu|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~93_sumout\ = SUM(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(27)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(27) ) + ( \u0|nios2_gen2_0|cpu|Add2~98\ ))
-- \u0|nios2_gen2_0|cpu|Add2~94\ = CARRY(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(27)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(27) ) + ( \u0|nios2_gen2_0|cpu|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(27),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(27),
	cin => \u0|nios2_gen2_0|cpu|Add2~98\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~93_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~94\);

-- Location: LABCELL_X13_Y10_N27
\u0|nios2_gen2_0|cpu|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~101_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|E_src1\(28) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(28)) ) + ( \u0|nios2_gen2_0|cpu|Add2~94\ ))
-- \u0|nios2_gen2_0|cpu|Add2~102\ = CARRY(( \u0|nios2_gen2_0|cpu|E_src1\(28) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(28)) ) + ( \u0|nios2_gen2_0|cpu|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(28),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(28),
	cin => \u0|nios2_gen2_0|cpu|Add2~94\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~101_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~102\);

-- Location: LABCELL_X13_Y10_N30
\u0|nios2_gen2_0|cpu|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~89_sumout\ = SUM(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(29)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(29) ) + ( \u0|nios2_gen2_0|cpu|Add2~102\ ))
-- \u0|nios2_gen2_0|cpu|Add2~90\ = CARRY(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(29)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(29) ) + ( \u0|nios2_gen2_0|cpu|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(29),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(29),
	cin => \u0|nios2_gen2_0|cpu|Add2~102\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~89_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~90\);

-- Location: LABCELL_X13_Y10_N33
\u0|nios2_gen2_0|cpu|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~85_sumout\ = SUM(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(30)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(30) ) + ( \u0|nios2_gen2_0|cpu|Add2~90\ ))
-- \u0|nios2_gen2_0|cpu|Add2~86\ = CARRY(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(30)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(30) ) + ( \u0|nios2_gen2_0|cpu|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(30),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(30),
	cin => \u0|nios2_gen2_0|cpu|Add2~90\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~85_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~86\);

-- Location: LABCELL_X13_Y10_N36
\u0|nios2_gen2_0|cpu|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~81_sumout\ = SUM(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(31))) ) + ( !\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\ $ 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(31)) ) + ( \u0|nios2_gen2_0|cpu|Add2~86\ ))
-- \u0|nios2_gen2_0|cpu|Add2~82\ = CARRY(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(31))) ) + ( !\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\ $ (!\u0|nios2_gen2_0|cpu|E_src1\(31)) 
-- ) + ( \u0|nios2_gen2_0|cpu|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_invert_arith_src_msb~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(31),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(31),
	cin => \u0|nios2_gen2_0|cpu|Add2~86\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~81_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~82\);

-- Location: LABCELL_X16_Y10_N24
\u0|nios2_gen2_0|cpu|E_alu_result[31]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[31]~21_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(31) & ( \u0|nios2_gen2_0|cpu|Add2~81_sumout\ & ( ((!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\)) # 
-- (\u0|nios2_gen2_0|cpu|E_logic_result[31]~20_combout\) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(31) & ( \u0|nios2_gen2_0|cpu|Add2~81_sumout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\) # 
-- (\u0|nios2_gen2_0|cpu|E_logic_result[31]~20_combout\))) ) ) ) # ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(31) & ( !\u0|nios2_gen2_0|cpu|Add2~81_sumout\ & ( ((\u0|nios2_gen2_0|cpu|E_logic_result[31]~20_combout\ & \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\)) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(31) & ( !\u0|nios2_gen2_0|cpu|Add2~81_sumout\ & ( (\u0|nios2_gen2_0|cpu|E_logic_result[31]~20_combout\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & 
-- \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100001101110011011111000100110001001111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[31]~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(31),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~81_sumout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[31]~21_combout\);

-- Location: LABCELL_X18_Y10_N24
\u0|nios2_gen2_0|cpu|E_alu_result~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ( \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ( \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ ) ) # ( 
-- \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ( !\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\);

-- Location: FF_X16_Y10_N25
\u0|nios2_gen2_0|cpu|W_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[31]~21_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(31));

-- Location: LABCELL_X18_Y10_N30
\u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~19_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ( (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & \u0|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q\) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ((\u0|nios2_gen2_0|cpu|W_alu_result\(31))))) # (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data[7]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(31),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~19_combout\);

-- Location: FF_X13_Y10_N35
\u0|nios2_gen2_0|cpu|E_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(30));

-- Location: LABCELL_X13_Y10_N51
\u0|nios2_gen2_0|cpu|E_logic_result[30]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[30]~21_combout\ = ( \u0|nios2_gen2_0|cpu|E_src1\(30) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((!\u0|nios2_gen2_0|cpu|R_logic_op\(0)) # (!\u0|nios2_gen2_0|cpu|E_src2\(30)))) ) ) # ( !\u0|nios2_gen2_0|cpu|E_src1\(30) 
-- & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(30))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(30)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110011110000000011001100110011001111000011001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(30),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(30),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[30]~21_combout\);

-- Location: FF_X15_Y10_N34
\u0|nios2_gen2_0|cpu|E_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~23_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(30));

-- Location: LABCELL_X16_Y10_N9
\u0|nios2_gen2_0|cpu|E_alu_result[30]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[30]~22_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[30]~21_combout\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(30)))) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (\u0|nios2_gen2_0|cpu|Add2~85_sumout\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(30)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111001100110000111101010101000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~85_sumout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[30]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(30),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[30]~22_combout\);

-- Location: FF_X16_Y10_N10
\u0|nios2_gen2_0|cpu|W_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[30]~22_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(30));

-- Location: LABCELL_X18_Y10_N45
\u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~20_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(6) & ( ((!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(30) & !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(6) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(30) & 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000001011101010101010101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(30),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data\(6),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~20_combout\);

-- Location: FF_X13_Y10_N32
\u0|nios2_gen2_0|cpu|E_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(29));

-- Location: MLABCELL_X15_Y10_N12
\u0|nios2_gen2_0|cpu|E_logic_result[29]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[29]~22_combout\ = (!\u0|nios2_gen2_0|cpu|E_src1\(29) & ((!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(29))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & 
-- ((\u0|nios2_gen2_0|cpu|E_src2\(29)))))) # (\u0|nios2_gen2_0|cpu|E_src1\(29) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((!\u0|nios2_gen2_0|cpu|R_logic_op\(0)) # (!\u0|nios2_gen2_0|cpu|E_src2\(29))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000100110110100100010011011010010001001101101001000100110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(29),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(29),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[29]~22_combout\);

-- Location: LABCELL_X16_Y10_N39
\u0|nios2_gen2_0|cpu|E_alu_result[29]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[29]~23_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(29) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( 
-- \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(29) ) ) ) # ( \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( \u0|nios2_gen2_0|cpu|E_logic_result[29]~22_combout\ ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( \u0|nios2_gen2_0|cpu|Add2~89_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~89_sumout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(29),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[29]~22_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[29]~23_combout\);

-- Location: FF_X16_Y10_N40
\u0|nios2_gen2_0|cpu|W_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[29]~23_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(29));

-- Location: LABCELL_X18_Y10_N0
\u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~21_combout\ = ( \u0|nios2_gen2_0|cpu|W_alu_result\(29) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\)))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data[5]~DUPLICATE_q\)))) ) ) # ( !\u0|nios2_gen2_0|cpu|W_alu_result\(29) & ( (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & \u0|nios2_gen2_0|cpu|av_ld_byte3_data[5]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110001101000001011000110100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data[5]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(29),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~21_combout\);

-- Location: FF_X13_Y10_N29
\u0|nios2_gen2_0|cpu|E_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(28));

-- Location: FF_X15_Y10_N4
\u0|nios2_gen2_0|cpu|E_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(28));

-- Location: LABCELL_X16_Y10_N51
\u0|nios2_gen2_0|cpu|E_logic_result[28]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[28]~23_combout\ = ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|E_src1\(28) $ (!\u0|nios2_gen2_0|cpu|E_src2\(28)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) 
-- & ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( (\u0|nios2_gen2_0|cpu|E_src1\(28) & \u0|nios2_gen2_0|cpu|E_src2\(28)) ) ) ) # ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( (\u0|nios2_gen2_0|cpu|E_src2\(28)) # 
-- (\u0|nios2_gen2_0|cpu|E_src1\(28)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( (!\u0|nios2_gen2_0|cpu|E_src1\(28) & !\u0|nios2_gen2_0|cpu|E_src2\(28)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000010111110101111100000101000001010101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(28),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(28),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[28]~23_combout\);

-- Location: LABCELL_X16_Y10_N15
\u0|nios2_gen2_0|cpu|E_alu_result[28]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[28]~24_combout\ = ( \u0|nios2_gen2_0|cpu|E_logic_result[28]~23_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (((\u0|nios2_gen2_0|cpu|Add2~101_sumout\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(28))))) ) ) # ( !\u0|nios2_gen2_0|cpu|E_logic_result[28]~23_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & 
-- ((\u0|nios2_gen2_0|cpu|Add2~101_sumout\)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(28),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~101_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[28]~23_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[28]~24_combout\);

-- Location: FF_X16_Y10_N16
\u0|nios2_gen2_0|cpu|W_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[28]~24_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(28));

-- Location: FF_X24_Y10_N22
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE_q\);

-- Location: LABCELL_X18_Y10_N39
\u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~22_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE_q\ & ( ((!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(28) & !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE_q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(28) & 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000001011101010101010101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(28),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data[4]~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~22_combout\);

-- Location: FF_X13_Y10_N38
\u0|nios2_gen2_0|cpu|E_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(31));

-- Location: FF_X15_Y10_N49
\u0|nios2_gen2_0|cpu|E_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~21_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(31));

-- Location: MLABCELL_X15_Y10_N33
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~23_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(29)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(31)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(31),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(29),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~23_combout\);

-- Location: FF_X15_Y10_N35
\u0|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~23_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y10_N0
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~26_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE_q\ & ( (\u0|nios2_gen2_0|cpu|E_shift_rot_result[28]~DUPLICATE_q\) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE_q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & \u0|nios2_gen2_0|cpu|E_shift_rot_result[28]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[28]~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[30]~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~26_combout\);

-- Location: FF_X15_Y10_N1
\u0|nios2_gen2_0|cpu|E_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~26_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(29));

-- Location: MLABCELL_X15_Y10_N3
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(27))) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(29))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(27),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(29),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27_combout\);

-- Location: FF_X15_Y10_N5
\u0|nios2_gen2_0|cpu|E_shift_rot_result[28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result[28]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y10_N39
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~24_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(26) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) # (\u0|nios2_gen2_0|cpu|E_shift_rot_result[28]~DUPLICATE_q\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(26) & ( (\u0|nios2_gen2_0|cpu|E_shift_rot_result[28]~DUPLICATE_q\ & \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[28]~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(26),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~24_combout\);

-- Location: FF_X15_Y10_N40
\u0|nios2_gen2_0|cpu|E_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~24_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(27));

-- Location: LABCELL_X13_Y10_N48
\u0|nios2_gen2_0|cpu|E_logic_result[27]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[27]~16_combout\ = ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src1\(27) & \u0|nios2_gen2_0|cpu|E_src2\(27))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(27) $ (!\u0|nios2_gen2_0|cpu|E_src2\(27)))) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src2\(27)) # (\u0|nios2_gen2_0|cpu|E_src1\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100110011110000110011001100000011001111000000001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(27),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(27),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[27]~16_combout\);

-- Location: LABCELL_X12_Y10_N15
\u0|nios2_gen2_0|cpu|E_alu_result[27]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[27]~19_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( \u0|nios2_gen2_0|cpu|Add2~93_sumout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[27]~16_combout\))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(27))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( \u0|nios2_gen2_0|cpu|Add2~93_sumout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\) # 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(27)) ) ) ) # ( \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( !\u0|nios2_gen2_0|cpu|Add2~93_sumout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[27]~16_combout\))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(27))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( !\u0|nios2_gen2_0|cpu|Add2~93_sumout\ & ( (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(27) & 
-- \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001101010011010111110101111101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(27),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[27]~16_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~93_sumout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[27]~19_combout\);

-- Location: FF_X12_Y10_N16
\u0|nios2_gen2_0|cpu|W_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[27]~19_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(27));

-- Location: LABCELL_X42_Y11_N12
\u0|mm_interconnect_0|cmd_mux_002|src_payload~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|nios2_gen2_0|cpu|d_writedata\(27) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(27),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\);

-- Location: M10K_X41_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LABCELL_X27_Y12_N24
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w27_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a91~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a123~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a59~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X22_Y8_N6
\u0|mm_interconnect_0|rsp_mux|src_payload~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & ( ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27))) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & ( 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(27),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\);

-- Location: FF_X22_Y8_N8
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(3));

-- Location: LABCELL_X16_Y8_N36
\u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~17_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ( \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(3) & ( \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ( 
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(3) & ( ((\u0|nios2_gen2_0|cpu|W_alu_result\(27) & !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ( 
-- !\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(3) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(27) & !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000000000000000000001110101011101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(27),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data\(3),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~17_combout\);

-- Location: FF_X13_Y10_N23
\u0|nios2_gen2_0|cpu|E_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(26));

-- Location: MLABCELL_X15_Y10_N45
\u0|nios2_gen2_0|cpu|E_logic_result[26]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[26]~17_combout\ = (!\u0|nios2_gen2_0|cpu|E_src1\(26) & ((!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src2\(26) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & 
-- (\u0|nios2_gen2_0|cpu|E_src2\(26))))) # (\u0|nios2_gen2_0|cpu|E_src1\(26) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((!\u0|nios2_gen2_0|cpu|E_src2\(26)) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(0))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001001100010110100100110001011010010011000101101001001100010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(26),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(26),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[26]~17_combout\);

-- Location: LABCELL_X12_Y10_N6
\u0|nios2_gen2_0|cpu|E_alu_result[26]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[26]~20_combout\ = ( \u0|nios2_gen2_0|cpu|E_logic_result[26]~17_combout\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(26) & ( ((\u0|nios2_gen2_0|cpu|Add2~97_sumout\) # (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\)) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_logic_result[26]~17_combout\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(26) & ( ((!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & \u0|nios2_gen2_0|cpu|Add2~97_sumout\)) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\) ) ) ) # ( \u0|nios2_gen2_0|cpu|E_logic_result[26]~17_combout\ & ( !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(26) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ((\u0|nios2_gen2_0|cpu|Add2~97_sumout\) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_logic_result[26]~17_combout\ & ( !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(26) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & 
-- \u0|nios2_gen2_0|cpu|Add2~97_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000011001100110000110011111100110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~97_sumout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[26]~17_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(26),
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[26]~20_combout\);

-- Location: FF_X12_Y10_N7
\u0|nios2_gen2_0|cpu|W_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[26]~20_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(26));

-- Location: FF_X24_Y10_N41
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data[2]~DUPLICATE_q\);

-- Location: LABCELL_X18_Y10_N42
\u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~18_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte3_data[2]~DUPLICATE_q\ & ( ((!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(26) & !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_byte3_data[2]~DUPLICATE_q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(26) & 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000001011101010101010101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(26),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data[2]~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~18_combout\);

-- Location: MLABCELL_X15_Y11_N3
\u0|nios2_gen2_0|cpu|R_src2_hi[7]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[7]~13_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(13) & ( ((!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))) # 
-- (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(13) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ((!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))) # (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000110111111101110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(23),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[7]~13_combout\);

-- Location: FF_X15_Y11_N4
\u0|nios2_gen2_0|cpu|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_hi[7]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(23));

-- Location: FF_X13_Y10_N14
\u0|nios2_gen2_0|cpu|E_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(23));

-- Location: FF_X13_Y10_N8
\u0|nios2_gen2_0|cpu|E_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(21));

-- Location: MLABCELL_X15_Y11_N6
\u0|nios2_gen2_0|cpu|R_src2_hi[4]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[4]~12_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (((!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\)) # 
-- (\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (((\u0|nios2_gen2_0|cpu|D_iw\(10))))) ) ) # ( !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20) & ( 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21) & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (((\u0|nios2_gen2_0|cpu|D_iw\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011111001111010001111100111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(10),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(20),
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[4]~12_combout\);

-- Location: FF_X15_Y11_N7
\u0|nios2_gen2_0|cpu|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_hi[4]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(20));

-- Location: FF_X13_Y10_N58
\u0|nios2_gen2_0|cpu|E_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(19));

-- Location: MLABCELL_X15_Y11_N57
\u0|nios2_gen2_0|cpu|R_src2_hi[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[2]~10_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(21) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18))) # 
-- (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\))) # (\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (((\u0|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q\)))) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(21) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & 
-- (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18))))) # (\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (((\u0|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[8]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(18),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[2]~10_combout\);

-- Location: FF_X15_Y11_N58
\u0|nios2_gen2_0|cpu|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_hi[2]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(18));

-- Location: MLABCELL_X15_Y11_N54
\u0|nios2_gen2_0|cpu|R_src2_hi[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[1]~2_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw[7]~DUPLICATE_q\ & ( ((!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))) # 
-- (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw[7]~DUPLICATE_q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & 
-- ((!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))) # (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(21),
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(17),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[7]~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[1]~2_combout\);

-- Location: FF_X15_Y11_N55
\u0|nios2_gen2_0|cpu|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_hi[1]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(17));

-- Location: MLABCELL_X15_Y11_N27
\u0|nios2_gen2_0|cpu|R_src2_hi[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[0]~0_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) & ( \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ( \u0|nios2_gen2_0|cpu|D_iw\(6) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) & ( \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ( \u0|nios2_gen2_0|cpu|D_iw\(6) ) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) & ( !\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ( (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\) # (\u0|nios2_gen2_0|cpu|D_iw\(21)) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) & ( !\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ( (\u0|nios2_gen2_0|cpu|D_iw\(21) & \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(6),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	datae => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(16),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[0]~0_combout\);

-- Location: FF_X15_Y11_N28
\u0|nios2_gen2_0|cpu|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_hi[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(16));

-- Location: LABCELL_X18_Y11_N0
\u0|nios2_gen2_0|cpu|E_src2[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[15]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[15]~feeder_combout\);

-- Location: FF_X15_Y11_N17
\u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\);

-- Location: MLABCELL_X15_Y11_N33
\u0|nios2_gen2_0|cpu|E_src2[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[6]~0_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ & ( (\u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\) # (\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_src_imm5_shift_rot~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_force_src2_zero~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[6]~0_combout\);

-- Location: FF_X18_Y11_N1
\u0|nios2_gen2_0|cpu|E_src2[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[15]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src2[6]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2[15]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y9_N27
\u0|nios2_gen2_0|cpu|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add0~37_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|F_pc\(9) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~14\ ))
-- \u0|nios2_gen2_0|cpu|Add0~38\ = CARRY(( \u0|nios2_gen2_0|cpu|F_pc\(9) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(9),
	cin => \u0|nios2_gen2_0|cpu|Add0~14\,
	sumout => \u0|nios2_gen2_0|cpu|Add0~37_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add0~38\);

-- Location: LABCELL_X17_Y9_N30
\u0|nios2_gen2_0|cpu|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add0~53_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|F_pc\(10) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~38\ ))
-- \u0|nios2_gen2_0|cpu|Add0~54\ = CARRY(( \u0|nios2_gen2_0|cpu|F_pc\(10) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(10),
	cin => \u0|nios2_gen2_0|cpu|Add0~38\,
	sumout => \u0|nios2_gen2_0|cpu|Add0~53_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add0~54\);

-- Location: LABCELL_X16_Y9_N0
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~13_combout\ = ( \u0|nios2_gen2_0|cpu|Add0~53_sumout\ & ( (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & ((!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\) # (\u0|nios2_gen2_0|cpu|Add2~25_sumout\))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|Add0~53_sumout\ & ( (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & \u0|nios2_gen2_0|cpu|Add2~25_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~25_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~53_sumout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~13_combout\);

-- Location: FF_X16_Y9_N1
\u0|nios2_gen2_0|cpu|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(10));

-- Location: LABCELL_X17_Y9_N33
\u0|nios2_gen2_0|cpu|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add0~41_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|F_pc\(11) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~54\ ))
-- \u0|nios2_gen2_0|cpu|Add0~42\ = CARRY(( \u0|nios2_gen2_0|cpu|F_pc\(11) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(11),
	cin => \u0|nios2_gen2_0|cpu|Add0~54\,
	sumout => \u0|nios2_gen2_0|cpu|Add0~41_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add0~42\);

-- Location: LABCELL_X16_Y9_N6
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~10_combout\ = ( \u0|nios2_gen2_0|cpu|Add0~41_sumout\ & ( (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & ((!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\) # (\u0|nios2_gen2_0|cpu|Add2~41_sumout\))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|Add0~41_sumout\ & ( (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & \u0|nios2_gen2_0|cpu|Add2~41_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~41_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~41_sumout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~10_combout\);

-- Location: FF_X16_Y9_N7
\u0|nios2_gen2_0|cpu|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(11));

-- Location: LABCELL_X17_Y9_N36
\u0|nios2_gen2_0|cpu|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add0~45_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|F_pc\(12) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~42\ ))
-- \u0|nios2_gen2_0|cpu|Add0~46\ = CARRY(( \u0|nios2_gen2_0|cpu|F_pc\(12) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(12),
	cin => \u0|nios2_gen2_0|cpu|Add0~42\,
	sumout => \u0|nios2_gen2_0|cpu|Add0~45_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add0~46\);

-- Location: LABCELL_X16_Y9_N9
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~11_combout\ = ( \u0|nios2_gen2_0|cpu|Add2~45_sumout\ & ( (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add0~45_sumout\) # (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|Add2~45_sumout\ & ( (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & \u0|nios2_gen2_0|cpu|Add0~45_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~45_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~45_sumout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~11_combout\);

-- Location: FF_X16_Y9_N10
\u0|nios2_gen2_0|cpu|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(12));

-- Location: LABCELL_X17_Y9_N39
\u0|nios2_gen2_0|cpu|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add0~61_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|F_pc\(13) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~46\ ))
-- \u0|nios2_gen2_0|cpu|Add0~62\ = CARRY(( \u0|nios2_gen2_0|cpu|F_pc\(13) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(13),
	cin => \u0|nios2_gen2_0|cpu|Add0~46\,
	sumout => \u0|nios2_gen2_0|cpu|Add0~61_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add0~62\);

-- Location: LABCELL_X18_Y9_N15
\u0|nios2_gen2_0|cpu|R_src1[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[15]~9_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) & ( (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & (((!\u0|nios2_gen2_0|cpu|R_src1~1_combout\) # 
-- (\u0|nios2_gen2_0|cpu|D_iw\(19))))) # (\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & (\u0|nios2_gen2_0|cpu|Add0~61_sumout\)) ) ) # ( !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) & ( 
-- (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & (((\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(19))))) # (\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & (\u0|nios2_gen2_0|cpu|Add0~61_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110101110001011111010100000101001101011100010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~61_sumout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(19),
	datae => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(15),
	combout => \u0|nios2_gen2_0|cpu|R_src1[15]~9_combout\);

-- Location: FF_X18_Y9_N16
\u0|nios2_gen2_0|cpu|E_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[15]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(15));

-- Location: LABCELL_X16_Y11_N33
\u0|nios2_gen2_0|cpu|E_src2[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[14]~feeder_combout\ = \u0|nios2_gen2_0|cpu|D_iw[20]~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[20]~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[14]~feeder_combout\);

-- Location: FF_X16_Y11_N34
\u0|nios2_gen2_0|cpu|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[14]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src2[6]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(14));

-- Location: MLABCELL_X15_Y9_N48
\u0|nios2_gen2_0|cpu|R_src1[13]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[13]~12_combout\ = ( \u0|nios2_gen2_0|cpu|Add0~41_sumout\ & ( ((!\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13)))) # 
-- (\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & (\u0|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE_q\))) # (\u0|nios2_gen2_0|cpu|R_src1~0_combout\) ) ) # ( !\u0|nios2_gen2_0|cpu|Add0~41_sumout\ & ( (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & 
-- ((!\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13)))) # (\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & (\u0|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[17]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(13),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~41_sumout\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[13]~12_combout\);

-- Location: FF_X15_Y9_N49
\u0|nios2_gen2_0|cpu|E_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[13]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(13));

-- Location: LABCELL_X16_Y11_N51
\u0|nios2_gen2_0|cpu|E_src2[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[12]~feeder_combout\ = \u0|nios2_gen2_0|cpu|D_iw\(18)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(18),
	combout => \u0|nios2_gen2_0|cpu|E_src2[12]~feeder_combout\);

-- Location: FF_X16_Y11_N52
\u0|nios2_gen2_0|cpu|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[12]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src2[6]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(12));

-- Location: MLABCELL_X15_Y9_N39
\u0|nios2_gen2_0|cpu|R_src1[11]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[11]~2_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(15) & ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) & ( (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\) # 
-- (\u0|nios2_gen2_0|cpu|Add0~37_sumout\) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(15) & ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) & ( (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & 
-- ((!\u0|nios2_gen2_0|cpu|R_src1~1_combout\))) # (\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & (\u0|nios2_gen2_0|cpu|Add0~37_sumout\)) ) ) ) # ( \u0|nios2_gen2_0|cpu|D_iw\(15) & ( 
-- !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) & ( (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & ((\u0|nios2_gen2_0|cpu|R_src1~1_combout\))) # (\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|Add0~37_sumout\)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(15) & ( !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) & ( (\u0|nios2_gen2_0|cpu|Add0~37_sumout\ & 
-- \u0|nios2_gen2_0|cpu|R_src1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001011111010111110101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~37_sumout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~1_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(11),
	combout => \u0|nios2_gen2_0|cpu|R_src1[11]~2_combout\);

-- Location: FF_X15_Y9_N40
\u0|nios2_gen2_0|cpu|E_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[11]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(11));

-- Location: LABCELL_X17_Y9_N24
\u0|nios2_gen2_0|cpu|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add0~13_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|F_pc\(8) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~18\ ))
-- \u0|nios2_gen2_0|cpu|Add0~14\ = CARRY(( \u0|nios2_gen2_0|cpu|F_pc\(8) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(8),
	cin => \u0|nios2_gen2_0|cpu|Add0~18\,
	sumout => \u0|nios2_gen2_0|cpu|Add0~13_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add0~14\);

-- Location: MLABCELL_X15_Y9_N51
\u0|nios2_gen2_0|cpu|R_src1[10]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[10]~6_combout\ = ( \u0|nios2_gen2_0|cpu|Add0~13_sumout\ & ( ((!\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10)))) # 
-- (\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(14)))) # (\u0|nios2_gen2_0|cpu|R_src1~0_combout\) ) ) # ( !\u0|nios2_gen2_0|cpu|Add0~13_sumout\ & ( (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & ((!\u0|nios2_gen2_0|cpu|R_src1~1_combout\ 
-- & ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10)))) # (\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(10),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~13_sumout\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[10]~6_combout\);

-- Location: FF_X15_Y9_N53
\u0|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[10]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y9_N18
\u0|nios2_gen2_0|cpu|R_src1[8]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[8]~7_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(12) & ( (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & (((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8))) # 
-- (\u0|nios2_gen2_0|cpu|R_src1~1_combout\))) # (\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & (((\u0|nios2_gen2_0|cpu|Add0~21_sumout\)))) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(12) & ( (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & (\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8)))) # (\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & (((\u0|nios2_gen2_0|cpu|Add0~21_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(8),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~21_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|R_src1[8]~7_combout\);

-- Location: FF_X16_Y9_N19
\u0|nios2_gen2_0|cpu|E_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[8]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(8));

-- Location: MLABCELL_X15_Y9_N33
\u0|nios2_gen2_0|cpu|R_src1[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[7]~3_combout\ = ( \u0|nios2_gen2_0|cpu|R_src1~1_combout\ & ( \u0|nios2_gen2_0|cpu|Add0~25_sumout\ & ( (\u0|nios2_gen2_0|cpu|D_iw\(11)) # (\u0|nios2_gen2_0|cpu|R_src1~0_combout\) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_src1~1_combout\ 
-- & ( \u0|nios2_gen2_0|cpu|Add0~25_sumout\ & ( (\u0|nios2_gen2_0|cpu|R_src1~0_combout\) # (\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7)) ) ) ) # ( \u0|nios2_gen2_0|cpu|R_src1~1_combout\ & ( 
-- !\u0|nios2_gen2_0|cpu|Add0~25_sumout\ & ( (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(11)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & ( !\u0|nios2_gen2_0|cpu|Add0~25_sumout\ & ( 
-- (\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7) & !\u0|nios2_gen2_0|cpu|R_src1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000000001111000000111111001111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(7),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~1_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~25_sumout\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[7]~3_combout\);

-- Location: FF_X15_Y9_N34
\u0|nios2_gen2_0|cpu|E_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[7]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(7));

-- Location: LABCELL_X18_Y11_N12
\u0|nios2_gen2_0|cpu|E_src2[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[7]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|E_src2[7]~feeder_combout\);

-- Location: FF_X18_Y11_N13
\u0|nios2_gen2_0|cpu|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[7]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src2[6]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(7));

-- Location: MLABCELL_X15_Y9_N45
\u0|nios2_gen2_0|cpu|R_src1[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[6]~5_combout\ = ( \u0|nios2_gen2_0|cpu|Add0~29_sumout\ & ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) & ( ((!\u0|nios2_gen2_0|cpu|R_src1~1_combout\) # 
-- (\u0|nios2_gen2_0|cpu|R_src1~0_combout\)) # (\u0|nios2_gen2_0|cpu|D_iw\(10)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|Add0~29_sumout\ & ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) & ( 
-- (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & ((!\u0|nios2_gen2_0|cpu|R_src1~1_combout\) # (\u0|nios2_gen2_0|cpu|D_iw\(10)))) ) ) ) # ( \u0|nios2_gen2_0|cpu|Add0~29_sumout\ & ( 
-- !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) & ( ((\u0|nios2_gen2_0|cpu|D_iw\(10) & \u0|nios2_gen2_0|cpu|R_src1~1_combout\)) # (\u0|nios2_gen2_0|cpu|R_src1~0_combout\) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|Add0~29_sumout\ & ( !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) & ( (\u0|nios2_gen2_0|cpu|D_iw\(10) & (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|R_src1~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000011110101111111110000010100001111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(10),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~1_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~29_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(6),
	combout => \u0|nios2_gen2_0|cpu|R_src1[6]~5_combout\);

-- Location: FF_X15_Y9_N46
\u0|nios2_gen2_0|cpu|E_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[6]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(6));

-- Location: LABCELL_X17_Y9_N9
\u0|nios2_gen2_0|cpu|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add0~33_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|F_pc\(3) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~6\ ))
-- \u0|nios2_gen2_0|cpu|Add0~34\ = CARRY(( \u0|nios2_gen2_0|cpu|F_pc\(3) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(3),
	cin => \u0|nios2_gen2_0|cpu|Add0~6\,
	sumout => \u0|nios2_gen2_0|cpu|Add0~33_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add0~34\);

-- Location: MLABCELL_X25_Y10_N3
\u0|mm_interconnect_0|cmd_mux_002|src_payload~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(9) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(9),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\);

-- Location: M10K_X26_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: LABCELL_X27_Y12_N48
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a73~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a105~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a41~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X21_Y10_N18
\u0|nios2_gen2_0|cpu|F_iw[9]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[9]~13_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000100010001010100010001000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(9),
	datad => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w9_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[9]~13_combout\);

-- Location: FF_X21_Y10_N19
\u0|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[9]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y11_N0
\u0|nios2_gen2_0|cpu|R_src1[5]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[5]~14_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q\ & ( (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & (((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5)) # 
-- (\u0|nios2_gen2_0|cpu|R_src1~1_combout\)))) # (\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & (\u0|nios2_gen2_0|cpu|Add0~33_sumout\)) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q\ & ( (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & 
-- (((!\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5))))) # (\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & (\u0|nios2_gen2_0|cpu|Add0~33_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110110001000100011011000100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~33_sumout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[9]~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[5]~14_combout\);

-- Location: FF_X17_Y11_N2
\u0|nios2_gen2_0|cpu|E_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[5]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(5));

-- Location: LABCELL_X18_Y11_N9
\u0|nios2_gen2_0|cpu|R_src2_lo[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[3]~2_combout\ = ( !\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ( \u0|nios2_gen2_0|cpu|R_src2_lo~0_combout\ & ( (\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) & 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ( !\u0|nios2_gen2_0|cpu|R_src2_lo~0_combout\ & ( (\u0|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q\ & !\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000000000000000001010000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[9]~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_force_src2_zero~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_lo~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~2_combout\);

-- Location: FF_X18_Y11_N10
\u0|nios2_gen2_0|cpu|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(3));

-- Location: LABCELL_X13_Y11_N0
\u0|nios2_gen2_0|cpu|Add2~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~78_cout\ = CARRY(( \u0|nios2_gen2_0|cpu|E_alu_sub~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	cin => GND,
	cout => \u0|nios2_gen2_0|cpu|Add2~78_cout\);

-- Location: LABCELL_X13_Y11_N3
\u0|nios2_gen2_0|cpu|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~65_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|E_src1\(0) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(0)) ) + ( \u0|nios2_gen2_0|cpu|Add2~78_cout\ ))
-- \u0|nios2_gen2_0|cpu|Add2~66\ = CARRY(( \u0|nios2_gen2_0|cpu|E_src1\(0) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(0)) ) + ( \u0|nios2_gen2_0|cpu|Add2~78_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(0),
	cin => \u0|nios2_gen2_0|cpu|Add2~78_cout\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~65_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~66\);

-- Location: LABCELL_X13_Y11_N6
\u0|nios2_gen2_0|cpu|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~69_sumout\ = SUM(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(1)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(1) ) + ( \u0|nios2_gen2_0|cpu|Add2~66\ ))
-- \u0|nios2_gen2_0|cpu|Add2~70\ = CARRY(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(1)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(1) ) + ( \u0|nios2_gen2_0|cpu|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(1),
	cin => \u0|nios2_gen2_0|cpu|Add2~66\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~69_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~70\);

-- Location: LABCELL_X13_Y11_N9
\u0|nios2_gen2_0|cpu|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~61_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|E_src1\(2) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(2)) ) + ( \u0|nios2_gen2_0|cpu|Add2~70\ ))
-- \u0|nios2_gen2_0|cpu|Add2~62\ = CARRY(( \u0|nios2_gen2_0|cpu|E_src1\(2) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(2)) ) + ( \u0|nios2_gen2_0|cpu|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(2),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(2),
	cin => \u0|nios2_gen2_0|cpu|Add2~70\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~61_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~62\);

-- Location: LABCELL_X13_Y11_N12
\u0|nios2_gen2_0|cpu|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~57_sumout\ = SUM(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(3)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(3) ) + ( \u0|nios2_gen2_0|cpu|Add2~62\ ))
-- \u0|nios2_gen2_0|cpu|Add2~58\ = CARRY(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(3)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(3) ) + ( \u0|nios2_gen2_0|cpu|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(3),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(3),
	cin => \u0|nios2_gen2_0|cpu|Add2~62\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~57_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~58\);

-- Location: LABCELL_X13_Y11_N15
\u0|nios2_gen2_0|cpu|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~53_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|E_src1\(4) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2[4]~DUPLICATE_q\) ) + ( \u0|nios2_gen2_0|cpu|Add2~58\ ))
-- \u0|nios2_gen2_0|cpu|Add2~54\ = CARRY(( \u0|nios2_gen2_0|cpu|E_src1\(4) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2[4]~DUPLICATE_q\) ) + ( \u0|nios2_gen2_0|cpu|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2[4]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(4),
	cin => \u0|nios2_gen2_0|cpu|Add2~58\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~53_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~54\);

-- Location: LABCELL_X13_Y11_N18
\u0|nios2_gen2_0|cpu|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~49_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|E_src1\(5) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(5)) ) + ( \u0|nios2_gen2_0|cpu|Add2~54\ ))
-- \u0|nios2_gen2_0|cpu|Add2~50\ = CARRY(( \u0|nios2_gen2_0|cpu|E_src1\(5) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(5)) ) + ( \u0|nios2_gen2_0|cpu|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(5),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(5),
	cin => \u0|nios2_gen2_0|cpu|Add2~54\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~49_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~50\);

-- Location: LABCELL_X13_Y11_N21
\u0|nios2_gen2_0|cpu|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~13_sumout\ = SUM(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(6)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(6) ) + ( \u0|nios2_gen2_0|cpu|Add2~50\ ))
-- \u0|nios2_gen2_0|cpu|Add2~14\ = CARRY(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(6)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(6) ) + ( \u0|nios2_gen2_0|cpu|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(6),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(6),
	cin => \u0|nios2_gen2_0|cpu|Add2~50\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~13_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~14\);

-- Location: LABCELL_X13_Y11_N24
\u0|nios2_gen2_0|cpu|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~5_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|E_src1\(7) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(7)) ) + ( \u0|nios2_gen2_0|cpu|Add2~14\ ))
-- \u0|nios2_gen2_0|cpu|Add2~6\ = CARRY(( \u0|nios2_gen2_0|cpu|E_src1\(7) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(7)) ) + ( \u0|nios2_gen2_0|cpu|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(7),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(7),
	cin => \u0|nios2_gen2_0|cpu|Add2~14\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~5_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~6\);

-- Location: LABCELL_X13_Y11_N27
\u0|nios2_gen2_0|cpu|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~21_sumout\ = SUM(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(8)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(8) ) + ( \u0|nios2_gen2_0|cpu|Add2~6\ ))
-- \u0|nios2_gen2_0|cpu|Add2~22\ = CARRY(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(8)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(8) ) + ( \u0|nios2_gen2_0|cpu|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(8),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(8),
	cin => \u0|nios2_gen2_0|cpu|Add2~6\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~21_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~22\);

-- Location: LABCELL_X13_Y11_N30
\u0|nios2_gen2_0|cpu|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~9_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|E_src1\(9) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(9)) ) + ( \u0|nios2_gen2_0|cpu|Add2~22\ ))
-- \u0|nios2_gen2_0|cpu|Add2~10\ = CARRY(( \u0|nios2_gen2_0|cpu|E_src1\(9) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(9)) ) + ( \u0|nios2_gen2_0|cpu|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(9),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(9),
	cin => \u0|nios2_gen2_0|cpu|Add2~22\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~9_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~10\);

-- Location: LABCELL_X13_Y11_N33
\u0|nios2_gen2_0|cpu|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~17_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q\ ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(10)) ) + ( \u0|nios2_gen2_0|cpu|Add2~10\ ))
-- \u0|nios2_gen2_0|cpu|Add2~18\ = CARRY(( \u0|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q\ ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(10)) ) + ( \u0|nios2_gen2_0|cpu|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(10),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1[10]~DUPLICATE_q\,
	cin => \u0|nios2_gen2_0|cpu|Add2~10\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~17_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~18\);

-- Location: LABCELL_X13_Y11_N36
\u0|nios2_gen2_0|cpu|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~1_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|E_src1\(11) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(11)) ) + ( \u0|nios2_gen2_0|cpu|Add2~18\ ))
-- \u0|nios2_gen2_0|cpu|Add2~2\ = CARRY(( \u0|nios2_gen2_0|cpu|E_src1\(11) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(11)) ) + ( \u0|nios2_gen2_0|cpu|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(11),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(11),
	cin => \u0|nios2_gen2_0|cpu|Add2~18\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~1_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~2\);

-- Location: LABCELL_X13_Y11_N39
\u0|nios2_gen2_0|cpu|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~25_sumout\ = SUM(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(12)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(12) ) + ( \u0|nios2_gen2_0|cpu|Add2~2\ ))
-- \u0|nios2_gen2_0|cpu|Add2~26\ = CARRY(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(12)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(12) ) + ( \u0|nios2_gen2_0|cpu|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(12),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(12),
	cin => \u0|nios2_gen2_0|cpu|Add2~2\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~25_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~26\);

-- Location: LABCELL_X13_Y11_N42
\u0|nios2_gen2_0|cpu|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~41_sumout\ = SUM(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(13)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(13) ) + ( \u0|nios2_gen2_0|cpu|Add2~26\ ))
-- \u0|nios2_gen2_0|cpu|Add2~42\ = CARRY(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(13)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(13) ) + ( \u0|nios2_gen2_0|cpu|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(13),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(13),
	cin => \u0|nios2_gen2_0|cpu|Add2~26\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~41_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~42\);

-- Location: LABCELL_X13_Y11_N45
\u0|nios2_gen2_0|cpu|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~45_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|E_src1\(14) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(14)) ) + ( \u0|nios2_gen2_0|cpu|Add2~42\ ))
-- \u0|nios2_gen2_0|cpu|Add2~46\ = CARRY(( \u0|nios2_gen2_0|cpu|E_src1\(14) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(14)) ) + ( \u0|nios2_gen2_0|cpu|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(14),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(14),
	cin => \u0|nios2_gen2_0|cpu|Add2~42\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~45_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~46\);

-- Location: LABCELL_X13_Y11_N48
\u0|nios2_gen2_0|cpu|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~29_sumout\ = SUM(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2[15]~DUPLICATE_q\) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(15) ) + ( \u0|nios2_gen2_0|cpu|Add2~46\ ))
-- \u0|nios2_gen2_0|cpu|Add2~30\ = CARRY(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2[15]~DUPLICATE_q\) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(15) ) + ( \u0|nios2_gen2_0|cpu|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2[15]~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(15),
	cin => \u0|nios2_gen2_0|cpu|Add2~46\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~29_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~30\);

-- Location: LABCELL_X13_Y11_N51
\u0|nios2_gen2_0|cpu|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~33_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|E_src1\(16) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(16)) ) + ( \u0|nios2_gen2_0|cpu|Add2~30\ ))
-- \u0|nios2_gen2_0|cpu|Add2~34\ = CARRY(( \u0|nios2_gen2_0|cpu|E_src1\(16) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(16)) ) + ( \u0|nios2_gen2_0|cpu|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(16),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(16),
	cin => \u0|nios2_gen2_0|cpu|Add2~30\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~33_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~34\);

-- Location: LABCELL_X13_Y11_N54
\u0|nios2_gen2_0|cpu|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~37_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|E_src1\(17) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(17)) ) + ( \u0|nios2_gen2_0|cpu|Add2~34\ ))
-- \u0|nios2_gen2_0|cpu|Add2~38\ = CARRY(( \u0|nios2_gen2_0|cpu|E_src1\(17) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(17)) ) + ( \u0|nios2_gen2_0|cpu|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(17),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(17),
	cin => \u0|nios2_gen2_0|cpu|Add2~34\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~37_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~38\);

-- Location: LABCELL_X16_Y9_N24
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~14_combout\ = ( \u0|nios2_gen2_0|cpu|Add0~57_sumout\ & ( (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\) # ((\u0|nios2_gen2_0|cpu|Add2~37_sumout\) # (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|Add0~57_sumout\ & ( ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & \u0|nios2_gen2_0|cpu|Add2~37_sumout\)) # (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000011110011111111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~37_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~57_sumout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~14_combout\);

-- Location: FF_X16_Y9_N25
\u0|nios2_gen2_0|cpu|F_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(15));

-- Location: LABCELL_X17_Y9_N42
\u0|nios2_gen2_0|cpu|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add0~49_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|F_pc\(14) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~62\ ))
-- \u0|nios2_gen2_0|cpu|Add0~50\ = CARRY(( \u0|nios2_gen2_0|cpu|F_pc\(14) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(14),
	cin => \u0|nios2_gen2_0|cpu|Add0~62\,
	sumout => \u0|nios2_gen2_0|cpu|Add0~49_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add0~50\);

-- Location: LABCELL_X16_Y9_N54
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~12_combout\ = ( \u0|nios2_gen2_0|cpu|Add0~49_sumout\ & ( (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & ((!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\) # (\u0|nios2_gen2_0|cpu|Add2~33_sumout\))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|Add0~49_sumout\ & ( (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & \u0|nios2_gen2_0|cpu|Add2~33_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001010001000101010101000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~33_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~49_sumout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~12_combout\);

-- Location: FF_X16_Y9_N55
\u0|nios2_gen2_0|cpu|F_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(14));

-- Location: LABCELL_X17_Y9_N45
\u0|nios2_gen2_0|cpu|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add0~57_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|F_pc\(15) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(15),
	cin => \u0|nios2_gen2_0|cpu|Add0~50\,
	sumout => \u0|nios2_gen2_0|cpu|Add0~57_sumout\);

-- Location: MLABCELL_X15_Y9_N0
\u0|nios2_gen2_0|cpu|R_src1[17]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[17]~11_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(21) & ( (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & (((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17))) # 
-- (\u0|nios2_gen2_0|cpu|R_src1~1_combout\))) # (\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & (((\u0|nios2_gen2_0|cpu|Add0~57_sumout\)))) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(21) & ( (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17))))) # (\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & (((\u0|nios2_gen2_0|cpu|Add0~57_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~57_sumout\,
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(17),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|R_src1[17]~11_combout\);

-- Location: FF_X15_Y9_N1
\u0|nios2_gen2_0|cpu|E_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[17]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(17));

-- Location: LABCELL_X13_Y11_N57
\u0|nios2_gen2_0|cpu|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~109_sumout\ = SUM(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(18)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(18) ) + ( \u0|nios2_gen2_0|cpu|Add2~38\ ))
-- \u0|nios2_gen2_0|cpu|Add2~110\ = CARRY(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(18)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(18) ) + ( \u0|nios2_gen2_0|cpu|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(18),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(18),
	cin => \u0|nios2_gen2_0|cpu|Add2~38\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~109_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~110\);

-- Location: LABCELL_X13_Y10_N0
\u0|nios2_gen2_0|cpu|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~105_sumout\ = SUM(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(19)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(19) ) + ( \u0|nios2_gen2_0|cpu|Add2~110\ ))
-- \u0|nios2_gen2_0|cpu|Add2~106\ = CARRY(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(19)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(19) ) + ( \u0|nios2_gen2_0|cpu|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(19),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(19),
	cin => \u0|nios2_gen2_0|cpu|Add2~110\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~105_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~106\);

-- Location: LABCELL_X13_Y10_N3
\u0|nios2_gen2_0|cpu|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~117_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|E_src1\(20) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(20)) ) + ( \u0|nios2_gen2_0|cpu|Add2~106\ ))
-- \u0|nios2_gen2_0|cpu|Add2~118\ = CARRY(( \u0|nios2_gen2_0|cpu|E_src1\(20) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(20)) ) + ( \u0|nios2_gen2_0|cpu|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(20),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(20),
	cin => \u0|nios2_gen2_0|cpu|Add2~106\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~117_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~118\);

-- Location: LABCELL_X13_Y10_N6
\u0|nios2_gen2_0|cpu|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~113_sumout\ = SUM(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(21)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(21) ) + ( \u0|nios2_gen2_0|cpu|Add2~118\ ))
-- \u0|nios2_gen2_0|cpu|Add2~114\ = CARRY(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(21)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(21) ) + ( \u0|nios2_gen2_0|cpu|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(21),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(21),
	cin => \u0|nios2_gen2_0|cpu|Add2~118\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~113_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~114\);

-- Location: LABCELL_X13_Y10_N9
\u0|nios2_gen2_0|cpu|Add2~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~125_sumout\ = SUM(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(22)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(22) ) + ( \u0|nios2_gen2_0|cpu|Add2~114\ ))
-- \u0|nios2_gen2_0|cpu|Add2~126\ = CARRY(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(22)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(22) ) + ( \u0|nios2_gen2_0|cpu|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(22),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(22),
	cin => \u0|nios2_gen2_0|cpu|Add2~114\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~125_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~126\);

-- Location: LABCELL_X13_Y10_N12
\u0|nios2_gen2_0|cpu|Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~121_sumout\ = SUM(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(23)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(23) ) + ( \u0|nios2_gen2_0|cpu|Add2~126\ ))
-- \u0|nios2_gen2_0|cpu|Add2~122\ = CARRY(( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(23)) ) + ( \u0|nios2_gen2_0|cpu|E_src1\(23) ) + ( \u0|nios2_gen2_0|cpu|Add2~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(23),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(23),
	cin => \u0|nios2_gen2_0|cpu|Add2~126\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~121_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~122\);

-- Location: LABCELL_X13_Y10_N15
\u0|nios2_gen2_0|cpu|Add2~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~133_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|E_src1\(24) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(24)) ) + ( \u0|nios2_gen2_0|cpu|Add2~122\ ))
-- \u0|nios2_gen2_0|cpu|Add2~134\ = CARRY(( \u0|nios2_gen2_0|cpu|E_src1\(24) ) + ( !\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (!\u0|nios2_gen2_0|cpu|E_src2\(24)) ) + ( \u0|nios2_gen2_0|cpu|Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(24),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(24),
	cin => \u0|nios2_gen2_0|cpu|Add2~122\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~133_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add2~134\);

-- Location: LABCELL_X17_Y10_N33
\u0|nios2_gen2_0|cpu|E_logic_result[25]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[25]~30_combout\ = ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( \u0|nios2_gen2_0|cpu|E_src2\(25) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (!\u0|nios2_gen2_0|cpu|E_src1\(25)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) 
-- & ( \u0|nios2_gen2_0|cpu|E_src2\(25) & ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) ) ) ) # ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|E_src2\(25) & ( (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & \u0|nios2_gen2_0|cpu|E_src1\(25)) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|E_src2\(25) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (\u0|nios2_gen2_0|cpu|E_src1\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011000000110000001100110011001100110011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(25),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(25),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[25]~30_combout\);

-- Location: MLABCELL_X15_Y8_N24
\u0|nios2_gen2_0|cpu|E_alu_result[25]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[25]~31_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE_q\ & ( \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ ) ) # ( \u0|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE_q\ & ( 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add2~129_sumout\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[25]~30_combout\))) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE_q\ & ( !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add2~129_sumout\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_logic_result[25]~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~129_sumout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[25]~30_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[25]~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[25]~31_combout\);

-- Location: FF_X15_Y8_N25
\u0|nios2_gen2_0|cpu|W_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[25]~31_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(25));

-- Location: FF_X22_Y8_N52
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data[1]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y8_N12
\u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~29_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte3_data[1]~DUPLICATE_q\ & ( \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ ) ) # ( \u0|nios2_gen2_0|cpu|av_ld_byte3_data[1]~DUPLICATE_q\ & ( !\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(25) & !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_byte3_data[1]~DUPLICATE_q\ & ( !\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(25) & !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(25),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data[1]~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~29_combout\);

-- Location: FF_X13_Y10_N17
\u0|nios2_gen2_0|cpu|E_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(24));

-- Location: MLABCELL_X15_Y8_N57
\u0|nios2_gen2_0|cpu|E_logic_result[24]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[24]~31_combout\ = ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|E_src1\(24) & (\u0|nios2_gen2_0|cpu|E_src2\(24))) # (\u0|nios2_gen2_0|cpu|E_src1\(24) & ((!\u0|nios2_gen2_0|cpu|E_src2\(24)) # 
-- (!\u0|nios2_gen2_0|cpu|R_logic_op\(0)))) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|E_src1\(24) & (!\u0|nios2_gen2_0|cpu|E_src2\(24) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0))) # (\u0|nios2_gen2_0|cpu|E_src1\(24) & 
-- (\u0|nios2_gen2_0|cpu|E_src2\(24) & \u0|nios2_gen2_0|cpu|R_logic_op\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000010001100010000001000101110111011001100111011101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(24),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(24),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[24]~31_combout\);

-- Location: MLABCELL_X15_Y8_N33
\u0|nios2_gen2_0|cpu|E_alu_result[24]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[24]~32_combout\ = ( \u0|nios2_gen2_0|cpu|E_logic_result[24]~31_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (((\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\) # (\u0|nios2_gen2_0|cpu|Add2~133_sumout\)))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(24))) ) ) # ( !\u0|nios2_gen2_0|cpu|E_logic_result[24]~31_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (((\u0|nios2_gen2_0|cpu|Add2~133_sumout\ & 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(24))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100010001000110111011101100011011000100010001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(24),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~133_sumout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[24]~31_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[24]~32_combout\);

-- Location: FF_X15_Y8_N35
\u0|nios2_gen2_0|cpu|W_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[24]~32_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(24));

-- Location: MLABCELL_X15_Y8_N45
\u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~30_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(0) & ( \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ ) ) # ( \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(0) & ( !\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & \u0|nios2_gen2_0|cpu|W_alu_result\(24))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(0) & ( !\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & \u0|nios2_gen2_0|cpu|W_alu_result\(24))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(24),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~30_combout\);

-- Location: FF_X31_Y11_N28
\u0|nios2_gen2_0|cpu|d_writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[16]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_st_data[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(16));

-- Location: LABCELL_X31_Y11_N57
\u0|mm_interconnect_0|cmd_mux_001|src_payload~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(16) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(16),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\);

-- Location: FF_X31_Y11_N58
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(16));

-- Location: LABCELL_X4_Y6_N0
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(18),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~feeder_combout\);

-- Location: FF_X4_Y6_N1
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~feeder_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(18));

-- Location: LABCELL_X2_Y5_N39
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(18) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(20))))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(18) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(20))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(18),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(20),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(18),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\);

-- Location: FF_X2_Y5_N41
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(19));

-- Location: LABCELL_X7_Y6_N0
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(19),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\);

-- Location: FF_X7_Y6_N1
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19));

-- Location: LABCELL_X7_Y6_N24
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(19),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder_combout\);

-- Location: FF_X7_Y6_N25
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16));

-- Location: MLABCELL_X15_Y5_N12
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(16) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16) ) ) # ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(16) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ ) ) ) # ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(16) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(16),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(16),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout\);

-- Location: FF_X16_Y6_N37
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(23));

-- Location: FF_X22_Y8_N28
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23));

-- Location: FF_X22_Y8_N11
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(7));

-- Location: LABCELL_X22_Y8_N27
\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~1_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(7) & ( ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23))) # 
-- (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(7) & ( (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(23),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data\(7),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~1_combout\);

-- Location: LABCELL_X22_Y8_N18
\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~0_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~1_combout\ & ( \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\ ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~1_combout\ & ( 
-- \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout\)))) # 
-- (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((!\u0|nios2_gen2_0|cpu|LessThan0~0_combout\)))) ) ) ) # ( \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~1_combout\ & ( !\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\) # (\u0|nios2_gen2_0|cpu|LessThan0~0_combout\) ) ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~1_combout\ & ( !\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010101011111010111101010000011100101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_LessThan0~0_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w23_n0_mux_dataout~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[7]~1_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~0_combout\);

-- Location: FF_X22_Y8_N19
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y10_N27
\u0|nios2_gen2_0|cpu|E_logic_result[23]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[23]~28_combout\ = ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|E_src1\(23) & ((\u0|nios2_gen2_0|cpu|E_src2\(23)))) # (\u0|nios2_gen2_0|cpu|E_src1\(23) & ((!\u0|nios2_gen2_0|cpu|R_logic_op\(0)) # 
-- (!\u0|nios2_gen2_0|cpu|E_src2\(23)))) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & (!\u0|nios2_gen2_0|cpu|E_src1\(23) & !\u0|nios2_gen2_0|cpu|E_src2\(23))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(0) & 
-- (\u0|nios2_gen2_0|cpu|E_src1\(23) & \u0|nios2_gen2_0|cpu|E_src2\(23))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000101101000000000010100001111111110100000111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(23),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(23),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[23]~28_combout\);

-- Location: LABCELL_X12_Y10_N3
\u0|nios2_gen2_0|cpu|E_alu_result[23]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[23]~29_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( \u0|nios2_gen2_0|cpu|Add2~121_sumout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[23]~28_combout\)) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(23)))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( \u0|nios2_gen2_0|cpu|Add2~121_sumout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\) # 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(23)) ) ) ) # ( \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( !\u0|nios2_gen2_0|cpu|Add2~121_sumout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[23]~28_combout\)) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(23)))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( !\u0|nios2_gen2_0|cpu|Add2~121_sumout\ & ( (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(23) & 
-- \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100110101001111110011111100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[23]~28_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(23),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~121_sumout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[23]~29_combout\);

-- Location: FF_X12_Y10_N4
\u0|nios2_gen2_0|cpu|W_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[23]~29_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(23));

-- Location: LABCELL_X18_Y10_N18
\u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~27_combout\ = ( \u0|nios2_gen2_0|cpu|W_alu_result\(23) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\)))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE_q\)))) ) ) # ( !\u0|nios2_gen2_0|cpu|W_alu_result\(23) & ( (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110001101000001011000110100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data[7]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(23),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~27_combout\);

-- Location: FF_X13_Y10_N11
\u0|nios2_gen2_0|cpu|E_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(22));

-- Location: FF_X11_Y10_N34
\u0|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~29_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q\);

-- Location: LABCELL_X13_Y10_N45
\u0|nios2_gen2_0|cpu|E_logic_result[22]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[22]~29_combout\ = ( \u0|nios2_gen2_0|cpu|E_src1\(22) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((!\u0|nios2_gen2_0|cpu|R_logic_op\(0)) # (!\u0|nios2_gen2_0|cpu|E_src2\(22)))) ) ) # ( !\u0|nios2_gen2_0|cpu|E_src1\(22) 
-- & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(22))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(22)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001110000011100000111000001100110110001101100011011000110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(22),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(22),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[22]~29_combout\);

-- Location: LABCELL_X12_Y10_N42
\u0|nios2_gen2_0|cpu|E_alu_result[22]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[22]~30_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q\ & ( \u0|nios2_gen2_0|cpu|E_logic_result[22]~29_combout\ & ( ((\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\)) # (\u0|nios2_gen2_0|cpu|Add2~125_sumout\) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q\ & ( \u0|nios2_gen2_0|cpu|E_logic_result[22]~29_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & 
-- ((\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\) # (\u0|nios2_gen2_0|cpu|Add2~125_sumout\))) ) ) ) # ( \u0|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q\ & ( !\u0|nios2_gen2_0|cpu|E_logic_result[22]~29_combout\ & ( ((\u0|nios2_gen2_0|cpu|Add2~125_sumout\ & 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q\ & ( !\u0|nios2_gen2_0|cpu|E_logic_result[22]~29_combout\ & ( (\u0|nios2_gen2_0|cpu|Add2~125_sumout\ & 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100001111111100111111000000000011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~125_sumout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[22]~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[22]~29_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[22]~30_combout\);

-- Location: FF_X12_Y10_N43
\u0|nios2_gen2_0|cpu|W_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[22]~30_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(22));

-- Location: LABCELL_X18_Y10_N21
\u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~28_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(6) & ( ((!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(22) & !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(6) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(22) & 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000001011101010101010101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(22),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(6),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~28_combout\);

-- Location: MLABCELL_X15_Y11_N0
\u0|nios2_gen2_0|cpu|R_src2_hi[5]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[5]~11_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (((!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\)) # 
-- (\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (((\u0|nios2_gen2_0|cpu|D_iw\(11))))) ) ) # ( !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21) & ( 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21) & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (((\u0|nios2_gen2_0|cpu|D_iw\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011111001111010001111100111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(21),
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[5]~11_combout\);

-- Location: FF_X15_Y11_N1
\u0|nios2_gen2_0|cpu|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_hi[5]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(21));

-- Location: LABCELL_X11_Y10_N21
\u0|nios2_gen2_0|cpu|E_logic_result[21]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[21]~26_combout\ = ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( !\u0|nios2_gen2_0|cpu|E_src2\(21) $ (!\u0|nios2_gen2_0|cpu|E_src1\(21)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) 
-- & ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (\u0|nios2_gen2_0|cpu|E_src1\(21)) # (\u0|nios2_gen2_0|cpu|E_src2\(21)) ) ) ) # ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (\u0|nios2_gen2_0|cpu|E_src2\(21) & 
-- \u0|nios2_gen2_0|cpu|E_src1\(21)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|E_src2\(21) & !\u0|nios2_gen2_0|cpu|E_src1\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000000000000101010101010101111111110101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(21),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(21),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[21]~26_combout\);

-- Location: LABCELL_X12_Y10_N51
\u0|nios2_gen2_0|cpu|E_alu_result[21]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[21]~27_combout\ = ( \u0|nios2_gen2_0|cpu|E_logic_result[21]~26_combout\ & ( \u0|nios2_gen2_0|cpu|Add2~113_sumout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\) # (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(21)) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[21]~26_combout\ & ( \u0|nios2_gen2_0|cpu|Add2~113_sumout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\))) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(21))) ) ) ) # ( \u0|nios2_gen2_0|cpu|E_logic_result[21]~26_combout\ & ( !\u0|nios2_gen2_0|cpu|Add2~113_sumout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(21))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_logic_result[21]~26_combout\ & ( !\u0|nios2_gen2_0|cpu|Add2~113_sumout\ & ( (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(21) & 
-- \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001011111010111110101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(21),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[21]~26_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~113_sumout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[21]~27_combout\);

-- Location: FF_X12_Y10_N52
\u0|nios2_gen2_0|cpu|W_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[21]~27_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(21));

-- Location: LABCELL_X18_Y10_N48
\u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~25_combout\ = ( \u0|nios2_gen2_0|cpu|W_alu_result\(21) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\)))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(5))))) ) ) # ( !\u0|nios2_gen2_0|cpu|W_alu_result\(21) & ( (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110001101000001011000110100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(5),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(21),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~25_combout\);

-- Location: FF_X13_Y10_N5
\u0|nios2_gen2_0|cpu|E_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(20));

-- Location: LABCELL_X12_Y10_N54
\u0|nios2_gen2_0|cpu|E_logic_result[20]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[20]~27_combout\ = ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|E_src1\(20) & (\u0|nios2_gen2_0|cpu|E_src2\(20))) # (\u0|nios2_gen2_0|cpu|E_src1\(20) & ((!\u0|nios2_gen2_0|cpu|E_src2\(20)) # 
-- (!\u0|nios2_gen2_0|cpu|R_logic_op\(0)))) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|E_src1\(20) & (!\u0|nios2_gen2_0|cpu|E_src2\(20) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0))) # (\u0|nios2_gen2_0|cpu|E_src1\(20) & 
-- (\u0|nios2_gen2_0|cpu|E_src2\(20) & \u0|nios2_gen2_0|cpu|R_logic_op\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000110000001100000011000000101110110011101100111011001110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(20),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(20),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[20]~27_combout\);

-- Location: LABCELL_X12_Y10_N18
\u0|nios2_gen2_0|cpu|E_alu_result[20]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[20]~28_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(20) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(20) & ( 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add2~117_sumout\))) # (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[20]~27_combout\)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( 
-- !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(20) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add2~117_sumout\))) # (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[20]~27_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000000000110101001101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[20]~27_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~117_sumout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(20),
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[20]~28_combout\);

-- Location: FF_X12_Y10_N19
\u0|nios2_gen2_0|cpu|W_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[20]~28_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(20));

-- Location: LABCELL_X18_Y10_N51
\u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~26_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(4) & ( ((!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(20) & !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(4) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(20) & 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000001011101010101010101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(20),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(4),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~26_combout\);

-- Location: MLABCELL_X15_Y11_N45
\u0|nios2_gen2_0|cpu|R_src2_hi[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[3]~9_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q\ & ( ((!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))) # 
-- (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & 
-- ((!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))) # (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000011111110111110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(19),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[9]~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[3]~9_combout\);

-- Location: FF_X15_Y11_N46
\u0|nios2_gen2_0|cpu|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_hi[3]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(19));

-- Location: LABCELL_X12_Y11_N51
\u0|nios2_gen2_0|cpu|E_logic_result[19]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[19]~24_combout\ = ( \u0|nios2_gen2_0|cpu|E_src1\(19) & ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (!\u0|nios2_gen2_0|cpu|E_src2\(19)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_src1\(19) & ( 
-- \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & \u0|nios2_gen2_0|cpu|E_src2\(19)) ) ) ) # ( \u0|nios2_gen2_0|cpu|E_src1\(19) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_src1\(19) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (\u0|nios2_gen2_0|cpu|E_src2\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101010101010101010100000101000001010101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(19),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(19),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[19]~24_combout\);

-- Location: LABCELL_X12_Y11_N0
\u0|nios2_gen2_0|cpu|E_alu_result[19]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[19]~25_combout\ = ( \u0|nios2_gen2_0|cpu|Add2~105_sumout\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(19) & ( ((!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\)) # 
-- (\u0|nios2_gen2_0|cpu|E_logic_result[19]~24_combout\) ) ) ) # ( !\u0|nios2_gen2_0|cpu|Add2~105_sumout\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(19) & ( ((\u0|nios2_gen2_0|cpu|E_logic_result[19]~24_combout\ & \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\)) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\) ) ) ) # ( \u0|nios2_gen2_0|cpu|Add2~105_sumout\ & ( !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(19) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\) # 
-- (\u0|nios2_gen2_0|cpu|E_logic_result[19]~24_combout\))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|Add2~105_sumout\ & ( !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(19) & ( (\u0|nios2_gen2_0|cpu|E_logic_result[19]~24_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100110001001100010000110111001101111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[19]~24_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~105_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(19),
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[19]~25_combout\);

-- Location: FF_X12_Y11_N1
\u0|nios2_gen2_0|cpu|W_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[19]~25_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(19));

-- Location: FF_X19_Y6_N10
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|Add1~9_sumout\,
	asdata => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LABCELL_X22_Y8_N24
\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~4_combout\ = ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19) & ( ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19))) # (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19) & ( (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(19),
	dataf => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(19),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~4_combout\);

-- Location: LABCELL_X31_Y11_N12
\u0|mm_interconnect_0|cmd_mux_002|src_payload~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(19) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(19),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\);

-- Location: M10K_X38_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y13_N48
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w19_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a83~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a51~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a115~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X22_Y8_N36
\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~25_combout\ = ( !\u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~4_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)))) ) 
-- ) # ( \u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout\))) 
-- # (\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~4_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011101000111010001110100011101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[3]~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data\(3),
	datad => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w19_n0_mux_dataout~0_combout\,
	datag => \u0|nios2_gen2_0|cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~25_combout\);

-- Location: FF_X22_Y8_N37
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~25_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(3));

-- Location: LABCELL_X18_Y10_N3
\u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~23_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(3) & ( ((!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(19) & !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(3) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(19) & 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000001011101010101010101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(19),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(3),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~23_combout\);

-- Location: FF_X13_Y11_N59
\u0|nios2_gen2_0|cpu|E_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(18));

-- Location: LABCELL_X12_Y11_N54
\u0|nios2_gen2_0|cpu|E_logic_result[18]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[18]~25_combout\ = ( \u0|nios2_gen2_0|cpu|E_src1\(18) & ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (!\u0|nios2_gen2_0|cpu|E_src2\(18)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_src1\(18) & ( 
-- \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & \u0|nios2_gen2_0|cpu|E_src2\(18)) ) ) ) # ( \u0|nios2_gen2_0|cpu|E_src1\(18) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_src1\(18) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (\u0|nios2_gen2_0|cpu|E_src2\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101010101010101010100000101000001010101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(18),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(18),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[18]~25_combout\);

-- Location: FF_X11_Y10_N10
\u0|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y11_N9
\u0|nios2_gen2_0|cpu|E_alu_result[18]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[18]~26_combout\ = ( \u0|nios2_gen2_0|cpu|E_logic_result[18]~25_combout\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q\ & ( ((\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\) # 
-- (\u0|nios2_gen2_0|cpu|Add2~109_sumout\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_logic_result[18]~25_combout\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q\ & ( ((!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & 
-- \u0|nios2_gen2_0|cpu|Add2~109_sumout\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\) ) ) ) # ( \u0|nios2_gen2_0|cpu|E_logic_result[18]~25_combout\ & ( !\u0|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ 
-- & ((\u0|nios2_gen2_0|cpu|Add2~109_sumout\) # (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_logic_result[18]~25_combout\ & ( !\u0|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & 
-- (\u0|nios2_gen2_0|cpu|Add2~109_sumout\ & !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000011100000111000000101111001011110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~109_sumout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[18]~25_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[18]~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[18]~26_combout\);

-- Location: FF_X12_Y11_N11
\u0|nios2_gen2_0|cpu|W_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[18]~26_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(18));

-- Location: LABCELL_X18_Y10_N54
\u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~24_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & ( \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ( \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE_q\ ) ) ) # ( \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & ( 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ( \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE_q\ ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & ( !\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & 
-- \u0|nios2_gen2_0|cpu|W_alu_result\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data[2]~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(18),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~24_combout\);

-- Location: FF_X31_Y11_N26
\u0|nios2_gen2_0|cpu|d_writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[17]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_st_data[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(17));

-- Location: LABCELL_X31_Y11_N54
\u0|mm_interconnect_0|cmd_mux_002|src_payload~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(17) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(17),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\);

-- Location: M10K_X58_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y10_N6
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w17_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ 
-- & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a81~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a49~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a113~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X22_Y8_N54
\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~29_combout\ = ( !\u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)))) ) 
-- ) # ( \u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout\))) 
-- # (\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011101000111010001110100011101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[1]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data\(1),
	datad => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w17_n0_mux_dataout~0_combout\,
	datag => \u0|nios2_gen2_0|cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~29_combout\);

-- Location: FF_X22_Y8_N55
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~29_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(1));

-- Location: LABCELL_X12_Y8_N33
\u0|nios2_gen2_0|cpu|E_logic_result[17]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[17]~9_combout\ = ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( \u0|nios2_gen2_0|cpu|E_src2\(17) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (!\u0|nios2_gen2_0|cpu|E_src1\(17)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & 
-- ( \u0|nios2_gen2_0|cpu|E_src2\(17) & ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) ) ) ) # ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|E_src2\(17) & ( (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & \u0|nios2_gen2_0|cpu|E_src1\(17)) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|E_src2\(17) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (\u0|nios2_gen2_0|cpu|E_src1\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101000001010000010101010101010101010101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(17),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(17),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[17]~9_combout\);

-- Location: FF_X11_Y10_N4
\u0|nios2_gen2_0|cpu|E_shift_rot_result[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result[17]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y8_N6
\u0|nios2_gen2_0|cpu|E_alu_result[17]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[17]~10_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result[17]~DUPLICATE_q\ ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( 
-- \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( \u0|nios2_gen2_0|cpu|E_logic_result[17]~9_combout\ ) ) ) # ( \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( !\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result[17]~DUPLICATE_q\ ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( !\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( \u0|nios2_gen2_0|cpu|Add2~37_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~37_sumout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[17]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[17]~DUPLICATE_q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[17]~10_combout\);

-- Location: FF_X12_Y8_N7
\u0|nios2_gen2_0|cpu|W_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[17]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(17));

-- Location: LABCELL_X18_Y8_N30
\u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~9_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(1) & ( \u0|nios2_gen2_0|cpu|W_alu_result\(17) & ( ((!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\)) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\) ) ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(1) & ( \u0|nios2_gen2_0|cpu|W_alu_result\(17) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\)) ) ) ) # ( \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(1) & ( !\u0|nios2_gen2_0|cpu|W_alu_result\(17) & ( \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111000000000000001100111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(17),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~9_combout\);

-- Location: FF_X31_Y11_N23
\u0|nios2_gen2_0|cpu|d_writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[22]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_st_data[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(22));

-- Location: LABCELL_X31_Y11_N18
\u0|mm_interconnect_0|cmd_mux_002|src_payload~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(22) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(22),
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\);

-- Location: M10K_X26_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: LABCELL_X23_Y9_N12
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w22_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a118~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a86~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X24_Y10_N24
\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~9_combout\ = ( !\u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~8_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)))) ) 
-- ) # ( \u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout\))) 
-- # (\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~8_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011101000111010001110100011101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[6]~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data\(6),
	datad => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w22_n0_mux_dataout~0_combout\,
	datag => \u0|nios2_gen2_0|cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~9_combout\);

-- Location: FF_X24_Y10_N26
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(6));

-- Location: LABCELL_X19_Y8_N3
\u0|jtag_uart_0|woverflow~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|woverflow~0_combout\ = ( \u0|nios2_gen2_0|cpu|W_alu_result\(2) & ( \u0|jtag_uart_0|woverflow~q\ ) ) # ( !\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ( (!\u0|jtag_uart_0|always2~1_combout\ & ((\u0|jtag_uart_0|woverflow~q\))) # 
-- (\u0|jtag_uart_0|always2~1_combout\ & (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ALT_INV_always2~1_combout\,
	datab => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	datad => \u0|jtag_uart_0|ALT_INV_woverflow~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	combout => \u0|jtag_uart_0|woverflow~0_combout\);

-- Location: FF_X19_Y8_N5
\u0|jtag_uart_0|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|woverflow~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|woverflow~q\);

-- Location: FF_X19_Y8_N41
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart_0|woverflow~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LABCELL_X19_Y8_N39
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~14_combout\ = (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14)))) # (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14))) # (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(14),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(14),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~14_combout\);

-- Location: LABCELL_X24_Y10_N48
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~15_combout\ = ( !\u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)) # (\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~14_combout\)))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)))) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)) # 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~14_combout\)))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100100111000001010010011110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w14_n0_mux_dataout~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(6),
	datad => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[6]~14_combout\,
	datag => \u0|nios2_gen2_0|cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~15_combout\);

-- Location: LABCELL_X22_Y10_N39
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1) & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\) # ((!\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) & (\u0|nios2_gen2_0|cpu|W_alu_result\(0) & 
-- \u0|nios2_gen2_0|cpu|W_alu_result\(1)))) ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1) & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\) # (((!\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(0))) # 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111011111111101011101111111110101010101011101010101010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_align_cycle\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_align_cycle\(1),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout\);

-- Location: MLABCELL_X21_Y8_N21
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout\ ) # ( !\u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\) # 
-- (\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111111111111111111111001111110011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem16~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte0_data[7]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\);

-- Location: FF_X24_Y10_N49
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(6));

-- Location: LABCELL_X18_Y10_N33
\u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~11_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(6) & ( ((!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & \u0|nios2_gen2_0|cpu|W_alu_result\(14)))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(6) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & 
-- \u0|nios2_gen2_0|cpu|W_alu_result\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000001010101110101010101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(14),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data\(6),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~11_combout\);

-- Location: FF_X13_Y11_N5
\u0|nios2_gen2_0|cpu|E_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(0));

-- Location: LABCELL_X16_Y10_N18
\u0|nios2_gen2_0|cpu|E_logic_result[0]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[0]~19_combout\ = ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|E_src2\(0) $ (!\u0|nios2_gen2_0|cpu|E_src1\(0)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( 
-- \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( (\u0|nios2_gen2_0|cpu|E_src2\(0) & \u0|nios2_gen2_0|cpu|E_src1\(0)) ) ) ) # ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( (\u0|nios2_gen2_0|cpu|E_src1\(0)) # 
-- (\u0|nios2_gen2_0|cpu|E_src2\(0)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( (!\u0|nios2_gen2_0|cpu|E_src2\(0) & !\u0|nios2_gen2_0|cpu|E_src1\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000010111110101111100000101000001010101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(0),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[0]~19_combout\);

-- Location: FF_X15_Y10_N58
\u0|nios2_gen2_0|cpu|E_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~19_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(0));

-- Location: LABCELL_X16_Y10_N12
\u0|nios2_gen2_0|cpu|E_alu_result[0]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[0]~17_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(0) & ( ((!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add2~65_sumout\))) # (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_logic_result[0]~19_combout\))) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(0) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & 
-- ((\u0|nios2_gen2_0|cpu|Add2~65_sumout\))) # (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[0]~19_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[0]~19_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~65_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(0),
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[0]~17_combout\);

-- Location: FF_X16_Y10_N13
\u0|nios2_gen2_0|cpu|W_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[0]~17_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(0));

-- Location: LABCELL_X22_Y10_N54
\u0|nios2_gen2_0|cpu|av_ld_rshift8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1) & ( (\u0|nios2_gen2_0|cpu|W_alu_result\(1) & (!\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) & (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- \u0|nios2_gen2_0|cpu|W_alu_result\(0)))) ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1) & ( (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((!\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(0))) # 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001101000001010000110100000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(1),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_align_cycle\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_align_cycle\(1),
	combout => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\);

-- Location: FF_X24_Y10_N20
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(5));

-- Location: LABCELL_X12_Y7_N51
\u0|mm_interconnect_0|cmd_mux_002|src_payload~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(21) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(21),
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\);

-- Location: M10K_X5_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: LABCELL_X24_Y9_N30
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w21_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a117~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a85~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a53~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X24_Y10_N30
\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~13_combout\ = ( !\u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)))) ) 
-- ) # ( \u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout\))) 
-- # (\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011100100111001001110010011100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[5]~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data\(5),
	datad => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w21_n0_mux_dataout~0_combout\,
	datag => \u0|nios2_gen2_0|cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~13_combout\);

-- Location: FF_X24_Y10_N31
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(5));

-- Location: MLABCELL_X21_Y8_N39
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout\ = !\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout\);

-- Location: FF_X21_Y8_N41
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LABCELL_X16_Y6_N24
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder_combout\);

-- Location: FF_X16_Y6_N25
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(13));

-- Location: FF_X21_Y8_N37
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13));

-- Location: MLABCELL_X21_Y8_N36
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~13_combout\ = ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13) & 
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))) # (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13)) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(13),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(13),
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~13_combout\);

-- Location: LABCELL_X12_Y7_N33
\u0|mm_interconnect_0|cmd_mux_002|src_payload~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(13) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(13),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\);

-- Location: M10K_X5_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: LABCELL_X27_Y12_N36
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a77~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a109~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a45~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X24_Y10_N42
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~19_combout\ = ( !\u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout\)) # (\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~13_combout\)))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)))) 
-- ) ) # ( \u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout\)) # (\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~13_combout\)))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(5))))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110101111000001011010111100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(5),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[5]~13_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w13_n0_mux_dataout~0_combout\,
	datag => \u0|nios2_gen2_0|cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~19_combout\);

-- Location: FF_X24_Y10_N43
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~19_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(5));

-- Location: LABCELL_X18_Y8_N24
\u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~10_combout\ = ( \u0|nios2_gen2_0|cpu|W_alu_result\(13) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\)))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(5))))) ) ) # ( !\u0|nios2_gen2_0|cpu|W_alu_result\(13) & ( (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110001101000001011000110100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data\(5),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(13),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~10_combout\);

-- Location: FF_X19_Y11_N52
\u0|nios2_gen2_0|cpu|d_writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[15]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(15));

-- Location: LABCELL_X17_Y6_N57
\u0|mm_interconnect_0|cmd_mux_001|src_payload~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(15) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(15),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\);

-- Location: FF_X17_Y6_N58
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(15));

-- Location: MLABCELL_X15_Y6_N15
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~10_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ ) ) # ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(15) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(15),
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(15),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~10_combout\);

-- Location: FF_X16_Y6_N13
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(15));

-- Location: FF_X19_Y8_N56
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15));

-- Location: LABCELL_X19_Y8_N18
\u0|jtag_uart_0|rvalid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|rvalid~0_combout\ = ( \u0|jtag_uart_0|rvalid~q\ & ( (!\u0|jtag_uart_0|fifo_rd~1_combout\) # (\u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\) ) ) # ( !\u0|jtag_uart_0|rvalid~q\ & 
-- ( (\u0|jtag_uart_0|fifo_rd~1_combout\ & \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ALT_INV_fifo_rd~1_combout\,
	datac => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	datae => \u0|jtag_uart_0|ALT_INV_rvalid~q\,
	combout => \u0|jtag_uart_0|rvalid~0_combout\);

-- Location: FF_X19_Y8_N20
\u0|jtag_uart_0|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|rvalid~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|rvalid~q\);

-- Location: FF_X19_Y8_N59
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart_0|rvalid~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LABCELL_X19_Y8_N57
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~4_combout\ = ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15) & ( ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15))) # (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15) & ( (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010101111100000000000011110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(15),
	datae => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(15),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~4_combout\);

-- Location: FF_X22_Y8_N20
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(7));

-- Location: LABCELL_X22_Y8_N12
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~31_combout\ = ( !\u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout\ & 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~4_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))))) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout\ & ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~4_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100001111010101010000111101110111000011110111011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[7]~4_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w15_n0_mux_dataout~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(7),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datag => \u0|nios2_gen2_0|cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~31_combout\);

-- Location: FF_X22_Y8_N14
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~31_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7));

-- Location: MLABCELL_X21_Y8_N12
\u0|nios2_gen2_0|cpu|av_fill_bit~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & ( \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7) & ( (\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7) & \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed~q\) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & ( \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7) & ( (\u0|nios2_gen2_0|cpu|R_ctrl_ld_signed~q\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\) # (\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7)))) ) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & ( !\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7) & ( (\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7) & \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed~q\) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & ( 
-- !\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7) & ( (\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7) & (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\ & \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001010000010100000111000001110000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte0_data\(7),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem16~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld_signed~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data\(7),
	combout => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\);

-- Location: FF_X24_Y10_N23
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(4));

-- Location: FF_X19_Y6_N13
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart_0|Add1~17_sumout\,
	asdata => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: MLABCELL_X25_Y10_N33
\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~6_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20) & ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ ) ) # ( 
-- !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20) & ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20)) ) ) ) # ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20) & ( !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20) & ( !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(20),
	datae => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(20),
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~6_combout\);

-- Location: LABCELL_X24_Y10_N12
\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~17_combout\ = ( !\u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout\)) # (\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~6_combout\)))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)))) ) 
-- ) # ( \u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout\)) 
-- # (\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~6_combout\)))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100100111000001010010011110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data\(4),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w20_n0_mux_dataout~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[4]~6_combout\,
	datag => \u0|nios2_gen2_0|cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~17_combout\);

-- Location: FF_X24_Y10_N13
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~17_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(4));

-- Location: FF_X22_Y10_N14
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LABCELL_X22_Y10_N12
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~12_combout\ = ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12) & ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12) & ( 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12) & ( 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12) & ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ ) ) ) # ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12) & ( 
-- !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12) & ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100110011001100110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(12),
	dataf => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(12),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~12_combout\);

-- Location: LABCELL_X17_Y6_N24
\u0|mm_interconnect_0|cmd_mux_002|src_payload~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|nios2_gen2_0|cpu|d_writedata\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(12),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\);

-- Location: M10K_X38_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y9_N24
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a76~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a108~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X24_Y10_N0
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~23_combout\ = ( !\u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout\)) # (\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~12_combout\)))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)))) 
-- ) ) # ( \u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout\)) # (\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~12_combout\)))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(4))))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110101111000001011010111100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(4),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[4]~12_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w12_n0_mux_dataout~0_combout\,
	datag => \u0|nios2_gen2_0|cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~23_combout\);

-- Location: FF_X24_Y10_N1
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~23_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(4));

-- Location: LABCELL_X18_Y8_N21
\u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~6_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(4) & ( ((!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(12) & !\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(4) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(12) & 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000001011101010101010101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(12),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data\(4),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~6_combout\);

-- Location: LABCELL_X19_Y11_N21
\u0|nios2_gen2_0|cpu|E_st_data[30]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[30]~7_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14) & ( (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & (((\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\)) # 
-- (\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30)))) ) ) # ( !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14) & ( 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & (((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & 
-- (\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30) & (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010111010000100001011101000010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem8~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(30),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem16~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(6),
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(14),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[30]~7_combout\);

-- Location: FF_X19_Y11_N22
\u0|nios2_gen2_0|cpu|d_writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[30]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(30));

-- Location: MLABCELL_X15_Y5_N36
\u0|mm_interconnect_0|cmd_mux_001|src_payload~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|nios2_gen2_0|cpu|d_writedata\(30) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(30),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\);

-- Location: FF_X15_Y5_N37
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(30));

-- Location: LABCELL_X4_Y4_N21
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~18_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(30) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30) ) ) # ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(30) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ ) ) ) # ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(30) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(30),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(30),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~18_combout\);

-- Location: LABCELL_X7_Y6_N30
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(34),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder_combout\);

-- Location: FF_X7_Y6_N31
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31));

-- Location: MLABCELL_X15_Y5_N6
\u0|mm_interconnect_0|cmd_mux_001|src_payload~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(31) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(31),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\);

-- Location: FF_X15_Y5_N8
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(31));

-- Location: MLABCELL_X15_Y5_N9
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~19_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(31),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(31),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~19_combout\);

-- Location: LABCELL_X13_Y6_N6
\u0|mm_interconnect_0|cmd_mux_001|src_data[35]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(35) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # (\u0|nios2_gen2_0|cpu|d_byteenable\(3)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_d_byteenable\(3),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(35));

-- Location: FF_X13_Y6_N8
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|byteenable\(3));

-- Location: LABCELL_X13_Y6_N33
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~1_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|byteenable\(3) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|byteenable\(3) & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_byteenable\(3),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~1_combout\);

-- Location: M10K_X14_Y6_N0
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "embedded_soc:u0|embedded_soc_nios2_gen2_0:nios2_gen2_0|embedded_soc_nios2_gen2_0_cpu:cpu|embedded_soc_nios2_gen2_0_cpu_nios2_oci:the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|embedded_soc_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 10,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 8,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	portare => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~0_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\,
	portadatain => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X16_Y6_N47
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(31));

-- Location: FF_X17_Y8_N40
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31));

-- Location: MLABCELL_X21_Y10_N30
\u0|nios2_gen2_0|cpu|F_iw[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[31]~31_combout\ = ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( !\u0|nios2_gen2_0|cpu|intr_req~combout\ ) ) ) # ( 
-- !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31))) ) ) ) # ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31))) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(31),
	datae => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[31]~31_combout\);

-- Location: FF_X21_Y10_N31
\u0|nios2_gen2_0|cpu|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[31]~31_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(31));

-- Location: FF_X13_Y11_N8
\u0|nios2_gen2_0|cpu|E_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(1));

-- Location: MLABCELL_X15_Y10_N6
\u0|nios2_gen2_0|cpu|E_logic_result[1]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[1]~18_combout\ = ( \u0|nios2_gen2_0|cpu|E_src1\(1) & ( \u0|nios2_gen2_0|cpu|E_src2\(1) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) $ (!\u0|nios2_gen2_0|cpu|R_logic_op\(1)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_src1\(1) & ( 
-- \u0|nios2_gen2_0|cpu|E_src2\(1) & ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) ) ) ) # ( \u0|nios2_gen2_0|cpu|E_src1\(1) & ( !\u0|nios2_gen2_0|cpu|E_src2\(1) & ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_src1\(1) & ( 
-- !\u0|nios2_gen2_0|cpu|E_src2\(1) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|R_logic_op\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000001100110011001100110011001100110110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[1]~18_combout\);

-- Location: LABCELL_X16_Y10_N42
\u0|nios2_gen2_0|cpu|E_alu_result[1]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[1]~18_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(1) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & 
-- (\u0|nios2_gen2_0|cpu|Add2~69_sumout\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[1]~18_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~69_sumout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[1]~18_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[1]~18_combout\);

-- Location: FF_X16_Y10_N43
\u0|nios2_gen2_0|cpu|W_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[1]~18_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(1));

-- Location: LABCELL_X22_Y10_N57
\u0|nios2_gen2_0|cpu|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|LessThan0~0_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1) & ( (\u0|nios2_gen2_0|cpu|W_alu_result\(1) & (!\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(0))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1) & ( ((!\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(0))) # (\u0|nios2_gen2_0|cpu|W_alu_result\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101011101010111010101110100000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(1),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_align_cycle\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_align_cycle\(1),
	combout => \u0|nios2_gen2_0|cpu|LessThan0~0_combout\);

-- Location: LABCELL_X22_Y10_N42
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~3_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11) & ( \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ( \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(3) ) ) ) # ( 
-- !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11) & ( \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ( \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(3) ) ) ) # ( 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11) & ( !\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(3),
	datae => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(11),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~3_combout\);

-- Location: LABCELL_X17_Y6_N33
\u0|mm_interconnect_0|cmd_mux_002|src_payload~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|nios2_gen2_0|cpu|d_writedata\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(11),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\);

-- Location: M10K_X14_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y9_N3
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a75~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a107~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a43~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X22_Y10_N18
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~0_combout\ = ( \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout\ & ( ((!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (!\u0|nios2_gen2_0|cpu|LessThan0~0_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~3_combout\) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~3_combout\) # 
-- (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ((\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~3_combout\)))) ) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout\ & ( ((\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & !\u0|nios2_gen2_0|cpu|LessThan0~0_combout\)) # 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~3_combout\) ) ) ) # ( !\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout\ & ( 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~3_combout\ & ((!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\) # (\u0|nios2_gen2_0|cpu|LessThan0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111011010001001111111100001010101110110100111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_LessThan0~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[3]~3_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_av_fill_bit~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w11_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~0_combout\);

-- Location: FF_X22_Y10_N19
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(3));

-- Location: LABCELL_X18_Y8_N18
\u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~1_combout\ = ( \u0|nios2_gen2_0|cpu|W_alu_result\(11) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\)))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(3))))) ) ) # ( !\u0|nios2_gen2_0|cpu|W_alu_result\(11) & ( (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110001101000001011000110100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data\(3),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(11),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~1_combout\);

-- Location: LABCELL_X19_Y11_N12
\u0|nios2_gen2_0|cpu|E_st_data[29]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[29]~6_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13) & ( (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5))))) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & (((\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\)) # 
-- (\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29)))) ) ) # ( !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13) & ( 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & (((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5))))) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & 
-- (\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29) & ((!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110000001101010011000000110101001111110011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(29),
	datab => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem8~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem16~1_combout\,
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(13),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[29]~6_combout\);

-- Location: FF_X19_Y11_N14
\u0|nios2_gen2_0|cpu|d_writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[29]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(29));

-- Location: LABCELL_X19_Y11_N45
\u0|mm_interconnect_0|cmd_mux_001|src_payload~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(29) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(29),
	datad => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\);

-- Location: FF_X19_Y11_N46
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(29));

-- Location: MLABCELL_X15_Y6_N57
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~17_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(29) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29) ) ) ) # ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(29) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29) ) ) ) # ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(29) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(29),
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(29),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~17_combout\);

-- Location: FF_X8_Y6_N4
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28));

-- Location: LABCELL_X11_Y6_N33
\u0|mm_interconnect_0|cmd_mux_001|src_payload~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(28) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(28),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\);

-- Location: FF_X11_Y6_N35
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(28));

-- Location: LABCELL_X11_Y6_N36
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~16_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(28) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28)) ) ) # ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(28) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(28),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(28),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~16_combout\);

-- Location: FF_X16_Y6_N55
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(30));

-- Location: LABCELL_X27_Y8_N33
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(30) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_readdata\(30),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]~feeder_combout\);

-- Location: FF_X27_Y8_N34
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30));

-- Location: LABCELL_X23_Y10_N39
\u0|nios2_gen2_0|cpu|F_iw[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[30]~30_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30))) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & ( 
-- (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30) & !\u0|nios2_gen2_0|cpu|intr_req~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000001010111000000000101011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(30),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w30_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[30]~30_combout\);

-- Location: FF_X23_Y10_N40
\u0|nios2_gen2_0|cpu|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[30]~30_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(30));

-- Location: MLABCELL_X15_Y9_N9
\u0|nios2_gen2_0|cpu|R_src1[14]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[14]~13_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(18) & ( \u0|nios2_gen2_0|cpu|R_src1~0_combout\ & ( \u0|nios2_gen2_0|cpu|Add0~45_sumout\ ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(18) & ( \u0|nios2_gen2_0|cpu|R_src1~0_combout\ & ( 
-- \u0|nios2_gen2_0|cpu|Add0~45_sumout\ ) ) ) # ( \u0|nios2_gen2_0|cpu|D_iw\(18) & ( !\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & ( (\u0|nios2_gen2_0|cpu|R_src1~1_combout\) # 
-- (\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(18) & ( !\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & ( 
-- (\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) & !\u0|nios2_gen2_0|cpu|R_src1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(14),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~45_sumout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~1_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(18),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[14]~13_combout\);

-- Location: FF_X15_Y9_N10
\u0|nios2_gen2_0|cpu|E_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[14]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(14));

-- Location: LABCELL_X16_Y10_N3
\u0|nios2_gen2_0|cpu|E_logic_result[14]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[14]~11_combout\ = ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( (!\u0|nios2_gen2_0|cpu|E_src1\(14) & (\u0|nios2_gen2_0|cpu|E_src2\(14) & \u0|nios2_gen2_0|cpu|R_logic_op\(1))) # (\u0|nios2_gen2_0|cpu|E_src1\(14) & 
-- (!\u0|nios2_gen2_0|cpu|E_src2\(14) $ (!\u0|nios2_gen2_0|cpu|R_logic_op\(1)))) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src2\(14)) # (\u0|nios2_gen2_0|cpu|E_src1\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001011111101000000101111100000101010110100000010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(14),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(14),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[14]~11_combout\);

-- Location: FF_X12_Y9_N13
\u0|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y10_N18
\u0|nios2_gen2_0|cpu|E_alu_result[14]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[14]~12_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[14]~11_combout\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q\))) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (\u0|nios2_gen2_0|cpu|Add2~45_sumout\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011111101010000010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~45_sumout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[14]~11_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[14]~DUPLICATE_q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[14]~12_combout\);

-- Location: FF_X17_Y10_N19
\u0|nios2_gen2_0|cpu|W_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[14]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(14));

-- Location: LABCELL_X17_Y9_N54
\u0|mm_interconnect_0|cmd_mux_002|src_data[50]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(50) = ( \u0|nios2_gen2_0|cpu|F_pc\(12) & ( ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(14))) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|F_pc\(12) & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100110011011101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(14),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(12),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(50));

-- Location: M10K_X58_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y10_N42
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w26_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a122~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a90~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X24_Y10_N39
\u0|mm_interconnect_0|rsp_mux|src_payload~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26))) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(26),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\);

-- Location: FF_X24_Y10_N40
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(2));

-- Location: LABCELL_X31_Y11_N33
\u0|mm_interconnect_0|cmd_mux_002|src_payload~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(18) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(18),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\);

-- Location: M10K_X41_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w18_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X24_Y10_N54
\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~21_combout\ = ( !\u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)))) ) 
-- ) # ( \u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout\))) 
-- # (\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011100100111001001110010011100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[2]~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data\(2),
	datad => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w18_n0_mux_dataout~0_combout\,
	datag => \u0|nios2_gen2_0|cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~21_combout\);

-- Location: FF_X24_Y10_N56
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~21_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(2));

-- Location: MLABCELL_X25_Y10_N42
\u0|mm_interconnect_0|cmd_mux_002|src_payload~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(10) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(10),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\);

-- Location: M10K_X26_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: LABCELL_X27_Y12_N18
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a74~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a106~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X24_Y10_N6
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~27_combout\ = ( !\u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~8_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)))) ) 
-- ) # ( \u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout\))) 
-- # (\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~8_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011100100111001001110010011100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[2]~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(2),
	datad => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w10_n0_mux_dataout~0_combout\,
	datag => \u0|nios2_gen2_0|cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~27_combout\);

-- Location: FF_X24_Y9_N40
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~27_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(2));

-- Location: MLABCELL_X15_Y8_N18
\u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~4_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ( \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & ( \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(2) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ( 
-- \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & ( \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(2) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ( !\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & 
-- \u0|nios2_gen2_0|cpu|W_alu_result\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data\(2),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(10),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~4_combout\);

-- Location: FF_X19_Y11_N7
\u0|nios2_gen2_0|cpu|d_writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[14]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(14));

-- Location: LABCELL_X12_Y7_N36
\u0|mm_interconnect_0|cmd_mux_001|src_payload~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|nios2_gen2_0|cpu|d_writedata\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(14),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\);

-- Location: FF_X12_Y7_N38
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(14));

-- Location: LABCELL_X12_Y7_N39
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~9_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(14),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(14),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~9_combout\);

-- Location: FF_X16_Y6_N1
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(9));

-- Location: FF_X22_Y7_N46
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9));

-- Location: LABCELL_X24_Y8_N42
\u0|pio_0|data_out[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_0|data_out[9]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(9),
	combout => \u0|pio_0|data_out[9]~feeder_combout\);

-- Location: FF_X24_Y8_N44
\u0|pio_0|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_0|data_out[9]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|pio_0|always0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(9));

-- Location: LABCELL_X24_Y8_N3
\u0|pio_0|readdata[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(9) = ( !\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ( !\u0|nios2_gen2_0|cpu|W_alu_result\(3) & ( \u0|pio_0|data_out\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|pio_0|ALT_INV_data_out\(9),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	combout => \u0|pio_0|readdata\(9));

-- Location: FF_X24_Y8_N5
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_0|readdata\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(9));

-- Location: IOIBUF_X89_Y21_N21
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: LABCELL_X24_Y8_N51
\u0|pio_1|read_mux_out[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_1|read_mux_out\(9) = ( !\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ( \SW[9]~input_o\ & ( !\u0|nios2_gen2_0|cpu|W_alu_result\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	dataf => \ALT_INV_SW[9]~input_o\,
	combout => \u0|pio_1|read_mux_out\(9));

-- Location: FF_X24_Y8_N53
\u0|pio_1|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_1|read_mux_out\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_1|readdata\(9));

-- Location: FF_X24_Y8_N32
\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|pio_1|readdata\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(9));

-- Location: LABCELL_X24_Y8_N30
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~5_combout\ = ( !\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(9) & ( \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9)) # ((!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # 
-- (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(9) & ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9)) # 
-- (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) ) ) ) # ( \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(9) & ( !\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9)) # ((!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # 
-- (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(9) & ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9)) # 
-- (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) ) ) ) # ( !\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(9) & ( !\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9)) # ((!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # 
-- (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(9) & ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9)) # 
-- (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011001000111110101100100011111010110010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(9),
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_av_readdata_pre\(9),
	datad => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datae => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_readdata_pre\(9),
	dataf => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~5_combout\);

-- Location: LABCELL_X22_Y8_N3
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~6_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~5_combout\ & ( (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(9),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[1]~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~6_combout\);

-- Location: LABCELL_X22_Y8_N42
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~7_combout\ = ( \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|LessThan0~0_combout\) # (\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(1)) ) ) # ( !\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\ & ( 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(1) & \u0|nios2_gen2_0|cpu|LessThan0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~7_combout\);

-- Location: LABCELL_X22_Y8_N0
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~1_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((!\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~6_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~7_combout\)))) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (!\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~6_combout\)) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000110011101010100011001110101111001100111010111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[1]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[1]~7_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w9_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~1_combout\);

-- Location: FF_X22_Y8_N1
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(1));

-- Location: LABCELL_X17_Y8_N15
\u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~2_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ( (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(1)) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(9) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000011010001110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(9),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data\(1),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~2_combout\);

-- Location: FF_X19_Y11_N17
\u0|nios2_gen2_0|cpu|d_writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[13]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(13));

-- Location: LABCELL_X12_Y7_N54
\u0|mm_interconnect_0|cmd_mux_001|src_payload~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(13) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(13),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\);

-- Location: FF_X12_Y7_N55
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(13));

-- Location: MLABCELL_X8_Y6_N42
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(16),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder_combout\);

-- Location: FF_X8_Y6_N44
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13));

-- Location: LABCELL_X10_Y6_N21
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~8_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ ) ) # ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(13) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(13),
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(13),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~8_combout\);

-- Location: FF_X16_Y6_N7
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(19));

-- Location: FF_X22_Y8_N26
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19));

-- Location: MLABCELL_X21_Y10_N15
\u0|nios2_gen2_0|cpu|F_iw[19]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[19]~24_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout\ & ( \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout\ & ( 
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\) # (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout\ & ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\) # 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout\ & ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( 
-- !\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101011111010111110111011101110111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[21]~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(19),
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w19_n0_mux_dataout~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[19]~24_combout\);

-- Location: FF_X21_Y10_N16
\u0|nios2_gen2_0|cpu|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[19]~24_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(19));

-- Location: LABCELL_X16_Y11_N30
\u0|nios2_gen2_0|cpu|E_src2[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[13]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(19),
	combout => \u0|nios2_gen2_0|cpu|E_src2[13]~feeder_combout\);

-- Location: FF_X16_Y11_N31
\u0|nios2_gen2_0|cpu|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[13]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src2[6]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(13));

-- Location: LABCELL_X12_Y11_N36
\u0|nios2_gen2_0|cpu|E_logic_result[13]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[13]~10_combout\ = ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|E_src1\(13) $ (!\u0|nios2_gen2_0|cpu|E_src2\(13)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) 
-- & ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( (\u0|nios2_gen2_0|cpu|E_src1\(13) & \u0|nios2_gen2_0|cpu|E_src2\(13)) ) ) ) # ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( (\u0|nios2_gen2_0|cpu|E_src2\(13)) # 
-- (\u0|nios2_gen2_0|cpu|E_src1\(13)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( (!\u0|nios2_gen2_0|cpu|E_src1\(13) & !\u0|nios2_gen2_0|cpu|E_src2\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000010111110101111100000101000001010101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(13),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(13),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[13]~10_combout\);

-- Location: LABCELL_X17_Y10_N0
\u0|nios2_gen2_0|cpu|E_alu_result[13]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[13]~11_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( \u0|nios2_gen2_0|cpu|E_logic_result[13]~10_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\) # (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(13)) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( \u0|nios2_gen2_0|cpu|E_logic_result[13]~10_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (\u0|nios2_gen2_0|cpu|Add2~41_sumout\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(13)))) ) ) ) # ( \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( !\u0|nios2_gen2_0|cpu|E_logic_result[13]~10_combout\ & ( (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(13) & \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\) ) ) ) # 
-- ( !\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( !\u0|nios2_gen2_0|cpu|E_logic_result[13]~10_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (\u0|nios2_gen2_0|cpu|Add2~41_sumout\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000110000001101010011010100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~41_sumout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(13),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[13]~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[13]~11_combout\);

-- Location: FF_X17_Y10_N1
\u0|nios2_gen2_0|cpu|W_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[13]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(13));

-- Location: LABCELL_X17_Y9_N57
\u0|mm_interconnect_0|cmd_mux_002|src_data[49]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) = (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(11))))) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & 
-- (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(11))) # (\u0|nios2_gen2_0|cpu|W_alu_result\(13))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(13),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(11),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(49));

-- Location: M10K_X14_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y11_N15
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w24_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X22_Y8_N48
\u0|mm_interconnect_0|rsp_mux|src_payload~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\ = (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24))))) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(24),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\);

-- Location: FF_X22_Y8_N50
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(0));

-- Location: LABCELL_X31_Y11_N42
\u0|mm_interconnect_0|cmd_mux_002|src_payload~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(16) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(16),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\);

-- Location: M10K_X38_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LABCELL_X27_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w16_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ 
-- & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X21_Y8_N6
\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~33_combout\ = ( !\u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout\)))) # (\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~2_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))))) ) ) # ( \u0|nios2_gen2_0|cpu|LessThan0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout\)))) # (\u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~2_combout\))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001111001100110000111101110111000011110111011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data_nxt[0]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte3_data\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w16_n0_mux_dataout~0_combout\,
	datag => \u0|nios2_gen2_0|cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~33_combout\);

-- Location: FF_X21_Y8_N7
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~33_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(0));

-- Location: MLABCELL_X21_Y8_N45
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~11_combout\ = ( \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|LessThan0~0_combout\) # (\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(0)) ) ) # ( !\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\ & 
-- ( (\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(0) & \u0|nios2_gen2_0|cpu|LessThan0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte2_data\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~11_combout\);

-- Location: LABCELL_X18_Y12_N6
\u0|mm_interconnect_0|cmd_mux_002|src_payload~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|nios2_gen2_0|cpu|d_writedata\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(8),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\);

-- Location: M10K_X26_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: LABCELL_X27_Y12_N54
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X21_Y8_N42
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~2_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((!\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~10_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~11_combout\)))) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (!\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~10_combout\)) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000110011101010100011001110101111001100111010111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[0]~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data_nxt[0]~11_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w8_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~2_combout\);

-- Location: FF_X21_Y8_N43
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(0));

-- Location: LABCELL_X17_Y8_N42
\u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~5_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ( (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(0)) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ((\u0|nios2_gen2_0|cpu|W_alu_result\(8))))) # (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte1_data\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(8),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~5_combout\);

-- Location: LABCELL_X19_Y11_N3
\u0|nios2_gen2_0|cpu|E_st_data[27]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[27]~4_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27) & ( (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3))))) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & ((!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))) ) ) # ( !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27) & ( 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & (((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3))))) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ 
-- & ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101000011000001110100101110001111110010111000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem8~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(11),
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(27),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[27]~4_combout\);

-- Location: FF_X19_Y11_N4
\u0|nios2_gen2_0|cpu|d_writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[27]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(27));

-- Location: LABCELL_X11_Y6_N30
\u0|mm_interconnect_0|cmd_mux_001|src_payload~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(27),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\);

-- Location: FF_X11_Y6_N32
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(27));

-- Location: MLABCELL_X8_Y6_N0
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(30),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder_combout\);

-- Location: FF_X8_Y6_N1
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27));

-- Location: LABCELL_X11_Y6_N57
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~15_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27) & ( (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(27)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(27),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(27),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~15_combout\);

-- Location: FF_X16_Y6_N4
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(7));

-- Location: FF_X21_Y8_N26
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7));

-- Location: MLABCELL_X39_Y10_N51
\u0|mm_interconnect_0|cmd_mux_002|src_payload~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(7) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(7),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\);

-- Location: LABCELL_X13_Y6_N39
\u0|mm_interconnect_0|cmd_mux_002|src_data[32]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(32) = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) ) # ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_byteenable\(0)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_d_byteenable\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(32));

-- Location: M10K_X58_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y8_N48
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000011000000110001000100011101110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a39~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a71~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a103~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X21_Y8_N48
\u0|mm_interconnect_0|rsp_mux|src_data[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data\(7) = ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout\ ) ) # ( 
-- !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout\ & ( (!\u0|mm_interconnect_0|rsp_mux|src_data[7]~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)) ) ) ) # ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout\ & ( (!\u0|mm_interconnect_0|rsp_mux|src_data[7]~0_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|rsp_mux|src_data[7]~0_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101111101010101010111110101010101011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[7]~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(7),
	datad => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datae => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w7_n0_mux_dataout~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data\(7));

-- Location: FF_X21_Y8_N50
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data\(7),
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7));

-- Location: LABCELL_X17_Y8_N45
\u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~0_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7) & ( ((!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(7) & !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(7) & 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000111011001100110011101100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(7),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte0_data\(7),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~0_combout\);

-- Location: LABCELL_X19_Y11_N0
\u0|nios2_gen2_0|cpu|E_st_data[26]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[26]~3_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) & ( (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\) # ((!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ 
-- & (\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26))) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10))))) ) ) # ( !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) & ( 
-- (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & ((!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26))) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem8~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(26),
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(10),
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[26]~3_combout\);

-- Location: FF_X19_Y11_N1
\u0|nios2_gen2_0|cpu|d_writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[26]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(26));

-- Location: LABCELL_X17_Y6_N39
\u0|mm_interconnect_0|cmd_mux_001|src_payload~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(26) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(26),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\);

-- Location: FF_X17_Y6_N41
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(26));

-- Location: LABCELL_X17_Y6_N21
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~14_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26) & ( (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(26)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(26),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(26),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~14_combout\);

-- Location: FF_X12_Y6_N37
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(29));

-- Location: FF_X22_Y8_N22
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29));

-- Location: LABCELL_X23_Y10_N36
\u0|nios2_gen2_0|cpu|F_iw[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[29]~29_combout\ = ( !\u0|nios2_gen2_0|cpu|intr_req~combout\ & ( (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29)))) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(29),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[29]~29_combout\);

-- Location: FF_X23_Y10_N37
\u0|nios2_gen2_0|cpu|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[29]~29_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(29));

-- Location: MLABCELL_X15_Y9_N54
\u0|nios2_gen2_0|cpu|R_src1[12]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[12]~8_combout\ = ( \u0|nios2_gen2_0|cpu|Add0~53_sumout\ & ( \u0|nios2_gen2_0|cpu|R_src1~0_combout\ ) ) # ( \u0|nios2_gen2_0|cpu|Add0~53_sumout\ & ( !\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12)))) # (\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(16))) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|Add0~53_sumout\ & ( !\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12)))) # 
-- (\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(16))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(12),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~53_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[12]~8_combout\);

-- Location: FF_X15_Y9_N55
\u0|nios2_gen2_0|cpu|E_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[12]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(12));

-- Location: LABCELL_X11_Y10_N57
\u0|nios2_gen2_0|cpu|E_logic_result[12]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[12]~6_combout\ = ( \u0|nios2_gen2_0|cpu|E_src1\(12) & ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(0)) # (!\u0|nios2_gen2_0|cpu|E_src2\(12)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_src1\(12) & 
-- ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( \u0|nios2_gen2_0|cpu|E_src2\(12) ) ) ) # ( \u0|nios2_gen2_0|cpu|E_src1\(12) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(12)) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_src1\(12) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000000000000101010100000000111111111111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(12),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(12),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[12]~6_combout\);

-- Location: LABCELL_X17_Y10_N51
\u0|nios2_gen2_0|cpu|E_alu_result[12]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[12]~7_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(12) & ( \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ ) ) # ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(12) & ( !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add2~25_sumout\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[12]~6_combout\))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(12) & ( 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add2~25_sumout\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[12]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~25_sumout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[12]~6_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(12),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[12]~7_combout\);

-- Location: FF_X17_Y10_N52
\u0|nios2_gen2_0|cpu|W_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[12]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(12));

-- Location: MLABCELL_X28_Y9_N12
\u0|mm_interconnect_0|cmd_mux_002|src_data[48]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(10))) # (\u0|nios2_gen2_0|cpu|W_alu_result\(12)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(12),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(10),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(48));

-- Location: M10K_X49_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y10_N12
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a70~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a102~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X27_Y8_N15
\u0|pio_0|data_out[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_0|data_out[6]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(6),
	combout => \u0|pio_0|data_out[6]~feeder_combout\);

-- Location: FF_X27_Y8_N16
\u0|pio_0|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_0|data_out[6]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|pio_0|always0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(6));

-- Location: LABCELL_X23_Y8_N57
\u0|pio_0|readdata[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(6) = ( \u0|pio_0|data_out\(6) & ( (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & !\u0|nios2_gen2_0|cpu|W_alu_result\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	dataf => \u0|pio_0|ALT_INV_data_out\(6),
	combout => \u0|pio_0|readdata\(6));

-- Location: FF_X23_Y8_N58
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_0|readdata\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(6));

-- Location: LABCELL_X23_Y8_N30
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_~GND~combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout\);

-- Location: FF_X23_Y8_N32
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout\,
	asdata => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: IOIBUF_X89_Y20_N78
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: LABCELL_X23_Y8_N54
\u0|pio_1|read_mux_out[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_1|read_mux_out\(6) = ( \SW[6]~input_o\ & ( (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & !\u0|nios2_gen2_0|cpu|W_alu_result\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	dataf => \ALT_INV_SW[6]~input_o\,
	combout => \u0|pio_1|read_mux_out\(6));

-- Location: FF_X23_Y8_N56
\u0|pio_1|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_1|read_mux_out\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_1|readdata\(6));

-- Location: FF_X23_Y8_N26
\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|pio_1|readdata\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(6));

-- Location: LABCELL_X23_Y8_N24
\u0|mm_interconnect_0|rsp_mux|src_data[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[6]~2_combout\ = ( \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(6) & ( \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(6) & (!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6))))) ) ) ) # ( !\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(6) & ( \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(6) & ((!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6)))) ) ) ) 
-- # ( \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(6) & ( !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6)))) ) ) ) # ( 
-- !\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(6) & ( !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000110011001100000010101010101000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_av_readdata_pre\(6),
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(6),
	datae => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_readdata_pre\(6),
	dataf => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[6]~2_combout\);

-- Location: MLABCELL_X21_Y8_N3
\u0|mm_interconnect_0|rsp_mux|src_data[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data\(6) = ( \u0|mm_interconnect_0|rsp_mux|src_data[6]~2_combout\ & ( (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6)))) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout\))) ) ) # ( !\u0|mm_interconnect_0|rsp_mux|src_data[6]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000110101011111111111111111110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(6),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w6_n0_mux_dataout~0_combout\,
	datae => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[6]~2_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data\(6));

-- Location: FF_X21_Y8_N4
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data\(6),
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(6));

-- Location: MLABCELL_X15_Y8_N48
\u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~3_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(6) & ( \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ ) ) # ( \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(6) & ( !\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & ( 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(6) & (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & !\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(6) & ( !\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & ( 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(6) & (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & !\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(6),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte0_data\(6),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~3_combout\);

-- Location: FF_X19_Y11_N25
\u0|nios2_gen2_0|cpu|d_writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[11]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(11));

-- Location: LABCELL_X17_Y6_N12
\u0|mm_interconnect_0|cmd_mux_001|src_payload~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|nios2_gen2_0|cpu|d_writedata\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(11),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\);

-- Location: FF_X17_Y6_N13
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(11));

-- Location: LABCELL_X4_Y6_N57
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(13),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~feeder_combout\);

-- Location: FF_X4_Y6_N58
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~feeder_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13));

-- Location: MLABCELL_X3_Y6_N30
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(15)) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(15)))) ) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(15)))) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100000011111111000000110011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(15),
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(13),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(13),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\);

-- Location: LABCELL_X2_Y5_N51
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9_combout\ = ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & ( 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4)) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\) ) ) ) # ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & ( 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9_combout\);

-- Location: LABCELL_X1_Y5_N3
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10_combout\ = ( 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & ( 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3)) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000000000000000000000111000001110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10_combout\);

-- Location: FF_X3_Y6_N32
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(14));

-- Location: MLABCELL_X3_Y6_N18
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(14),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\);

-- Location: FF_X3_Y6_N20
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14));

-- Location: MLABCELL_X8_Y6_N12
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(14),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder_combout\);

-- Location: FF_X8_Y6_N13
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11));

-- Location: MLABCELL_X15_Y6_N9
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~6_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(11) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11) ) ) # ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(11) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ ) ) ) # ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(11) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(11),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(11),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~6_combout\);

-- Location: FF_X16_Y6_N49
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(17));

-- Location: FF_X22_Y8_N34
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17));

-- Location: LABCELL_X23_Y10_N24
\u0|nios2_gen2_0|cpu|F_iw[17]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[17]~22_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout\ & ( (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17))) # (\u0|nios2_gen2_0|cpu|intr_req~combout\)) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout\ & ( ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17))) # 
-- (\u0|nios2_gen2_0|cpu|intr_req~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111101010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(17),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w17_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[17]~22_combout\);

-- Location: FF_X23_Y10_N25
\u0|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[17]~22_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y11_N36
\u0|nios2_gen2_0|cpu|E_src2[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[11]~feeder_combout\ = \u0|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[17]~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[11]~feeder_combout\);

-- Location: FF_X16_Y11_N37
\u0|nios2_gen2_0|cpu|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[11]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src2[6]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(11));

-- Location: LABCELL_X12_Y9_N48
\u0|nios2_gen2_0|cpu|E_logic_result[11]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[11]~0_combout\ = ( \u0|nios2_gen2_0|cpu|E_src1\(11) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((!\u0|nios2_gen2_0|cpu|E_src2\(11)) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(0)))) ) ) # ( !\u0|nios2_gen2_0|cpu|E_src1\(11) & 
-- ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src2\(11) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src2\(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100100010001100110010001000101010101011001100101010101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(11),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(11),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[11]~0_combout\);

-- Location: FF_X12_Y9_N52
\u0|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y8_N0
\u0|nios2_gen2_0|cpu|E_alu_result[11]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[11]~0_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE_q\ ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( 
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE_q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add2~1_sumout\))) # (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[11]~0_combout\)) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( !\u0|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE_q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add2~1_sumout\))) # (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_logic_result[11]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000000000000001111001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[11]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~1_sumout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[11]~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[11]~0_combout\);

-- Location: FF_X12_Y8_N1
\u0|nios2_gen2_0|cpu|W_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[11]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(11));

-- Location: LABCELL_X17_Y8_N21
\u0|mm_interconnect_0|cmd_mux_002|src_data[47]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(47) = (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\u0|nios2_gen2_0|cpu|F_pc\(9)))) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & 
-- (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(9))) # (\u0|nios2_gen2_0|cpu|W_alu_result\(11))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(9),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(11),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(47));

-- Location: M10K_X26_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y9_N30
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000100010001000100000101101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a101~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a37~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a69~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X21_Y9_N12
\u0|mm_interconnect_0|rsp_mux|src_data[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data\(5) = ( \u0|mm_interconnect_0|rsp_mux|src_data[5]~3_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout\ & ( ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ 
-- & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5))) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|rsp_mux|src_data[5]~3_combout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout\ ) ) # ( \u0|mm_interconnect_0|rsp_mux|src_data[5]~3_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout\ & ( 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5)) ) ) ) # ( !\u0|mm_interconnect_0|rsp_mux|src_data[5]~3_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000001010000010111111111111111110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(5),
	datae => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[5]~3_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w5_n0_mux_dataout~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data\(5));

-- Location: FF_X21_Y9_N13
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data\(5),
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(5));

-- Location: LABCELL_X18_Y10_N15
\u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~12_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(5) & ( ((!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(5) & !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(5) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(5) & 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000001011101010101010101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(5),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte0_data\(5),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~12_combout\);

-- Location: LABCELL_X19_Y11_N27
\u0|nios2_gen2_0|cpu|E_st_data[28]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[28]~5_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) & ( (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & ((!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))) ) ) # ( !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) & ( 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & (((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ 
-- & (\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101101000101111011110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem8~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem16~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(12),
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(28),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[28]~5_combout\);

-- Location: FF_X19_Y11_N29
\u0|nios2_gen2_0|cpu|d_writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[28]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(28));

-- Location: MLABCELL_X15_Y8_N39
\u0|mm_interconnect_0|cmd_mux_002|src_payload~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(28) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(28),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\);

-- Location: M10K_X41_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y10_N54
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w28_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a92~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a60~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a124~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X23_Y10_N15
\u0|nios2_gen2_0|cpu|F_iw[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[28]~28_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28) & ( (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\)) # (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))) ) ) # ( !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28) & ( 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000110000011100000011000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\,
	dataf => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(28),
	combout => \u0|nios2_gen2_0|cpu|F_iw[28]~28_combout\);

-- Location: FF_X23_Y10_N16
\u0|nios2_gen2_0|cpu|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[28]~28_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(28));

-- Location: FF_X13_Y10_N20
\u0|nios2_gen2_0|cpu|E_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(25));

-- Location: FF_X15_Y10_N31
\u0|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~30_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y10_N42
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~25_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(27) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ( 
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[25]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(27),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~25_combout\);

-- Location: FF_X15_Y10_N43
\u0|nios2_gen2_0|cpu|E_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~25_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(26));

-- Location: MLABCELL_X15_Y10_N30
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~30_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(24)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(26)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(26),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(24),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~30_combout\);

-- Location: FF_X15_Y10_N32
\u0|nios2_gen2_0|cpu|E_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~30_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(25));

-- Location: LABCELL_X11_Y10_N27
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~31_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(25) & ( (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(23)) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(25) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & \u0|nios2_gen2_0|cpu|E_shift_rot_result\(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(23),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(25),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~31_combout\);

-- Location: FF_X11_Y10_N28
\u0|nios2_gen2_0|cpu|E_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~31_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(24));

-- Location: LABCELL_X11_Y10_N24
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~28_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(22)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(24)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(24),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(22),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~28_combout\);

-- Location: FF_X11_Y10_N25
\u0|nios2_gen2_0|cpu|E_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~28_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(23));

-- Location: LABCELL_X11_Y10_N33
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~29_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(21) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) # (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(23)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(21) & ( (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & \u0|nios2_gen2_0|cpu|E_shift_rot_result\(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(23),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(21),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~29_combout\);

-- Location: FF_X11_Y10_N35
\u0|nios2_gen2_0|cpu|E_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~29_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(22));

-- Location: LABCELL_X11_Y10_N30
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(20))) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(22))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(20),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(22),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22_combout\);

-- Location: FF_X11_Y10_N31
\u0|nios2_gen2_0|cpu|E_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(21));

-- Location: LABCELL_X11_Y10_N51
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~20_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(21) & ( (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(19)) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(21) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & \u0|nios2_gen2_0|cpu|E_shift_rot_result\(19)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(19),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(21),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~20_combout\);

-- Location: FF_X11_Y10_N53
\u0|nios2_gen2_0|cpu|E_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~20_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(20));

-- Location: LABCELL_X11_Y10_N48
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~18_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(18))) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(20))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(18),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(20),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~18_combout\);

-- Location: FF_X11_Y10_N49
\u0|nios2_gen2_0|cpu|E_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~18_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(19));

-- Location: LABCELL_X11_Y10_N9
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(19) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ( 
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result\(17) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(17),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(19),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout\);

-- Location: FF_X11_Y10_N11
\u0|nios2_gen2_0|cpu|E_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(18));

-- Location: FF_X11_Y10_N2
\u0|nios2_gen2_0|cpu|E_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(16));

-- Location: LABCELL_X11_Y10_N3
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~9_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(16)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(18)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(18),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(16),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~9_combout\);

-- Location: FF_X11_Y10_N5
\u0|nios2_gen2_0|cpu|E_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(17));

-- Location: FF_X12_Y9_N16
\u0|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q\);

-- Location: LABCELL_X11_Y10_N0
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~8_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q\))) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(17)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(17),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[15]~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~8_combout\);

-- Location: FF_X11_Y10_N1
\u0|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y9_N15
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~7_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(14) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) # (\u0|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(14) & ( (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & \u0|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[16]~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(14),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~7_combout\);

-- Location: FF_X12_Y9_N17
\u0|nios2_gen2_0|cpu|E_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(15));

-- Location: LABCELL_X12_Y9_N12
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~11_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(15) & ( (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(13)) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(15) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & \u0|nios2_gen2_0|cpu|E_shift_rot_result\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(13),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(15),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~11_combout\);

-- Location: FF_X12_Y9_N14
\u0|nios2_gen2_0|cpu|E_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(14));

-- Location: LABCELL_X12_Y9_N33
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~10_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(12)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(14)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(14),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(12),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~10_combout\);

-- Location: FF_X12_Y9_N35
\u0|nios2_gen2_0|cpu|E_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~10_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(13));

-- Location: LABCELL_X12_Y9_N30
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~6_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(11) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) # (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(13)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(11) & ( (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & \u0|nios2_gen2_0|cpu|E_shift_rot_result\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(13),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(11),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~6_combout\);

-- Location: FF_X12_Y9_N32
\u0|nios2_gen2_0|cpu|E_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(12));

-- Location: LABCELL_X12_Y9_N51
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~0_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(12) & ( (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) # (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(10)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(12) & ( (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(10) & !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(10),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(12),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~0_combout\);

-- Location: FF_X12_Y9_N53
\u0|nios2_gen2_0|cpu|E_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(11));

-- Location: LABCELL_X12_Y9_N36
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~4_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(11) & ( (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(9)) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(11) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & \u0|nios2_gen2_0|cpu|E_shift_rot_result\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(9),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(11),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~4_combout\);

-- Location: FF_X15_Y9_N52
\u0|nios2_gen2_0|cpu|E_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[10]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(10));

-- Location: FF_X12_Y9_N37
\u0|nios2_gen2_0|cpu|E_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(10));

-- Location: LABCELL_X12_Y9_N3
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~2_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(8) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) # (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(10)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(8) & ( (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & \u0|nios2_gen2_0|cpu|E_shift_rot_result\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(10),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(8),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~2_combout\);

-- Location: FF_X12_Y9_N5
\u0|nios2_gen2_0|cpu|E_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(9));

-- Location: LABCELL_X12_Y9_N21
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~5_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(7) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) # (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(9)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(7) & ( (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & \u0|nios2_gen2_0|cpu|E_shift_rot_result\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(9),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(7),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~5_combout\);

-- Location: FF_X12_Y9_N22
\u0|nios2_gen2_0|cpu|E_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(8));

-- Location: FF_X17_Y11_N1
\u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[5]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q\);

-- Location: FF_X12_Y9_N41
\u0|nios2_gen2_0|cpu|E_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~12_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(5));

-- Location: LABCELL_X12_Y9_N9
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~3_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(7) & ( (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) # (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(5)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(7) & ( (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(5) & !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(5),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(7),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~3_combout\);

-- Location: FF_X12_Y9_N11
\u0|nios2_gen2_0|cpu|E_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(6));

-- Location: LABCELL_X12_Y9_N18
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~1_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(6) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) # (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(8)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(6) & ( (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & \u0|nios2_gen2_0|cpu|E_shift_rot_result\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(8),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(6),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~1_combout\);

-- Location: FF_X12_Y9_N20
\u0|nios2_gen2_0|cpu|E_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(7));

-- Location: LABCELL_X18_Y11_N15
\u0|nios2_gen2_0|cpu|E_logic_result[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[7]~1_combout\ = ( \u0|nios2_gen2_0|cpu|E_src1\(7) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((!\u0|nios2_gen2_0|cpu|R_logic_op\(0)) # (!\u0|nios2_gen2_0|cpu|E_src2\(7)))) ) ) # ( !\u0|nios2_gen2_0|cpu|E_src1\(7) & ( 
-- (!\u0|nios2_gen2_0|cpu|E_src2\(7) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|R_logic_op\(1))) # (\u0|nios2_gen2_0|cpu|E_src2\(7) & ((\u0|nios2_gen2_0|cpu|R_logic_op\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001110000011100000111000001100011110000111100001111000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(7),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(7),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[7]~1_combout\);

-- Location: LABCELL_X12_Y8_N21
\u0|nios2_gen2_0|cpu|E_alu_result[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[7]~2_combout\ = ( \u0|nios2_gen2_0|cpu|E_logic_result[7]~1_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (((\u0|nios2_gen2_0|cpu|Add2~5_sumout\) # (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\)))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(7))) ) ) # ( !\u0|nios2_gen2_0|cpu|E_logic_result[7]~1_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (((!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & 
-- \u0|nios2_gen2_0|cpu|Add2~5_sumout\)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001010101000011000101010100111111010101010011111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(7),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~5_sumout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[7]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[7]~2_combout\);

-- Location: FF_X12_Y8_N22
\u0|nios2_gen2_0|cpu|W_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[7]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(7));

-- Location: LABCELL_X17_Y8_N33
\u0|mm_interconnect_0|cmd_mux_002|src_data[43]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( ((\u0|nios2_gen2_0|cpu|F_pc[5]~DUPLICATE_q\ & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))) # (\u0|nios2_gen2_0|cpu|W_alu_result\(7)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( (\u0|nios2_gen2_0|cpu|F_pc[5]~DUPLICATE_q\ & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc[5]~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(7),
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(43));

-- Location: M10K_X49_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y13_N51
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ 
-- & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a68~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a100~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X21_Y9_N30
\u0|mm_interconnect_0|rsp_mux|src_data[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data\(4) = ( \u0|mm_interconnect_0|rsp_mux|src_data[4]~4_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout\ & ( 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|rsp_mux|src_data[4]~4_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout\ ) ) # ( \u0|mm_interconnect_0|rsp_mux|src_data[4]~4_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout\ & ( (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|rsp_mux|src_data[4]~4_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000001010000010111111111111111110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(4),
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datae => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[4]~4_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w4_n0_mux_dataout~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data\(4));

-- Location: FF_X21_Y9_N31
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data\(4),
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(4));

-- Location: LABCELL_X18_Y9_N21
\u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~13_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(4) & ( ((!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & \u0|nios2_gen2_0|cpu|W_alu_result\(4)))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(4) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & 
-- \u0|nios2_gen2_0|cpu|W_alu_result\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000001111100011110000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(4),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte0_data\(4),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~13_combout\);

-- Location: LABCELL_X19_Y11_N30
\u0|nios2_gen2_0|cpu|E_st_data[25]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[25]~2_combout\ = ( \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25)))) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- (\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))) ) ) # ( !\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & ( 
-- \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(9),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem16~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(25),
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem8~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_st_data[25]~2_combout\);

-- Location: FF_X19_Y11_N32
\u0|nios2_gen2_0|cpu|d_writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[25]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(25));

-- Location: LABCELL_X19_Y11_N57
\u0|mm_interconnect_0|cmd_mux_001|src_payload~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(25) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(25),
	datad => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\);

-- Location: FF_X19_Y11_N58
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(25));

-- Location: LABCELL_X13_Y6_N36
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~13_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(25),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(25),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~13_combout\);

-- Location: FF_X12_Y6_N55
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(27));

-- Location: FF_X18_Y6_N52
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27));

-- Location: LABCELL_X23_Y10_N54
\u0|nios2_gen2_0|cpu|F_iw[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[27]~27_combout\ = ( !\u0|nios2_gen2_0|cpu|intr_req~combout\ & ( (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27)))) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(27),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[27]~27_combout\);

-- Location: FF_X23_Y10_N55
\u0|nios2_gen2_0|cpu|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[27]~27_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(27));

-- Location: LABCELL_X16_Y9_N21
\u0|nios2_gen2_0|cpu|R_src1[2]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[2]~17_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2) & ( (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & ((!\u0|nios2_gen2_0|cpu|R_src1~1_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(6))))) # (\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & (((\u0|nios2_gen2_0|cpu|Add0~1_sumout\)))) ) ) # ( !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2) & ( 
-- (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & (\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(6)))) # (\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & (((\u0|nios2_gen2_0|cpu|Add0~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(6),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~1_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	combout => \u0|nios2_gen2_0|cpu|R_src1[2]~17_combout\);

-- Location: FF_X16_Y9_N23
\u0|nios2_gen2_0|cpu|E_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[2]~17_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(2));

-- Location: LABCELL_X18_Y11_N18
\u0|nios2_gen2_0|cpu|E_logic_result[2]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\ = ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|E_src2\(2) & ((\u0|nios2_gen2_0|cpu|E_src1\(2)))) # (\u0|nios2_gen2_0|cpu|E_src2\(2) & ((!\u0|nios2_gen2_0|cpu|R_logic_op\(0)) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(2)))) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & (!\u0|nios2_gen2_0|cpu|E_src2\(2) & !\u0|nios2_gen2_0|cpu|E_src1\(2))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(0) & 
-- (\u0|nios2_gen2_0|cpu|E_src2\(2) & \u0|nios2_gen2_0|cpu|E_src1\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000101101000000000010100001111111110100000111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(2),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(2),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\);

-- Location: LABCELL_X12_Y8_N24
\u0|nios2_gen2_0|cpu|E_alu_result[2]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[2]~16_combout\ = ( \u0|nios2_gen2_0|cpu|Add2~61_sumout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (((!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\)) # (\u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(2))))) ) ) # ( !\u0|nios2_gen2_0|cpu|Add2~61_sumout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010011000000110101001111110011010100111111001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[2]~15_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(2),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~61_sumout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[2]~16_combout\);

-- Location: FF_X12_Y8_N25
\u0|nios2_gen2_0|cpu|W_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[2]~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(2));

-- Location: FF_X27_Y9_N34
\u0|pio_0|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|pio_0|always0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(3));

-- Location: LABCELL_X22_Y9_N33
\u0|pio_0|readdata[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(3) = ( !\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ( \u0|pio_0|data_out\(3) & ( !\u0|nios2_gen2_0|cpu|W_alu_result\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	dataf => \u0|pio_0|ALT_INV_data_out\(3),
	combout => \u0|pio_0|readdata\(3));

-- Location: FF_X22_Y9_N35
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_0|readdata\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3));

-- Location: LABCELL_X18_Y7_N48
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_~GND~combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout\);

-- Location: FF_X18_Y7_N49
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout\,
	asdata => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: IOIBUF_X89_Y25_N55
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: MLABCELL_X25_Y9_N27
\u0|pio_1|read_mux_out[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_1|read_mux_out\(3) = ( \SW[3]~input_o\ & ( (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & !\u0|nios2_gen2_0|cpu|W_alu_result\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \u0|pio_1|read_mux_out\(3));

-- Location: FF_X25_Y9_N28
\u0|pio_1|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_1|read_mux_out\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_1|readdata\(3));

-- Location: FF_X22_Y9_N50
\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|pio_1|readdata\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(3));

-- Location: LABCELL_X22_Y9_N48
\u0|mm_interconnect_0|rsp_mux|src_data[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[3]~5_combout\ = ( \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(3) & ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3) & (!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3)) # 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0))))) ) ) ) # ( !\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(3) & ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3) & ((!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3)) # (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)))) ) ) ) # ( 
-- \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(3) & ( !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3)) # (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)))) ) ) ) # ( !\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(3) & ( 
-- !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3)) # (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110100000000011001000110010001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_av_readdata_pre\(3),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(3),
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_readdata_pre\(3),
	dataf => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[3]~5_combout\);

-- Location: LABCELL_X10_Y6_N3
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\ = (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ & 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(0) & (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(0) & ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001100000010000100110000001000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(0),
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_single_step_mode~q\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_ienable\(31),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\);

-- Location: FF_X10_Y6_N5
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(3));

-- Location: FF_X10_Y6_N17
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3));

-- Location: MLABCELL_X21_Y9_N0
\u0|mm_interconnect_0|rsp_mux|src_data[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data\(3) = ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3) & ( ((!\u0|mm_interconnect_0|rsp_mux|src_data[3]~5_combout\) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))) # (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) ) ) # ( 
-- !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3) & ( (!\u0|mm_interconnect_0|rsp_mux|src_data[3]~5_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100010001111111110001000111111111000111111111111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w3_n0_mux_dataout~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[3]~5_combout\,
	dataf => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(3),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data\(3));

-- Location: FF_X21_Y9_N1
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data\(3),
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(3));

-- Location: LABCELL_X18_Y10_N6
\u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~14_combout\ = ( \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(3) & ( \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ( \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ ) ) ) # ( \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(3) & ( 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ( ((!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & \u0|nios2_gen2_0|cpu|W_alu_result\(3))) # (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\) ) ) ) # ( !\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(3) & ( 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & \u0|nios2_gen2_0|cpu|W_alu_result\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000011111100111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte0_data\(3),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~14_combout\);

-- Location: FF_X16_Y11_N22
\u0|nios2_gen2_0|cpu|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[10]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src2[6]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(10));

-- Location: LABCELL_X12_Y9_N57
\u0|nios2_gen2_0|cpu|E_logic_result[10]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[10]~4_combout\ = ( \u0|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q\ & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((!\u0|nios2_gen2_0|cpu|R_logic_op\(0)) # (!\u0|nios2_gen2_0|cpu|E_src2\(10)))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q\ & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(10))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000110011100010000011001100110011011001100011001101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(10),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1[10]~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[10]~4_combout\);

-- Location: LABCELL_X11_Y8_N27
\u0|nios2_gen2_0|cpu|E_alu_result[10]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[10]~5_combout\ = ( \u0|nios2_gen2_0|cpu|Add2~17_sumout\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(10) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\) # ((\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\) # 
-- (\u0|nios2_gen2_0|cpu|E_logic_result[10]~4_combout\)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|Add2~17_sumout\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(10) & ( ((\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & \u0|nios2_gen2_0|cpu|E_logic_result[10]~4_combout\)) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\) ) ) ) # ( \u0|nios2_gen2_0|cpu|Add2~17_sumout\ & ( !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(10) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\) # 
-- (\u0|nios2_gen2_0|cpu|E_logic_result[10]~4_combout\))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|Add2~17_sumout\ & ( !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(10) & ( (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[10]~4_combout\ & 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000101100001011000000011111000111111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[10]~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~17_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(10),
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[10]~5_combout\);

-- Location: FF_X11_Y8_N28
\u0|nios2_gen2_0|cpu|W_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[10]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(10));

-- Location: LABCELL_X17_Y8_N36
\u0|mm_interconnect_0|router|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~0_combout\ = ( !\u0|nios2_gen2_0|cpu|W_alu_result\(9) & ( !\u0|nios2_gen2_0|cpu|W_alu_result\(7) & ( (!\u0|nios2_gen2_0|cpu|W_alu_result\(6) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(10) & 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(11) & !\u0|nios2_gen2_0|cpu|W_alu_result\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(6),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(10),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(11),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(8),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(9),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(7),
	combout => \u0|mm_interconnect_0|router|Equal2~0_combout\);

-- Location: LABCELL_X27_Y8_N6
\u0|mm_interconnect_0|router|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|always1~0_combout\ = ( \u0|mm_interconnect_0|router|Equal2~0_combout\ & ( !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & ( (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & 
-- (\u0|mm_interconnect_0|router|Equal2~1_combout\ & (\u0|nios2_gen2_0|cpu|d_read~q\ & !\u0|nios2_gen2_0|cpu|W_alu_result\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(4),
	datab => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_d_read~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(5),
	datae => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	dataf => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_read_accepted~q\,
	combout => \u0|mm_interconnect_0|router|always1~0_combout\);

-- Location: LABCELL_X27_Y9_N0
\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & ( (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q\ & 
-- \u0|nios2_gen2_0|cpu|d_write~q\) ) ) # ( !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & ( ((!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q\ & \u0|nios2_gen2_0|cpu|d_write~q\)) # 
-- (\u0|nios2_gen2_0|cpu|d_read~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011111111001000101111111100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_write_accepted~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_d_write~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_d_read~q\,
	dataf => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_read_accepted~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\);

-- Location: MLABCELL_X25_Y9_N15
\u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\ = (\u0|jtag_uart_0|always2~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ALT_INV_always2~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|ALT_INV_always2~0_combout\,
	combout => \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\);

-- Location: MLABCELL_X25_Y9_N36
\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~0_combout\ = ( \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1) & ( !\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1) & ( 
-- (!\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) & (\u0|mm_interconnect_0|router|always1~0_combout\ & \u0|jtag_uart_0|av_waitrequest~0_combout\)) ) ) ) # ( !\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1) & ( 
-- !\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1) & ( (\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) & (\u0|mm_interconnect_0|router|always1~0_combout\ & (\u0|jtag_uart_0|av_waitrequest~0_combout\ & 
-- \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000100000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|router|ALT_INV_always1~0_combout\,
	datac => \u0|jtag_uart_0|ALT_INV_av_waitrequest~0_combout\,
	datad => \u0|mm_interconnect_0|pio_1_s1_agent|ALT_INV_m0_write~0_combout\,
	datae => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X25_Y9_N37
\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1));

-- Location: MLABCELL_X25_Y9_N24
\u0|mm_interconnect_0|router|always1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|always1~1_combout\ = ( !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & ( (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|nios2_gen2_0|cpu|d_read~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(4),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_d_read~q\,
	dataf => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_read_accepted~q\,
	combout => \u0|mm_interconnect_0|router|always1~1_combout\);

-- Location: MLABCELL_X25_Y9_N0
\u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1_combout\ = ( \u0|mm_interconnect_0|router|Equal2~1_combout\ & ( \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\ & ( (!\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1) & 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(5) & (\u0|mm_interconnect_0|router|always1~1_combout\ & \u0|mm_interconnect_0|router|Equal2~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(5),
	datac => \u0|mm_interconnect_0|router|ALT_INV_always1~1_combout\,
	datad => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	datae => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	dataf => \u0|mm_interconnect_0|pio_1_s1_agent|ALT_INV_m0_write~0_combout\,
	combout => \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1_combout\);

-- Location: MLABCELL_X25_Y9_N6
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = ( \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0) ) ) # ( 
-- !\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1) & ( (\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0) & !\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: MLABCELL_X25_Y9_N42
\u0|mm_interconnect_0|cmd_demux|sink_ready~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ = ( \u0|mm_interconnect_0|router|always1~1_combout\ & ( (\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\u0|mm_interconnect_0|router|Equal2~0_combout\ & 
-- (\u0|mm_interconnect_0|router|Equal2~1_combout\ & !\u0|nios2_gen2_0|cpu|W_alu_result\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datab => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(5),
	dataf => \u0|mm_interconnect_0|router|ALT_INV_always1~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\);

-- Location: LABCELL_X24_Y9_N36
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~4_combout\ = ( \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1_combout\ & ( \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ & ( 
-- ((!\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) & (!\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1) & !\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1)))) # 
-- (\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~3_combout\) ) ) ) # ( !\u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1_combout\ & ( \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ & ( 
-- ((\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) & (!\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1) & !\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1)))) # 
-- (\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~3_combout\) ) ) ) # ( \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1_combout\ & ( !\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ & ( 
-- \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~3_combout\ ) ) ) # ( !\u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1_combout\ & ( !\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ & ( 
-- \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101110011001100111011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~3_combout\,
	datac => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \u0|mm_interconnect_0|pio_1_s1_agent|ALT_INV_m0_write~1_combout\,
	dataf => \u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~2_combout\,
	combout => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X25_Y9_N56
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0));

-- Location: MLABCELL_X25_Y9_N45
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1) & ( (!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: MLABCELL_X25_Y9_N9
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0) & !\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: MLABCELL_X25_Y9_N18
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~2_combout\ = ( \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ & ( \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\ & ( 
-- ((!\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1) & (!\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) $ (!\u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1_combout\)))) # 
-- (\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ & ( \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\ & ( 
-- \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\ ) ) ) # ( \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ & ( !\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\ & ( 
-- \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\ ) ) ) # ( !\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ & ( !\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\ & ( 
-- \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110100100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|pio_1_s1_agent|ALT_INV_m0_write~1_combout\,
	datad => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	datae => \u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~2_combout\,
	dataf => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\,
	combout => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X25_Y9_N20
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1));

-- Location: MLABCELL_X25_Y9_N30
\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~1_combout\ = ( !\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) & ( \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\ & ( (\u0|jtag_uart_0|av_waitrequest~0_combout\ & 
-- (\u0|mm_interconnect_0|router|always1~0_combout\ & (!\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1)))) ) ) ) # ( 
-- !\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) & ( !\u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\ & ( (\u0|jtag_uart_0|av_waitrequest~0_combout\ & (\u0|mm_interconnect_0|router|always1~0_combout\ & 
-- !\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ALT_INV_av_waitrequest~0_combout\,
	datab => \u0|mm_interconnect_0|router|ALT_INV_always1~0_combout\,
	datac => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_wait_latency_counter\(1),
	datae => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \u0|mm_interconnect_0|pio_1_s1_agent|ALT_INV_m0_write~0_combout\,
	combout => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X25_Y9_N31
\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0));

-- Location: MLABCELL_X25_Y9_N57
\u0|mm_interconnect_0|cmd_demux|sink_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\ = ( \u0|mm_interconnect_0|router|always1~0_combout\ & ( !\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1) & ( (!\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1) & 
-- (\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) $ (!\u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|pio_1_s1_agent|ALT_INV_m0_write~0_combout\,
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datae => \u0|mm_interconnect_0|router|ALT_INV_always1~0_combout\,
	dataf => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\);

-- Location: FF_X24_Y9_N4
\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0));

-- Location: LABCELL_X23_Y8_N45
\u0|mm_interconnect_0|rsp_mux|WideOr1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ = ( !\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\);

-- Location: FF_X19_Y7_N52
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~DUPLICATE_q\);

-- Location: LABCELL_X18_Y8_N51
\u0|mm_interconnect_0|router|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal0~1_combout\ = ( \u0|nios2_gen2_0|cpu|W_alu_result\(11) & ( !\u0|nios2_gen2_0|cpu|W_alu_result\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(12),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(11),
	combout => \u0|mm_interconnect_0|router|Equal0~1_combout\);

-- Location: LABCELL_X18_Y8_N42
\u0|mm_interconnect_0|cmd_demux|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\ = ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~DUPLICATE_q\ & ( \u0|mm_interconnect_0|router|Equal0~1_combout\ & ( 
-- (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(14) & (\u0|mm_interconnect_0|router|Equal0~0_combout\ & !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(14),
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal0~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_waitrequest~DUPLICATE_q\,
	dataf => \u0|mm_interconnect_0|router|ALT_INV_Equal0~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\);

-- Location: LABCELL_X18_Y8_N0
\u0|mm_interconnect_0|cmd_demux|WideOr0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\ = ( \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & 
-- ((!\u0|mm_interconnect_0|router|Equal0~1_combout\) # ((!\u0|mm_interconnect_0|router|Equal0~0_combout\) # (\u0|nios2_gen2_0|cpu|W_alu_result\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|ALT_INV_Equal0~1_combout\,
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(14),
	datae => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\,
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\);

-- Location: MLABCELL_X21_Y7_N51
\u0|mm_interconnect_0|cmd_demux|sink_ready~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\ = ( \u0|mm_interconnect_0|router|Equal2~0_combout\ & ( \u0|mm_interconnect_0|router|Equal3~0_combout\ & ( (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|mm_interconnect_0|router|Equal2~1_combout\ & \u0|jtag_uart_0|av_waitrequest~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datab => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	datac => \u0|jtag_uart_0|ALT_INV_av_waitrequest~q\,
	datae => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	dataf => \u0|mm_interconnect_0|router|ALT_INV_Equal3~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\);

-- Location: LABCELL_X22_Y7_N42
\u0|mm_interconnect_0|cmd_demux|WideOr0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\ = ( !\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\ & ( \u0|mm_interconnect_0|router|Equal2~2_combout\ ) ) # ( !\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\ & ( 
-- !\u0|mm_interconnect_0|router|Equal2~2_combout\ & ( (((!\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\ & !\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\)) # (\u0|mm_interconnect_0|router|always1~0_combout\)) # 
-- (\u0|mm_interconnect_0|router|Equal3~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011101110111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|ALT_INV_Equal3~1_combout\,
	datab => \u0|mm_interconnect_0|router|ALT_INV_always1~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~1_combout\,
	datae => \u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~1_combout\,
	dataf => \u0|mm_interconnect_0|router|ALT_INV_Equal2~2_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\);

-- Location: MLABCELL_X25_Y9_N12
\u0|mm_interconnect_0|pio_1_s1_translator|av_waitrequest_generated~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_translator|av_waitrequest_generated~0_combout\ = ( \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) & ( (!\u0|jtag_uart_0|always2~0_combout\) # 
-- ((!\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\) # ((!\u0|mm_interconnect_0|router|always1~0_combout\) # (\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1)))) ) ) # ( 
-- !\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) & ( (\u0|jtag_uart_0|always2~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ & (!\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|router|always1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000011111111111011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ALT_INV_always2~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|ALT_INV_always2~0_combout\,
	datac => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|router|ALT_INV_always1~0_combout\,
	dataf => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|pio_1_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LABCELL_X27_Y9_N12
\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\ = ( \u0|pio_0|always0~0_combout\ & ( (\u0|pio_0|always0~1_combout\ & (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1) & 
-- !\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0))) ) ) # ( !\u0|pio_0|always0~0_combout\ & ( (\u0|pio_0|always0~1_combout\ & (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1) & 
-- \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|pio_0|ALT_INV_always0~1_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \u0|pio_0|ALT_INV_always0~0_combout\,
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LABCELL_X24_Y9_N6
\u0|mm_interconnect_0|cmd_demux|WideOr0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\ = ( !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\ & ( \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1) & ( 
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\ ) ) ) # ( !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\ & ( !\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1) & ( 
-- (\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\ & ((!\u0|mm_interconnect_0|pio_1_s1_translator|av_waitrequest_generated~0_combout\) # ((!\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\) # 
-- (\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010101000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~2_combout\,
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~2_combout\,
	datad => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	dataf => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_wait_latency_counter\(1),
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\);

-- Location: LABCELL_X24_Y9_N51
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & ( \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\ & ( 
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ ) ) ) # ( \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & ( !\u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\ & ( \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ ) ) ) # ( 
-- !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & ( !\u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\ & ( (\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\u0|nios2_gen2_0|cpu|d_read~q\ & 
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000001111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_d_read~q\,
	datad => \u0|mm_interconnect_0|rsp_mux|ALT_INV_WideOr1~combout\,
	datae => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_read_accepted~q\,
	dataf => \u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~3_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\);

-- Location: FF_X24_Y9_N52
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\);

-- Location: LABCELL_X27_Y8_N39
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ = ( \u0|nios2_gen2_0|cpu|d_read~q\ & ( !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_d_read~q\,
	dataf => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_read_accepted~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\);

-- Location: LABCELL_X23_Y7_N12
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( ((!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & (!\u0|nios2_gen2_0|cpu|i_read~q\ & 
-- \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)))) # (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & (!\u0|nios2_gen2_0|cpu|i_read~q\ & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000111111110000100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|ALT_INV_read_accepted~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_i_read~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_uav_read~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: LABCELL_X23_Y7_N57
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\ = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q\) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem[1][57]~q\,
	dataf => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X23_Y7_N41
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\);

-- Location: LABCELL_X23_Y7_N36
\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\ & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & 
-- !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\ & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem[0][75]~q\,
	dataf => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem[0][57]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\);

-- Location: FF_X23_Y8_N13
\u0|pio_0|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|pio_0|always0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(2));

-- Location: LABCELL_X23_Y8_N51
\u0|pio_0|readdata[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(2) = ( \u0|pio_0|data_out\(2) & ( (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & !\u0|nios2_gen2_0|cpu|W_alu_result\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	dataf => \u0|pio_0|ALT_INV_data_out\(2),
	combout => \u0|pio_0|readdata\(2));

-- Location: FF_X23_Y8_N53
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_0|readdata\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2));

-- Location: LABCELL_X23_Y8_N39
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_~GND~combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout\);

-- Location: FF_X23_Y8_N41
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout\,
	asdata => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: IOIBUF_X89_Y21_N38
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: LABCELL_X23_Y8_N48
\u0|pio_1|read_mux_out[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_1|read_mux_out\(2) = ( \SW[2]~input_o\ & ( (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & !\u0|nios2_gen2_0|cpu|W_alu_result\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	dataf => \ALT_INV_SW[2]~input_o\,
	combout => \u0|pio_1|read_mux_out\(2));

-- Location: FF_X23_Y8_N50
\u0|pio_1|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_1|read_mux_out\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_1|readdata\(2));

-- Location: FF_X23_Y8_N8
\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|pio_1|readdata\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(2));

-- Location: LABCELL_X23_Y8_N6
\u0|mm_interconnect_0|rsp_mux|src_data[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[2]~6_combout\ = ( \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(2) & ( \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2) & (!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2))))) ) ) ) # ( !\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(2) & ( \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2) & ((!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2)))) ) ) ) 
-- # ( \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(2) & ( !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2)))) ) ) ) # ( 
-- !\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(2) & ( !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000110011001100000010101010101000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_av_readdata_pre\(2),
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(2),
	datae => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_readdata_pre\(2),
	dataf => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[2]~6_combout\);

-- Location: LABCELL_X36_Y9_N42
\u0|mm_interconnect_0|cmd_mux_002|src_payload~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|nios2_gen2_0|cpu|d_writedata\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(2),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\);

-- Location: M10K_X38_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y10_N30
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000011110101010100110011111111110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X25_Y8_N51
\u0|mm_interconnect_0|rsp_mux|src_data[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data\(2) = ( \u0|mm_interconnect_0|rsp_mux|src_data[2]~6_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout\ & ( 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|rsp_mux|src_data[2]~6_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout\ ) ) # ( \u0|mm_interconnect_0|rsp_mux|src_data[2]~6_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout\ & ( (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|rsp_mux|src_data[2]~6_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000101010111111111111111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(2),
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	datae => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[2]~6_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w2_n0_mux_dataout~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data\(2));

-- Location: FF_X25_Y8_N52
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data\(2),
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(2));

-- Location: LABCELL_X18_Y10_N12
\u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~15_combout\ = ( \u0|nios2_gen2_0|cpu|W_alu_result\(2) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\)))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(2))))) ) ) # ( !\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ( (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110001101000001011000110100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte0_data\(2),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~15_combout\);

-- Location: LABCELL_X17_Y7_N51
\u0|nios2_gen2_0|cpu|d_writedata[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[10]~feeder_combout\ = \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[10]~feeder_combout\);

-- Location: FF_X17_Y7_N52
\u0|nios2_gen2_0|cpu|d_writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[10]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(10));

-- Location: MLABCELL_X15_Y5_N30
\u0|mm_interconnect_0|cmd_mux_001|src_payload~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|nios2_gen2_0|cpu|d_writedata\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(10),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\);

-- Location: FF_X15_Y5_N31
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(10));

-- Location: MLABCELL_X15_Y5_N33
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\) # (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(10)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10) & ( (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(10) & 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(10),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(10),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24_combout\);

-- Location: FF_X16_Y6_N58
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(8));

-- Location: FF_X24_Y8_N10
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8));

-- Location: MLABCELL_X21_Y10_N24
\u0|nios2_gen2_0|cpu|F_iw[8]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[8]~12_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8))) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010101010100000001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(8),
	datad => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w8_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[8]~12_combout\);

-- Location: FF_X21_Y10_N25
\u0|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[8]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y9_N6
\u0|nios2_gen2_0|cpu|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add0~5_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|F_pc\(2) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~10\ ))
-- \u0|nios2_gen2_0|cpu|Add0~6\ = CARRY(( \u0|nios2_gen2_0|cpu|F_pc\(2) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(2),
	cin => \u0|nios2_gen2_0|cpu|Add0~10\,
	sumout => \u0|nios2_gen2_0|cpu|Add0~5_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add0~6\);

-- Location: MLABCELL_X15_Y9_N24
\u0|nios2_gen2_0|cpu|R_src1[4]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[4]~15_combout\ = ( \u0|nios2_gen2_0|cpu|R_src1~1_combout\ & ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) & ( (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q\)) # (\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add0~5_sumout\))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & ( 
-- \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) & ( (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\) # (\u0|nios2_gen2_0|cpu|Add0~5_sumout\) ) ) ) # ( \u0|nios2_gen2_0|cpu|R_src1~1_combout\ & ( 
-- !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) & ( (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & (\u0|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q\)) # (\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|Add0~5_sumout\))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & ( !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) & ( (\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|Add0~5_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001110100011111001111110011110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[8]~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~5_sumout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~1_combout\,
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	combout => \u0|nios2_gen2_0|cpu|R_src1[4]~15_combout\);

-- Location: FF_X15_Y9_N26
\u0|nios2_gen2_0|cpu|E_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[4]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(4));

-- Location: LABCELL_X17_Y10_N15
\u0|nios2_gen2_0|cpu|E_logic_result[4]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[4]~13_combout\ = ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( (!\u0|nios2_gen2_0|cpu|E_src2[4]~DUPLICATE_q\ & (\u0|nios2_gen2_0|cpu|E_src1\(4) & \u0|nios2_gen2_0|cpu|R_logic_op\(1))) # 
-- (\u0|nios2_gen2_0|cpu|E_src2[4]~DUPLICATE_q\ & (!\u0|nios2_gen2_0|cpu|E_src1\(4) $ (!\u0|nios2_gen2_0|cpu|R_logic_op\(1)))) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(4)) # 
-- (\u0|nios2_gen2_0|cpu|E_src2[4]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000011110000111000101100001011010000111100001110001011000010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2[4]~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(4),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[4]~13_combout\);

-- Location: FF_X15_Y10_N16
\u0|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y10_N45
\u0|nios2_gen2_0|cpu|E_alu_result[4]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[4]~14_combout\ = ( \u0|nios2_gen2_0|cpu|Add2~53_sumout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\) # ((\u0|nios2_gen2_0|cpu|E_logic_result[4]~13_combout\)))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (((\u0|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q\)))) ) ) # ( !\u0|nios2_gen2_0|cpu|Add2~53_sumout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_logic_result[4]~13_combout\))) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (((\u0|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[4]~13_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[4]~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~53_sumout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[4]~14_combout\);

-- Location: FF_X17_Y10_N46
\u0|nios2_gen2_0|cpu|W_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[4]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(4));

-- Location: LABCELL_X27_Y9_N54
\u0|mm_interconnect_0|pio_0_s1_agent|m0_write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout\ = ( \u0|pio_0|always0~2_combout\ & ( \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ & ( (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(5) & 
-- (\u0|mm_interconnect_0|router|Equal2~1_combout\ & \u0|mm_interconnect_0|router|Equal2~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(4),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(5),
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	datad => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	datae => \u0|pio_0|ALT_INV_always0~2_combout\,
	dataf => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|ALT_INV_always2~0_combout\,
	combout => \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout\);

-- Location: LABCELL_X27_Y9_N21
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout\ = (\u0|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout\ & (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) & ((!\u0|pio_0|always0~0_combout\) # 
-- (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010100000000010001010000000001000101000000000100010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_agent|ALT_INV_m0_write~0_combout\,
	datab => \u0|pio_0|ALT_INV_always0~0_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_wait_latency_counter[1]~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X27_Y9_N23
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0));

-- Location: LABCELL_X27_Y9_N15
\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout\ = ( \u0|pio_0|always0~0_combout\ & ( (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) & (\u0|pio_0|always0~1_combout\ & 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q\ & \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\))) ) ) # ( !\u0|pio_0|always0~0_combout\ & ( 
-- (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) & (\u0|pio_0|always0~1_combout\ & (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_wait_latency_counter\(0),
	datab => \u0|pio_0|ALT_INV_always0~1_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_wait_latency_counter[1]~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_uav_read~0_combout\,
	dataf => \u0|pio_0|ALT_INV_always0~0_combout\,
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X27_Y9_N16
\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LABCELL_X22_Y9_N45
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout\ = \u0|jtag_uart_0|ien_AE~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ALT_INV_ien_AE~q\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout\);

-- Location: FF_X22_Y9_N47
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout\,
	asdata => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: FF_X18_Y8_N46
\u0|pio_0|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|pio_0|always0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(1));

-- Location: LABCELL_X22_Y9_N0
\u0|pio_0|readdata[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(1) = ( \u0|pio_0|data_out\(1) & ( (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	dataf => \u0|pio_0|ALT_INV_data_out\(1),
	combout => \u0|pio_0|readdata\(1));

-- Location: FF_X22_Y9_N2
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_0|readdata\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1));

-- Location: IOIBUF_X89_Y25_N21
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LABCELL_X22_Y9_N3
\u0|pio_1|read_mux_out[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_1|read_mux_out\(1) = ( \SW[1]~input_o\ & ( (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \u0|pio_1|read_mux_out\(1));

-- Location: FF_X22_Y9_N5
\u0|pio_1|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_1|read_mux_out\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_1|readdata\(1));

-- Location: FF_X22_Y9_N8
\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|pio_1|readdata\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(1));

-- Location: LABCELL_X22_Y9_N6
\u0|mm_interconnect_0|rsp_mux|src_data[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[1]~7_combout\ = ( \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(1) & ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1) & (!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1))))) ) ) ) # ( !\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(1) & ( \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1) & ((!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1)))) ) ) ) # ( 
-- \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(1) & ( !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1)))) ) ) ) # ( !\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(1) & ( 
-- !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110100000000011001000110010001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(1),
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_av_readdata_pre\(1),
	datad => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_readdata_pre\(1),
	dataf => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[1]~7_combout\);

-- Location: LABCELL_X19_Y11_N39
\u0|mm_interconnect_0|cmd_mux_002|src_payload~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\);

-- Location: M10K_X14_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y13_N15
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ & 
-- ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a97~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a33~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a65~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X21_Y9_N18
\u0|mm_interconnect_0|rsp_mux|src_data[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data\(1) = ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (!\u0|mm_interconnect_0|rsp_mux|src_data[1]~7_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout\)) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( 
-- \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (!\u0|mm_interconnect_0|rsp_mux|src_data[1]~7_combout\) # (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1)) ) ) ) # ( 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (!\u0|mm_interconnect_0|rsp_mux|src_data[1]~7_combout\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( 
-- !\u0|mm_interconnect_0|rsp_mux|src_data[1]~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101110111011101110101010111111111011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[1]~7_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w1_n0_mux_dataout~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(1),
	datae => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data\(1));

-- Location: FF_X21_Y9_N19
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data\(1),
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(1));

-- Location: LABCELL_X18_Y10_N36
\u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~16_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ( (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(1)) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ((\u0|nios2_gen2_0|cpu|W_alu_result\(1))))) # (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte0_data\(1),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~16_combout\);

-- Location: LABCELL_X18_Y11_N3
\u0|nios2_gen2_0|cpu|E_st_data[24]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[24]~1_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24) & ( (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & ((!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))) ) ) # ( !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24) & ( 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & (((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ 
-- & (\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem8~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(8),
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(24),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[24]~1_combout\);

-- Location: FF_X18_Y11_N5
\u0|nios2_gen2_0|cpu|d_writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[24]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(24));

-- Location: LABCELL_X12_Y7_N3
\u0|mm_interconnect_0|cmd_mux_001|src_payload~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(24) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(24),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\);

-- Location: FF_X12_Y7_N4
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(24));

-- Location: MLABCELL_X8_Y6_N33
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(27),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder_combout\);

-- Location: FF_X8_Y6_N34
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24));

-- Location: LABCELL_X12_Y6_N6
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~4_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24) & ( (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(24)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(24),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(24),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~4_combout\);

-- Location: FF_X12_Y6_N14
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(26));

-- Location: FF_X24_Y10_N8
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26));

-- Location: LABCELL_X23_Y10_N12
\u0|nios2_gen2_0|cpu|F_iw[26]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[26]~21_combout\ = ( !\u0|nios2_gen2_0|cpu|intr_req~combout\ & ( (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26)))) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(26),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[26]~21_combout\);

-- Location: FF_X23_Y10_N13
\u0|nios2_gen2_0|cpu|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[26]~21_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(26));

-- Location: LABCELL_X35_Y11_N0
\u0|nios2_gen2_0|cpu|d_writedata[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[4]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[4]~feeder_combout\);

-- Location: FF_X35_Y11_N1
\u0|nios2_gen2_0|cpu|d_writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[4]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(4));

-- Location: MLABCELL_X21_Y6_N3
\u0|mm_interconnect_0|cmd_mux_001|src_payload~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(4) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(4),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\);

-- Location: FF_X21_Y6_N4
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(4));

-- Location: FF_X4_Y6_N31
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(6));

-- Location: LABCELL_X1_Y6_N54
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6) & ( 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(6)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6) & ( 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(6),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(6),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\);

-- Location: LABCELL_X2_Y5_N9
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\ = ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(7))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(8)))) ) ) ) # ( 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(7))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(8)))) ) ) ) # ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(8) & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) ) ) ) # ( 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000000111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(7),
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~36_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(8),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_cdr~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\);

-- Location: FF_X1_Y5_N56
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(7));

-- Location: FF_X6_Y6_N41
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(7),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7));

-- Location: LABCELL_X9_Y6_N45
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & ( 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010101110101011100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(4),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(7),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4_combout\);

-- Location: FF_X9_Y6_N46
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4));

-- Location: MLABCELL_X15_Y6_N27
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~5_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4) & ( (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(4)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(4),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(4),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~5_combout\);

-- Location: FF_X8_Y6_N25
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3));

-- Location: LABCELL_X10_Y6_N33
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(3),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(3),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\);

-- Location: FF_X8_Y6_N31
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2));

-- Location: LABCELL_X17_Y6_N48
\u0|mm_interconnect_0|cmd_mux_001|src_payload~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(2) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\);

-- Location: FF_X17_Y6_N50
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(2));

-- Location: LABCELL_X17_Y6_N51
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(2) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2)) ) ) # ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(2) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(2),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(2),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: FF_X16_Y6_N43
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(6));

-- Location: FF_X21_Y10_N53
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6));

-- Location: MLABCELL_X21_Y10_N21
\u0|nios2_gen2_0|cpu|F_iw[6]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[6]~16_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6))) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000100010001010100010001000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(6),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w6_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[6]~16_combout\);

-- Location: FF_X21_Y10_N23
\u0|nios2_gen2_0|cpu|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[6]~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(6));

-- Location: LABCELL_X18_Y11_N33
\u0|nios2_gen2_0|cpu|R_src2_lo[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[0]~5_combout\ = ( \u0|nios2_gen2_0|cpu|R_src2_lo~0_combout\ & ( (\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0) & (!\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ & 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\)) ) ) # ( !\u0|nios2_gen2_0|cpu|R_src2_lo~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(6) & !\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_force_src2_zero~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(6),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_lo~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[0]~5_combout\);

-- Location: FF_X18_Y11_N34
\u0|nios2_gen2_0|cpu|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[0]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(0));

-- Location: LABCELL_X16_Y10_N54
\u0|nios2_gen2_0|cpu|E_mem_byte_en~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_mem_byte_en~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\) # (!\u0|nios2_gen2_0|cpu|Add2~69_sumout\) ) ) # ( !\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & ( 
-- ((!\u0|nios2_gen2_0|cpu|Add2~65_sumout\ & !\u0|nios2_gen2_0|cpu|Add2~69_sumout\)) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010111010101110101011101010111111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~65_sumout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~69_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem8~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_mem_byte_en~0_combout\);

-- Location: FF_X16_Y10_N55
\u0|nios2_gen2_0|cpu|d_byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_mem_byte_en~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_byteenable\(0));

-- Location: LABCELL_X13_Y6_N57
\u0|mm_interconnect_0|cmd_mux_001|src_data[32]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(32) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( (\u0|nios2_gen2_0|cpu|d_byteenable\(0)) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_d_byteenable\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(32));

-- Location: FF_X13_Y6_N58
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|byteenable\(0));

-- Location: LABCELL_X13_Y6_N0
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|byteenable\(0) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|byteenable\(0) & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_byteenable\(0),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: FF_X12_Y6_N25
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(24));

-- Location: FF_X23_Y10_N46
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24));

-- Location: LABCELL_X23_Y10_N18
\u0|nios2_gen2_0|cpu|F_iw[24]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[24]~19_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24))) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & ( 
-- (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000001010000011100000101000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(24),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[24]~19_combout\);

-- Location: FF_X23_Y10_N19
\u0|nios2_gen2_0|cpu|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[24]~19_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(24));

-- Location: LABCELL_X31_Y11_N36
\u0|nios2_gen2_0|cpu|d_writedata[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[23]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(7),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[23]~feeder_combout\);

-- Location: FF_X31_Y11_N37
\u0|nios2_gen2_0|cpu|d_writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[23]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_st_data[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(23));

-- Location: LABCELL_X31_Y11_N39
\u0|mm_interconnect_0|cmd_mux_002|src_payload~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(23),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\);

-- Location: M10K_X38_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LABCELL_X23_Y9_N6
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w23_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a55~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a119~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a87~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X23_Y10_N51
\u0|nios2_gen2_0|cpu|F_iw[23]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[23]~18_combout\ = ( \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout\)) # (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23)))) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100110011000000010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w23_n0_mux_dataout~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(23),
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[23]~18_combout\);

-- Location: FF_X23_Y10_N52
\u0|nios2_gen2_0|cpu|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[23]~18_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(23));

-- Location: FF_X19_Y11_N34
\u0|nios2_gen2_0|cpu|d_writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[9]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(9));

-- Location: LABCELL_X17_Y6_N45
\u0|mm_interconnect_0|cmd_mux_001|src_payload~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(9) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(9),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\);

-- Location: FF_X17_Y6_N46
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(9));

-- Location: LABCELL_X4_Y6_N18
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(11),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder_combout\);

-- Location: FF_X4_Y6_N19
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(11));

-- Location: MLABCELL_X3_Y6_N36
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(13) & ( 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11)))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(11)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(13) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11)))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(11),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(11),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(13),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\);

-- Location: FF_X3_Y6_N38
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(12));

-- Location: FF_X3_Y6_N23
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(12),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12));

-- Location: LABCELL_X9_Y6_N9
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout\))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12))))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout\)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(9),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(12),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6_combout\);

-- Location: FF_X9_Y6_N10
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9));

-- Location: MLABCELL_X6_Y6_N24
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~23_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9) & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(9) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9) & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(9),
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(9),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~23_combout\);

-- Location: FF_X12_Y6_N34
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(22));

-- Location: FF_X19_Y6_N40
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22));

-- Location: LABCELL_X23_Y10_N48
\u0|nios2_gen2_0|cpu|F_iw[22]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[22]~17_combout\ = ( \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout\)) # (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22)))) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000001100010011000000110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(22),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w22_n0_mux_dataout~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[22]~17_combout\);

-- Location: FF_X23_Y10_N49
\u0|nios2_gen2_0|cpu|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[22]~17_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(22));

-- Location: LABCELL_X18_Y11_N39
\u0|nios2_gen2_0|cpu|R_src2_lo[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout\ = ( \u0|nios2_gen2_0|cpu|R_src2_lo~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ & 
-- \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))) ) ) # ( !\u0|nios2_gen2_0|cpu|R_src2_lo~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ 
-- & \u0|nios2_gen2_0|cpu|D_iw[7]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_force_src2_zero~q\,
	datac => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[7]~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_lo~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout\);

-- Location: FF_X18_Y11_N40
\u0|nios2_gen2_0|cpu|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(1));

-- Location: LABCELL_X16_Y10_N0
\u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout\ = ( \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\) # (!\u0|nios2_gen2_0|cpu|Add2~69_sumout\) ) ) # ( !\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ( 
-- ((!\u0|nios2_gen2_0|cpu|Add2~69_sumout\ & \u0|nios2_gen2_0|cpu|Add2~65_sumout\)) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111110011001100111111001111111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem8~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~69_sumout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~65_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem16~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout\);

-- Location: FF_X16_Y10_N1
\u0|nios2_gen2_0|cpu|d_byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_byteenable\(1));

-- Location: LABCELL_X13_Y6_N27
\u0|mm_interconnect_0|cmd_mux_001|src_data[33]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(33) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( (\u0|nios2_gen2_0|cpu|d_byteenable\(1)) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_d_byteenable\(1),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(33));

-- Location: FF_X13_Y6_N29
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|byteenable\(1));

-- Location: LABCELL_X13_Y6_N24
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~2_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|byteenable\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_byteenable\(1),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~2_combout\);

-- Location: FF_X16_Y6_N10
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(21));

-- Location: FF_X25_Y10_N49
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21));

-- Location: MLABCELL_X21_Y10_N3
\u0|nios2_gen2_0|cpu|F_iw[21]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[21]~25_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout\ & ( ((!\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21)))) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000101111111110000010111111111001101111111111100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(21),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[21]~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w21_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[21]~25_combout\);

-- Location: FF_X21_Y10_N4
\u0|nios2_gen2_0|cpu|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[21]~25_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(21));

-- Location: LABCELL_X18_Y12_N12
\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(21) & ( \u0|nios2_gen2_0|cpu|D_iw\(26) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(21) & ( \u0|nios2_gen2_0|cpu|D_iw\(26) & ( \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ ) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|D_iw\(21) & ( !\u0|nios2_gen2_0|cpu|D_iw\(26) & ( !\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_b_is_dst~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(21),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(26),
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\);

-- Location: LABCELL_X17_Y11_N48
\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\ = ( \u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ( \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\ ) ) # ( !\u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ( \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\ ) ) # ( 
-- \u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ( !\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\ ) ) # ( !\u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ( !\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100010101111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~10_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[4]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\);

-- Location: FF_X17_Y11_N50
\u0|nios2_gen2_0|cpu|R_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_dst_regnum\(4));

-- Location: MLABCELL_X15_Y9_N15
\u0|nios2_gen2_0|cpu|R_src1[9]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[9]~4_combout\ = ( \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) & ( \u0|nios2_gen2_0|cpu|R_src1~0_combout\ & ( \u0|nios2_gen2_0|cpu|Add0~17_sumout\ ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) & ( \u0|nios2_gen2_0|cpu|R_src1~0_combout\ & ( \u0|nios2_gen2_0|cpu|Add0~17_sumout\ ) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) & ( !\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_src1~1_combout\) # (\u0|nios2_gen2_0|cpu|D_iw\(13)) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) & ( !\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & ( (\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~17_sumout\,
	datae => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(9),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[9]~4_combout\);

-- Location: FF_X15_Y9_N16
\u0|nios2_gen2_0|cpu|E_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[9]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(9));

-- Location: LABCELL_X12_Y9_N0
\u0|nios2_gen2_0|cpu|E_logic_result[9]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[9]~2_combout\ = ( \u0|nios2_gen2_0|cpu|E_src1\(9) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((!\u0|nios2_gen2_0|cpu|E_src2\(9)) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(0)))) ) ) # ( !\u0|nios2_gen2_0|cpu|E_src1\(9) & ( 
-- (!\u0|nios2_gen2_0|cpu|E_src2\(9) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0))) # (\u0|nios2_gen2_0|cpu|E_src2\(9) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000011110000110000001100001111001111000000111100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(9),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(9),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[9]~2_combout\);

-- Location: LABCELL_X12_Y8_N12
\u0|nios2_gen2_0|cpu|E_alu_result[9]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[9]~3_combout\ = ( \u0|nios2_gen2_0|cpu|E_logic_result[9]~2_combout\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(9) & ( ((\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\)) # 
-- (\u0|nios2_gen2_0|cpu|Add2~9_sumout\) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_logic_result[9]~2_combout\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(9) & ( ((\u0|nios2_gen2_0|cpu|Add2~9_sumout\ & !\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\)) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\) ) ) ) # ( \u0|nios2_gen2_0|cpu|E_logic_result[9]~2_combout\ & ( !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(9) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\) # 
-- (\u0|nios2_gen2_0|cpu|Add2~9_sumout\))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_logic_result[9]~2_combout\ & ( !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(9) & ( (\u0|nios2_gen2_0|cpu|Add2~9_sumout\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100001111000000111111000011110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~9_sumout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[9]~2_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(9),
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[9]~3_combout\);

-- Location: FF_X12_Y8_N13
\u0|nios2_gen2_0|cpu|W_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[9]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(9));

-- Location: LABCELL_X17_Y8_N57
\u0|mm_interconnect_0|cmd_mux_001|src_data[45]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(45) = ( \u0|nios2_gen2_0|cpu|F_pc\(7) & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(9))) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|F_pc\(7) & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(9),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(7),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(45));

-- Location: FF_X17_Y8_N58
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(7));

-- Location: MLABCELL_X15_Y6_N18
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(7) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9)) ) ) # ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(7) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(9),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(7),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: FF_X10_Y6_N55
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(25));

-- Location: FF_X17_Y8_N10
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25));

-- Location: LABCELL_X23_Y10_N21
\u0|nios2_gen2_0|cpu|F_iw[25]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[25]~20_combout\ = ( !\u0|nios2_gen2_0|cpu|intr_req~combout\ & ( (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25)))) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(25),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[25]~20_combout\);

-- Location: FF_X23_Y10_N22
\u0|nios2_gen2_0|cpu|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[25]~20_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(25));

-- Location: FF_X23_Y10_N59
\u0|nios2_gen2_0|cpu|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[20]~26_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(20));

-- Location: LABCELL_X23_Y10_N42
\u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(20) & ( (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\) # (\u0|nios2_gen2_0|cpu|D_iw\(25)) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(20) & ( (\u0|nios2_gen2_0|cpu|D_iw\(25) & 
-- \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(25),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_b_is_dst~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(20),
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout\);

-- Location: LABCELL_X17_Y11_N12
\u0|nios2_gen2_0|cpu|D_dst_regnum[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout\ = ( \u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ( \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout\ ) ) # ( !\u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ( \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout\ ) ) # ( 
-- \u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ( !\u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout\ ) ) # ( !\u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ( !\u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110111001111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~2_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~10_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[3]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout\);

-- Location: FF_X17_Y11_N14
\u0|nios2_gen2_0|cpu|R_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_dst_regnum\(3));

-- Location: FF_X18_Y11_N31
\u0|nios2_gen2_0|cpu|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[8]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src2[6]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(8));

-- Location: LABCELL_X18_Y11_N27
\u0|nios2_gen2_0|cpu|E_logic_result[8]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[8]~5_combout\ = ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( (!\u0|nios2_gen2_0|cpu|E_src2\(8) & (\u0|nios2_gen2_0|cpu|E_src1\(8) & \u0|nios2_gen2_0|cpu|R_logic_op\(1))) # (\u0|nios2_gen2_0|cpu|E_src2\(8) & 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(8) $ (!\u0|nios2_gen2_0|cpu|R_logic_op\(1)))) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(8)) # (\u0|nios2_gen2_0|cpu|E_src2\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000011110000111100001111000011100010110000101100001011000010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(8),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(8),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[8]~5_combout\);

-- Location: LABCELL_X12_Y8_N39
\u0|nios2_gen2_0|cpu|E_alu_result[8]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[8]~6_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(8) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result\(8) & ( 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add2~21_sumout\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[8]~5_combout\))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( 
-- !\u0|nios2_gen2_0|cpu|E_shift_rot_result\(8) & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add2~21_sumout\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[8]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000000001010011010100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~21_sumout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[8]~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(8),
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[8]~6_combout\);

-- Location: FF_X12_Y8_N40
\u0|nios2_gen2_0|cpu|W_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[8]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(8));

-- Location: LABCELL_X17_Y8_N48
\u0|mm_interconnect_0|cmd_mux_001|src_data[44]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(44) = ( \u0|nios2_gen2_0|cpu|F_pc\(6) & ( ((\u0|nios2_gen2_0|cpu|W_alu_result\(8) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|F_pc\(6) & ( (\u0|nios2_gen2_0|cpu|W_alu_result\(8) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(8),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(6),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(44));

-- Location: FF_X17_Y8_N50
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(6));

-- Location: LABCELL_X11_Y6_N42
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8) & ( (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(6)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(6),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(8),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: FF_X12_Y6_N31
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(18));

-- Location: FF_X19_Y6_N34
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18));

-- Location: MLABCELL_X21_Y10_N54
\u0|nios2_gen2_0|cpu|F_iw[18]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[18]~23_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout\ & ( \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout\ & ( \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout\ & ( 
-- !\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)) # 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout\ & ( !\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ & ( 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18) & (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000001100000111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(18),
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w18_n0_mux_dataout~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_hbreak_req~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[18]~23_combout\);

-- Location: FF_X21_Y10_N56
\u0|nios2_gen2_0|cpu|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[18]~23_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(18));

-- Location: LABCELL_X17_Y11_N30
\u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ & ( \u0|nios2_gen2_0|cpu|D_iw\(23) ) ) # ( !\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ & ( \u0|nios2_gen2_0|cpu|D_iw\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(18),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(23),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_b_is_dst~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\);

-- Location: LABCELL_X17_Y11_N6
\u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\ = ( \u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ( \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\ ) ) # ( !\u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ( \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\ & ( 
-- (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & ((!\u0|nios2_gen2_0|cpu|Equal0~0_combout\) # ((!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ & !\u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\)))) ) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ( !\u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~10_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\);

-- Location: FF_X17_Y11_N8
\u0|nios2_gen2_0|cpu|R_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_dst_regnum\(1));

-- Location: FF_X19_Y11_N11
\u0|nios2_gen2_0|cpu|d_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(3));

-- Location: LABCELL_X10_Y6_N30
\u0|mm_interconnect_0|cmd_mux_001|src_payload~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|nios2_gen2_0|cpu|d_writedata\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(3),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\);

-- Location: FF_X10_Y6_N32
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(3));

-- Location: LABCELL_X10_Y6_N45
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(3) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\) ) ) # ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(3) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_take_action_ocireg~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_single_step_mode~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(3),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X10_Y6_N46
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LABCELL_X18_Y9_N42
\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\ = ( \u0|nios2_gen2_0|cpu|F_valid~0_combout\ & ( (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\ & 
-- \u0|nios2_gen2_0|cpu|hbreak_enabled~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|F_valid~0_combout\ & ( (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\ & 
-- ((\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\) # (\u0|nios2_gen2_0|cpu|hbreak_enabled~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_single_step_mode~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_hbreak_enabled~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_wait_for_one_post_bret_inst~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_F_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\);

-- Location: FF_X18_Y9_N44
\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\);

-- Location: LABCELL_X7_Y6_N15
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\ & 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\) # 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(18),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_break_on_reset~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(19),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: FF_X7_Y6_N17
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\);

-- Location: FF_X7_Y6_N41
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|rst_controller|r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: LABCELL_X7_Y6_N18
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|ALT_INV_din_s1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X7_Y6_N20
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LABCELL_X7_Y6_N36
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20)) # 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21))))) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21))) ) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\ & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\) # 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21))) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\ & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111011111110111100000101101011110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(20),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(21),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_break_on_reset~q\,
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_jtag_break~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|ALT_INV_dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\);

-- Location: FF_X7_Y6_N37
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\);

-- Location: LABCELL_X18_Y9_N51
\u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\ = ( \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|hbreak_enabled~q\) # (!\u0|nios2_gen2_0|cpu|hbreak_pending~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|hbreak_enabled~q\ & \u0|nios2_gen2_0|cpu|hbreak_pending~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101011111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_hbreak_enabled~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_hbreak_pending~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_hbreak_req~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\);

-- Location: FF_X18_Y9_N53
\u0|nios2_gen2_0|cpu|hbreak_pending\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|hbreak_pending~q\);

-- Location: LABCELL_X18_Y9_N48
\u0|nios2_gen2_0|cpu|hbreak_req~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ = ( \u0|nios2_gen2_0|cpu|hbreak_pending~q\ & ( (!\u0|nios2_gen2_0|cpu|hbreak_enabled~q\ & ((!\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\) # (\u0|nios2_gen2_0|cpu|W_valid~q\))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|hbreak_pending~q\ & ( (!\u0|nios2_gen2_0|cpu|hbreak_enabled~q\ & (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\ & 
-- ((!\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\) # (\u0|nios2_gen2_0|cpu|W_valid~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001010000010000000101010001000101010101000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_hbreak_enabled~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_wait_for_one_post_bret_inst~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_jtag_break~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_valid~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_hbreak_pending~q\,
	combout => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\);

-- Location: FF_X21_Y10_N29
\u0|nios2_gen2_0|cpu|D_iw[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[7]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw[7]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y9_N21
\u0|nios2_gen2_0|cpu|R_src1[3]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[3]~16_combout\ = ( \u0|nios2_gen2_0|cpu|R_src1~1_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw[7]~DUPLICATE_q\))) # (\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|Add0~9_sumout\)) ) ) # ( !\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3)))) # 
-- (\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & (\u0|nios2_gen2_0|cpu|Add0~9_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001101010011010100000101111101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~9_sumout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[7]~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[3]~16_combout\);

-- Location: FF_X15_Y9_N22
\u0|nios2_gen2_0|cpu|E_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[3]~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(3));

-- Location: LABCELL_X16_Y9_N57
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~2_combout\ = ( \u0|nios2_gen2_0|cpu|Add2~57_sumout\ & ( (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add0~9_sumout\) # (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|Add2~57_sumout\ & ( (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & \u0|nios2_gen2_0|cpu|Add0~9_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000100010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~9_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~57_sumout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~2_combout\);

-- Location: FF_X16_Y9_N58
\u0|nios2_gen2_0|cpu|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(1));

-- Location: LABCELL_X17_Y9_N12
\u0|nios2_gen2_0|cpu|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add0~29_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|F_pc\(4) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~34\ ))
-- \u0|nios2_gen2_0|cpu|Add0~30\ = CARRY(( \u0|nios2_gen2_0|cpu|F_pc\(4) ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(4),
	cin => \u0|nios2_gen2_0|cpu|Add0~34\,
	sumout => \u0|nios2_gen2_0|cpu|Add0~29_sumout\,
	cout => \u0|nios2_gen2_0|cpu|Add0~30\);

-- Location: LABCELL_X16_Y9_N33
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~7_combout\ = ( \u0|nios2_gen2_0|cpu|Add0~29_sumout\ & ( (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & ((!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\) # (\u0|nios2_gen2_0|cpu|Add2~13_sumout\))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|Add0~29_sumout\ & ( (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & \u0|nios2_gen2_0|cpu|Add2~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~13_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~29_sumout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~7_combout\);

-- Location: FF_X16_Y9_N34
\u0|nios2_gen2_0|cpu|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(4));

-- Location: LABCELL_X16_Y9_N30
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~6_combout\ = ( \u0|nios2_gen2_0|cpu|Add2~5_sumout\ & ( (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add0~25_sumout\) # (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|Add2~5_sumout\ & ( (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & \u0|nios2_gen2_0|cpu|Add0~25_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~25_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~5_sumout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~6_combout\);

-- Location: FF_X16_Y9_N32
\u0|nios2_gen2_0|cpu|F_pc[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc[5]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y8_N30
\u0|mm_interconnect_0|cmd_mux_001|src_data[43]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(43) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( ((\u0|nios2_gen2_0|cpu|W_alu_result\(7) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))) # (\u0|nios2_gen2_0|cpu|F_pc[5]~DUPLICATE_q\) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (\u0|nios2_gen2_0|cpu|W_alu_result\(7) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc[5]~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(7),
	datad => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(43));

-- Location: FF_X17_Y8_N31
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address[5]~DUPLICATE_q\);

-- Location: LABCELL_X13_Y6_N3
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address[5]~DUPLICATE_q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7)) ) ) # ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address[5]~DUPLICATE_q\ & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(7),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address[5]~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: FF_X10_Y6_N29
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(0));

-- Location: FF_X10_Y6_N19
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0));

-- Location: LABCELL_X23_Y10_N30
\u0|nios2_gen2_0|cpu|F_iw[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[0]~6_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0))) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout\ & ( 
-- (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0) & !\u0|nios2_gen2_0|cpu|intr_req~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000001010111000000000101011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[0]~6_combout\);

-- Location: FF_X23_Y10_N31
\u0|nios2_gen2_0|cpu|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[0]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(0));

-- Location: LABCELL_X22_Y11_N24
\u0|nios2_gen2_0|cpu|Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~7_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(1) & ( !\u0|nios2_gen2_0|cpu|D_iw\(3) & ( (!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & (!\u0|nios2_gen2_0|cpu|D_iw\(5) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & 
-- !\u0|nios2_gen2_0|cpu|D_iw\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|Equal0~7_combout\);

-- Location: LABCELL_X22_Y11_N21
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ = ( !\u0|nios2_gen2_0|cpu|Equal0~8_combout\ & ( !\u0|nios2_gen2_0|cpu|Equal0~9_combout\ & ( (!\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ & (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ & !\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~4_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~8_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: FF_X23_Y10_N26
\u0|nios2_gen2_0|cpu|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[17]~22_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(17));

-- Location: LABCELL_X23_Y10_N9
\u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(17) & ( (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\) # (\u0|nios2_gen2_0|cpu|D_iw\(22)) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(17) & ( (\u0|nios2_gen2_0|cpu|D_iw\(22) & 
-- \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(22),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_b_is_dst~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(17),
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout\);

-- Location: LABCELL_X17_Y11_N15
\u0|nios2_gen2_0|cpu|D_dst_regnum[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~7_combout\ = ( \u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ( \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout\ ) ) # ( !\u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ( \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout\ ) ) # ( 
-- \u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ( !\u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout\ ) ) # ( !\u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ( !\u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011011111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~10_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[0]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~7_combout\);

-- Location: FF_X17_Y11_N17
\u0|nios2_gen2_0|cpu|R_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_dst_regnum\(0));

-- Location: FF_X16_Y11_N19
\u0|nios2_gen2_0|cpu|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[6]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src2[6]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(6));

-- Location: FF_X12_Y9_N10
\u0|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y9_N6
\u0|nios2_gen2_0|cpu|E_logic_result[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[6]~3_combout\ = ( \u0|nios2_gen2_0|cpu|E_src1\(6) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((!\u0|nios2_gen2_0|cpu|E_src2\(6)) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(0)))) ) ) # ( !\u0|nios2_gen2_0|cpu|E_src1\(6) & ( 
-- (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src2\(6) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src2\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000101101001010000010101010101010110100101010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(6),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(6),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[6]~3_combout\);

-- Location: LABCELL_X12_Y8_N45
\u0|nios2_gen2_0|cpu|E_alu_result[6]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[6]~4_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( \u0|nios2_gen2_0|cpu|E_logic_result[6]~3_combout\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE_q\ ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( \u0|nios2_gen2_0|cpu|E_logic_result[6]~3_combout\ & ( (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\) # (\u0|nios2_gen2_0|cpu|Add2~13_sumout\) ) ) ) # ( \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[6]~3_combout\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE_q\ ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ( !\u0|nios2_gen2_0|cpu|E_logic_result[6]~3_combout\ & ( 
-- (\u0|nios2_gen2_0|cpu|Add2~13_sumout\ & !\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011110000111101110111011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~13_sumout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[6]~DUPLICATE_q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[6]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[6]~4_combout\);

-- Location: FF_X12_Y8_N46
\u0|nios2_gen2_0|cpu|W_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[6]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(6));

-- Location: LABCELL_X17_Y8_N27
\u0|mm_interconnect_0|cmd_mux_001|src_data[42]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(42) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( ((\u0|nios2_gen2_0|cpu|W_alu_result\(6) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))) # (\u0|nios2_gen2_0|cpu|F_pc\(4)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (\u0|nios2_gen2_0|cpu|W_alu_result\(6) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(6),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(4),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(42));

-- Location: FF_X17_Y8_N29
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(4));

-- Location: LABCELL_X9_Y5_N39
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\) # (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(4)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6) & ( (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(4) & 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(4),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(6),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: FF_X16_Y6_N22
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(16));

-- Location: FF_X19_Y8_N29
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16));

-- Location: LABCELL_X19_Y8_N45
\u0|nios2_gen2_0|cpu|F_iw[16]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[16]~5_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\ & ( (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16) & (((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout\)))) # (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16) & (((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout\)) # (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100010001000111110001000100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(16),
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w16_n0_mux_dataout~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[21]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[16]~5_combout\);

-- Location: FF_X19_Y8_N46
\u0|nios2_gen2_0|cpu|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[16]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(16));

-- Location: LABCELL_X16_Y11_N3
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(16) & ( (\u0|nios2_gen2_0|cpu|D_iw\(15) & \u0|nios2_gen2_0|cpu|D_iw\(12)) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(16) & ( (\u0|nios2_gen2_0|cpu|D_iw\(12) & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(11)) # (\u0|nios2_gen2_0|cpu|D_iw\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\);

-- Location: LABCELL_X16_Y11_N0
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\ = ( \u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_shift_rot_right~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\);

-- Location: FF_X16_Y11_N1
\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\);

-- Location: LABCELL_X12_Y9_N39
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~12_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\) # (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(6)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q\ & ( (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & \u0|nios2_gen2_0|cpu|E_shift_rot_result\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result\(6),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[4]~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~12_combout\);

-- Location: FF_X12_Y9_N40
\u0|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~12_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y9_N54
\u0|nios2_gen2_0|cpu|E_logic_result[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[5]~12_combout\ = ( \u0|nios2_gen2_0|cpu|E_src2\(5) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((!\u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q\) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(0)))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_src2\(5) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q\ & !\u0|nios2_gen2_0|cpu|R_logic_op\(0))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000011110000110000001100110011001111000011001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1[5]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(5),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[5]~12_combout\);

-- Location: LABCELL_X17_Y10_N36
\u0|nios2_gen2_0|cpu|E_alu_result[5]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[5]~13_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[5]~12_combout\))) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q\)) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (\u0|nios2_gen2_0|cpu|Add2~49_sumout\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000111111001101010011010100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~49_sumout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[5]~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[5]~12_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[5]~13_combout\);

-- Location: FF_X17_Y10_N37
\u0|nios2_gen2_0|cpu|W_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[5]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(5));

-- Location: LABCELL_X27_Y8_N51
\u0|mm_interconnect_0|router|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~2_combout\ = ( \u0|mm_interconnect_0|router|Equal2~1_combout\ & ( \u0|nios2_gen2_0|cpu|W_alu_result\(4) & ( (!\u0|nios2_gen2_0|cpu|W_alu_result\(5) & \u0|mm_interconnect_0|router|Equal2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(5),
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	datae => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(4),
	combout => \u0|mm_interconnect_0|router|Equal2~2_combout\);

-- Location: LABCELL_X22_Y7_N33
\u0|mm_interconnect_0|cmd_demux|src1_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ = ( \u0|mm_interconnect_0|router|Equal0~2_combout\ & ( (!\u0|mm_interconnect_0|router|Equal3~1_combout\ & (!\u0|mm_interconnect_0|router|Equal2~2_combout\ & 
-- (!\u0|mm_interconnect_0|router|always1~0_combout\ & \u0|jtag_uart_0|av_waitrequest~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|ALT_INV_Equal3~1_combout\,
	datab => \u0|mm_interconnect_0|router|ALT_INV_Equal2~2_combout\,
	datac => \u0|mm_interconnect_0|router|ALT_INV_always1~0_combout\,
	datad => \u0|jtag_uart_0|ALT_INV_av_waitrequest~0_combout\,
	dataf => \u0|mm_interconnect_0|router|ALT_INV_Equal0~2_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\);

-- Location: LABCELL_X19_Y7_N42
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|write~0_combout\ = ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|write~q\ & ( (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|pio_0|always0~0_combout\ & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\) # (\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\))))) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|write~q\ & ( (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000100000011110000111100000000000011000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_waitrequest~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_write~q\,
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~0_combout\,
	datag => \u0|pio_0|ALT_INV_always0~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|write~0_combout\);

-- Location: FF_X19_Y7_N43
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|write~q\);

-- Location: FF_X17_Y8_N59
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address[7]~DUPLICATE_q\);

-- Location: FF_X17_Y8_N32
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(5));

-- Location: LABCELL_X17_Y8_N6
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ = ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(4) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(6) & ( (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(8) & (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address[7]~DUPLICATE_q\ & 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(3) & !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address[7]~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(3),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(5),
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(4),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(6),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LABCELL_X12_Y6_N18
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ = ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(2) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\ & ( (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ & (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(1) & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_write~q\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_Equal0~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(1),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(0),
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(2),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_debugaccess~q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X10_Y6_N49
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31));

-- Location: LABCELL_X10_Y6_N6
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25)) # 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & ( (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(0) & 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25)) # 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\))) ) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\ & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25)) # 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(25),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(0),
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_monitor_ready~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_take_action_ocireg~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: FF_X7_Y6_N22
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\);

-- Location: LABCELL_X10_Y6_N57
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(0) & ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(0) & (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(0),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_ienable\(31),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_monitor_ready~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\);

-- Location: FF_X10_Y6_N58
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(1));

-- Location: FF_X15_Y7_N28
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1));

-- Location: MLABCELL_X21_Y9_N51
\u0|nios2_gen2_0|cpu|F_iw[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[1]~7_combout\ = ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout\ ) ) # ( 
-- !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1))) ) ) ) # ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1))) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101110101011101010111010101110101011101010111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[21]~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(1),
	datae => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w1_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[1]~7_combout\);

-- Location: FF_X21_Y9_N52
\u0|nios2_gen2_0|cpu|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[1]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(1));

-- Location: MLABCELL_X21_Y8_N30
\u0|nios2_gen2_0|cpu|D_ctrl_ld~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_ld~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(2) & ( (\u0|nios2_gen2_0|cpu|D_iw\(1) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & ((!\u0|nios2_gen2_0|cpu|D_iw\(3)) # (!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\)))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|D_iw\(2) & ( (\u0|nios2_gen2_0|cpu|D_iw\(1) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & !\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000010000000101000000000000010100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_ld~0_combout\);

-- Location: FF_X21_Y8_N31
\u0|nios2_gen2_0|cpu|R_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_ld~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\);

-- Location: LABCELL_X11_Y9_N24
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|E_src2\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(0),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout\);

-- Location: LABCELL_X11_Y9_N57
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout\ = ( !\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\(0),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout\);

-- Location: FF_X11_Y9_N25
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0));

-- Location: LABCELL_X17_Y11_N27
\u0|nios2_gen2_0|cpu|Add3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add3~3_combout\ = !\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0) $ (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001010101101010100101010110101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\(1),
	combout => \u0|nios2_gen2_0|cpu|Add3~3_combout\);

-- Location: FF_X17_Y11_N29
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|Add3~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1));

-- Location: LABCELL_X17_Y11_N24
\u0|nios2_gen2_0|cpu|Add3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add3~2_combout\ = !\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2) $ (((\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1)) # (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001011111101000000101111110100000010111111010000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\(1),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\(2),
	combout => \u0|nios2_gen2_0|cpu|Add3~2_combout\);

-- Location: FF_X17_Y11_N26
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|Add3~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2));

-- Location: LABCELL_X17_Y11_N21
\u0|nios2_gen2_0|cpu|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add3~1_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2) & ( \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3) ) ) # ( !\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2) & ( !\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3) $ 
-- (((\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0)) # (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100001110111100010000111011100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\(1),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\(3),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\(2),
	combout => \u0|nios2_gen2_0|cpu|Add3~1_combout\);

-- Location: FF_X17_Y11_N23
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|Add3~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3));

-- Location: LABCELL_X17_Y11_N18
\u0|nios2_gen2_0|cpu|E_shift_rot_done~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_done~0_combout\ = (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1) & (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0) & (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2) & !\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\(1),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\(2),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\(3),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_done~0_combout\);

-- Location: LABCELL_X17_Y11_N3
\u0|nios2_gen2_0|cpu|Add3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add3~0_combout\ = ( \u0|nios2_gen2_0|cpu|E_shift_rot_done~0_combout\ & ( !\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(4) ) ) # ( !\u0|nios2_gen2_0|cpu|E_shift_rot_done~0_combout\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\(4),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_done~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|Add3~0_combout\);

-- Location: FF_X18_Y11_N50
\u0|nios2_gen2_0|cpu|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[4]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(4));

-- Location: FF_X17_Y11_N5
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|Add3~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(4));

-- Location: LABCELL_X17_Y11_N45
\u0|nios2_gen2_0|cpu|E_stall~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_stall~0_combout\ = ( \u0|nios2_gen2_0|cpu|E_new_inst~q\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_done~0_combout\ & ( ((\u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\)) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_new_inst~q\ & ( \u0|nios2_gen2_0|cpu|E_shift_rot_done~0_combout\ & ( (\u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & 
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(4))) ) ) ) # ( \u0|nios2_gen2_0|cpu|E_new_inst~q\ & ( !\u0|nios2_gen2_0|cpu|E_shift_rot_done~0_combout\ & ( ((\u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\)) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_new_inst~q\ & ( !\u0|nios2_gen2_0|cpu|E_shift_rot_done~0_combout\ & ( (\u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000111110001111100000000000100010001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_valid_from_R~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_cnt\(4),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_new_inst~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_done~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_stall~0_combout\);

-- Location: LABCELL_X24_Y9_N24
\u0|nios2_gen2_0|cpu|d_write_nxt~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_write_nxt~1_combout\ = ( \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\ & ( \u0|nios2_gen2_0|cpu|d_write~q\ & ( !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\ ) ) ) 
-- # ( !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\ & ( \u0|nios2_gen2_0|cpu|d_write~q\ & ( (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\ & (!\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\ & \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111101001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_av_waitrequest~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_av_waitrequest~1_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~2_combout\,
	datae => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_write~q\,
	combout => \u0|nios2_gen2_0|cpu|d_write_nxt~1_combout\);

-- Location: MLABCELL_X21_Y11_N36
\u0|nios2_gen2_0|cpu|E_ld_stall~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_ld_stall~2_combout\ = ( \u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & ( \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_valid_from_R~q\,
	combout => \u0|nios2_gen2_0|cpu|E_ld_stall~2_combout\);

-- Location: MLABCELL_X21_Y11_N15
\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\ = ( \u0|nios2_gen2_0|cpu|E_ld_stall~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\) # (!\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_ld_stall~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\ & \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101011111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data_nxt~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_waiting_for_data~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_ld_stall~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: FF_X21_Y11_N17
\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\);

-- Location: MLABCELL_X21_Y11_N54
\u0|nios2_gen2_0|cpu|E_ld_stall~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_ld_stall~1_combout\ = ( \u0|nios2_gen2_0|cpu|E_ld_stall~0_combout\ & ( \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\ & ( (\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\ & (((\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\)) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_ld_stall~0_combout\ & ( \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\ & ( 
-- (\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\ & (((\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\)) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\))) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_ld_stall~0_combout\ & ( !\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\ & ( ((!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\)) # (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ 
-- & ((\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\)))) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101111111111000000000000000000000001010101010000000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data_nxt~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_aligning_data_nxt~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_mem32~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_ld_stall~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_waiting_for_data~q\,
	combout => \u0|nios2_gen2_0|cpu|E_ld_stall~1_combout\);

-- Location: MLABCELL_X21_Y11_N6
\u0|nios2_gen2_0|cpu|E_valid_from_R~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_valid_from_R~0_combout\ = ( \u0|nios2_gen2_0|cpu|E_ld_stall~1_combout\ & ( \u0|nios2_gen2_0|cpu|R_valid~q\ ) ) # ( !\u0|nios2_gen2_0|cpu|E_ld_stall~1_combout\ & ( \u0|nios2_gen2_0|cpu|R_valid~q\ ) ) # ( 
-- \u0|nios2_gen2_0|cpu|E_ld_stall~1_combout\ & ( !\u0|nios2_gen2_0|cpu|R_valid~q\ & ( ((\u0|nios2_gen2_0|cpu|d_write_nxt~0_combout\) # (\u0|nios2_gen2_0|cpu|d_write_nxt~1_combout\)) # (\u0|nios2_gen2_0|cpu|E_stall~0_combout\) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_ld_stall~1_combout\ & ( !\u0|nios2_gen2_0|cpu|R_valid~q\ & ( (((\u0|nios2_gen2_0|cpu|E_ld_stall~2_combout\) # (\u0|nios2_gen2_0|cpu|d_write_nxt~0_combout\)) # (\u0|nios2_gen2_0|cpu|d_write_nxt~1_combout\)) # 
-- (\u0|nios2_gen2_0|cpu|E_stall~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111011111110111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_stall~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_d_write_nxt~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_d_write_nxt~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_ld_stall~2_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_ld_stall~1_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_valid~q\,
	combout => \u0|nios2_gen2_0|cpu|E_valid_from_R~0_combout\);

-- Location: FF_X21_Y11_N8
\u0|nios2_gen2_0|cpu|E_valid_from_R\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_valid_from_R~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\);

-- Location: LABCELL_X19_Y10_N36
\u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(1) & ( !\u0|nios2_gen2_0|cpu|D_iw\(5) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & !\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\);

-- Location: FF_X19_Y10_N37
\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\);

-- Location: MLABCELL_X21_Y10_N48
\u0|nios2_gen2_0|cpu|R_src1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1~1_combout\ = (\u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_jmp_direct~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1~1_combout\);

-- Location: MLABCELL_X15_Y9_N3
\u0|nios2_gen2_0|cpu|R_src1[16]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[16]~10_combout\ = ( \u0|nios2_gen2_0|cpu|Add0~49_sumout\ & ( ((!\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16)))) # 
-- (\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & (\u0|nios2_gen2_0|cpu|D_iw[20]~DUPLICATE_q\))) # (\u0|nios2_gen2_0|cpu|R_src1~0_combout\) ) ) # ( !\u0|nios2_gen2_0|cpu|Add0~49_sumout\ & ( (!\u0|nios2_gen2_0|cpu|R_src1~0_combout\ & 
-- ((!\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & ((\u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16)))) # (\u0|nios2_gen2_0|cpu|R_src1~1_combout\ & (\u0|nios2_gen2_0|cpu|D_iw[20]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_src1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[20]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(16),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~49_sumout\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[16]~10_combout\);

-- Location: FF_X15_Y9_N4
\u0|nios2_gen2_0|cpu|E_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[16]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(16));

-- Location: LABCELL_X11_Y10_N6
\u0|nios2_gen2_0|cpu|E_logic_result[16]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[16]~8_combout\ = ( \u0|nios2_gen2_0|cpu|E_src2\(16) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((!\u0|nios2_gen2_0|cpu|E_src1\(16)) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(0)))) ) ) # ( !\u0|nios2_gen2_0|cpu|E_src2\(16) & 
-- ( (!\u0|nios2_gen2_0|cpu|E_src1\(16) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0))) # (\u0|nios2_gen2_0|cpu|E_src1\(16) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000011110000110000001100001111001111000000111100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(16),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(16),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[16]~8_combout\);

-- Location: LABCELL_X17_Y10_N6
\u0|nios2_gen2_0|cpu|E_alu_result[16]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[16]~9_combout\ = ( \u0|nios2_gen2_0|cpu|E_logic_result[16]~8_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (((\u0|nios2_gen2_0|cpu|Add2~33_sumout\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (((\u0|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q\)))) ) ) # ( !\u0|nios2_gen2_0|cpu|E_logic_result[16]~8_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ 
-- & (\u0|nios2_gen2_0|cpu|Add2~33_sumout\))) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (((\u0|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~33_sumout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[16]~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[16]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[16]~9_combout\);

-- Location: FF_X17_Y10_N7
\u0|nios2_gen2_0|cpu|W_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[16]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(16));

-- Location: LABCELL_X18_Y8_N48
\u0|mm_interconnect_0|router|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal0~0_combout\ = ( !\u0|nios2_gen2_0|cpu|W_alu_result\(13) & ( (!\u0|nios2_gen2_0|cpu|W_alu_result\(16) & (\u0|nios2_gen2_0|cpu|W_alu_result\(17) & !\u0|nios2_gen2_0|cpu|W_alu_result\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(16),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(17),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(15),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(13),
	combout => \u0|mm_interconnect_0|router|Equal0~0_combout\);

-- Location: LABCELL_X22_Y7_N51
\u0|mm_interconnect_0|router|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal0~2_combout\ = ( \u0|mm_interconnect_0|router|Equal0~1_combout\ & ( (\u0|mm_interconnect_0|router|Equal0~0_combout\ & !\u0|nios2_gen2_0|cpu|W_alu_result\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(14),
	dataf => \u0|mm_interconnect_0|router|ALT_INV_Equal0~1_combout\,
	combout => \u0|mm_interconnect_0|router|Equal0~2_combout\);

-- Location: LABCELL_X27_Y8_N18
\u0|mm_interconnect_0|cmd_demux|src1_valid~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\ = ( \u0|mm_interconnect_0|router|Equal2~1_combout\ & ( \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & ( (\u0|mm_interconnect_0|router|Equal2~0_combout\ & 
-- ((!\u0|nios2_gen2_0|cpu|W_alu_result\(5)) # ((!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & !\u0|nios2_gen2_0|cpu|W_alu_result\(4))))) ) ) ) # ( \u0|mm_interconnect_0|router|Equal2~1_combout\ & ( 
-- !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & ( (\u0|mm_interconnect_0|router|Equal2~0_combout\ & ((!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & 
-- \u0|nios2_gen2_0|cpu|W_alu_result\(5))) # (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & ((!\u0|nios2_gen2_0|cpu|W_alu_result\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110010000000000000000000000011001100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	datab => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(4),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(5),
	datae => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	dataf => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_uav_read~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\);

-- Location: LABCELL_X29_Y9_N36
\u0|onchip_memory2_0|wren~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|wren~1_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ & ( !\u0|onchip_memory2_0|wren~0_combout\ ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & 
-- ( \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ & ( !\u0|onchip_memory2_0|wren~0_combout\ ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( !\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ & ( 
-- (!\u0|onchip_memory2_0|wren~0_combout\) # ((!\u0|jtag_uart_0|av_waitrequest~0_combout\) # ((\u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\) # (\u0|mm_interconnect_0|router|Equal0~2_combout\))) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( !\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111011111111111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	datab => \u0|jtag_uart_0|ALT_INV_av_waitrequest~0_combout\,
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal0~2_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~1_combout\,
	datae => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_valid~0_combout\,
	combout => \u0|onchip_memory2_0|wren~1_combout\);

-- Location: LABCELL_X17_Y6_N54
\u0|mm_interconnect_0|cmd_mux_002|src_payload~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|nios2_gen2_0|cpu|d_writedata\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(15),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\);

-- Location: M10K_X26_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: LABCELL_X23_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a111~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a47~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a79~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X19_Y8_N12
\u0|nios2_gen2_0|cpu|F_iw[15]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[15]~4_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\ & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout\))) # (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout\)) # (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15)))) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w15_n0_mux_dataout~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(15),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[21]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[15]~4_combout\);

-- Location: FF_X19_Y8_N13
\u0|nios2_gen2_0|cpu|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[15]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(15));

-- Location: LABCELL_X16_Y11_N39
\u0|nios2_gen2_0|cpu|E_src2[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[9]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|E_src2[9]~feeder_combout\);

-- Location: FF_X16_Y11_N41
\u0|nios2_gen2_0|cpu|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[9]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src2[6]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(9));

-- Location: LABCELL_X16_Y9_N42
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~4_combout\ = ( !\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|Add0~17_sumout\))) # (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- (\u0|nios2_gen2_0|cpu|Add2~9_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000000000000011101000111010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~9_sumout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~17_sumout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~4_combout\);

-- Location: FF_X16_Y9_N43
\u0|nios2_gen2_0|cpu|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(7));

-- Location: LABCELL_X16_Y9_N3
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~9_combout\ = ( \u0|nios2_gen2_0|cpu|Add2~1_sumout\ & ( ((\u0|nios2_gen2_0|cpu|Add0~37_sumout\) # (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\)) # (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|Add2~1_sumout\ & ( ((!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & \u0|nios2_gen2_0|cpu|Add0~37_sumout\)) # (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101011101010111010101110101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~37_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~1_sumout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~9_combout\);

-- Location: FF_X16_Y9_N4
\u0|nios2_gen2_0|cpu|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(9));

-- Location: LABCELL_X23_Y7_N6
\u0|mm_interconnect_0|cmd_mux_002|src_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & ( (!\u0|nios2_gen2_0|cpu|i_read~q\ & 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & ((!\u0|nios2_gen2_0|cpu|F_pc\(9)) # (!\u0|mm_interconnect_0|router_001|Equal0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_i_read~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(9),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|ALT_INV_read_accepted~q\,
	datad => \u0|mm_interconnect_0|router_001|ALT_INV_Equal0~0_combout\,
	datae => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\);

-- Location: LABCELL_X23_Y7_N33
\u0|mm_interconnect_0|cmd_mux_002|update_grant~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\);

-- Location: LABCELL_X29_Y9_N6
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\ = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ & ( \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ & ( 
-- (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\)) # (\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\)) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\) 
-- ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ & ( \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\ ) ) ) # ( 
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ & ( !\u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\ ) ) ) # ( 
-- !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ & ( !\u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~1_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_valid~0_combout\,
	datae => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_update_grant~0_combout\,
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X29_Y9_N7
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LABCELL_X22_Y7_N48
\u0|mm_interconnect_0|cmd_mux_002|WideOr1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ = ( \u0|mm_interconnect_0|router|Equal0~2_combout\ & ( !\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ ) ) # ( !\u0|mm_interconnect_0|router|Equal0~2_combout\ & ( 
-- (!\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ & (((!\u0|jtag_uart_0|av_waitrequest~0_combout\) # (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))) # (\u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100010101010101010001010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~1_combout\,
	datac => \u0|jtag_uart_0|ALT_INV_av_waitrequest~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|router|ALT_INV_Equal0~2_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\);

-- Location: LABCELL_X23_Y7_N42
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & ( 
-- !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0) ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) ) ) # ( 
-- !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ & (!\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_WideOr1~combout\,
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datae => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X23_Y7_N43
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LABCELL_X27_Y9_N3
\u0|onchip_memory2_0|wren~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|wren~0_combout\ = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ( (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q\ & (\u0|nios2_gen2_0|cpu|d_write~q\ & 
-- \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_write_accepted~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_d_write~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|onchip_memory2_0|wren~0_combout\);

-- Location: LABCELL_X29_Y9_N48
\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\ = ( \u0|onchip_memory2_0|wren~0_combout\ & ( \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ & ( (\u0|mm_interconnect_0|cmd_mux_002|src_data\(51) & 
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(52)) ) ) ) # ( \u0|onchip_memory2_0|wren~0_combout\ & ( !\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ & ( (\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|cmd_mux_002|src_data\(51) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(52)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_data\(51),
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_data\(52),
	datae => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_valid~0_combout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\);

-- Location: LABCELL_X19_Y11_N9
\u0|mm_interconnect_0|cmd_mux_002|src_payload~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\);

-- Location: M10K_X14_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: LABCELL_X23_Y9_N30
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000100010001000100000011110011111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a99~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a35~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a67~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X21_Y9_N6
\u0|nios2_gen2_0|cpu|F_iw[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[3]~9_combout\ = ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( \u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\ & ( ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( 
-- \u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\ & ( (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3)) ) ) ) # ( 
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( !\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\ ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( !\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000001100110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w3_n0_mux_dataout~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(3),
	datae => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[21]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[3]~9_combout\);

-- Location: FF_X21_Y9_N7
\u0|nios2_gen2_0|cpu|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[3]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(3));

-- Location: MLABCELL_X15_Y12_N54
\u0|nios2_gen2_0|cpu|D_ctrl_logic~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\ = ( \u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & \u0|nios2_gen2_0|cpu|D_iw\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\);

-- Location: LABCELL_X19_Y10_N0
\u0|nios2_gen2_0|cpu|D_ctrl_logic~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_logic~1_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(1) & ( \u0|nios2_gen2_0|cpu|D_iw\(0) & ( \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\ ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(1) & ( \u0|nios2_gen2_0|cpu|D_iw\(0) & ( 
-- \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\ ) ) ) # ( \u0|nios2_gen2_0|cpu|D_iw\(1) & ( !\u0|nios2_gen2_0|cpu|D_iw\(0) & ( \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\ ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(1) & ( !\u0|nios2_gen2_0|cpu|D_iw\(0) & ( 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(2) & ((\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\) # (\u0|nios2_gen2_0|cpu|D_iw\(3))))) # (\u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001111111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_logic~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_logic~1_combout\);

-- Location: FF_X19_Y10_N1
\u0|nios2_gen2_0|cpu|R_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_logic~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\);

-- Location: FF_X18_Y11_N2
\u0|nios2_gen2_0|cpu|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[15]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src2[6]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(15));

-- Location: LABCELL_X18_Y11_N21
\u0|nios2_gen2_0|cpu|E_logic_result[15]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[15]~7_combout\ = ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|E_src1\(15) & ((\u0|nios2_gen2_0|cpu|E_src2\(15)))) # (\u0|nios2_gen2_0|cpu|E_src1\(15) & ((!\u0|nios2_gen2_0|cpu|R_logic_op\(0)) # 
-- (!\u0|nios2_gen2_0|cpu|E_src2\(15)))) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & (!\u0|nios2_gen2_0|cpu|E_src1\(15) & !\u0|nios2_gen2_0|cpu|E_src2\(15))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(0) & 
-- (\u0|nios2_gen2_0|cpu|E_src1\(15) & \u0|nios2_gen2_0|cpu|E_src2\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000101101000000000010100001111111110100000111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(15),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(15),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[15]~7_combout\);

-- Location: LABCELL_X17_Y10_N9
\u0|nios2_gen2_0|cpu|E_alu_result[15]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[15]~8_combout\ = ( \u0|nios2_gen2_0|cpu|E_logic_result[15]~7_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (((\u0|nios2_gen2_0|cpu|Add2~29_sumout\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (((\u0|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q\)))) ) ) # ( !\u0|nios2_gen2_0|cpu|E_logic_result[15]~7_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ 
-- & ((\u0|nios2_gen2_0|cpu|Add2~29_sumout\)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (((\u0|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[15]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~29_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[15]~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[15]~8_combout\);

-- Location: FF_X17_Y10_N10
\u0|nios2_gen2_0|cpu|W_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[15]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(15));

-- Location: LABCELL_X18_Y8_N54
\u0|mm_interconnect_0|router|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~1_combout\ = ( \u0|nios2_gen2_0|cpu|W_alu_result\(12) & ( !\u0|nios2_gen2_0|cpu|W_alu_result\(14) & ( (!\u0|nios2_gen2_0|cpu|W_alu_result\(15) & (\u0|nios2_gen2_0|cpu|W_alu_result\(17) & 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(16) & !\u0|nios2_gen2_0|cpu|W_alu_result\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(15),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(17),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(16),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(13),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(12),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(14),
	combout => \u0|mm_interconnect_0|router|Equal2~1_combout\);

-- Location: MLABCELL_X21_Y7_N27
\u0|mm_interconnect_0|router|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal3~1_combout\ = ( \u0|mm_interconnect_0|router|Equal3~0_combout\ & ( (\u0|mm_interconnect_0|router|Equal2~1_combout\ & \u0|mm_interconnect_0|router|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	datad => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	dataf => \u0|mm_interconnect_0|router|ALT_INV_Equal3~0_combout\,
	combout => \u0|mm_interconnect_0|router|Equal3~1_combout\);

-- Location: LABCELL_X22_Y7_N30
\u0|mm_interconnect_0|cmd_demux|src2_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ = ( !\u0|mm_interconnect_0|router|always1~0_combout\ & ( (!\u0|mm_interconnect_0|router|Equal3~1_combout\ & (!\u0|mm_interconnect_0|router|Equal2~2_combout\ & 
-- (!\u0|mm_interconnect_0|router|Equal0~2_combout\ & \u0|jtag_uart_0|av_waitrequest~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|ALT_INV_Equal3~1_combout\,
	datab => \u0|mm_interconnect_0|router|ALT_INV_Equal2~2_combout\,
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal0~2_combout\,
	datad => \u0|jtag_uart_0|ALT_INV_av_waitrequest~0_combout\,
	dataf => \u0|mm_interconnect_0|router|ALT_INV_always1~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\);

-- Location: LABCELL_X29_Y9_N18
\u0|mm_interconnect_0|cmd_mux_002|update_grant~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ & ( ((!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\) # 
-- (\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\)) # (\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ & (!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\)) # (\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)))) ) ) ) # ( 
-- \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( !\u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ & ( (!\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & (!\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ & 
-- !\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\)) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( !\u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ & 
-- !\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000100000001000000011000000111100111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_packet_in_progress~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datae => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_update_grant~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\);

-- Location: LABCELL_X29_Y9_N0
\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\ = ( !\u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_update_grant~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\);

-- Location: FF_X29_Y9_N2
\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\);

-- Location: LABCELL_X29_Y9_N30
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\ = ( \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & ( \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\) # 
-- (((\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & ( 
-- \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ & ( (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & ((!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)))) ) ) ) # ( 
-- \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & ( !\u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\ & (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & 
-- ((!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\) # (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & ( !\u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\ & (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000100010001000000000001010000011111011101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_packet_in_progress~q\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datae => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_update_grant~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X24_Y7_N52
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0));

-- Location: FF_X29_Y9_N25
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1));

-- Location: LABCELL_X29_Y9_N12
\u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\ = ( \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & ( \u0|mm_interconnect_0|router|Equal0~2_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0)) # 
-- (\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1)) ) ) ) # ( \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & ( !\u0|mm_interconnect_0|router|Equal0~2_combout\ & ( ((!\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0) & 
-- ((!\u0|jtag_uart_0|av_waitrequest~0_combout\) # (\u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\)))) # (\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101100111011101100000000000000001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|arb|ALT_INV_top_priority_reg\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_002|arb|ALT_INV_top_priority_reg\(1),
	datac => \u0|jtag_uart_0|ALT_INV_av_waitrequest~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~1_combout\,
	datae => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|router|ALT_INV_Equal0~2_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\);

-- Location: FF_X29_Y9_N14
\u0|mm_interconnect_0|cmd_mux_002|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1));

-- Location: LABCELL_X18_Y9_N30
\u0|mm_interconnect_0|cmd_mux_002|src_data[52]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(52) = ( \u0|nios2_gen2_0|cpu|W_alu_result\(16) & ( ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(14))) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|W_alu_result\(16) & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(14),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(16),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(52));

-- Location: FF_X23_Y9_N55
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux_002|src_data\(52),
	sload => VCC,
	ena => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1));

-- Location: LABCELL_X18_Y11_N24
\u0|mm_interconnect_0|cmd_mux_002|src_payload~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|nios2_gen2_0|cpu|d_writedata\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\);

-- Location: M10K_X38_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0_combout\,
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "embedded_soc_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "embedded_soc:u0|embedded_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5tn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w\(2),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y9_N42
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ & 
-- ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X22_Y9_N12
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout\ = \u0|jtag_uart_0|ien_AF~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|ALT_INV_ien_AF~q\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout\);

-- Location: FF_X22_Y9_N14
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout\,
	asdata => \u0|jtag_uart_0|the_embedded_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LABCELL_X24_Y8_N39
\u0|pio_0|data_out[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_0|data_out[0]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(0),
	combout => \u0|pio_0|data_out[0]~feeder_combout\);

-- Location: FF_X24_Y8_N40
\u0|pio_0|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_0|data_out[0]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|pio_0|always0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(0));

-- Location: LABCELL_X22_Y9_N15
\u0|pio_0|readdata[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(0) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|pio_0|data_out\(0) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	datab => \u0|pio_0|ALT_INV_data_out\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	combout => \u0|pio_0|readdata\(0));

-- Location: FF_X22_Y9_N17
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_0|readdata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0));

-- Location: IOIBUF_X89_Y21_N4
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LABCELL_X22_Y9_N57
\u0|pio_1|read_mux_out[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|pio_1|read_mux_out\(0) = ( \SW[0]~input_o\ & ( (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000000000000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	datae => \ALT_INV_SW[0]~input_o\,
	combout => \u0|pio_1|read_mux_out\(0));

-- Location: FF_X22_Y9_N59
\u0|pio_1|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|pio_1|read_mux_out\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_1|readdata\(0));

-- Location: FF_X22_Y9_N26
\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|pio_1|readdata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(0));

-- Location: LABCELL_X22_Y9_N24
\u0|mm_interconnect_0|rsp_mux|src_data[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\ = ( !\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(0) & ( \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (((!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0))))) # 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0) & ((!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0))))) ) ) ) # ( \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(0) & ( !\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (((!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0))))) # 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0) & ((!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0))))) ) ) ) # ( !\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(0) & ( !\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (((!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0))))) # 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0) & ((!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000011101110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(0),
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_av_readdata_pre\(0),
	datae => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_av_readdata_pre\(0),
	dataf => \u0|mm_interconnect_0|pio_1_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\);

-- Location: MLABCELL_X21_Y8_N54
\u0|mm_interconnect_0|rsp_mux|src_data[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data\(0) = ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( ((!\u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))) # (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0)) ) ) # ( 
-- !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ( (!\u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110101111100001111010111110011111101111111001111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(0),
	datac => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[0]~1_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data\(0));

-- Location: FF_X21_Y8_N55
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data\(0),
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(0));

-- Location: LABCELL_X18_Y12_N24
\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ = ( !\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ & ( !\u0|nios2_gen2_0|cpu|R_ctrl_break~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_break~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_exception~q\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\);

-- Location: LABCELL_X23_Y11_N30
\u0|nios2_gen2_0|cpu|Equal62~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~15_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(12) & ( \u0|nios2_gen2_0|cpu|D_iw\(16) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(15) & (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & \u0|nios2_gen2_0|cpu|D_iw\(14)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal62~15_combout\);

-- Location: LABCELL_X18_Y12_N45
\u0|nios2_gen2_0|cpu|D_op_wrctl\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_wrctl~combout\ = ( \u0|nios2_gen2_0|cpu|Equal62~15_combout\ & ( \u0|nios2_gen2_0|cpu|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~15_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_op_wrctl~combout\);

-- Location: FF_X18_Y12_N47
\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_op_wrctl~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\);

-- Location: FF_X21_Y10_N26
\u0|nios2_gen2_0|cpu|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[8]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(8));

-- Location: FF_X21_Y10_N20
\u0|nios2_gen2_0|cpu|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[9]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(9));

-- Location: MLABCELL_X21_Y10_N42
\u0|nios2_gen2_0|cpu|Equal133~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal133~0_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(10) & ( !\u0|nios2_gen2_0|cpu|D_iw\(9) & ( (\u0|nios2_gen2_0|cpu|D_iw\(6) & (!\u0|nios2_gen2_0|cpu|D_iw\(7) & !\u0|nios2_gen2_0|cpu|D_iw\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(6),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(7),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(8),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(10),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(9),
	combout => \u0|nios2_gen2_0|cpu|Equal133~0_combout\);

-- Location: LABCELL_X18_Y12_N36
\u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\ = ( \u0|nios2_gen2_0|cpu|W_estatus_reg~q\ & ( \u0|nios2_gen2_0|cpu|Equal133~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\) # (\u0|nios2_gen2_0|cpu|E_src1\(0)) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|W_estatus_reg~q\ & ( \u0|nios2_gen2_0|cpu|Equal133~0_combout\ & ( (\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & \u0|nios2_gen2_0|cpu|E_src1\(0)) ) ) ) # ( \u0|nios2_gen2_0|cpu|W_estatus_reg~q\ & ( 
-- !\u0|nios2_gen2_0|cpu|Equal133~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_wrctl_inst~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(0),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_W_estatus_reg~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Equal133~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\);

-- Location: FF_X18_Y12_N37
\u0|nios2_gen2_0|cpu|W_estatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	ena => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_estatus_reg~q\);

-- Location: MLABCELL_X21_Y10_N9
\u0|nios2_gen2_0|cpu|Equal132~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal132~0_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(9) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(10) & (!\u0|nios2_gen2_0|cpu|D_iw\(7) & (!\u0|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q\ & !\u0|nios2_gen2_0|cpu|D_iw\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(10),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(7),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[8]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(6),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(9),
	combout => \u0|nios2_gen2_0|cpu|Equal132~0_combout\);

-- Location: LABCELL_X18_Y12_N48
\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\ = (!\u0|nios2_gen2_0|cpu|Equal132~0_combout\ & (\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\)) # (\u0|nios2_gen2_0|cpu|Equal132~0_combout\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & 
-- (\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & ((\u0|nios2_gen2_0|cpu|E_src1\(0))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000111010101010100011101010101010001110101010101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_status_reg_pie~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Equal132~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_wrctl_inst~q\,
	combout => \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\);

-- Location: LABCELL_X16_Y12_N39
\u0|nios2_gen2_0|cpu|D_op_eret\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_eret~combout\ = ( \u0|nios2_gen2_0|cpu|Equal62~1_combout\ & ( \u0|nios2_gen2_0|cpu|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_op_eret~combout\);

-- Location: MLABCELL_X15_Y12_N21
\u0|nios2_gen2_0|cpu|D_op_bret\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_bret~combout\ = ( \u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ( \u0|nios2_gen2_0|cpu|Equal62~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_op_bret~combout\);

-- Location: LABCELL_X18_Y12_N18
\u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\ = ( !\u0|nios2_gen2_0|cpu|R_ctrl_break~q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & (\u0|nios2_gen2_0|cpu|W_bstatus_reg~q\)) # (\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & 
-- ((!\u0|nios2_gen2_0|cpu|Equal134~0_combout\ & (\u0|nios2_gen2_0|cpu|W_bstatus_reg~q\)) # (\u0|nios2_gen2_0|cpu|Equal134~0_combout\ & ((!\u0|nios2_gen2_0|cpu|D_iw\(6) & ((\u0|nios2_gen2_0|cpu|E_src1\(0)))) # (\u0|nios2_gen2_0|cpu|D_iw\(6) & 
-- (\u0|nios2_gen2_0|cpu|W_bstatus_reg~q\)))))) ) ) # ( \u0|nios2_gen2_0|cpu|R_ctrl_break~q\ & ( (((\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010001010111000011110000111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_bstatus_reg~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_wrctl_inst~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_status_reg_pie~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(0),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_break~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(6),
	datag => \u0|nios2_gen2_0|cpu|ALT_INV_Equal134~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: FF_X18_Y12_N20
\u0|nios2_gen2_0|cpu|W_bstatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_bstatus_reg~q\);

-- Location: LABCELL_X18_Y12_N0
\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\ = ( \u0|nios2_gen2_0|cpu|D_op_bret~combout\ & ( \u0|nios2_gen2_0|cpu|W_bstatus_reg~q\ & ( (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((!\u0|nios2_gen2_0|cpu|D_op_eret~combout\) # 
-- (\u0|nios2_gen2_0|cpu|W_estatus_reg~q\))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_op_bret~combout\ & ( \u0|nios2_gen2_0|cpu|W_bstatus_reg~q\ & ( (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((!\u0|nios2_gen2_0|cpu|D_op_eret~combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\))) # (\u0|nios2_gen2_0|cpu|D_op_eret~combout\ & (\u0|nios2_gen2_0|cpu|W_estatus_reg~q\)))) ) ) ) # ( \u0|nios2_gen2_0|cpu|D_op_bret~combout\ & ( !\u0|nios2_gen2_0|cpu|W_bstatus_reg~q\ & ( 
-- (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\u0|nios2_gen2_0|cpu|W_estatus_reg~q\ & \u0|nios2_gen2_0|cpu|D_op_eret~combout\)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_op_bret~combout\ & ( !\u0|nios2_gen2_0|cpu|W_bstatus_reg~q\ & ( 
-- (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((!\u0|nios2_gen2_0|cpu|D_op_eret~combout\ & ((\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\))) # (\u0|nios2_gen2_0|cpu|D_op_eret~combout\ & (\u0|nios2_gen2_0|cpu|W_estatus_reg~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000000000001000100000101000100010101010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_estatus_reg~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_op_eret~combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_op_bret~combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_W_bstatus_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\);

-- Location: FF_X18_Y12_N2
\u0|nios2_gen2_0|cpu|W_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\);

-- Location: LABCELL_X18_Y12_N33
\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(10) & ( !\u0|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q\ & ( (!\u0|nios2_gen2_0|cpu|D_iw\(6) & (!\u0|nios2_gen2_0|cpu|D_iw[7]~DUPLICATE_q\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q\ & \u0|nios2_gen2_0|cpu|W_ipending_reg\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(6),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[7]~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[8]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_ipending_reg\(0),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(10),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[9]~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\);

-- Location: LABCELL_X18_Y12_N42
\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(6) & ( (!\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\ & ((!\u0|nios2_gen2_0|cpu|W_ienable_reg\(0)) # (!\u0|nios2_gen2_0|cpu|Equal134~0_combout\))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|D_iw\(6) & ( (!\u0|nios2_gen2_0|cpu|Equal134~0_combout\ & ((!\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\))) # (\u0|nios2_gen2_0|cpu|Equal134~0_combout\ & (!\u0|nios2_gen2_0|cpu|W_bstatus_reg~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010101010111100001010101011110000110000001111000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_bstatus_reg~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_ienable_reg\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_control_rd_data[0]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Equal134~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(6),
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\);

-- Location: LABCELL_X18_Y12_N51
\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\ = ( \u0|nios2_gen2_0|cpu|Equal133~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|Equal132~0_combout\ & ((\u0|nios2_gen2_0|cpu|W_estatus_reg~q\))) # (\u0|nios2_gen2_0|cpu|Equal132~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\)) ) ) # ( !\u0|nios2_gen2_0|cpu|Equal133~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|Equal132~0_combout\ & ((!\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\))) # (\u0|nios2_gen2_0|cpu|Equal132~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000111010001110100011101000100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_status_reg_pie~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Equal132~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_control_rd_data[0]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_estatus_reg~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Equal133~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\);

-- Location: FF_X18_Y12_N52
\u0|nios2_gen2_0|cpu|W_control_rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_control_rd_data\(0));

-- Location: LABCELL_X18_Y8_N36
\u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout\ = ( !\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(0))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ((\u0|nios2_gen2_0|cpu|W_cmp_result~q\)))))) # (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(0))) ) ) # ( \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & (\u0|nios2_gen2_0|cpu|W_control_rd_data\(0))) # (\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ((\u0|nios2_gen2_0|cpu|W_cmp_result~q\)))))) # (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000011000011111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_byte0_data\(0),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_control_rd_data\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_cmp_result~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_rd_ctl_reg~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datag => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(0),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout\);

-- Location: FF_X16_Y11_N49
\u0|nios2_gen2_0|cpu|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[5]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_src2[6]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(5));

-- Location: LABCELL_X27_Y9_N39
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt~8_combout\ = ( \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ ) # ( !\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|Add0~33_sumout\))) # 
-- (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & (\u0|nios2_gen2_0|cpu|Add2~49_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~49_sumout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~33_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt~8_combout\);

-- Location: FF_X27_Y9_N40
\u0|nios2_gen2_0|cpu|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt~8_combout\,
	asdata => VCC,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(3));

-- Location: LABCELL_X17_Y8_N54
\u0|mm_interconnect_0|cmd_mux_001|src_data[41]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(41) = (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(5))))) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & 
-- (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(5))) # (\u0|nios2_gen2_0|cpu|F_pc\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(3),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(5),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(41));

-- Location: FF_X17_Y8_N56
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(3));

-- Location: LABCELL_X11_Y6_N39
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5) & ( (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(3)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(3),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(5),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: FF_X12_Y6_N28
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(10));

-- Location: FF_X19_Y8_N34
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10));

-- Location: MLABCELL_X21_Y10_N0
\u0|nios2_gen2_0|cpu|F_iw[10]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[10]~14_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10))) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout\ & ( 
-- (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10) & !\u0|nios2_gen2_0|cpu|intr_req~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000110111000000000011011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(10),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w10_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[10]~14_combout\);

-- Location: FF_X21_Y10_N2
\u0|nios2_gen2_0|cpu|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[10]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(10));

-- Location: LABCELL_X18_Y11_N48
\u0|nios2_gen2_0|cpu|R_src2_lo[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[4]~1_combout\ = ( \u0|nios2_gen2_0|cpu|R_src2_lo~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & 
-- \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))) ) ) # ( !\u0|nios2_gen2_0|cpu|R_src2_lo~0_combout\ & ( (\u0|nios2_gen2_0|cpu|D_iw\(10) & (!\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ & 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(10),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_force_src2_zero~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_hi_imm16~q\,
	datad => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_src2_lo~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[4]~1_combout\);

-- Location: FF_X18_Y11_N49
\u0|nios2_gen2_0|cpu|E_src2[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[4]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2[4]~DUPLICATE_q\);

-- Location: LABCELL_X18_Y9_N39
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~1_combout\ = ( \u0|nios2_gen2_0|cpu|Add0~5_sumout\ & ( (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & ((!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\) # (\u0|nios2_gen2_0|cpu|Add2~53_sumout\))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|Add0~5_sumout\ & ( (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & (\u0|nios2_gen2_0|cpu|Add2~53_sumout\ & !\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000101100001011000000010000000100001011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~53_sumout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~5_sumout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~1_combout\);

-- Location: FF_X18_Y9_N41
\u0|nios2_gen2_0|cpu|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(2));

-- Location: LABCELL_X18_Y9_N27
\u0|mm_interconnect_0|cmd_mux_001|src_data[40]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(40) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(2))) # (\u0|nios2_gen2_0|cpu|W_alu_result\(4)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(2),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(4),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(40));

-- Location: FF_X18_Y9_N28
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(2));

-- Location: LABCELL_X12_Y6_N3
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ = ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(1) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(2) & \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(2),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_Equal0~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(1),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LABCELL_X7_Y6_N54
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1) & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1) & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23)))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & ( 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1) & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000010001111100010001000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(23),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_monitor_go~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(34),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X7_Y6_N55
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\);

-- Location: LABCELL_X10_Y6_N0
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\ = (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ & 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(0) & (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(0) & ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001100000010000100110000001000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(0),
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_monitor_go~q\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_ienable\(31),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\);

-- Location: FF_X10_Y6_N1
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(2));

-- Location: FF_X24_Y9_N46
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2));

-- Location: LABCELL_X23_Y10_N33
\u0|nios2_gen2_0|cpu|F_iw[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[2]~8_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2))) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout\ & ( 
-- (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2) & !\u0|nios2_gen2_0|cpu|intr_req~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000001010111000000000101011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(2),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w2_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[2]~8_combout\);

-- Location: FF_X23_Y10_N35
\u0|nios2_gen2_0|cpu|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[2]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(2));

-- Location: LABCELL_X22_Y11_N27
\u0|nios2_gen2_0|cpu|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~1_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(3) & ( !\u0|nios2_gen2_0|cpu|D_iw\(1) & ( (!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & (!\u0|nios2_gen2_0|cpu|D_iw\(5) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & 
-- !\u0|nios2_gen2_0|cpu|D_iw\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~1_combout\);

-- Location: LABCELL_X22_Y11_N33
\u0|nios2_gen2_0|cpu|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~2_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(5) & ( \u0|nios2_gen2_0|cpu|D_iw\(2) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(1) & (\u0|nios2_gen2_0|cpu|D_iw\(3) & 
-- !\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|Equal0~2_combout\);

-- Location: LABCELL_X23_Y11_N12
\u0|nios2_gen2_0|cpu|Equal62~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~5_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(14) & ( !\u0|nios2_gen2_0|cpu|D_iw\(15) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(12) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & !\u0|nios2_gen2_0|cpu|D_iw\(11)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|Equal62~5_combout\);

-- Location: LABCELL_X23_Y11_N42
\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\ = ( \u0|nios2_gen2_0|cpu|Equal62~5_combout\ & ( (!\u0|nios2_gen2_0|cpu|Equal0~1_combout\ & (!\u0|nios2_gen2_0|cpu|Equal0~0_combout\ & !\u0|nios2_gen2_0|cpu|Equal0~2_combout\)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|Equal62~5_combout\ & ( (!\u0|nios2_gen2_0|cpu|Equal0~1_combout\ & (!\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & ((!\u0|nios2_gen2_0|cpu|Equal62~7_combout\) # (!\u0|nios2_gen2_0|cpu|Equal0~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100000000000101010000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~2_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\);

-- Location: LABCELL_X24_Y11_N6
\u0|nios2_gen2_0|cpu|Equal0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~12_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(2) & ( !\u0|nios2_gen2_0|cpu|D_iw\(5) & ( (\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(1) & 
-- !\u0|nios2_gen2_0|cpu|D_iw\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|Equal0~12_combout\);

-- Location: LABCELL_X23_Y11_N48
\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\ = ( \u0|nios2_gen2_0|cpu|R_valid~q\ & ( (!\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~6_combout\) # (\u0|nios2_gen2_0|cpu|Equal0~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_invert_arith_src_msb~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~6_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_valid~q\,
	combout => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\);

-- Location: FF_X23_Y11_N49
\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\);

-- Location: LABCELL_X13_Y10_N39
\u0|nios2_gen2_0|cpu|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add2~73_sumout\ = SUM(( \u0|nios2_gen2_0|cpu|E_alu_sub~q\ ) + ( GND ) + ( \u0|nios2_gen2_0|cpu|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_alu_sub~q\,
	cin => \u0|nios2_gen2_0|cpu|Add2~82\,
	sumout => \u0|nios2_gen2_0|cpu|Add2~73_sumout\);

-- Location: FF_X19_Y10_N7
\u0|nios2_gen2_0|cpu|R_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_compare_op\(1));

-- Location: LABCELL_X12_Y9_N24
\u0|nios2_gen2_0|cpu|Equal127~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~5_combout\ = ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|E_src2\(10) & (!\u0|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q\ & (!\u0|nios2_gen2_0|cpu|E_src2\(5) $ 
-- (\u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q\)))) # (\u0|nios2_gen2_0|cpu|E_src2\(10) & (\u0|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q\ & (!\u0|nios2_gen2_0|cpu|E_src2\(5) $ (\u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|E_src2\(10) & (!\u0|nios2_gen2_0|cpu|E_src2\(5) & (!\u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q\ & !\u0|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q\))) ) ) 
-- ) # ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|E_src2\(10) & ((!\u0|nios2_gen2_0|cpu|E_src2\(5)) # ((!\u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q\)))) # (\u0|nios2_gen2_0|cpu|E_src2\(10) & 
-- (!\u0|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q\ & ((!\u0|nios2_gen2_0|cpu|E_src2\(5)) # (!\u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q\)))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( 
-- (!\u0|nios2_gen2_0|cpu|E_src2\(10) & (\u0|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q\ & ((\u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q\) # (\u0|nios2_gen2_0|cpu|E_src2\(5))))) # (\u0|nios2_gen2_0|cpu|E_src2\(10) & 
-- (((\u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q\)) # (\u0|nios2_gen2_0|cpu|E_src2\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100111111111111001010100010000000000000001000001001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(10),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(5),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1[5]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1[10]~DUPLICATE_q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal127~5_combout\);

-- Location: LABCELL_X18_Y11_N42
\u0|nios2_gen2_0|cpu|Equal127~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~4_combout\ = ( \u0|nios2_gen2_0|cpu|E_src1\(15) & ( \u0|nios2_gen2_0|cpu|E_src2\(8) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & (((!\u0|nios2_gen2_0|cpu|R_logic_op\(1))))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(0) & 
-- ((!\u0|nios2_gen2_0|cpu|E_src2\(15) & (!\u0|nios2_gen2_0|cpu|E_src1\(8) & !\u0|nios2_gen2_0|cpu|R_logic_op\(1))) # (\u0|nios2_gen2_0|cpu|E_src2\(15) & (\u0|nios2_gen2_0|cpu|E_src1\(8) & \u0|nios2_gen2_0|cpu|R_logic_op\(1))))) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_src1\(15) & ( \u0|nios2_gen2_0|cpu|E_src2\(8) & ( (!\u0|nios2_gen2_0|cpu|E_src2\(15) & (\u0|nios2_gen2_0|cpu|R_logic_op\(0) & (!\u0|nios2_gen2_0|cpu|E_src1\(8) $ (\u0|nios2_gen2_0|cpu|R_logic_op\(1))))) # 
-- (\u0|nios2_gen2_0|cpu|E_src2\(15) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((!\u0|nios2_gen2_0|cpu|E_src1\(8)) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(0))))) ) ) ) # ( \u0|nios2_gen2_0|cpu|E_src1\(15) & ( !\u0|nios2_gen2_0|cpu|E_src2\(8) & ( 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(8) & (\u0|nios2_gen2_0|cpu|R_logic_op\(0) & (!\u0|nios2_gen2_0|cpu|E_src2\(15) $ (\u0|nios2_gen2_0|cpu|R_logic_op\(1))))) # (\u0|nios2_gen2_0|cpu|E_src1\(8) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & 
-- ((!\u0|nios2_gen2_0|cpu|E_src2\(15)) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(0))))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_src1\(15) & ( !\u0|nios2_gen2_0|cpu|E_src2\(8) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (((\u0|nios2_gen2_0|cpu|E_src2\(15) & 
-- \u0|nios2_gen2_0|cpu|E_src1\(8))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(0)))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src2\(15) & (!\u0|nios2_gen2_0|cpu|E_src1\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111110001000001110100000010001011100000000101111100000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(15),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(8),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(15),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(8),
	combout => \u0|nios2_gen2_0|cpu|Equal127~4_combout\);

-- Location: LABCELL_X12_Y9_N42
\u0|nios2_gen2_0|cpu|Equal127~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~6_combout\ = ( !\u0|nios2_gen2_0|cpu|E_logic_result[9]~2_combout\ & ( !\u0|nios2_gen2_0|cpu|E_logic_result[6]~3_combout\ & ( (\u0|nios2_gen2_0|cpu|Equal127~5_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[7]~1_combout\ & 
-- (\u0|nios2_gen2_0|cpu|Equal127~4_combout\ & !\u0|nios2_gen2_0|cpu|E_logic_result[11]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[7]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[11]~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[9]~2_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[6]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~6_combout\);

-- Location: LABCELL_X11_Y10_N12
\u0|nios2_gen2_0|cpu|Equal127~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~3_combout\ = ( \u0|nios2_gen2_0|cpu|E_src1\(12) & ( \u0|nios2_gen2_0|cpu|E_src2\(12) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ((\u0|nios2_gen2_0|cpu|E_src1\(16)) # 
-- (\u0|nios2_gen2_0|cpu|E_src2\(16))))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|R_logic_op\(0) & (!\u0|nios2_gen2_0|cpu|E_src2\(16) $ (\u0|nios2_gen2_0|cpu|E_src1\(16))))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_src1\(12) & ( 
-- \u0|nios2_gen2_0|cpu|E_src2\(12) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((!\u0|nios2_gen2_0|cpu|E_src2\(16) & ((\u0|nios2_gen2_0|cpu|E_src1\(16)) # (\u0|nios2_gen2_0|cpu|R_logic_op\(0)))) # (\u0|nios2_gen2_0|cpu|E_src2\(16) & 
-- ((!\u0|nios2_gen2_0|cpu|R_logic_op\(0)) # (!\u0|nios2_gen2_0|cpu|E_src1\(16)))))) ) ) ) # ( \u0|nios2_gen2_0|cpu|E_src1\(12) & ( !\u0|nios2_gen2_0|cpu|E_src2\(12) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((!\u0|nios2_gen2_0|cpu|E_src2\(16) & 
-- ((\u0|nios2_gen2_0|cpu|E_src1\(16)) # (\u0|nios2_gen2_0|cpu|R_logic_op\(0)))) # (\u0|nios2_gen2_0|cpu|E_src2\(16) & ((!\u0|nios2_gen2_0|cpu|R_logic_op\(0)) # (!\u0|nios2_gen2_0|cpu|E_src1\(16)))))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_src1\(12) & ( 
-- !\u0|nios2_gen2_0|cpu|E_src2\(12) & ( (!\u0|nios2_gen2_0|cpu|E_src2\(16) & ((!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|R_logic_op\(0))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((!\u0|nios2_gen2_0|cpu|E_src1\(16)))))) # 
-- (\u0|nios2_gen2_0|cpu|E_src2\(16) & (\u0|nios2_gen2_0|cpu|R_logic_op\(0) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (\u0|nios2_gen2_0|cpu|E_src1\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111000001001001010101010100000101010101010000010010010100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(16),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(16),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(12),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(12),
	combout => \u0|nios2_gen2_0|cpu|Equal127~3_combout\);

-- Location: LABCELL_X13_Y10_N54
\u0|nios2_gen2_0|cpu|Equal127~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~10_combout\ = ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( \u0|nios2_gen2_0|cpu|E_src1\(25) & ( (\u0|nios2_gen2_0|cpu|E_src2\(25) & (\u0|nios2_gen2_0|cpu|R_logic_op\(0) & (!\u0|nios2_gen2_0|cpu|E_src2\(24) $ 
-- (\u0|nios2_gen2_0|cpu|E_src1\(24))))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( \u0|nios2_gen2_0|cpu|E_src1\(25) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & (((\u0|nios2_gen2_0|cpu|E_src1\(24))) # (\u0|nios2_gen2_0|cpu|E_src2\(24)))) # 
-- (\u0|nios2_gen2_0|cpu|R_logic_op\(0) & (!\u0|nios2_gen2_0|cpu|E_src2\(25) & ((!\u0|nios2_gen2_0|cpu|E_src2\(24)) # (!\u0|nios2_gen2_0|cpu|E_src1\(24))))) ) ) ) # ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( !\u0|nios2_gen2_0|cpu|E_src1\(25) & ( 
-- (!\u0|nios2_gen2_0|cpu|E_src2\(25) & ((!\u0|nios2_gen2_0|cpu|E_src2\(24) & (!\u0|nios2_gen2_0|cpu|E_src1\(24))) # (\u0|nios2_gen2_0|cpu|E_src2\(24) & (\u0|nios2_gen2_0|cpu|E_src1\(24) & \u0|nios2_gen2_0|cpu|R_logic_op\(0))))) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( !\u0|nios2_gen2_0|cpu|E_src1\(25) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & (\u0|nios2_gen2_0|cpu|E_src2\(25) & ((\u0|nios2_gen2_0|cpu|E_src1\(24)) # (\u0|nios2_gen2_0|cpu|E_src2\(24))))) # 
-- (\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ((!\u0|nios2_gen2_0|cpu|E_src2\(24)) # ((!\u0|nios2_gen2_0|cpu|E_src1\(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011111101110100000001001000001110111111000000000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(24),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(24),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(25),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(25),
	combout => \u0|nios2_gen2_0|cpu|Equal127~10_combout\);

-- Location: LABCELL_X17_Y10_N57
\u0|nios2_gen2_0|cpu|E_logic_result[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\ = ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( \u0|nios2_gen2_0|cpu|E_src2\(3) & ( !\u0|nios2_gen2_0|cpu|E_src1\(3) $ (!\u0|nios2_gen2_0|cpu|R_logic_op\(1)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( 
-- \u0|nios2_gen2_0|cpu|E_src2\(3) & ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) ) ) ) # ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|E_src2\(3) & ( (\u0|nios2_gen2_0|cpu|E_src1\(3) & \u0|nios2_gen2_0|cpu|R_logic_op\(1)) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|E_src2\(3) & ( !\u0|nios2_gen2_0|cpu|E_src1\(3) $ (\u0|nios2_gen2_0|cpu|R_logic_op\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101000001010000010100001111000011110101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(3),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(3),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\);

-- Location: LABCELL_X11_Y11_N48
\u0|nios2_gen2_0|cpu|Equal127~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~9_combout\ = ( \u0|nios2_gen2_0|cpu|E_src2\(23) & ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (\u0|nios2_gen2_0|cpu|E_src1\(23) & (\u0|nios2_gen2_0|cpu|R_logic_op\(0) & (!\u0|nios2_gen2_0|cpu|E_src1\(22) $ 
-- (\u0|nios2_gen2_0|cpu|E_src2\(22))))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_src2\(23) & ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|E_src1\(23) & ((!\u0|nios2_gen2_0|cpu|E_src1\(22) & ((!\u0|nios2_gen2_0|cpu|E_src2\(22)))) # 
-- (\u0|nios2_gen2_0|cpu|E_src1\(22) & (\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(22))))) ) ) ) # ( \u0|nios2_gen2_0|cpu|E_src2\(23) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & 
-- (((\u0|nios2_gen2_0|cpu|E_src2\(22)) # (\u0|nios2_gen2_0|cpu|E_src1\(22))))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(0) & (!\u0|nios2_gen2_0|cpu|E_src1\(23) & ((!\u0|nios2_gen2_0|cpu|E_src1\(22)) # (!\u0|nios2_gen2_0|cpu|E_src2\(22))))) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_src2\(23) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & (\u0|nios2_gen2_0|cpu|E_src1\(23) & ((\u0|nios2_gen2_0|cpu|E_src2\(22)) # (\u0|nios2_gen2_0|cpu|E_src1\(22))))) # 
-- (\u0|nios2_gen2_0|cpu|R_logic_op\(0) & (((!\u0|nios2_gen2_0|cpu|E_src1\(22)) # (!\u0|nios2_gen2_0|cpu|E_src2\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111101011100001110101111100010001000000000100000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(23),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(22),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(22),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(23),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal127~9_combout\);

-- Location: LABCELL_X17_Y10_N24
\u0|nios2_gen2_0|cpu|Equal127~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~11_combout\ = ( \u0|nios2_gen2_0|cpu|Equal127~9_combout\ & ( !\u0|nios2_gen2_0|cpu|E_logic_result[4]~13_combout\ & ( (\u0|nios2_gen2_0|cpu|Equal127~10_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|E_logic_result[13]~10_combout\ & !\u0|nios2_gen2_0|cpu|E_logic_result[14]~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[3]~14_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[13]~10_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[14]~11_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~9_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[4]~13_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~11_combout\);

-- Location: LABCELL_X12_Y8_N51
\u0|nios2_gen2_0|cpu|Equal127~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~2_combout\ = ( \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\ & (!\u0|nios2_gen2_0|cpu|E_src2\(17) $ (\u0|nios2_gen2_0|cpu|E_src1\(17)))) ) 
-- ) ) # ( !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( \u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|E_src2\(17) & (!\u0|nios2_gen2_0|cpu|E_src1\(17) & !\u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\)) ) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\ & ((!\u0|nios2_gen2_0|cpu|E_src2\(17)) # (!\u0|nios2_gen2_0|cpu|E_src1\(17)))) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ( !\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ( (!\u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(17)) # (\u0|nios2_gen2_0|cpu|E_src2\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100000000111110100000000010100000000000001010010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(17),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(17),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[2]~15_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal127~2_combout\);

-- Location: LABCELL_X12_Y11_N18
\u0|nios2_gen2_0|cpu|Equal127~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~7_combout\ = ( \u0|nios2_gen2_0|cpu|E_src2\(19) & ( \u0|nios2_gen2_0|cpu|E_src2\(18) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & (((!\u0|nios2_gen2_0|cpu|R_logic_op\(1))))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(0) & 
-- ((!\u0|nios2_gen2_0|cpu|E_src1\(19) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & !\u0|nios2_gen2_0|cpu|E_src1\(18))) # (\u0|nios2_gen2_0|cpu|E_src1\(19) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & \u0|nios2_gen2_0|cpu|E_src1\(18))))) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|E_src2\(19) & ( \u0|nios2_gen2_0|cpu|E_src2\(18) & ( (!\u0|nios2_gen2_0|cpu|E_src1\(19) & (\u0|nios2_gen2_0|cpu|R_logic_op\(0) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (\u0|nios2_gen2_0|cpu|E_src1\(18))))) # 
-- (\u0|nios2_gen2_0|cpu|E_src1\(19) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((!\u0|nios2_gen2_0|cpu|R_logic_op\(0)) # (!\u0|nios2_gen2_0|cpu|E_src1\(18))))) ) ) ) # ( \u0|nios2_gen2_0|cpu|E_src2\(19) & ( !\u0|nios2_gen2_0|cpu|E_src2\(18) & ( 
-- (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & (((!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & \u0|nios2_gen2_0|cpu|E_src1\(18))))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(0) & ((!\u0|nios2_gen2_0|cpu|E_src1\(19) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(1))) # 
-- (\u0|nios2_gen2_0|cpu|E_src1\(19) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & !\u0|nios2_gen2_0|cpu|E_src1\(18))))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_src2\(19) & ( !\u0|nios2_gen2_0|cpu|E_src2\(18) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & 
-- (((\u0|nios2_gen2_0|cpu|E_src1\(19) & \u0|nios2_gen2_0|cpu|E_src1\(18))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(0)))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src1\(19) & ((!\u0|nios2_gen2_0|cpu|E_src1\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101001110000001000011110000001110000010000101110000011000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(19),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(18),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(19),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(18),
	combout => \u0|nios2_gen2_0|cpu|Equal127~7_combout\);

-- Location: LABCELL_X11_Y10_N42
\u0|nios2_gen2_0|cpu|Equal127~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~8_combout\ = ( \u0|nios2_gen2_0|cpu|E_src2\(20) & ( \u0|nios2_gen2_0|cpu|E_src2\(21) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((!\u0|nios2_gen2_0|cpu|R_logic_op\(0)) # ((!\u0|nios2_gen2_0|cpu|E_src1\(21) & 
-- !\u0|nios2_gen2_0|cpu|E_src1\(20))))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src1\(21) & (\u0|nios2_gen2_0|cpu|E_src1\(20) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_src2\(20) & ( 
-- \u0|nios2_gen2_0|cpu|E_src2\(21) & ( (!\u0|nios2_gen2_0|cpu|E_src1\(20) & (\u0|nios2_gen2_0|cpu|R_logic_op\(0) & (!\u0|nios2_gen2_0|cpu|E_src1\(21) $ (\u0|nios2_gen2_0|cpu|R_logic_op\(1))))) # (\u0|nios2_gen2_0|cpu|E_src1\(20) & 
-- (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((!\u0|nios2_gen2_0|cpu|E_src1\(21)) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(0))))) ) ) ) # ( \u0|nios2_gen2_0|cpu|E_src2\(20) & ( !\u0|nios2_gen2_0|cpu|E_src2\(21) & ( (!\u0|nios2_gen2_0|cpu|E_src1\(21) & 
-- (\u0|nios2_gen2_0|cpu|R_logic_op\(0) & (!\u0|nios2_gen2_0|cpu|E_src1\(20) $ (\u0|nios2_gen2_0|cpu|R_logic_op\(1))))) # (\u0|nios2_gen2_0|cpu|E_src1\(21) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((!\u0|nios2_gen2_0|cpu|E_src1\(20)) # 
-- (!\u0|nios2_gen2_0|cpu|R_logic_op\(0))))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|E_src2\(20) & ( !\u0|nios2_gen2_0|cpu|E_src2\(21) & ( (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (((\u0|nios2_gen2_0|cpu|E_src1\(21) & \u0|nios2_gen2_0|cpu|E_src1\(20))) # 
-- (\u0|nios2_gen2_0|cpu|R_logic_op\(0)))) # (\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src1\(21) & (!\u0|nios2_gen2_0|cpu|E_src1\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100011111000010100001100001000110000101001001111000010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(21),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(20),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_logic_op\(0),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(20),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_src2\(21),
	combout => \u0|nios2_gen2_0|cpu|Equal127~8_combout\);

-- Location: LABCELL_X11_Y10_N36
\u0|nios2_gen2_0|cpu|Equal127~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~12_combout\ = ( \u0|nios2_gen2_0|cpu|Equal127~7_combout\ & ( \u0|nios2_gen2_0|cpu|Equal127~8_combout\ & ( (\u0|nios2_gen2_0|cpu|Equal127~6_combout\ & (\u0|nios2_gen2_0|cpu|Equal127~3_combout\ & 
-- (\u0|nios2_gen2_0|cpu|Equal127~11_combout\ & \u0|nios2_gen2_0|cpu|Equal127~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~2_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~7_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~12_combout\);

-- Location: LABCELL_X16_Y10_N30
\u0|nios2_gen2_0|cpu|Equal127~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~1_combout\ = ( !\u0|nios2_gen2_0|cpu|E_logic_result[29]~22_combout\ & ( !\u0|nios2_gen2_0|cpu|E_logic_result[0]~19_combout\ & ( (!\u0|nios2_gen2_0|cpu|E_logic_result[28]~23_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|E_logic_result[30]~21_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[31]~20_combout\ & !\u0|nios2_gen2_0|cpu|E_logic_result[1]~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[28]~23_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[30]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[31]~20_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[1]~18_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[29]~22_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[0]~19_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~1_combout\);

-- Location: LABCELL_X12_Y10_N39
\u0|nios2_gen2_0|cpu|Equal127~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~0_combout\ = ( !\u0|nios2_gen2_0|cpu|E_logic_result[27]~16_combout\ & ( !\u0|nios2_gen2_0|cpu|E_logic_result[26]~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[26]~17_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[27]~16_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~0_combout\);

-- Location: FF_X19_Y10_N11
\u0|nios2_gen2_0|cpu|R_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_compare_op\(0));

-- Location: LABCELL_X19_Y10_N24
\u0|nios2_gen2_0|cpu|E_cmp_result~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_cmp_result~0_combout\ = ( \u0|nios2_gen2_0|cpu|Equal127~0_combout\ & ( \u0|nios2_gen2_0|cpu|R_compare_op\(0) & ( (!\u0|nios2_gen2_0|cpu|R_compare_op\(1) & (!\u0|nios2_gen2_0|cpu|Add2~73_sumout\)) # 
-- (\u0|nios2_gen2_0|cpu|R_compare_op\(1) & (((!\u0|nios2_gen2_0|cpu|Equal127~12_combout\) # (!\u0|nios2_gen2_0|cpu|Equal127~1_combout\)))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|Equal127~0_combout\ & ( \u0|nios2_gen2_0|cpu|R_compare_op\(0) & ( 
-- (!\u0|nios2_gen2_0|cpu|Add2~73_sumout\) # (\u0|nios2_gen2_0|cpu|R_compare_op\(1)) ) ) ) # ( \u0|nios2_gen2_0|cpu|Equal127~0_combout\ & ( !\u0|nios2_gen2_0|cpu|R_compare_op\(0) & ( (!\u0|nios2_gen2_0|cpu|R_compare_op\(1) & 
-- (((\u0|nios2_gen2_0|cpu|Equal127~12_combout\ & \u0|nios2_gen2_0|cpu|Equal127~1_combout\)))) # (\u0|nios2_gen2_0|cpu|R_compare_op\(1) & (\u0|nios2_gen2_0|cpu|Add2~73_sumout\)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|Equal127~0_combout\ & ( 
-- !\u0|nios2_gen2_0|cpu|R_compare_op\(0) & ( (\u0|nios2_gen2_0|cpu|Add2~73_sumout\ & \u0|nios2_gen2_0|cpu|R_compare_op\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001110110111011101110111011101110111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~73_sumout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_compare_op\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~1_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_Equal127~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_compare_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_cmp_result~0_combout\);

-- Location: FF_X19_Y10_N25
\u0|nios2_gen2_0|cpu|W_cmp_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_cmp_result~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_cmp_result~q\);

-- Location: LABCELL_X16_Y11_N27
\u0|nios2_gen2_0|cpu|Equal62~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~12_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(13) & ( !\u0|nios2_gen2_0|cpu|D_iw\(12) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(14) & \u0|nios2_gen2_0|cpu|D_iw\(15)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|Equal62~12_combout\);

-- Location: LABCELL_X16_Y12_N27
\u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\ = ( \u0|nios2_gen2_0|cpu|Equal62~12_combout\ & ( \u0|nios2_gen2_0|cpu|Equal0~0_combout\ ) ) # ( !\u0|nios2_gen2_0|cpu|Equal62~12_combout\ & ( (\u0|nios2_gen2_0|cpu|Equal0~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|Equal62~14_combout\) # (\u0|nios2_gen2_0|cpu|Equal62~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~13_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~14_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Equal62~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LABCELL_X16_Y12_N54
\u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\ = ( \u0|nios2_gen2_0|cpu|D_op_eret~combout\ ) # ( !\u0|nios2_gen2_0|cpu|D_op_eret~combout\ & ( ((\u0|nios2_gen2_0|cpu|D_op_bret~combout\) # 
-- (\u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\)) # (\u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111010111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_jmp_direct~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_uncond_cti_non_br~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_op_bret~combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_op_eret~combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: FF_X16_Y12_N55
\u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\);

-- Location: LABCELL_X22_Y11_N57
\u0|nios2_gen2_0|cpu|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~3_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(5) & ( \u0|nios2_gen2_0|cpu|D_iw\(1) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (\u0|nios2_gen2_0|cpu|D_iw\(2) & 
-- !\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~3_combout\);

-- Location: FF_X22_Y11_N58
\u0|nios2_gen2_0|cpu|R_ctrl_br_uncond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond~q\);

-- Location: LABCELL_X19_Y9_N51
\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_br~q\ & ( \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond~q\ & ( \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_br~q\ & ( 
-- \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond~q\ & ( \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ ) ) ) # ( \u0|nios2_gen2_0|cpu|R_ctrl_br~q\ & ( !\u0|nios2_gen2_0|cpu|R_ctrl_br_uncond~q\ & ( (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\) # (\u0|nios2_gen2_0|cpu|W_cmp_result~q\))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|R_ctrl_br~q\ & ( !\u0|nios2_gen2_0|cpu|R_ctrl_br_uncond~q\ & ( (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100110001001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_cmp_result~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_uncond_cti_non_br~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_uncond~q\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\);

-- Location: LABCELL_X16_Y9_N48
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~3_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & ((!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & (\u0|nios2_gen2_0|cpu|Add0~13_sumout\)) # (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|Add2~17_sumout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101000001000001010100000100000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~13_sumout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~17_sumout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~3_combout\);

-- Location: FF_X16_Y9_N49
\u0|nios2_gen2_0|cpu|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(8));

-- Location: LABCELL_X17_Y8_N3
\u0|mm_interconnect_0|cmd_mux_001|src_data[46]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(46) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( ((\u0|nios2_gen2_0|cpu|W_alu_result\(10) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))) # (\u0|nios2_gen2_0|cpu|F_pc\(8)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (\u0|nios2_gen2_0|cpu|W_alu_result\(10) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(8),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(10),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(46));

-- Location: FF_X17_Y8_N5
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(8));

-- Location: FF_X16_Y6_N34
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(14));

-- Location: FF_X19_Y8_N49
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14));

-- Location: LABCELL_X19_Y8_N15
\u0|nios2_gen2_0|cpu|F_iw[14]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[14]~3_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout\ & ( (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14))) # (\u0|nios2_gen2_0|cpu|intr_req~combout\)) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout\ & ( ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14))) # 
-- (\u0|nios2_gen2_0|cpu|intr_req~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(14),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w14_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[14]~3_combout\);

-- Location: FF_X19_Y8_N16
\u0|nios2_gen2_0|cpu|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[14]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(14));

-- Location: LABCELL_X16_Y12_N6
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(16) & ( \u0|nios2_gen2_0|cpu|D_iw\(11) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & 
-- \u0|nios2_gen2_0|cpu|D_iw\(15)))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(16) & ( \u0|nios2_gen2_0|cpu|D_iw\(11) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(13) & \u0|nios2_gen2_0|cpu|D_iw\(12)) ) ) ) # ( \u0|nios2_gen2_0|cpu|D_iw\(16) & ( 
-- !\u0|nios2_gen2_0|cpu|D_iw\(11) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & \u0|nios2_gen2_0|cpu|D_iw\(15)))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(16) & ( !\u0|nios2_gen2_0|cpu|D_iw\(11) & ( 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & ((!\u0|nios2_gen2_0|cpu|D_iw\(14)) # (\u0|nios2_gen2_0|cpu|D_iw\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001010000000000000001000001010000010100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout\);

-- Location: LABCELL_X16_Y12_N3
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout\ = ( \u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ( \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_shift_rot~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout\);

-- Location: FF_X16_Y12_N4
\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\);

-- Location: FF_X15_Y10_N19
\u0|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y10_N42
\u0|nios2_gen2_0|cpu|E_alu_result[3]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result[3]~15_combout\ = ( \u0|nios2_gen2_0|cpu|Add2~57_sumout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\) # ((\u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\)))) # 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (((\u0|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE_q\)))) ) ) # ( !\u0|nios2_gen2_0|cpu|Add2~57_sumout\ & ( (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\)))) # (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (((\u0|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_shift_rot~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_logic~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_shift_rot_result[3]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_logic_result[3]~14_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~57_sumout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[3]~15_combout\);

-- Location: FF_X17_Y10_N43
\u0|nios2_gen2_0|cpu|W_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result[3]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(3));

-- Location: LABCELL_X18_Y9_N6
\u0|mm_interconnect_0|cmd_mux_001|src_data[39]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(39) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( ((\u0|nios2_gen2_0|cpu|F_pc\(1) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))) # (\u0|nios2_gen2_0|cpu|W_alu_result\(3)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( (\u0|nios2_gen2_0|cpu|F_pc\(1) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39));

-- Location: FF_X18_Y9_N7
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(1));

-- Location: LABCELL_X12_Y6_N57
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(1) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3)) ) ) # ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(1) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(3),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(1),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: FF_X8_Y6_N46
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14));

-- Location: LABCELL_X4_Y6_N12
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(14),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~feeder_combout\);

-- Location: FF_X4_Y6_N13
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~feeder_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(14));

-- Location: LABCELL_X2_Y5_N18
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(15) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ ) ) # ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(15) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & ( 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(14)))))) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(15) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & ( 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(14)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100000101000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(14),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(14),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(15),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_cdr~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\);

-- Location: LABCELL_X1_Y5_N12
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(16) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\) # ((\altera_internal_jtag~TDIUTAP\)))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(16) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\ & ((\altera_internal_jtag~TDIUTAP\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000101001100110000010100110011101011110011001110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_DRsize.010~q\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~50_combout\,
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(16),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\);

-- Location: FF_X1_Y5_N14
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(15));

-- Location: MLABCELL_X3_Y5_N36
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(15),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\);

-- Location: FF_X3_Y5_N38
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15));

-- Location: LABCELL_X9_Y6_N6
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q\)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout\))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15))))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout\)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(15),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(12),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5_combout\);

-- Location: FF_X9_Y6_N7
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12));

-- Location: FF_X9_Y6_N1
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(12));

-- Location: MLABCELL_X3_Y6_N39
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(14) & ( 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(12))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(14) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(12)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(12),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(12),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(14),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\);

-- Location: FF_X3_Y6_N41
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(13));

-- Location: MLABCELL_X3_Y6_N57
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(13),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\);

-- Location: FF_X3_Y6_N59
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13));

-- Location: MLABCELL_X8_Y6_N6
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(13),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder_combout\);

-- Location: FF_X8_Y6_N7
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10));

-- Location: FF_X4_Y6_N16
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(10));

-- Location: MLABCELL_X3_Y6_N51
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(10) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(12))))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(10) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(10),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(12),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(10),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\);

-- Location: FF_X3_Y6_N53
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(11));

-- Location: MLABCELL_X3_Y5_N54
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(11),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\);

-- Location: FF_X3_Y5_N56
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11));

-- Location: LABCELL_X9_Y6_N54
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7_combout\ = ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) 
-- & \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2)))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11))) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000011110101010100001100010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(11),
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(4),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(8),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(2),
	datag => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(3),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7_combout\);

-- Location: FF_X9_Y6_N55
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8));

-- Location: MLABCELL_X3_Y6_N9
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(10) & ( 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8)))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(8)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(10) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8)))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(8),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(8),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(10),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\);

-- Location: FF_X3_Y6_N11
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(9));

-- Location: MLABCELL_X3_Y6_N24
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(9),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder_combout\);

-- Location: FF_X3_Y6_N26
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9));

-- Location: MLABCELL_X6_Y6_N51
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(9),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder_combout\);

-- Location: FF_X6_Y6_N52
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(9));

-- Location: MLABCELL_X3_Y6_N48
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(11) & ( 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9)))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(9)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(11) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9)))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(9),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(9),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(11),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\);

-- Location: FF_X3_Y6_N50
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(10));

-- Location: MLABCELL_X3_Y6_N27
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(10),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder_combout\);

-- Location: FF_X3_Y6_N29
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10));

-- Location: MLABCELL_X8_Y6_N39
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(10),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder_combout\);

-- Location: FF_X8_Y6_N40
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7));

-- Location: FF_X9_Y6_N29
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(7));

-- Location: MLABCELL_X3_Y6_N6
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(9) & ( 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(7))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(9) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(7),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(7),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(9),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\);

-- Location: FF_X3_Y6_N8
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(8));

-- Location: FF_X6_Y6_N59
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(8),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8));

-- Location: LABCELL_X9_Y6_N36
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\ = ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & (((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) 
-- & !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4)))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8))))) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010000000110011000011110011001100000000001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(2),
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(8),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(5),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(4),
	datag => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(3),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X9_Y6_N37
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5));

-- Location: FF_X4_Y6_N55
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(5));

-- Location: MLABCELL_X3_Y6_N12
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(5) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(7))))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(5) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(5),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(7),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(5),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\);

-- Location: FF_X3_Y6_N14
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(6));

-- Location: LABCELL_X4_Y6_N6
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(4),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~feeder_combout\);

-- Location: FF_X4_Y6_N7
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~feeder_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(4));

-- Location: MLABCELL_X3_Y6_N3
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\) # 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(4))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(6))))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(4))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(6),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(4),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(4),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\);

-- Location: FF_X3_Y6_N5
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(5));

-- Location: MLABCELL_X3_Y6_N0
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~13_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\) # 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(3))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(5))))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(3)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(3),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(5),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(3),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~13_combout\);

-- Location: FF_X3_Y6_N2
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~13_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(4));

-- Location: MLABCELL_X3_Y5_N45
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(4),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\);

-- Location: FF_X3_Y5_N47
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4));

-- Location: LABCELL_X9_Y6_N42
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout\))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4))))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout\)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111101110111000011110111011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(4),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(1),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3_combout\);

-- Location: FF_X9_Y6_N44
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1));

-- Location: LABCELL_X1_Y5_N30
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\);

-- Location: FF_X1_Y5_N32
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\);

-- Location: LABCELL_X4_Y5_N51
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~5_combout\ = ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(0) & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3)) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\))) ) ) # ( 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~5_combout\);

-- Location: FF_X1_Y5_N2
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: FF_X1_Y5_N41
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: LABCELL_X1_Y5_N57
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~6_combout\ = ( 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0) & ( 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|ALT_INV_dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~6_combout\);

-- Location: LABCELL_X1_Y5_N36
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~7_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~6_combout\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(1) & ( 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\)) # (\altera_internal_jtag~TDIUTAP\) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~6_combout\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(1) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~5_combout\)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\)) # (\altera_internal_jtag~TDIUTAP\))) ) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~6_combout\ & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(1) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # ((\altera_internal_jtag~TDIUTAP\ & 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\)) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~6_combout\ & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(1) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~5_combout\)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & (\altera_internal_jtag~TDIUTAP\ & 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101000100111111110100010000001111011101111111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_DRsize.000~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~6_combout\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(1),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~7_combout\);

-- Location: FF_X1_Y5_N38
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(0));

-- Location: LABCELL_X2_Y6_N12
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(0),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder_combout\);

-- Location: FF_X2_Y6_N13
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(0));

-- Location: LABCELL_X4_Y6_N36
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(0),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]~feeder_combout\);

-- Location: FF_X4_Y6_N37
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]~feeder_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(0));

-- Location: MLABCELL_X3_Y6_N15
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~8_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\) # 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(0))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(2))))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(0))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(2),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(0),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~8_combout\);

-- Location: FF_X3_Y6_N17
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~8_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(1));

-- Location: FF_X6_Y6_N7
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(1),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(1));

-- Location: LABCELL_X4_Y6_N42
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(1),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~feeder_combout\);

-- Location: FF_X4_Y6_N43
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~feeder_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(1));

-- Location: MLABCELL_X3_Y6_N42
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(1) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(3))))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(1) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(1),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(3),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(1),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\);

-- Location: FF_X3_Y6_N44
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(2));

-- Location: FF_X3_Y5_N22
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(2),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(2));

-- Location: FF_X4_Y6_N4
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(2),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(2));

-- Location: MLABCELL_X3_Y6_N45
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\) # 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(2))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(4))))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(2)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(2),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(4),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(2),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\);

-- Location: FF_X3_Y6_N47
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(3));

-- Location: FF_X3_Y6_N56
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(3),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3));

-- Location: MLABCELL_X8_Y6_N51
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(3),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder_combout\);

-- Location: FF_X8_Y6_N52
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0));

-- Location: MLABCELL_X15_Y6_N3
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0) & ( (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(0)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(0),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: FF_X16_Y6_N16
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(5));

-- Location: FF_X21_Y9_N29
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5));

-- Location: MLABCELL_X21_Y9_N45
\u0|nios2_gen2_0|cpu|F_iw[5]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[5]~11_combout\ = ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout\ ) ) # ( 
-- !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)) ) ) ) # ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000101111111110000010111111111000001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(5),
	datac => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[21]~0_combout\,
	datae => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w5_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[5]~11_combout\);

-- Location: FF_X21_Y9_N46
\u0|nios2_gen2_0|cpu|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[5]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(5));

-- Location: LABCELL_X22_Y11_N48
\u0|nios2_gen2_0|cpu|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(1) & ( !\u0|nios2_gen2_0|cpu|D_iw\(0) & ( (\u0|nios2_gen2_0|cpu|D_iw\(5) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & (\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & 
-- \u0|nios2_gen2_0|cpu|D_iw\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(5),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	combout => \u0|nios2_gen2_0|cpu|Equal0~0_combout\);

-- Location: LABCELL_X18_Y12_N27
\u0|nios2_gen2_0|cpu|D_dst_regnum[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~8_combout\ = ( \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ & ( \u0|nios2_gen2_0|cpu|D_iw\(24) ) ) # ( !\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ & ( \u0|nios2_gen2_0|cpu|D_iw\(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(24),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(19),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_b_is_dst~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~8_combout\);

-- Location: LABCELL_X17_Y11_N51
\u0|nios2_gen2_0|cpu|D_dst_regnum[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~9_combout\ = ( \u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ( \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~8_combout\ ) ) # ( !\u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ( \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~8_combout\ ) ) # ( 
-- \u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ( !\u0|nios2_gen2_0|cpu|D_dst_regnum[2]~8_combout\ ) ) # ( !\u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ( !\u0|nios2_gen2_0|cpu|D_dst_regnum[2]~8_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000111110101111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~3_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~10_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[2]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~9_combout\);

-- Location: MLABCELL_X21_Y11_N33
\u0|nios2_gen2_0|cpu|D_wr_dst_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\ = ( !\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout\ & ( (!\u0|nios2_gen2_0|cpu|Equal0~11_combout\ & !\u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~11_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_wr_dst_reg~1_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_br_nxt~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\);

-- Location: LABCELL_X17_Y11_N54
\u0|nios2_gen2_0|cpu|D_wr_dst_reg\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_wr_dst_reg~combout\ = ( \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\ & ( \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout\ ) ) # ( \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\ & ( !\u0|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout\ & ( 
-- (((\u0|nios2_gen2_0|cpu|D_dst_regnum[0]~7_combout\) # (\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\)) # (\u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\)) # (\u0|nios2_gen2_0|cpu|D_dst_regnum[2]~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[2]~9_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[1]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[4]~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[0]~7_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_wr_dst_reg~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_dst_regnum[3]~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~combout\);

-- Location: FF_X17_Y11_N55
\u0|nios2_gen2_0|cpu|R_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_wr_dst_reg~q\);

-- Location: LABCELL_X16_Y12_N57
\u0|nios2_gen2_0|cpu|W_rf_wren\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wren~combout\ = ( \u0|nios2_gen2_0|cpu|R_wr_dst_reg~q\ & ( (\u0|rst_controller|r_sync_rst~q\) # (\u0|nios2_gen2_0|cpu|W_valid~q\) ) ) # ( !\u0|nios2_gen2_0|cpu|R_wr_dst_reg~q\ & ( \u0|rst_controller|r_sync_rst~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_W_valid~q\,
	datac => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_wr_dst_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wren~combout\);

-- Location: LABCELL_X19_Y11_N48
\u0|nios2_gen2_0|cpu|d_writedata[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[8]~feeder_combout\ = \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[8]~feeder_combout\);

-- Location: FF_X19_Y11_N49
\u0|nios2_gen2_0|cpu|d_writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[8]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|embedded_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(8));

-- Location: MLABCELL_X15_Y6_N48
\u0|mm_interconnect_0|cmd_mux_001|src_payload~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|nios2_gen2_0|cpu|d_writedata\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(8),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\);

-- Location: FF_X15_Y6_N50
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(8));

-- Location: MLABCELL_X15_Y6_N51
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~22_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(8),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(8),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~22_combout\);

-- Location: FF_X16_Y6_N19
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(12));

-- Location: FF_X22_Y10_N16
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12));

-- Location: LABCELL_X23_Y10_N27
\u0|nios2_gen2_0|cpu|F_iw[12]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[12]~1_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12))) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout\ & ( 
-- (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12) & !\u0|nios2_gen2_0|cpu|intr_req~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000001010111000000000101011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(12),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w12_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[12]~1_combout\);

-- Location: FF_X23_Y10_N28
\u0|nios2_gen2_0|cpu|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[12]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(12));

-- Location: MLABCELL_X15_Y12_N42
\u0|nios2_gen2_0|cpu|D_ctrl_exception~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(14) & ( \u0|nios2_gen2_0|cpu|D_iw\(15) & ( (\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & (\u0|nios2_gen2_0|cpu|D_iw\(11) & 
-- \u0|nios2_gen2_0|cpu|D_iw\(16)))) ) ) ) # ( \u0|nios2_gen2_0|cpu|D_iw\(14) & ( !\u0|nios2_gen2_0|cpu|D_iw\(15) & ( (\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & \u0|nios2_gen2_0|cpu|D_iw\(16))) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|D_iw\(14) & ( !\u0|nios2_gen2_0|cpu|D_iw\(15) & ( (\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & ((!\u0|nios2_gen2_0|cpu|D_iw\(12)) # (\u0|nios2_gen2_0|cpu|D_iw\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000101000000000100010000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\);

-- Location: LABCELL_X17_Y11_N39
\u0|nios2_gen2_0|cpu|D_ctrl_exception~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\ & ( \u0|nios2_gen2_0|cpu|Equal0~0_combout\ ) ) # ( !\u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\ & ( \u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\) ) ) ) # ( \u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\ & ( !\u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ( 
-- !\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\ & ( !\u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ( !\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110101111101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_exception~3_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~0_combout\);

-- Location: FF_X17_Y11_N41
\u0|nios2_gen2_0|cpu|R_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_exception~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\);

-- Location: LABCELL_X16_Y9_N27
\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_break~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_exception~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_break~q\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\);

-- Location: LABCELL_X18_Y9_N54
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~15_combout\ = ( \u0|nios2_gen2_0|cpu|Add2~29_sumout\ & ( \u0|nios2_gen2_0|cpu|Add0~61_sumout\ & ( !\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ ) ) ) # ( !\u0|nios2_gen2_0|cpu|Add2~29_sumout\ & ( 
-- \u0|nios2_gen2_0|cpu|Add0~61_sumout\ & ( (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & !\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\) ) ) ) # ( \u0|nios2_gen2_0|cpu|Add2~29_sumout\ & ( !\u0|nios2_gen2_0|cpu|Add0~61_sumout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110011000000110000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~1_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~29_sumout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~61_sumout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~15_combout\);

-- Location: FF_X18_Y9_N55
\u0|nios2_gen2_0|cpu|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(13));

-- Location: LABCELL_X17_Y9_N48
\u0|mm_interconnect_0|router_001|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal0~0_combout\ = ( !\u0|nios2_gen2_0|cpu|F_pc\(11) & ( !\u0|nios2_gen2_0|cpu|F_pc\(12) & ( (!\u0|nios2_gen2_0|cpu|F_pc\(13) & (!\u0|nios2_gen2_0|cpu|F_pc\(10) & (!\u0|nios2_gen2_0|cpu|F_pc\(14) & 
-- \u0|nios2_gen2_0|cpu|F_pc\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(13),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(10),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(14),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(15),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(11),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(12),
	combout => \u0|mm_interconnect_0|router_001|Equal0~0_combout\);

-- Location: LABCELL_X22_Y7_N39
\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ = ( !\u0|nios2_gen2_0|cpu|i_read~q\ & ( (\u0|mm_interconnect_0|router_001|Equal0~0_combout\ & (\u0|nios2_gen2_0|cpu|F_pc\(9) & (\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- !\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal0~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(9),
	datac => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|ALT_INV_read_accepted~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_i_read~q\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\);

-- Location: FF_X22_Y7_N37
\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\);

-- Location: LABCELL_X22_Y7_N24
\u0|mm_interconnect_0|cmd_mux_001|update_grant~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\) # ((\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\) # (\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\)) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ((!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\))) # 
-- (\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( 
-- !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\ & (!\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & 
-- !\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\)) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\ & !\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000000000000011000101110001011100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_packet_in_progress~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~0_combout\,
	datae => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\);

-- Location: LABCELL_X22_Y7_N36
\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ = ( !\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_update_grant~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X22_Y7_N38
\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~DUPLICATE_q\);

-- Location: LABCELL_X22_Y7_N54
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & ( 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (((!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~DUPLICATE_q\)))) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & 
-- (!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~DUPLICATE_q\)) # (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\))))) ) ) ) # ( 
-- \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( !\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & ( (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & ((!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & 
-- (!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~DUPLICATE_q\)) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\))))) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( !\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & ( (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & ((!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & 
-- (!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~DUPLICATE_q\)) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000110001001000000011000111100000111100010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_packet_in_progress~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datae => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X22_Y7_N13
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1));

-- Location: LABCELL_X22_Y7_N6
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ = ( !\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|cmd_mux_001|arb|ALT_INV_grant[1]~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X22_Y7_N8
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0));

-- Location: LABCELL_X22_Y7_N12
\u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1) & ( \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0) & ( (\u0|jtag_uart_0|av_waitrequest~0_combout\ & 
-- (!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & (\u0|mm_interconnect_0|router|Equal0~2_combout\ & !\u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\))) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1) & ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0) & ( (\u0|jtag_uart_0|av_waitrequest~0_combout\ & (\u0|mm_interconnect_0|router|Equal0~2_combout\ & !\u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1) & ( !\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0) & ( (\u0|jtag_uart_0|av_waitrequest~0_combout\ & (\u0|mm_interconnect_0|router|Equal0~2_combout\ & 
-- !\u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ALT_INV_av_waitrequest~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal0~2_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~1_combout\,
	datae => \u0|mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg\(1),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\);

-- Location: FF_X22_Y7_N26
\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0));

-- Location: LABCELL_X10_Y6_N36
\u0|mm_interconnect_0|cmd_mux_001|src_payload~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ = ( \u0|nios2_gen2_0|cpu|d_writedata\(1) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_writedata\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\);

-- Location: FF_X10_Y6_N38
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(1));

-- Location: LABCELL_X10_Y6_N39
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(1) & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\ & 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25)) # 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|writedata\(1) & 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25)) # 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\)))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\ & 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25)) # 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110001010100111111000101010011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_writedata\(1),
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(25),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_monitor_error~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_take_action_ocireg~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X10_Y6_N40
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\);

-- Location: LABCELL_X2_Y5_N33
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(35))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\ & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(35)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(35),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_Mux37~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_monitor_error~q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\);

-- Location: FF_X2_Y5_N35
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(34));

-- Location: FF_X7_Y6_N5
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(34),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34));

-- Location: LABCELL_X7_Y6_N3
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(34),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\);

-- Location: LABCELL_X7_Y6_N12
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\) # 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24) & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\ & 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\) # 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111010101010111011101010101011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(24),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_resetlatch~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|ALT_INV_dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X7_Y6_N14
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\);

-- Location: LABCELL_X2_Y5_N0
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(34) & ( 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(34) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101001010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_Mux37~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_debug|ALT_INV_resetlatch~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(34),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\);

-- Location: FF_X2_Y5_N2
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(33));

-- Location: FF_X7_Y6_N2
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(33),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33));

-- Location: MLABCELL_X8_Y6_N18
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(33),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder_combout\);

-- Location: FF_X8_Y6_N19
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30));

-- Location: LABCELL_X1_Y4_N57
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(30),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder_combout\);

-- Location: FF_X1_Y4_N58
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(30));

-- Location: LABCELL_X4_Y4_N33
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(30) & ( 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30)) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(30) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30) & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(30),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(30),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\);

-- Location: LABCELL_X4_Y4_N24
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~30_combout\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(32)))) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~30_combout\ & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(31)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(32))))) ) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~30_combout\ & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\ & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(32)) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~30_combout\ & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(31))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(32)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000000011001101001100011111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(31),
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(32),
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr[34]~30_combout\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~31_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\);

-- Location: MLABCELL_X3_Y4_N24
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr~33_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\);

-- Location: FF_X3_Y4_N26
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(31));

-- Location: MLABCELL_X3_Y5_N12
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(31) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(31),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\);

-- Location: FF_X3_Y5_N14
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31));

-- Location: MLABCELL_X6_Y5_N0
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(31),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder_combout\);

-- Location: FF_X6_Y5_N1
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(31));

-- Location: LABCELL_X2_Y5_N42
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\) # 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(31))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(33))))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(31)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(33))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(31),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(33),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(31),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\);

-- Location: FF_X2_Y5_N44
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(32));

-- Location: FF_X11_Y6_N29
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(32),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32));

-- Location: LABCELL_X9_Y6_N18
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\ = ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) 
-- & !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2)))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32))) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011000001010101000011110101010100000000010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(32),
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(4),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(29),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(2),
	datag => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(3),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X9_Y6_N19
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29));

-- Location: LABCELL_X1_Y6_N21
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(31) & ( 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29)))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(29)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(31) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29)))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(29),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(29),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(31),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\);

-- Location: FF_X1_Y6_N23
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(30));

-- Location: FF_X4_Y6_N46
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(28));

-- Location: LABCELL_X1_Y6_N18
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\) # 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(28))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(30))))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(28))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(30),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(28),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(28),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\);

-- Location: FF_X1_Y6_N20
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(29));

-- Location: LABCELL_X1_Y6_N39
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(29) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(29),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\);

-- Location: FF_X1_Y6_N41
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29));

-- Location: MLABCELL_X8_Y6_N57
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(29),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder_combout\);

-- Location: FF_X8_Y6_N58
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26));

-- Location: LABCELL_X1_Y6_N0
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\) # 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(26))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(28))))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(26))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(28),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(26),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(26),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\);

-- Location: FF_X1_Y6_N2
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(27));

-- Location: FF_X7_Y6_N11
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(27),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27));

-- Location: FF_X1_Y4_N22
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(27));

-- Location: LABCELL_X1_Y6_N3
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(29) & ( 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27)))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(27)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(29) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27)))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(27),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(27),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(29),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\);

-- Location: FF_X1_Y6_N5
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(28));

-- Location: FF_X1_Y6_N8
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(28),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28));

-- Location: MLABCELL_X8_Y6_N54
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(28),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder_combout\);

-- Location: FF_X8_Y6_N55
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25));

-- Location: LABCELL_X1_Y4_N24
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(25),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder_combout\);

-- Location: FF_X1_Y4_N25
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(25));

-- Location: LABCELL_X1_Y6_N57
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(25) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(27))))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(25) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(25),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(27),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(25),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\);

-- Location: FF_X1_Y6_N59
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(26));

-- Location: FF_X1_Y6_N49
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(26),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26));

-- Location: MLABCELL_X8_Y6_N36
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(26),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder_combout\);

-- Location: FF_X8_Y6_N37
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23));

-- Location: LABCELL_X1_Y4_N51
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(23),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~feeder_combout\);

-- Location: FF_X1_Y4_N52
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~feeder_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(23));

-- Location: LABCELL_X1_Y6_N45
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(23) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(25))))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(23) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(23),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(25),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(23),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\);

-- Location: FF_X1_Y6_N47
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(24));

-- Location: FF_X7_Y6_N8
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(24),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24));

-- Location: LABCELL_X4_Y6_N51
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(24),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder_combout\);

-- Location: FF_X4_Y6_N52
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24));

-- Location: LABCELL_X1_Y6_N24
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(26) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24) & ( 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24)) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(26) & ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24)))) ) ) ) # ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(26) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24) & ( 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24) & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\)) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) ) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(26) & ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000111111111111110011000000001111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(24),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(26),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(24),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\);

-- Location: FF_X1_Y6_N26
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(25));

-- Location: FF_X10_Y6_N11
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(25),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25));

-- Location: LABCELL_X4_Y4_N12
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(25),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder_combout\);

-- Location: FF_X4_Y4_N13
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22));

-- Location: LABCELL_X4_Y6_N27
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(22),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder_combout\);

-- Location: FF_X4_Y6_N29
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(22));

-- Location: LABCELL_X1_Y6_N42
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(22) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(24))))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(22) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(22),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(24),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(22),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\);

-- Location: FF_X1_Y6_N44
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(23));

-- Location: FF_X6_Y6_N43
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(21));

-- Location: LABCELL_X1_Y6_N15
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~44_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(21) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(23))))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(21) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21))))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(23),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(21),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(21),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~44_combout\);

-- Location: FF_X1_Y6_N17
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~44_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(22));

-- Location: LABCELL_X1_Y6_N51
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(22),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\);

-- Location: FF_X1_Y6_N53
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22));

-- Location: MLABCELL_X8_Y6_N15
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(22),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder_combout\);

-- Location: FF_X8_Y6_N16
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19));

-- Location: LABCELL_X4_Y6_N48
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(19),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~feeder_combout\);

-- Location: FF_X4_Y6_N49
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~feeder_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(19));

-- Location: LABCELL_X1_Y6_N12
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(19) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(21))))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(19) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(19),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(21),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(19),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\);

-- Location: FF_X1_Y6_N14
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(20));

-- Location: FF_X7_Y6_N44
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(20),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20));

-- Location: LABCELL_X7_Y6_N48
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(20),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder_combout\);

-- Location: FF_X7_Y6_N49
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y5_N36
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(19) & ( 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE_q\))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(17)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(19) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE_q\))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(17),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg[17]~DUPLICATE_q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(19),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\);

-- Location: FF_X2_Y5_N38
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(18));

-- Location: LABCELL_X7_Y6_N9
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(18)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(18),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X7_Y6_N10
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18));

-- Location: LABCELL_X7_Y6_N27
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(18),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder_combout\);

-- Location: FF_X7_Y6_N28
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15));

-- Location: FF_X9_Y6_N31
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15),
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(15));

-- Location: LABCELL_X2_Y5_N30
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(15) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(17))))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(15) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(15),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(17),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(15),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\);

-- Location: FF_X2_Y5_N32
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(16));

-- Location: FF_X3_Y5_N35
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(16),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16));

-- Location: LABCELL_X4_Y6_N24
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(16),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder_combout\);

-- Location: FF_X4_Y6_N25
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(16));

-- Location: LABCELL_X2_Y5_N3
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(18) & ( 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16)))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(16)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(18) & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16)))) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|embedded_soc_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci_break|ALT_INV_break_readreg\(16),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonDReg\(16),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(18),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\);

-- Location: FF_X2_Y5_N5
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	sclr => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(17));

-- Location: LABCELL_X7_Y5_N48
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|sr\(17) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(17),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder_combout\);

-- Location: FF_X7_Y5_N49
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17));

-- Location: FF_X11_Y6_N47
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~13_wirecell_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(10));

-- Location: LABCELL_X11_Y6_N24
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~13_sumout\ = SUM(( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(10) ) + ( VCC ) + ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_MonAReg\(10),
	cin => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~34\,
	sumout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~13_sumout\);

-- Location: LABCELL_X13_Y6_N42
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35) & 
-- ((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17)))) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35) & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~13_sumout\)))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100100011000000010010001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(35),
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_Add0~13_sumout\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(17),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(34),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: FF_X13_Y6_N43
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\);

-- Location: LABCELL_X13_Y6_N45
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ = ( 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~13_sumout\ & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\) # 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35)))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|Add0~13_sumout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35) & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000010001001100110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_jdo\(35),
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_wr~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_Add0~13_sumout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X13_Y6_N47
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LABCELL_X10_Y6_N42
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\ & ( 
-- (!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & (((!\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|write~q\)))) # (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\)) ) ) # ( !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\ & ( 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE_q\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001101100010001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~DUPLICATE_q\,
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_jtag_ram_wr~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_write~q\,
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_debugaccess~q\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: FF_X16_Y6_N40
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(11));

-- Location: FF_X22_Y10_N43
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11));

-- Location: MLABCELL_X21_Y10_N36
\u0|nios2_gen2_0|cpu|F_iw[11]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[11]~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\) # (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11))) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101110101011101010111010101110101011111111111010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[21]~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(11),
	datad => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w11_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[11]~0_combout\);

-- Location: FF_X21_Y10_N38
\u0|nios2_gen2_0|cpu|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[11]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(11));

-- Location: LABCELL_X19_Y10_N54
\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout\ = ( \u0|nios2_gen2_0|cpu|D_iw\(16) & ( !\u0|nios2_gen2_0|cpu|D_iw\(13) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(12) & ((!\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(14) $ 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(15)))) # (\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(14) & \u0|nios2_gen2_0|cpu|D_iw\(15))))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(16) & ( !\u0|nios2_gen2_0|cpu|D_iw\(13) & ( (!\u0|nios2_gen2_0|cpu|D_iw\(11) 
-- & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & (!\u0|nios2_gen2_0|cpu|D_iw\(14) $ (!\u0|nios2_gen2_0|cpu|D_iw\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010000000000010001000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout\);

-- Location: LABCELL_X19_Y10_N15
\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(3) & ( \u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & ( (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(1) $ (\u0|nios2_gen2_0|cpu|D_iw\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000010100000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout\);

-- Location: LABCELL_X19_Y10_N33
\u0|nios2_gen2_0|cpu|E_alu_sub~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_sub~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\ & ( \u0|nios2_gen2_0|cpu|R_valid~q\ ) ) # ( !\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\ & ( (\u0|nios2_gen2_0|cpu|R_valid~q\ & 
-- (((\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout\ & \u0|nios2_gen2_0|cpu|Equal0~0_combout\)) # (\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110111000000000011011100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_alu_subtract~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_alu_subtract~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_valid~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_alu_subtract~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_sub~0_combout\);

-- Location: FF_X19_Y10_N34
\u0|nios2_gen2_0|cpu|E_alu_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_sub~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_alu_sub~q\);

-- Location: LABCELL_X16_Y9_N15
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~0_combout\ = ( \u0|nios2_gen2_0|cpu|Add0~1_sumout\ & ( (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\ & ((!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\) # (\u0|nios2_gen2_0|cpu|Add2~61_sumout\))) ) ) # ( 
-- !\u0|nios2_gen2_0|cpu|Add0~1_sumout\ & ( (\u0|nios2_gen2_0|cpu|Add2~61_sumout\ & (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & !\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000111101010000000000000101000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Add2~61_sumout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.10~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_Add0~1_sumout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~0_combout\);

-- Location: FF_X16_Y9_N16
\u0|nios2_gen2_0|cpu|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(0));

-- Location: LABCELL_X18_Y9_N24
\u0|mm_interconnect_0|cmd_mux_001|src_data[38]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(38) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(0))) # (\u0|nios2_gen2_0|cpu|W_alu_result\(2)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(0),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(2),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38));

-- Location: FF_X18_Y9_N26
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(0));

-- Location: LABCELL_X10_Y6_N15
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\ = (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|address\(0) & 
-- (\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(0),
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_ienable\(31),
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\);

-- Location: LABCELL_X16_Y6_N27
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder_combout\);

-- Location: FF_X16_Y6_N28
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_ocimem|embedded_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	sload => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(4));

-- Location: MLABCELL_X21_Y9_N24
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]~feeder_combout\ = ( \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|ALT_INV_readdata\(4),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]~feeder_combout\);

-- Location: FF_X21_Y9_N26
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4));

-- Location: MLABCELL_X21_Y9_N36
\u0|nios2_gen2_0|cpu|F_iw[4]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[4]~10_combout\ = ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout\ ) ) # ( 
-- !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)) ) ) ) # ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000111110001111100011111000111110001111100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(4),
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[21]~0_combout\,
	datae => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w4_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[4]~10_combout\);

-- Location: FF_X21_Y9_N37
\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[4]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y11_N24
\u0|nios2_gen2_0|cpu|D_ctrl_st~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_st~0_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(1) & ( \u0|nios2_gen2_0|cpu|D_iw\(3) & ( (!\u0|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q\ & \u0|nios2_gen2_0|cpu|D_iw\(0)) ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_iw\(1) & ( 
-- !\u0|nios2_gen2_0|cpu|D_iw\(3) & ( \u0|nios2_gen2_0|cpu|D_iw\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001100000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[4]~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(0),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(1),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_st~0_combout\);

-- Location: FF_X21_Y11_N26
\u0|nios2_gen2_0|cpu|R_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_st~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_st~q\);

-- Location: MLABCELL_X21_Y11_N18
\u0|nios2_gen2_0|cpu|d_write_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_write_nxt~0_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_st~q\ & ( \u0|nios2_gen2_0|cpu|E_new_inst~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_new_inst~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_st~q\,
	combout => \u0|nios2_gen2_0|cpu|d_write_nxt~0_combout\);

-- Location: MLABCELL_X21_Y11_N0
\u0|nios2_gen2_0|cpu|W_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_valid~0_combout\ = ( !\u0|nios2_gen2_0|cpu|d_write_nxt~1_combout\ & ( !\u0|nios2_gen2_0|cpu|E_stall~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|d_write_nxt~0_combout\ & (\u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & 
-- ((!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\) # (\u0|nios2_gen2_0|cpu|E_ld_stall~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_d_write_nxt~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_ld_stall~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_d_write_nxt~1_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_E_stall~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_valid~0_combout\);

-- Location: FF_X21_Y11_N2
\u0|nios2_gen2_0|cpu|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_valid~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_valid~q\);

-- Location: LABCELL_X23_Y10_N6
\u0|nios2_gen2_0|cpu|i_read_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|i_read_nxt~0_combout\ = ( \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( !\u0|nios2_gen2_0|cpu|W_valid~q\ ) ) # ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|W_valid~q\ & 
-- ((\u0|nios2_gen2_0|cpu|i_read~q\) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110000010100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_W_valid~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_i_read~q\,
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|i_read_nxt~0_combout\);

-- Location: FF_X23_Y10_N8
\u0|nios2_gen2_0|cpu|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|i_read_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_read~q\);

-- Location: LABCELL_X23_Y7_N24
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ & ( \u0|nios2_gen2_0|cpu|F_pc\(9) & ( 
-- (!\u0|mm_interconnect_0|router_001|Equal0~0_combout\ & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1)))) # (\u0|mm_interconnect_0|router_001|Equal0~0_combout\ & 
-- (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) ) ) ) # ( !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ & ( \u0|nios2_gen2_0|cpu|F_pc\(9) & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & 
-- (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & !\u0|mm_interconnect_0|router_001|Equal0~0_combout\)) ) ) ) # ( \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ & ( !\u0|nios2_gen2_0|cpu|F_pc\(9) 
-- & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1)) ) ) ) # ( !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ & ( 
-- !\u0|nios2_gen2_0|cpu|F_pc\(9) & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100000000000100010000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datad => \u0|mm_interconnect_0|router_001|ALT_INV_Equal0~0_combout\,
	datae => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(9),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\);

-- Location: LABCELL_X23_Y7_N48
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & ( \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & ( 
-- (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & ( 
-- \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & ( (!\u0|nios2_gen2_0|cpu|i_read~q\ & (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\ & !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))) ) ) ) # ( \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & ( 
-- !\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & ( (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000000000001000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_i_read~q\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|ALT_INV_read_accepted~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datae => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|ALT_INV_read_accepted~q\,
	dataf => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\);

-- Location: FF_X23_Y7_N50
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\);

-- Location: LABCELL_X23_Y7_N15
\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ = ( \u0|nios2_gen2_0|cpu|F_pc\(9) & ( (!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & (!\u0|nios2_gen2_0|cpu|i_read~q\ & 
-- (\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & !\u0|mm_interconnect_0|router_001|Equal0~0_combout\))) ) ) # ( !\u0|nios2_gen2_0|cpu|F_pc\(9) & ( (!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & 
-- (!\u0|nios2_gen2_0|cpu|i_read~q\ & \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|ALT_INV_read_accepted~q\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_i_read~q\,
	datac => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datad => \u0|mm_interconnect_0|router_001|ALT_INV_Equal0~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_F_pc\(9),
	combout => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\);

-- Location: LABCELL_X29_Y9_N24
\u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1) & ( \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0) & ( (!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & 
-- (!\u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\ & (!\u0|mm_interconnect_0|router|Equal0~2_combout\ & \u0|jtag_uart_0|av_waitrequest~0_combout\))) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1) & ( 
-- !\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0) & ( (!\u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\ & (!\u0|mm_interconnect_0|router|Equal0~2_combout\ & \u0|jtag_uart_0|av_waitrequest~0_combout\)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1) & ( !\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0) & ( (!\u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\ & (!\u0|mm_interconnect_0|router|Equal0~2_combout\ & 
-- \u0|jtag_uart_0|av_waitrequest~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~1_combout\,
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal0~2_combout\,
	datad => \u0|jtag_uart_0|ALT_INV_av_waitrequest~0_combout\,
	datae => \u0|mm_interconnect_0|cmd_mux_002|arb|ALT_INV_top_priority_reg\(1),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|arb|ALT_INV_top_priority_reg\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\);

-- Location: FF_X29_Y9_N20
\u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0));

-- Location: LABCELL_X29_Y9_N3
\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ & 
-- (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\)) # (\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000001110000001100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_valid~0_combout\,
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_update_grant~0_combout\,
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X29_Y9_N5
\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LABCELL_X23_Y7_N39
\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\ & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem[0][57]~q\,
	dataf => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|ALT_INV_mem[0][75]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\);

-- Location: LABCELL_X23_Y10_N0
\u0|nios2_gen2_0|cpu|F_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_valid~0_combout\ = ( !\u0|nios2_gen2_0|cpu|i_read~q\ & ( (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_i_read~q\,
	combout => \u0|nios2_gen2_0|cpu|F_valid~0_combout\);

-- Location: FF_X21_Y11_N5
\u0|nios2_gen2_0|cpu|D_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_valid~q\);

-- Location: FF_X21_Y11_N28
\u0|nios2_gen2_0|cpu|R_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_valid~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_valid~q\);

-- Location: FF_X21_Y11_N11
\u0|nios2_gen2_0|cpu|E_new_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|R_valid~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_new_inst~q\);

-- Location: MLABCELL_X21_Y11_N21
\u0|nios2_gen2_0|cpu|E_ld_stall~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_ld_stall~0_combout\ = ( \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & ( \u0|nios2_gen2_0|cpu|E_new_inst~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_E_new_inst~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|E_ld_stall~0_combout\);

-- Location: LABCELL_X22_Y10_N51
\u0|nios2_gen2_0|cpu|d_read_nxt\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_read_nxt~combout\ = ( \u0|nios2_gen2_0|cpu|d_read~q\ & ( \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ ) ) # ( !\u0|nios2_gen2_0|cpu|d_read~q\ & ( \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ & ( 
-- \u0|nios2_gen2_0|cpu|E_ld_stall~0_combout\ ) ) ) # ( \u0|nios2_gen2_0|cpu|d_read~q\ & ( !\u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ & ( \u0|nios2_gen2_0|cpu|E_ld_stall~0_combout\ ) ) ) # ( !\u0|nios2_gen2_0|cpu|d_read~q\ & ( 
-- !\u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ & ( \u0|nios2_gen2_0|cpu|E_ld_stall~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_E_ld_stall~0_combout\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_d_read~q\,
	dataf => \u0|mm_interconnect_0|rsp_mux|ALT_INV_WideOr1~combout\,
	combout => \u0|nios2_gen2_0|cpu|d_read_nxt~combout\);

-- Location: FF_X22_Y10_N52
\u0|nios2_gen2_0|cpu|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_read_nxt~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_read~q\);

-- Location: LABCELL_X24_Y9_N54
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\ = ( !\u0|nios2_gen2_0|cpu|d_read~q\ & ( !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_write_accepted~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_read~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\);

-- Location: LABCELL_X24_Y9_N57
\u0|nios2_gen2_0|cpu|E_st_stall\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_stall~combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\ & ( ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\ & 
-- (\u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\ & \u0|nios2_gen2_0|cpu|d_write~q\))) # (\u0|nios2_gen2_0|cpu|d_write_nxt~0_combout\) ) ) # ( !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\ & ( 
-- (\u0|nios2_gen2_0|cpu|d_write~q\) # (\u0|nios2_gen2_0|cpu|d_write_nxt~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111000111110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_av_waitrequest~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_d_write_nxt~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_d_write~q\,
	dataf => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_av_waitrequest~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_st_stall~combout\);

-- Location: FF_X24_Y9_N58
\u0|nios2_gen2_0|cpu|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_stall~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_write~q\);

-- Location: LABCELL_X24_Y9_N42
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\ & ( \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\ & ( 
-- (!\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\) # ((!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\ & !\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\ & ( \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\ & ( (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ & 
-- ((!\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\) # ((!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\ & !\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\)))) ) ) ) # ( 
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\ & ( !\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\ & ( !\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ ) ) ) # ( 
-- !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\ & ( !\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\ & ( (!\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010101010101010101000110010001000101111101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|ALT_INV_always2~0_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~0_combout\,
	datae => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_end_begintransfer~q\,
	dataf => \u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~2_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\);

-- Location: FF_X24_Y9_N44
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\);

-- Location: LABCELL_X24_Y9_N18
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\ = ( !\u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ & ( \u0|nios2_gen2_0|cpu|d_read~q\ ) ) # ( \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ & ( 
-- !\u0|nios2_gen2_0|cpu|d_read~q\ & ( (\u0|nios2_gen2_0|cpu|d_write~q\ & (((\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\)) # 
-- (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\))) ) ) ) # ( !\u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ & ( !\u0|nios2_gen2_0|cpu|d_read~q\ & ( (\u0|nios2_gen2_0|cpu|d_write~q\ & 
-- (((\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\)) # (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010101000100010001010111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_d_write~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_write_accepted~q\,
	datac => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_end_begintransfer~q\,
	datae => \u0|mm_interconnect_0|rsp_mux|ALT_INV_WideOr1~combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_read~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\);

-- Location: LABCELL_X24_Y9_N15
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & ( \u0|nios2_gen2_0|cpu|d_write~q\ & ( 
-- !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\ ) ) ) # ( !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & ( \u0|nios2_gen2_0|cpu|d_write~q\ & ( 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\ & (!\u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\ & \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\)) ) ) ) # ( 
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & ( !\u0|nios2_gen2_0|cpu|d_write~q\ & ( !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000100010001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_av_waitrequest~1_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~3_combout\,
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datae => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_write_accepted~q\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_d_write~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\);

-- Location: FF_X24_Y9_N16
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y9_N48
\u0|jtag_uart_0|av_waitrequest~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_waitrequest~0_combout\ = ( \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & ( (\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q\ & \u0|nios2_gen2_0|cpu|d_write~q\)) ) ) # ( !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & ( 
-- (\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (((!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q\ & \u0|nios2_gen2_0|cpu|d_write~q\)) # (\u0|nios2_gen2_0|cpu|d_read~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101000101000001010100010100000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_write_accepted~DUPLICATE_q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_d_read~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_d_write~q\,
	dataf => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_read_accepted~q\,
	combout => \u0|jtag_uart_0|av_waitrequest~0_combout\);

-- Location: LABCELL_X22_Y7_N18
\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\ = ( \u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\ & ( \u0|mm_interconnect_0|router|Equal0~2_combout\ & ( (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & 
-- ((!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0)) # (\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1)))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\ & ( \u0|mm_interconnect_0|router|Equal0~2_combout\ & ( 
-- (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & (((!\u0|jtag_uart_0|av_waitrequest~0_combout\ & !\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0))) # (\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1)))) ) ) ) # ( 
-- \u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\ & ( !\u0|mm_interconnect_0|router|Equal0~2_combout\ & ( (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & ((!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0)) # 
-- (\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1)))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\ & ( !\u0|mm_interconnect_0|router|Equal0~2_combout\ & ( (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & 
-- ((!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0)) # (\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000011001100110000001100100011000000110011001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ALT_INV_av_waitrequest~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg\(0),
	datae => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~1_combout\,
	dataf => \u0|mm_interconnect_0|router|ALT_INV_Equal0~2_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\);

-- Location: FF_X22_Y7_N20
\u0|mm_interconnect_0|cmd_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1));

-- Location: LABCELL_X22_Y7_N9
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ = ( \u0|nios2_gen2_0|cpu|i_read~q\ & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\) ) ) 
-- # ( !\u0|nios2_gen2_0|cpu|i_read~q\ & ( (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\)))) # 
-- (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & 
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001110011010100000111001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|ALT_INV_read_accepted~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|ALT_INV_uav_read~0_combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_i_read~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\);

-- Location: LABCELL_X19_Y7_N24
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ( 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ & \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ( (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ & \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\)) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ( (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ & 
-- (\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|rst1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~0_combout\,
	datad => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datae => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X19_Y7_N26
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0));

-- Location: LABCELL_X19_Y7_N30
\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][57]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\);

-- Location: FF_X21_Y8_N25
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|readdata\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y10_N27
\u0|nios2_gen2_0|cpu|F_iw[7]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[7]~15_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]~DUPLICATE_q\)) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|intr_req~combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000001010001010100000101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre[7]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w7_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[7]~15_combout\);

-- Location: FF_X21_Y10_N28
\u0|nios2_gen2_0|cpu|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[7]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(7));

-- Location: MLABCELL_X21_Y10_N6
\u0|nios2_gen2_0|cpu|Equal134~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal134~0_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(9) & ( (\u0|nios2_gen2_0|cpu|D_iw\(7) & (!\u0|nios2_gen2_0|cpu|D_iw\(8) & !\u0|nios2_gen2_0|cpu|D_iw\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(7),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(8),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(10),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(9),
	combout => \u0|nios2_gen2_0|cpu|Equal134~0_combout\);

-- Location: LABCELL_X18_Y12_N54
\u0|nios2_gen2_0|cpu|W_ienable_reg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_ienable_reg[0]~0_combout\ = ( \u0|nios2_gen2_0|cpu|W_ienable_reg\(0) & ( \u0|nios2_gen2_0|cpu|D_iw\(6) & ( (!\u0|nios2_gen2_0|cpu|Equal134~0_combout\) # ((!\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\) # 
-- ((!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\) # (\u0|nios2_gen2_0|cpu|E_src1\(0)))) ) ) ) # ( !\u0|nios2_gen2_0|cpu|W_ienable_reg\(0) & ( \u0|nios2_gen2_0|cpu|D_iw\(6) & ( (\u0|nios2_gen2_0|cpu|Equal134~0_combout\ & (\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ 
-- & (\u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & \u0|nios2_gen2_0|cpu|E_src1\(0)))) ) ) ) # ( \u0|nios2_gen2_0|cpu|W_ienable_reg\(0) & ( !\u0|nios2_gen2_0|cpu|D_iw\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_Equal134~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_wrctl_inst~q\,
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_E_valid_from_R~q\,
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_E_src1\(0),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_W_ienable_reg\(0),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(6),
	combout => \u0|nios2_gen2_0|cpu|W_ienable_reg[0]~0_combout\);

-- Location: FF_X18_Y12_N55
\u0|nios2_gen2_0|cpu|W_ienable_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_ienable_reg[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ienable_reg\(0));

-- Location: LABCELL_X19_Y8_N9
\u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout\ = ( \u0|jtag_uart_0|av_readdata\(9) & ( (\u0|nios2_gen2_0|cpu|W_ienable_reg\(0) & 
-- !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0)) ) ) # ( !\u0|jtag_uart_0|av_readdata\(9) & ( (\u0|nios2_gen2_0|cpu|W_ienable_reg\(0) & 
-- (\u0|jtag_uart_0|av_readdata[8]~0_combout\ & !\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_ienable_reg\(0),
	datac => \u0|jtag_uart_0|ALT_INV_av_readdata[8]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_nios2_avalon_reg|ALT_INV_oci_ienable\(0),
	dataf => \u0|jtag_uart_0|ALT_INV_av_readdata\(9),
	combout => \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout\);

-- Location: FF_X19_Y8_N11
\u0|nios2_gen2_0|cpu|W_ipending_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ipending_reg\(0));

-- Location: LABCELL_X18_Y12_N9
\u0|nios2_gen2_0|cpu|intr_req\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|intr_req~combout\ = (\u0|nios2_gen2_0|cpu|W_ipending_reg\(0) & \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_W_ipending_reg\(0),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_W_status_reg_pie~q\,
	combout => \u0|nios2_gen2_0|cpu|intr_req~combout\);

-- Location: LABCELL_X23_Y10_N3
\u0|nios2_gen2_0|cpu|D_iw[21]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\ = ( !\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ & ( !\u0|nios2_gen2_0|cpu|intr_req~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_intr_req~combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_hbreak_req~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\);

-- Location: MLABCELL_X21_Y10_N39
\u0|nios2_gen2_0|cpu|F_iw[13]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[13]~2_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout\ & ( (!\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\) # (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13))) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout\ & ( 
-- (!\u0|nios2_gen2_0|cpu|D_iw[21]~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101110101011101010111010101110101011111111111010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw[21]~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(13),
	datad => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w13_n0_mux_dataout~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[13]~2_combout\);

-- Location: FF_X21_Y10_N40
\u0|nios2_gen2_0|cpu|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[13]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(13));

-- Location: LABCELL_X16_Y11_N12
\u0|nios2_gen2_0|cpu|D_ctrl_break~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_break~0_combout\ = ( !\u0|nios2_gen2_0|cpu|D_iw\(12) & ( \u0|nios2_gen2_0|cpu|Equal0~0_combout\ & ( (\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & 
-- \u0|nios2_gen2_0|cpu|D_iw\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(15),
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(12),
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_Equal0~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_break~0_combout\);

-- Location: FF_X16_Y11_N13
\u0|nios2_gen2_0|cpu|R_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_break~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\);

-- Location: LABCELL_X13_Y12_N27
\u0|nios2_gen2_0|cpu|hbreak_enabled~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|hbreak_enabled~0_combout\ = ( \u0|nios2_gen2_0|cpu|D_op_bret~combout\ & ( \u0|nios2_gen2_0|cpu|hbreak_enabled~q\ & ( \u0|nios2_gen2_0|cpu|R_ctrl_break~q\ ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_op_bret~combout\ & ( 
-- \u0|nios2_gen2_0|cpu|hbreak_enabled~q\ ) ) # ( \u0|nios2_gen2_0|cpu|D_op_bret~combout\ & ( !\u0|nios2_gen2_0|cpu|hbreak_enabled~q\ & ( \u0|nios2_gen2_0|cpu|R_ctrl_break~q\ ) ) ) # ( !\u0|nios2_gen2_0|cpu|D_op_bret~combout\ & ( 
-- !\u0|nios2_gen2_0|cpu|hbreak_enabled~q\ & ( \u0|nios2_gen2_0|cpu|R_ctrl_break~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ALT_INV_R_ctrl_break~q\,
	datae => \u0|nios2_gen2_0|cpu|ALT_INV_D_op_bret~combout\,
	dataf => \u0|nios2_gen2_0|cpu|ALT_INV_hbreak_enabled~q\,
	combout => \u0|nios2_gen2_0|cpu|hbreak_enabled~0_combout\);

-- Location: FF_X13_Y12_N25
\u0|nios2_gen2_0|cpu|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|hbreak_enabled~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\);

-- Location: FF_X2_Y5_N7
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: FF_X2_Y5_N23
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: FF_X2_Y5_N17
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(1));

-- Location: LABCELL_X4_Y2_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	dataf => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_ir_out\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\);

-- Location: FF_X4_Y2_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: LABCELL_X4_Y2_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000001110100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal11~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4_combout\);

-- Location: FF_X4_Y2_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: FF_X4_Y2_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q\);

-- Location: LABCELL_X4_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011110000100010001111000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\);

-- Location: LABCELL_X4_Y2_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001010100000001000101010000000100010101000000010001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\);

-- Location: FF_X4_Y2_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: LABCELL_X4_Y2_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\);

-- Location: FF_X4_Y2_N52
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: LABCELL_X4_Y2_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\);

-- Location: FF_X1_Y2_N40
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: MLABCELL_X3_Y2_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\);

-- Location: FF_X3_Y4_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: MLABCELL_X3_Y2_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X2_Y2_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: FF_X3_Y2_N50
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

-- Location: MLABCELL_X6_Y2_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001011010011110000101101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout\);

-- Location: FF_X2_Y2_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

-- Location: LABCELL_X4_Y2_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout\);

-- Location: FF_X4_Y2_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: FF_X1_Y5_N58
\u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(0));

-- Location: LABCELL_X4_Y2_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000110000010111001111101011111100111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_ir_out\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\);

-- Location: FF_X4_Y2_N49
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: LABCELL_X1_Y2_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal11~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\);

-- Location: FF_X1_Y4_N43
\u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\);

-- Location: MLABCELL_X3_Y2_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|embedded_soc_jtag_uart_0_alt_jtag_atlantic|ALT_INV_adapted_tdo~q\,
	datac => \u0|nios2_gen2_0|cpu|the_embedded_soc_nios2_gen2_0_cpu_nios2_oci|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_embedded_soc_nios2_gen2_0_cpu_debug_slave_tck|ALT_INV_sr\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\);

-- Location: LABCELL_X4_Y2_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010001000000010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\);

-- Location: LABCELL_X4_Y2_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal11~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: FF_X1_Y3_N53
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: FF_X1_Y3_N47
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: FF_X1_Y3_N37
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: FF_X1_Y3_N40
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: MLABCELL_X3_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X2_Y2_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: MLABCELL_X3_Y2_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: LABCELL_X2_Y1_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\);

-- Location: MLABCELL_X6_Y1_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout\);

-- Location: FF_X2_Y1_N59
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: LABCELL_X2_Y1_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101110111011101110101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\);

-- Location: FF_X2_Y1_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: LABCELL_X2_Y1_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010101111111110101010111111111010101011111111101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\);

-- Location: FF_X2_Y1_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: LABCELL_X2_Y1_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001111111100000000111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\);

-- Location: FF_X2_Y1_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: LABCELL_X2_Y1_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\);

-- Location: FF_X2_Y1_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: LABCELL_X2_Y1_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000001000101111111110001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\);

-- Location: LABCELL_X2_Y1_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout\);

-- Location: LABCELL_X2_Y1_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101001101010101000101010001001000010010000100010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\);

-- Location: FF_X2_Y1_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: LABCELL_X2_Y1_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000111001100001100011100110000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\);

-- Location: LABCELL_X2_Y1_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011000010100001101101001110010111110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[1]~0_combout\,
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

-- Location: MLABCELL_X3_Y1_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout\);

-- Location: FF_X2_Y1_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: FF_X1_Y3_N46
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~DUPLICATE_q\);

-- Location: FF_X2_Y2_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~DUPLICATE_q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: LABCELL_X2_Y1_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000001001010111000010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[1]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~6_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\);

-- Location: FF_X2_Y1_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: FF_X2_Y1_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: LABCELL_X2_Y1_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[1]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\);

-- Location: FF_X2_Y1_N35
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: LABCELL_X2_Y1_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111001010101000111100101010111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout\);

-- Location: LABCELL_X2_Y1_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~1_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[1]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout\);

-- Location: FF_X2_Y1_N49
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LABCELL_X2_Y2_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\);

-- Location: MLABCELL_X6_Y2_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X2_Y2_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: LABCELL_X2_Y2_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\);

-- Location: LABCELL_X2_Y2_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000100010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[1]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_info_reg_ena~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~0_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~1_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\);

-- Location: LABCELL_X1_Y2_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110000111100001111000010100000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\);

-- Location: LABCELL_X1_Y2_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000011110000111111111111111111110111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~4_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~5_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_info_reg_ena~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\);

-- Location: FF_X1_Y2_N32
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: MLABCELL_X34_Y20_N0
\auto_hub|~GND\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;

-- Location: LABCELL_X1_Y1_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LABCELL_X2_Y4_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: IOIBUF_X22_Y0_N52
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);
END structure;


