{"vcs1":{"timestamp_begin":1731909522.571703866, "rt":1.88, "ut":0.68, "st":0.25}}
{"vcselab":{"timestamp_begin":1731909524.531481554, "rt":1.11, "ut":0.31, "st":0.15}}
{"link":{"timestamp_begin":1731909525.717473828, "rt":0.38, "ut":0.14, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731909521.922434635}
{"VCS_COMP_START_TIME": 1731909521.922434635}
{"VCS_COMP_END_TIME": 1731909573.001799673}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331536}}
{"stitch_vcselab": {"peak_mem": 231548}}
