$date
	Sat Jul 30 13:37:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bool1_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module exp $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
1!
$end
#2
0!
1$
#4
1!
1#
0$
#6
1$
#8
1"
0#
0$
#10
0!
1$
#12
1!
1#
0$
#14
0!
1$
#16
