machine:
  extras:
    arch_type: arm
    pseudo_codes:
      - name: arm_add_imm
        inputs:
          cond: PseudoCodeConditionDataType
          S: PseudoCodeUpdateStatusFlagType
          Rd: PseudoCodeRegisterDataType
          Rn: PseudoCodeRegisterDataType
          imm32: PseudoCodeImmediateData32Type
        outputs:
          Rd: PseudoCodeRegisterDataType
          status_flag: PseudoCodeStatusFlagType

      - name: arm_add_reg
        inputs:
          cond: PseudoCodeConditionDataType
          S: PseudoCodeUpdateStatusFlagType
          Rd: PseudoCodeRegisterDataType
          Rn: PseudoCodeRegisterDataType
          Rm: PseudoCodeRegisterDataType
          shift_t: PseudoCodeSRType
          shift_n: PseudoCodeShiftNType
        outputs:
          Rd: PseudoCodeRegisterDataType
          status_flag: PseudoCodeStatusFlagType


      - name: arm_sub_imm
        inputs:
          cond: PseudoCodeConditionDataType
          S: PseudoCodeUpdateStatusFlagType
          Rd: PseudoCodeRegisterDataType
          Rn: PseudoCodeRegisterDataType
          imm32: PseudoCodeImmediateData32Type
        outputs:
          Rd: PseudoCodeRegisterDataType
          status_flag: PseudoCodeStatusFlagType

      - name: arm_cmp_imm
        inputs:
          cond: PseudoCodeConditionDataType
          Rn: PseudoCodeRegisterDataType
          imm32: PseudoCodeImmediateData32Type
        outputs:
          result: PseudoCodeCmpResultType
          status_flag: PseudoCodeStatusFlagType

      - name: arm_cmp_reg
        inputs:
          cond: PseudoCodeConditionDataType
          Rn: PseudoCodeRegisterDataType
          Rm: PseudoCodeRegisterDataType
          shift_t: PseudoCodeSRType
          shift_n: PseudoCodeShiftNType
        outputs:
          result: PseudoCodeCmpResultType
          status_flag: PseudoCodeStatusFlagType

      - name: arm_adr_imm
        inputs:
          cond: PseudoCodeConditionDataType
          Rd: PseudoCodeRegisterDataType
          imm32: PseudoCodeImmediateData32Type
          add: PseudoCodeBitCountType
        outputs:
          Rd: PseudoCodeRegisterDataType
          status_flag: PseudoCodeStatusFlagType

      - name: arm_add_spimm
        inputs:
          cond: PseudoCodeConditionDataType
          S: PseudoCodeUpdateStatusFlagType
          Rd: PseudoCodeRegisterDataType
          SP: PseudoCodeRegisterDataType
          imm32: PseudoCodeImmediateData32Type
        outputs:
          Rd: PseudoCodeRegisterDataType
          status_flag: PseudoCodeStatusFlagType

      - name: arm_subs_pclr
        inputs:
          cond: PseudoCodeConditionDataType
          opcode: PseudoCodeOpcodeType
          Rn: PseudoCodeRegisterDataType
          Rm: PseudoCodeRegisterDataType
          register_form: PseudoCodeRegisterFormType
          shift_t: PseudoCodeSRType
          shift_n: PseudoCodeShiftNType
          imm32: PseudoCodeImmediateData32Type
        outputs:
          PC: PseudoCodeRegisterDataType
          status_flag: PseudoCodeStatusFlagType

      - name: arm_mov_imm
        inputs:
          cond: PseudoCodeConditionDataType
          S: PseudoCodeUpdateStatusFlagType
          Rd: PseudoCodeRegisterDataType
          imm32: PseudoCodeImmediateData32Type
        outputs:
          Rd: PseudoCodeRegisterDataType
          status_flag: PseudoCodeStatusFlagType

      - name: arm_mov_reg
        inputs:
          cond: PseudoCodeConditionDataType
          S: PseudoCodeUpdateStatusFlagType
          Rd: PseudoCodeRegisterDataType
          Rm: PseudoCodeRegisterDataType
        outputs:
          Rd: PseudoCodeRegisterDataType
          status_flag: PseudoCodeStatusFlagType

      - name: arm_bl_imm
        inputs:
          cond: PseudoCodeConditionDataType
          imm32: PseudoCodeImmediateData32Type
          type: PseudoCodeInstrSetType
        outputs:
          LR: PseudoCodeRegisterDataType

      - name: arm_b_imm
        inputs:
          cond: PseudoCodeConditionDataType
          imm32: PseudoCodeImmediateData32Type
          PC: PseudoCodeRegisterDataType

      - name: arm_bx_reg
        inputs:
          cond: PseudoCodeConditionDataType
          Rm: PseudoCodeRegisterDataType

      - name: arm_ldr_imm
        inputs:
          size: PseudoCodeSizeType
          cond: PseudoCodeConditionDataType
          imm32: PseudoCodeImmediateData32Type
          add: PseudoCodeBoolAddType
          index: PseudoCodeBoolIndexType
          wback: PseudoCodeBoolWbackType
          Rn: PseudoCodeRegisterDataType
          Rt: PseudoCodeRegisterDataType

      - name: arm_ldr_reg
        inputs:
          size: PseudoCodeSizeType
          sign: PseudoCodeSignType
          cond: PseudoCodeConditionDataType
          add: PseudoCodeBoolAddType
          index: PseudoCodeBoolIndexType
          wback: PseudoCodeBoolWbackType
          shift_t: PseudoCodeSRType
          shift_n: PseudoCodeShiftNType
          Rn: PseudoCodeRegisterDataType
          Rt: PseudoCodeRegisterDataType
          Rm: PseudoCodeRegisterDataType


      - name: arm_push
        inputs:
          cond: PseudoCodeConditionDataType
          bitcount: PseudoCodeBitCountType
          UnalignedAllowed: PseudoCodeUnalignedAllowedType
          registers: PseudoCodeRegisterListType
          SP: PseudoCodeRegisterDataType
        outputs:
          SP: PseudoCodeRegisterDataType

      - name: arm_pop
        inputs:
          cond: PseudoCodeConditionDataType
          bitcount: PseudoCodeBitCountType
          UnalignedAllowed: PseudoCodeUnalignedAllowedType
          registers: PseudoCodeRegisterListType
          SP: PseudoCodeRegisterDataType
        outputs:
          SP: PseudoCodeRegisterDataType

      - name: arm_str_imm
        inputs:
          size: PseudoCodeSizeType
          cond: PseudoCodeConditionDataType
          imm32: PseudoCodeImmediateData32Type
          add: PseudoCodeBoolAddType
          index: PseudoCodeBoolIndexType
          wback: PseudoCodeBoolWbackType
          Rn: PseudoCodeRegisterDataType
          Rt: PseudoCodeRegisterDataType
        outputs:
          Rn: PseudoCodeRegisterDataType

      - name: arm_str_reg
        inputs:
          size: PseudoCodeSizeType
          sign: PseudoCodeSignType
          cond: PseudoCodeConditionDataType
          add: PseudoCodeBoolAddType
          index: PseudoCodeBoolIndexType
          wback: PseudoCodeBoolWbackType
          shift_t: PseudoCodeSRType
          shift_n: PseudoCodeShiftNType
          Rn: PseudoCodeRegisterDataType
          Rt: PseudoCodeRegisterDataType
          Rm: PseudoCodeRegisterDataType
          
      - name: arm_nop
        inputs:
          cond: PseudoCodeConditionDataType




decoder:
  namespace: arm

instructions:
  - name: arm_add_imm_a1
    format: xxxx:cond|00|1|0100|x:S|xxxx:Rn|xxxx:Rd|xxxx xxxx xxxx:imm12
    match_condition: Rn != 13
    extras:
      clocks: 10
      pseudo_code: arm_add_imm
      child_codes:
        - arm_adr_a1
        - arm_subs_pclr_a1

  - name: arm_add_reg_a1
    format: xxxx:cond|00|0|0100|x:S|xxxx:Rn|xxxx:Rd|xxxx x:imm5|xx:type|0|xxxx:Rm
    match_condition: Rn != 13
    extras:
      clocks: 10
      pseudo_code: arm_add_reg

  - name: arm_add_spimm_a1
    format: xxxx:cond|00|1|0100|x:S|1101|xxxx:Rd|xxxx xxxx xxxx:imm12
    extras:
      clocks: 10
      pseudo_code: arm_add_spimm
      child_codes:
        - arm_subs_pclr_a1
  - name: arm_adr_a1
    format: xxxx:cond|00|1|0100|0|1111|xxxx:Rd|xxxx xxxx xxxx:imm12
    extras:
      clocks: 10
      pseudo_code: arm_adr_imm
  - name: arm_subs_pclr_a1
    format: xxxx:cond|00|1|xxxx:opcode|1|xxxx:Rn|1111|xxxx xxxx xxxx:imm12
    extras:
      clocks: 10
      pseudo_code: arm_subs_pclr

  - name: arm_cmp_imm_a1
    format: xxxx:cond|00|1|10101|xxxx:Rn|0000|xxxx xxxx xxxx:imm12
    match_condition: cond != 15
    extras:
      clocks: 10
      pseudo_code: arm_cmp_imm

  - name: arm_sub_imm_a1
    format: xxxx:cond|00|1|0010|x:S|xxxx:Rn|xxxx:Rd|xxxx xxxx xxxx:imm12
    match_condition: cond != 15
    extras:
      clocks: 10
      pseudo_code: arm_sub_imm
      child_codes:
        - arm_adr_a1
        - arm_subs_pclr_a1

  - name: arm_cmp_reg_a1
    format: xxxx:cond|00|0|1010|1|xxxx:Rn|0000|xxxx x:imm5|xx:type|0|xxxx:Rm
    match_condition: cond != 15
    extras:
      clocks: 10
      pseudo_code: arm_cmp_reg

  - name: arm_mov_imm_a1
    format: xxxx:cond|00|1|1101|x:S|0000|xxxx:Rd|xxxxxxxxxxxx:imm12
    extras:
      clocks: 10
      pseudo_code: arm_mov_imm
  - name: arm_mov_imm_a2
    format: xxxx:cond|0011|0000|xxxx:imm4|xxxx:Rd|xxxxxxxxxxxx:imm12
    extras:
      clocks: 10
      pseudo_code: arm_mov_imm
  - name: arm_mov_reg_a1
    format: xxxx:cond|00|0|1101|x:S|0000|xxxx:Rd|00000000|xxxx:Rm
    extras:
      clocks: 10
      pseudo_code: arm_mov_reg
      child_codes:
        - arm_subs_pclr_a1
  - name: arm_bl_a1
    format: xxxx:cond|1011|xxxxxxxxxxxxxxxxxxxxxxxx:imm24
    match_condition: cond != 15
    extras:
      clocks: 10
      pseudo_code: arm_bl_imm
  - name: arm_blx_a2
    format: 1111|101|x:H|xxxxxxxxxxxxxxxxxxxxxxxx:imm24
    extras:
      clocks: 10
      pseudo_code: arm_bl_imm
  - name: arm_b_a1
    format: xxxx:cond|1010|xxxxxxxxxxxxxxxxxxxxxxxx:imm24
    match_condition: cond != 15
    extras:
      clocks: 10
      pseudo_code: arm_b_imm
  - name: arm_bx_a1
    format: xxxx:cond|00010010|1111|1111|1111|0001|xxxx:Rm
    match_condition: cond != 15
    extras:
      clocks: 10
      pseudo_code: arm_bx_reg

  - name: arm_str_imm_a1
    format: xxxx:cond|010|x:P|x:U|0|x:W|0|xxxx:Rn|xxxx:Rt|xxxx xxxx xxxx:imm12
    extras:
      clocks: 10
      pseudo_code: arm_str_imm
      child_codes:
        - arm_push_a2

  - name: arm_strb_imm_a1
    format: xxxx:cond|0|x:P|x:U|1|x:W|0|xxxx:Rn|xxxx:Rt|xxxx xxxx xxxx:imm12
    extras:
      clocks: 10
      pseudo_code: arm_str_imm


  - name: arm_strb_reg_a1
    format: xxxx:cond|011|x:P|x:U|1|x:W|0|xxxx:Rn|xxxx:Rt|xxxx x:imm5|xx:type|0|xxxx:Rm
    extras:
      clocks: 10
      pseudo_code: arm_str_reg


  - name: arm_push_a1
    format: xxxx:cond|1001 00|1|0|1101|xxxx xxxx xxxx xxxx:register_list
    match_condition: cond != 15
    extras:
      clocks: 10
      pseudo_code: arm_push

  - name: arm_push_a2
    format: xxxx:cond|010|1|0|0|1|0|1101|xxxx:Rt|0000 0000 0100
    match_condition: cond != 15
    extras:
      clocks: 10
      pseudo_code: arm_push


  - name: arm_ldr_imm_a1
    format: xxxx:cond|010|x:P|x:U|0|x:W|1|xxxx:Rn|xxxx:Rt|xxxxxxxxxxxx:imm12
    extras:
      clocks: 10
      pseudo_code: arm_ldr_imm

  - name: arm_ldrb_imm_a1
    format: xxxx:cond|010|x:P|x:U|1|x:W|1|xxxx:Rn|xxxx:Rt|xxxxxxxxxxxx:imm12
    extras:
      clocks: 10
      pseudo_code: arm_ldr_imm

  - name: arm_ldrb_reg_a1
    format: xxxx:cond|011|x:P|x:U|1|x:W|1|xxxx:Rn|xxxx:Rt|xxxx x:imm5|xx:type|0|xxxx:Rm
    extras:
      clocks: 10
      pseudo_code: arm_ldr_reg


  - name: arm_pop_a1
    format: xxxx:cond|1000 10|1|1|1101|xxxx xxxx xxxx xxxx:register_list
    match_condition: cond != 15
    extras:
      clocks: 10
      pseudo_code: arm_pop

  - name: arm_pop_a2
    format: xxxx:cond|010|0|1|0|0|1|1101|xxxx:Rt|0000 0000 0100
    match_condition: cond != 15
    extras:
      clocks: 10
      pseudo_code: arm_pop


  - name: arm_nop_a1
    format: xxxx:cond|0011|0010|0000|1111|0000|0000 0000
    match_condition: cond != 15
    extras:
      clocks: 10
      pseudo_code: arm_nop


